Analysis & Synthesis report for PacMan
Sun Dec 17 20:42:31 2023
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |PacMan|MainModule:main_module|curState
 10. State Machine - |PacMan|MainModule:main_module|pacman_dy
 11. State Machine - |PacMan|MainModule:main_module|pacman_dx
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated
 18. Source assignments for MainModule:main_module|MapController:map|Map:map|altsyncram:altsyncram_component|altsyncram_k9i1:auto_generated
 19. Parameter Settings for User Entity Instance: vga_adapter:VGA
 20. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 21. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 22. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 23. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 24. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 25. Parameter Settings for User Entity Instance: MainModule:main_module|MapController:map|Map:map|altsyncram:altsyncram_component
 26. Parameter Settings for Inferred Entity Instance: MainModule:main_module|MapController:map|lpm_mult:Mult0
 27. Parameter Settings for Inferred Entity Instance: MainModule:main_module|lpm_divide:Div0
 28. Parameter Settings for Inferred Entity Instance: MainModule:main_module|lpm_divide:Div3
 29. Parameter Settings for Inferred Entity Instance: MainModule:main_module|lpm_divide:Div2
 30. Parameter Settings for Inferred Entity Instance: MainModule:main_module|lpm_divide:Div1
 31. Parameter Settings for Inferred Entity Instance: MainModule:main_module|lpm_divide:Div5
 32. Parameter Settings for Inferred Entity Instance: MainModule:main_module|lpm_divide:Div4
 33. altsyncram Parameter Settings by Entity Instance
 34. altpll Parameter Settings by Entity Instance
 35. lpm_mult Parameter Settings by Entity Instance
 36. Port Connectivity Checks: "MainModule:main_module|DisplayController:dispController|MapDisplayController:mapDispContr"
 37. Port Connectivity Checks: "MainModule:main_module|DisplayController:dispController"
 38. Port Connectivity Checks: "MainModule:main_module"
 39. Port Connectivity Checks: "RateDivider:div"
 40. Port Connectivity Checks: "vga_adapter:VGA"
 41. Post-Synthesis Netlist Statistics for Top Partition
 42. Elapsed Time Per Partition
 43. Analysis & Synthesis Messages
 44. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Dec 17 20:42:31 2023       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; PacMan                                      ;
; Top-level Entity Name              ; PacMan                                      ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 921                                         ;
;     Total combinational functions  ; 896                                         ;
;     Dedicated logic registers      ; 186                                         ;
; Total registers                    ; 186                                         ;
; Total pins                         ; 54                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 59,136                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; PacMan             ; PacMan             ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                           ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                             ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------+---------+
; MapDisplayController.v           ; yes             ; User Verilog HDL File                  ; C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/MapDisplayController.v       ;         ;
; Map.v                            ; yes             ; User Wizard-Generated File             ; C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/Map.v                        ;         ;
; CharacterDisplayController.v     ; yes             ; User Verilog HDL File                  ; C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v ;         ;
; vga_pll.v                        ; yes             ; User Wizard-Generated File             ; C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/vga_pll.v                    ;         ;
; vga_controller.v                 ; yes             ; User Verilog HDL File                  ; C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/vga_controller.v             ;         ;
; vga_address_translator.v         ; yes             ; User Verilog HDL File                  ; C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/vga_address_translator.v     ;         ;
; vga_adapter.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/vga_adapter.v                ;         ;
; RateDivider.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/RateDivider.v                ;         ;
; MapController.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/MapController.v              ;         ;
; DisplayController.v              ; yes             ; User Verilog HDL File                  ; C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/DisplayController.v          ;         ;
; PacMan.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v                     ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf                    ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc             ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc                       ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc                    ;         ;
; aglobal191.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                    ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc                     ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc                        ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc                        ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc                      ;         ;
; db/altsyncram_9hg1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/db/altsyncram_9hg1.tdf       ;         ;
; background.mif                   ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/background.mif               ;         ;
; db/decode_lsa.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/db/decode_lsa.tdf            ;         ;
; db/decode_e8a.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/db/decode_e8a.tdf            ;         ;
; db/mux_0nb.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/db/mux_0nb.tdf               ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf                        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_pll.inc                   ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratixii_pll.inc                 ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/cycloneii_pll.inc                 ;         ;
; db/altsyncram_k9i1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/db/altsyncram_k9i1.tdf       ;         ;
; mapdata.mif                      ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/mapdata.mif                  ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf                      ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc                   ;         ;
; multcore.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.inc                      ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/bypassff.inc                      ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift.inc                      ;         ;
; multcore.tdf                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.tdf                      ;         ;
; csa_add.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/csa_add.inc                       ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.inc                      ;         ;
; muleabz.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/muleabz.inc                       ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mul_lfrg.inc                      ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mul_boothc.inc                    ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_ded_mult.inc                  ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dffpipe.inc                       ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf                      ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                   ;         ;
; addcore.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/addcore.inc                       ;         ;
; look_add.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/look_add.inc                      ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc           ;         ;
; db/add_sub_bfh.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/db/add_sub_bfh.tdf           ;         ;
; altshift.tdf                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift.tdf                      ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_divide.tdf                    ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/abs_divider.inc                   ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                           ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sign_div_unsign.inc               ;         ;
; db/lpm_divide_jhm.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/db/lpm_divide_jhm.tdf        ;         ;
; db/sign_div_unsign_bkh.tdf       ; yes             ; Auto-Generated Megafunction            ; C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/db/sign_div_unsign_bkh.tdf   ;         ;
; db/alt_u_div_a4f.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/db/alt_u_div_a4f.tdf         ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/db/add_sub_7pc.tdf           ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/db/add_sub_8pc.tdf           ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 921         ;
;                                             ;             ;
; Total combinational functions               ; 896         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 189         ;
;     -- 3 input functions                    ; 247         ;
;     -- <=2 input functions                  ; 460         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 535         ;
;     -- arithmetic mode                      ; 361         ;
;                                             ;             ;
; Total registers                             ; 186         ;
;     -- Dedicated logic registers            ; 186         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 54          ;
; Total memory bits                           ; 59136       ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Total PLLs                                  ; 1           ;
;     -- PLLs                                 ; 1           ;
;                                             ;             ;
; Maximum fan-out node                        ; sw[9]~input ;
; Maximum fan-out                             ; 115         ;
; Total fan-out                               ; 3355        ;
; Average fan-out                             ; 2.79        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                ; Entity Name                ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; |PacMan                                                 ; 896 (1)             ; 186 (0)                   ; 59136       ; 0            ; 0       ; 0         ; 54   ; 0            ; |PacMan                                                                                                                                            ; PacMan                     ; work         ;
;    |MainModule:main_module|                             ; 758 (153)           ; 127 (91)                  ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PacMan|MainModule:main_module                                                                                                                     ; MainModule                 ; work         ;
;       |DisplayController:dispController|                ; 153 (52)            ; 36 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PacMan|MainModule:main_module|DisplayController:dispController                                                                                    ; DisplayController          ; work         ;
;          |CharacterDisplayController:charDispContr|     ; 26 (26)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PacMan|MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr                                           ; CharacterDisplayController ; work         ;
;          |MapDisplayController:mapDispContr|            ; 75 (75)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PacMan|MainModule:main_module|DisplayController:dispController|MapDisplayController:mapDispContr                                                  ; MapDisplayController       ; work         ;
;       |MapController:map|                               ; 22 (9)              ; 0 (0)                     ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PacMan|MainModule:main_module|MapController:map                                                                                                   ; MapController              ; work         ;
;          |Map:map|                                      ; 0 (0)               ; 0 (0)                     ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PacMan|MainModule:main_module|MapController:map|Map:map                                                                                           ; Map                        ; work         ;
;             |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PacMan|MainModule:main_module|MapController:map|Map:map|altsyncram:altsyncram_component                                                           ; altsyncram                 ; work         ;
;                |altsyncram_k9i1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PacMan|MainModule:main_module|MapController:map|Map:map|altsyncram:altsyncram_component|altsyncram_k9i1:auto_generated                            ; altsyncram_k9i1            ; work         ;
;          |lpm_mult:Mult0|                               ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PacMan|MainModule:main_module|MapController:map|lpm_mult:Mult0                                                                                    ; lpm_mult                   ; work         ;
;             |multcore:mult_core|                        ; 13 (8)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PacMan|MainModule:main_module|MapController:map|lpm_mult:Mult0|multcore:mult_core                                                                 ; multcore                   ; work         ;
;                |mpar_add:padder|                        ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PacMan|MainModule:main_module|MapController:map|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                 ; mpar_add                   ; work         ;
;                   |lpm_add_sub:adder[0]|                ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PacMan|MainModule:main_module|MapController:map|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ; lpm_add_sub                ; work         ;
;                      |add_sub_bfh:auto_generated|       ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PacMan|MainModule:main_module|MapController:map|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated ; add_sub_bfh                ; work         ;
;       |lpm_divide:Div0|                                 ; 75 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PacMan|MainModule:main_module|lpm_divide:Div0                                                                                                     ; lpm_divide                 ; work         ;
;          |lpm_divide_jhm:auto_generated|                ; 75 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PacMan|MainModule:main_module|lpm_divide:Div0|lpm_divide_jhm:auto_generated                                                                       ; lpm_divide_jhm             ; work         ;
;             |sign_div_unsign_bkh:divider|               ; 75 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PacMan|MainModule:main_module|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                                           ; sign_div_unsign_bkh        ; work         ;
;                |alt_u_div_a4f:divider|                  ; 75 (75)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PacMan|MainModule:main_module|lpm_divide:Div0|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                     ; alt_u_div_a4f              ; work         ;
;       |lpm_divide:Div1|                                 ; 75 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PacMan|MainModule:main_module|lpm_divide:Div1                                                                                                     ; lpm_divide                 ; work         ;
;          |lpm_divide_jhm:auto_generated|                ; 75 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PacMan|MainModule:main_module|lpm_divide:Div1|lpm_divide_jhm:auto_generated                                                                       ; lpm_divide_jhm             ; work         ;
;             |sign_div_unsign_bkh:divider|               ; 75 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PacMan|MainModule:main_module|lpm_divide:Div1|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                                           ; sign_div_unsign_bkh        ; work         ;
;                |alt_u_div_a4f:divider|                  ; 75 (75)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PacMan|MainModule:main_module|lpm_divide:Div1|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                     ; alt_u_div_a4f              ; work         ;
;       |lpm_divide:Div2|                                 ; 70 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PacMan|MainModule:main_module|lpm_divide:Div2                                                                                                     ; lpm_divide                 ; work         ;
;          |lpm_divide_jhm:auto_generated|                ; 70 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PacMan|MainModule:main_module|lpm_divide:Div2|lpm_divide_jhm:auto_generated                                                                       ; lpm_divide_jhm             ; work         ;
;             |sign_div_unsign_bkh:divider|               ; 70 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PacMan|MainModule:main_module|lpm_divide:Div2|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                                           ; sign_div_unsign_bkh        ; work         ;
;                |alt_u_div_a4f:divider|                  ; 70 (70)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PacMan|MainModule:main_module|lpm_divide:Div2|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                     ; alt_u_div_a4f              ; work         ;
;       |lpm_divide:Div3|                                 ; 70 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PacMan|MainModule:main_module|lpm_divide:Div3                                                                                                     ; lpm_divide                 ; work         ;
;          |lpm_divide_jhm:auto_generated|                ; 70 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PacMan|MainModule:main_module|lpm_divide:Div3|lpm_divide_jhm:auto_generated                                                                       ; lpm_divide_jhm             ; work         ;
;             |sign_div_unsign_bkh:divider|               ; 70 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PacMan|MainModule:main_module|lpm_divide:Div3|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                                           ; sign_div_unsign_bkh        ; work         ;
;                |alt_u_div_a4f:divider|                  ; 70 (70)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PacMan|MainModule:main_module|lpm_divide:Div3|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                     ; alt_u_div_a4f              ; work         ;
;       |lpm_divide:Div4|                                 ; 70 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PacMan|MainModule:main_module|lpm_divide:Div4                                                                                                     ; lpm_divide                 ; work         ;
;          |lpm_divide_jhm:auto_generated|                ; 70 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PacMan|MainModule:main_module|lpm_divide:Div4|lpm_divide_jhm:auto_generated                                                                       ; lpm_divide_jhm             ; work         ;
;             |sign_div_unsign_bkh:divider|               ; 70 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PacMan|MainModule:main_module|lpm_divide:Div4|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                                           ; sign_div_unsign_bkh        ; work         ;
;                |alt_u_div_a4f:divider|                  ; 70 (70)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PacMan|MainModule:main_module|lpm_divide:Div4|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                     ; alt_u_div_a4f              ; work         ;
;       |lpm_divide:Div5|                                 ; 70 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PacMan|MainModule:main_module|lpm_divide:Div5                                                                                                     ; lpm_divide                 ; work         ;
;          |lpm_divide_jhm:auto_generated|                ; 70 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PacMan|MainModule:main_module|lpm_divide:Div5|lpm_divide_jhm:auto_generated                                                                       ; lpm_divide_jhm             ; work         ;
;             |sign_div_unsign_bkh:divider|               ; 70 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PacMan|MainModule:main_module|lpm_divide:Div5|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                                           ; sign_div_unsign_bkh        ; work         ;
;                |alt_u_div_a4f:divider|                  ; 70 (70)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PacMan|MainModule:main_module|lpm_divide:Div5|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                     ; alt_u_div_a4f              ; work         ;
;    |RateDivider:div|                                    ; 39 (39)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PacMan|RateDivider:div                                                                                                                            ; RateDivider                ; work         ;
;    |vga_adapter:VGA|                                    ; 98 (2)              ; 30 (0)                    ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PacMan|vga_adapter:VGA                                                                                                                            ; vga_adapter                ; work         ;
;       |altsyncram:VideoMemory|                          ; 12 (0)              ; 4 (0)                     ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PacMan|vga_adapter:VGA|altsyncram:VideoMemory                                                                                                     ; altsyncram                 ; work         ;
;          |altsyncram_9hg1:auto_generated|               ; 12 (0)              ; 4 (4)                     ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PacMan|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated                                                                      ; altsyncram_9hg1            ; work         ;
;             |decode_e8a:rden_decode_b|                  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PacMan|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated|decode_e8a:rden_decode_b                                             ; decode_e8a                 ; work         ;
;             |decode_lsa:decode2|                        ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PacMan|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated|decode_lsa:decode2                                                   ; decode_lsa                 ; work         ;
;             |mux_0nb:mux3|                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PacMan|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated|mux_0nb:mux3                                                         ; mux_0nb                    ; work         ;
;       |vga_address_translator:user_input_translator|    ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PacMan|vga_adapter:VGA|vga_address_translator:user_input_translator                                                                               ; vga_address_translator     ; work         ;
;       |vga_controller:controller|                       ; 66 (48)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PacMan|vga_adapter:VGA|vga_controller:controller                                                                                                  ; vga_controller             ; work         ;
;          |vga_address_translator:controller_translator| ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PacMan|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                                     ; vga_address_translator     ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PacMan|vga_adapter:VGA|vga_pll:mypll                                                                                                              ; vga_pll                    ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PacMan|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                                      ; altpll                     ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------+
; Name                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF            ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------+
; MainModule:main_module|MapController:map|Map:map|altsyncram:altsyncram_component|altsyncram_k9i1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 512          ; 3            ; --           ; --           ; 1536  ; MapData.mif    ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; 19200        ; 3            ; 19200        ; 3            ; 57600 ; Background.mif ;
+----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PacMan|MainModule:main_module|curState                                                                                                                                                                                   ;
+---------------------+-------------------+--------------------+--------------------+---------------------+------------------+---------------+------------------+------------------+--------------+-------------------+---------------------+
; Name                ; curState.END_GAME ; curState.STOP_DISP ; curState.VIEW_DISP ; curState.START_DISP ; curState.SET_POS ; curState.WAIT ; curState.GET_MAP ; curState.TRY_EAT ; curState.EAT ; curState.EAT_WAIT ; curState.GET_TARGET ;
+---------------------+-------------------+--------------------+--------------------+---------------------+------------------+---------------+------------------+------------------+--------------+-------------------+---------------------+
; curState.GET_TARGET ; 0                 ; 0                  ; 0                  ; 0                   ; 0                ; 0             ; 0                ; 0                ; 0            ; 0                 ; 0                   ;
; curState.EAT_WAIT   ; 0                 ; 0                  ; 0                  ; 0                   ; 0                ; 0             ; 0                ; 0                ; 0            ; 1                 ; 1                   ;
; curState.EAT        ; 0                 ; 0                  ; 0                  ; 0                   ; 0                ; 0             ; 0                ; 0                ; 1            ; 0                 ; 1                   ;
; curState.TRY_EAT    ; 0                 ; 0                  ; 0                  ; 0                   ; 0                ; 0             ; 0                ; 1                ; 0            ; 0                 ; 1                   ;
; curState.GET_MAP    ; 0                 ; 0                  ; 0                  ; 0                   ; 0                ; 0             ; 1                ; 0                ; 0            ; 0                 ; 1                   ;
; curState.WAIT       ; 0                 ; 0                  ; 0                  ; 0                   ; 0                ; 1             ; 0                ; 0                ; 0            ; 0                 ; 1                   ;
; curState.SET_POS    ; 0                 ; 0                  ; 0                  ; 0                   ; 1                ; 0             ; 0                ; 0                ; 0            ; 0                 ; 1                   ;
; curState.START_DISP ; 0                 ; 0                  ; 0                  ; 1                   ; 0                ; 0             ; 0                ; 0                ; 0            ; 0                 ; 1                   ;
; curState.VIEW_DISP  ; 0                 ; 0                  ; 1                  ; 0                   ; 0                ; 0             ; 0                ; 0                ; 0            ; 0                 ; 1                   ;
; curState.STOP_DISP  ; 0                 ; 1                  ; 0                  ; 0                   ; 0                ; 0             ; 0                ; 0                ; 0            ; 0                 ; 1                   ;
; curState.END_GAME   ; 1                 ; 0                  ; 0                  ; 0                   ; 0                ; 0             ; 0                ; 0                ; 0            ; 0                 ; 1                   ;
+---------------------+-------------------+--------------------+--------------------+---------------------+------------------+---------------+------------------+------------------+--------------+-------------------+---------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------+
; State Machine - |PacMan|MainModule:main_module|pacman_dy  ;
+--------------+--------------+--------------+--------------+
; Name         ; pacman_dy.00 ; pacman_dy.10 ; pacman_dy.01 ;
+--------------+--------------+--------------+--------------+
; pacman_dy.00 ; 0            ; 0            ; 0            ;
; pacman_dy.01 ; 1            ; 0            ; 1            ;
; pacman_dy.10 ; 1            ; 1            ; 0            ;
+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------+
; State Machine - |PacMan|MainModule:main_module|pacman_dx  ;
+--------------+--------------+--------------+--------------+
; Name         ; pacman_dx.00 ; pacman_dx.10 ; pacman_dx.01 ;
+--------------+--------------+--------------+--------------+
; pacman_dx.00 ; 0            ; 0            ; 0            ;
; pacman_dx.01 ; 1            ; 0            ; 1            ;
; pacman_dx.10 ; 1            ; 1            ; 0            ;
+--------------+--------------+--------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------------+
; Latch Name                                                                                               ; Latch Enable Signal                                            ; Free of Timing Hazards ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------------+
; MainModule:main_module|DisplayController:dispController|x_out[5]                                         ; MainModule:main_module|DisplayController:dispController|Equal0 ; yes                    ;
; MainModule:main_module|DisplayController:dispController|x_out[4]                                         ; MainModule:main_module|DisplayController:dispController|Equal0 ; yes                    ;
; MainModule:main_module|DisplayController:dispController|x_out[3]                                         ; MainModule:main_module|DisplayController:dispController|Equal0 ; yes                    ;
; MainModule:main_module|DisplayController:dispController|x_out[2]                                         ; MainModule:main_module|DisplayController:dispController|Equal0 ; yes                    ;
; MainModule:main_module|DisplayController:dispController|x_out[1]                                         ; MainModule:main_module|DisplayController:dispController|Equal0 ; yes                    ;
; MainModule:main_module|DisplayController:dispController|x_out[0]                                         ; MainModule:main_module|DisplayController:dispController|Equal0 ; yes                    ;
; MainModule:main_module|DisplayController:dispController|x_out[6]                                         ; MainModule:main_module|DisplayController:dispController|Equal0 ; yes                    ;
; MainModule:main_module|DisplayController:dispController|x_out[7]                                         ; MainModule:main_module|DisplayController:dispController|Equal0 ; yes                    ;
; MainModule:main_module|DisplayController:dispController|y_out[3]                                         ; MainModule:main_module|DisplayController:dispController|Equal0 ; yes                    ;
; MainModule:main_module|DisplayController:dispController|y_out[2]                                         ; MainModule:main_module|DisplayController:dispController|Equal0 ; yes                    ;
; MainModule:main_module|DisplayController:dispController|y_out[1]                                         ; MainModule:main_module|DisplayController:dispController|Equal0 ; yes                    ;
; MainModule:main_module|DisplayController:dispController|y_out[0]                                         ; MainModule:main_module|DisplayController:dispController|Equal0 ; yes                    ;
; MainModule:main_module|DisplayController:dispController|y_out[4]                                         ; MainModule:main_module|DisplayController:dispController|Equal0 ; yes                    ;
; MainModule:main_module|DisplayController:dispController|y_out[5]                                         ; MainModule:main_module|DisplayController:dispController|Equal0 ; yes                    ;
; MainModule:main_module|DisplayController:dispController|y_out[6]                                         ; MainModule:main_module|DisplayController:dispController|Equal0 ; yes                    ;
; MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr|row1[1] ; MainModule:main_module|DisplayController:dispController|Equal0 ; yes                    ;
; MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr|row2[1] ; MainModule:main_module|DisplayController:dispController|Equal0 ; yes                    ;
; MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr|row3[1] ; MainModule:main_module|DisplayController:dispController|Equal0 ; yes                    ;
; MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr|row1[0] ; MainModule:main_module|DisplayController:dispController|Equal0 ; yes                    ;
; MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr|row2[0] ; MainModule:main_module|DisplayController:dispController|Equal0 ; yes                    ;
; MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr|row3[0] ; MainModule:main_module|DisplayController:dispController|Equal0 ; yes                    ;
; MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr|row1[3] ; MainModule:main_module|DisplayController:dispController|Equal0 ; yes                    ;
; MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr|row2[3] ; MainModule:main_module|DisplayController:dispController|Equal0 ; yes                    ;
; MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr|row3[3] ; MainModule:main_module|DisplayController:dispController|Equal0 ; yes                    ;
; MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr|row1[4] ; MainModule:main_module|DisplayController:dispController|Equal0 ; yes                    ;
; MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr|row2[4] ; MainModule:main_module|DisplayController:dispController|Equal0 ; yes                    ;
; MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr|row3[4] ; MainModule:main_module|DisplayController:dispController|Equal0 ; yes                    ;
; Number of user-specified and inferred latches = 27                                                       ;                                                                ;                        ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                            ; Reason for Removal                                                                                                          ;
+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; MainModule:main_module|spriteIn[0..2]                                                                    ; Stuck at GND due to stuck port data_in                                                                                      ;
; MainModule:main_module|DisplayController:dispController|MapDisplayController:mapDispContr|curSprite_y[0] ; Merged with MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr|curSprite_y[0] ;
; MainModule:main_module|DisplayController:dispController|MapDisplayController:mapDispContr|curSprite_y[1] ; Merged with MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr|curSprite_y[1] ;
; MainModule:main_module|DisplayController:dispController|MapDisplayController:mapDispContr|curSprite_y[2] ; Merged with MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr|curSprite_y[2] ;
; MainModule:main_module|DisplayController:dispController|MapDisplayController:mapDispContr|curSprite_x[2] ; Merged with MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr|curSprite_x[2] ;
; MainModule:main_module|DisplayController:dispController|MapDisplayController:mapDispContr|curSprite_x[1] ; Merged with MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr|curSprite_x[1] ;
; MainModule:main_module|DisplayController:dispController|MapDisplayController:mapDispContr|curSprite_x[0] ; Merged with MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr|curSprite_x[0] ;
; MainModule:main_module|curState~5                                                                        ; Lost fanout                                                                                                                 ;
; MainModule:main_module|curState~6                                                                        ; Lost fanout                                                                                                                 ;
; MainModule:main_module|curState~7                                                                        ; Lost fanout                                                                                                                 ;
; MainModule:main_module|curState~8                                                                        ; Lost fanout                                                                                                                 ;
; MainModule:main_module|curState~9                                                                        ; Lost fanout                                                                                                                 ;
; MainModule:main_module|curState~10                                                                       ; Lost fanout                                                                                                                 ;
; MainModule:main_module|pacman_dy.10                                                                      ; Lost fanout                                                                                                                 ;
; MainModule:main_module|pacman_dx.10                                                                      ; Lost fanout                                                                                                                 ;
; MainModule:main_module|curState.END_GAME                                                                 ; Stuck at GND due to stuck port data_in                                                                                      ;
; Total Number of Removed Registers = 18                                                                   ;                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 186   ;
; Number of registers using Synchronous Clear  ; 26    ;
; Number of registers using Synchronous Load   ; 56    ;
; Number of registers using Asynchronous Clear ; 70    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 93    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; MainModule:main_module|resetDisp       ; 12      ;
; MainModule:main_module|pacman_vga_y[2] ; 6       ;
; MainModule:main_module|pacman_vga_y[0] ; 4       ;
; MainModule:main_module|pacman_vga_x[3] ; 6       ;
; MainModule:main_module|pacman_vga_x[1] ; 5       ;
; Total number of inverted registers = 5 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |PacMan|RateDivider:div|curTime[11]                                                                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |PacMan|vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                           ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |PacMan|MainModule:main_module|DisplayController:dispController|curTime[2]                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |PacMan|MainModule:main_module|DisplayController:dispController|MapDisplayController:mapDispContr|map_x[1]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |PacMan|MainModule:main_module|DisplayController:dispController|MapDisplayController:mapDispContr|map_y[4]              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |PacMan|MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr|charType[1]    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |PacMan|MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr|curSprite_x[2] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |PacMan|MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr|curSprite_y[2] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |PacMan|MainModule:main_module|charMap_y[4]                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |PacMan|MainModule:main_module|charMap_x[4]                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |PacMan|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated|mux_0nb:mux3|result_node[0]               ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |PacMan|MainModule:main_module|counter                                                                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |PacMan|MainModule:main_module|DisplayController:dispController|vgaColor[0]                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |PacMan|MainModule:main_module|Selector44                                                                               ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |PacMan|MainModule:main_module|Selector42                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MainModule:main_module|MapController:map|Map:map|altsyncram:altsyncram_component|altsyncram_k9i1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+------------------------+----------------+--------------------+
; Parameter Name         ; Value          ; Type               ;
+------------------------+----------------+--------------------+
; BITS_PER_COLOR_CHANNEL ; 1              ; Signed Integer     ;
; MONOCHROME             ; FALSE          ; String             ;
; RESOLUTION             ; 160x120        ; String             ;
; BACKGROUND_IMAGE       ; Background.mif ; String             ;
+------------------------+----------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 3                    ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; Background.mif       ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_9hg1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+------------------------+------------+--------------------------------------------------+
; Parameter Name         ; Value      ; Type                                             ;
+------------------------+------------+--------------------------------------------------+
; BITS_PER_COLOR_CHANNEL ; 1          ; Signed Integer                                   ;
; MONOCHROME             ; FALSE      ; String                                           ;
; RESOLUTION             ; 160x120    ; String                                           ;
; C_VERT_NUM_PIXELS      ; 0111100000 ; Unsigned Binary                                  ;
; C_VERT_SYNC_START      ; 0111101101 ; Unsigned Binary                                  ;
; C_VERT_SYNC_END        ; 0111101110 ; Unsigned Binary                                  ;
; C_VERT_TOTAL_COUNT     ; 1000001101 ; Unsigned Binary                                  ;
; C_HORZ_NUM_PIXELS      ; 1010000000 ; Unsigned Binary                                  ;
; C_HORZ_SYNC_START      ; 1010010011 ; Unsigned Binary                                  ;
; C_HORZ_SYNC_END        ; 1011110010 ; Unsigned Binary                                  ;
; C_HORZ_TOTAL_COUNT     ; 1100100000 ; Unsigned Binary                                  ;
+------------------------+------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MainModule:main_module|MapController:map|Map:map|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                           ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; MapData.mif          ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_k9i1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MainModule:main_module|MapController:map|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                     ;
+------------------------------------------------+--------------+------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                           ;
; LPM_WIDTHA                                     ; 5            ; Untyped                                  ;
; LPM_WIDTHB                                     ; 5            ; Untyped                                  ;
; LPM_WIDTHP                                     ; 10           ; Untyped                                  ;
; LPM_WIDTHR                                     ; 10           ; Untyped                                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                  ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                  ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                  ;
; LATENCY                                        ; 0            ; Untyped                                  ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                                  ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                  ;
; USE_EAB                                        ; OFF          ; Untyped                                  ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                  ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                  ;
+------------------------------------------------+--------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MainModule:main_module|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                       ;
; LPM_WIDTHD             ; 3              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MainModule:main_module|lpm_divide:Div3 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                       ;
; LPM_WIDTHD             ; 3              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MainModule:main_module|lpm_divide:Div2 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                       ;
; LPM_WIDTHD             ; 3              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MainModule:main_module|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                       ;
; LPM_WIDTHD             ; 3              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MainModule:main_module|lpm_divide:Div5 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                       ;
; LPM_WIDTHD             ; 3              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MainModule:main_module|lpm_divide:Div4 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                       ;
; LPM_WIDTHD             ; 3              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                             ;
+-------------------------------------------+----------------------------------------------------------------------------------+
; Name                                      ; Value                                                                            ;
+-------------------------------------------+----------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 3                                                                                ;
;     -- NUMWORDS_A                         ; 19200                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 3                                                                                ;
;     -- NUMWORDS_B                         ; 19200                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; MainModule:main_module|MapController:map|Map:map|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                      ;
;     -- WIDTH_A                            ; 3                                                                                ;
;     -- NUMWORDS_A                         ; 512                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                  ;
+---------------------------------------+---------------------------------------------------------+
; Name                                  ; Value                                                   ;
+---------------------------------------+---------------------------------------------------------+
; Number of entity instances            ; 1                                                       ;
; Entity Instance                       ; MainModule:main_module|MapController:map|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 5                                                       ;
;     -- LPM_WIDTHB                     ; 5                                                       ;
;     -- LPM_WIDTHP                     ; 10                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                      ;
;     -- USE_EAB                        ; OFF                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                      ;
+---------------------------------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MainModule:main_module|DisplayController:dispController|MapDisplayController:mapDispContr"                                        ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                      ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; debugLEDs ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "debugLEDs[7..1]" have no fanouts ;
; debugLEDs ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MainModule:main_module|DisplayController:dispController"                                     ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; en            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; isDispRunning ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MainModule:main_module"                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; vga_y[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RateDivider:div"                                                                                                                                               ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                                              ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; interval        ; Input ; Warning  ; Input port expression (27 bits) is smaller than the input port (28 bits) it drives.  Extra input bit(s) "interval[27..27]" will be connected to GND. ;
; interval[3..2]  ; Input ; Info     ; Stuck at VCC                                                                                                                                         ;
; interval[26..9] ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
; interval[7..6]  ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
; interval[1..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
; interval[9]     ; Input ; Info     ; Stuck at VCC                                                                                                                                         ;
; interval[6]     ; Input ; Info     ; Stuck at VCC                                                                                                                                         ;
; interval[5]     ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
; en              ; Input ; Info     ; Stuck at VCC                                                                                                                                         ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA"                                                                                                           ;
+-------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                   ;
+-------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; VGA_R ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "VGA_R[9..8]" have no fanouts ;
; VGA_G ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "VGA_G[9..8]" have no fanouts ;
; VGA_B ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "VGA_B[9..8]" have no fanouts ;
+-------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 54                          ;
; cycloneiii_ff         ; 186                         ;
;     CLR               ; 34                          ;
;     ENA               ; 37                          ;
;     ENA CLR           ; 18                          ;
;     ENA CLR SLD       ; 18                          ;
;     ENA SCLR          ; 10                          ;
;     ENA SLD           ; 10                          ;
;     SCLR              ; 16                          ;
;     SLD               ; 28                          ;
;     plain             ; 15                          ;
; cycloneiii_lcell_comb ; 898                         ;
;     arith             ; 361                         ;
;         2 data inputs ; 199                         ;
;         3 data inputs ; 162                         ;
;     normal            ; 537                         ;
;         0 data inputs ; 47                          ;
;         1 data inputs ; 38                          ;
;         2 data inputs ; 178                         ;
;         3 data inputs ; 85                          ;
;         4 data inputs ; 189                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 12                          ;
;                       ;                             ;
; Max LUT depth         ; 17.40                       ;
; Average LUT depth     ; 8.64                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Sun Dec 17 20:42:18 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PacMan -c PacMan
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file mapdisplaycontroller.v
    Info (12023): Found entity 1: MapDisplayController File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/MapDisplayController.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file map.v
    Info (12023): Found entity 1: Map File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/Map.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file characterdisplaycontroller.v
    Info (12023): Found entity 1: CharacterDisplayController File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/vga_adapter.v Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file ratedivider.v
    Info (12023): Found entity 1: RateDivider File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/RateDivider.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file mapcontroller.v
    Info (12023): Found entity 1: MapController File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/MapController.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file displaycontroller.v
    Info (12023): Found entity 1: DisplayController File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/DisplayController.v Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file pacman.v
    Info (12023): Found entity 1: PacMan File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v Line: 1
    Info (12023): Found entity 2: MainModule File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v Line: 91
Warning (10236): Verilog HDL Implicit Net warning at DisplayController.v(114): created implicit net for "debugLEDs" File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/DisplayController.v Line: 114
Info (12127): Elaborating entity "PacMan" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at PacMan.v(32): object "en" assigned a value but never read File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v Line: 32
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v Line: 56
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "Background.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9hg1.tdf
    Info (12023): Found entity 1: altsyncram_9hg1 File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/db/altsyncram_9hg1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_9hg1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf
    Info (12023): Found entity 1: decode_lsa File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/db/decode_lsa.tdf Line: 23
Info (12128): Elaborating entity "decode_lsa" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated|decode_lsa:decode2" File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/db/altsyncram_9hg1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf
    Info (12023): Found entity 1: decode_e8a File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/db/decode_e8a.tdf Line: 23
Info (12128): Elaborating entity "decode_e8a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated|decode_e8a:rden_decode_b" File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/db/altsyncram_9hg1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_0nb.tdf
    Info (12023): Found entity 1: mux_0nb File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/db/mux_0nb.tdf Line: 23
Info (12128): Elaborating entity "mux_0nb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated|mux_0nb:mux3" File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/db/altsyncram_9hg1.tdf Line: 50
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/vga_adapter.v Line: 252
Info (12128): Elaborating entity "RateDivider" for hierarchy "RateDivider:div" File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v Line: 73
Info (12128): Elaborating entity "MainModule" for hierarchy "MainModule:main_module" File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v Line: 87
Warning (10036): Verilog HDL or VHDL warning at PacMan.v(147): object "finishedDisp" assigned a value but never read File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v Line: 147
Warning (10230): Verilog HDL assignment warning at PacMan.v(194): truncated value with size 9 to match size of target (5) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v Line: 194
Warning (10230): Verilog HDL assignment warning at PacMan.v(195): truncated value with size 9 to match size of target (5) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v Line: 195
Info (10264): Verilog HDL Case Statement information at PacMan.v(204): all case item expressions in this case statement are onehot File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v Line: 204
Info (10264): Verilog HDL Case Statement information at PacMan.v(238): all case item expressions in this case statement are onehot File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v Line: 238
Info (10264): Verilog HDL Case Statement information at PacMan.v(244): all case item expressions in this case statement are onehot File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v Line: 244
Warning (10230): Verilog HDL assignment warning at PacMan.v(254): truncated value with size 9 to match size of target (5) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v Line: 254
Warning (10230): Verilog HDL assignment warning at PacMan.v(255): truncated value with size 9 to match size of target (5) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v Line: 255
Warning (10230): Verilog HDL assignment warning at PacMan.v(258): truncated value with size 9 to match size of target (5) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v Line: 258
Warning (10230): Verilog HDL assignment warning at PacMan.v(259): truncated value with size 9 to match size of target (5) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v Line: 259
Warning (10240): Verilog HDL Always Construct warning at PacMan.v(173): inferring latch(es) for variable "isHit", which holds its previous value in one or more paths through the always construct File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v Line: 173
Warning (10034): Output port "debugLEDs[9..6]" at PacMan.v(103) has no driver File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v Line: 103
Info (10041): Inferred latch for "isHit" at PacMan.v(173) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v Line: 173
Info (12128): Elaborating entity "MapController" for hierarchy "MainModule:main_module|MapController:map" File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v Line: 367
Info (12128): Elaborating entity "Map" for hierarchy "MainModule:main_module|MapController:map|Map:map" File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/MapController.v Line: 30
Info (12128): Elaborating entity "altsyncram" for hierarchy "MainModule:main_module|MapController:map|Map:map|altsyncram:altsyncram_component" File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/Map.v Line: 86
Info (12130): Elaborated megafunction instantiation "MainModule:main_module|MapController:map|Map:map|altsyncram:altsyncram_component" File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/Map.v Line: 86
Info (12133): Instantiated megafunction "MainModule:main_module|MapController:map|Map:map|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/Map.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "MapData.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k9i1.tdf
    Info (12023): Found entity 1: altsyncram_k9i1 File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/db/altsyncram_k9i1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_k9i1" for hierarchy "MainModule:main_module|MapController:map|Map:map|altsyncram:altsyncram_component|altsyncram_k9i1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "DisplayController" for hierarchy "MainModule:main_module|DisplayController:dispController" File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v Line: 385
Warning (10270): Verilog HDL Case Statement warning at DisplayController.v(70): incomplete case statement has no default case item File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/DisplayController.v Line: 70
Warning (10240): Verilog HDL Always Construct warning at DisplayController.v(70): inferring latch(es) for variable "x_out", which holds its previous value in one or more paths through the always construct File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/DisplayController.v Line: 70
Warning (10240): Verilog HDL Always Construct warning at DisplayController.v(70): inferring latch(es) for variable "y_out", which holds its previous value in one or more paths through the always construct File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/DisplayController.v Line: 70
Info (10041): Inferred latch for "y_out[0]" at DisplayController.v(70) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/DisplayController.v Line: 70
Info (10041): Inferred latch for "y_out[1]" at DisplayController.v(70) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/DisplayController.v Line: 70
Info (10041): Inferred latch for "y_out[2]" at DisplayController.v(70) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/DisplayController.v Line: 70
Info (10041): Inferred latch for "y_out[3]" at DisplayController.v(70) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/DisplayController.v Line: 70
Info (10041): Inferred latch for "y_out[4]" at DisplayController.v(70) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/DisplayController.v Line: 70
Info (10041): Inferred latch for "y_out[5]" at DisplayController.v(70) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/DisplayController.v Line: 70
Info (10041): Inferred latch for "y_out[6]" at DisplayController.v(70) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/DisplayController.v Line: 70
Info (10041): Inferred latch for "y_out[7]" at DisplayController.v(70) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/DisplayController.v Line: 70
Info (10041): Inferred latch for "x_out[0]" at DisplayController.v(70) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/DisplayController.v Line: 70
Info (10041): Inferred latch for "x_out[1]" at DisplayController.v(70) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/DisplayController.v Line: 70
Info (10041): Inferred latch for "x_out[2]" at DisplayController.v(70) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/DisplayController.v Line: 70
Info (10041): Inferred latch for "x_out[3]" at DisplayController.v(70) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/DisplayController.v Line: 70
Info (10041): Inferred latch for "x_out[4]" at DisplayController.v(70) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/DisplayController.v Line: 70
Info (10041): Inferred latch for "x_out[5]" at DisplayController.v(70) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/DisplayController.v Line: 70
Info (10041): Inferred latch for "x_out[6]" at DisplayController.v(70) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/DisplayController.v Line: 70
Info (10041): Inferred latch for "x_out[7]" at DisplayController.v(70) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/DisplayController.v Line: 70
Info (12128): Elaborating entity "CharacterDisplayController" for hierarchy "MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr" File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/DisplayController.v Line: 101
Warning (10240): Verilog HDL Always Construct warning at CharacterDisplayController.v(95): inferring latch(es) for variable "row0", which holds its previous value in one or more paths through the always construct File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v Line: 95
Warning (10240): Verilog HDL Always Construct warning at CharacterDisplayController.v(95): inferring latch(es) for variable "row1", which holds its previous value in one or more paths through the always construct File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v Line: 95
Warning (10240): Verilog HDL Always Construct warning at CharacterDisplayController.v(95): inferring latch(es) for variable "row2", which holds its previous value in one or more paths through the always construct File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v Line: 95
Warning (10240): Verilog HDL Always Construct warning at CharacterDisplayController.v(95): inferring latch(es) for variable "row3", which holds its previous value in one or more paths through the always construct File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v Line: 95
Warning (10240): Verilog HDL Always Construct warning at CharacterDisplayController.v(95): inferring latch(es) for variable "row4", which holds its previous value in one or more paths through the always construct File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v Line: 95
Warning (10240): Verilog HDL Always Construct warning at CharacterDisplayController.v(95): inferring latch(es) for variable "spriteColor", which holds its previous value in one or more paths through the always construct File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v Line: 95
Info (10041): Inferred latch for "spriteColor[0]" at CharacterDisplayController.v(95) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v Line: 95
Info (10041): Inferred latch for "spriteColor[1]" at CharacterDisplayController.v(95) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v Line: 95
Info (10041): Inferred latch for "spriteColor[2]" at CharacterDisplayController.v(95) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v Line: 95
Info (10041): Inferred latch for "row4[0]" at CharacterDisplayController.v(95) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v Line: 95
Info (10041): Inferred latch for "row4[1]" at CharacterDisplayController.v(95) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v Line: 95
Info (10041): Inferred latch for "row4[2]" at CharacterDisplayController.v(95) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v Line: 95
Info (10041): Inferred latch for "row4[3]" at CharacterDisplayController.v(95) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v Line: 95
Info (10041): Inferred latch for "row4[4]" at CharacterDisplayController.v(95) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v Line: 95
Info (10041): Inferred latch for "row3[0]" at CharacterDisplayController.v(95) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v Line: 95
Info (10041): Inferred latch for "row3[1]" at CharacterDisplayController.v(95) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v Line: 95
Info (10041): Inferred latch for "row3[2]" at CharacterDisplayController.v(95) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v Line: 95
Info (10041): Inferred latch for "row3[3]" at CharacterDisplayController.v(95) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v Line: 95
Info (10041): Inferred latch for "row3[4]" at CharacterDisplayController.v(95) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v Line: 95
Info (10041): Inferred latch for "row2[0]" at CharacterDisplayController.v(95) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v Line: 95
Info (10041): Inferred latch for "row2[1]" at CharacterDisplayController.v(95) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v Line: 95
Info (10041): Inferred latch for "row2[2]" at CharacterDisplayController.v(95) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v Line: 95
Info (10041): Inferred latch for "row2[3]" at CharacterDisplayController.v(95) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v Line: 95
Info (10041): Inferred latch for "row2[4]" at CharacterDisplayController.v(95) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v Line: 95
Info (10041): Inferred latch for "row1[0]" at CharacterDisplayController.v(95) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v Line: 95
Info (10041): Inferred latch for "row1[1]" at CharacterDisplayController.v(95) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v Line: 95
Info (10041): Inferred latch for "row1[2]" at CharacterDisplayController.v(95) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v Line: 95
Info (10041): Inferred latch for "row1[3]" at CharacterDisplayController.v(95) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v Line: 95
Info (10041): Inferred latch for "row1[4]" at CharacterDisplayController.v(95) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v Line: 95
Info (10041): Inferred latch for "row0[0]" at CharacterDisplayController.v(95) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v Line: 95
Info (10041): Inferred latch for "row0[1]" at CharacterDisplayController.v(95) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v Line: 95
Info (10041): Inferred latch for "row0[2]" at CharacterDisplayController.v(95) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v Line: 95
Info (10041): Inferred latch for "row0[3]" at CharacterDisplayController.v(95) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v Line: 95
Info (10041): Inferred latch for "row0[4]" at CharacterDisplayController.v(95) File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v Line: 95
Info (12128): Elaborating entity "MapDisplayController" for hierarchy "MainModule:main_module|DisplayController:dispController|MapDisplayController:mapDispContr" File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/DisplayController.v Line: 115
Warning (10034): Output port "debugLEDs" at MapDisplayController.v(12) has no driver File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/MapDisplayController.v Line: 12
Info (278001): Inferred 7 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MainModule:main_module|MapController:map|Mult0" File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/MapController.v Line: 22
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "MainModule:main_module|Div0" File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v Line: 194
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "MainModule:main_module|Div3" File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v Line: 255
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "MainModule:main_module|Div2" File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v Line: 254
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "MainModule:main_module|Div1" File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v Line: 195
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "MainModule:main_module|Div5" File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v Line: 259
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "MainModule:main_module|Div4" File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v Line: 258
Info (12130): Elaborated megafunction instantiation "MainModule:main_module|MapController:map|lpm_mult:Mult0" File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/MapController.v Line: 22
Info (12133): Instantiated megafunction "MainModule:main_module|MapController:map|lpm_mult:Mult0" with the following parameter: File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/MapController.v Line: 22
    Info (12134): Parameter "LPM_WIDTHA" = "5"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "10"
    Info (12134): Parameter "LPM_WIDTHR" = "10"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "MainModule:main_module|MapController:map|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "MainModule:main_module|MapController:map|lpm_mult:Mult0" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "MainModule:main_module|MapController:map|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "MainModule:main_module|MapController:map|lpm_mult:Mult0" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "MainModule:main_module|MapController:map|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "MainModule:main_module|MapController:map|lpm_mult:Mult0" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf
    Info (12023): Found entity 1: add_sub_bfh File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/db/add_sub_bfh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "MainModule:main_module|MapController:map|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "MainModule:main_module|MapController:map|lpm_mult:Mult0" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "MainModule:main_module|lpm_divide:Div0" File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v Line: 194
Info (12133): Instantiated megafunction "MainModule:main_module|lpm_divide:Div0" with the following parameter: File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v Line: 194
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf
    Info (12023): Found entity 1: lpm_divide_jhm File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/db/lpm_divide_jhm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/db/sign_div_unsign_bkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf
    Info (12023): Found entity 1: alt_u_div_a4f File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/db/alt_u_div_a4f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/db/add_sub_8pc.tdf Line: 23
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr|row1[0]" merged with LATCH primitive "MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr|row1[1]" File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v Line: 95
    Info (13026): Duplicate LATCH primitive "MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr|row2[1]" merged with LATCH primitive "MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr|row1[1]" File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v Line: 95
    Info (13026): Duplicate LATCH primitive "MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr|row2[0]" merged with LATCH primitive "MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr|row1[1]" File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v Line: 95
    Info (13026): Duplicate LATCH primitive "MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr|row3[1]" merged with LATCH primitive "MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr|row1[1]" File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v Line: 95
    Info (13026): Duplicate LATCH primitive "MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr|row3[0]" merged with LATCH primitive "MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr|row1[1]" File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v Line: 95
    Info (13026): Duplicate LATCH primitive "MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr|row1[4]" merged with LATCH primitive "MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr|row1[3]" File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v Line: 95
    Info (13026): Duplicate LATCH primitive "MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr|row2[4]" merged with LATCH primitive "MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr|row1[3]" File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v Line: 95
    Info (13026): Duplicate LATCH primitive "MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr|row2[3]" merged with LATCH primitive "MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr|row1[3]" File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v Line: 95
    Info (13026): Duplicate LATCH primitive "MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr|row3[4]" merged with LATCH primitive "MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr|row1[3]" File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v Line: 95
    Info (13026): Duplicate LATCH primitive "MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr|row3[3]" merged with LATCH primitive "MainModule:main_module|DisplayController:dispController|CharacterDisplayController:charDispContr|row1[3]" File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/CharacterDisplayController.v Line: 95
Info (13000): Registers with preset signals will power-up high File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v Line: 191
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v Line: 17
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v Line: 17
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v Line: 17
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v Line: 17
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v Line: 17
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v Line: 24
Info (286030): Timing-Driven Synthesis is running
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/output_files/PacMan.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "sw[0]" File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v Line: 16
    Warning (15610): No output dependent on input pin "sw[1]" File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v Line: 16
    Warning (15610): No output dependent on input pin "sw[2]" File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v Line: 16
    Warning (15610): No output dependent on input pin "sw[3]" File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v Line: 16
    Warning (15610): No output dependent on input pin "sw[4]" File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v Line: 16
    Warning (15610): No output dependent on input pin "sw[5]" File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v Line: 16
    Warning (15610): No output dependent on input pin "sw[6]" File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v Line: 16
    Warning (15610): No output dependent on input pin "sw[7]" File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v Line: 16
    Warning (15610): No output dependent on input pin "sw[8]" File: C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/PacMan.v Line: 16
Info (21057): Implemented 990 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 39 output pins
    Info (21061): Implemented 923 logic cells
    Info (21064): Implemented 12 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings
    Info: Peak virtual memory: 4805 megabytes
    Info: Processing ended: Sun Dec 17 20:42:31 2023
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:25


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/nubsk/Documents/Quartus/Projects/PacMan (2)/PacMan/output_files/PacMan.map.smsg.


