# vsim -coverage -l apb_protocol_chk.log -c test_bench -voptargs="+cover=bcesft" -assertdebug -do "coverage save -onexit apb_protocol_chk.ucdb; log -r /*;run -all" 
# Start time: 20:36:33 on Jul 10,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ../tb/test_bench.v(28): (vopt-2685) [TFMPC] - Too few port connections for 'u_timer_top'.  Expected 13, found 12.
# ** Warning: ../tb/test_bench.v(28): (vopt-2718) [TFMPC] - Missing connection for port 'tim_pstrb'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.test_bench(fast)
# coverage save -onexit apb_protocol_chk.ucdb
#  log -r /*
# run -all
# [INFO] RW check task
# Write data = 32'h000000ff at addr: 12'h04
# ---------------------------------------------------
# t=       326 PASS: rdata = 32'h000000ff at addr 12'h04 is correct
# -----------------------------------------------------
# [INFO] RW check task
# Write data = 32'hffffff00 at addr: 12'h04
# ---------------------------------------------------
# t=       626 PASS: rdata = 32'hffffff00 at addr 12'h04 is correct
# -----------------------------------------------------
# ============== tim_psel = 0, tim_penable = 1 =============
# ===== WRITE TDR1 = 32'hffff_ffff ======
# ==== Data of TDR1 not changed =====
# ----------------------------------------
# t=       975 rdata = 32'h00000000 at addr: 12'h08
# -------------------------------------------------
# ========== tim_psel = 1, tim_penable = 0 ==========
# Write TDR1 = 32'hffff_ffff =====
# ====== Data of TDR1 not changed ======
# ----------------------------------------
# t=      1275 rdata = 32'h00000000 at addr: 12'h08
# -------------------------------------------------
# =========== Check pready, pslverr ============
# ==== Write TDR1 = 32'hffff_ffff =======
# t=      1376 tim_pready = 1, tim_pslverr = 0
# ========== Data of TDR1 =========
# ----------------------------------------
# t=      1575 rdata = 32'hffffffff at addr: 12'h08
# -------------------------------------------------
# Test_result PASSED
# ** Note: $finish    : ../tb/test_bench.v(61)
#    Time: 1675 ns  Iteration: 0  Instance: /test_bench
# Saving coverage database on exit...
# End time: 20:36:35 on Jul 10,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 2
