0.7
2020.2
Oct 19 2021
03:16:22
D:/workspace/hardware design/step_into_mips/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
D:/workspace/hardware design/step_into_mips/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem/sim/data_mem.v,1655283500,verilog,,D:/workspace/hardware design/step_into_mips/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem/sim/inst_mem.v,,data_mem,,,,,,,,
D:/workspace/hardware design/step_into_mips/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem/sim/inst_mem.v,1655283433,verilog,,D:/workspace/hardware design/step_into_mips/lab_4/rtl/adder.v,,inst_mem,,,,,,,,
D:/workspace/hardware design/step_into_mips/lab_4/rtl/adder.v,1655283211,verilog,,D:/workspace/hardware design/step_into_mips/lab_4/rtl/alu.v,,adder,,,,,,,,
D:/workspace/hardware design/step_into_mips/lab_4/rtl/alu.v,1655283211,verilog,,D:/workspace/hardware design/step_into_mips/lab_4/rtl/aludec.v,,alu,,,,,,,,
D:/workspace/hardware design/step_into_mips/lab_4/rtl/aludec.v,1655283211,verilog,,D:/workspace/hardware design/step_into_mips/lab_4/rtl/controller.v,,aludec,,,,,,,,
D:/workspace/hardware design/step_into_mips/lab_4/rtl/controller.v,1655283211,verilog,,D:/workspace/hardware design/step_into_mips/lab_4/rtl/datapath.v,,controller,,,,,,,,
D:/workspace/hardware design/step_into_mips/lab_4/rtl/datapath.v,1655283211,verilog,,D:/workspace/hardware design/step_into_mips/lab_4/rtl/eqcmp.v,,datapath,,,,,,,,
D:/workspace/hardware design/step_into_mips/lab_4/rtl/eqcmp.v,1655283211,verilog,,D:/workspace/hardware design/step_into_mips/lab_4/rtl/flopenr.v,,eqcmp,,,,,,,,
D:/workspace/hardware design/step_into_mips/lab_4/rtl/flopenr.v,1655283211,verilog,,D:/workspace/hardware design/step_into_mips/lab_4/rtl/flopenrc.v,,flopenr,,,,,,,,
D:/workspace/hardware design/step_into_mips/lab_4/rtl/flopenrc.v,1655283211,verilog,,D:/workspace/hardware design/step_into_mips/lab_4/rtl/flopr.v,,flopenrc,,,,,,,,
D:/workspace/hardware design/step_into_mips/lab_4/rtl/flopr.v,1655283211,verilog,,D:/workspace/hardware design/step_into_mips/lab_4/rtl/floprc.v,,flopr,,,,,,,,
D:/workspace/hardware design/step_into_mips/lab_4/rtl/floprc.v,1655283211,verilog,,D:/workspace/hardware design/step_into_mips/lab_4/rtl/hazard.v,,floprc,,,,,,,,
D:/workspace/hardware design/step_into_mips/lab_4/rtl/hazard.v,1655283211,verilog,,D:/workspace/hardware design/step_into_mips/lab_4/rtl/maindec.v,,hazard,,,,,,,,
D:/workspace/hardware design/step_into_mips/lab_4/rtl/maindec.v,1655283211,verilog,,D:/workspace/hardware design/step_into_mips/lab_4/rtl/mips.v,,maindec,,,,,,,,
D:/workspace/hardware design/step_into_mips/lab_4/rtl/mips.v,1655283211,verilog,,D:/workspace/hardware design/step_into_mips/lab_4/rtl/mux2.v,,mips,,,,,,,,
D:/workspace/hardware design/step_into_mips/lab_4/rtl/mux2.v,1655283211,verilog,,D:/workspace/hardware design/step_into_mips/lab_4/rtl/mux3.v,,mux2,,,,,,,,
D:/workspace/hardware design/step_into_mips/lab_4/rtl/mux3.v,1655283211,verilog,,D:/workspace/hardware design/step_into_mips/lab_4/rtl/pc.v,,mux3,,,,,,,,
D:/workspace/hardware design/step_into_mips/lab_4/rtl/pc.v,1655283211,verilog,,D:/workspace/hardware design/step_into_mips/lab_4/rtl/regfile.v,,pc,,,,,,,,
D:/workspace/hardware design/step_into_mips/lab_4/rtl/regfile.v,1655283211,verilog,,D:/workspace/hardware design/step_into_mips/lab_4/rtl/signext.v,,regfile,,,,,,,,
D:/workspace/hardware design/step_into_mips/lab_4/rtl/signext.v,1655283211,verilog,,D:/workspace/hardware design/step_into_mips/lab_4/rtl/sl2.v,,signext,,,,,,,,
D:/workspace/hardware design/step_into_mips/lab_4/rtl/sl2.v,1655283211,verilog,,D:/workspace/hardware design/step_into_mips/lab_4/rtl/top.v,,sl2,,,,,,,,
D:/workspace/hardware design/step_into_mips/lab_4/rtl/top.v,1655283211,verilog,,D:/workspace/hardware design/step_into_mips/lab_4/sim/testbench.v,,top,,,,,,,,
D:/workspace/hardware design/step_into_mips/lab_4/sim/testbench.v,1655283211,verilog,,,,testbench,,,,,,,,
