INFO: [VRFC 10-163] Analyzing VHDL file "D:/University/VHDL/encoder/encoder.srcs/sim_1/new/SIM_encoder_16_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_encoder_16_4'
