Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/main_isim_beh.exe -prj C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/main_beh.prj work.main work.glbl 
ISim P.68d (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/Triggered_Subsystem.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/Subsystem.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/position_to_bitmask.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/iodrp_mcb_controller.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/iodrp_controller.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/find_first_one_pos.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/Triggered_Subsystem_block.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/Subsystem_block.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/mcb_soft_calibration.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/get_sources.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/Detect_Change.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/condition_to_count_DAC_or_ADC.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/Output_State_to_RAM_address_to_read.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/mcb_soft_calibration_top.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/interpret_data.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/Input_State_to_RAM_address_to_write.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/get_enabled_timings.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/getting_address_and_enable_for_Magic_and_Timestamps.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/Filter1.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/Filter.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/DualPortRAM_generic.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/store_and_retrieve_input.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/read_from_magic_and_timestamp.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/OutputStateMachine.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/one_pole_IIR.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/mcb_raw_wrapper.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/Interpret_to_RAM_output.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/Interpret_to_RAM_input.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/InputStateMachine.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/get_data_only_when_enabled.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/alpha80_120Hz_IIR.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/RAM_block.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/process_and_retrieve.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/pipe_in_interpret.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/output_interpret.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/multiplier_18x18.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/memc3_wrapper.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/memc3_infrastructure.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/input_interpret_store_retrieve.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/fifo_w64_512_r16_2048.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/fifo_w16_2048_r64_512.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/ddr2_state_machine.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/collect_output.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/variable_freq_clk_generator.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/stim_sequencer.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/SDRAM_FIFO.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/RAM_bank.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/okLibrary.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/MISO_phase_selector.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/digout_sequencer.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/digital_input_deserializer.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/DAC_output_scalable_HPF.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/cust_architecture.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/analog_out_sequencer.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/ADC_input.v" into library work
Analyzing Verilog file "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/main.v" into library work
Analyzing Verilog file "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
WARNING:HDLCompiler:687 - "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" Line 5: Illegal redeclaration of module <glbl>.
Starting static elaboration
WARNING:HDLCompiler:604 - "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/main.v" Line 1032: Module instantiation should have an instance name
WARNING:HDLCompiler:189 - "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/main.v" Line 4143: Size mismatch in connection of port <MISO>. Formal port size is 33-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/main.v" Line 4146: Size mismatch in connection of port <MISO>. Formal port size is 33-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/main.v" Line 4149: Size mismatch in connection of port <MISO>. Formal port size is 33-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/main.v" Line 4152: Size mismatch in connection of port <MISO>. Formal port size is 33-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/main.v" Line 4155: Size mismatch in connection of port <MISO>. Formal port size is 33-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/main.v" Line 4158: Size mismatch in connection of port <MISO>. Formal port size is 33-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/main.v" Line 4161: Size mismatch in connection of port <MISO>. Formal port size is 33-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:1016 - "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/mcb_raw_wrapper.v" Line 6346: Port BUSY is not connected to this instance
WARNING:HDLCompiler:329 - "v:/hipsBuilds/P_hips_v21.0/rst/hips/mcb/common_modules.v" Line 260: Target <(null)> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:189 - "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/RAM_bank.v" Line 97: Size mismatch in connection of port <RAM_addr_A>. Formal port size is 10-bit while actual signal size is 13-bit.
WARNING:HDLCompiler:189 - "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/RAM_bank.v" Line 98: Size mismatch in connection of port <RAM_addr_B>. Formal port size is 10-bit while actual signal size is 13-bit.
WARNING:HDLCompiler:189 - "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/RAM_bank.v" Line 109: Size mismatch in connection of port <RAM_addr_A>. Formal port size is 10-bit while actual signal size is 13-bit.
WARNING:HDLCompiler:189 - "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/RAM_bank.v" Line 110: Size mismatch in connection of port <RAM_addr_B>. Formal port size is 10-bit while actual signal size is 13-bit.
WARNING:HDLCompiler:189 - "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/RAM_bank.v" Line 121: Size mismatch in connection of port <RAM_addr_A>. Formal port size is 10-bit while actual signal size is 13-bit.
WARNING:HDLCompiler:189 - "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/RAM_bank.v" Line 122: Size mismatch in connection of port <RAM_addr_B>. Formal port size is 10-bit while actual signal size is 13-bit.
WARNING:HDLCompiler:189 - "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/RAM_bank.v" Line 133: Size mismatch in connection of port <RAM_addr_A>. Formal port size is 10-bit while actual signal size is 13-bit.
WARNING:HDLCompiler:189 - "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/RAM_bank.v" Line 134: Size mismatch in connection of port <RAM_addr_B>. Formal port size is 10-bit while actual signal size is 13-bit.
WARNING:HDLCompiler:189 - "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/RAM_bank.v" Line 145: Size mismatch in connection of port <RAM_addr_A>. Formal port size is 10-bit while actual signal size is 13-bit.
WARNING:HDLCompiler:189 - "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/RAM_bank.v" Line 146: Size mismatch in connection of port <RAM_addr_B>. Formal port size is 10-bit while actual signal size is 13-bit.
WARNING:HDLCompiler:189 - "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/RAM_bank.v" Line 157: Size mismatch in connection of port <RAM_addr_A>. Formal port size is 10-bit while actual signal size is 13-bit.
WARNING:HDLCompiler:189 - "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/RAM_bank.v" Line 158: Size mismatch in connection of port <RAM_addr_B>. Formal port size is 10-bit while actual signal size is 13-bit.
WARNING:HDLCompiler:189 - "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/RAM_bank.v" Line 169: Size mismatch in connection of port <RAM_addr_A>. Formal port size is 10-bit while actual signal size is 13-bit.
WARNING:HDLCompiler:189 - "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/RAM_bank.v" Line 170: Size mismatch in connection of port <RAM_addr_B>. Formal port size is 10-bit while actual signal size is 13-bit.
WARNING:HDLCompiler:189 - "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/RAM_bank.v" Line 181: Size mismatch in connection of port <RAM_addr_A>. Formal port size is 10-bit while actual signal size is 13-bit.
WARNING:HDLCompiler:189 - "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/RAM_bank.v" Line 182: Size mismatch in connection of port <RAM_addr_B>. Formal port size is 10-bit while actual signal size is 13-bit.
WARNING:HDLCompiler:189 - "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/main.v" Line 3804: Size mismatch in connection of port <noise_suppress>. Formal port size is 7-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/main.v" Line 3837: Size mismatch in connection of port <noise_suppress>. Formal port size is 7-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/main.v" Line 3870: Size mismatch in connection of port <noise_suppress>. Formal port size is 7-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/main.v" Line 3903: Size mismatch in connection of port <noise_suppress>. Formal port size is 7-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/main.v" Line 3936: Size mismatch in connection of port <noise_suppress>. Formal port size is 7-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/main.v" Line 3969: Size mismatch in connection of port <noise_suppress>. Formal port size is 7-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/main.v" Line 4140: Size mismatch in connection of port <MISO>. Formal port size is 33-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:1016 - "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/okLibrary.v" Line 40: Port CLK180 is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/GitHub/closed-loop-neuroscience/Mattia/Custom_architecture/Intan_custom/okLibrary.v" Line 68: Port BUSY is not connected to this instance
WARNING:HDLCompiler:1007 - "N:/P.68d/rtf/verilog/src/unisims/RAMB16BWER.v" Line 1716: Element index 2 into memp is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.68d/rtf/verilog/src/unisims/RAMB16BWER.v" Line 1720: Element index 3 into memp is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.68d/rtf/verilog/src/unisims/RAMB16BWER.v" Line 1803: Element index 2 into memp is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.68d/rtf/verilog/src/unisims/RAMB16BWER.v" Line 1807: Element index 3 into memp is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.68d/rtf/verilog/src/unisims/RAMB16BWER.v" Line 1864: Element index 2 into memp is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.68d/rtf/verilog/src/unisims/RAMB16BWER.v" Line 1865: Element index 3 into memp is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.68d/rtf/verilog/src/unisims/RAMB16BWER.v" Line 1916: Element index 2 into memp is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.68d/rtf/verilog/src/unisims/RAMB16BWER.v" Line 1917: Element index 3 into memp is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.68d/rtf/verilog/src/unisims/RAMB16BWER.v" Line 2012: Element index 23 into mem is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.68d/rtf/verilog/src/unisims/RAMB16BWER.v" Line 2013: Element index 2 into memp is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.68d/rtf/verilog/src/unisims/RAMB16BWER.v" Line 2018: Element index 31 into mem is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.68d/rtf/verilog/src/unisims/RAMB16BWER.v" Line 2019: Element index 3 into memp is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.68d/rtf/verilog/src/unisims/RAMB16BWER.v" Line 2122: Element index 23 into mem is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.68d/rtf/verilog/src/unisims/RAMB16BWER.v" Line 2123: Element index 2 into memp is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.68d/rtf/verilog/src/unisims/RAMB16BWER.v" Line 2128: Element index 31 into mem is out of bounds
WARNING:HDLCompiler:1007 - "N:/P.68d/rtf/verilog/src/unisims/RAMB16BWER.v" Line 2129: Element index 3 into memp is out of bounds
Completed static elaboration
Fuse Memory Usage: 175700 KB
Fuse CPU Usage: 1031 ms
ERROR:Simulator:793 - Unable to elaborate instantiated module cust_architecture
