{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1739907255463 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739907255465 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 18 14:34:15 2025 " "Processing started: Tue Feb 18 14:34:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739907255465 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739907255465 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tetris -c tetris " "Command: quartus_map --read_settings_files=on --write_settings_files=off tetris -c tetris" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739907255465 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1739907256302 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1739907256302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "C:/Users/diego/Documents/Laboratorio_Digital/Proyecto/project/src/vga.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739907276948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739907276948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.v" "" { Text "C:/Users/diego/Documents/Laboratorio_Digital/Proyecto/project/src/toplevel.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739907276952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739907276952 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CMD_READ cmd_read spi.v(95) " "Verilog HDL Declaration information at spi.v(95): object \"CMD_READ\" differs only in case from object \"cmd_read\" in the same scope" {  } { { "spi.v" "" { Text "C:/Users/diego/Documents/Laboratorio_Digital/Proyecto/project/src/spi.v" 95 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1739907276956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi.v 1 1 " "Found 1 design units, including 1 entities, in source file spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "spi.v" "" { Text "C:/Users/diego/Documents/Laboratorio_Digital/Proyecto/project/src/spi.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739907276957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739907276957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rategen.v 1 1 " "Found 1 design units, including 1 entities, in source file rategen.v" { { "Info" "ISGN_ENTITY_NAME" "1 rategen " "Found entity 1: rategen" {  } { { "rategen.v" "" { Text "C:/Users/diego/Documents/Laboratorio_Digital/Proyecto/project/src/rategen.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739907276961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739907276961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2 " "Found entity 1: ps2" {  } { { "ps2.v" "" { Text "C:/Users/diego/Documents/Laboratorio_Digital/Proyecto/project/src/ps2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739907276964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739907276964 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "new prbs.v(14) " "Verilog HDL Declaration warning at prbs.v(14): \"new\" is SystemVerilog-2005 keyword" {  } { { "prbs.v" "" { Text "C:/Users/diego/Documents/Laboratorio_Digital/Proyecto/project/src/prbs.v" 14 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1739907276966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prbs.v 1 1 " "Found 1 design units, including 1 entities, in source file prbs.v" { { "Info" "ISGN_ENTITY_NAME" "1 prbs " "Found entity 1: prbs" {  } { { "prbs.v" "" { Text "C:/Users/diego/Documents/Laboratorio_Digital/Proyecto/project/src/prbs.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739907276967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739907276967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noteplayer.v 1 1 " "Found 1 design units, including 1 entities, in source file noteplayer.v" { { "Info" "ISGN_ENTITY_NAME" "1 noteplayer " "Found entity 1: noteplayer" {  } { { "noteplayer.v" "" { Text "C:/Users/diego/Documents/Laboratorio_Digital/Proyecto/project/src/noteplayer.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739907276970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739907276970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_if.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_if " "Found entity 1: lcd_if" {  } { { "lcd_if.v" "" { Text "C:/Users/diego/Documents/Laboratorio_Digital/Proyecto/project/src/lcd_if.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739907276976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739907276976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frame_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file frame_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 frame_buffer " "Found entity 1: frame_buffer" {  } { { "frame_buffer.v" "" { Text "C:/Users/diego/Documents/Laboratorio_Digital/Proyecto/project/src/frame_buffer.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739907276980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739907276980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_title.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_title.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_strings " "Found entity 1: draw_strings" {  } { { "draw_title.v" "" { Text "C:/Users/diego/Documents/Laboratorio_Digital/Proyecto/project/src/draw_title.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739907276983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739907276983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_numbers.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_numbers.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_numbers " "Found entity 1: draw_numbers" {  } { { "draw_numbers.v" "" { Text "C:/Users/diego/Documents/Laboratorio_Digital/Proyecto/project/src/draw_numbers.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739907276986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739907276986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_frames.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_frames.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_frames " "Found entity 1: draw_frames" {  } { { "draw_frames.v" "" { Text "C:/Users/diego/Documents/Laboratorio_Digital/Proyecto/project/src/draw_frames.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739907276991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739907276991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_blocks.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_blocks.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_blocks " "Found entity 1: draw_blocks" {  } { { "draw_blocks.v" "" { Text "C:/Users/diego/Documents/Laboratorio_Digital/Proyecto/project/src/draw_blocks.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739907276995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739907276995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpld_if.v 1 1 " "Found 1 design units, including 1 entities, in source file cpld_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpld_if " "Found entity 1: cpld_if" {  } { { "cpld_if.v" "" { Text "C:/Users/diego/Documents/Laboratorio_Digital/Proyecto/project/src/cpld_if.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739907277000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739907277000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.v 2 2 " "Found 2 design units, including 2 entities, in source file bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd_serial " "Found entity 1: bin2bcd_serial" {  } { { "bin2bcd.v" "" { Text "C:/Users/diego/Documents/Laboratorio_Digital/Proyecto/project/src/bin2bcd.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739907277003 ""} { "Info" "ISGN_ENTITY_NAME" "2 bcd_digit " "Found entity 2: bcd_digit" {  } { { "bin2bcd.v" "" { Text "C:/Users/diego/Documents/Laboratorio_Digital/Proyecto/project/src/bin2bcd.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739907277003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739907277003 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "draw_numbers draw_numbers.v(24) " "Verilog HDL Parameter Declaration warning at draw_numbers.v(24): Parameter Declaration in module \"draw_numbers\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "draw_numbers.v" "" { Text "C:/Users/diego/Documents/Laboratorio_Digital/Proyecto/project/src/draw_numbers.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1739907277016 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "draw_numbers draw_numbers.v(25) " "Verilog HDL Parameter Declaration warning at draw_numbers.v(25): Parameter Declaration in module \"draw_numbers\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "draw_numbers.v" "" { Text "C:/Users/diego/Documents/Laboratorio_Digital/Proyecto/project/src/draw_numbers.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1739907277016 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "draw_numbers draw_numbers.v(26) " "Verilog HDL Parameter Declaration warning at draw_numbers.v(26): Parameter Declaration in module \"draw_numbers\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "draw_numbers.v" "" { Text "C:/Users/diego/Documents/Laboratorio_Digital/Proyecto/project/src/draw_numbers.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1739907277017 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "draw_numbers draw_numbers.v(27) " "Verilog HDL Parameter Declaration warning at draw_numbers.v(27): Parameter Declaration in module \"draw_numbers\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "draw_numbers.v" "" { Text "C:/Users/diego/Documents/Laboratorio_Digital/Proyecto/project/src/draw_numbers.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1739907277017 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "toplevel.v " "Top-level design entity \"toplevel.v\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1739907277092 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/diego/Documents/Laboratorio_Digital/Proyecto/project/src/output_files/tetris.map.smsg " "Generated suppressed messages file C:/Users/diego/Documents/Laboratorio_Digital/Proyecto/project/src/output_files/tetris.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739907277135 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739907277194 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 18 14:34:37 2025 " "Processing ended: Tue Feb 18 14:34:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739907277194 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739907277194 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739907277194 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1739907277194 ""}
