# vsim seg_work_opt -c -logfile mem-model-testbench/outputs/top/UPDOWNSTREAM_sim.txt -do "run -all; quit" 
# Start time: 10:56:41 on May 22,2022
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_top_UPDOWNSTREAM_sv_unit(fast)
# Loading work.tb_top_UPDOWNSTREAM(fast)
# Loading work.updownstream_if(fast)
# Loading work.cache_def(fast)
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.dm_cache_fsm_downstream(fast)
# Loading work.dm_cache_tag_downstream(fast)
# Loading work.dm_data_downstream(fast)
# Loading work.downmem_controller(fast)
# Loading work.upstream_processor_top(fast)
# Loading work.dm_cache_fsm_upstream(fast)
# Loading work.dm_cache_tag_upstream(fast)
# Loading work.dm_data_upstream(fast)
# Loading work.mem_controller(fast)
# Loading work.upstream_processor(fast)
# Loading work.downstream_top(fast)
# Break key hit
# Load interrupted
# Error loading design
# End time: 10:56:42 on May 22,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
