

================================================================
== Vivado HLS Report for 'store_slice_c'
================================================================
* Date:           Tue May 26 00:56:10 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj_extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.073|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         9|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|    2713|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     259|    -|
|Register         |        -|      -|     561|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     561|    2972|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |       2|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln31_1_fu_381_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln31_fu_376_p2       |     +    |      0|  0|  39|          32|          32|
    |add_ln33_fu_526_p2       |     +    |      0|  0|  39|          32|           3|
    |add_ln35_1_fu_615_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln35_2_fu_674_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln35_fu_599_p2       |     +    |      0|  0|  39|          32|          32|
    |add_ln36_1_fu_707_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln36_2_fu_766_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln36_fu_691_p2       |     +    |      0|  0|  39|          32|          32|
    |add_ln37_1_fu_798_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln37_2_fu_857_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln37_fu_782_p2       |     +    |      0|  0|  39|          32|          32|
    |add_ln38_1_fu_889_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln38_2_fu_948_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln38_fu_873_p2       |     +    |      0|  0|  39|          32|          32|
    |add_ln39_1_fu_980_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln39_2_fu_1039_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln39_fu_964_p2       |     +    |      0|  0|  39|          32|          32|
    |add_ln40_1_fu_1071_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln40_2_fu_1130_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln40_fu_1055_p2      |     +    |      0|  0|  39|          32|          32|
    |add_ln41_1_fu_1197_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln41_2_fu_1157_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln41_fu_1146_p2      |     +    |      0|  0|  39|          32|          32|
    |add_ln42_1_fu_1265_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln42_2_fu_1180_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln42_fu_1169_p2      |     +    |      0|  0|  39|          32|          32|
    |x_fu_1186_p2             |     +    |      0|  0|  39|           4|          32|
    |y_fu_395_p2              |     +    |      0|  0|  38|          31|           1|
    |sub_ln33_1_fu_554_p2     |     -    |      0|  0|  36|           1|          29|
    |sub_ln33_fu_539_p2       |     -    |      0|  0|  39|           4|          32|
    |icmp_ln31_fu_390_p2      |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln33_fu_594_p2      |   icmp   |      0|  0|  18|          32|          32|
    |or_ln36_1_fu_414_p2      |    or    |      0|  0|  34|          34|           1|
    |or_ln36_fu_685_p2        |    or    |      0|  0|  32|          32|           1|
    |or_ln37_1_fu_429_p2      |    or    |      0|  0|  34|          34|           2|
    |or_ln37_fu_776_p2        |    or    |      0|  0|  32|          32|           2|
    |or_ln38_1_fu_444_p2      |    or    |      0|  0|  34|          34|           2|
    |or_ln38_fu_867_p2        |    or    |      0|  0|  32|          32|           2|
    |or_ln39_1_fu_459_p2      |    or    |      0|  0|  34|          34|           3|
    |or_ln39_fu_958_p2        |    or    |      0|  0|  32|          32|           3|
    |or_ln40_1_fu_474_p2      |    or    |      0|  0|  34|          34|           3|
    |or_ln40_fu_1049_p2       |    or    |      0|  0|  32|          32|           3|
    |or_ln41_1_fu_489_p2      |    or    |      0|  0|  34|          34|           3|
    |or_ln41_fu_1140_p2       |    or    |      0|  0|  32|          32|           3|
    |or_ln42_1_fu_504_p2      |    or    |      0|  0|  34|          34|           3|
    |or_ln42_fu_1163_p2       |    or    |      0|  0|  32|          32|           3|
    |select_ln33_1_fu_578_p3  |  select  |      0|  0|  29|           1|           1|
    |select_ln33_fu_570_p3    |  select  |      0|  0|  29|           1|          29|
    |select_ln35_fu_653_p3    |  select  |      0|  0|   2|           1|           2|
    |select_ln36_fu_745_p3    |  select  |      0|  0|   2|           1|           2|
    |select_ln37_fu_836_p3    |  select  |      0|  0|   2|           1|           2|
    |select_ln38_fu_927_p3    |  select  |      0|  0|   2|           1|           2|
    |select_ln39_fu_1018_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln40_fu_1109_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln41_fu_1235_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln42_fu_1303_p3   |  select  |      0|  0|   2|           1|           2|
    |temp_11_fu_1117_p3       |  select  |      0|  0|  26|           1|          26|
    |temp_13_fu_1243_p3       |  select  |      0|  0|  26|           1|          26|
    |temp_15_fu_1311_p3       |  select  |      0|  0|  26|           1|          26|
    |temp_1_fu_661_p3         |  select  |      0|  0|  26|           1|          26|
    |temp_3_fu_753_p3         |  select  |      0|  0|  26|           1|          26|
    |temp_5_fu_844_p3         |  select  |      0|  0|  26|           1|          26|
    |temp_7_fu_935_p3         |  select  |      0|  0|  26|           1|          26|
    |temp_9_fu_1026_p3        |  select  |      0|  0|  26|           1|          26|
    |shl_ln35_fu_610_p2       |    shl   |      0|  0|  85|          32|          32|
    |shl_ln36_fu_702_p2       |    shl   |      0|  0|  85|          32|          32|
    |shl_ln37_fu_793_p2       |    shl   |      0|  0|  85|          32|          32|
    |shl_ln38_fu_884_p2       |    shl   |      0|  0|  85|          32|          32|
    |shl_ln39_fu_975_p2       |    shl   |      0|  0|  85|          32|          32|
    |shl_ln40_fu_1066_p2      |    shl   |      0|  0|  85|          32|          32|
    |shl_ln41_fu_1192_p2      |    shl   |      0|  0|  85|          32|          32|
    |shl_ln42_fu_1260_p2      |    shl   |      0|  0|  85|          32|          32|
    |temp_10_fu_1103_p2       |    xor   |      0|  0|   6|           1|           2|
    |temp_12_fu_1229_p2       |    xor   |      0|  0|   6|           1|           2|
    |temp_14_fu_1297_p2       |    xor   |      0|  0|   6|           1|           2|
    |temp_2_fu_739_p2         |    xor   |      0|  0|   6|           1|           2|
    |temp_4_fu_830_p2         |    xor   |      0|  0|   6|           1|           2|
    |temp_6_fu_921_p2         |    xor   |      0|  0|   6|           1|           2|
    |temp_8_fu_1012_p2        |    xor   |      0|  0|   6|           1|           2|
    |temp_fu_647_p2           |    xor   |      0|  0|   6|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|2713|        1712|        1553|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  53|         12|    1|         12|
    |dither_address0   |  41|          8|    6|         48|
    |dst_address0      |  44|          9|    3|         27|
    |dst_d0            |  44|          9|   32|        288|
    |phi_mul1_reg_352  |   9|          2|   32|         64|
    |phi_mul_reg_340   |   9|          2|   32|         64|
    |src_address0      |  41|          8|    3|         24|
    |x_0_reg_364       |   9|          2|   32|         64|
    |y_0_reg_329       |   9|          2|   31|         62|
    +------------------+----+-----------+-----+-----------+
    |Total             | 259|         54|  172|        653|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |add_ln31_1_reg_1366     |  32|   0|   32|          0|
    |add_ln31_reg_1361       |  32|   0|   32|          0|
    |add_ln41_2_reg_1487     |  32|   0|   32|          0|
    |add_ln42_2_reg_1497     |  32|   0|   32|          0|
    |ap_CS_fsm               |  11|   0|   11|          0|
    |d_reg_1379              |   3|   0|    6|          3|
    |dither_addr_1_reg_1389  |   3|   0|    6|          3|
    |dither_addr_2_reg_1394  |   3|   0|    6|          3|
    |dither_addr_3_reg_1399  |   3|   0|    6|          3|
    |dither_addr_4_reg_1404  |   3|   0|    6|          3|
    |dither_addr_5_reg_1409  |   3|   0|    6|          3|
    |dither_addr_6_reg_1414  |   3|   0|    6|          3|
    |dither_addr_reg_1384    |   3|   0|    6|          3|
    |or_ln36_reg_1432        |  31|   0|   32|          1|
    |or_ln37_reg_1442        |  31|   0|   32|          1|
    |or_ln38_reg_1452        |  30|   0|   32|          2|
    |or_ln39_reg_1462        |  31|   0|   32|          1|
    |or_ln40_reg_1472        |  30|   0|   32|          2|
    |phi_mul1_reg_352        |  32|   0|   32|          0|
    |phi_mul_reg_340         |  32|   0|   32|          0|
    |temp_15_reg_1507        |  26|   0|   26|          0|
    |tmp_11_reg_1419         |  29|   0|   32|          3|
    |x_0_reg_364             |  32|   0|   32|          0|
    |x_reg_1502              |  32|   0|   32|          0|
    |y_0_reg_329             |  31|   0|   31|          0|
    |y_reg_1374              |  31|   0|   31|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 561|   0|  595|         34|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------+-----+-----+------------+---------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | store_slice_c | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | store_slice_c | return value |
|ap_start         |  in |    1| ap_ctrl_hs | store_slice_c | return value |
|ap_done          | out |    1| ap_ctrl_hs | store_slice_c | return value |
|ap_idle          | out |    1| ap_ctrl_hs | store_slice_c | return value |
|ap_ready         | out |    1| ap_ctrl_hs | store_slice_c | return value |
|dst_address0     | out |    3|  ap_memory |      dst      |     array    |
|dst_ce0          | out |    1|  ap_memory |      dst      |     array    |
|dst_we0          | out |    1|  ap_memory |      dst      |     array    |
|dst_d0           | out |   32|  ap_memory |      dst      |     array    |
|src_address0     | out |    3|  ap_memory |      src      |     array    |
|src_ce0          | out |    1|  ap_memory |      src      |     array    |
|src_q0           |  in |   32|  ap_memory |      src      |     array    |
|src_address1     | out |    3|  ap_memory |      src      |     array    |
|src_ce1          | out |    1|  ap_memory |      src      |     array    |
|src_q1           |  in |   32|  ap_memory |      src      |     array    |
|dst_linesize     |  in |   32|   ap_none  |  dst_linesize |    scalar    |
|src_linesize     |  in |   32|   ap_none  |  src_linesize |    scalar    |
|width            |  in |   32|   ap_none  |     width     |    scalar    |
|height           |  in |   32|   ap_none  |     height    |    scalar    |
|log2_scale       |  in |   32|   ap_none  |   log2_scale  |    scalar    |
|dither_address0  | out |    6|  ap_memory |     dither    |     array    |
|dither_ce0       | out |    1|  ap_memory |     dither    |     array    |
|dither_q0        |  in |   32|  ap_memory |     dither    |     array    |
|dither_address1  | out |    6|  ap_memory |     dither    |     array    |
|dither_ce1       | out |    1|  ap_memory |     dither    |     array    |
|dither_q1        |  in |   32|  ap_memory |     dither    |     array    |
+-----------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %dst) nounwind, !map !13"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %src) nounwind, !map !19"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %dst_linesize) nounwind, !map !23"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %src_linesize) nounwind, !map !29"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %width) nounwind, !map !33"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %height) nounwind, !map !37"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %log2_scale) nounwind, !map !41"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i32]* %dither) nounwind, !map !45"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @store_slice_c_str) nounwind"   --->   Operation 20 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%log2_scale_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %log2_scale) nounwind" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:17]   --->   Operation 21 'read' 'log2_scale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%height_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %height) nounwind" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:17]   --->   Operation 22 'read' 'height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%width_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %width) nounwind" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:17]   --->   Operation 23 'read' 'width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%src_linesize_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %src_linesize) nounwind" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:17]   --->   Operation 24 'read' 'src_linesize_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%dst_linesize_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %dst_linesize) nounwind" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:17]   --->   Operation 25 'read' 'dst_linesize_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.06ns)   --->   "br label %.loopexit" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:31]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 4.09>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%y_0 = phi i31 [ 0, %0 ], [ %y, %.loopexit.loopexit ]"   --->   Operation 27 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%phi_mul = phi i32 [ 0, %0 ], [ %add_ln31_1, %.loopexit.loopexit ]" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:31]   --->   Operation 28 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i32 [ 0, %0 ], [ %add_ln31, %.loopexit.loopexit ]" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:31]   --->   Operation 29 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.78ns)   --->   "%add_ln31 = add i32 %phi_mul1, %dst_linesize_read" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:31]   --->   Operation 30 'add' 'add_ln31' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.78ns)   --->   "%add_ln31_1 = add i32 %phi_mul, %src_linesize_read" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:31]   --->   Operation 31 'add' 'add_ln31_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i31 %y_0 to i32" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:31]   --->   Operation 32 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.54ns)   --->   "%icmp_ln31 = icmp slt i32 %zext_ln31, %height_read" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:31]   --->   Operation 33 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.76ns)   --->   "%y = add i31 %y_0, 1" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:31]   --->   Operation 34 'add' 'y' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %1, label %3" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:31]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = call i34 @_ssdm_op_BitConcatenate.i34.i31.i3(i31 %y_0, i3 0)" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:32]   --->   Operation 36 'bitconcatenate' 'tmp' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i34 %tmp to i64" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:32]   --->   Operation 37 'zext' 'zext_ln32' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%d = getelementptr [64 x i32]* %dither, i64 0, i64 %zext_ln32" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:32]   --->   Operation 38 'getelementptr' 'd' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%or_ln36_1 = or i34 %tmp, 1" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:36]   --->   Operation 39 'or' 'or_ln36_1' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_1 = call i64 @_ssdm_op_BitConcatenate.i64.i30.i34(i30 0, i34 %or_ln36_1)" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:36]   --->   Operation 40 'bitconcatenate' 'tmp_1' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%dither_addr = getelementptr [64 x i32]* %dither, i64 0, i64 %tmp_1" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:36]   --->   Operation 41 'getelementptr' 'dither_addr' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%or_ln37_1 = or i34 %tmp, 2" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:37]   --->   Operation 42 'or' 'or_ln37_1' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_2 = call i64 @_ssdm_op_BitConcatenate.i64.i30.i34(i30 0, i34 %or_ln37_1)" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:37]   --->   Operation 43 'bitconcatenate' 'tmp_2' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%dither_addr_1 = getelementptr [64 x i32]* %dither, i64 0, i64 %tmp_2" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:37]   --->   Operation 44 'getelementptr' 'dither_addr_1' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%or_ln38_1 = or i34 %tmp, 3" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:38]   --->   Operation 45 'or' 'or_ln38_1' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_3 = call i64 @_ssdm_op_BitConcatenate.i64.i30.i34(i30 0, i34 %or_ln38_1)" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:38]   --->   Operation 46 'bitconcatenate' 'tmp_3' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%dither_addr_2 = getelementptr [64 x i32]* %dither, i64 0, i64 %tmp_3" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:38]   --->   Operation 47 'getelementptr' 'dither_addr_2' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%or_ln39_1 = or i34 %tmp, 4" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:39]   --->   Operation 48 'or' 'or_ln39_1' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_4 = call i64 @_ssdm_op_BitConcatenate.i64.i30.i34(i30 0, i34 %or_ln39_1)" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:39]   --->   Operation 49 'bitconcatenate' 'tmp_4' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%dither_addr_3 = getelementptr [64 x i32]* %dither, i64 0, i64 %tmp_4" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:39]   --->   Operation 50 'getelementptr' 'dither_addr_3' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%or_ln40_1 = or i34 %tmp, 5" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:40]   --->   Operation 51 'or' 'or_ln40_1' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_5 = call i64 @_ssdm_op_BitConcatenate.i64.i30.i34(i30 0, i34 %or_ln40_1)" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:40]   --->   Operation 52 'bitconcatenate' 'tmp_5' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%dither_addr_4 = getelementptr [64 x i32]* %dither, i64 0, i64 %tmp_5" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:40]   --->   Operation 53 'getelementptr' 'dither_addr_4' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%or_ln41_1 = or i34 %tmp, 6" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:41]   --->   Operation 54 'or' 'or_ln41_1' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_6 = call i64 @_ssdm_op_BitConcatenate.i64.i30.i34(i30 0, i34 %or_ln41_1)" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:41]   --->   Operation 55 'bitconcatenate' 'tmp_6' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%dither_addr_5 = getelementptr [64 x i32]* %dither, i64 0, i64 %tmp_6" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:41]   --->   Operation 56 'getelementptr' 'dither_addr_5' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%or_ln42_1 = or i34 %tmp, 7" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:42]   --->   Operation 57 'or' 'or_ln42_1' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_7 = call i64 @_ssdm_op_BitConcatenate.i64.i30.i34(i30 0, i34 %or_ln42_1)" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:42]   --->   Operation 58 'bitconcatenate' 'tmp_7' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%dither_addr_6 = getelementptr [64 x i32]* %dither, i64 0, i64 %tmp_7" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:42]   --->   Operation 59 'getelementptr' 'dither_addr_6' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_1)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %width_read, i32 31)" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:33]   --->   Operation 60 'bitselect' 'tmp_8' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.78ns)   --->   "%add_ln33 = add i32 %width_read, 7" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:33]   --->   Operation 61 'add' 'add_ln33' <Predicate = (icmp_ln31)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_1)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln33, i32 31)" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:33]   --->   Operation 62 'bitselect' 'tmp_9' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.78ns)   --->   "%sub_ln33 = sub i32 -7, %width_read" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:33]   --->   Operation 63 'sub' 'sub_ln33' <Predicate = (icmp_ln31)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%p_lshr = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %sub_ln33, i32 3, i32 31)" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:33]   --->   Operation 64 'partselect' 'p_lshr' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.72ns)   --->   "%sub_ln33_1 = sub i29 0, %p_lshr" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:33]   --->   Operation 65 'sub' 'sub_ln33_1' <Predicate = (icmp_ln31)> <Delay = 1.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_1)   --->   "%tmp_10 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %add_ln33, i32 3, i32 31)" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:33]   --->   Operation 66 'partselect' 'tmp_10' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_1)   --->   "%select_ln33 = select i1 %tmp_9, i29 %sub_ln33_1, i29 %tmp_10" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:33]   --->   Operation 67 'select' 'select_ln33' <Predicate = (icmp_ln31)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.58ns) (out node of the LUT)   --->   "%select_ln33_1 = select i1 %tmp_8, i29 0, i29 %select_ln33" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:33]   --->   Operation 68 'select' 'select_ln33_1' <Predicate = (icmp_ln31)> <Delay = 0.58> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %select_ln33_1, i3 0)" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:33]   --->   Operation 69 'bitconcatenate' 'tmp_11' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.06ns)   --->   "br label %2" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:33]   --->   Operation 70 'br' <Predicate = (icmp_ln31)> <Delay = 1.06>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "ret void" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:45]   --->   Operation 71 'ret' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.21>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%x_0 = phi i32 [ 0, %1 ], [ %x, %_ifconv ]"   --->   Operation 72 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.54ns)   --->   "%icmp_ln33 = icmp eq i32 %x_0, %tmp_11" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:33]   --->   Operation 73 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %icmp_ln33, label %.loopexit.loopexit, label %_ifconv" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:33]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.78ns)   --->   "%add_ln35 = add i32 %phi_mul, %x_0" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:35]   --->   Operation 75 'add' 'add_ln35' <Predicate = (!icmp_ln33)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i32 %add_ln35 to i64" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:35]   --->   Operation 76 'sext' 'sext_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%src_addr = getelementptr [8 x i32]* %src, i64 0, i64 %sext_ln35" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:35]   --->   Operation 77 'getelementptr' 'src_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 78 [2/2] (1.42ns)   --->   "%src_load = load i32* %src_addr, align 4" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:35]   --->   Operation 78 'load' 'src_load' <Predicate = (!icmp_ln33)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 79 [2/2] (2.66ns)   --->   "%d_load = load i32* %d, align 4" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:35]   --->   Operation 79 'load' 'd_load' <Predicate = (!icmp_ln33)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 80 'br' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.07>
ST_4 : Operation 81 [1/2] (1.42ns)   --->   "%src_load = load i32* %src_addr, align 4" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:35]   --->   Operation 81 'load' 'src_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln35_1)   --->   "%shl_ln35 = shl i32 %src_load, %log2_scale_read" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:35]   --->   Operation 82 'shl' 'shl_ln35' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/2] (2.66ns)   --->   "%d_load = load i32* %d, align 4" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:35]   --->   Operation 83 'load' 'd_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 84 [1/1] (2.36ns) (out node of the LUT)   --->   "%add_ln35_1 = add nsw i32 %d_load, %shl_ln35" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:35]   --->   Operation 84 'add' 'add_ln35_1' <Predicate = true> <Delay = 2.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node temp_1)   --->   "%trunc_ln = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %add_ln35_1, i32 6, i32 31)" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:35]   --->   Operation 85 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node temp_1)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln35_1, i32 14)" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:35]   --->   Operation 86 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node temp_1)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln35_1, i32 31)" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:35]   --->   Operation 87 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node temp_1)   --->   "%temp = xor i1 %tmp_13, true" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:35]   --->   Operation 88 'xor' 'temp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node temp_1)   --->   "%select_ln35 = select i1 %temp, i26 -1, i26 0" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:35]   --->   Operation 89 'select' 'select_ln35' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.62ns) (out node of the LUT)   --->   "%temp_1 = select i1 %tmp_12, i26 %select_ln35, i26 %trunc_ln" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:35]   --->   Operation 90 'select' 'temp_1' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln35_2 = sext i26 %temp_1 to i32" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:35]   --->   Operation 91 'sext' 'sext_ln35_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (1.78ns)   --->   "%add_ln35_2 = add i32 %phi_mul1, %x_0" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:35]   --->   Operation 92 'add' 'add_ln35_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln35_1 = sext i32 %add_ln35_2 to i64" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:35]   --->   Operation 93 'sext' 'sext_ln35_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%dst_addr = getelementptr [8 x i32]* %dst, i64 0, i64 %sext_ln35_1" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:35]   --->   Operation 94 'getelementptr' 'dst_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (1.42ns)   --->   "store i32 %sext_ln35_2, i32* %dst_addr, align 4" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:35]   --->   Operation 95 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%or_ln36 = or i32 %x_0, 1" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:36]   --->   Operation 96 'or' 'or_ln36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (1.78ns)   --->   "%add_ln36 = add i32 %or_ln36, %phi_mul" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:36]   --->   Operation 97 'add' 'add_ln36' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i32 %add_ln36 to i64" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:36]   --->   Operation 98 'sext' 'sext_ln36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%src_addr_1 = getelementptr [8 x i32]* %src, i64 0, i64 %sext_ln36" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:36]   --->   Operation 99 'getelementptr' 'src_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [2/2] (1.42ns)   --->   "%src_load_1 = load i32* %src_addr_1, align 4" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:36]   --->   Operation 100 'load' 'src_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 101 [2/2] (2.66ns)   --->   "%dither_load = load i32* %dither_addr, align 4" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:36]   --->   Operation 101 'load' 'dither_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 7.07>
ST_5 : Operation 102 [1/2] (1.42ns)   --->   "%src_load_1 = load i32* %src_addr_1, align 4" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:36]   --->   Operation 102 'load' 'src_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node add_ln36_1)   --->   "%shl_ln36 = shl i32 %src_load_1, %log2_scale_read" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:36]   --->   Operation 103 'shl' 'shl_ln36' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/2] (2.66ns)   --->   "%dither_load = load i32* %dither_addr, align 4" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:36]   --->   Operation 104 'load' 'dither_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 105 [1/1] (2.36ns) (out node of the LUT)   --->   "%add_ln36_1 = add nsw i32 %dither_load, %shl_ln36" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:36]   --->   Operation 105 'add' 'add_ln36_1' <Predicate = true> <Delay = 2.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node temp_3)   --->   "%trunc_ln1 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %add_ln36_1, i32 6, i32 31)" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:36]   --->   Operation 106 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node temp_3)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln36_1, i32 14)" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:36]   --->   Operation 107 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node temp_3)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln36_1, i32 31)" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:36]   --->   Operation 108 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node temp_3)   --->   "%temp_2 = xor i1 %tmp_15, true" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:36]   --->   Operation 109 'xor' 'temp_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node temp_3)   --->   "%select_ln36 = select i1 %temp_2, i26 -1, i26 0" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:36]   --->   Operation 110 'select' 'select_ln36' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.62ns) (out node of the LUT)   --->   "%temp_3 = select i1 %tmp_14, i26 %select_ln36, i26 %trunc_ln1" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:36]   --->   Operation 111 'select' 'temp_3' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln36_2 = sext i26 %temp_3 to i32" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:36]   --->   Operation 112 'sext' 'sext_ln36_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (1.78ns)   --->   "%add_ln36_2 = add i32 %or_ln36, %phi_mul1" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:36]   --->   Operation 113 'add' 'add_ln36_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln36_1 = sext i32 %add_ln36_2 to i64" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:36]   --->   Operation 114 'sext' 'sext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%dst_addr_1 = getelementptr [8 x i32]* %dst, i64 0, i64 %sext_ln36_1" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:36]   --->   Operation 115 'getelementptr' 'dst_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (1.42ns)   --->   "store i32 %sext_ln36_2, i32* %dst_addr_1, align 4" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:36]   --->   Operation 116 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%or_ln37 = or i32 %x_0, 2" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:37]   --->   Operation 117 'or' 'or_ln37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (1.78ns)   --->   "%add_ln37 = add i32 %or_ln37, %phi_mul" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:37]   --->   Operation 118 'add' 'add_ln37' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i32 %add_ln37 to i64" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:37]   --->   Operation 119 'sext' 'sext_ln37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%src_addr_2 = getelementptr [8 x i32]* %src, i64 0, i64 %sext_ln37" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:37]   --->   Operation 120 'getelementptr' 'src_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [2/2] (1.42ns)   --->   "%src_load_2 = load i32* %src_addr_2, align 4" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:37]   --->   Operation 121 'load' 'src_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 122 [2/2] (2.66ns)   --->   "%dither_load_1 = load i32* %dither_addr_1, align 4" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:37]   --->   Operation 122 'load' 'dither_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 6 <SV = 5> <Delay = 7.07>
ST_6 : Operation 123 [1/2] (1.42ns)   --->   "%src_load_2 = load i32* %src_addr_2, align 4" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:37]   --->   Operation 123 'load' 'src_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node add_ln37_1)   --->   "%shl_ln37 = shl i32 %src_load_2, %log2_scale_read" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:37]   --->   Operation 124 'shl' 'shl_ln37' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/2] (2.66ns)   --->   "%dither_load_1 = load i32* %dither_addr_1, align 4" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:37]   --->   Operation 125 'load' 'dither_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 126 [1/1] (2.36ns) (out node of the LUT)   --->   "%add_ln37_1 = add nsw i32 %dither_load_1, %shl_ln37" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:37]   --->   Operation 126 'add' 'add_ln37_1' <Predicate = true> <Delay = 2.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node temp_5)   --->   "%trunc_ln2 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %add_ln37_1, i32 6, i32 31)" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:37]   --->   Operation 127 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node temp_5)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln37_1, i32 14)" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:37]   --->   Operation 128 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node temp_5)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln37_1, i32 31)" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:37]   --->   Operation 129 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node temp_5)   --->   "%temp_4 = xor i1 %tmp_17, true" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:37]   --->   Operation 130 'xor' 'temp_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node temp_5)   --->   "%select_ln37 = select i1 %temp_4, i26 -1, i26 0" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:37]   --->   Operation 131 'select' 'select_ln37' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.62ns) (out node of the LUT)   --->   "%temp_5 = select i1 %tmp_16, i26 %select_ln37, i26 %trunc_ln2" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:37]   --->   Operation 132 'select' 'temp_5' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln37_2 = sext i26 %temp_5 to i32" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:37]   --->   Operation 133 'sext' 'sext_ln37_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (1.78ns)   --->   "%add_ln37_2 = add i32 %or_ln37, %phi_mul1" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:37]   --->   Operation 134 'add' 'add_ln37_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln37_1 = sext i32 %add_ln37_2 to i64" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:37]   --->   Operation 135 'sext' 'sext_ln37_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%dst_addr_2 = getelementptr [8 x i32]* %dst, i64 0, i64 %sext_ln37_1" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:37]   --->   Operation 136 'getelementptr' 'dst_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (1.42ns)   --->   "store i32 %sext_ln37_2, i32* %dst_addr_2, align 4" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:37]   --->   Operation 137 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%or_ln38 = or i32 %x_0, 3" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:38]   --->   Operation 138 'or' 'or_ln38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (1.78ns)   --->   "%add_ln38 = add i32 %or_ln38, %phi_mul" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:38]   --->   Operation 139 'add' 'add_ln38' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i32 %add_ln38 to i64" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:38]   --->   Operation 140 'sext' 'sext_ln38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%src_addr_3 = getelementptr [8 x i32]* %src, i64 0, i64 %sext_ln38" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:38]   --->   Operation 141 'getelementptr' 'src_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [2/2] (1.42ns)   --->   "%src_load_3 = load i32* %src_addr_3, align 4" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:38]   --->   Operation 142 'load' 'src_load_3' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 143 [2/2] (2.66ns)   --->   "%dither_load_2 = load i32* %dither_addr_2, align 4" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:38]   --->   Operation 143 'load' 'dither_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 7 <SV = 6> <Delay = 7.07>
ST_7 : Operation 144 [1/2] (1.42ns)   --->   "%src_load_3 = load i32* %src_addr_3, align 4" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:38]   --->   Operation 144 'load' 'src_load_3' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node add_ln38_1)   --->   "%shl_ln38 = shl i32 %src_load_3, %log2_scale_read" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:38]   --->   Operation 145 'shl' 'shl_ln38' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 146 [1/2] (2.66ns)   --->   "%dither_load_2 = load i32* %dither_addr_2, align 4" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:38]   --->   Operation 146 'load' 'dither_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 147 [1/1] (2.36ns) (out node of the LUT)   --->   "%add_ln38_1 = add nsw i32 %dither_load_2, %shl_ln38" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:38]   --->   Operation 147 'add' 'add_ln38_1' <Predicate = true> <Delay = 2.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node temp_7)   --->   "%trunc_ln3 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %add_ln38_1, i32 6, i32 31)" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:38]   --->   Operation 148 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node temp_7)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln38_1, i32 14)" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:38]   --->   Operation 149 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node temp_7)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln38_1, i32 31)" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:38]   --->   Operation 150 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node temp_7)   --->   "%temp_6 = xor i1 %tmp_19, true" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:38]   --->   Operation 151 'xor' 'temp_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node temp_7)   --->   "%select_ln38 = select i1 %temp_6, i26 -1, i26 0" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:38]   --->   Operation 152 'select' 'select_ln38' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (0.62ns) (out node of the LUT)   --->   "%temp_7 = select i1 %tmp_18, i26 %select_ln38, i26 %trunc_ln3" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:38]   --->   Operation 153 'select' 'temp_7' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln38_2 = sext i26 %temp_7 to i32" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:38]   --->   Operation 154 'sext' 'sext_ln38_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (1.78ns)   --->   "%add_ln38_2 = add i32 %or_ln38, %phi_mul1" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:38]   --->   Operation 155 'add' 'add_ln38_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln38_1 = sext i32 %add_ln38_2 to i64" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:38]   --->   Operation 156 'sext' 'sext_ln38_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%dst_addr_3 = getelementptr [8 x i32]* %dst, i64 0, i64 %sext_ln38_1" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:38]   --->   Operation 157 'getelementptr' 'dst_addr_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (1.42ns)   --->   "store i32 %sext_ln38_2, i32* %dst_addr_3, align 4" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:38]   --->   Operation 158 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%or_ln39 = or i32 %x_0, 4" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:39]   --->   Operation 159 'or' 'or_ln39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (1.78ns)   --->   "%add_ln39 = add i32 %or_ln39, %phi_mul" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:39]   --->   Operation 160 'add' 'add_ln39' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i32 %add_ln39 to i64" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:39]   --->   Operation 161 'sext' 'sext_ln39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%src_addr_4 = getelementptr [8 x i32]* %src, i64 0, i64 %sext_ln39" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:39]   --->   Operation 162 'getelementptr' 'src_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 163 [2/2] (1.42ns)   --->   "%src_load_4 = load i32* %src_addr_4, align 4" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:39]   --->   Operation 163 'load' 'src_load_4' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 164 [2/2] (2.66ns)   --->   "%dither_load_3 = load i32* %dither_addr_3, align 4" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:39]   --->   Operation 164 'load' 'dither_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 8 <SV = 7> <Delay = 7.07>
ST_8 : Operation 165 [1/2] (1.42ns)   --->   "%src_load_4 = load i32* %src_addr_4, align 4" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:39]   --->   Operation 165 'load' 'src_load_4' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node add_ln39_1)   --->   "%shl_ln39 = shl i32 %src_load_4, %log2_scale_read" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:39]   --->   Operation 166 'shl' 'shl_ln39' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/2] (2.66ns)   --->   "%dither_load_3 = load i32* %dither_addr_3, align 4" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:39]   --->   Operation 167 'load' 'dither_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 168 [1/1] (2.36ns) (out node of the LUT)   --->   "%add_ln39_1 = add nsw i32 %dither_load_3, %shl_ln39" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:39]   --->   Operation 168 'add' 'add_ln39_1' <Predicate = true> <Delay = 2.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node temp_9)   --->   "%trunc_ln4 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %add_ln39_1, i32 6, i32 31)" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:39]   --->   Operation 169 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node temp_9)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln39_1, i32 14)" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:39]   --->   Operation 170 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node temp_9)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln39_1, i32 31)" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:39]   --->   Operation 171 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node temp_9)   --->   "%temp_8 = xor i1 %tmp_21, true" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:39]   --->   Operation 172 'xor' 'temp_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node temp_9)   --->   "%select_ln39 = select i1 %temp_8, i26 -1, i26 0" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:39]   --->   Operation 173 'select' 'select_ln39' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 174 [1/1] (0.62ns) (out node of the LUT)   --->   "%temp_9 = select i1 %tmp_20, i26 %select_ln39, i26 %trunc_ln4" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:39]   --->   Operation 174 'select' 'temp_9' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln39_2 = sext i26 %temp_9 to i32" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:39]   --->   Operation 175 'sext' 'sext_ln39_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (1.78ns)   --->   "%add_ln39_2 = add i32 %or_ln39, %phi_mul1" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:39]   --->   Operation 176 'add' 'add_ln39_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln39_1 = sext i32 %add_ln39_2 to i64" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:39]   --->   Operation 177 'sext' 'sext_ln39_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%dst_addr_4 = getelementptr [8 x i32]* %dst, i64 0, i64 %sext_ln39_1" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:39]   --->   Operation 178 'getelementptr' 'dst_addr_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (1.42ns)   --->   "store i32 %sext_ln39_2, i32* %dst_addr_4, align 4" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:39]   --->   Operation 179 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 180 [1/1] (0.00ns)   --->   "%or_ln40 = or i32 %x_0, 5" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:40]   --->   Operation 180 'or' 'or_ln40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 181 [1/1] (1.78ns)   --->   "%add_ln40 = add i32 %or_ln40, %phi_mul" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:40]   --->   Operation 181 'add' 'add_ln40' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i32 %add_ln40 to i64" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:40]   --->   Operation 182 'sext' 'sext_ln40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%src_addr_5 = getelementptr [8 x i32]* %src, i64 0, i64 %sext_ln40" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:40]   --->   Operation 183 'getelementptr' 'src_addr_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 184 [2/2] (1.42ns)   --->   "%src_load_5 = load i32* %src_addr_5, align 4" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:40]   --->   Operation 184 'load' 'src_load_5' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 185 [2/2] (2.66ns)   --->   "%dither_load_4 = load i32* %dither_addr_4, align 4" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:40]   --->   Operation 185 'load' 'dither_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 9 <SV = 8> <Delay = 7.07>
ST_9 : Operation 186 [1/2] (1.42ns)   --->   "%src_load_5 = load i32* %src_addr_5, align 4" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:40]   --->   Operation 186 'load' 'src_load_5' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_1)   --->   "%shl_ln40 = shl i32 %src_load_5, %log2_scale_read" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:40]   --->   Operation 187 'shl' 'shl_ln40' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 188 [1/2] (2.66ns)   --->   "%dither_load_4 = load i32* %dither_addr_4, align 4" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:40]   --->   Operation 188 'load' 'dither_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 189 [1/1] (2.36ns) (out node of the LUT)   --->   "%add_ln40_1 = add nsw i32 %dither_load_4, %shl_ln40" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:40]   --->   Operation 189 'add' 'add_ln40_1' <Predicate = true> <Delay = 2.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node temp_11)   --->   "%trunc_ln5 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %add_ln40_1, i32 6, i32 31)" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:40]   --->   Operation 190 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node temp_11)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln40_1, i32 14)" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:40]   --->   Operation 191 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node temp_11)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln40_1, i32 31)" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:40]   --->   Operation 192 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node temp_11)   --->   "%temp_10 = xor i1 %tmp_23, true" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:40]   --->   Operation 193 'xor' 'temp_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node temp_11)   --->   "%select_ln40 = select i1 %temp_10, i26 -1, i26 0" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:40]   --->   Operation 194 'select' 'select_ln40' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 195 [1/1] (0.62ns) (out node of the LUT)   --->   "%temp_11 = select i1 %tmp_22, i26 %select_ln40, i26 %trunc_ln5" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:40]   --->   Operation 195 'select' 'temp_11' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln40_2 = sext i26 %temp_11 to i32" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:40]   --->   Operation 196 'sext' 'sext_ln40_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 197 [1/1] (1.78ns)   --->   "%add_ln40_2 = add i32 %or_ln40, %phi_mul1" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:40]   --->   Operation 197 'add' 'add_ln40_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln40_1 = sext i32 %add_ln40_2 to i64" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:40]   --->   Operation 198 'sext' 'sext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 199 [1/1] (0.00ns)   --->   "%dst_addr_5 = getelementptr [8 x i32]* %dst, i64 0, i64 %sext_ln40_1" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:40]   --->   Operation 199 'getelementptr' 'dst_addr_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 200 [1/1] (1.42ns)   --->   "store i32 %sext_ln40_2, i32* %dst_addr_5, align 4" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:40]   --->   Operation 200 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 201 [1/1] (0.00ns)   --->   "%or_ln41 = or i32 %x_0, 6" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:41]   --->   Operation 201 'or' 'or_ln41' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 202 [1/1] (1.78ns)   --->   "%add_ln41 = add i32 %or_ln41, %phi_mul" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:41]   --->   Operation 202 'add' 'add_ln41' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i32 %add_ln41 to i64" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:41]   --->   Operation 203 'sext' 'sext_ln41' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 204 [1/1] (0.00ns)   --->   "%src_addr_6 = getelementptr [8 x i32]* %src, i64 0, i64 %sext_ln41" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:41]   --->   Operation 204 'getelementptr' 'src_addr_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 205 [2/2] (1.42ns)   --->   "%src_load_6 = load i32* %src_addr_6, align 4" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:41]   --->   Operation 205 'load' 'src_load_6' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 206 [2/2] (2.66ns)   --->   "%dither_load_5 = load i32* %dither_addr_5, align 4" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:41]   --->   Operation 206 'load' 'dither_load_5' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 207 [1/1] (1.78ns)   --->   "%add_ln41_2 = add i32 %or_ln41, %phi_mul1" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:41]   --->   Operation 207 'add' 'add_ln41_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 208 [1/1] (0.00ns)   --->   "%or_ln42 = or i32 %x_0, 7" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:42]   --->   Operation 208 'or' 'or_ln42' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 209 [1/1] (1.78ns)   --->   "%add_ln42 = add i32 %or_ln42, %phi_mul" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:42]   --->   Operation 209 'add' 'add_ln42' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i32 %add_ln42 to i64" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:42]   --->   Operation 210 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 211 [1/1] (0.00ns)   --->   "%src_addr_7 = getelementptr [8 x i32]* %src, i64 0, i64 %sext_ln42" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:42]   --->   Operation 211 'getelementptr' 'src_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 212 [2/2] (1.42ns)   --->   "%src_load_7 = load i32* %src_addr_7, align 4" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:42]   --->   Operation 212 'load' 'src_load_7' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 213 [2/2] (2.66ns)   --->   "%dither_load_6 = load i32* %dither_addr_6, align 4" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:42]   --->   Operation 213 'load' 'dither_load_6' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 214 [1/1] (1.78ns)   --->   "%add_ln42_2 = add i32 %or_ln42, %phi_mul1" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:42]   --->   Operation 214 'add' 'add_ln42_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 215 [1/1] (1.78ns)   --->   "%x = add nsw i32 8, %x_0" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:33]   --->   Operation 215 'add' 'x' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.07>
ST_10 : Operation 216 [1/2] (1.42ns)   --->   "%src_load_6 = load i32* %src_addr_6, align 4" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:41]   --->   Operation 216 'load' 'src_load_6' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_1)   --->   "%shl_ln41 = shl i32 %src_load_6, %log2_scale_read" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:41]   --->   Operation 217 'shl' 'shl_ln41' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 218 [1/2] (2.66ns)   --->   "%dither_load_5 = load i32* %dither_addr_5, align 4" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:41]   --->   Operation 218 'load' 'dither_load_5' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 219 [1/1] (2.36ns) (out node of the LUT)   --->   "%add_ln41_1 = add nsw i32 %dither_load_5, %shl_ln41" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:41]   --->   Operation 219 'add' 'add_ln41_1' <Predicate = true> <Delay = 2.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node temp_13)   --->   "%trunc_ln6 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %add_ln41_1, i32 6, i32 31)" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:41]   --->   Operation 220 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node temp_13)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln41_1, i32 14)" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:41]   --->   Operation 221 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node temp_13)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln41_1, i32 31)" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:41]   --->   Operation 222 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node temp_13)   --->   "%temp_12 = xor i1 %tmp_25, true" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:41]   --->   Operation 223 'xor' 'temp_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node temp_13)   --->   "%select_ln41 = select i1 %temp_12, i26 -1, i26 0" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:41]   --->   Operation 224 'select' 'select_ln41' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 225 [1/1] (0.62ns) (out node of the LUT)   --->   "%temp_13 = select i1 %tmp_24, i26 %select_ln41, i26 %trunc_ln6" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:41]   --->   Operation 225 'select' 'temp_13' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln41_2 = sext i26 %temp_13 to i32" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:41]   --->   Operation 226 'sext' 'sext_ln41_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln41_1 = sext i32 %add_ln41_2 to i64" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:41]   --->   Operation 227 'sext' 'sext_ln41_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 228 [1/1] (0.00ns)   --->   "%dst_addr_6 = getelementptr [8 x i32]* %dst, i64 0, i64 %sext_ln41_1" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:41]   --->   Operation 228 'getelementptr' 'dst_addr_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 229 [1/1] (1.42ns)   --->   "store i32 %sext_ln41_2, i32* %dst_addr_6, align 4" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:41]   --->   Operation 229 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 230 [1/2] (1.42ns)   --->   "%src_load_7 = load i32* %src_addr_7, align 4" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:42]   --->   Operation 230 'load' 'src_load_7' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_1)   --->   "%shl_ln42 = shl i32 %src_load_7, %log2_scale_read" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:42]   --->   Operation 231 'shl' 'shl_ln42' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 232 [1/2] (2.66ns)   --->   "%dither_load_6 = load i32* %dither_addr_6, align 4" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:42]   --->   Operation 232 'load' 'dither_load_6' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 233 [1/1] (2.36ns) (out node of the LUT)   --->   "%add_ln42_1 = add nsw i32 %dither_load_6, %shl_ln42" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:42]   --->   Operation 233 'add' 'add_ln42_1' <Predicate = true> <Delay = 2.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node temp_15)   --->   "%trunc_ln7 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %add_ln42_1, i32 6, i32 31)" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:42]   --->   Operation 234 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node temp_15)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln42_1, i32 14)" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:42]   --->   Operation 235 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node temp_15)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln42_1, i32 31)" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:42]   --->   Operation 236 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node temp_15)   --->   "%temp_14 = xor i1 %tmp_27, true" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:42]   --->   Operation 237 'xor' 'temp_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node temp_15)   --->   "%select_ln42 = select i1 %temp_14, i26 -1, i26 0" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:42]   --->   Operation 238 'select' 'select_ln42' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 239 [1/1] (0.62ns) (out node of the LUT)   --->   "%temp_15 = select i1 %tmp_26, i26 %select_ln42, i26 %trunc_ln7" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:42]   --->   Operation 239 'select' 'temp_15' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.42>
ST_11 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln42_2 = sext i26 %temp_15 to i32" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:42]   --->   Operation 240 'sext' 'sext_ln42_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln42_1 = sext i32 %add_ln42_2 to i64" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:42]   --->   Operation 241 'sext' 'sext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 242 [1/1] (0.00ns)   --->   "%dst_addr_7 = getelementptr [8 x i32]* %dst, i64 0, i64 %sext_ln42_1" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:42]   --->   Operation 242 'getelementptr' 'dst_addr_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 243 [1/1] (1.42ns)   --->   "store i32 %sext_ln42_2, i32* %dst_addr_7, align 4" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:42]   --->   Operation 243 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 244 [1/1] (0.00ns)   --->   "br label %2" [extr_.FFmpeglibavfiltervf_spp.c_store_slice_c_with_main.c:33]   --->   Operation 244 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ src]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ dst_linesize]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_linesize]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ log2_scale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dither]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap   ) [ 000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000000000]
spectopmodule_ln0 (spectopmodule ) [ 000000000000]
log2_scale_read   (read          ) [ 001111111111]
height_read       (read          ) [ 001111111111]
width_read        (read          ) [ 001111111111]
src_linesize_read (read          ) [ 001111111111]
dst_linesize_read (read          ) [ 001111111111]
br_ln31           (br            ) [ 011111111111]
y_0               (phi           ) [ 001000000000]
phi_mul           (phi           ) [ 001111111111]
phi_mul1          (phi           ) [ 001011111100]
add_ln31          (add           ) [ 011111111111]
add_ln31_1        (add           ) [ 011111111111]
zext_ln31         (zext          ) [ 000000000000]
icmp_ln31         (icmp          ) [ 001111111111]
y                 (add           ) [ 011111111111]
br_ln31           (br            ) [ 000000000000]
tmp               (bitconcatenate) [ 000000000000]
zext_ln32         (zext          ) [ 000000000000]
d                 (getelementptr ) [ 000111111111]
or_ln36_1         (or            ) [ 000000000000]
tmp_1             (bitconcatenate) [ 000000000000]
dither_addr       (getelementptr ) [ 000111111111]
or_ln37_1         (or            ) [ 000000000000]
tmp_2             (bitconcatenate) [ 000000000000]
dither_addr_1     (getelementptr ) [ 000111111111]
or_ln38_1         (or            ) [ 000000000000]
tmp_3             (bitconcatenate) [ 000000000000]
dither_addr_2     (getelementptr ) [ 000111111111]
or_ln39_1         (or            ) [ 000000000000]
tmp_4             (bitconcatenate) [ 000000000000]
dither_addr_3     (getelementptr ) [ 000111111111]
or_ln40_1         (or            ) [ 000000000000]
tmp_5             (bitconcatenate) [ 000000000000]
dither_addr_4     (getelementptr ) [ 000111111111]
or_ln41_1         (or            ) [ 000000000000]
tmp_6             (bitconcatenate) [ 000000000000]
dither_addr_5     (getelementptr ) [ 000111111111]
or_ln42_1         (or            ) [ 000000000000]
tmp_7             (bitconcatenate) [ 000000000000]
dither_addr_6     (getelementptr ) [ 000111111111]
tmp_8             (bitselect     ) [ 000000000000]
add_ln33          (add           ) [ 000000000000]
tmp_9             (bitselect     ) [ 000000000000]
sub_ln33          (sub           ) [ 000000000000]
p_lshr            (partselect    ) [ 000000000000]
sub_ln33_1        (sub           ) [ 000000000000]
tmp_10            (partselect    ) [ 000000000000]
select_ln33       (select        ) [ 000000000000]
select_ln33_1     (select        ) [ 000000000000]
tmp_11            (bitconcatenate) [ 000111111111]
br_ln33           (br            ) [ 001111111111]
ret_ln45          (ret           ) [ 000000000000]
x_0               (phi           ) [ 000111111100]
icmp_ln33         (icmp          ) [ 001111111111]
br_ln33           (br            ) [ 000000000000]
add_ln35          (add           ) [ 000000000000]
sext_ln35         (sext          ) [ 000000000000]
src_addr          (getelementptr ) [ 000010000000]
br_ln0            (br            ) [ 011111111111]
src_load          (load          ) [ 000000000000]
shl_ln35          (shl           ) [ 000000000000]
d_load            (load          ) [ 000000000000]
add_ln35_1        (add           ) [ 000000000000]
trunc_ln          (partselect    ) [ 000000000000]
tmp_12            (bitselect     ) [ 000000000000]
tmp_13            (bitselect     ) [ 000000000000]
temp              (xor           ) [ 000000000000]
select_ln35       (select        ) [ 000000000000]
temp_1            (select        ) [ 000000000000]
sext_ln35_2       (sext          ) [ 000000000000]
add_ln35_2        (add           ) [ 000000000000]
sext_ln35_1       (sext          ) [ 000000000000]
dst_addr          (getelementptr ) [ 000000000000]
store_ln35        (store         ) [ 000000000000]
or_ln36           (or            ) [ 000001000000]
add_ln36          (add           ) [ 000000000000]
sext_ln36         (sext          ) [ 000000000000]
src_addr_1        (getelementptr ) [ 000001000000]
src_load_1        (load          ) [ 000000000000]
shl_ln36          (shl           ) [ 000000000000]
dither_load       (load          ) [ 000000000000]
add_ln36_1        (add           ) [ 000000000000]
trunc_ln1         (partselect    ) [ 000000000000]
tmp_14            (bitselect     ) [ 000000000000]
tmp_15            (bitselect     ) [ 000000000000]
temp_2            (xor           ) [ 000000000000]
select_ln36       (select        ) [ 000000000000]
temp_3            (select        ) [ 000000000000]
sext_ln36_2       (sext          ) [ 000000000000]
add_ln36_2        (add           ) [ 000000000000]
sext_ln36_1       (sext          ) [ 000000000000]
dst_addr_1        (getelementptr ) [ 000000000000]
store_ln36        (store         ) [ 000000000000]
or_ln37           (or            ) [ 000000100000]
add_ln37          (add           ) [ 000000000000]
sext_ln37         (sext          ) [ 000000000000]
src_addr_2        (getelementptr ) [ 000000100000]
src_load_2        (load          ) [ 000000000000]
shl_ln37          (shl           ) [ 000000000000]
dither_load_1     (load          ) [ 000000000000]
add_ln37_1        (add           ) [ 000000000000]
trunc_ln2         (partselect    ) [ 000000000000]
tmp_16            (bitselect     ) [ 000000000000]
tmp_17            (bitselect     ) [ 000000000000]
temp_4            (xor           ) [ 000000000000]
select_ln37       (select        ) [ 000000000000]
temp_5            (select        ) [ 000000000000]
sext_ln37_2       (sext          ) [ 000000000000]
add_ln37_2        (add           ) [ 000000000000]
sext_ln37_1       (sext          ) [ 000000000000]
dst_addr_2        (getelementptr ) [ 000000000000]
store_ln37        (store         ) [ 000000000000]
or_ln38           (or            ) [ 000000010000]
add_ln38          (add           ) [ 000000000000]
sext_ln38         (sext          ) [ 000000000000]
src_addr_3        (getelementptr ) [ 000000010000]
src_load_3        (load          ) [ 000000000000]
shl_ln38          (shl           ) [ 000000000000]
dither_load_2     (load          ) [ 000000000000]
add_ln38_1        (add           ) [ 000000000000]
trunc_ln3         (partselect    ) [ 000000000000]
tmp_18            (bitselect     ) [ 000000000000]
tmp_19            (bitselect     ) [ 000000000000]
temp_6            (xor           ) [ 000000000000]
select_ln38       (select        ) [ 000000000000]
temp_7            (select        ) [ 000000000000]
sext_ln38_2       (sext          ) [ 000000000000]
add_ln38_2        (add           ) [ 000000000000]
sext_ln38_1       (sext          ) [ 000000000000]
dst_addr_3        (getelementptr ) [ 000000000000]
store_ln38        (store         ) [ 000000000000]
or_ln39           (or            ) [ 000000001000]
add_ln39          (add           ) [ 000000000000]
sext_ln39         (sext          ) [ 000000000000]
src_addr_4        (getelementptr ) [ 000000001000]
src_load_4        (load          ) [ 000000000000]
shl_ln39          (shl           ) [ 000000000000]
dither_load_3     (load          ) [ 000000000000]
add_ln39_1        (add           ) [ 000000000000]
trunc_ln4         (partselect    ) [ 000000000000]
tmp_20            (bitselect     ) [ 000000000000]
tmp_21            (bitselect     ) [ 000000000000]
temp_8            (xor           ) [ 000000000000]
select_ln39       (select        ) [ 000000000000]
temp_9            (select        ) [ 000000000000]
sext_ln39_2       (sext          ) [ 000000000000]
add_ln39_2        (add           ) [ 000000000000]
sext_ln39_1       (sext          ) [ 000000000000]
dst_addr_4        (getelementptr ) [ 000000000000]
store_ln39        (store         ) [ 000000000000]
or_ln40           (or            ) [ 000000000100]
add_ln40          (add           ) [ 000000000000]
sext_ln40         (sext          ) [ 000000000000]
src_addr_5        (getelementptr ) [ 000000000100]
src_load_5        (load          ) [ 000000000000]
shl_ln40          (shl           ) [ 000000000000]
dither_load_4     (load          ) [ 000000000000]
add_ln40_1        (add           ) [ 000000000000]
trunc_ln5         (partselect    ) [ 000000000000]
tmp_22            (bitselect     ) [ 000000000000]
tmp_23            (bitselect     ) [ 000000000000]
temp_10           (xor           ) [ 000000000000]
select_ln40       (select        ) [ 000000000000]
temp_11           (select        ) [ 000000000000]
sext_ln40_2       (sext          ) [ 000000000000]
add_ln40_2        (add           ) [ 000000000000]
sext_ln40_1       (sext          ) [ 000000000000]
dst_addr_5        (getelementptr ) [ 000000000000]
store_ln40        (store         ) [ 000000000000]
or_ln41           (or            ) [ 000000000000]
add_ln41          (add           ) [ 000000000000]
sext_ln41         (sext          ) [ 000000000000]
src_addr_6        (getelementptr ) [ 000000000010]
add_ln41_2        (add           ) [ 000000000010]
or_ln42           (or            ) [ 000000000000]
add_ln42          (add           ) [ 000000000000]
sext_ln42         (sext          ) [ 000000000000]
src_addr_7        (getelementptr ) [ 000000000010]
add_ln42_2        (add           ) [ 000000000011]
x                 (add           ) [ 001100000011]
src_load_6        (load          ) [ 000000000000]
shl_ln41          (shl           ) [ 000000000000]
dither_load_5     (load          ) [ 000000000000]
add_ln41_1        (add           ) [ 000000000000]
trunc_ln6         (partselect    ) [ 000000000000]
tmp_24            (bitselect     ) [ 000000000000]
tmp_25            (bitselect     ) [ 000000000000]
temp_12           (xor           ) [ 000000000000]
select_ln41       (select        ) [ 000000000000]
temp_13           (select        ) [ 000000000000]
sext_ln41_2       (sext          ) [ 000000000000]
sext_ln41_1       (sext          ) [ 000000000000]
dst_addr_6        (getelementptr ) [ 000000000000]
store_ln41        (store         ) [ 000000000000]
src_load_7        (load          ) [ 000000000000]
shl_ln42          (shl           ) [ 000000000000]
dither_load_6     (load          ) [ 000000000000]
add_ln42_1        (add           ) [ 000000000000]
trunc_ln7         (partselect    ) [ 000000000000]
tmp_26            (bitselect     ) [ 000000000000]
tmp_27            (bitselect     ) [ 000000000000]
temp_14           (xor           ) [ 000000000000]
select_ln42       (select        ) [ 000000000000]
temp_15           (select        ) [ 000000000001]
sext_ln42_2       (sext          ) [ 000000000000]
sext_ln42_1       (sext          ) [ 000000000000]
dst_addr_7        (getelementptr ) [ 000000000000]
store_ln42        (store         ) [ 000000000000]
br_ln33           (br            ) [ 001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dst">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dst_linesize">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_linesize"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src_linesize">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_linesize"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="width">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="height">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="log2_scale">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log2_scale"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dither">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dither"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_slice_c_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i31.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i30.i34"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i29.i3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="log2_scale_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="log2_scale_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="height_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="width_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="src_linesize_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_linesize_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="dst_linesize_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dst_linesize_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="d_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="34" slack="0"/>
<pin id="126" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="dither_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="64" slack="0"/>
<pin id="133" dir="1" index="3" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dither_addr/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="dither_addr_1_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="64" slack="0"/>
<pin id="140" dir="1" index="3" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dither_addr_1/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="dither_addr_2_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="64" slack="0"/>
<pin id="147" dir="1" index="3" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dither_addr_2/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="dither_addr_3_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="64" slack="0"/>
<pin id="154" dir="1" index="3" bw="6" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dither_addr_3/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="dither_addr_4_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="64" slack="0"/>
<pin id="161" dir="1" index="3" bw="6" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dither_addr_4/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="dither_addr_5_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="64" slack="0"/>
<pin id="168" dir="1" index="3" bw="6" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dither_addr_5/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="dither_addr_6_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="64" slack="0"/>
<pin id="175" dir="1" index="3" bw="6" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dither_addr_6/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="src_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="32" slack="0"/>
<pin id="182" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="3" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="0" slack="0"/>
<pin id="304" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="305" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="306" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="32" slack="0"/>
<pin id="307" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_load/3 src_load_1/4 src_load_2/5 src_load_3/6 src_load_4/7 src_load_5/8 src_load_6/9 src_load_7/9 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="6" slack="1"/>
<pin id="193" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="0" slack="7"/>
<pin id="309" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="310" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="311" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="3" bw="32" slack="0"/>
<pin id="312" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_load/3 dither_load/4 dither_load_1/5 dither_load_2/6 dither_load_3/7 dither_load_4/8 dither_load_5/9 dither_load_6/9 "/>
</bind>
</comp>

<comp id="196" class="1004" name="dst_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="32" slack="0"/>
<pin id="200" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="3" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/4 store_ln36/5 store_ln37/6 store_ln38/7 store_ln39/8 store_ln40/9 store_ln41/10 store_ln42/11 "/>
</bind>
</comp>

<comp id="209" class="1004" name="src_addr_1_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="32" slack="0"/>
<pin id="213" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_1/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="dst_addr_1_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="32" slack="0"/>
<pin id="221" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_1/5 "/>
</bind>
</comp>

<comp id="225" class="1004" name="src_addr_2_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="32" slack="0"/>
<pin id="229" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_2/5 "/>
</bind>
</comp>

<comp id="233" class="1004" name="dst_addr_2_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="32" slack="0"/>
<pin id="237" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_2/6 "/>
</bind>
</comp>

<comp id="241" class="1004" name="src_addr_3_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="32" slack="0"/>
<pin id="245" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_3/6 "/>
</bind>
</comp>

<comp id="249" class="1004" name="dst_addr_3_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="32" slack="0"/>
<pin id="253" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_3/7 "/>
</bind>
</comp>

<comp id="257" class="1004" name="src_addr_4_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="32" slack="0"/>
<pin id="261" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_4/7 "/>
</bind>
</comp>

<comp id="265" class="1004" name="dst_addr_4_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="32" slack="0"/>
<pin id="269" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_4/8 "/>
</bind>
</comp>

<comp id="273" class="1004" name="src_addr_5_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="32" slack="0"/>
<pin id="277" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_5/8 "/>
</bind>
</comp>

<comp id="281" class="1004" name="dst_addr_5_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="32" slack="0"/>
<pin id="285" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_5/9 "/>
</bind>
</comp>

<comp id="289" class="1004" name="src_addr_6_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="32" slack="0"/>
<pin id="293" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_6/9 "/>
</bind>
</comp>

<comp id="297" class="1004" name="src_addr_7_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="32" slack="0"/>
<pin id="301" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_7/9 "/>
</bind>
</comp>

<comp id="313" class="1004" name="dst_addr_6_gep_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="0" index="2" bw="32" slack="0"/>
<pin id="317" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_6/10 "/>
</bind>
</comp>

<comp id="321" class="1004" name="dst_addr_7_gep_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="0" index="2" bw="32" slack="0"/>
<pin id="325" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_7/11 "/>
</bind>
</comp>

<comp id="329" class="1005" name="y_0_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="31" slack="1"/>
<pin id="331" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="y_0 (phireg) "/>
</bind>
</comp>

<comp id="333" class="1004" name="y_0_phi_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="1"/>
<pin id="335" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="31" slack="0"/>
<pin id="337" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0/2 "/>
</bind>
</comp>

<comp id="340" class="1005" name="phi_mul_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="1"/>
<pin id="342" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="344" class="1004" name="phi_mul_phi_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="1"/>
<pin id="346" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="32" slack="0"/>
<pin id="348" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="352" class="1005" name="phi_mul1_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="1"/>
<pin id="354" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="356" class="1004" name="phi_mul1_phi_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="1"/>
<pin id="358" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="359" dir="0" index="2" bw="32" slack="0"/>
<pin id="360" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/2 "/>
</bind>
</comp>

<comp id="364" class="1005" name="x_0_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_0 (phireg) "/>
</bind>
</comp>

<comp id="368" class="1004" name="x_0_phi_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="1"/>
<pin id="370" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="371" dir="0" index="2" bw="32" slack="1"/>
<pin id="372" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="373" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="add_ln31_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="1"/>
<pin id="379" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="add_ln31_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="1"/>
<pin id="384" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_1/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln31_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="31" slack="0"/>
<pin id="388" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="icmp_ln31_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="1"/>
<pin id="393" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="y_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="31" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="34" slack="0"/>
<pin id="403" dir="0" index="1" bw="31" slack="0"/>
<pin id="404" dir="0" index="2" bw="1" slack="0"/>
<pin id="405" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln32_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="34" slack="0"/>
<pin id="411" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="or_ln36_1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="34" slack="0"/>
<pin id="416" dir="0" index="1" bw="34" slack="0"/>
<pin id="417" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln36_1/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="64" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="0" index="2" bw="34" slack="0"/>
<pin id="424" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="or_ln37_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="34" slack="0"/>
<pin id="431" dir="0" index="1" bw="34" slack="0"/>
<pin id="432" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln37_1/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_2_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="64" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="0" index="2" bw="34" slack="0"/>
<pin id="439" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="or_ln38_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="34" slack="0"/>
<pin id="446" dir="0" index="1" bw="34" slack="0"/>
<pin id="447" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln38_1/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_3_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="64" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="0" index="2" bw="34" slack="0"/>
<pin id="454" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="or_ln39_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="34" slack="0"/>
<pin id="461" dir="0" index="1" bw="34" slack="0"/>
<pin id="462" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln39_1/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_4_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="64" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="0" index="2" bw="34" slack="0"/>
<pin id="469" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="or_ln40_1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="34" slack="0"/>
<pin id="476" dir="0" index="1" bw="34" slack="0"/>
<pin id="477" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln40_1/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_5_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="64" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="0" index="2" bw="34" slack="0"/>
<pin id="484" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="or_ln41_1_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="34" slack="0"/>
<pin id="491" dir="0" index="1" bw="34" slack="0"/>
<pin id="492" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln41_1/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_6_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="64" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="0" index="2" bw="34" slack="0"/>
<pin id="499" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="or_ln42_1_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="34" slack="0"/>
<pin id="506" dir="0" index="1" bw="34" slack="0"/>
<pin id="507" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln42_1/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_7_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="64" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="0" index="2" bw="34" slack="0"/>
<pin id="514" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_8_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="32" slack="1"/>
<pin id="522" dir="0" index="2" bw="6" slack="0"/>
<pin id="523" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="add_ln33_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="1"/>
<pin id="528" dir="0" index="1" bw="4" slack="0"/>
<pin id="529" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_9_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="32" slack="0"/>
<pin id="534" dir="0" index="2" bw="6" slack="0"/>
<pin id="535" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="sub_ln33_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="4" slack="0"/>
<pin id="541" dir="0" index="1" bw="32" slack="1"/>
<pin id="542" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="p_lshr_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="29" slack="0"/>
<pin id="546" dir="0" index="1" bw="32" slack="0"/>
<pin id="547" dir="0" index="2" bw="3" slack="0"/>
<pin id="548" dir="0" index="3" bw="6" slack="0"/>
<pin id="549" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="sub_ln33_1_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="0" index="1" bw="29" slack="0"/>
<pin id="557" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33_1/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_10_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="29" slack="0"/>
<pin id="562" dir="0" index="1" bw="32" slack="0"/>
<pin id="563" dir="0" index="2" bw="3" slack="0"/>
<pin id="564" dir="0" index="3" bw="6" slack="0"/>
<pin id="565" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="select_ln33_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="29" slack="0"/>
<pin id="573" dir="0" index="2" bw="29" slack="0"/>
<pin id="574" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33/2 "/>
</bind>
</comp>

<comp id="578" class="1004" name="select_ln33_1_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="29" slack="0"/>
<pin id="581" dir="0" index="2" bw="29" slack="0"/>
<pin id="582" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33_1/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_11_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="0"/>
<pin id="588" dir="0" index="1" bw="29" slack="0"/>
<pin id="589" dir="0" index="2" bw="1" slack="0"/>
<pin id="590" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="icmp_ln33_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="0"/>
<pin id="596" dir="0" index="1" bw="32" slack="1"/>
<pin id="597" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/3 "/>
</bind>
</comp>

<comp id="599" class="1004" name="add_ln35_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="1"/>
<pin id="601" dir="0" index="1" bw="32" slack="0"/>
<pin id="602" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/3 "/>
</bind>
</comp>

<comp id="605" class="1004" name="sext_ln35_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="0"/>
<pin id="607" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35/3 "/>
</bind>
</comp>

<comp id="610" class="1004" name="shl_ln35_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="0"/>
<pin id="612" dir="0" index="1" bw="32" slack="3"/>
<pin id="613" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln35/4 "/>
</bind>
</comp>

<comp id="615" class="1004" name="add_ln35_1_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="0"/>
<pin id="617" dir="0" index="1" bw="32" slack="0"/>
<pin id="618" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/4 "/>
</bind>
</comp>

<comp id="621" class="1004" name="trunc_ln_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="26" slack="0"/>
<pin id="623" dir="0" index="1" bw="32" slack="0"/>
<pin id="624" dir="0" index="2" bw="4" slack="0"/>
<pin id="625" dir="0" index="3" bw="6" slack="0"/>
<pin id="626" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp_12_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="32" slack="0"/>
<pin id="634" dir="0" index="2" bw="5" slack="0"/>
<pin id="635" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="639" class="1004" name="tmp_13_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="32" slack="0"/>
<pin id="642" dir="0" index="2" bw="6" slack="0"/>
<pin id="643" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="647" class="1004" name="temp_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="0"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="temp/4 "/>
</bind>
</comp>

<comp id="653" class="1004" name="select_ln35_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="0"/>
<pin id="655" dir="0" index="1" bw="26" slack="0"/>
<pin id="656" dir="0" index="2" bw="26" slack="0"/>
<pin id="657" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35/4 "/>
</bind>
</comp>

<comp id="661" class="1004" name="temp_1_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="0"/>
<pin id="663" dir="0" index="1" bw="26" slack="0"/>
<pin id="664" dir="0" index="2" bw="26" slack="0"/>
<pin id="665" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_1/4 "/>
</bind>
</comp>

<comp id="669" class="1004" name="sext_ln35_2_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="26" slack="0"/>
<pin id="671" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35_2/4 "/>
</bind>
</comp>

<comp id="674" class="1004" name="add_ln35_2_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="2"/>
<pin id="676" dir="0" index="1" bw="32" slack="1"/>
<pin id="677" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_2/4 "/>
</bind>
</comp>

<comp id="680" class="1004" name="sext_ln35_1_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="0"/>
<pin id="682" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35_1/4 "/>
</bind>
</comp>

<comp id="685" class="1004" name="or_ln36_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="1"/>
<pin id="687" dir="0" index="1" bw="32" slack="0"/>
<pin id="688" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln36/4 "/>
</bind>
</comp>

<comp id="691" class="1004" name="add_ln36_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="32" slack="0"/>
<pin id="693" dir="0" index="1" bw="32" slack="2"/>
<pin id="694" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/4 "/>
</bind>
</comp>

<comp id="697" class="1004" name="sext_ln36_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="0"/>
<pin id="699" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36/4 "/>
</bind>
</comp>

<comp id="702" class="1004" name="shl_ln36_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="0"/>
<pin id="704" dir="0" index="1" bw="32" slack="4"/>
<pin id="705" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln36/5 "/>
</bind>
</comp>

<comp id="707" class="1004" name="add_ln36_1_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="0"/>
<pin id="709" dir="0" index="1" bw="32" slack="0"/>
<pin id="710" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_1/5 "/>
</bind>
</comp>

<comp id="713" class="1004" name="trunc_ln1_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="26" slack="0"/>
<pin id="715" dir="0" index="1" bw="32" slack="0"/>
<pin id="716" dir="0" index="2" bw="4" slack="0"/>
<pin id="717" dir="0" index="3" bw="6" slack="0"/>
<pin id="718" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/5 "/>
</bind>
</comp>

<comp id="723" class="1004" name="tmp_14_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="0"/>
<pin id="725" dir="0" index="1" bw="32" slack="0"/>
<pin id="726" dir="0" index="2" bw="5" slack="0"/>
<pin id="727" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="731" class="1004" name="tmp_15_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="0"/>
<pin id="733" dir="0" index="1" bw="32" slack="0"/>
<pin id="734" dir="0" index="2" bw="6" slack="0"/>
<pin id="735" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="739" class="1004" name="temp_2_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="0"/>
<pin id="741" dir="0" index="1" bw="1" slack="0"/>
<pin id="742" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="temp_2/5 "/>
</bind>
</comp>

<comp id="745" class="1004" name="select_ln36_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="0"/>
<pin id="747" dir="0" index="1" bw="26" slack="0"/>
<pin id="748" dir="0" index="2" bw="26" slack="0"/>
<pin id="749" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36/5 "/>
</bind>
</comp>

<comp id="753" class="1004" name="temp_3_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="0"/>
<pin id="755" dir="0" index="1" bw="26" slack="0"/>
<pin id="756" dir="0" index="2" bw="26" slack="0"/>
<pin id="757" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_3/5 "/>
</bind>
</comp>

<comp id="761" class="1004" name="sext_ln36_2_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="26" slack="0"/>
<pin id="763" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36_2/5 "/>
</bind>
</comp>

<comp id="766" class="1004" name="add_ln36_2_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="1"/>
<pin id="768" dir="0" index="1" bw="32" slack="3"/>
<pin id="769" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_2/5 "/>
</bind>
</comp>

<comp id="771" class="1004" name="sext_ln36_1_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="0"/>
<pin id="773" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36_1/5 "/>
</bind>
</comp>

<comp id="776" class="1004" name="or_ln37_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="2"/>
<pin id="778" dir="0" index="1" bw="32" slack="0"/>
<pin id="779" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln37/5 "/>
</bind>
</comp>

<comp id="782" class="1004" name="add_ln37_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="0"/>
<pin id="784" dir="0" index="1" bw="32" slack="3"/>
<pin id="785" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/5 "/>
</bind>
</comp>

<comp id="788" class="1004" name="sext_ln37_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="0"/>
<pin id="790" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37/5 "/>
</bind>
</comp>

<comp id="793" class="1004" name="shl_ln37_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="0"/>
<pin id="795" dir="0" index="1" bw="32" slack="5"/>
<pin id="796" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln37/6 "/>
</bind>
</comp>

<comp id="798" class="1004" name="add_ln37_1_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="0"/>
<pin id="800" dir="0" index="1" bw="32" slack="0"/>
<pin id="801" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_1/6 "/>
</bind>
</comp>

<comp id="804" class="1004" name="trunc_ln2_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="26" slack="0"/>
<pin id="806" dir="0" index="1" bw="32" slack="0"/>
<pin id="807" dir="0" index="2" bw="4" slack="0"/>
<pin id="808" dir="0" index="3" bw="6" slack="0"/>
<pin id="809" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/6 "/>
</bind>
</comp>

<comp id="814" class="1004" name="tmp_16_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="0"/>
<pin id="816" dir="0" index="1" bw="32" slack="0"/>
<pin id="817" dir="0" index="2" bw="5" slack="0"/>
<pin id="818" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/6 "/>
</bind>
</comp>

<comp id="822" class="1004" name="tmp_17_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="0"/>
<pin id="824" dir="0" index="1" bw="32" slack="0"/>
<pin id="825" dir="0" index="2" bw="6" slack="0"/>
<pin id="826" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/6 "/>
</bind>
</comp>

<comp id="830" class="1004" name="temp_4_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="0"/>
<pin id="832" dir="0" index="1" bw="1" slack="0"/>
<pin id="833" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="temp_4/6 "/>
</bind>
</comp>

<comp id="836" class="1004" name="select_ln37_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="0"/>
<pin id="838" dir="0" index="1" bw="26" slack="0"/>
<pin id="839" dir="0" index="2" bw="26" slack="0"/>
<pin id="840" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37/6 "/>
</bind>
</comp>

<comp id="844" class="1004" name="temp_5_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="0"/>
<pin id="846" dir="0" index="1" bw="26" slack="0"/>
<pin id="847" dir="0" index="2" bw="26" slack="0"/>
<pin id="848" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_5/6 "/>
</bind>
</comp>

<comp id="852" class="1004" name="sext_ln37_2_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="26" slack="0"/>
<pin id="854" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37_2/6 "/>
</bind>
</comp>

<comp id="857" class="1004" name="add_ln37_2_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="32" slack="1"/>
<pin id="859" dir="0" index="1" bw="32" slack="4"/>
<pin id="860" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_2/6 "/>
</bind>
</comp>

<comp id="862" class="1004" name="sext_ln37_1_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="32" slack="0"/>
<pin id="864" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37_1/6 "/>
</bind>
</comp>

<comp id="867" class="1004" name="or_ln38_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="32" slack="3"/>
<pin id="869" dir="0" index="1" bw="32" slack="0"/>
<pin id="870" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln38/6 "/>
</bind>
</comp>

<comp id="873" class="1004" name="add_ln38_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="0"/>
<pin id="875" dir="0" index="1" bw="32" slack="4"/>
<pin id="876" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/6 "/>
</bind>
</comp>

<comp id="879" class="1004" name="sext_ln38_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="32" slack="0"/>
<pin id="881" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln38/6 "/>
</bind>
</comp>

<comp id="884" class="1004" name="shl_ln38_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="32" slack="0"/>
<pin id="886" dir="0" index="1" bw="32" slack="6"/>
<pin id="887" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln38/7 "/>
</bind>
</comp>

<comp id="889" class="1004" name="add_ln38_1_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="32" slack="0"/>
<pin id="891" dir="0" index="1" bw="32" slack="0"/>
<pin id="892" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_1/7 "/>
</bind>
</comp>

<comp id="895" class="1004" name="trunc_ln3_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="26" slack="0"/>
<pin id="897" dir="0" index="1" bw="32" slack="0"/>
<pin id="898" dir="0" index="2" bw="4" slack="0"/>
<pin id="899" dir="0" index="3" bw="6" slack="0"/>
<pin id="900" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/7 "/>
</bind>
</comp>

<comp id="905" class="1004" name="tmp_18_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="1" slack="0"/>
<pin id="907" dir="0" index="1" bw="32" slack="0"/>
<pin id="908" dir="0" index="2" bw="5" slack="0"/>
<pin id="909" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/7 "/>
</bind>
</comp>

<comp id="913" class="1004" name="tmp_19_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="1" slack="0"/>
<pin id="915" dir="0" index="1" bw="32" slack="0"/>
<pin id="916" dir="0" index="2" bw="6" slack="0"/>
<pin id="917" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/7 "/>
</bind>
</comp>

<comp id="921" class="1004" name="temp_6_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="1" slack="0"/>
<pin id="923" dir="0" index="1" bw="1" slack="0"/>
<pin id="924" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="temp_6/7 "/>
</bind>
</comp>

<comp id="927" class="1004" name="select_ln38_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="1" slack="0"/>
<pin id="929" dir="0" index="1" bw="26" slack="0"/>
<pin id="930" dir="0" index="2" bw="26" slack="0"/>
<pin id="931" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38/7 "/>
</bind>
</comp>

<comp id="935" class="1004" name="temp_7_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="1" slack="0"/>
<pin id="937" dir="0" index="1" bw="26" slack="0"/>
<pin id="938" dir="0" index="2" bw="26" slack="0"/>
<pin id="939" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_7/7 "/>
</bind>
</comp>

<comp id="943" class="1004" name="sext_ln38_2_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="26" slack="0"/>
<pin id="945" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln38_2/7 "/>
</bind>
</comp>

<comp id="948" class="1004" name="add_ln38_2_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="32" slack="1"/>
<pin id="950" dir="0" index="1" bw="32" slack="5"/>
<pin id="951" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_2/7 "/>
</bind>
</comp>

<comp id="953" class="1004" name="sext_ln38_1_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="32" slack="0"/>
<pin id="955" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln38_1/7 "/>
</bind>
</comp>

<comp id="958" class="1004" name="or_ln39_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="32" slack="4"/>
<pin id="960" dir="0" index="1" bw="32" slack="0"/>
<pin id="961" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln39/7 "/>
</bind>
</comp>

<comp id="964" class="1004" name="add_ln39_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="32" slack="0"/>
<pin id="966" dir="0" index="1" bw="32" slack="5"/>
<pin id="967" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/7 "/>
</bind>
</comp>

<comp id="970" class="1004" name="sext_ln39_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="32" slack="0"/>
<pin id="972" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39/7 "/>
</bind>
</comp>

<comp id="975" class="1004" name="shl_ln39_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="32" slack="0"/>
<pin id="977" dir="0" index="1" bw="32" slack="7"/>
<pin id="978" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln39/8 "/>
</bind>
</comp>

<comp id="980" class="1004" name="add_ln39_1_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="32" slack="0"/>
<pin id="982" dir="0" index="1" bw="32" slack="0"/>
<pin id="983" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_1/8 "/>
</bind>
</comp>

<comp id="986" class="1004" name="trunc_ln4_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="26" slack="0"/>
<pin id="988" dir="0" index="1" bw="32" slack="0"/>
<pin id="989" dir="0" index="2" bw="4" slack="0"/>
<pin id="990" dir="0" index="3" bw="6" slack="0"/>
<pin id="991" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/8 "/>
</bind>
</comp>

<comp id="996" class="1004" name="tmp_20_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="1" slack="0"/>
<pin id="998" dir="0" index="1" bw="32" slack="0"/>
<pin id="999" dir="0" index="2" bw="5" slack="0"/>
<pin id="1000" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/8 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="tmp_21_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="1" slack="0"/>
<pin id="1006" dir="0" index="1" bw="32" slack="0"/>
<pin id="1007" dir="0" index="2" bw="6" slack="0"/>
<pin id="1008" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/8 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="temp_8_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="1" slack="0"/>
<pin id="1014" dir="0" index="1" bw="1" slack="0"/>
<pin id="1015" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="temp_8/8 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="select_ln39_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="1" slack="0"/>
<pin id="1020" dir="0" index="1" bw="26" slack="0"/>
<pin id="1021" dir="0" index="2" bw="26" slack="0"/>
<pin id="1022" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39/8 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="temp_9_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="1" slack="0"/>
<pin id="1028" dir="0" index="1" bw="26" slack="0"/>
<pin id="1029" dir="0" index="2" bw="26" slack="0"/>
<pin id="1030" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_9/8 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="sext_ln39_2_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="26" slack="0"/>
<pin id="1036" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39_2/8 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="add_ln39_2_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="32" slack="1"/>
<pin id="1041" dir="0" index="1" bw="32" slack="6"/>
<pin id="1042" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_2/8 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="sext_ln39_1_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="32" slack="0"/>
<pin id="1046" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39_1/8 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="or_ln40_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="32" slack="5"/>
<pin id="1051" dir="0" index="1" bw="32" slack="0"/>
<pin id="1052" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln40/8 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="add_ln40_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="32" slack="0"/>
<pin id="1057" dir="0" index="1" bw="32" slack="6"/>
<pin id="1058" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/8 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="sext_ln40_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="32" slack="0"/>
<pin id="1063" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40/8 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="shl_ln40_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="32" slack="0"/>
<pin id="1068" dir="0" index="1" bw="32" slack="8"/>
<pin id="1069" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln40/9 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="add_ln40_1_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="32" slack="0"/>
<pin id="1073" dir="0" index="1" bw="32" slack="0"/>
<pin id="1074" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_1/9 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="trunc_ln5_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="26" slack="0"/>
<pin id="1079" dir="0" index="1" bw="32" slack="0"/>
<pin id="1080" dir="0" index="2" bw="4" slack="0"/>
<pin id="1081" dir="0" index="3" bw="6" slack="0"/>
<pin id="1082" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/9 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="tmp_22_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="1" slack="0"/>
<pin id="1089" dir="0" index="1" bw="32" slack="0"/>
<pin id="1090" dir="0" index="2" bw="5" slack="0"/>
<pin id="1091" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/9 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="tmp_23_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="1" slack="0"/>
<pin id="1097" dir="0" index="1" bw="32" slack="0"/>
<pin id="1098" dir="0" index="2" bw="6" slack="0"/>
<pin id="1099" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/9 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="temp_10_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="1" slack="0"/>
<pin id="1105" dir="0" index="1" bw="1" slack="0"/>
<pin id="1106" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="temp_10/9 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="select_ln40_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="1" slack="0"/>
<pin id="1111" dir="0" index="1" bw="26" slack="0"/>
<pin id="1112" dir="0" index="2" bw="26" slack="0"/>
<pin id="1113" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40/9 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="temp_11_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="1" slack="0"/>
<pin id="1119" dir="0" index="1" bw="26" slack="0"/>
<pin id="1120" dir="0" index="2" bw="26" slack="0"/>
<pin id="1121" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_11/9 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="sext_ln40_2_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="26" slack="0"/>
<pin id="1127" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_2/9 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="add_ln40_2_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="32" slack="1"/>
<pin id="1132" dir="0" index="1" bw="32" slack="7"/>
<pin id="1133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_2/9 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="sext_ln40_1_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="32" slack="0"/>
<pin id="1137" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_1/9 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="or_ln41_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="32" slack="6"/>
<pin id="1142" dir="0" index="1" bw="32" slack="0"/>
<pin id="1143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln41/9 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="add_ln41_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="32" slack="0"/>
<pin id="1148" dir="0" index="1" bw="32" slack="7"/>
<pin id="1149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/9 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="sext_ln41_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="32" slack="0"/>
<pin id="1154" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41/9 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="add_ln41_2_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="32" slack="0"/>
<pin id="1159" dir="0" index="1" bw="32" slack="7"/>
<pin id="1160" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_2/9 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="or_ln42_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="32" slack="6"/>
<pin id="1165" dir="0" index="1" bw="32" slack="0"/>
<pin id="1166" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln42/9 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="add_ln42_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="32" slack="0"/>
<pin id="1171" dir="0" index="1" bw="32" slack="7"/>
<pin id="1172" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/9 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="sext_ln42_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="32" slack="0"/>
<pin id="1177" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42/9 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="add_ln42_2_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="32" slack="0"/>
<pin id="1182" dir="0" index="1" bw="32" slack="7"/>
<pin id="1183" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_2/9 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="x_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="5" slack="0"/>
<pin id="1188" dir="0" index="1" bw="32" slack="6"/>
<pin id="1189" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/9 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="shl_ln41_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="32" slack="0"/>
<pin id="1194" dir="0" index="1" bw="32" slack="9"/>
<pin id="1195" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln41/10 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="add_ln41_1_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="32" slack="0"/>
<pin id="1199" dir="0" index="1" bw="32" slack="0"/>
<pin id="1200" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_1/10 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="trunc_ln6_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="26" slack="0"/>
<pin id="1205" dir="0" index="1" bw="32" slack="0"/>
<pin id="1206" dir="0" index="2" bw="4" slack="0"/>
<pin id="1207" dir="0" index="3" bw="6" slack="0"/>
<pin id="1208" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/10 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="tmp_24_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="1" slack="0"/>
<pin id="1215" dir="0" index="1" bw="32" slack="0"/>
<pin id="1216" dir="0" index="2" bw="5" slack="0"/>
<pin id="1217" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/10 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="tmp_25_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="1" slack="0"/>
<pin id="1223" dir="0" index="1" bw="32" slack="0"/>
<pin id="1224" dir="0" index="2" bw="6" slack="0"/>
<pin id="1225" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_25/10 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="temp_12_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="1" slack="0"/>
<pin id="1231" dir="0" index="1" bw="1" slack="0"/>
<pin id="1232" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="temp_12/10 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="select_ln41_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="1" slack="0"/>
<pin id="1237" dir="0" index="1" bw="26" slack="0"/>
<pin id="1238" dir="0" index="2" bw="26" slack="0"/>
<pin id="1239" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41/10 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="temp_13_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="1" slack="0"/>
<pin id="1245" dir="0" index="1" bw="26" slack="0"/>
<pin id="1246" dir="0" index="2" bw="26" slack="0"/>
<pin id="1247" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_13/10 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="sext_ln41_2_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="26" slack="0"/>
<pin id="1253" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41_2/10 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="sext_ln41_1_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="32" slack="1"/>
<pin id="1258" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41_1/10 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="shl_ln42_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="32" slack="0"/>
<pin id="1262" dir="0" index="1" bw="32" slack="9"/>
<pin id="1263" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln42/10 "/>
</bind>
</comp>

<comp id="1265" class="1004" name="add_ln42_1_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="32" slack="0"/>
<pin id="1267" dir="0" index="1" bw="32" slack="0"/>
<pin id="1268" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_1/10 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="trunc_ln7_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="26" slack="0"/>
<pin id="1273" dir="0" index="1" bw="32" slack="0"/>
<pin id="1274" dir="0" index="2" bw="4" slack="0"/>
<pin id="1275" dir="0" index="3" bw="6" slack="0"/>
<pin id="1276" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln7/10 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="tmp_26_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="1" slack="0"/>
<pin id="1283" dir="0" index="1" bw="32" slack="0"/>
<pin id="1284" dir="0" index="2" bw="5" slack="0"/>
<pin id="1285" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/10 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="tmp_27_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="1" slack="0"/>
<pin id="1291" dir="0" index="1" bw="32" slack="0"/>
<pin id="1292" dir="0" index="2" bw="6" slack="0"/>
<pin id="1293" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_27/10 "/>
</bind>
</comp>

<comp id="1297" class="1004" name="temp_14_fu_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="1" slack="0"/>
<pin id="1299" dir="0" index="1" bw="1" slack="0"/>
<pin id="1300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="temp_14/10 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="select_ln42_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="1" slack="0"/>
<pin id="1305" dir="0" index="1" bw="26" slack="0"/>
<pin id="1306" dir="0" index="2" bw="26" slack="0"/>
<pin id="1307" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42/10 "/>
</bind>
</comp>

<comp id="1311" class="1004" name="temp_15_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="1" slack="0"/>
<pin id="1313" dir="0" index="1" bw="26" slack="0"/>
<pin id="1314" dir="0" index="2" bw="26" slack="0"/>
<pin id="1315" dir="1" index="3" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_15/10 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="sext_ln42_2_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="26" slack="1"/>
<pin id="1321" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_2/11 "/>
</bind>
</comp>

<comp id="1323" class="1004" name="sext_ln42_1_fu_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="32" slack="2"/>
<pin id="1325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_1/11 "/>
</bind>
</comp>

<comp id="1327" class="1005" name="log2_scale_read_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="32" slack="3"/>
<pin id="1329" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="log2_scale_read "/>
</bind>
</comp>

<comp id="1339" class="1005" name="height_read_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="32" slack="1"/>
<pin id="1341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="height_read "/>
</bind>
</comp>

<comp id="1344" class="1005" name="width_read_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="32" slack="1"/>
<pin id="1346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="width_read "/>
</bind>
</comp>

<comp id="1351" class="1005" name="src_linesize_read_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="32" slack="1"/>
<pin id="1353" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_linesize_read "/>
</bind>
</comp>

<comp id="1356" class="1005" name="dst_linesize_read_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="32" slack="1"/>
<pin id="1358" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dst_linesize_read "/>
</bind>
</comp>

<comp id="1361" class="1005" name="add_ln31_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="32" slack="0"/>
<pin id="1363" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln31 "/>
</bind>
</comp>

<comp id="1366" class="1005" name="add_ln31_1_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="32" slack="0"/>
<pin id="1368" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln31_1 "/>
</bind>
</comp>

<comp id="1374" class="1005" name="y_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="31" slack="0"/>
<pin id="1376" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="1379" class="1005" name="d_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="6" slack="1"/>
<pin id="1381" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="1384" class="1005" name="dither_addr_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="6" slack="2"/>
<pin id="1386" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="dither_addr "/>
</bind>
</comp>

<comp id="1389" class="1005" name="dither_addr_1_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="6" slack="3"/>
<pin id="1391" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="dither_addr_1 "/>
</bind>
</comp>

<comp id="1394" class="1005" name="dither_addr_2_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="6" slack="4"/>
<pin id="1396" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="dither_addr_2 "/>
</bind>
</comp>

<comp id="1399" class="1005" name="dither_addr_3_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="6" slack="5"/>
<pin id="1401" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opset="dither_addr_3 "/>
</bind>
</comp>

<comp id="1404" class="1005" name="dither_addr_4_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="6" slack="6"/>
<pin id="1406" dir="1" index="1" bw="6" slack="6"/>
</pin_list>
<bind>
<opset="dither_addr_4 "/>
</bind>
</comp>

<comp id="1409" class="1005" name="dither_addr_5_reg_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="6" slack="7"/>
<pin id="1411" dir="1" index="1" bw="6" slack="7"/>
</pin_list>
<bind>
<opset="dither_addr_5 "/>
</bind>
</comp>

<comp id="1414" class="1005" name="dither_addr_6_reg_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="6" slack="7"/>
<pin id="1416" dir="1" index="1" bw="6" slack="7"/>
</pin_list>
<bind>
<opset="dither_addr_6 "/>
</bind>
</comp>

<comp id="1419" class="1005" name="tmp_11_reg_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="32" slack="1"/>
<pin id="1421" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1427" class="1005" name="src_addr_reg_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="3" slack="1"/>
<pin id="1429" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="src_addr "/>
</bind>
</comp>

<comp id="1432" class="1005" name="or_ln36_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="32" slack="1"/>
<pin id="1434" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln36 "/>
</bind>
</comp>

<comp id="1437" class="1005" name="src_addr_1_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="3" slack="1"/>
<pin id="1439" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_1 "/>
</bind>
</comp>

<comp id="1442" class="1005" name="or_ln37_reg_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="32" slack="1"/>
<pin id="1444" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln37 "/>
</bind>
</comp>

<comp id="1447" class="1005" name="src_addr_2_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="3" slack="1"/>
<pin id="1449" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_2 "/>
</bind>
</comp>

<comp id="1452" class="1005" name="or_ln38_reg_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="32" slack="1"/>
<pin id="1454" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln38 "/>
</bind>
</comp>

<comp id="1457" class="1005" name="src_addr_3_reg_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="3" slack="1"/>
<pin id="1459" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_3 "/>
</bind>
</comp>

<comp id="1462" class="1005" name="or_ln39_reg_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="32" slack="1"/>
<pin id="1464" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln39 "/>
</bind>
</comp>

<comp id="1467" class="1005" name="src_addr_4_reg_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="3" slack="1"/>
<pin id="1469" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_4 "/>
</bind>
</comp>

<comp id="1472" class="1005" name="or_ln40_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="32" slack="1"/>
<pin id="1474" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln40 "/>
</bind>
</comp>

<comp id="1477" class="1005" name="src_addr_5_reg_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="3" slack="1"/>
<pin id="1479" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_5 "/>
</bind>
</comp>

<comp id="1482" class="1005" name="src_addr_6_reg_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="3" slack="1"/>
<pin id="1484" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_6 "/>
</bind>
</comp>

<comp id="1487" class="1005" name="add_ln41_2_reg_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="32" slack="1"/>
<pin id="1489" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln41_2 "/>
</bind>
</comp>

<comp id="1492" class="1005" name="src_addr_7_reg_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="3" slack="1"/>
<pin id="1494" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_7 "/>
</bind>
</comp>

<comp id="1497" class="1005" name="add_ln42_2_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="32" slack="2"/>
<pin id="1499" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln42_2 "/>
</bind>
</comp>

<comp id="1502" class="1005" name="x_reg_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="32" slack="1"/>
<pin id="1504" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="1507" class="1005" name="temp_15_reg_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="26" slack="1"/>
<pin id="1509" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="temp_15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="96"><net_src comp="22" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="22" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="22" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="22" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="22" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="34" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="34" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="34" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="14" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="34" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="34" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="14" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="34" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="14" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="34" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="14" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="34" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="2" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="34" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="178" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="34" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="196" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="2" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="34" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="209" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="222"><net_src comp="0" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="34" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="217" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="230"><net_src comp="2" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="34" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="225" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="238"><net_src comp="0" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="34" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="233" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="246"><net_src comp="2" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="34" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="241" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="254"><net_src comp="0" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="34" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="249" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="262"><net_src comp="2" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="34" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="257" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="270"><net_src comp="0" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="34" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="265" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="278"><net_src comp="2" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="34" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="273" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="286"><net_src comp="0" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="34" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="281" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="294"><net_src comp="2" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="34" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="289" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="302"><net_src comp="2" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="34" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="308"><net_src comp="297" pin="3"/><net_sink comp="185" pin=2"/></net>

<net id="318"><net_src comp="0" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="34" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="313" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="326"><net_src comp="0" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="34" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="321" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="332"><net_src comp="24" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="339"><net_src comp="329" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="343"><net_src comp="26" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="340" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="344" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="355"><net_src comp="26" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="362"><net_src comp="352" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="356" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="367"><net_src comp="26" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="374"><net_src comp="364" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="368" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="380"><net_src comp="356" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="385"><net_src comp="344" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="333" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="386" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="399"><net_src comp="333" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="28" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="406"><net_src comp="30" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="333" pin="4"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="32" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="412"><net_src comp="401" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="418"><net_src comp="401" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="36" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="425"><net_src comp="38" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="40" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="414" pin="2"/><net_sink comp="420" pin=2"/></net>

<net id="428"><net_src comp="420" pin="3"/><net_sink comp="129" pin=2"/></net>

<net id="433"><net_src comp="401" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="42" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="440"><net_src comp="38" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="40" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="442"><net_src comp="429" pin="2"/><net_sink comp="435" pin=2"/></net>

<net id="443"><net_src comp="435" pin="3"/><net_sink comp="136" pin=2"/></net>

<net id="448"><net_src comp="401" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="44" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="455"><net_src comp="38" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="40" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="444" pin="2"/><net_sink comp="450" pin=2"/></net>

<net id="458"><net_src comp="450" pin="3"/><net_sink comp="143" pin=2"/></net>

<net id="463"><net_src comp="401" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="46" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="470"><net_src comp="38" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="40" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="472"><net_src comp="459" pin="2"/><net_sink comp="465" pin=2"/></net>

<net id="473"><net_src comp="465" pin="3"/><net_sink comp="150" pin=2"/></net>

<net id="478"><net_src comp="401" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="48" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="485"><net_src comp="38" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="40" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="474" pin="2"/><net_sink comp="480" pin=2"/></net>

<net id="488"><net_src comp="480" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="493"><net_src comp="401" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="50" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="500"><net_src comp="38" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="40" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="489" pin="2"/><net_sink comp="495" pin=2"/></net>

<net id="503"><net_src comp="495" pin="3"/><net_sink comp="164" pin=2"/></net>

<net id="508"><net_src comp="401" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="52" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="515"><net_src comp="38" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="40" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="517"><net_src comp="504" pin="2"/><net_sink comp="510" pin=2"/></net>

<net id="518"><net_src comp="510" pin="3"/><net_sink comp="171" pin=2"/></net>

<net id="524"><net_src comp="54" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="56" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="530"><net_src comp="58" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="54" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="526" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="538"><net_src comp="56" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="543"><net_src comp="60" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="550"><net_src comp="62" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="539" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="552"><net_src comp="64" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="553"><net_src comp="56" pin="0"/><net_sink comp="544" pin=3"/></net>

<net id="558"><net_src comp="66" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="544" pin="4"/><net_sink comp="554" pin=1"/></net>

<net id="566"><net_src comp="62" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="526" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="568"><net_src comp="64" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="569"><net_src comp="56" pin="0"/><net_sink comp="560" pin=3"/></net>

<net id="575"><net_src comp="531" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="554" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="577"><net_src comp="560" pin="4"/><net_sink comp="570" pin=2"/></net>

<net id="583"><net_src comp="519" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="66" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="585"><net_src comp="570" pin="3"/><net_sink comp="578" pin=2"/></net>

<net id="591"><net_src comp="68" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="578" pin="3"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="32" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="598"><net_src comp="368" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="603"><net_src comp="340" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="368" pin="4"/><net_sink comp="599" pin=1"/></net>

<net id="608"><net_src comp="599" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="614"><net_src comp="185" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="619"><net_src comp="191" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="610" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="627"><net_src comp="70" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="628"><net_src comp="615" pin="2"/><net_sink comp="621" pin=1"/></net>

<net id="629"><net_src comp="72" pin="0"/><net_sink comp="621" pin=2"/></net>

<net id="630"><net_src comp="56" pin="0"/><net_sink comp="621" pin=3"/></net>

<net id="636"><net_src comp="54" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="637"><net_src comp="615" pin="2"/><net_sink comp="631" pin=1"/></net>

<net id="638"><net_src comp="74" pin="0"/><net_sink comp="631" pin=2"/></net>

<net id="644"><net_src comp="54" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="645"><net_src comp="615" pin="2"/><net_sink comp="639" pin=1"/></net>

<net id="646"><net_src comp="56" pin="0"/><net_sink comp="639" pin=2"/></net>

<net id="651"><net_src comp="639" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="76" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="658"><net_src comp="647" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="659"><net_src comp="78" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="660"><net_src comp="80" pin="0"/><net_sink comp="653" pin=2"/></net>

<net id="666"><net_src comp="631" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="667"><net_src comp="653" pin="3"/><net_sink comp="661" pin=1"/></net>

<net id="668"><net_src comp="621" pin="4"/><net_sink comp="661" pin=2"/></net>

<net id="672"><net_src comp="661" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="678"><net_src comp="352" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="364" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="683"><net_src comp="674" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="689"><net_src comp="364" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="82" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="695"><net_src comp="685" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="340" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="700"><net_src comp="691" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="706"><net_src comp="185" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="711"><net_src comp="191" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="702" pin="2"/><net_sink comp="707" pin=1"/></net>

<net id="719"><net_src comp="70" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="720"><net_src comp="707" pin="2"/><net_sink comp="713" pin=1"/></net>

<net id="721"><net_src comp="72" pin="0"/><net_sink comp="713" pin=2"/></net>

<net id="722"><net_src comp="56" pin="0"/><net_sink comp="713" pin=3"/></net>

<net id="728"><net_src comp="54" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="729"><net_src comp="707" pin="2"/><net_sink comp="723" pin=1"/></net>

<net id="730"><net_src comp="74" pin="0"/><net_sink comp="723" pin=2"/></net>

<net id="736"><net_src comp="54" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="737"><net_src comp="707" pin="2"/><net_sink comp="731" pin=1"/></net>

<net id="738"><net_src comp="56" pin="0"/><net_sink comp="731" pin=2"/></net>

<net id="743"><net_src comp="731" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="76" pin="0"/><net_sink comp="739" pin=1"/></net>

<net id="750"><net_src comp="739" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="751"><net_src comp="78" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="752"><net_src comp="80" pin="0"/><net_sink comp="745" pin=2"/></net>

<net id="758"><net_src comp="723" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="759"><net_src comp="745" pin="3"/><net_sink comp="753" pin=1"/></net>

<net id="760"><net_src comp="713" pin="4"/><net_sink comp="753" pin=2"/></net>

<net id="764"><net_src comp="753" pin="3"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="770"><net_src comp="352" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="774"><net_src comp="766" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="780"><net_src comp="364" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="84" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="786"><net_src comp="776" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="340" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="791"><net_src comp="782" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="797"><net_src comp="185" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="802"><net_src comp="191" pin="3"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="793" pin="2"/><net_sink comp="798" pin=1"/></net>

<net id="810"><net_src comp="70" pin="0"/><net_sink comp="804" pin=0"/></net>

<net id="811"><net_src comp="798" pin="2"/><net_sink comp="804" pin=1"/></net>

<net id="812"><net_src comp="72" pin="0"/><net_sink comp="804" pin=2"/></net>

<net id="813"><net_src comp="56" pin="0"/><net_sink comp="804" pin=3"/></net>

<net id="819"><net_src comp="54" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="820"><net_src comp="798" pin="2"/><net_sink comp="814" pin=1"/></net>

<net id="821"><net_src comp="74" pin="0"/><net_sink comp="814" pin=2"/></net>

<net id="827"><net_src comp="54" pin="0"/><net_sink comp="822" pin=0"/></net>

<net id="828"><net_src comp="798" pin="2"/><net_sink comp="822" pin=1"/></net>

<net id="829"><net_src comp="56" pin="0"/><net_sink comp="822" pin=2"/></net>

<net id="834"><net_src comp="822" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="76" pin="0"/><net_sink comp="830" pin=1"/></net>

<net id="841"><net_src comp="830" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="842"><net_src comp="78" pin="0"/><net_sink comp="836" pin=1"/></net>

<net id="843"><net_src comp="80" pin="0"/><net_sink comp="836" pin=2"/></net>

<net id="849"><net_src comp="814" pin="3"/><net_sink comp="844" pin=0"/></net>

<net id="850"><net_src comp="836" pin="3"/><net_sink comp="844" pin=1"/></net>

<net id="851"><net_src comp="804" pin="4"/><net_sink comp="844" pin=2"/></net>

<net id="855"><net_src comp="844" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="861"><net_src comp="352" pin="1"/><net_sink comp="857" pin=1"/></net>

<net id="865"><net_src comp="857" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="871"><net_src comp="364" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="872"><net_src comp="64" pin="0"/><net_sink comp="867" pin=1"/></net>

<net id="877"><net_src comp="867" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="878"><net_src comp="340" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="882"><net_src comp="873" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="888"><net_src comp="185" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="893"><net_src comp="191" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="894"><net_src comp="884" pin="2"/><net_sink comp="889" pin=1"/></net>

<net id="901"><net_src comp="70" pin="0"/><net_sink comp="895" pin=0"/></net>

<net id="902"><net_src comp="889" pin="2"/><net_sink comp="895" pin=1"/></net>

<net id="903"><net_src comp="72" pin="0"/><net_sink comp="895" pin=2"/></net>

<net id="904"><net_src comp="56" pin="0"/><net_sink comp="895" pin=3"/></net>

<net id="910"><net_src comp="54" pin="0"/><net_sink comp="905" pin=0"/></net>

<net id="911"><net_src comp="889" pin="2"/><net_sink comp="905" pin=1"/></net>

<net id="912"><net_src comp="74" pin="0"/><net_sink comp="905" pin=2"/></net>

<net id="918"><net_src comp="54" pin="0"/><net_sink comp="913" pin=0"/></net>

<net id="919"><net_src comp="889" pin="2"/><net_sink comp="913" pin=1"/></net>

<net id="920"><net_src comp="56" pin="0"/><net_sink comp="913" pin=2"/></net>

<net id="925"><net_src comp="913" pin="3"/><net_sink comp="921" pin=0"/></net>

<net id="926"><net_src comp="76" pin="0"/><net_sink comp="921" pin=1"/></net>

<net id="932"><net_src comp="921" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="933"><net_src comp="78" pin="0"/><net_sink comp="927" pin=1"/></net>

<net id="934"><net_src comp="80" pin="0"/><net_sink comp="927" pin=2"/></net>

<net id="940"><net_src comp="905" pin="3"/><net_sink comp="935" pin=0"/></net>

<net id="941"><net_src comp="927" pin="3"/><net_sink comp="935" pin=1"/></net>

<net id="942"><net_src comp="895" pin="4"/><net_sink comp="935" pin=2"/></net>

<net id="946"><net_src comp="935" pin="3"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="952"><net_src comp="352" pin="1"/><net_sink comp="948" pin=1"/></net>

<net id="956"><net_src comp="948" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="962"><net_src comp="364" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="963"><net_src comp="86" pin="0"/><net_sink comp="958" pin=1"/></net>

<net id="968"><net_src comp="958" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="969"><net_src comp="340" pin="1"/><net_sink comp="964" pin=1"/></net>

<net id="973"><net_src comp="964" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="979"><net_src comp="185" pin="3"/><net_sink comp="975" pin=0"/></net>

<net id="984"><net_src comp="191" pin="3"/><net_sink comp="980" pin=0"/></net>

<net id="985"><net_src comp="975" pin="2"/><net_sink comp="980" pin=1"/></net>

<net id="992"><net_src comp="70" pin="0"/><net_sink comp="986" pin=0"/></net>

<net id="993"><net_src comp="980" pin="2"/><net_sink comp="986" pin=1"/></net>

<net id="994"><net_src comp="72" pin="0"/><net_sink comp="986" pin=2"/></net>

<net id="995"><net_src comp="56" pin="0"/><net_sink comp="986" pin=3"/></net>

<net id="1001"><net_src comp="54" pin="0"/><net_sink comp="996" pin=0"/></net>

<net id="1002"><net_src comp="980" pin="2"/><net_sink comp="996" pin=1"/></net>

<net id="1003"><net_src comp="74" pin="0"/><net_sink comp="996" pin=2"/></net>

<net id="1009"><net_src comp="54" pin="0"/><net_sink comp="1004" pin=0"/></net>

<net id="1010"><net_src comp="980" pin="2"/><net_sink comp="1004" pin=1"/></net>

<net id="1011"><net_src comp="56" pin="0"/><net_sink comp="1004" pin=2"/></net>

<net id="1016"><net_src comp="1004" pin="3"/><net_sink comp="1012" pin=0"/></net>

<net id="1017"><net_src comp="76" pin="0"/><net_sink comp="1012" pin=1"/></net>

<net id="1023"><net_src comp="1012" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1024"><net_src comp="78" pin="0"/><net_sink comp="1018" pin=1"/></net>

<net id="1025"><net_src comp="80" pin="0"/><net_sink comp="1018" pin=2"/></net>

<net id="1031"><net_src comp="996" pin="3"/><net_sink comp="1026" pin=0"/></net>

<net id="1032"><net_src comp="1018" pin="3"/><net_sink comp="1026" pin=1"/></net>

<net id="1033"><net_src comp="986" pin="4"/><net_sink comp="1026" pin=2"/></net>

<net id="1037"><net_src comp="1026" pin="3"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="1043"><net_src comp="352" pin="1"/><net_sink comp="1039" pin=1"/></net>

<net id="1047"><net_src comp="1039" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="1053"><net_src comp="364" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="1054"><net_src comp="88" pin="0"/><net_sink comp="1049" pin=1"/></net>

<net id="1059"><net_src comp="1049" pin="2"/><net_sink comp="1055" pin=0"/></net>

<net id="1060"><net_src comp="340" pin="1"/><net_sink comp="1055" pin=1"/></net>

<net id="1064"><net_src comp="1055" pin="2"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="1070"><net_src comp="185" pin="3"/><net_sink comp="1066" pin=0"/></net>

<net id="1075"><net_src comp="191" pin="3"/><net_sink comp="1071" pin=0"/></net>

<net id="1076"><net_src comp="1066" pin="2"/><net_sink comp="1071" pin=1"/></net>

<net id="1083"><net_src comp="70" pin="0"/><net_sink comp="1077" pin=0"/></net>

<net id="1084"><net_src comp="1071" pin="2"/><net_sink comp="1077" pin=1"/></net>

<net id="1085"><net_src comp="72" pin="0"/><net_sink comp="1077" pin=2"/></net>

<net id="1086"><net_src comp="56" pin="0"/><net_sink comp="1077" pin=3"/></net>

<net id="1092"><net_src comp="54" pin="0"/><net_sink comp="1087" pin=0"/></net>

<net id="1093"><net_src comp="1071" pin="2"/><net_sink comp="1087" pin=1"/></net>

<net id="1094"><net_src comp="74" pin="0"/><net_sink comp="1087" pin=2"/></net>

<net id="1100"><net_src comp="54" pin="0"/><net_sink comp="1095" pin=0"/></net>

<net id="1101"><net_src comp="1071" pin="2"/><net_sink comp="1095" pin=1"/></net>

<net id="1102"><net_src comp="56" pin="0"/><net_sink comp="1095" pin=2"/></net>

<net id="1107"><net_src comp="1095" pin="3"/><net_sink comp="1103" pin=0"/></net>

<net id="1108"><net_src comp="76" pin="0"/><net_sink comp="1103" pin=1"/></net>

<net id="1114"><net_src comp="1103" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1115"><net_src comp="78" pin="0"/><net_sink comp="1109" pin=1"/></net>

<net id="1116"><net_src comp="80" pin="0"/><net_sink comp="1109" pin=2"/></net>

<net id="1122"><net_src comp="1087" pin="3"/><net_sink comp="1117" pin=0"/></net>

<net id="1123"><net_src comp="1109" pin="3"/><net_sink comp="1117" pin=1"/></net>

<net id="1124"><net_src comp="1077" pin="4"/><net_sink comp="1117" pin=2"/></net>

<net id="1128"><net_src comp="1117" pin="3"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="1134"><net_src comp="352" pin="1"/><net_sink comp="1130" pin=1"/></net>

<net id="1138"><net_src comp="1130" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="1144"><net_src comp="364" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="1145"><net_src comp="72" pin="0"/><net_sink comp="1140" pin=1"/></net>

<net id="1150"><net_src comp="1140" pin="2"/><net_sink comp="1146" pin=0"/></net>

<net id="1151"><net_src comp="340" pin="1"/><net_sink comp="1146" pin=1"/></net>

<net id="1155"><net_src comp="1146" pin="2"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="1161"><net_src comp="1140" pin="2"/><net_sink comp="1157" pin=0"/></net>

<net id="1162"><net_src comp="352" pin="1"/><net_sink comp="1157" pin=1"/></net>

<net id="1167"><net_src comp="364" pin="1"/><net_sink comp="1163" pin=0"/></net>

<net id="1168"><net_src comp="58" pin="0"/><net_sink comp="1163" pin=1"/></net>

<net id="1173"><net_src comp="1163" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1174"><net_src comp="340" pin="1"/><net_sink comp="1169" pin=1"/></net>

<net id="1178"><net_src comp="1169" pin="2"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="1184"><net_src comp="1163" pin="2"/><net_sink comp="1180" pin=0"/></net>

<net id="1185"><net_src comp="352" pin="1"/><net_sink comp="1180" pin=1"/></net>

<net id="1190"><net_src comp="90" pin="0"/><net_sink comp="1186" pin=0"/></net>

<net id="1191"><net_src comp="364" pin="1"/><net_sink comp="1186" pin=1"/></net>

<net id="1196"><net_src comp="185" pin="3"/><net_sink comp="1192" pin=0"/></net>

<net id="1201"><net_src comp="191" pin="3"/><net_sink comp="1197" pin=0"/></net>

<net id="1202"><net_src comp="1192" pin="2"/><net_sink comp="1197" pin=1"/></net>

<net id="1209"><net_src comp="70" pin="0"/><net_sink comp="1203" pin=0"/></net>

<net id="1210"><net_src comp="1197" pin="2"/><net_sink comp="1203" pin=1"/></net>

<net id="1211"><net_src comp="72" pin="0"/><net_sink comp="1203" pin=2"/></net>

<net id="1212"><net_src comp="56" pin="0"/><net_sink comp="1203" pin=3"/></net>

<net id="1218"><net_src comp="54" pin="0"/><net_sink comp="1213" pin=0"/></net>

<net id="1219"><net_src comp="1197" pin="2"/><net_sink comp="1213" pin=1"/></net>

<net id="1220"><net_src comp="74" pin="0"/><net_sink comp="1213" pin=2"/></net>

<net id="1226"><net_src comp="54" pin="0"/><net_sink comp="1221" pin=0"/></net>

<net id="1227"><net_src comp="1197" pin="2"/><net_sink comp="1221" pin=1"/></net>

<net id="1228"><net_src comp="56" pin="0"/><net_sink comp="1221" pin=2"/></net>

<net id="1233"><net_src comp="1221" pin="3"/><net_sink comp="1229" pin=0"/></net>

<net id="1234"><net_src comp="76" pin="0"/><net_sink comp="1229" pin=1"/></net>

<net id="1240"><net_src comp="1229" pin="2"/><net_sink comp="1235" pin=0"/></net>

<net id="1241"><net_src comp="78" pin="0"/><net_sink comp="1235" pin=1"/></net>

<net id="1242"><net_src comp="80" pin="0"/><net_sink comp="1235" pin=2"/></net>

<net id="1248"><net_src comp="1213" pin="3"/><net_sink comp="1243" pin=0"/></net>

<net id="1249"><net_src comp="1235" pin="3"/><net_sink comp="1243" pin=1"/></net>

<net id="1250"><net_src comp="1203" pin="4"/><net_sink comp="1243" pin=2"/></net>

<net id="1254"><net_src comp="1243" pin="3"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="1259"><net_src comp="1256" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="1264"><net_src comp="185" pin="7"/><net_sink comp="1260" pin=0"/></net>

<net id="1269"><net_src comp="191" pin="7"/><net_sink comp="1265" pin=0"/></net>

<net id="1270"><net_src comp="1260" pin="2"/><net_sink comp="1265" pin=1"/></net>

<net id="1277"><net_src comp="70" pin="0"/><net_sink comp="1271" pin=0"/></net>

<net id="1278"><net_src comp="1265" pin="2"/><net_sink comp="1271" pin=1"/></net>

<net id="1279"><net_src comp="72" pin="0"/><net_sink comp="1271" pin=2"/></net>

<net id="1280"><net_src comp="56" pin="0"/><net_sink comp="1271" pin=3"/></net>

<net id="1286"><net_src comp="54" pin="0"/><net_sink comp="1281" pin=0"/></net>

<net id="1287"><net_src comp="1265" pin="2"/><net_sink comp="1281" pin=1"/></net>

<net id="1288"><net_src comp="74" pin="0"/><net_sink comp="1281" pin=2"/></net>

<net id="1294"><net_src comp="54" pin="0"/><net_sink comp="1289" pin=0"/></net>

<net id="1295"><net_src comp="1265" pin="2"/><net_sink comp="1289" pin=1"/></net>

<net id="1296"><net_src comp="56" pin="0"/><net_sink comp="1289" pin=2"/></net>

<net id="1301"><net_src comp="1289" pin="3"/><net_sink comp="1297" pin=0"/></net>

<net id="1302"><net_src comp="76" pin="0"/><net_sink comp="1297" pin=1"/></net>

<net id="1308"><net_src comp="1297" pin="2"/><net_sink comp="1303" pin=0"/></net>

<net id="1309"><net_src comp="78" pin="0"/><net_sink comp="1303" pin=1"/></net>

<net id="1310"><net_src comp="80" pin="0"/><net_sink comp="1303" pin=2"/></net>

<net id="1316"><net_src comp="1281" pin="3"/><net_sink comp="1311" pin=0"/></net>

<net id="1317"><net_src comp="1303" pin="3"/><net_sink comp="1311" pin=1"/></net>

<net id="1318"><net_src comp="1271" pin="4"/><net_sink comp="1311" pin=2"/></net>

<net id="1322"><net_src comp="1319" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="1326"><net_src comp="1323" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="1330"><net_src comp="92" pin="2"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="1332"><net_src comp="1327" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="1333"><net_src comp="1327" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="1334"><net_src comp="1327" pin="1"/><net_sink comp="884" pin=1"/></net>

<net id="1335"><net_src comp="1327" pin="1"/><net_sink comp="975" pin=1"/></net>

<net id="1336"><net_src comp="1327" pin="1"/><net_sink comp="1066" pin=1"/></net>

<net id="1337"><net_src comp="1327" pin="1"/><net_sink comp="1192" pin=1"/></net>

<net id="1338"><net_src comp="1327" pin="1"/><net_sink comp="1260" pin=1"/></net>

<net id="1342"><net_src comp="98" pin="2"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="1347"><net_src comp="104" pin="2"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="1349"><net_src comp="1344" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="1350"><net_src comp="1344" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="1354"><net_src comp="110" pin="2"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="1359"><net_src comp="116" pin="2"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="1364"><net_src comp="376" pin="2"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="1369"><net_src comp="381" pin="2"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="1377"><net_src comp="395" pin="2"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="1382"><net_src comp="122" pin="3"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="1387"><net_src comp="129" pin="3"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="1392"><net_src comp="136" pin="3"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="1397"><net_src comp="143" pin="3"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="1402"><net_src comp="150" pin="3"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="1407"><net_src comp="157" pin="3"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="1412"><net_src comp="164" pin="3"/><net_sink comp="1409" pin=0"/></net>

<net id="1413"><net_src comp="1409" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="1417"><net_src comp="171" pin="3"/><net_sink comp="1414" pin=0"/></net>

<net id="1418"><net_src comp="1414" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="1422"><net_src comp="586" pin="3"/><net_sink comp="1419" pin=0"/></net>

<net id="1423"><net_src comp="1419" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="1430"><net_src comp="178" pin="3"/><net_sink comp="1427" pin=0"/></net>

<net id="1431"><net_src comp="1427" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="1435"><net_src comp="685" pin="2"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="1440"><net_src comp="209" pin="3"/><net_sink comp="1437" pin=0"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="1445"><net_src comp="776" pin="2"/><net_sink comp="1442" pin=0"/></net>

<net id="1446"><net_src comp="1442" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="1450"><net_src comp="225" pin="3"/><net_sink comp="1447" pin=0"/></net>

<net id="1451"><net_src comp="1447" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="1455"><net_src comp="867" pin="2"/><net_sink comp="1452" pin=0"/></net>

<net id="1456"><net_src comp="1452" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="1460"><net_src comp="241" pin="3"/><net_sink comp="1457" pin=0"/></net>

<net id="1461"><net_src comp="1457" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="1465"><net_src comp="958" pin="2"/><net_sink comp="1462" pin=0"/></net>

<net id="1466"><net_src comp="1462" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1470"><net_src comp="257" pin="3"/><net_sink comp="1467" pin=0"/></net>

<net id="1471"><net_src comp="1467" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="1475"><net_src comp="1049" pin="2"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1480"><net_src comp="273" pin="3"/><net_sink comp="1477" pin=0"/></net>

<net id="1481"><net_src comp="1477" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="1485"><net_src comp="289" pin="3"/><net_sink comp="1482" pin=0"/></net>

<net id="1486"><net_src comp="1482" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="1490"><net_src comp="1157" pin="2"/><net_sink comp="1487" pin=0"/></net>

<net id="1491"><net_src comp="1487" pin="1"/><net_sink comp="1256" pin=0"/></net>

<net id="1495"><net_src comp="297" pin="3"/><net_sink comp="1492" pin=0"/></net>

<net id="1496"><net_src comp="1492" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="1500"><net_src comp="1180" pin="2"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="1323" pin=0"/></net>

<net id="1505"><net_src comp="1186" pin="2"/><net_sink comp="1502" pin=0"/></net>

<net id="1506"><net_src comp="1502" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="1510"><net_src comp="1311" pin="3"/><net_sink comp="1507" pin=0"/></net>

<net id="1511"><net_src comp="1507" pin="1"/><net_sink comp="1319" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst | {4 5 6 7 8 9 10 11 }
 - Input state : 
	Port: store_slice_c : src | {3 4 5 6 7 8 9 10 }
	Port: store_slice_c : dst_linesize | {1 }
	Port: store_slice_c : src_linesize | {1 }
	Port: store_slice_c : width | {1 }
	Port: store_slice_c : height | {1 }
	Port: store_slice_c : log2_scale | {1 }
	Port: store_slice_c : dither | {3 4 5 6 7 8 9 10 }
  - Chain level:
	State 1
	State 2
		add_ln31 : 1
		add_ln31_1 : 1
		zext_ln31 : 1
		icmp_ln31 : 2
		y : 1
		br_ln31 : 3
		tmp : 1
		zext_ln32 : 2
		d : 3
		or_ln36_1 : 2
		tmp_1 : 2
		dither_addr : 3
		or_ln37_1 : 2
		tmp_2 : 2
		dither_addr_1 : 3
		or_ln38_1 : 2
		tmp_3 : 2
		dither_addr_2 : 3
		or_ln39_1 : 2
		tmp_4 : 2
		dither_addr_3 : 3
		or_ln40_1 : 2
		tmp_5 : 2
		dither_addr_4 : 3
		or_ln41_1 : 2
		tmp_6 : 2
		dither_addr_5 : 3
		or_ln42_1 : 2
		tmp_7 : 2
		dither_addr_6 : 3
		tmp_9 : 1
		p_lshr : 1
		sub_ln33_1 : 2
		tmp_10 : 1
		select_ln33 : 3
		select_ln33_1 : 4
		tmp_11 : 5
	State 3
		icmp_ln33 : 1
		br_ln33 : 2
		add_ln35 : 1
		sext_ln35 : 2
		src_addr : 3
		src_load : 4
	State 4
		shl_ln35 : 1
		add_ln35_1 : 2
		trunc_ln : 3
		tmp_12 : 3
		tmp_13 : 3
		temp : 4
		select_ln35 : 4
		temp_1 : 5
		sext_ln35_2 : 6
		sext_ln35_1 : 1
		dst_addr : 2
		store_ln35 : 7
		sext_ln36 : 1
		src_addr_1 : 2
		src_load_1 : 3
	State 5
		shl_ln36 : 1
		add_ln36_1 : 2
		trunc_ln1 : 3
		tmp_14 : 3
		tmp_15 : 3
		temp_2 : 4
		select_ln36 : 4
		temp_3 : 5
		sext_ln36_2 : 6
		sext_ln36_1 : 1
		dst_addr_1 : 2
		store_ln36 : 7
		sext_ln37 : 1
		src_addr_2 : 2
		src_load_2 : 3
	State 6
		shl_ln37 : 1
		add_ln37_1 : 2
		trunc_ln2 : 3
		tmp_16 : 3
		tmp_17 : 3
		temp_4 : 4
		select_ln37 : 4
		temp_5 : 5
		sext_ln37_2 : 6
		sext_ln37_1 : 1
		dst_addr_2 : 2
		store_ln37 : 7
		sext_ln38 : 1
		src_addr_3 : 2
		src_load_3 : 3
	State 7
		shl_ln38 : 1
		add_ln38_1 : 2
		trunc_ln3 : 3
		tmp_18 : 3
		tmp_19 : 3
		temp_6 : 4
		select_ln38 : 4
		temp_7 : 5
		sext_ln38_2 : 6
		sext_ln38_1 : 1
		dst_addr_3 : 2
		store_ln38 : 7
		sext_ln39 : 1
		src_addr_4 : 2
		src_load_4 : 3
	State 8
		shl_ln39 : 1
		add_ln39_1 : 2
		trunc_ln4 : 3
		tmp_20 : 3
		tmp_21 : 3
		temp_8 : 4
		select_ln39 : 4
		temp_9 : 5
		sext_ln39_2 : 6
		sext_ln39_1 : 1
		dst_addr_4 : 2
		store_ln39 : 7
		sext_ln40 : 1
		src_addr_5 : 2
		src_load_5 : 3
	State 9
		shl_ln40 : 1
		add_ln40_1 : 2
		trunc_ln5 : 3
		tmp_22 : 3
		tmp_23 : 3
		temp_10 : 4
		select_ln40 : 4
		temp_11 : 5
		sext_ln40_2 : 6
		sext_ln40_1 : 1
		dst_addr_5 : 2
		store_ln40 : 7
		sext_ln41 : 1
		src_addr_6 : 2
		src_load_6 : 3
		sext_ln42 : 1
		src_addr_7 : 2
		src_load_7 : 3
	State 10
		shl_ln41 : 1
		add_ln41_1 : 2
		trunc_ln6 : 3
		tmp_24 : 3
		tmp_25 : 3
		temp_12 : 4
		select_ln41 : 4
		temp_13 : 5
		sext_ln41_2 : 6
		dst_addr_6 : 1
		store_ln41 : 7
		shl_ln42 : 1
		add_ln42_1 : 2
		trunc_ln7 : 3
		tmp_26 : 3
		tmp_27 : 3
		temp_14 : 4
		select_ln42 : 4
		temp_15 : 5
	State 11
		dst_addr_7 : 1
		store_ln42 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |        add_ln31_fu_376        |    0    |    39   |
|          |       add_ln31_1_fu_381       |    0    |    39   |
|          |            y_fu_395           |    0    |    38   |
|          |        add_ln33_fu_526        |    0    |    39   |
|          |        add_ln35_fu_599        |    0    |    39   |
|          |       add_ln35_1_fu_615       |    0    |    39   |
|          |       add_ln35_2_fu_674       |    0    |    39   |
|          |        add_ln36_fu_691        |    0    |    39   |
|          |       add_ln36_1_fu_707       |    0    |    39   |
|          |       add_ln36_2_fu_766       |    0    |    39   |
|          |        add_ln37_fu_782        |    0    |    39   |
|          |       add_ln37_1_fu_798       |    0    |    39   |
|          |       add_ln37_2_fu_857       |    0    |    39   |
|          |        add_ln38_fu_873        |    0    |    39   |
|    add   |       add_ln38_1_fu_889       |    0    |    39   |
|          |       add_ln38_2_fu_948       |    0    |    39   |
|          |        add_ln39_fu_964        |    0    |    39   |
|          |       add_ln39_1_fu_980       |    0    |    39   |
|          |       add_ln39_2_fu_1039      |    0    |    39   |
|          |        add_ln40_fu_1055       |    0    |    39   |
|          |       add_ln40_1_fu_1071      |    0    |    39   |
|          |       add_ln40_2_fu_1130      |    0    |    39   |
|          |        add_ln41_fu_1146       |    0    |    39   |
|          |       add_ln41_2_fu_1157      |    0    |    39   |
|          |        add_ln42_fu_1169       |    0    |    39   |
|          |       add_ln42_2_fu_1180      |    0    |    39   |
|          |           x_fu_1186           |    0    |    39   |
|          |       add_ln41_1_fu_1197      |    0    |    39   |
|          |       add_ln42_1_fu_1265      |    0    |    39   |
|----------|-------------------------------|---------|---------|
|          |        shl_ln35_fu_610        |    0    |    85   |
|          |        shl_ln36_fu_702        |    0    |    85   |
|          |        shl_ln37_fu_793        |    0    |    85   |
|    shl   |        shl_ln38_fu_884        |    0    |    85   |
|          |        shl_ln39_fu_975        |    0    |    85   |
|          |        shl_ln40_fu_1066       |    0    |    85   |
|          |        shl_ln41_fu_1192       |    0    |    85   |
|          |        shl_ln42_fu_1260       |    0    |    85   |
|----------|-------------------------------|---------|---------|
|          |       select_ln33_fu_570      |    0    |    29   |
|          |      select_ln33_1_fu_578     |    0    |    29   |
|          |       select_ln35_fu_653      |    0    |    26   |
|          |         temp_1_fu_661         |    0    |    26   |
|          |       select_ln36_fu_745      |    0    |    26   |
|          |         temp_3_fu_753         |    0    |    26   |
|          |       select_ln37_fu_836      |    0    |    26   |
|          |         temp_5_fu_844         |    0    |    26   |
|  select  |       select_ln38_fu_927      |    0    |    26   |
|          |         temp_7_fu_935         |    0    |    26   |
|          |      select_ln39_fu_1018      |    0    |    26   |
|          |         temp_9_fu_1026        |    0    |    26   |
|          |      select_ln40_fu_1109      |    0    |    26   |
|          |        temp_11_fu_1117        |    0    |    26   |
|          |      select_ln41_fu_1235      |    0    |    26   |
|          |        temp_13_fu_1243        |    0    |    26   |
|          |      select_ln42_fu_1303      |    0    |    26   |
|          |        temp_15_fu_1311        |    0    |    26   |
|----------|-------------------------------|---------|---------|
|    sub   |        sub_ln33_fu_539        |    0    |    39   |
|          |       sub_ln33_1_fu_554       |    0    |    36   |
|----------|-------------------------------|---------|---------|
|          |          temp_fu_647          |    0    |    6    |
|          |         temp_2_fu_739         |    0    |    6    |
|          |         temp_4_fu_830         |    0    |    6    |
|    xor   |         temp_6_fu_921         |    0    |    6    |
|          |         temp_8_fu_1012        |    0    |    6    |
|          |        temp_10_fu_1103        |    0    |    6    |
|          |        temp_12_fu_1229        |    0    |    6    |
|          |        temp_14_fu_1297        |    0    |    6    |
|----------|-------------------------------|---------|---------|
|   icmp   |        icmp_ln31_fu_390       |    0    |    18   |
|          |        icmp_ln33_fu_594       |    0    |    18   |
|----------|-------------------------------|---------|---------|
|          |   log2_scale_read_read_fu_92  |    0    |    0    |
|          |     height_read_read_fu_98    |    0    |    0    |
|   read   |     width_read_read_fu_104    |    0    |    0    |
|          | src_linesize_read_read_fu_110 |    0    |    0    |
|          | dst_linesize_read_read_fu_116 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |        zext_ln31_fu_386       |    0    |    0    |
|          |        zext_ln32_fu_409       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |           tmp_fu_401          |    0    |    0    |
|          |          tmp_1_fu_420         |    0    |    0    |
|          |          tmp_2_fu_435         |    0    |    0    |
|          |          tmp_3_fu_450         |    0    |    0    |
|bitconcatenate|          tmp_4_fu_465         |    0    |    0    |
|          |          tmp_5_fu_480         |    0    |    0    |
|          |          tmp_6_fu_495         |    0    |    0    |
|          |          tmp_7_fu_510         |    0    |    0    |
|          |         tmp_11_fu_586         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        or_ln36_1_fu_414       |    0    |    0    |
|          |        or_ln37_1_fu_429       |    0    |    0    |
|          |        or_ln38_1_fu_444       |    0    |    0    |
|          |        or_ln39_1_fu_459       |    0    |    0    |
|          |        or_ln40_1_fu_474       |    0    |    0    |
|          |        or_ln41_1_fu_489       |    0    |    0    |
|    or    |        or_ln42_1_fu_504       |    0    |    0    |
|          |         or_ln36_fu_685        |    0    |    0    |
|          |         or_ln37_fu_776        |    0    |    0    |
|          |         or_ln38_fu_867        |    0    |    0    |
|          |         or_ln39_fu_958        |    0    |    0    |
|          |        or_ln40_fu_1049        |    0    |    0    |
|          |        or_ln41_fu_1140        |    0    |    0    |
|          |        or_ln42_fu_1163        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |          tmp_8_fu_519         |    0    |    0    |
|          |          tmp_9_fu_531         |    0    |    0    |
|          |         tmp_12_fu_631         |    0    |    0    |
|          |         tmp_13_fu_639         |    0    |    0    |
|          |         tmp_14_fu_723         |    0    |    0    |
|          |         tmp_15_fu_731         |    0    |    0    |
|          |         tmp_16_fu_814         |    0    |    0    |
|          |         tmp_17_fu_822         |    0    |    0    |
| bitselect|         tmp_18_fu_905         |    0    |    0    |
|          |         tmp_19_fu_913         |    0    |    0    |
|          |         tmp_20_fu_996         |    0    |    0    |
|          |         tmp_21_fu_1004        |    0    |    0    |
|          |         tmp_22_fu_1087        |    0    |    0    |
|          |         tmp_23_fu_1095        |    0    |    0    |
|          |         tmp_24_fu_1213        |    0    |    0    |
|          |         tmp_25_fu_1221        |    0    |    0    |
|          |         tmp_26_fu_1281        |    0    |    0    |
|          |         tmp_27_fu_1289        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |         p_lshr_fu_544         |    0    |    0    |
|          |         tmp_10_fu_560         |    0    |    0    |
|          |        trunc_ln_fu_621        |    0    |    0    |
|          |        trunc_ln1_fu_713       |    0    |    0    |
|partselect|        trunc_ln2_fu_804       |    0    |    0    |
|          |        trunc_ln3_fu_895       |    0    |    0    |
|          |        trunc_ln4_fu_986       |    0    |    0    |
|          |       trunc_ln5_fu_1077       |    0    |    0    |
|          |       trunc_ln6_fu_1203       |    0    |    0    |
|          |       trunc_ln7_fu_1271       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        sext_ln35_fu_605       |    0    |    0    |
|          |       sext_ln35_2_fu_669      |    0    |    0    |
|          |       sext_ln35_1_fu_680      |    0    |    0    |
|          |        sext_ln36_fu_697       |    0    |    0    |
|          |       sext_ln36_2_fu_761      |    0    |    0    |
|          |       sext_ln36_1_fu_771      |    0    |    0    |
|          |        sext_ln37_fu_788       |    0    |    0    |
|          |       sext_ln37_2_fu_852      |    0    |    0    |
|          |       sext_ln37_1_fu_862      |    0    |    0    |
|          |        sext_ln38_fu_879       |    0    |    0    |
|          |       sext_ln38_2_fu_943      |    0    |    0    |
|   sext   |       sext_ln38_1_fu_953      |    0    |    0    |
|          |        sext_ln39_fu_970       |    0    |    0    |
|          |      sext_ln39_2_fu_1034      |    0    |    0    |
|          |      sext_ln39_1_fu_1044      |    0    |    0    |
|          |       sext_ln40_fu_1061       |    0    |    0    |
|          |      sext_ln40_2_fu_1125      |    0    |    0    |
|          |      sext_ln40_1_fu_1135      |    0    |    0    |
|          |       sext_ln41_fu_1152       |    0    |    0    |
|          |       sext_ln42_fu_1175       |    0    |    0    |
|          |      sext_ln41_2_fu_1251      |    0    |    0    |
|          |      sext_ln41_1_fu_1256      |    0    |    0    |
|          |      sext_ln42_2_fu_1319      |    0    |    0    |
|          |      sext_ln42_1_fu_1323      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   2443  |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    add_ln31_1_reg_1366   |   32   |
|     add_ln31_reg_1361    |   32   |
|    add_ln41_2_reg_1487   |   32   |
|    add_ln42_2_reg_1497   |   32   |
|        d_reg_1379        |    6   |
|  dither_addr_1_reg_1389  |    6   |
|  dither_addr_2_reg_1394  |    6   |
|  dither_addr_3_reg_1399  |    6   |
|  dither_addr_4_reg_1404  |    6   |
|  dither_addr_5_reg_1409  |    6   |
|  dither_addr_6_reg_1414  |    6   |
|   dither_addr_reg_1384   |    6   |
|dst_linesize_read_reg_1356|   32   |
|   height_read_reg_1339   |   32   |
| log2_scale_read_reg_1327 |   32   |
|     or_ln36_reg_1432     |   32   |
|     or_ln37_reg_1442     |   32   |
|     or_ln38_reg_1452     |   32   |
|     or_ln39_reg_1462     |   32   |
|     or_ln40_reg_1472     |   32   |
|     phi_mul1_reg_352     |   32   |
|      phi_mul_reg_340     |   32   |
|    src_addr_1_reg_1437   |    3   |
|    src_addr_2_reg_1447   |    3   |
|    src_addr_3_reg_1457   |    3   |
|    src_addr_4_reg_1467   |    3   |
|    src_addr_5_reg_1477   |    3   |
|    src_addr_6_reg_1482   |    3   |
|    src_addr_7_reg_1492   |    3   |
|     src_addr_reg_1427    |    3   |
|src_linesize_read_reg_1351|   32   |
|     temp_15_reg_1507     |   26   |
|      tmp_11_reg_1419     |   32   |
|    width_read_reg_1344   |   32   |
|        x_0_reg_364       |   32   |
|        x_reg_1502        |   32   |
|        y_0_reg_329       |   31   |
|        y_reg_1374        |   31   |
+--------------------------+--------+
|           Total          |   768  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_185 |  p0  |  14  |   3  |   42   ||    59   |
| grp_access_fu_185 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_191 |  p0  |   7  |   6  |   42   ||    38   |
| grp_access_fu_203 |  p0  |   8  |   3  |   24   ||    41   |
| grp_access_fu_203 |  p1  |   8  |  32  |   256  ||    41   |
|  phi_mul_reg_340  |  p0  |   2  |  32  |   64   ||    9    |
|  phi_mul1_reg_352 |  p0  |   2  |  32  |   64   ||    9    |
|    x_0_reg_364    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   556  ||  9.922  ||   215   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  2443  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    9   |    -   |   215  |
|  Register |    -   |   768  |    -   |
+-----------+--------+--------+--------+
|   Total   |    9   |   768  |  2658  |
+-----------+--------+--------+--------+
