{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715167531343 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715167531346 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 12:25:31 2024 " "Processing started: Wed May 08 12:25:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715167531346 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715167531346 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MAC -c MAC " "Command: quartus_map --read_settings_files=on --write_settings_files=off MAC -c MAC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715167531346 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715167531677 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715167531677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg3-structure " "Found design unit 1: Reg3-structure" {  } { { "Reg3.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/Reg3.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715167540979 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg3 " "Found entity 1: Reg3" {  } { { "Reg3.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/Reg3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715167540979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715167540979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX3-logicFunction " "Found design unit 1: MUX3-logicFunction" {  } { { "MUX3.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/MUX3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715167540979 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX3 " "Found entity 1: MUX3" {  } { { "MUX3.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/MUX3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715167540979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715167540979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter3-structure " "Found design unit 1: Counter3-structure" {  } { { "Counter3.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/Counter3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715167540979 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter3 " "Found entity 1: Counter3" {  } { { "Counter3.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/Counter3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715167540979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715167540979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder3-structural " "Found design unit 1: Adder3-structural" {  } { { "Adder3.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/Adder3.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715167540979 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder3 " "Found entity 1: Adder3" {  } { { "Adder3.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/Adder3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715167540979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715167540979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updowncounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file updowncounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UpDownCounter-structure " "Found design unit 1: UpDownCounter-structure" {  } { { "UpDownCounter.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/UpDownCounter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715167540979 ""} { "Info" "ISGN_ENTITY_NAME" "1 UpDownCounter " "Found entity 1: UpDownCounter" {  } { { "UpDownCounter.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/UpDownCounter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715167540979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715167540979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registo-structure " "Found design unit 1: Registo-structure" {  } { { "Registo.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/Registo.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715167540979 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registo " "Found entity 1: Registo" {  } { { "Registo.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/Registo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715167540979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715167540979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxcont.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxcont.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MuxCont-logicFunction " "Found design unit 1: MuxCont-logicFunction" {  } { { "MuxCont.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/MuxCont.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715167540995 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxCont " "Found entity 1: MuxCont" {  } { { "MuxCont.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/MuxCont.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715167540995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715167540995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HA-structural " "Found design unit 1: HA-structural" {  } { { "HA.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/HA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715167540997 ""} { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "HA.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/HA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715167540997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715167540997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-logicFunction " "Found design unit 1: FFD-logicFunction" {  } { { "FFD.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/FFD.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715167540997 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "FFD.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/FFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715167540997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715167540997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA-structural " "Found design unit 1: FA-structural" {  } { { "FA.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/FA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715167541002 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "FA.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/FA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715167541002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715167541002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorcrescente.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contadorcrescente.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ContadorCrescente-structure " "Found design unit 1: ContadorCrescente-structure" {  } { { "ContadorCrescente.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/ContadorCrescente.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715167541002 ""} { "Info" "ISGN_ENTITY_NAME" "1 ContadorCrescente " "Found entity 1: ContadorCrescente" {  } { { "ContadorCrescente.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/ContadorCrescente.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715167541002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715167541002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cont-structure " "Found design unit 1: Cont-structure" {  } { { "Cont.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/Cont.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715167541002 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cont " "Found entity 1: Cont" {  } { { "Cont.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/Cont.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715167541002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715167541002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addersubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addersubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adderSubtractor-structure " "Found design unit 1: adderSubtractor-structure" {  } { { "adderSubtractor.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/adderSubtractor.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715167541002 ""} { "Info" "ISGN_ENTITY_NAME" "1 adderSubtractor " "Found entity 1: adderSubtractor" {  } { { "adderSubtractor.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/adderSubtractor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715167541002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715167541002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder4-structural " "Found design unit 1: adder4-structural" {  } { { "adder4.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/adder4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715167541002 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder4 " "Found entity 1: adder4" {  } { { "adder4.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/adder4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715167541002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715167541002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAC-structure " "Found design unit 1: MAC-structure" {  } { { "MAC.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/MAC.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715167541011 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAC " "Found entity 1: MAC" {  } { { "MAC.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/MAC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715167541011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715167541011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2bit-logicFunction " "Found design unit 1: Mux2bit-logicFunction" {  } { { "Mux2bit.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/Mux2bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715167541011 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2bit " "Found entity 1: Mux2bit" {  } { { "Mux2bit.vhd" "" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/Mux2bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715167541011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715167541011 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MAC " "Elaborating entity \"MAC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715167541027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter3 Counter3:putCount " "Elaborating entity \"Counter3\" for hierarchy \"Counter3:putCount\"" {  } { { "MAC.vhd" "putCount" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/MAC.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715167541042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorCrescente Counter3:putCount\|ContadorCrescente:C_CC " "Elaborating entity \"ContadorCrescente\" for hierarchy \"Counter3:putCount\|ContadorCrescente:C_CC\"" {  } { { "Counter3.vhd" "C_CC" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/Counter3.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715167541042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg3 Counter3:putCount\|ContadorCrescente:C_CC\|Reg3:CC_Reg " "Elaborating entity \"Reg3\" for hierarchy \"Counter3:putCount\|ContadorCrescente:C_CC\|Reg3:CC_Reg\"" {  } { { "ContadorCrescente.vhd" "CC_Reg" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/ContadorCrescente.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715167541042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD Counter3:putCount\|ContadorCrescente:C_CC\|Reg3:CC_Reg\|FFD:R_FFD0 " "Elaborating entity \"FFD\" for hierarchy \"Counter3:putCount\|ContadorCrescente:C_CC\|Reg3:CC_Reg\|FFD:R_FFD0\"" {  } { { "Reg3.vhd" "R_FFD0" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/Reg3.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715167541042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder3 Counter3:putCount\|ContadorCrescente:C_CC\|Adder3:CC_Adder " "Elaborating entity \"Adder3\" for hierarchy \"Counter3:putCount\|ContadorCrescente:C_CC\|Adder3:CC_Adder\"" {  } { { "ContadorCrescente.vhd" "CC_Adder" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/ContadorCrescente.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715167541056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA Counter3:putCount\|ContadorCrescente:C_CC\|Adder3:CC_Adder\|FA:A_FA0 " "Elaborating entity \"FA\" for hierarchy \"Counter3:putCount\|ContadorCrescente:C_CC\|Adder3:CC_Adder\|FA:A_FA0\"" {  } { { "Adder3.vhd" "A_FA0" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/Adder3.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715167541056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA Counter3:putCount\|ContadorCrescente:C_CC\|Adder3:CC_Adder\|FA:A_FA0\|HA:FA_HA0 " "Elaborating entity \"HA\" for hierarchy \"Counter3:putCount\|ContadorCrescente:C_CC\|Adder3:CC_Adder\|FA:A_FA0\|HA:FA_HA0\"" {  } { { "FA.vhd" "FA_HA0" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/FA.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715167541058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX3 Counter3:putCount\|ContadorCrescente:C_CC\|MUX3:CC_MUX " "Elaborating entity \"MUX3\" for hierarchy \"Counter3:putCount\|ContadorCrescente:C_CC\|MUX3:CC_MUX\"" {  } { { "ContadorCrescente.vhd" "CC_MUX" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/ContadorCrescente.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715167541058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2bit Mux2bit:mux " "Elaborating entity \"Mux2bit\" for hierarchy \"Mux2bit:mux\"" {  } { { "MAC.vhd" "mux" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/MAC.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715167541074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UpDownCounter UpDownCounter:UpDownCount " "Elaborating entity \"UpDownCounter\" for hierarchy \"UpDownCounter:UpDownCount\"" {  } { { "MAC.vhd" "UpDownCount" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/MAC.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715167541074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxCont UpDownCounter:UpDownCount\|MuxCont:EC_MUX " "Elaborating entity \"MuxCont\" for hierarchy \"UpDownCounter:UpDownCount\|MuxCont:EC_MUX\"" {  } { { "UpDownCounter.vhd" "EC_MUX" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/UpDownCounter.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715167541074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registo UpDownCounter:UpDownCount\|Registo:EC_Reg " "Elaborating entity \"Registo\" for hierarchy \"UpDownCounter:UpDownCount\|Registo:EC_Reg\"" {  } { { "UpDownCounter.vhd" "EC_Reg" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/UpDownCounter.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715167541074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adderSubtractor UpDownCounter:UpDownCount\|adderSubtractor:EC_AS " "Elaborating entity \"adderSubtractor\" for hierarchy \"UpDownCounter:UpDownCount\|adderSubtractor:EC_AS\"" {  } { { "UpDownCounter.vhd" "EC_AS" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/UpDownCounter.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715167541074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder4 UpDownCounter:UpDownCount\|adderSubtractor:EC_AS\|adder4:AS_Adder " "Elaborating entity \"adder4\" for hierarchy \"UpDownCounter:UpDownCount\|adderSubtractor:EC_AS\|adder4:AS_Adder\"" {  } { { "adderSubtractor.vhd" "AS_Adder" { Text "C:/Users/ssrlo/ISEL/2324/2semestre/LIC/MemoryAddressControl/adderSubtractor.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715167541074 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1715167541482 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715167541667 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715167542158 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715167542158 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715167542227 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715167542227 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715167542227 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715167542227 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715167542253 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 08 12:25:42 2024 " "Processing ended: Wed May 08 12:25:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715167542253 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715167542253 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715167542253 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715167542253 ""}
