{"Source Block": ["hdl/library/jesd204/jesd204_tx/jesd204_tx_lane_64b.v@77:89@HdlStmFor", "wire [11:0] crc12;\n\n/* Reorder octets MSB first */\ngenvar i;\ngenerate\n  for (i = 0; i < 64; i = i + 8) begin: g_link_data\n    assign tx_data_msb_s[i+:8] = tx_data[64-1-i-:8];\n  end\nendgenerate\n\njesd204_scrambler_64b #(\n  .WIDTH(64),\n  .DESCRAMBLE(0)\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[82, "  for (i = 0; i < 64; i = i + 8) begin: g_link_data\n"], [83, "    assign tx_data_msb_s[i+:8] = tx_data[64-1-i-:8];\n"]], "Add": [[83, "  reg [63:0] scrambled_data;\n"], [83, "  reg lmc_edge_d1 = 'b0;\n"], [83, "  reg lmc_edge_d2 = 'b0;\n"], [83, "  reg lmc_quarter_edge_d1 = 'b0;\n"], [83, "  reg lmc_quarter_edge_d2 = 'b0;\n"], [83, "  reg tx_ready_d1 = 'b0;\n"], [83, "  wire [63:0] tx_data_msb_s;\n"], [83, "  wire [63:0] scrambled_data_r;\n"], [83, "  wire [11:0] crc12;\n"], [83, "  /* Reorder octets MSB first */\n"], [83, "  genvar i;\n"], [83, "  generate\n"], [83, "    for (i = 0; i < 64; i = i + 8) begin: g_link_data\n"], [83, "      assign tx_data_msb_s[i+:8] = tx_data[64-1-i-:8];\n"], [83, "    end\n"], [83, "  endgenerate\n"], [83, "  jesd204_scrambler_64b #(\n"], [83, "    .WIDTH(64),\n"], [83, "    .DESCRAMBLE(0)\n"], [83, "  ) i_scrambler (\n"], [83, "    .clk(clk),\n"], [83, "    .reset(1'b0),\n"], [83, "    .enable(~cfg_disable_scrambler),\n"], [83, "    .data_in(tx_data_msb_s),\n"], [83, "    .data_out(scrambled_data_r));\n"], [83, "  always @(posedge clk) begin\n"], [83, "    lmc_edge_d1 <= lmc_edge;\n"], [83, "    lmc_edge_d2 <= lmc_edge_d1;\n"], [83, "    lmc_quarter_edge_d1 <= lmc_quarter_edge;\n"], [83, "    lmc_quarter_edge_d2 <= lmc_quarter_edge_d1;\n"]]}}