

================================================================
== Synthesis Summary Report of 'mult_mxint_exp'
================================================================
+ General Information: 
    * Date:           Wed Oct 15 16:11:03 2025
    * Version:        2025.1 (Build 6135595 on May 21 2025)
    * Project:        solution_multiplication_exp_component
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------+------+------+---------+-------+----------+---------+------+----------+------+----+---------+----------+-----+
    |      Modules     | Issue|      |     Latency     | Iteration|         | Trip |          |      |    |         |          |     |
    |      & Loops     | Type | Slack| (cycles)|  (ns) |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF   |    LUT   | URAM|
    +------------------+------+------+---------+-------+----------+---------+------+----------+------+----+---------+----------+-----+
    |+ mult_mxint_exp  |     -|  0.16|        1|  4.000|         -|        2|     -|        no|     -|   -|  6 (~0%)|  44 (~0%)|    -|
    +------------------+------+------+---------+-------+----------+---------+------+----------+------+----+---------+----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-------------+---------+-----------+----------+
| Port        | Mode    | Direction | Bitwidth |
+-------------+---------+-----------+----------+
| ap_return   |         | out       | 4        |
| e1          | ap_none | in        | 4        |
| e2          | ap_none | in        | 4        |
| renorm_flag | ap_none | in        | 1        |
+-------------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+------------+
| Argument    | Direction | Datatype   |
+-------------+-----------+------------+
| e1          | in        | ap_uint<4> |
| e2          | in        | ap_uint<4> |
| renorm_flag | in        | ap_uint<1> |
| return      | out       | ap_uint<4> |
+-------------+-----------+------------+

* SW-to-HW Mapping
+-------------+--------------+---------+
| Argument    | HW Interface | HW Type |
+-------------+--------------+---------+
| e1          | e1           | port    |
| e2          | e2           | port    |
| renorm_flag | renorm_flag  | port    |
| return      | ap_return    | port    |
+-------------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+----------------------+-----+--------+------------+--------+----------+---------+
| Name                 | DSP | Pragma | Variable   | Op     | Impl     | Latency |
+----------------------+-----+--------+------------+--------+----------+---------+
| + mult_mxint_exp     | 0   |        |            |        |          |         |
|   add_ln4_fu_48_p2   |     |        | add_ln4    | add    | fabric   | 0       |
|   add_ln4_1_fu_54_p2 |     |        | add_ln4_1  | add    | fabric   | 0       |
|   ap_return          |     |        | select_ln4 | select | auto_sel | 0       |
+----------------------+-----+--------+------------+--------+----------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

