Return-Path: <stable-owner@vger.kernel.org>
X-Original-To: lists+stable@lfdr.de
Delivered-To: lists+stable@lfdr.de
Received: from out1.vger.email (out1.vger.email [IPv6:2620:137:e000::1:20])
	by mail.lfdr.de (Postfix) with ESMTP id 8BE145A67A0
	for <lists+stable@lfdr.de>; Tue, 30 Aug 2022 17:45:23 +0200 (CEST)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S230378AbiH3PpW (ORCPT <rfc822;lists+stable@lfdr.de>);
        Tue, 30 Aug 2022 11:45:22 -0400
Received: from lindbergh.monkeyblade.net ([23.128.96.19]:53210 "EHLO
        lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S229671AbiH3PpO (ORCPT
        <rfc822;stable@vger.kernel.org>); Tue, 30 Aug 2022 11:45:14 -0400
Received: from mga14.intel.com (mga14.intel.com [192.55.52.115])
        by lindbergh.monkeyblade.net (Postfix) with ESMTPS id DE4171A826
        for <stable@vger.kernel.org>; Tue, 30 Aug 2022 08:45:12 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple;
  d=intel.com; i=@intel.com; q=dns/txt; s=Intel;
  t=1661874312; x=1693410312;
  h=date:message-id:from:to:cc:subject:in-reply-to:
   references:mime-version;
  bh=3wXpShAL+R+Ika/bzQGWfj39StX8LmqGshLP11D/XT4=;
  b=bRg0NBr4doJB5vnB6PTmW7HE4amWdJGf4iYyOrimfUkJEg/+mf67JJyF
   rlAb00UcCAiw3y1JjOPIqsCKvjKNBqlSJ4/kKHBoe5bGYyYXSi2fns4QM
   m7ZOYeI60tsX4x75guAKfszNQvU6zztZkJKrGNcaVDALMgCrXpXuomPal
   RT29CWl5Z7MYtlIt9mK45Py9yJ1wBSeHUGHEwfoieScvvfpqq935NZYQL
   y0fa579TMDm7+6n38qaI8qj4kUT7EDcE1vLQF8Ld/v4ssRI9GK9ufvL6n
   tILsNZxXQ5KqZsQtY9d4hOsM3BDLjfDP8KCVGlEZUwlJqSwpHdJ0owSIm
   w==;
X-IronPort-AV: E=McAfee;i="6500,9779,10455"; a="295212402"
X-IronPort-AV: E=Sophos;i="5.93,275,1654585200"; 
   d="scan'208";a="295212402"
Received: from fmsmga003.fm.intel.com ([10.253.24.29])
  by fmsmga103.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 30 Aug 2022 08:45:12 -0700
X-IronPort-AV: E=Sophos;i="5.93,275,1654585200"; 
   d="scan'208";a="701030342"
Received: from deepashu-mobl.amr.corp.intel.com (HELO adixit-arch.intel.com) ([10.252.128.174])
  by fmsmga003-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 30 Aug 2022 08:45:12 -0700
Date:   Tue, 30 Aug 2022 08:42:52 -0700
Message-ID: <87edwxzqir.wl-ashutosh.dixit@intel.com>
From:   "Dixit, Ashutosh" <ashutosh.dixit@intel.com>
To:     Rodrigo Vivi <rodrigo.vivi@intel.com>
Cc:     <intel-gfx@lists.freedesktop.org>, <stable@vger.kernel.org>,
        Sushma Venkatesh Reddy <sushma.venkatesh.reddy@intel.com>
Subject: Re: [PATCH] drm/i915/slpc: Fix PCODE IA Freq requests when using SLPC
In-Reply-To: <87v8qen56u.wl-ashutosh.dixit@intel.com>
References: <87h71zjgfr.wl-ashutosh.dixit@intel.com>
        <20220826174434.157513-1-rodrigo.vivi@intel.com>
        <87v8qen56u.wl-ashutosh.dixit@intel.com>
User-Agent: Wanderlust/2.15.9 (Almost Unreal) SEMI-EPG/1.14.7 (Harue)
 FLIM-LB/1.14.9 (=?ISO-8859-4?Q?Goj=F2?=) APEL-LB/10.8 EasyPG/1.0.0
 Emacs/28.1 (x86_64-pc-linux-gnu) MULE/6.0 (HANACHIRUSATO)
MIME-Version: 1.0 (generated by SEMI-EPG 1.14.7 - "Harue")
Content-Type: text/plain; charset=US-ASCII
X-Spam-Status: No, score=-7.1 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH,
        DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_HI,
        SPF_HELO_NONE,SPF_NONE,T_SCC_BODY_TEXT_LINE autolearn=ham
        autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <stable.vger.kernel.org>
X-Mailing-List: stable@vger.kernel.org

On Fri, 26 Aug 2022 13:03:05 -0700, Dixit, Ashutosh wrote:
>
> On Fri, 26 Aug 2022 10:44:34 -0700, Rodrigo Vivi wrote:
> >
> > Fixes: 7ba79a671568 ("drm/i915/guc/slpc: Gate Host RPS when SLPC is enabled")
> > Cc: <stable@vger.kernel.org> # v5.15+
> > Cc: Ashutosh Dixit <ashutosh.dixit@intel.com>
> > Tested-by: Sushma Venkatesh Reddy <sushma.venkatesh.reddy@intel.com>
> > Signed-off-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
> > ---
> >  drivers/gpu/drm/i915/gt/intel_llc.c | 24 ++++++++++++++++--------
> >  1 file changed, 16 insertions(+), 8 deletions(-)
> >
> > diff --git a/drivers/gpu/drm/i915/gt/intel_llc.c b/drivers/gpu/drm/i915/gt/intel_llc.c
> > index 14fe65812e42..2677d62573d9 100644
> > --- a/drivers/gpu/drm/i915/gt/intel_llc.c
> > +++ b/drivers/gpu/drm/i915/gt/intel_llc.c
> > @@ -49,13 +49,28 @@ static unsigned int cpu_max_MHz(void)
> >  static bool get_ia_constants(struct intel_llc *llc,
> >			     struct ia_constants *consts)
> >  {
> > +	struct intel_guc_slpc *slpc = &llc_to_gt(llc)->uc.guc.slpc;
> >	struct drm_i915_private *i915 = llc_to_gt(llc)->i915;
> >	struct intel_rps *rps = &llc_to_gt(llc)->rps;
> >
> >	if (!HAS_LLC(i915) || IS_DGFX(i915))
> >		return false;
> >
> > -	if (rps->max_freq <= rps->min_freq)
> > +	if (intel_uc_uses_guc_slpc(&llc_to_gt(llc)->uc)) {
> > +		consts->min_gpu_freq = slpc->min_freq;
> > +		consts->max_gpu_freq = slpc->rp0_freq;

Sorry, this also doesn't work because slpc freq are converted using
intel_gpu_freq(). How about calling gen6_rps_get_freq_caps() directly in
the SLPC case? Or we could go with the original patch for now with a FIXME?
Thanks.

> > +	} else {
> > +		consts->min_gpu_freq = rps->min_freq;
> > +		consts->max_gpu_freq = rps->max_freq;
> > +	}
> > +
> > +	if (GRAPHICS_VER(i915) >= 9) {
> > +		/* Convert GT frequency to 50 HZ units */
> > +		consts->min_gpu_freq /= GEN9_FREQ_SCALER;
> > +		consts->max_gpu_freq /= GEN9_FREQ_SCALER;
> > +	}
