

================================================================
== Vitis HLS Report for 'convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2'
================================================================
* Date:           Sat Nov 30 23:19:22 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        MNIST
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.618 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3384|     3384|  33.840 us|  33.840 us|  3384|  3384|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_9_1_VITIS_LOOP_11_2  |     3382|     3382|         8|          5|          1|   676|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 5, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.61>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [MNIST/src/convolution.cpp:11]   --->   Operation 11 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [MNIST/src/convolution.cpp:9]   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %img_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_6 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %empty"   --->   Operation 16 'read' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_7 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %empty_12"   --->   Operation 17 'read' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_8 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %empty_11"   --->   Operation 18 'read' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_9 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %empty_10"   --->   Operation 19 'read' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_10 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %empty_9"   --->   Operation 20 'read' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_11 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %empty_8"   --->   Operation 21 'read' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_12 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %empty_7"   --->   Operation 22 'read' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_13 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %empty_6"   --->   Operation 23 'read' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_14 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %empty_5"   --->   Operation 24 'read' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.46ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 26 [1/1] (0.46ns)   --->   "%store_ln9 = store i5 0, i5 %i" [MNIST/src/convolution.cpp:9]   --->   Operation 26 'store' 'store_ln9' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 27 [1/1] (0.46ns)   --->   "%store_ln11 = store i5 0, i5 %j" [MNIST/src/convolution.cpp:11]   --->   Operation 27 'store' 'store_ln11' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_16_3"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [MNIST/src/convolution.cpp:9]   --->   Operation 29 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.93ns)   --->   "%icmp_ln9 = icmp_eq  i10 %indvar_flatten_load, i10 676" [MNIST/src/convolution.cpp:9]   --->   Operation 30 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.93ns)   --->   "%add_ln9 = add i10 %indvar_flatten_load, i10 1" [MNIST/src/convolution.cpp:9]   --->   Operation 31 'add' 'add_ln9' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %for.inc33, void %for.end35.exitStub" [MNIST/src/convolution.cpp:9]   --->   Operation 32 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [MNIST/src/convolution.cpp:11]   --->   Operation 33 'load' 'j_load' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%i_load = load i5 %i"   --->   Operation 34 'load' 'i_load' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.82ns)   --->   "%icmp_ln11 = icmp_eq  i5 %j_load, i5 26" [MNIST/src/convolution.cpp:11]   --->   Operation 35 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln9)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.34ns)   --->   "%select_ln9 = select i1 %icmp_ln11, i5 0, i5 %j_load" [MNIST/src/convolution.cpp:9]   --->   Operation 36 'select' 'select_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.82ns)   --->   "%indvars_iv_next28_mid1 = add i5 %i_load, i5 2"   --->   Operation 37 'add' 'indvars_iv_next28_mid1' <Predicate = (!icmp_ln9)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.82ns)   --->   "%indvars_iv_next287 = add i5 %i_load, i5 1"   --->   Operation 38 'add' 'indvars_iv_next287' <Predicate = (!icmp_ln9)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.34ns)   --->   "%select_ln9_1 = select i1 %icmp_ln11, i5 %indvars_iv_next28_mid1, i5 %indvars_iv_next287" [MNIST/src/convolution.cpp:9]   --->   Operation 39 'select' 'select_ln9_1' <Predicate = (!icmp_ln9)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.34ns)   --->   "%select_ln9_2 = select i1 %icmp_ln11, i5 %indvars_iv_next287, i5 %i_load" [MNIST/src/convolution.cpp:9]   --->   Operation 40 'select' 'select_ln9_2' <Predicate = (!icmp_ln9)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i5 %select_ln9_2" [MNIST/src/convolution.cpp:21]   --->   Operation 41 'zext' 'zext_ln21' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln9_2, i5 0" [MNIST/src/convolution.cpp:21]   --->   Operation 42 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln9_2, i2 0" [MNIST/src/convolution.cpp:21]   --->   Operation 43 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i7 %tmp_1" [MNIST/src/convolution.cpp:21]   --->   Operation 44 'zext' 'zext_ln21_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.93ns)   --->   "%sub_ln21 = sub i10 %tmp, i10 %zext_ln21_1" [MNIST/src/convolution.cpp:21]   --->   Operation 45 'sub' 'sub_ln21' <Predicate = (!icmp_ln9)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [3/3] (1.08ns) (grouped into DSP with root node add_ln24)   --->   "%mul_ln24 = mul i10 %zext_ln21, i10 26" [MNIST/src/convolution.cpp:24]   --->   Operation 46 'mul' 'mul_ln24' <Predicate = (!icmp_ln9)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 47 [1/1] (0.82ns)   --->   "%empty_13 = add i5 %select_ln9_2, i5 2" [MNIST/src/convolution.cpp:9]   --->   Operation 47 'add' 'empty_13' <Predicate = (!icmp_ln9)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_13, i5 0" [MNIST/src/convolution.cpp:21]   --->   Operation 48 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %empty_13, i2 0" [MNIST/src/convolution.cpp:21]   --->   Operation 49 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln21_3 = zext i7 %tmp_5" [MNIST/src/convolution.cpp:21]   --->   Operation 50 'zext' 'zext_ln21_3' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.93ns)   --->   "%sub_ln21_2 = sub i10 %tmp_4, i10 %zext_ln21_3" [MNIST/src/convolution.cpp:21]   --->   Operation 51 'sub' 'sub_ln21_2' <Predicate = (!icmp_ln9)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln21_4 = zext i5 %select_ln9" [MNIST/src/convolution.cpp:21]   --->   Operation 52 'zext' 'zext_ln21_4' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.93ns)   --->   "%add_ln21_9 = add i10 %sub_ln21, i10 %zext_ln21_4" [MNIST/src/convolution.cpp:21]   --->   Operation 53 'add' 'add_ln21_9' <Predicate = (!icmp_ln9)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln21_5 = zext i10 %add_ln21_9" [MNIST/src/convolution.cpp:21]   --->   Operation 54 'zext' 'zext_ln21_5' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%img_in_addr = getelementptr i32 %img_in, i64 0, i64 %zext_ln21_5" [MNIST/src/convolution.cpp:21]   --->   Operation 55 'getelementptr' 'img_in_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (1.29ns)   --->   "%img_in_load = load i10 %img_in_addr" [MNIST/src/convolution.cpp:21]   --->   Operation 56 'load' 'img_in_load' <Predicate = (!icmp_ln9)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_1 : Operation 57 [1/1] (0.82ns)   --->   "%add_ln21_1 = add i5 %select_ln9, i5 2" [MNIST/src/convolution.cpp:21]   --->   Operation 57 'add' 'add_ln21_1' <Predicate = (!icmp_ln9)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln21_12 = zext i5 %add_ln21_1" [MNIST/src/convolution.cpp:21]   --->   Operation 58 'zext' 'zext_ln21_12' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.93ns)   --->   "%add_ln21_17 = add i10 %sub_ln21_2, i10 %zext_ln21_12" [MNIST/src/convolution.cpp:21]   --->   Operation 59 'add' 'add_ln21_17' <Predicate = (!icmp_ln9)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln21_15 = zext i10 %add_ln21_17" [MNIST/src/convolution.cpp:21]   --->   Operation 60 'zext' 'zext_ln21_15' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%img_in_addr_8 = getelementptr i32 %img_in, i64 0, i64 %zext_ln21_15" [MNIST/src/convolution.cpp:21]   --->   Operation 61 'getelementptr' 'img_in_addr_8' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 62 [2/2] (1.29ns)   --->   "%img_in_load_8 = load i10 %img_in_addr_8" [MNIST/src/convolution.cpp:21]   --->   Operation 62 'load' 'img_in_load_8' <Predicate = (!icmp_ln9)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_1 : Operation 63 [1/1] (0.46ns)   --->   "%store_ln9 = store i10 %add_ln9, i10 %indvar_flatten" [MNIST/src/convolution.cpp:9]   --->   Operation 63 'store' 'store_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.46>
ST_1 : Operation 64 [1/1] (0.46ns)   --->   "%store_ln9 = store i5 %select_ln9_2, i5 %i" [MNIST/src/convolution.cpp:9]   --->   Operation 64 'store' 'store_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 3.16>
ST_2 : Operation 65 [2/3] (1.08ns) (grouped into DSP with root node add_ln24)   --->   "%mul_ln24 = mul i10 %zext_ln21, i10 26" [MNIST/src/convolution.cpp:24]   --->   Operation 65 'mul' 'mul_ln24' <Predicate = (!icmp_ln9)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln9_1, i5 0" [MNIST/src/convolution.cpp:21]   --->   Operation 66 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln9_1, i2 0" [MNIST/src/convolution.cpp:21]   --->   Operation 67 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i7 %tmp_3" [MNIST/src/convolution.cpp:21]   --->   Operation 68 'zext' 'zext_ln21_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.93ns)   --->   "%sub_ln21_1 = sub i10 %tmp_2, i10 %zext_ln21_2" [MNIST/src/convolution.cpp:21]   --->   Operation 69 'sub' 'sub_ln21_1' <Predicate = (!icmp_ln9)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.93ns)   --->   "%add_ln21_10 = add i10 %sub_ln21_1, i10 %zext_ln21_4" [MNIST/src/convolution.cpp:21]   --->   Operation 70 'add' 'add_ln21_10' <Predicate = (!icmp_ln9)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln21_6 = zext i10 %add_ln21_10" [MNIST/src/convolution.cpp:21]   --->   Operation 71 'zext' 'zext_ln21_6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%img_in_addr_3 = getelementptr i32 %img_in, i64 0, i64 %zext_ln21_6" [MNIST/src/convolution.cpp:21]   --->   Operation 72 'getelementptr' 'img_in_addr_3' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 73 [1/2] (1.29ns)   --->   "%img_in_load = load i10 %img_in_addr" [MNIST/src/convolution.cpp:21]   --->   Operation 73 'load' 'img_in_load' <Predicate = (!icmp_ln9)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i32 %img_in_load" [MNIST/src/convolution.cpp:21]   --->   Operation 74 'trunc' 'trunc_ln21' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.93ns)   --->   "%add_ln21_16 = add i10 %sub_ln21_1, i10 %zext_ln21_12" [MNIST/src/convolution.cpp:21]   --->   Operation 75 'add' 'add_ln21_16' <Predicate = (!icmp_ln9)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln21_14 = zext i10 %add_ln21_16" [MNIST/src/convolution.cpp:21]   --->   Operation 76 'zext' 'zext_ln21_14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%img_in_addr_5 = getelementptr i32 %img_in, i64 0, i64 %zext_ln21_14" [MNIST/src/convolution.cpp:21]   --->   Operation 77 'getelementptr' 'img_in_addr_5' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 78 [2/2] (1.29ns)   --->   "%img_in_load_3 = load i10 %img_in_addr_3" [MNIST/src/convolution.cpp:21]   --->   Operation 78 'load' 'img_in_load_3' <Predicate = (!icmp_ln9)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_2 : Operation 79 [2/2] (1.29ns)   --->   "%img_in_load_5 = load i10 %img_in_addr_5" [MNIST/src/convolution.cpp:21]   --->   Operation 79 'load' 'img_in_load_5' <Predicate = (!icmp_ln9)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_2 : Operation 80 [1/2] (1.29ns)   --->   "%img_in_load_8 = load i10 %img_in_addr_8" [MNIST/src/convolution.cpp:21]   --->   Operation 80 'load' 'img_in_load_8' <Predicate = (!icmp_ln9)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln21_8 = trunc i32 %img_in_load_8" [MNIST/src/convolution.cpp:21]   --->   Operation 81 'trunc' 'trunc_ln21_8' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 82 [3/3] (1.08ns) (grouped into DSP with root node add_ln21_6)   --->   "%mul_ln21_7 = mul i8 %trunc_ln21_8, i8 %tmp_6" [MNIST/src/convolution.cpp:21]   --->   Operation 82 'mul' 'mul_ln21_7' <Predicate = (!icmp_ln9)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 3.05>
ST_3 : Operation 83 [1/3] (0.00ns) (grouped into DSP with root node add_ln24)   --->   "%mul_ln24 = mul i10 %zext_ln21, i10 26" [MNIST/src/convolution.cpp:24]   --->   Operation 83 'mul' 'mul_ln24' <Predicate = (!icmp_ln9)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 84 [1/1] (0.93ns)   --->   "%add_ln21_11 = add i10 %sub_ln21_2, i10 %zext_ln21_4" [MNIST/src/convolution.cpp:21]   --->   Operation 84 'add' 'add_ln21_11' <Predicate = (!icmp_ln9)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln21_7 = zext i10 %add_ln21_11" [MNIST/src/convolution.cpp:21]   --->   Operation 85 'zext' 'zext_ln21_7' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%img_in_addr_6 = getelementptr i32 %img_in, i64 0, i64 %zext_ln21_7" [MNIST/src/convolution.cpp:21]   --->   Operation 86 'getelementptr' 'img_in_addr_6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 87 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln24 = add i10 %mul_ln24, i10 %zext_ln21_4" [MNIST/src/convolution.cpp:24]   --->   Operation 87 'add' 'add_ln24' <Predicate = (!icmp_ln9)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 88 [3/3] (1.08ns) (grouped into DSP with root node add_ln21_2)   --->   "%sum = mul i8 %trunc_ln21, i8 %tmp_14" [MNIST/src/convolution.cpp:21]   --->   Operation 88 'mul' 'sum' <Predicate = (!icmp_ln9)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 89 [1/1] (0.82ns)   --->   "%add_ln21 = add i5 %select_ln9, i5 1" [MNIST/src/convolution.cpp:21]   --->   Operation 89 'add' 'add_ln21' <Predicate = (!icmp_ln9)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln21_8 = zext i5 %add_ln21" [MNIST/src/convolution.cpp:21]   --->   Operation 90 'zext' 'zext_ln21_8' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.93ns)   --->   "%add_ln21_12 = add i10 %sub_ln21, i10 %zext_ln21_8" [MNIST/src/convolution.cpp:21]   --->   Operation 91 'add' 'add_ln21_12' <Predicate = (!icmp_ln9)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.93ns)   --->   "%add_ln21_13 = add i10 %sub_ln21_1, i10 %zext_ln21_8" [MNIST/src/convolution.cpp:21]   --->   Operation 92 'add' 'add_ln21_13' <Predicate = (!icmp_ln9)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.93ns)   --->   "%add_ln21_14 = add i10 %sub_ln21_2, i10 %zext_ln21_8" [MNIST/src/convolution.cpp:21]   --->   Operation 93 'add' 'add_ln21_14' <Predicate = (!icmp_ln9)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln21_11 = zext i10 %add_ln21_14" [MNIST/src/convolution.cpp:21]   --->   Operation 94 'zext' 'zext_ln21_11' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%img_in_addr_7 = getelementptr i32 %img_in, i64 0, i64 %zext_ln21_11" [MNIST/src/convolution.cpp:21]   --->   Operation 95 'getelementptr' 'img_in_addr_7' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.93ns)   --->   "%add_ln21_15 = add i10 %sub_ln21, i10 %zext_ln21_12" [MNIST/src/convolution.cpp:21]   --->   Operation 96 'add' 'add_ln21_15' <Predicate = (!icmp_ln9)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/2] (1.29ns)   --->   "%img_in_load_3 = load i10 %img_in_addr_3" [MNIST/src/convolution.cpp:21]   --->   Operation 97 'load' 'img_in_load_3' <Predicate = (!icmp_ln9)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln21_3 = trunc i32 %img_in_load_3" [MNIST/src/convolution.cpp:21]   --->   Operation 98 'trunc' 'trunc_ln21_3' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 99 [1/2] (1.29ns)   --->   "%img_in_load_5 = load i10 %img_in_addr_5" [MNIST/src/convolution.cpp:21]   --->   Operation 99 'load' 'img_in_load_5' <Predicate = (!icmp_ln9)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln21_5 = trunc i32 %img_in_load_5" [MNIST/src/convolution.cpp:21]   --->   Operation 100 'trunc' 'trunc_ln21_5' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 101 [2/2] (1.29ns)   --->   "%img_in_load_6 = load i10 %img_in_addr_6" [MNIST/src/convolution.cpp:21]   --->   Operation 101 'load' 'img_in_load_6' <Predicate = (!icmp_ln9)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 102 [2/2] (1.29ns)   --->   "%img_in_load_7 = load i10 %img_in_addr_7" [MNIST/src/convolution.cpp:21]   --->   Operation 102 'load' 'img_in_load_7' <Predicate = (!icmp_ln9)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_3 : Operation 103 [2/3] (1.08ns) (grouped into DSP with root node add_ln21_6)   --->   "%mul_ln21_7 = mul i8 %trunc_ln21_8, i8 %tmp_6" [MNIST/src/convolution.cpp:21]   --->   Operation 103 'mul' 'mul_ln21_7' <Predicate = (!icmp_ln9)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 104 [1/1] (0.46ns)   --->   "%store_ln11 = store i5 %add_ln21, i5 %j" [MNIST/src/convolution.cpp:11]   --->   Operation 104 'store' 'store_ln11' <Predicate = (!icmp_ln9)> <Delay = 0.46>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 162 'ret' 'ret_ln0' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.81>
ST_4 : Operation 105 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln24 = add i10 %mul_ln24, i10 %zext_ln21_4" [MNIST/src/convolution.cpp:24]   --->   Operation 105 'add' 'add_ln24' <Predicate = (!icmp_ln9)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 106 [2/3] (1.08ns) (grouped into DSP with root node add_ln21_2)   --->   "%sum = mul i8 %trunc_ln21, i8 %tmp_14" [MNIST/src/convolution.cpp:21]   --->   Operation 106 'mul' 'sum' <Predicate = (!icmp_ln9)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln21_9 = zext i10 %add_ln21_12" [MNIST/src/convolution.cpp:21]   --->   Operation 107 'zext' 'zext_ln21_9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%img_in_addr_1 = getelementptr i32 %img_in, i64 0, i64 %zext_ln21_9" [MNIST/src/convolution.cpp:21]   --->   Operation 108 'getelementptr' 'img_in_addr_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 109 [2/2] (1.29ns)   --->   "%img_in_load_1 = load i10 %img_in_addr_1" [MNIST/src/convolution.cpp:21]   --->   Operation 109 'load' 'img_in_load_1' <Predicate = (!icmp_ln9)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln21_13 = zext i10 %add_ln21_15" [MNIST/src/convolution.cpp:21]   --->   Operation 110 'zext' 'zext_ln21_13' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%img_in_addr_2 = getelementptr i32 %img_in, i64 0, i64 %zext_ln21_13" [MNIST/src/convolution.cpp:21]   --->   Operation 111 'getelementptr' 'img_in_addr_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 112 [2/2] (1.29ns)   --->   "%img_in_load_2 = load i10 %img_in_addr_2" [MNIST/src/convolution.cpp:21]   --->   Operation 112 'load' 'img_in_load_2' <Predicate = (!icmp_ln9)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 113 [3/3] (1.08ns) (grouped into DSP with root node add_ln21_3)   --->   "%mul_ln21_2 = mul i8 %trunc_ln21_3, i8 %tmp_11" [MNIST/src/convolution.cpp:21]   --->   Operation 113 'mul' 'mul_ln21_2' <Predicate = (!icmp_ln9)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 114 [1/2] (1.29ns)   --->   "%img_in_load_6 = load i10 %img_in_addr_6" [MNIST/src/convolution.cpp:21]   --->   Operation 114 'load' 'img_in_load_6' <Predicate = (!icmp_ln9)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln21_6 = trunc i32 %img_in_load_6" [MNIST/src/convolution.cpp:21]   --->   Operation 115 'trunc' 'trunc_ln21_6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 116 [3/3] (1.08ns) (grouped into DSP with root node add_ln21_7)   --->   "%mul_ln21_5 = mul i8 %trunc_ln21_6, i8 %tmp_8" [MNIST/src/convolution.cpp:21]   --->   Operation 116 'mul' 'mul_ln21_5' <Predicate = (!icmp_ln9)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 117 [1/2] (1.29ns)   --->   "%img_in_load_7 = load i10 %img_in_addr_7" [MNIST/src/convolution.cpp:21]   --->   Operation 117 'load' 'img_in_load_7' <Predicate = (!icmp_ln9)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln21_7 = trunc i32 %img_in_load_7" [MNIST/src/convolution.cpp:21]   --->   Operation 118 'trunc' 'trunc_ln21_7' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (1.69ns)   --->   "%mul_ln21_6 = mul i8 %trunc_ln21_7, i8 %tmp_7" [MNIST/src/convolution.cpp:21]   --->   Operation 119 'mul' 'mul_ln21_6' <Predicate = (!icmp_ln9)> <Delay = 1.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/3] (0.00ns) (grouped into DSP with root node add_ln21_6)   --->   "%mul_ln21_7 = mul i8 %trunc_ln21_8, i8 %tmp_6" [MNIST/src/convolution.cpp:21]   --->   Operation 120 'mul' 'mul_ln21_7' <Predicate = (!icmp_ln9)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 121 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln21_6 = add i8 %mul_ln21_6, i8 %mul_ln21_7" [MNIST/src/convolution.cpp:21]   --->   Operation 121 'add' 'add_ln21_6' <Predicate = (!icmp_ln9)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.81>
ST_5 : Operation 122 [1/3] (0.00ns) (grouped into DSP with root node add_ln21_2)   --->   "%sum = mul i8 %trunc_ln21, i8 %tmp_14" [MNIST/src/convolution.cpp:21]   --->   Operation 122 'mul' 'sum' <Predicate = (!icmp_ln9)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln21_10 = zext i10 %add_ln21_13" [MNIST/src/convolution.cpp:21]   --->   Operation 123 'zext' 'zext_ln21_10' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%img_in_addr_4 = getelementptr i32 %img_in, i64 0, i64 %zext_ln21_10" [MNIST/src/convolution.cpp:21]   --->   Operation 124 'getelementptr' 'img_in_addr_4' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 125 [1/2] (1.29ns)   --->   "%img_in_load_1 = load i10 %img_in_addr_1" [MNIST/src/convolution.cpp:21]   --->   Operation 125 'load' 'img_in_load_1' <Predicate = (!icmp_ln9)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln21_1 = trunc i32 %img_in_load_1" [MNIST/src/convolution.cpp:21]   --->   Operation 126 'trunc' 'trunc_ln21_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (1.69ns)   --->   "%mul_ln21 = mul i8 %trunc_ln21_1, i8 %tmp_13" [MNIST/src/convolution.cpp:21]   --->   Operation 127 'mul' 'mul_ln21' <Predicate = (!icmp_ln9)> <Delay = 1.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/2] (1.29ns)   --->   "%img_in_load_2 = load i10 %img_in_addr_2" [MNIST/src/convolution.cpp:21]   --->   Operation 128 'load' 'img_in_load_2' <Predicate = (!icmp_ln9)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln21_2 = trunc i32 %img_in_load_2" [MNIST/src/convolution.cpp:21]   --->   Operation 129 'trunc' 'trunc_ln21_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_5 : Operation 130 [2/3] (1.08ns) (grouped into DSP with root node add_ln21_3)   --->   "%mul_ln21_2 = mul i8 %trunc_ln21_3, i8 %tmp_11" [MNIST/src/convolution.cpp:21]   --->   Operation 130 'mul' 'mul_ln21_2' <Predicate = (!icmp_ln9)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 131 [2/2] (1.29ns)   --->   "%img_in_load_4 = load i10 %img_in_addr_4" [MNIST/src/convolution.cpp:21]   --->   Operation 131 'load' 'img_in_load_4' <Predicate = (!icmp_ln9)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_5 : Operation 132 [3/3] (1.08ns) (grouped into DSP with root node add_ln21_5)   --->   "%mul_ln21_4 = mul i8 %trunc_ln21_5, i8 %tmp_9" [MNIST/src/convolution.cpp:21]   --->   Operation 132 'mul' 'mul_ln21_4' <Predicate = (!icmp_ln9)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 133 [2/3] (1.08ns) (grouped into DSP with root node add_ln21_7)   --->   "%mul_ln21_5 = mul i8 %trunc_ln21_6, i8 %tmp_8" [MNIST/src/convolution.cpp:21]   --->   Operation 133 'mul' 'mul_ln21_5' <Predicate = (!icmp_ln9)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 134 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln21_2 = add i8 %mul_ln21, i8 %sum" [MNIST/src/convolution.cpp:21]   --->   Operation 134 'add' 'add_ln21_2' <Predicate = (!icmp_ln9)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 135 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln21_6 = add i8 %mul_ln21_6, i8 %mul_ln21_7" [MNIST/src/convolution.cpp:21]   --->   Operation 135 'add' 'add_ln21_6' <Predicate = (!icmp_ln9)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.52>
ST_6 : Operation 136 [1/1] (1.69ns)   --->   "%mul_ln21_1 = mul i8 %trunc_ln21_2, i8 %tmp_12" [MNIST/src/convolution.cpp:21]   --->   Operation 136 'mul' 'mul_ln21_1' <Predicate = true> <Delay = 1.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/3] (0.00ns) (grouped into DSP with root node add_ln21_3)   --->   "%mul_ln21_2 = mul i8 %trunc_ln21_3, i8 %tmp_11" [MNIST/src/convolution.cpp:21]   --->   Operation 137 'mul' 'mul_ln21_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 138 [1/2] (1.29ns)   --->   "%img_in_load_4 = load i10 %img_in_addr_4" [MNIST/src/convolution.cpp:21]   --->   Operation 138 'load' 'img_in_load_4' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln21_4 = trunc i32 %img_in_load_4" [MNIST/src/convolution.cpp:21]   --->   Operation 139 'trunc' 'trunc_ln21_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [2/3] (1.08ns) (grouped into DSP with root node add_ln21_5)   --->   "%mul_ln21_4 = mul i8 %trunc_ln21_5, i8 %tmp_9" [MNIST/src/convolution.cpp:21]   --->   Operation 140 'mul' 'mul_ln21_4' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 141 [1/3] (0.00ns) (grouped into DSP with root node add_ln21_7)   --->   "%mul_ln21_5 = mul i8 %trunc_ln21_6, i8 %tmp_8" [MNIST/src/convolution.cpp:21]   --->   Operation 141 'mul' 'mul_ln21_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 142 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln21_2 = add i8 %mul_ln21, i8 %sum" [MNIST/src/convolution.cpp:21]   --->   Operation 142 'add' 'add_ln21_2' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 143 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln21_3 = add i8 %mul_ln21_1, i8 %mul_ln21_2" [MNIST/src/convolution.cpp:21]   --->   Operation 143 'add' 'add_ln21_3' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 144 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln21_7 = add i8 %add_ln21_6, i8 %mul_ln21_5" [MNIST/src/convolution.cpp:21]   --->   Operation 144 'add' 'add_ln21_7' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.52>
ST_7 : Operation 145 [1/1] (1.69ns)   --->   "%mul_ln21_3 = mul i8 %trunc_ln21_4, i8 %tmp_10" [MNIST/src/convolution.cpp:21]   --->   Operation 145 'mul' 'mul_ln21_3' <Predicate = true> <Delay = 1.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 146 [1/3] (0.00ns) (grouped into DSP with root node add_ln21_5)   --->   "%mul_ln21_4 = mul i8 %trunc_ln21_5, i8 %tmp_9" [MNIST/src/convolution.cpp:21]   --->   Operation 146 'mul' 'mul_ln21_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 147 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln21_3 = add i8 %mul_ln21_1, i8 %mul_ln21_2" [MNIST/src/convolution.cpp:21]   --->   Operation 147 'add' 'add_ln21_3' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 148 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln21_5 = add i8 %mul_ln21_3, i8 %mul_ln21_4" [MNIST/src/convolution.cpp:21]   --->   Operation 148 'add' 'add_ln21_5' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 149 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln21_7 = add i8 %add_ln21_6, i8 %mul_ln21_5" [MNIST/src/convolution.cpp:21]   --->   Operation 149 'add' 'add_ln21_7' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 4.02>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_9_1_VITIS_LOOP_11_2_str"   --->   Operation 150 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 676, i64 676, i64 676"   --->   Operation 151 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i10 %add_ln24" [MNIST/src/convolution.cpp:24]   --->   Operation 152 'zext' 'zext_ln24_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%img_out_addr = getelementptr i32 %img_out, i64 0, i64 %zext_ln24_1" [MNIST/src/convolution.cpp:24]   --->   Operation 153 'getelementptr' 'img_out_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%specpipeline_ln15 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [MNIST/src/convolution.cpp:15]   --->   Operation 154 'specpipeline' 'specpipeline_ln15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln21_4 = add i8 %add_ln21_3, i8 %add_ln21_2" [MNIST/src/convolution.cpp:21]   --->   Operation 155 'add' 'add_ln21_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 156 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln21_5 = add i8 %mul_ln21_3, i8 %mul_ln21_4" [MNIST/src/convolution.cpp:21]   --->   Operation 156 'add' 'add_ln21_5' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 157 [1/1] (0.87ns)   --->   "%add_ln21_8 = add i8 %add_ln21_7, i8 %add_ln21_5" [MNIST/src/convolution.cpp:21]   --->   Operation 157 'add' 'add_ln21_8' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 158 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%sum_1 = add i8 %add_ln21_8, i8 %add_ln21_4" [MNIST/src/convolution.cpp:21]   --->   Operation 158 'add' 'sum_1' <Predicate = true> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i8 %sum_1" [MNIST/src/convolution.cpp:24]   --->   Operation 159 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (1.29ns)   --->   "%store_ln24 = store i32 %zext_ln24, i10 %img_out_addr" [MNIST/src/convolution.cpp:24]   --->   Operation 160 'store' 'store_ln24' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 676> <RAM>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln11 = br void %VITIS_LOOP_16_3" [MNIST/src/convolution.cpp:11]   --->   Operation 161 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.618ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln9', MNIST/src/convolution.cpp:9) of constant 0 on local variable 'i', MNIST/src/convolution.cpp:9 [27]  (0.460 ns)
	'load' operation 5 bit ('i_load') on local variable 'i', MNIST/src/convolution.cpp:9 [37]  (0.000 ns)
	'add' operation 5 bit ('indvars_iv_next287') [43]  (0.825 ns)
	'select' operation 5 bit ('select_ln9_2', MNIST/src/convolution.cpp:9) [45]  (0.345 ns)
	'add' operation 5 bit ('empty_13', MNIST/src/convolution.cpp:9) [56]  (0.825 ns)
	'sub' operation 10 bit ('sub_ln21_2', MNIST/src/convolution.cpp:21) [60]  (0.933 ns)
	'add' operation 10 bit ('add_ln21_17', MNIST/src/convolution.cpp:21) [100]  (0.933 ns)
	'getelementptr' operation 10 bit ('img_in_addr_8', MNIST/src/convolution.cpp:21) [102]  (0.000 ns)
	'load' operation 32 bit ('img_in_load_8', MNIST/src/convolution.cpp:21) on array 'img_in' [121]  (1.297 ns)

 <State 2>: 3.164ns
The critical path consists of the following:
	'sub' operation 10 bit ('sub_ln21_1', MNIST/src/convolution.cpp:21) [55]  (0.933 ns)
	'add' operation 10 bit ('add_ln21_10', MNIST/src/convolution.cpp:21) [65]  (0.933 ns)
	'getelementptr' operation 10 bit ('img_in_addr_3', MNIST/src/convolution.cpp:21) [67]  (0.000 ns)
	'load' operation 32 bit ('img_in_load_3', MNIST/src/convolution.cpp:21) on array 'img_in' [106]  (1.297 ns)

 <State 3>: 3.055ns
The critical path consists of the following:
	'add' operation 5 bit ('add_ln21', MNIST/src/convolution.cpp:21) [78]  (0.825 ns)
	'add' operation 10 bit ('add_ln21_14', MNIST/src/convolution.cpp:21) [86]  (0.933 ns)
	'getelementptr' operation 10 bit ('img_in_addr_7', MNIST/src/convolution.cpp:21) [88]  (0.000 ns)
	'load' operation 32 bit ('img_in_load_7', MNIST/src/convolution.cpp:21) on array 'img_in' [118]  (1.297 ns)

 <State 4>: 3.818ns
The critical path consists of the following:
	'load' operation 32 bit ('img_in_load_7', MNIST/src/convolution.cpp:21) on array 'img_in' [118]  (1.297 ns)
	'mul' operation 8 bit ('mul_ln21_6', MNIST/src/convolution.cpp:21) [120]  (1.690 ns)
	'add' operation 8 bit of DSP[128] ('add_ln21_6', MNIST/src/convolution.cpp:21) [128]  (0.831 ns)

 <State 5>: 3.818ns
The critical path consists of the following:
	'load' operation 32 bit ('img_in_load_1', MNIST/src/convolution.cpp:21) on array 'img_in' [89]  (1.297 ns)
	'mul' operation 8 bit ('mul_ln21', MNIST/src/convolution.cpp:21) [91]  (1.690 ns)
	'add' operation 8 bit of DSP[124] ('add_ln21_2', MNIST/src/convolution.cpp:21) [124]  (0.831 ns)

 <State 6>: 2.521ns
The critical path consists of the following:
	'mul' operation 8 bit ('mul_ln21_1', MNIST/src/convolution.cpp:21) [105]  (1.690 ns)
	'add' operation 8 bit of DSP[125] ('add_ln21_3', MNIST/src/convolution.cpp:21) [125]  (0.831 ns)

 <State 7>: 2.521ns
The critical path consists of the following:
	'mul' operation 8 bit ('mul_ln21_3', MNIST/src/convolution.cpp:21) [111]  (1.690 ns)
	'add' operation 8 bit of DSP[127] ('add_ln21_5', MNIST/src/convolution.cpp:21) [127]  (0.831 ns)

 <State 8>: 4.026ns
The critical path consists of the following:
	'add' operation 8 bit of DSP[127] ('add_ln21_5', MNIST/src/convolution.cpp:21) [127]  (0.831 ns)
	'add' operation 8 bit ('add_ln21_8', MNIST/src/convolution.cpp:21) [130]  (0.871 ns)
	'add' operation 8 bit ('sum', MNIST/src/convolution.cpp:21) [131]  (1.027 ns)
	'store' operation 0 bit ('store_ln24', MNIST/src/convolution.cpp:24) of variable 'zext_ln24', MNIST/src/convolution.cpp:24 on array 'img_out' [133]  (1.297 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
