[INF:CM0023] Creating log file ../../build/regression/ArrayVarName/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<87> s<86> l<1:1> el<1:0>
n<> u<1> t<Module_keyword> p<12> s<2> l<1:1> el<1:7>
n<top> u<2> t<StringConst> p<12> s<11> l<1:8> el<1:11>
n<> u<3> t<PortDir_Out> p<8> s<7> l<1:12> el<1:18>
n<> u<4> t<IntegerAtomType_Int> p<5> l<1:19> el<1:22>
n<> u<5> t<Data_type> p<6> c<4> l<1:19> el<1:22>
n<> u<6> t<Data_type_or_implicit> p<7> c<5> l<1:19> el<1:22>
n<> u<7> t<Net_port_type> p<8> c<6> l<1:19> el<1:22>
n<> u<8> t<Net_port_header> p<10> c<3> s<9> l<1:12> el<1:22>
n<o> u<9> t<StringConst> p<10> l<1:23> el<1:24>
n<> u<10> t<Ansi_port_declaration> p<11> c<8> l<1:12> el<1:24>
n<> u<11> t<List_of_port_declarations> p<12> c<10> l<1:11> el<1:25>
n<> u<12> t<Module_ansi_header> p<84> c<1> s<28> l<1:1> el<1:26>
n<o> u<13> t<StringConst> p<14> l<2:11> el<2:12>
n<> u<14> t<Ps_or_hierarchical_identifier> p<17> c<13> s<16> l<2:11> el<2:12>
n<> u<15> t<Constant_bit_select> p<16> l<2:13> el<2:13>
n<> u<16> t<Constant_select> p<17> c<15> l<2:13> el<2:13>
n<> u<17> t<Net_lvalue> p<23> c<14> s<22> l<2:11> el<2:12>
n<get_a1> u<18> t<StringConst> p<20> s<19> l<2:15> el<2:21>
n<> u<19> t<List_of_arguments> p<20> l<2:22> el<2:22>
n<> u<20> t<Complex_func_call> p<21> c<18> l<2:15> el<2:23>
n<> u<21> t<Primary> p<22> c<20> l<2:15> el<2:23>
n<> u<22> t<Expression> p<23> c<21> l<2:15> el<2:23>
n<> u<23> t<Net_assignment> p<24> c<17> l<2:11> el<2:23>
n<> u<24> t<List_of_net_assignments> p<25> c<23> l<2:11> el<2:23>
n<> u<25> t<Continuous_assign> p<26> c<24> l<2:4> el<2:24>
n<> u<26> t<Module_common_item> p<27> c<25> l<2:4> el<2:24>
n<> u<27> t<Module_or_generate_item> p<28> c<26> l<2:4> el<2:24>
n<> u<28> t<Non_port_module_item> p<84> c<27> s<83> l<2:4> el<2:24>
n<> u<29> t<Lifetime_Automatic> p<78> s<77> l<4:13> el<4:22>
n<> u<30> t<IntegerAtomType_Int> p<31> l<4:23> el<4:26>
n<> u<31> t<Data_type> p<32> c<30> l<4:23> el<4:26>
n<> u<32> t<Function_data_type> p<33> c<31> l<4:23> el<4:26>
n<> u<33> t<Function_data_type_or_implicit> p<77> c<32> s<34> l<4:23> el<4:26>
n<get_a1> u<34> t<StringConst> p<77> s<60> l<4:27> el<4:33>
n<> u<35> t<IntegerAtomType_Int> p<36> l<5:7> el<5:10>
n<> u<36> t<Data_type> p<58> c<35> s<57> l<5:7> el<5:10>
n<a> u<37> t<StringConst> p<56> s<43> l<5:11> el<5:12>
n<2> u<38> t<IntConst> p<39> l<5:14> el<5:15>
n<> u<39> t<Primary_literal> p<40> c<38> l<5:14> el<5:15>
n<> u<40> t<Constant_primary> p<41> c<39> l<5:14> el<5:15>
n<> u<41> t<Constant_expression> p<42> c<40> l<5:14> el<5:15>
n<> u<42> t<Unpacked_dimension> p<43> c<41> l<5:13> el<5:16>
n<> u<43> t<Variable_dimension> p<56> c<42> s<55> l<5:13> el<5:16>
n<0> u<44> t<IntConst> p<45> l<5:21> el<5:22>
n<> u<45> t<Primary_literal> p<46> c<44> l<5:21> el<5:22>
n<> u<46> t<Primary> p<47> c<45> l<5:21> el<5:22>
n<> u<47> t<Expression> p<52> c<46> s<51> l<5:21> el<5:22>
n<1> u<48> t<IntConst> p<49> l<5:24> el<5:25>
n<> u<49> t<Primary_literal> p<50> c<48> l<5:24> el<5:25>
n<> u<50> t<Primary> p<51> c<49> l<5:24> el<5:25>
n<> u<51> t<Expression> p<52> c<50> l<5:24> el<5:25>
n<> u<52> t<Assignment_pattern> p<53> c<47> l<5:19> el<5:26>
n<> u<53> t<Assignment_pattern_expression> p<54> c<52> l<5:19> el<5:26>
n<> u<54> t<Primary> p<55> c<53> l<5:19> el<5:26>
n<> u<55> t<Expression> p<56> c<54> l<5:19> el<5:26>
n<> u<56> t<Variable_decl_assignment> p<57> c<37> l<5:11> el<5:26>
n<> u<57> t<List_of_variable_decl_assignments> p<58> c<56> l<5:11> el<5:26>
n<> u<58> t<Variable_declaration> p<59> c<36> l<5:7> el<5:27>
n<> u<59> t<Data_declaration> p<60> c<58> l<5:7> el<5:27>
n<> u<60> t<Block_item_declaration> p<77> c<59> s<75> l<5:7> el<5:27>
n<a> u<61> t<StringConst> p<68> s<67> l<6:14> el<6:15>
n<1> u<62> t<IntConst> p<63> l<6:16> el<6:17>
n<> u<63> t<Primary_literal> p<64> c<62> l<6:16> el<6:17>
n<> u<64> t<Primary> p<65> c<63> l<6:16> el<6:17>
n<> u<65> t<Expression> p<66> c<64> l<6:16> el<6:17>
n<> u<66> t<Bit_select> p<67> c<65> l<6:15> el<6:18>
n<> u<67> t<Select> p<68> c<66> l<6:15> el<6:18>
n<> u<68> t<Complex_func_call> p<69> c<61> l<6:14> el<6:18>
n<> u<69> t<Primary> p<70> c<68> l<6:14> el<6:18>
n<> u<70> t<Expression> p<72> c<69> l<6:14> el<6:18>
n<> u<71> t<ReturnStmt> p<72> s<70> l<6:7> el<6:13>
n<> u<72> t<Jump_statement> p<73> c<71> l<6:7> el<6:19>
n<> u<73> t<Statement_item> p<74> c<72> l<6:7> el<6:19>
n<> u<74> t<Statement> p<75> c<73> l<6:7> el<6:19>
n<> u<75> t<Function_statement_or_null> p<77> c<74> s<76> l<6:7> el<6:19>
n<> u<76> t<Endfunction> p<77> l<7:4> el<7:15>
n<> u<77> t<Function_body_declaration> p<78> c<33> l<4:23> el<7:15>
n<> u<78> t<Function_declaration> p<79> c<29> l<4:4> el<7:15>
n<> u<79> t<Package_or_generate_item_declaration> p<80> c<78> l<4:4> el<7:15>
n<> u<80> t<Module_or_generate_item_declaration> p<81> c<79> l<4:4> el<7:15>
n<> u<81> t<Module_common_item> p<82> c<80> l<4:4> el<7:15>
n<> u<82> t<Module_or_generate_item> p<83> c<81> l<4:4> el<7:15>
n<> u<83> t<Non_port_module_item> p<84> c<82> l<4:4> el<7:15>
n<> u<84> t<Module_declaration> p<85> c<12> l<1:1> el<8:10>
n<> u<85> t<Description> p<86> c<84> l<1:1> el<8:10>
n<> u<86> t<Source_text> p<87> c<85> l<1:1> el<8:10>
n<> u<87> t<Top_level_rule> l<1:1> el<9:1>
[WRN:PA0205] dut.sv:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/ArrayVarName/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/ArrayVarName/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/ArrayVarName/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:8:10, parent:work@top
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiTaskFunc:
  \_function: (work@top.get_a1), line:4:4, endln:7:15, parent:work@top
    |vpiName:get_a1
    |vpiFullName:work@top.get_a1
    |vpiVariables:
    \_array_var: (work@top.get_a1.a)
      |vpiName:a
      |vpiFullName:work@top.get_a1.a
      |vpiRange:
      \_range: , line:5:14, endln:5:15
        |vpiLeftRange:
        \_constant: , line:5:14, endln:5:15
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_operation: 
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:5:14, endln:5:15
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiOperand:
          \_constant: 
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiReg:
      \_int_var: , line:5:11, endln:5:12
        |vpiTypespec:
        \_int_typespec: , line:5:7, endln:5:10
          |vpiSigned:1
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_int_var: , line:4:23, endln:4:26
      |vpiTypespec:
      \_int_typespec: , line:4:23, endln:4:26
        |vpiSigned:1
    |vpiStmt:
    \_begin: (work@top.get_a1), parent:work@top.get_a1
      |vpiFullName:work@top.get_a1
      |vpiVariables:
      \_array_var: (work@top.get_a1.a)
      |vpiStmt:
      \_assign_stmt: , line:5:11, endln:5:26, parent:work@top.get_a1
        |vpiRhs:
        \_operation: , line:5:19, endln:5:26
          |vpiOpType:75
          |vpiOperand:
          \_constant: , line:5:21, endln:5:22
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiOperand:
          \_constant: , line:5:24, endln:5:25
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiLhs:
        \_array_var: (work@top.get_a1.a)
      |vpiStmt:
      \_return_stmt: , line:6:7, endln:6:13, parent:work@top.get_a1
        |vpiCondition:
        \_bit_select: (work@top.get_a1.a), line:6:14, endln:6:18
          |vpiParent:
          \_return_stmt: , line:6:7, endln:6:13, parent:work@top.get_a1
          |vpiName:a
          |vpiFullName:work@top.get_a1.a
          |vpiIndex:
          \_constant: , line:6:16, endln:6:17, parent:work@top.get_a1.a
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:8:10, parent:work@top
  |vpiNet:
  \_logic_net: (work@top.o), line:1:23, endln:1:24, parent:work@top
    |vpiName:o
    |vpiFullName:work@top.o
  |vpiPort:
  \_port: (o), line:1:23, endln:1:24, parent:work@top
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.o), line:1:23, endln:1:24, parent:work@top
  |vpiContAssign:
  \_cont_assign: , line:2:11, endln:2:23, parent:work@top
    |vpiRhs:
    \_func_call: (get_a1), line:2:15, endln:2:23
      |vpiName:get_a1
      |vpiFunction:
      \_function: (work@top.get_a1), line:4:4, endln:7:15, parent:work@top
    |vpiLhs:
    \_ref_obj: (work@top.o), line:2:11, endln:2:12
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_int_var: (work@top.o), line:1:23, endln:1:24, parent:work@top
        |vpiTypespec:
        \_int_typespec: , line:1:19, endln:1:22
          |vpiSigned:1
        |vpiName:o
        |vpiFullName:work@top.o
        |vpiSigned:1
        |vpiVisibility:1
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:8:10
  |vpiName:work@top
  |vpiVariables:
  \_int_var: (work@top.o), line:1:23, endln:1:24, parent:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTaskFunc:
  \_function: (work@top.get_a1), line:4:4, endln:7:15, parent:work@top
    |vpiName:get_a1
    |vpiFullName:work@top.get_a1
    |vpiVariables:
    \_array_var: (work@top.get_a1.a), parent:work@top.get_a1
      |vpiName:a
      |vpiFullName:work@top.get_a1.a
      |vpiRange:
      \_range: , line:5:14, endln:5:15, parent:work@top.get_a1.a
        |vpiLeftRange:
        \_constant: , line:5:14, endln:5:15
        |vpiRightRange:
        \_operation: 
          |vpiOpType:11
          |vpiOperand:
          \_constant: , line:5:14, endln:5:15
          |vpiOperand:
          \_constant: 
      |vpiReg:
      \_int_var: (work@top.get_a1.a), line:5:11, endln:5:12, parent:work@top.get_a1.a
        |vpiTypespec:
        \_int_typespec: , line:5:7, endln:5:10
        |vpiFullName:work@top.get_a1.a
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_int_var: , line:4:23, endln:4:26
    |vpiStmt:
    \_begin: (work@top.get_a1), parent:work@top.get_a1
      |vpiFullName:work@top.get_a1
      |vpiVariables:
      \_array_var: (work@top.get_a1.a), parent:work@top.get_a1
        |vpiName:a
        |vpiFullName:work@top.get_a1.a
        |vpiRange:
        \_range: , line:5:14, endln:5:15, parent:work@top.get_a1.a
          |vpiLeftRange:
          \_constant: , line:5:14, endln:5:15
          |vpiRightRange:
          \_operation: 
            |vpiOpType:11
            |vpiOperand:
            \_constant: , line:5:14, endln:5:15
            |vpiOperand:
            \_constant: 
        |vpiReg:
        \_int_var: (work@top.get_a1.a), line:5:11, endln:5:12, parent:work@top.get_a1.a
          |vpiTypespec:
          \_int_typespec: , line:5:7, endln:5:10
          |vpiFullName:work@top.get_a1.a
      |vpiStmt:
      \_assign_stmt: , line:5:11, endln:5:26, parent:work@top.get_a1
        |vpiRhs:
        \_operation: , line:5:19, endln:5:26
          |vpiOpType:75
          |vpiOperand:
          \_constant: , line:5:21, endln:5:22
          |vpiOperand:
          \_constant: , line:5:24, endln:5:25
        |vpiLhs:
        \_array_var: (work@top.get_a1.a)
          |vpiName:a
          |vpiFullName:work@top.get_a1.a
          |vpiRange:
          \_range: , line:5:14, endln:5:15, parent:work@top.get_a1.a
            |vpiLeftRange:
            \_constant: , line:5:14, endln:5:15
            |vpiRightRange:
            \_operation: 
              |vpiOpType:11
              |vpiOperand:
              \_constant: , line:5:14, endln:5:15
              |vpiOperand:
              \_constant: 
          |vpiReg:
          \_int_var: (work@top.get_a1.a), line:5:11, endln:5:12, parent:work@top.get_a1.a
            |vpiTypespec:
            \_int_typespec: , line:5:7, endln:5:10
            |vpiFullName:work@top.get_a1.a
      |vpiStmt:
      \_return_stmt: , line:6:7, endln:6:13, parent:work@top.get_a1
        |vpiCondition:
        \_bit_select: (work@top.get_a1), line:6:14, endln:6:18, parent:work@top.get_a1
          |vpiParent:
          \_ref_obj: (work@top.get_a1)
            |vpiFullName:work@top.get_a1
          |vpiName:a
          |vpiFullName:work@top.get_a1
          |vpiIndex:
          \_constant: , line:6:16, endln:6:17, parent:work@top.get_a1.a
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:8:10
  |vpiTopModule:1
  |vpiPort:
  \_port: (o), line:1:23, endln:1:24, parent:work@top
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o), line:1:23, endln:1:24, parent:o
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_int_var: (work@top.o), line:1:23, endln:1:24, parent:work@top
    |vpiTypedef:
    \_int_typespec: , line:1:19, endln:1:22
      |vpiSigned:1
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:8:10
  |vpiContAssign:
  \_cont_assign: , line:2:11, endln:2:23, parent:work@top
    |vpiRhs:
    \_func_call: (get_a1), line:2:15, endln:2:23
      |vpiName:get_a1
      |vpiFunction:
      \_function: (work@top.get_a1), line:4:4, endln:7:15, parent:work@top
    |vpiLhs:
    \_ref_obj: (work@top.o), line:2:11, endln:2:12
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_int_var: (work@top.o), line:1:23, endln:1:24, parent:work@top
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/ArrayVarName/dut.sv | ${SURELOG_DIR}/build/regression/ArrayVarName/roundtrip/dut_000.sv | 3 | 8 | 

