// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="gemm_kernel_gemm_kernel,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=272057,HLS_SYN_TPT=none,HLS_SYN_MEM=71,HLS_SYN_DSP=0,HLS_SYN_FF=39308,HLS_SYN_LUT=36962,HLS_VERSION=2024_2}" *)

module gemm_kernel (
        ap_clk,
        ap_rst_n,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        m_axi_gmem2_AWVALID,
        m_axi_gmem2_AWREADY,
        m_axi_gmem2_AWADDR,
        m_axi_gmem2_AWID,
        m_axi_gmem2_AWLEN,
        m_axi_gmem2_AWSIZE,
        m_axi_gmem2_AWBURST,
        m_axi_gmem2_AWLOCK,
        m_axi_gmem2_AWCACHE,
        m_axi_gmem2_AWPROT,
        m_axi_gmem2_AWQOS,
        m_axi_gmem2_AWREGION,
        m_axi_gmem2_AWUSER,
        m_axi_gmem2_WVALID,
        m_axi_gmem2_WREADY,
        m_axi_gmem2_WDATA,
        m_axi_gmem2_WSTRB,
        m_axi_gmem2_WLAST,
        m_axi_gmem2_WID,
        m_axi_gmem2_WUSER,
        m_axi_gmem2_ARVALID,
        m_axi_gmem2_ARREADY,
        m_axi_gmem2_ARADDR,
        m_axi_gmem2_ARID,
        m_axi_gmem2_ARLEN,
        m_axi_gmem2_ARSIZE,
        m_axi_gmem2_ARBURST,
        m_axi_gmem2_ARLOCK,
        m_axi_gmem2_ARCACHE,
        m_axi_gmem2_ARPROT,
        m_axi_gmem2_ARQOS,
        m_axi_gmem2_ARREGION,
        m_axi_gmem2_ARUSER,
        m_axi_gmem2_RVALID,
        m_axi_gmem2_RREADY,
        m_axi_gmem2_RDATA,
        m_axi_gmem2_RLAST,
        m_axi_gmem2_RID,
        m_axi_gmem2_RUSER,
        m_axi_gmem2_RRESP,
        m_axi_gmem2_BVALID,
        m_axi_gmem2_BREADY,
        m_axi_gmem2_BRESP,
        m_axi_gmem2_BID,
        m_axi_gmem2_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 16'd1;
parameter    ap_ST_fsm_state2 = 16'd2;
parameter    ap_ST_fsm_state3 = 16'd4;
parameter    ap_ST_fsm_state4 = 16'd8;
parameter    ap_ST_fsm_state5 = 16'd16;
parameter    ap_ST_fsm_state6 = 16'd32;
parameter    ap_ST_fsm_state7 = 16'd64;
parameter    ap_ST_fsm_state8 = 16'd128;
parameter    ap_ST_fsm_state9 = 16'd256;
parameter    ap_ST_fsm_state10 = 16'd512;
parameter    ap_ST_fsm_state11 = 16'd1024;
parameter    ap_ST_fsm_state12 = 16'd2048;
parameter    ap_ST_fsm_state13 = 16'd4096;
parameter    ap_ST_fsm_state14 = 16'd8192;
parameter    ap_ST_fsm_state15 = 16'd16384;
parameter    ap_ST_fsm_state16 = 16'd32768;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM0_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_USER_VALUE = 0;
parameter    C_M_AXI_GMEM0_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM0_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM1_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_USER_VALUE = 0;
parameter    C_M_AXI_GMEM1_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM1_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM2_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM2_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM2_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM2_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_USER_VALUE = 0;
parameter    C_M_AXI_GMEM2_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM2_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM0_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM1_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM2_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_AWADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_AWID;
output  [7:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [C_M_AXI_GMEM0_AWUSER_WIDTH - 1:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_WDATA;
output  [C_M_AXI_GMEM0_WSTRB_WIDTH - 1:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_WID;
output  [C_M_AXI_GMEM0_WUSER_WIDTH - 1:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_ARADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_ARID;
output  [7:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [C_M_AXI_GMEM0_ARUSER_WIDTH - 1:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_RID;
input  [C_M_AXI_GMEM0_RUSER_WIDTH - 1:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_BID;
input  [C_M_AXI_GMEM0_BUSER_WIDTH - 1:0] m_axi_gmem0_BUSER;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_AWADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_AWID;
output  [7:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [C_M_AXI_GMEM1_AWUSER_WIDTH - 1:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_WDATA;
output  [C_M_AXI_GMEM1_WSTRB_WIDTH - 1:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_WID;
output  [C_M_AXI_GMEM1_WUSER_WIDTH - 1:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_ARADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_ARID;
output  [7:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [C_M_AXI_GMEM1_ARUSER_WIDTH - 1:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_RID;
input  [C_M_AXI_GMEM1_RUSER_WIDTH - 1:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_BID;
input  [C_M_AXI_GMEM1_BUSER_WIDTH - 1:0] m_axi_gmem1_BUSER;
output   m_axi_gmem2_AWVALID;
input   m_axi_gmem2_AWREADY;
output  [C_M_AXI_GMEM2_ADDR_WIDTH - 1:0] m_axi_gmem2_AWADDR;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_AWID;
output  [7:0] m_axi_gmem2_AWLEN;
output  [2:0] m_axi_gmem2_AWSIZE;
output  [1:0] m_axi_gmem2_AWBURST;
output  [1:0] m_axi_gmem2_AWLOCK;
output  [3:0] m_axi_gmem2_AWCACHE;
output  [2:0] m_axi_gmem2_AWPROT;
output  [3:0] m_axi_gmem2_AWQOS;
output  [3:0] m_axi_gmem2_AWREGION;
output  [C_M_AXI_GMEM2_AWUSER_WIDTH - 1:0] m_axi_gmem2_AWUSER;
output   m_axi_gmem2_WVALID;
input   m_axi_gmem2_WREADY;
output  [C_M_AXI_GMEM2_DATA_WIDTH - 1:0] m_axi_gmem2_WDATA;
output  [C_M_AXI_GMEM2_WSTRB_WIDTH - 1:0] m_axi_gmem2_WSTRB;
output   m_axi_gmem2_WLAST;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_WID;
output  [C_M_AXI_GMEM2_WUSER_WIDTH - 1:0] m_axi_gmem2_WUSER;
output   m_axi_gmem2_ARVALID;
input   m_axi_gmem2_ARREADY;
output  [C_M_AXI_GMEM2_ADDR_WIDTH - 1:0] m_axi_gmem2_ARADDR;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_ARID;
output  [7:0] m_axi_gmem2_ARLEN;
output  [2:0] m_axi_gmem2_ARSIZE;
output  [1:0] m_axi_gmem2_ARBURST;
output  [1:0] m_axi_gmem2_ARLOCK;
output  [3:0] m_axi_gmem2_ARCACHE;
output  [2:0] m_axi_gmem2_ARPROT;
output  [3:0] m_axi_gmem2_ARQOS;
output  [3:0] m_axi_gmem2_ARREGION;
output  [C_M_AXI_GMEM2_ARUSER_WIDTH - 1:0] m_axi_gmem2_ARUSER;
input   m_axi_gmem2_RVALID;
output   m_axi_gmem2_RREADY;
input  [C_M_AXI_GMEM2_DATA_WIDTH - 1:0] m_axi_gmem2_RDATA;
input   m_axi_gmem2_RLAST;
input  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_RID;
input  [C_M_AXI_GMEM2_RUSER_WIDTH - 1:0] m_axi_gmem2_RUSER;
input  [1:0] m_axi_gmem2_RRESP;
input   m_axi_gmem2_BVALID;
output   m_axi_gmem2_BREADY;
input  [1:0] m_axi_gmem2_BRESP;
input  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_BID;
input  [C_M_AXI_GMEM2_BUSER_WIDTH - 1:0] m_axi_gmem2_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] A;
wire   [63:0] B;
wire   [63:0] C;
reg    gmem0_blk_n_AR;
wire    ap_CS_fsm_state3;
reg   [63:0] C_read_reg_444;
reg   [63:0] B_read_reg_449;
wire  signed [61:0] p_cast_fu_364_p4;
reg   [61:0] p_cast_reg_454;
reg   [63:0] gmem0_addr_reg_459;
wire   [3:0] add_ln28_fu_398_p2;
reg   [3:0] add_ln28_reg_467;
wire    ap_CS_fsm_state2;
wire   [8:0] tmp_1_fu_408_p3;
reg   [8:0] tmp_1_reg_472;
wire   [3:0] add_ln40_fu_423_p2;
reg   [3:0] add_ln40_reg_481;
wire    ap_CS_fsm_state11;
wire   [2:0] empty_28_fu_429_p1;
reg   [2:0] empty_28_reg_486;
reg   [6:0] A_block_address0;
reg    A_block_ce0;
reg    A_block_we0;
wire   [31:0] A_block_q0;
reg    A_block_ce1;
wire   [31:0] A_block_q1;
reg   [6:0] A_block_1_address0;
reg    A_block_1_ce0;
reg    A_block_1_we0;
wire   [31:0] A_block_1_q0;
reg    A_block_1_ce1;
wire   [31:0] A_block_1_q1;
reg   [6:0] A_block_2_address0;
reg    A_block_2_ce0;
reg    A_block_2_we0;
wire   [31:0] A_block_2_q0;
reg    A_block_2_ce1;
wire   [31:0] A_block_2_q1;
reg   [6:0] A_block_3_address0;
reg    A_block_3_ce0;
reg    A_block_3_we0;
wire   [31:0] A_block_3_q0;
reg    A_block_3_ce1;
wire   [31:0] A_block_3_q1;
reg   [6:0] A_block_4_address0;
reg    A_block_4_ce0;
reg    A_block_4_we0;
wire   [31:0] A_block_4_q0;
reg    A_block_4_ce1;
wire   [31:0] A_block_4_q1;
reg   [6:0] A_block_5_address0;
reg    A_block_5_ce0;
reg    A_block_5_we0;
wire   [31:0] A_block_5_q0;
reg    A_block_5_ce1;
wire   [31:0] A_block_5_q1;
reg   [6:0] A_block_6_address0;
reg    A_block_6_ce0;
reg    A_block_6_we0;
wire   [31:0] A_block_6_q0;
reg    A_block_6_ce1;
wire   [31:0] A_block_6_q1;
reg   [6:0] A_block_7_address0;
reg    A_block_7_ce0;
reg    A_block_7_we0;
wire   [31:0] A_block_7_q0;
reg    A_block_7_ce1;
wire   [31:0] A_block_7_q1;
reg   [6:0] A_block_8_address0;
reg    A_block_8_ce0;
reg    A_block_8_we0;
wire   [31:0] A_block_8_q0;
reg    A_block_8_ce1;
wire   [31:0] A_block_8_q1;
reg   [6:0] A_block_9_address0;
reg    A_block_9_ce0;
reg    A_block_9_we0;
wire   [31:0] A_block_9_q0;
reg    A_block_9_ce1;
wire   [31:0] A_block_9_q1;
reg   [6:0] A_block_10_address0;
reg    A_block_10_ce0;
reg    A_block_10_we0;
wire   [31:0] A_block_10_q0;
reg    A_block_10_ce1;
wire   [31:0] A_block_10_q1;
reg   [6:0] A_block_11_address0;
reg    A_block_11_ce0;
reg    A_block_11_we0;
wire   [31:0] A_block_11_q0;
reg    A_block_11_ce1;
wire   [31:0] A_block_11_q1;
reg   [6:0] A_block_12_address0;
reg    A_block_12_ce0;
reg    A_block_12_we0;
wire   [31:0] A_block_12_q0;
reg    A_block_12_ce1;
wire   [31:0] A_block_12_q1;
reg   [6:0] A_block_13_address0;
reg    A_block_13_ce0;
reg    A_block_13_we0;
wire   [31:0] A_block_13_q0;
reg    A_block_13_ce1;
wire   [31:0] A_block_13_q1;
reg   [6:0] A_block_14_address0;
reg    A_block_14_ce0;
reg    A_block_14_we0;
wire   [31:0] A_block_14_q0;
reg    A_block_14_ce1;
wire   [31:0] A_block_14_q1;
reg   [6:0] A_block_15_address0;
reg    A_block_15_ce0;
reg    A_block_15_we0;
wire   [31:0] A_block_15_q0;
reg    A_block_15_ce1;
wire   [31:0] A_block_15_q1;
reg   [6:0] B_block_address0;
reg    B_block_ce0;
reg    B_block_we0;
wire   [31:0] B_block_q0;
reg    B_block_ce1;
wire   [31:0] B_block_q1;
reg   [6:0] B_block_1_address0;
reg    B_block_1_ce0;
reg    B_block_1_we0;
wire   [31:0] B_block_1_q0;
reg    B_block_1_ce1;
wire   [31:0] B_block_1_q1;
reg   [6:0] B_block_2_address0;
reg    B_block_2_ce0;
reg    B_block_2_we0;
wire   [31:0] B_block_2_q0;
reg    B_block_2_ce1;
wire   [31:0] B_block_2_q1;
reg   [6:0] B_block_3_address0;
reg    B_block_3_ce0;
reg    B_block_3_we0;
wire   [31:0] B_block_3_q0;
reg    B_block_3_ce1;
wire   [31:0] B_block_3_q1;
reg   [6:0] B_block_4_address0;
reg    B_block_4_ce0;
reg    B_block_4_we0;
wire   [31:0] B_block_4_q0;
reg    B_block_4_ce1;
wire   [31:0] B_block_4_q1;
reg   [6:0] B_block_5_address0;
reg    B_block_5_ce0;
reg    B_block_5_we0;
wire   [31:0] B_block_5_q0;
reg    B_block_5_ce1;
wire   [31:0] B_block_5_q1;
reg   [6:0] B_block_6_address0;
reg    B_block_6_ce0;
reg    B_block_6_we0;
wire   [31:0] B_block_6_q0;
reg    B_block_6_ce1;
wire   [31:0] B_block_6_q1;
reg   [6:0] B_block_7_address0;
reg    B_block_7_ce0;
reg    B_block_7_we0;
wire   [31:0] B_block_7_q0;
reg    B_block_7_ce1;
wire   [31:0] B_block_7_q1;
reg   [6:0] B_block_8_address0;
reg    B_block_8_ce0;
reg    B_block_8_we0;
wire   [31:0] B_block_8_q0;
reg    B_block_8_ce1;
wire   [31:0] B_block_8_q1;
reg   [6:0] B_block_9_address0;
reg    B_block_9_ce0;
reg    B_block_9_we0;
wire   [31:0] B_block_9_q0;
reg    B_block_9_ce1;
wire   [31:0] B_block_9_q1;
reg   [6:0] B_block_10_address0;
reg    B_block_10_ce0;
reg    B_block_10_we0;
wire   [31:0] B_block_10_q0;
reg    B_block_10_ce1;
wire   [31:0] B_block_10_q1;
reg   [6:0] B_block_11_address0;
reg    B_block_11_ce0;
reg    B_block_11_we0;
wire   [31:0] B_block_11_q0;
reg    B_block_11_ce1;
wire   [31:0] B_block_11_q1;
reg   [6:0] B_block_12_address0;
reg    B_block_12_ce0;
reg    B_block_12_we0;
wire   [31:0] B_block_12_q0;
reg    B_block_12_ce1;
wire   [31:0] B_block_12_q1;
reg   [6:0] B_block_13_address0;
reg    B_block_13_ce0;
reg    B_block_13_we0;
wire   [31:0] B_block_13_q0;
reg    B_block_13_ce1;
wire   [31:0] B_block_13_q1;
reg   [6:0] B_block_14_address0;
reg    B_block_14_ce0;
reg    B_block_14_we0;
wire   [31:0] B_block_14_q0;
reg    B_block_14_ce1;
wire   [31:0] B_block_14_q1;
reg   [6:0] B_block_15_address0;
reg    B_block_15_ce0;
reg    B_block_15_we0;
wire   [31:0] B_block_15_q0;
reg    B_block_15_ce1;
wire   [31:0] B_block_15_q1;
reg   [7:0] C_block_address0;
reg    C_block_ce0;
reg    C_block_we0;
wire   [31:0] C_block_q0;
wire    grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_ap_start;
wire    grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_ap_done;
wire    grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_ap_idle;
wire    grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_ap_ready;
wire    grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_AWVALID;
wire   [63:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_AWADDR;
wire   [0:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_AWID;
wire   [31:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_AWLEN;
wire   [2:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_AWSIZE;
wire   [1:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_AWBURST;
wire   [1:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_AWLOCK;
wire   [3:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_AWCACHE;
wire   [2:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_AWPROT;
wire   [3:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_AWQOS;
wire   [3:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_AWREGION;
wire   [0:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_AWUSER;
wire    grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_WVALID;
wire   [31:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_WDATA;
wire   [3:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_WSTRB;
wire    grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_WLAST;
wire   [0:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_WID;
wire   [0:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_WUSER;
wire    grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_ARVALID;
wire   [63:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_ARADDR;
wire   [0:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_ARID;
wire   [31:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_ARLEN;
wire   [2:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_ARSIZE;
wire   [1:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_ARBURST;
wire   [1:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_ARLOCK;
wire   [3:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_ARCACHE;
wire   [2:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_ARPROT;
wire   [3:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_ARQOS;
wire   [3:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_ARREGION;
wire   [0:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_ARUSER;
wire    grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_RREADY;
wire    grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_BREADY;
wire   [6:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_address0;
wire    grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_ce0;
wire    grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_we0;
wire   [31:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_d0;
wire   [6:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_1_address0;
wire    grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_1_ce0;
wire    grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_1_we0;
wire   [31:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_1_d0;
wire   [6:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_2_address0;
wire    grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_2_ce0;
wire    grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_2_we0;
wire   [31:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_2_d0;
wire   [6:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_3_address0;
wire    grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_3_ce0;
wire    grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_3_we0;
wire   [31:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_3_d0;
wire   [6:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_4_address0;
wire    grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_4_ce0;
wire    grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_4_we0;
wire   [31:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_4_d0;
wire   [6:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_5_address0;
wire    grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_5_ce0;
wire    grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_5_we0;
wire   [31:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_5_d0;
wire   [6:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_6_address0;
wire    grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_6_ce0;
wire    grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_6_we0;
wire   [31:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_6_d0;
wire   [6:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_7_address0;
wire    grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_7_ce0;
wire    grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_7_we0;
wire   [31:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_7_d0;
wire   [6:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_8_address0;
wire    grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_8_ce0;
wire    grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_8_we0;
wire   [31:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_8_d0;
wire   [6:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_9_address0;
wire    grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_9_ce0;
wire    grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_9_we0;
wire   [31:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_9_d0;
wire   [6:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_10_address0;
wire    grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_10_ce0;
wire    grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_10_we0;
wire   [31:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_10_d0;
wire   [6:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_11_address0;
wire    grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_11_ce0;
wire    grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_11_we0;
wire   [31:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_11_d0;
wire   [6:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_12_address0;
wire    grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_12_ce0;
wire    grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_12_we0;
wire   [31:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_12_d0;
wire   [6:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_13_address0;
wire    grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_13_ce0;
wire    grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_13_we0;
wire   [31:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_13_d0;
wire   [6:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_14_address0;
wire    grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_14_ce0;
wire    grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_14_we0;
wire   [31:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_14_d0;
wire   [6:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_15_address0;
wire    grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_15_ce0;
wire    grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_15_we0;
wire   [31:0] grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_15_d0;
wire    grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_ap_start;
wire    grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_ap_done;
wire    grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_ap_idle;
wire    grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_ap_ready;
wire    grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_AWVALID;
wire   [63:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_AWADDR;
wire   [0:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_AWID;
wire   [31:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_AWLEN;
wire   [2:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_AWSIZE;
wire   [1:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_AWBURST;
wire   [1:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_AWLOCK;
wire   [3:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_AWCACHE;
wire   [2:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_AWPROT;
wire   [3:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_AWQOS;
wire   [3:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_AWREGION;
wire   [0:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_AWUSER;
wire    grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_WVALID;
wire   [31:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_WDATA;
wire   [3:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_WSTRB;
wire    grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_WLAST;
wire   [0:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_WID;
wire   [0:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_WUSER;
wire    grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_ARVALID;
wire   [63:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_ARADDR;
wire   [0:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_ARID;
wire   [31:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_ARLEN;
wire   [2:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_ARSIZE;
wire   [1:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_ARBURST;
wire   [1:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_ARLOCK;
wire   [3:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_ARCACHE;
wire   [2:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_ARPROT;
wire   [3:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_ARQOS;
wire   [3:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_ARREGION;
wire   [0:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_ARUSER;
wire    grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_RREADY;
wire    grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_BREADY;
wire   [6:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_address0;
wire    grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_ce0;
wire    grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_we0;
wire   [31:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_d0;
wire   [6:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_1_address0;
wire    grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_1_ce0;
wire    grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_1_we0;
wire   [31:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_1_d0;
wire   [6:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_2_address0;
wire    grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_2_ce0;
wire    grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_2_we0;
wire   [31:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_2_d0;
wire   [6:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_3_address0;
wire    grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_3_ce0;
wire    grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_3_we0;
wire   [31:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_3_d0;
wire   [6:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_4_address0;
wire    grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_4_ce0;
wire    grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_4_we0;
wire   [31:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_4_d0;
wire   [6:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_5_address0;
wire    grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_5_ce0;
wire    grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_5_we0;
wire   [31:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_5_d0;
wire   [6:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_6_address0;
wire    grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_6_ce0;
wire    grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_6_we0;
wire   [31:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_6_d0;
wire   [6:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_7_address0;
wire    grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_7_ce0;
wire    grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_7_we0;
wire   [31:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_7_d0;
wire   [6:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_8_address0;
wire    grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_8_ce0;
wire    grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_8_we0;
wire   [31:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_8_d0;
wire   [6:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_9_address0;
wire    grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_9_ce0;
wire    grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_9_we0;
wire   [31:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_9_d0;
wire   [6:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_10_address0;
wire    grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_10_ce0;
wire    grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_10_we0;
wire   [31:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_10_d0;
wire   [6:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_11_address0;
wire    grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_11_ce0;
wire    grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_11_we0;
wire   [31:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_11_d0;
wire   [6:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_12_address0;
wire    grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_12_ce0;
wire    grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_12_we0;
wire   [31:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_12_d0;
wire   [6:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_13_address0;
wire    grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_13_ce0;
wire    grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_13_we0;
wire   [31:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_13_d0;
wire   [6:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_14_address0;
wire    grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_14_ce0;
wire    grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_14_we0;
wire   [31:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_14_d0;
wire   [6:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_15_address0;
wire    grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_15_ce0;
wire    grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_15_we0;
wire   [31:0] grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_15_d0;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_ap_start;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_ap_done;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_ap_idle;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_ap_ready;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_address0;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_ce0;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_address1;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_ce1;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_1_address0;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_1_ce0;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_1_address1;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_1_ce1;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_2_address0;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_2_ce0;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_2_address1;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_2_ce1;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_3_address0;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_3_ce0;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_3_address1;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_3_ce1;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_4_address0;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_4_ce0;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_4_address1;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_4_ce1;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_5_address0;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_5_ce0;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_5_address1;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_5_ce1;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_6_address0;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_6_ce0;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_6_address1;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_6_ce1;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_7_address0;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_7_ce0;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_7_address1;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_7_ce1;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_8_address0;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_8_ce0;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_8_address1;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_8_ce1;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_9_address0;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_9_ce0;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_9_address1;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_9_ce1;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_10_address0;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_10_ce0;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_10_address1;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_10_ce1;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_11_address0;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_11_ce0;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_11_address1;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_11_ce1;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_12_address0;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_12_ce0;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_12_address1;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_12_ce1;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_13_address0;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_13_ce0;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_13_address1;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_13_ce1;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_14_address0;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_14_ce0;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_14_address1;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_14_ce1;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_15_address0;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_15_ce0;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_15_address1;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_15_ce1;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_address0;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_ce0;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_address1;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_ce1;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_1_address0;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_1_ce0;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_1_address1;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_1_ce1;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_2_address0;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_2_ce0;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_2_address1;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_2_ce1;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_3_address0;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_3_ce0;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_3_address1;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_3_ce1;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_4_address0;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_4_ce0;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_4_address1;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_4_ce1;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_5_address0;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_5_ce0;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_5_address1;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_5_ce1;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_6_address0;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_6_ce0;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_6_address1;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_6_ce1;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_7_address0;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_7_ce0;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_7_address1;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_7_ce1;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_8_address0;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_8_ce0;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_8_address1;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_8_ce1;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_9_address0;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_9_ce0;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_9_address1;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_9_ce1;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_10_address0;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_10_ce0;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_10_address1;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_10_ce1;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_11_address0;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_11_ce0;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_11_address1;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_11_ce1;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_12_address0;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_12_ce0;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_12_address1;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_12_ce1;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_13_address0;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_13_ce0;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_13_address1;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_13_ce1;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_14_address0;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_14_ce0;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_14_address1;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_14_ce1;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_15_address0;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_15_ce0;
wire   [6:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_15_address1;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_15_ce1;
wire   [7:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_C_block_address0;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_C_block_ce0;
wire    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_C_block_we0;
wire   [31:0] grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_C_block_d0;
wire    grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_ap_start;
wire    grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_ap_done;
wire    grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_ap_idle;
wire    grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_ap_ready;
wire    grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_AWVALID;
wire   [63:0] grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_AWADDR;
wire   [0:0] grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_AWID;
wire   [31:0] grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_AWLEN;
wire   [2:0] grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_AWSIZE;
wire   [1:0] grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_AWBURST;
wire   [1:0] grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_AWLOCK;
wire   [3:0] grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_AWCACHE;
wire   [2:0] grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_AWPROT;
wire   [3:0] grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_AWQOS;
wire   [3:0] grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_AWREGION;
wire   [0:0] grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_AWUSER;
wire    grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_WVALID;
wire   [31:0] grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_WDATA;
wire   [3:0] grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_WSTRB;
wire    grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_WLAST;
wire   [0:0] grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_WID;
wire   [0:0] grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_WUSER;
wire    grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_ARVALID;
wire   [63:0] grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_ARADDR;
wire   [0:0] grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_ARID;
wire   [31:0] grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_ARLEN;
wire   [2:0] grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_ARSIZE;
wire   [1:0] grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_ARBURST;
wire   [1:0] grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_ARLOCK;
wire   [3:0] grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_ARCACHE;
wire   [2:0] grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_ARPROT;
wire   [3:0] grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_ARQOS;
wire   [3:0] grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_ARREGION;
wire   [0:0] grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_ARUSER;
wire    grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_RREADY;
wire    grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_BREADY;
wire   [7:0] grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_C_block_address0;
wire    grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_C_block_ce0;
wire    gmem0_0_AWREADY;
wire    gmem0_0_WREADY;
reg    gmem0_0_ARVALID;
wire    gmem0_0_ARREADY;
reg   [63:0] gmem0_0_ARADDR;
reg   [31:0] gmem0_0_ARLEN;
wire    gmem0_0_RVALID;
reg    gmem0_0_RREADY;
wire   [31:0] gmem0_0_RDATA;
wire   [8:0] gmem0_0_RFIFONUM;
wire    gmem0_0_BVALID;
wire    gmem1_0_AWREADY;
wire    gmem1_0_WREADY;
reg    gmem1_0_ARVALID;
wire    gmem1_0_ARREADY;
wire    gmem1_0_RVALID;
reg    gmem1_0_RREADY;
wire   [31:0] gmem1_0_RDATA;
wire   [8:0] gmem1_0_RFIFONUM;
wire    gmem1_0_BVALID;
reg    gmem2_0_AWVALID;
wire    gmem2_0_AWREADY;
reg    gmem2_0_WVALID;
wire    gmem2_0_WREADY;
wire    gmem2_0_ARREADY;
wire    gmem2_0_RVALID;
wire   [31:0] gmem2_0_RDATA;
wire   [8:0] gmem2_0_RFIFONUM;
wire    gmem2_0_BVALID;
reg    gmem2_0_BREADY;
reg   [3:0] a_blk_reg_259;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state16;
reg    grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_ap_start_reg;
wire   [0:0] icmp_ln28_fu_392_p2;
reg    grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_ap_start_reg;
wire   [0:0] icmp_ln40_fu_417_p2;
wire    ap_CS_fsm_state12;
reg    grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_ap_start_reg;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
reg    grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_ap_start_reg;
wire    ap_CS_fsm_state15;
wire  signed [63:0] p_cast_cast_fu_374_p1;
reg   [3:0] b_blk_fu_98;
wire   [2:0] empty_fu_404_p1;
reg   [15:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 16'd1;
#0 grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_ap_start_reg = 1'b0;
#0 grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_ap_start_reg = 1'b0;
#0 grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_ap_start_reg = 1'b0;
#0 grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_ap_start_reg = 1'b0;
#0 b_blk_fu_98 = 4'd0;
end

gemm_kernel_A_block_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
A_block_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(A_block_address0),
    .ce0(A_block_ce0),
    .we0(A_block_we0),
    .d0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_d0),
    .q0(A_block_q0),
    .address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_address1),
    .ce1(A_block_ce1),
    .q1(A_block_q1)
);

gemm_kernel_A_block_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
A_block_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(A_block_1_address0),
    .ce0(A_block_1_ce0),
    .we0(A_block_1_we0),
    .d0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_1_d0),
    .q0(A_block_1_q0),
    .address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_1_address1),
    .ce1(A_block_1_ce1),
    .q1(A_block_1_q1)
);

gemm_kernel_A_block_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
A_block_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(A_block_2_address0),
    .ce0(A_block_2_ce0),
    .we0(A_block_2_we0),
    .d0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_2_d0),
    .q0(A_block_2_q0),
    .address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_2_address1),
    .ce1(A_block_2_ce1),
    .q1(A_block_2_q1)
);

gemm_kernel_A_block_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
A_block_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(A_block_3_address0),
    .ce0(A_block_3_ce0),
    .we0(A_block_3_we0),
    .d0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_3_d0),
    .q0(A_block_3_q0),
    .address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_3_address1),
    .ce1(A_block_3_ce1),
    .q1(A_block_3_q1)
);

gemm_kernel_A_block_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
A_block_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(A_block_4_address0),
    .ce0(A_block_4_ce0),
    .we0(A_block_4_we0),
    .d0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_4_d0),
    .q0(A_block_4_q0),
    .address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_4_address1),
    .ce1(A_block_4_ce1),
    .q1(A_block_4_q1)
);

gemm_kernel_A_block_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
A_block_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(A_block_5_address0),
    .ce0(A_block_5_ce0),
    .we0(A_block_5_we0),
    .d0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_5_d0),
    .q0(A_block_5_q0),
    .address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_5_address1),
    .ce1(A_block_5_ce1),
    .q1(A_block_5_q1)
);

gemm_kernel_A_block_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
A_block_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(A_block_6_address0),
    .ce0(A_block_6_ce0),
    .we0(A_block_6_we0),
    .d0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_6_d0),
    .q0(A_block_6_q0),
    .address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_6_address1),
    .ce1(A_block_6_ce1),
    .q1(A_block_6_q1)
);

gemm_kernel_A_block_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
A_block_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(A_block_7_address0),
    .ce0(A_block_7_ce0),
    .we0(A_block_7_we0),
    .d0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_7_d0),
    .q0(A_block_7_q0),
    .address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_7_address1),
    .ce1(A_block_7_ce1),
    .q1(A_block_7_q1)
);

gemm_kernel_A_block_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
A_block_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(A_block_8_address0),
    .ce0(A_block_8_ce0),
    .we0(A_block_8_we0),
    .d0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_8_d0),
    .q0(A_block_8_q0),
    .address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_8_address1),
    .ce1(A_block_8_ce1),
    .q1(A_block_8_q1)
);

gemm_kernel_A_block_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
A_block_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(A_block_9_address0),
    .ce0(A_block_9_ce0),
    .we0(A_block_9_we0),
    .d0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_9_d0),
    .q0(A_block_9_q0),
    .address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_9_address1),
    .ce1(A_block_9_ce1),
    .q1(A_block_9_q1)
);

gemm_kernel_A_block_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
A_block_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(A_block_10_address0),
    .ce0(A_block_10_ce0),
    .we0(A_block_10_we0),
    .d0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_10_d0),
    .q0(A_block_10_q0),
    .address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_10_address1),
    .ce1(A_block_10_ce1),
    .q1(A_block_10_q1)
);

gemm_kernel_A_block_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
A_block_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(A_block_11_address0),
    .ce0(A_block_11_ce0),
    .we0(A_block_11_we0),
    .d0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_11_d0),
    .q0(A_block_11_q0),
    .address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_11_address1),
    .ce1(A_block_11_ce1),
    .q1(A_block_11_q1)
);

gemm_kernel_A_block_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
A_block_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(A_block_12_address0),
    .ce0(A_block_12_ce0),
    .we0(A_block_12_we0),
    .d0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_12_d0),
    .q0(A_block_12_q0),
    .address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_12_address1),
    .ce1(A_block_12_ce1),
    .q1(A_block_12_q1)
);

gemm_kernel_A_block_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
A_block_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(A_block_13_address0),
    .ce0(A_block_13_ce0),
    .we0(A_block_13_we0),
    .d0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_13_d0),
    .q0(A_block_13_q0),
    .address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_13_address1),
    .ce1(A_block_13_ce1),
    .q1(A_block_13_q1)
);

gemm_kernel_A_block_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
A_block_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(A_block_14_address0),
    .ce0(A_block_14_ce0),
    .we0(A_block_14_we0),
    .d0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_14_d0),
    .q0(A_block_14_q0),
    .address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_14_address1),
    .ce1(A_block_14_ce1),
    .q1(A_block_14_q1)
);

gemm_kernel_A_block_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
A_block_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(A_block_15_address0),
    .ce0(A_block_15_ce0),
    .we0(A_block_15_we0),
    .d0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_15_d0),
    .q0(A_block_15_q0),
    .address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_15_address1),
    .ce1(A_block_15_ce1),
    .q1(A_block_15_q1)
);

gemm_kernel_A_block_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
B_block_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(B_block_address0),
    .ce0(B_block_ce0),
    .we0(B_block_we0),
    .d0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_d0),
    .q0(B_block_q0),
    .address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_address1),
    .ce1(B_block_ce1),
    .q1(B_block_q1)
);

gemm_kernel_A_block_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
B_block_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(B_block_1_address0),
    .ce0(B_block_1_ce0),
    .we0(B_block_1_we0),
    .d0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_1_d0),
    .q0(B_block_1_q0),
    .address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_1_address1),
    .ce1(B_block_1_ce1),
    .q1(B_block_1_q1)
);

gemm_kernel_A_block_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
B_block_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(B_block_2_address0),
    .ce0(B_block_2_ce0),
    .we0(B_block_2_we0),
    .d0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_2_d0),
    .q0(B_block_2_q0),
    .address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_2_address1),
    .ce1(B_block_2_ce1),
    .q1(B_block_2_q1)
);

gemm_kernel_A_block_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
B_block_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(B_block_3_address0),
    .ce0(B_block_3_ce0),
    .we0(B_block_3_we0),
    .d0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_3_d0),
    .q0(B_block_3_q0),
    .address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_3_address1),
    .ce1(B_block_3_ce1),
    .q1(B_block_3_q1)
);

gemm_kernel_A_block_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
B_block_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(B_block_4_address0),
    .ce0(B_block_4_ce0),
    .we0(B_block_4_we0),
    .d0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_4_d0),
    .q0(B_block_4_q0),
    .address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_4_address1),
    .ce1(B_block_4_ce1),
    .q1(B_block_4_q1)
);

gemm_kernel_A_block_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
B_block_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(B_block_5_address0),
    .ce0(B_block_5_ce0),
    .we0(B_block_5_we0),
    .d0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_5_d0),
    .q0(B_block_5_q0),
    .address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_5_address1),
    .ce1(B_block_5_ce1),
    .q1(B_block_5_q1)
);

gemm_kernel_A_block_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
B_block_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(B_block_6_address0),
    .ce0(B_block_6_ce0),
    .we0(B_block_6_we0),
    .d0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_6_d0),
    .q0(B_block_6_q0),
    .address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_6_address1),
    .ce1(B_block_6_ce1),
    .q1(B_block_6_q1)
);

gemm_kernel_A_block_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
B_block_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(B_block_7_address0),
    .ce0(B_block_7_ce0),
    .we0(B_block_7_we0),
    .d0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_7_d0),
    .q0(B_block_7_q0),
    .address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_7_address1),
    .ce1(B_block_7_ce1),
    .q1(B_block_7_q1)
);

gemm_kernel_A_block_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
B_block_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(B_block_8_address0),
    .ce0(B_block_8_ce0),
    .we0(B_block_8_we0),
    .d0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_8_d0),
    .q0(B_block_8_q0),
    .address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_8_address1),
    .ce1(B_block_8_ce1),
    .q1(B_block_8_q1)
);

gemm_kernel_A_block_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
B_block_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(B_block_9_address0),
    .ce0(B_block_9_ce0),
    .we0(B_block_9_we0),
    .d0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_9_d0),
    .q0(B_block_9_q0),
    .address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_9_address1),
    .ce1(B_block_9_ce1),
    .q1(B_block_9_q1)
);

gemm_kernel_A_block_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
B_block_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(B_block_10_address0),
    .ce0(B_block_10_ce0),
    .we0(B_block_10_we0),
    .d0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_10_d0),
    .q0(B_block_10_q0),
    .address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_10_address1),
    .ce1(B_block_10_ce1),
    .q1(B_block_10_q1)
);

gemm_kernel_A_block_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
B_block_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(B_block_11_address0),
    .ce0(B_block_11_ce0),
    .we0(B_block_11_we0),
    .d0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_11_d0),
    .q0(B_block_11_q0),
    .address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_11_address1),
    .ce1(B_block_11_ce1),
    .q1(B_block_11_q1)
);

gemm_kernel_A_block_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
B_block_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(B_block_12_address0),
    .ce0(B_block_12_ce0),
    .we0(B_block_12_we0),
    .d0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_12_d0),
    .q0(B_block_12_q0),
    .address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_12_address1),
    .ce1(B_block_12_ce1),
    .q1(B_block_12_q1)
);

gemm_kernel_A_block_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
B_block_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(B_block_13_address0),
    .ce0(B_block_13_ce0),
    .we0(B_block_13_we0),
    .d0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_13_d0),
    .q0(B_block_13_q0),
    .address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_13_address1),
    .ce1(B_block_13_ce1),
    .q1(B_block_13_q1)
);

gemm_kernel_A_block_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
B_block_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(B_block_14_address0),
    .ce0(B_block_14_ce0),
    .we0(B_block_14_we0),
    .d0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_14_d0),
    .q0(B_block_14_q0),
    .address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_14_address1),
    .ce1(B_block_14_ce1),
    .q1(B_block_14_q1)
);

gemm_kernel_A_block_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
B_block_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(B_block_15_address0),
    .ce0(B_block_15_ce0),
    .we0(B_block_15_we0),
    .d0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_15_d0),
    .q0(B_block_15_q0),
    .address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_15_address1),
    .ce1(B_block_15_ce1),
    .q1(B_block_15_q1)
);

gemm_kernel_C_block_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
C_block_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(C_block_address0),
    .ce0(C_block_ce0),
    .we0(C_block_we0),
    .d0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_C_block_d0),
    .q0(C_block_q0)
);

gemm_kernel_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1 grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_ap_start),
    .ap_done(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_ap_done),
    .ap_idle(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_ap_idle),
    .ap_ready(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_ap_ready),
    .m_axi_gmem1_0_AWVALID(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_AWVALID),
    .m_axi_gmem1_0_AWREADY(1'b0),
    .m_axi_gmem1_0_AWADDR(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_AWADDR),
    .m_axi_gmem1_0_AWID(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_AWID),
    .m_axi_gmem1_0_AWLEN(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_AWLEN),
    .m_axi_gmem1_0_AWSIZE(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_AWSIZE),
    .m_axi_gmem1_0_AWBURST(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_AWBURST),
    .m_axi_gmem1_0_AWLOCK(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_AWLOCK),
    .m_axi_gmem1_0_AWCACHE(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_AWCACHE),
    .m_axi_gmem1_0_AWPROT(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_AWPROT),
    .m_axi_gmem1_0_AWQOS(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_AWQOS),
    .m_axi_gmem1_0_AWREGION(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_AWREGION),
    .m_axi_gmem1_0_AWUSER(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_AWUSER),
    .m_axi_gmem1_0_WVALID(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_WVALID),
    .m_axi_gmem1_0_WREADY(1'b0),
    .m_axi_gmem1_0_WDATA(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_WDATA),
    .m_axi_gmem1_0_WSTRB(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_WSTRB),
    .m_axi_gmem1_0_WLAST(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_WLAST),
    .m_axi_gmem1_0_WID(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_WID),
    .m_axi_gmem1_0_WUSER(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_WUSER),
    .m_axi_gmem1_0_ARVALID(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_ARVALID),
    .m_axi_gmem1_0_ARREADY(gmem1_0_ARREADY),
    .m_axi_gmem1_0_ARADDR(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_ARADDR),
    .m_axi_gmem1_0_ARID(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_ARID),
    .m_axi_gmem1_0_ARLEN(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_ARLEN),
    .m_axi_gmem1_0_ARSIZE(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_ARSIZE),
    .m_axi_gmem1_0_ARBURST(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_ARBURST),
    .m_axi_gmem1_0_ARLOCK(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_ARLOCK),
    .m_axi_gmem1_0_ARCACHE(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_ARCACHE),
    .m_axi_gmem1_0_ARPROT(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_ARPROT),
    .m_axi_gmem1_0_ARQOS(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_ARQOS),
    .m_axi_gmem1_0_ARREGION(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_ARREGION),
    .m_axi_gmem1_0_ARUSER(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_ARUSER),
    .m_axi_gmem1_0_RVALID(gmem1_0_RVALID),
    .m_axi_gmem1_0_RREADY(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_RREADY),
    .m_axi_gmem1_0_RDATA(gmem1_0_RDATA),
    .m_axi_gmem1_0_RLAST(1'b0),
    .m_axi_gmem1_0_RID(1'd0),
    .m_axi_gmem1_0_RFIFONUM(gmem1_0_RFIFONUM),
    .m_axi_gmem1_0_RUSER(1'd0),
    .m_axi_gmem1_0_RRESP(2'd0),
    .m_axi_gmem1_0_BVALID(1'b0),
    .m_axi_gmem1_0_BREADY(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_BREADY),
    .m_axi_gmem1_0_BRESP(2'd0),
    .m_axi_gmem1_0_BID(1'd0),
    .m_axi_gmem1_0_BUSER(1'd0),
    .B_block_address0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_address0),
    .B_block_ce0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_ce0),
    .B_block_we0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_we0),
    .B_block_d0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_d0),
    .B_block_1_address0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_1_address0),
    .B_block_1_ce0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_1_ce0),
    .B_block_1_we0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_1_we0),
    .B_block_1_d0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_1_d0),
    .B_block_2_address0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_2_address0),
    .B_block_2_ce0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_2_ce0),
    .B_block_2_we0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_2_we0),
    .B_block_2_d0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_2_d0),
    .B_block_3_address0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_3_address0),
    .B_block_3_ce0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_3_ce0),
    .B_block_3_we0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_3_we0),
    .B_block_3_d0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_3_d0),
    .B_block_4_address0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_4_address0),
    .B_block_4_ce0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_4_ce0),
    .B_block_4_we0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_4_we0),
    .B_block_4_d0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_4_d0),
    .B_block_5_address0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_5_address0),
    .B_block_5_ce0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_5_ce0),
    .B_block_5_we0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_5_we0),
    .B_block_5_d0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_5_d0),
    .B_block_6_address0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_6_address0),
    .B_block_6_ce0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_6_ce0),
    .B_block_6_we0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_6_we0),
    .B_block_6_d0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_6_d0),
    .B_block_7_address0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_7_address0),
    .B_block_7_ce0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_7_ce0),
    .B_block_7_we0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_7_we0),
    .B_block_7_d0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_7_d0),
    .B_block_8_address0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_8_address0),
    .B_block_8_ce0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_8_ce0),
    .B_block_8_we0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_8_we0),
    .B_block_8_d0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_8_d0),
    .B_block_9_address0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_9_address0),
    .B_block_9_ce0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_9_ce0),
    .B_block_9_we0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_9_we0),
    .B_block_9_d0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_9_d0),
    .B_block_10_address0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_10_address0),
    .B_block_10_ce0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_10_ce0),
    .B_block_10_we0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_10_we0),
    .B_block_10_d0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_10_d0),
    .B_block_11_address0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_11_address0),
    .B_block_11_ce0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_11_ce0),
    .B_block_11_we0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_11_we0),
    .B_block_11_d0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_11_d0),
    .B_block_12_address0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_12_address0),
    .B_block_12_ce0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_12_ce0),
    .B_block_12_we0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_12_we0),
    .B_block_12_d0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_12_d0),
    .B_block_13_address0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_13_address0),
    .B_block_13_ce0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_13_ce0),
    .B_block_13_we0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_13_we0),
    .B_block_13_d0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_13_d0),
    .B_block_14_address0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_14_address0),
    .B_block_14_ce0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_14_ce0),
    .B_block_14_we0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_14_we0),
    .B_block_14_d0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_14_d0),
    .B_block_15_address0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_15_address0),
    .B_block_15_ce0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_15_ce0),
    .B_block_15_we0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_15_we0),
    .B_block_15_d0(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_15_d0),
    .B(B_read_reg_449),
    .zext_ln31(tmp_1_reg_472)
);

gemm_kernel_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2 grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_ap_start),
    .ap_done(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_ap_done),
    .ap_idle(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_ap_idle),
    .ap_ready(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_ap_ready),
    .m_axi_gmem0_0_AWVALID(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_AWVALID),
    .m_axi_gmem0_0_AWREADY(1'b0),
    .m_axi_gmem0_0_AWADDR(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_AWADDR),
    .m_axi_gmem0_0_AWID(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_AWID),
    .m_axi_gmem0_0_AWLEN(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_AWLEN),
    .m_axi_gmem0_0_AWSIZE(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_AWSIZE),
    .m_axi_gmem0_0_AWBURST(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_AWBURST),
    .m_axi_gmem0_0_AWLOCK(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_AWLOCK),
    .m_axi_gmem0_0_AWCACHE(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_AWCACHE),
    .m_axi_gmem0_0_AWPROT(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_AWPROT),
    .m_axi_gmem0_0_AWQOS(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_AWQOS),
    .m_axi_gmem0_0_AWREGION(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_AWREGION),
    .m_axi_gmem0_0_AWUSER(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_AWUSER),
    .m_axi_gmem0_0_WVALID(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_WVALID),
    .m_axi_gmem0_0_WREADY(1'b0),
    .m_axi_gmem0_0_WDATA(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_WDATA),
    .m_axi_gmem0_0_WSTRB(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_WSTRB),
    .m_axi_gmem0_0_WLAST(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_WLAST),
    .m_axi_gmem0_0_WID(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_WID),
    .m_axi_gmem0_0_WUSER(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_WUSER),
    .m_axi_gmem0_0_ARVALID(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_ARVALID),
    .m_axi_gmem0_0_ARREADY(gmem0_0_ARREADY),
    .m_axi_gmem0_0_ARADDR(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_ARADDR),
    .m_axi_gmem0_0_ARID(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_ARID),
    .m_axi_gmem0_0_ARLEN(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_ARLEN),
    .m_axi_gmem0_0_ARSIZE(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_ARSIZE),
    .m_axi_gmem0_0_ARBURST(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_ARBURST),
    .m_axi_gmem0_0_ARLOCK(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_ARLOCK),
    .m_axi_gmem0_0_ARCACHE(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_ARCACHE),
    .m_axi_gmem0_0_ARPROT(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_ARPROT),
    .m_axi_gmem0_0_ARQOS(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_ARQOS),
    .m_axi_gmem0_0_ARREGION(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_ARREGION),
    .m_axi_gmem0_0_ARUSER(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_ARUSER),
    .m_axi_gmem0_0_RVALID(gmem0_0_RVALID),
    .m_axi_gmem0_0_RREADY(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_RREADY),
    .m_axi_gmem0_0_RDATA(gmem0_0_RDATA),
    .m_axi_gmem0_0_RLAST(1'b0),
    .m_axi_gmem0_0_RID(1'd0),
    .m_axi_gmem0_0_RFIFONUM(gmem0_0_RFIFONUM),
    .m_axi_gmem0_0_RUSER(1'd0),
    .m_axi_gmem0_0_RRESP(2'd0),
    .m_axi_gmem0_0_BVALID(1'b0),
    .m_axi_gmem0_0_BREADY(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_BREADY),
    .m_axi_gmem0_0_BRESP(2'd0),
    .m_axi_gmem0_0_BID(1'd0),
    .m_axi_gmem0_0_BUSER(1'd0),
    .p_cast_cast(p_cast_reg_454),
    .A_block_address0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_address0),
    .A_block_ce0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_ce0),
    .A_block_we0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_we0),
    .A_block_d0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_d0),
    .A_block_1_address0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_1_address0),
    .A_block_1_ce0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_1_ce0),
    .A_block_1_we0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_1_we0),
    .A_block_1_d0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_1_d0),
    .A_block_2_address0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_2_address0),
    .A_block_2_ce0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_2_ce0),
    .A_block_2_we0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_2_we0),
    .A_block_2_d0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_2_d0),
    .A_block_3_address0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_3_address0),
    .A_block_3_ce0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_3_ce0),
    .A_block_3_we0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_3_we0),
    .A_block_3_d0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_3_d0),
    .A_block_4_address0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_4_address0),
    .A_block_4_ce0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_4_ce0),
    .A_block_4_we0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_4_we0),
    .A_block_4_d0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_4_d0),
    .A_block_5_address0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_5_address0),
    .A_block_5_ce0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_5_ce0),
    .A_block_5_we0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_5_we0),
    .A_block_5_d0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_5_d0),
    .A_block_6_address0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_6_address0),
    .A_block_6_ce0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_6_ce0),
    .A_block_6_we0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_6_we0),
    .A_block_6_d0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_6_d0),
    .A_block_7_address0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_7_address0),
    .A_block_7_ce0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_7_ce0),
    .A_block_7_we0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_7_we0),
    .A_block_7_d0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_7_d0),
    .A_block_8_address0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_8_address0),
    .A_block_8_ce0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_8_ce0),
    .A_block_8_we0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_8_we0),
    .A_block_8_d0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_8_d0),
    .A_block_9_address0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_9_address0),
    .A_block_9_ce0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_9_ce0),
    .A_block_9_we0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_9_we0),
    .A_block_9_d0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_9_d0),
    .A_block_10_address0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_10_address0),
    .A_block_10_ce0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_10_ce0),
    .A_block_10_we0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_10_we0),
    .A_block_10_d0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_10_d0),
    .A_block_11_address0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_11_address0),
    .A_block_11_ce0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_11_ce0),
    .A_block_11_we0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_11_we0),
    .A_block_11_d0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_11_d0),
    .A_block_12_address0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_12_address0),
    .A_block_12_ce0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_12_ce0),
    .A_block_12_we0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_12_we0),
    .A_block_12_d0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_12_d0),
    .A_block_13_address0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_13_address0),
    .A_block_13_ce0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_13_ce0),
    .A_block_13_we0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_13_we0),
    .A_block_13_d0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_13_d0),
    .A_block_14_address0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_14_address0),
    .A_block_14_ce0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_14_ce0),
    .A_block_14_we0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_14_we0),
    .A_block_14_d0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_14_d0),
    .A_block_15_address0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_15_address0),
    .A_block_15_ce0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_15_ce0),
    .A_block_15_we0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_15_we0),
    .A_block_15_d0(grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_15_d0)
);

gemm_kernel_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3 grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_ap_start),
    .ap_done(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_ap_done),
    .ap_idle(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_ap_idle),
    .ap_ready(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_ap_ready),
    .A_block_address0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_address0),
    .A_block_ce0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_ce0),
    .A_block_q0(A_block_q0),
    .A_block_address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_address1),
    .A_block_ce1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_ce1),
    .A_block_q1(A_block_q1),
    .A_block_1_address0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_1_address0),
    .A_block_1_ce0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_1_ce0),
    .A_block_1_q0(A_block_1_q0),
    .A_block_1_address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_1_address1),
    .A_block_1_ce1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_1_ce1),
    .A_block_1_q1(A_block_1_q1),
    .A_block_2_address0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_2_address0),
    .A_block_2_ce0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_2_ce0),
    .A_block_2_q0(A_block_2_q0),
    .A_block_2_address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_2_address1),
    .A_block_2_ce1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_2_ce1),
    .A_block_2_q1(A_block_2_q1),
    .A_block_3_address0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_3_address0),
    .A_block_3_ce0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_3_ce0),
    .A_block_3_q0(A_block_3_q0),
    .A_block_3_address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_3_address1),
    .A_block_3_ce1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_3_ce1),
    .A_block_3_q1(A_block_3_q1),
    .A_block_4_address0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_4_address0),
    .A_block_4_ce0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_4_ce0),
    .A_block_4_q0(A_block_4_q0),
    .A_block_4_address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_4_address1),
    .A_block_4_ce1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_4_ce1),
    .A_block_4_q1(A_block_4_q1),
    .A_block_5_address0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_5_address0),
    .A_block_5_ce0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_5_ce0),
    .A_block_5_q0(A_block_5_q0),
    .A_block_5_address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_5_address1),
    .A_block_5_ce1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_5_ce1),
    .A_block_5_q1(A_block_5_q1),
    .A_block_6_address0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_6_address0),
    .A_block_6_ce0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_6_ce0),
    .A_block_6_q0(A_block_6_q0),
    .A_block_6_address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_6_address1),
    .A_block_6_ce1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_6_ce1),
    .A_block_6_q1(A_block_6_q1),
    .A_block_7_address0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_7_address0),
    .A_block_7_ce0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_7_ce0),
    .A_block_7_q0(A_block_7_q0),
    .A_block_7_address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_7_address1),
    .A_block_7_ce1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_7_ce1),
    .A_block_7_q1(A_block_7_q1),
    .A_block_8_address0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_8_address0),
    .A_block_8_ce0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_8_ce0),
    .A_block_8_q0(A_block_8_q0),
    .A_block_8_address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_8_address1),
    .A_block_8_ce1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_8_ce1),
    .A_block_8_q1(A_block_8_q1),
    .A_block_9_address0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_9_address0),
    .A_block_9_ce0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_9_ce0),
    .A_block_9_q0(A_block_9_q0),
    .A_block_9_address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_9_address1),
    .A_block_9_ce1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_9_ce1),
    .A_block_9_q1(A_block_9_q1),
    .A_block_10_address0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_10_address0),
    .A_block_10_ce0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_10_ce0),
    .A_block_10_q0(A_block_10_q0),
    .A_block_10_address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_10_address1),
    .A_block_10_ce1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_10_ce1),
    .A_block_10_q1(A_block_10_q1),
    .A_block_11_address0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_11_address0),
    .A_block_11_ce0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_11_ce0),
    .A_block_11_q0(A_block_11_q0),
    .A_block_11_address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_11_address1),
    .A_block_11_ce1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_11_ce1),
    .A_block_11_q1(A_block_11_q1),
    .A_block_12_address0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_12_address0),
    .A_block_12_ce0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_12_ce0),
    .A_block_12_q0(A_block_12_q0),
    .A_block_12_address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_12_address1),
    .A_block_12_ce1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_12_ce1),
    .A_block_12_q1(A_block_12_q1),
    .A_block_13_address0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_13_address0),
    .A_block_13_ce0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_13_ce0),
    .A_block_13_q0(A_block_13_q0),
    .A_block_13_address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_13_address1),
    .A_block_13_ce1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_13_ce1),
    .A_block_13_q1(A_block_13_q1),
    .A_block_14_address0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_14_address0),
    .A_block_14_ce0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_14_ce0),
    .A_block_14_q0(A_block_14_q0),
    .A_block_14_address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_14_address1),
    .A_block_14_ce1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_14_ce1),
    .A_block_14_q1(A_block_14_q1),
    .A_block_15_address0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_15_address0),
    .A_block_15_ce0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_15_ce0),
    .A_block_15_q0(A_block_15_q0),
    .A_block_15_address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_15_address1),
    .A_block_15_ce1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_15_ce1),
    .A_block_15_q1(A_block_15_q1),
    .B_block_address0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_address0),
    .B_block_ce0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_ce0),
    .B_block_q0(B_block_q0),
    .B_block_address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_address1),
    .B_block_ce1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_ce1),
    .B_block_q1(B_block_q1),
    .B_block_1_address0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_1_address0),
    .B_block_1_ce0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_1_ce0),
    .B_block_1_q0(B_block_1_q0),
    .B_block_1_address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_1_address1),
    .B_block_1_ce1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_1_ce1),
    .B_block_1_q1(B_block_1_q1),
    .B_block_2_address0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_2_address0),
    .B_block_2_ce0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_2_ce0),
    .B_block_2_q0(B_block_2_q0),
    .B_block_2_address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_2_address1),
    .B_block_2_ce1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_2_ce1),
    .B_block_2_q1(B_block_2_q1),
    .B_block_3_address0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_3_address0),
    .B_block_3_ce0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_3_ce0),
    .B_block_3_q0(B_block_3_q0),
    .B_block_3_address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_3_address1),
    .B_block_3_ce1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_3_ce1),
    .B_block_3_q1(B_block_3_q1),
    .B_block_4_address0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_4_address0),
    .B_block_4_ce0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_4_ce0),
    .B_block_4_q0(B_block_4_q0),
    .B_block_4_address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_4_address1),
    .B_block_4_ce1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_4_ce1),
    .B_block_4_q1(B_block_4_q1),
    .B_block_5_address0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_5_address0),
    .B_block_5_ce0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_5_ce0),
    .B_block_5_q0(B_block_5_q0),
    .B_block_5_address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_5_address1),
    .B_block_5_ce1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_5_ce1),
    .B_block_5_q1(B_block_5_q1),
    .B_block_6_address0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_6_address0),
    .B_block_6_ce0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_6_ce0),
    .B_block_6_q0(B_block_6_q0),
    .B_block_6_address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_6_address1),
    .B_block_6_ce1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_6_ce1),
    .B_block_6_q1(B_block_6_q1),
    .B_block_7_address0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_7_address0),
    .B_block_7_ce0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_7_ce0),
    .B_block_7_q0(B_block_7_q0),
    .B_block_7_address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_7_address1),
    .B_block_7_ce1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_7_ce1),
    .B_block_7_q1(B_block_7_q1),
    .B_block_8_address0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_8_address0),
    .B_block_8_ce0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_8_ce0),
    .B_block_8_q0(B_block_8_q0),
    .B_block_8_address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_8_address1),
    .B_block_8_ce1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_8_ce1),
    .B_block_8_q1(B_block_8_q1),
    .B_block_9_address0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_9_address0),
    .B_block_9_ce0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_9_ce0),
    .B_block_9_q0(B_block_9_q0),
    .B_block_9_address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_9_address1),
    .B_block_9_ce1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_9_ce1),
    .B_block_9_q1(B_block_9_q1),
    .B_block_10_address0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_10_address0),
    .B_block_10_ce0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_10_ce0),
    .B_block_10_q0(B_block_10_q0),
    .B_block_10_address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_10_address1),
    .B_block_10_ce1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_10_ce1),
    .B_block_10_q1(B_block_10_q1),
    .B_block_11_address0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_11_address0),
    .B_block_11_ce0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_11_ce0),
    .B_block_11_q0(B_block_11_q0),
    .B_block_11_address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_11_address1),
    .B_block_11_ce1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_11_ce1),
    .B_block_11_q1(B_block_11_q1),
    .B_block_12_address0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_12_address0),
    .B_block_12_ce0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_12_ce0),
    .B_block_12_q0(B_block_12_q0),
    .B_block_12_address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_12_address1),
    .B_block_12_ce1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_12_ce1),
    .B_block_12_q1(B_block_12_q1),
    .B_block_13_address0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_13_address0),
    .B_block_13_ce0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_13_ce0),
    .B_block_13_q0(B_block_13_q0),
    .B_block_13_address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_13_address1),
    .B_block_13_ce1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_13_ce1),
    .B_block_13_q1(B_block_13_q1),
    .B_block_14_address0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_14_address0),
    .B_block_14_ce0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_14_ce0),
    .B_block_14_q0(B_block_14_q0),
    .B_block_14_address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_14_address1),
    .B_block_14_ce1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_14_ce1),
    .B_block_14_q1(B_block_14_q1),
    .B_block_15_address0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_15_address0),
    .B_block_15_ce0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_15_ce0),
    .B_block_15_q0(B_block_15_q0),
    .B_block_15_address1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_15_address1),
    .B_block_15_ce1(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_15_ce1),
    .B_block_15_q1(B_block_15_q1),
    .C_block_address0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_C_block_address0),
    .C_block_ce0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_C_block_ce0),
    .C_block_we0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_C_block_we0),
    .C_block_d0(grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_C_block_d0)
);

gemm_kernel_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4 grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_ap_start),
    .ap_done(grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_ap_done),
    .ap_idle(grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_ap_idle),
    .ap_ready(grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_ap_ready),
    .m_axi_gmem2_0_AWVALID(grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_AWVALID),
    .m_axi_gmem2_0_AWREADY(gmem2_0_AWREADY),
    .m_axi_gmem2_0_AWADDR(grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_AWADDR),
    .m_axi_gmem2_0_AWID(grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_AWID),
    .m_axi_gmem2_0_AWLEN(grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_AWLEN),
    .m_axi_gmem2_0_AWSIZE(grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_AWSIZE),
    .m_axi_gmem2_0_AWBURST(grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_AWBURST),
    .m_axi_gmem2_0_AWLOCK(grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_AWLOCK),
    .m_axi_gmem2_0_AWCACHE(grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_AWCACHE),
    .m_axi_gmem2_0_AWPROT(grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_AWPROT),
    .m_axi_gmem2_0_AWQOS(grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_AWQOS),
    .m_axi_gmem2_0_AWREGION(grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_AWREGION),
    .m_axi_gmem2_0_AWUSER(grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_AWUSER),
    .m_axi_gmem2_0_WVALID(grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_WVALID),
    .m_axi_gmem2_0_WREADY(gmem2_0_WREADY),
    .m_axi_gmem2_0_WDATA(grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_WDATA),
    .m_axi_gmem2_0_WSTRB(grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_WSTRB),
    .m_axi_gmem2_0_WLAST(grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_WLAST),
    .m_axi_gmem2_0_WID(grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_WID),
    .m_axi_gmem2_0_WUSER(grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_WUSER),
    .m_axi_gmem2_0_ARVALID(grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_ARVALID),
    .m_axi_gmem2_0_ARREADY(1'b0),
    .m_axi_gmem2_0_ARADDR(grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_ARADDR),
    .m_axi_gmem2_0_ARID(grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_ARID),
    .m_axi_gmem2_0_ARLEN(grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_ARLEN),
    .m_axi_gmem2_0_ARSIZE(grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_ARSIZE),
    .m_axi_gmem2_0_ARBURST(grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_ARBURST),
    .m_axi_gmem2_0_ARLOCK(grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_ARLOCK),
    .m_axi_gmem2_0_ARCACHE(grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_ARCACHE),
    .m_axi_gmem2_0_ARPROT(grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_ARPROT),
    .m_axi_gmem2_0_ARQOS(grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_ARQOS),
    .m_axi_gmem2_0_ARREGION(grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_ARREGION),
    .m_axi_gmem2_0_ARUSER(grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_ARUSER),
    .m_axi_gmem2_0_RVALID(1'b0),
    .m_axi_gmem2_0_RREADY(grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_RREADY),
    .m_axi_gmem2_0_RDATA(32'd0),
    .m_axi_gmem2_0_RLAST(1'b0),
    .m_axi_gmem2_0_RID(1'd0),
    .m_axi_gmem2_0_RFIFONUM(9'd0),
    .m_axi_gmem2_0_RUSER(1'd0),
    .m_axi_gmem2_0_RRESP(2'd0),
    .m_axi_gmem2_0_BVALID(gmem2_0_BVALID),
    .m_axi_gmem2_0_BREADY(grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_BREADY),
    .m_axi_gmem2_0_BRESP(2'd0),
    .m_axi_gmem2_0_BID(1'd0),
    .m_axi_gmem2_0_BUSER(1'd0),
    .C_block_address0(grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_C_block_address0),
    .C_block_ce0(grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_C_block_ce0),
    .C_block_q0(C_block_q0),
    .empty(empty_28_reg_486),
    .C(C_read_reg_444),
    .zext_ln31(tmp_1_reg_472)
);

gemm_kernel_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .A(A),
    .B(B),
    .C(C),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

gemm_kernel_gmem0_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 7 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM0_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM0_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM0_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM0_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM0_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM0_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM0_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM0_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM0_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM0_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM0_CACHE_VALUE ),
    .CH0_USER_RFIFONUM_WIDTH( 9 ),
    .CH0_USER_DW( 32 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 0 ))
gmem0_m_axi_U(
    .AWVALID(m_axi_gmem0_AWVALID),
    .AWREADY(m_axi_gmem0_AWREADY),
    .AWADDR(m_axi_gmem0_AWADDR),
    .AWID(m_axi_gmem0_AWID),
    .AWLEN(m_axi_gmem0_AWLEN),
    .AWSIZE(m_axi_gmem0_AWSIZE),
    .AWBURST(m_axi_gmem0_AWBURST),
    .AWLOCK(m_axi_gmem0_AWLOCK),
    .AWCACHE(m_axi_gmem0_AWCACHE),
    .AWPROT(m_axi_gmem0_AWPROT),
    .AWQOS(m_axi_gmem0_AWQOS),
    .AWREGION(m_axi_gmem0_AWREGION),
    .AWUSER(m_axi_gmem0_AWUSER),
    .WVALID(m_axi_gmem0_WVALID),
    .WREADY(m_axi_gmem0_WREADY),
    .WDATA(m_axi_gmem0_WDATA),
    .WSTRB(m_axi_gmem0_WSTRB),
    .WLAST(m_axi_gmem0_WLAST),
    .WID(m_axi_gmem0_WID),
    .WUSER(m_axi_gmem0_WUSER),
    .ARVALID(m_axi_gmem0_ARVALID),
    .ARREADY(m_axi_gmem0_ARREADY),
    .ARADDR(m_axi_gmem0_ARADDR),
    .ARID(m_axi_gmem0_ARID),
    .ARLEN(m_axi_gmem0_ARLEN),
    .ARSIZE(m_axi_gmem0_ARSIZE),
    .ARBURST(m_axi_gmem0_ARBURST),
    .ARLOCK(m_axi_gmem0_ARLOCK),
    .ARCACHE(m_axi_gmem0_ARCACHE),
    .ARPROT(m_axi_gmem0_ARPROT),
    .ARQOS(m_axi_gmem0_ARQOS),
    .ARREGION(m_axi_gmem0_ARREGION),
    .ARUSER(m_axi_gmem0_ARUSER),
    .RVALID(m_axi_gmem0_RVALID),
    .RREADY(m_axi_gmem0_RREADY),
    .RDATA(m_axi_gmem0_RDATA),
    .RLAST(m_axi_gmem0_RLAST),
    .RID(m_axi_gmem0_RID),
    .RUSER(m_axi_gmem0_RUSER),
    .RRESP(m_axi_gmem0_RRESP),
    .BVALID(m_axi_gmem0_BVALID),
    .BREADY(m_axi_gmem0_BREADY),
    .BRESP(m_axi_gmem0_BRESP),
    .BID(m_axi_gmem0_BID),
    .BUSER(m_axi_gmem0_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(gmem0_0_ARVALID),
    .I_CH0_ARREADY(gmem0_0_ARREADY),
    .I_CH0_ARADDR(gmem0_0_ARADDR),
    .I_CH0_ARLEN(gmem0_0_ARLEN),
    .I_CH0_RVALID(gmem0_0_RVALID),
    .I_CH0_RREADY(gmem0_0_RREADY),
    .I_CH0_RDATA(gmem0_0_RDATA),
    .I_CH0_RFIFONUM(gmem0_0_RFIFONUM),
    .I_CH0_AWVALID(1'b0),
    .I_CH0_AWREADY(gmem0_0_AWREADY),
    .I_CH0_AWADDR(64'd0),
    .I_CH0_AWLEN(32'd0),
    .I_CH0_WVALID(1'b0),
    .I_CH0_WREADY(gmem0_0_WREADY),
    .I_CH0_WDATA(32'd0),
    .I_CH0_WSTRB(4'd0),
    .I_CH0_BVALID(gmem0_0_BVALID),
    .I_CH0_BREADY(1'b0)
);

gemm_kernel_gmem1_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 7 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM1_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM1_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM1_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM1_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM1_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM1_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM1_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM1_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM1_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM1_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM1_CACHE_VALUE ),
    .CH0_USER_RFIFONUM_WIDTH( 9 ),
    .CH0_USER_DW( 32 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 0 ))
gmem1_m_axi_U(
    .AWVALID(m_axi_gmem1_AWVALID),
    .AWREADY(m_axi_gmem1_AWREADY),
    .AWADDR(m_axi_gmem1_AWADDR),
    .AWID(m_axi_gmem1_AWID),
    .AWLEN(m_axi_gmem1_AWLEN),
    .AWSIZE(m_axi_gmem1_AWSIZE),
    .AWBURST(m_axi_gmem1_AWBURST),
    .AWLOCK(m_axi_gmem1_AWLOCK),
    .AWCACHE(m_axi_gmem1_AWCACHE),
    .AWPROT(m_axi_gmem1_AWPROT),
    .AWQOS(m_axi_gmem1_AWQOS),
    .AWREGION(m_axi_gmem1_AWREGION),
    .AWUSER(m_axi_gmem1_AWUSER),
    .WVALID(m_axi_gmem1_WVALID),
    .WREADY(m_axi_gmem1_WREADY),
    .WDATA(m_axi_gmem1_WDATA),
    .WSTRB(m_axi_gmem1_WSTRB),
    .WLAST(m_axi_gmem1_WLAST),
    .WID(m_axi_gmem1_WID),
    .WUSER(m_axi_gmem1_WUSER),
    .ARVALID(m_axi_gmem1_ARVALID),
    .ARREADY(m_axi_gmem1_ARREADY),
    .ARADDR(m_axi_gmem1_ARADDR),
    .ARID(m_axi_gmem1_ARID),
    .ARLEN(m_axi_gmem1_ARLEN),
    .ARSIZE(m_axi_gmem1_ARSIZE),
    .ARBURST(m_axi_gmem1_ARBURST),
    .ARLOCK(m_axi_gmem1_ARLOCK),
    .ARCACHE(m_axi_gmem1_ARCACHE),
    .ARPROT(m_axi_gmem1_ARPROT),
    .ARQOS(m_axi_gmem1_ARQOS),
    .ARREGION(m_axi_gmem1_ARREGION),
    .ARUSER(m_axi_gmem1_ARUSER),
    .RVALID(m_axi_gmem1_RVALID),
    .RREADY(m_axi_gmem1_RREADY),
    .RDATA(m_axi_gmem1_RDATA),
    .RLAST(m_axi_gmem1_RLAST),
    .RID(m_axi_gmem1_RID),
    .RUSER(m_axi_gmem1_RUSER),
    .RRESP(m_axi_gmem1_RRESP),
    .BVALID(m_axi_gmem1_BVALID),
    .BREADY(m_axi_gmem1_BREADY),
    .BRESP(m_axi_gmem1_BRESP),
    .BID(m_axi_gmem1_BID),
    .BUSER(m_axi_gmem1_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(gmem1_0_ARVALID),
    .I_CH0_ARREADY(gmem1_0_ARREADY),
    .I_CH0_ARADDR(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_ARADDR),
    .I_CH0_ARLEN(grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_ARLEN),
    .I_CH0_RVALID(gmem1_0_RVALID),
    .I_CH0_RREADY(gmem1_0_RREADY),
    .I_CH0_RDATA(gmem1_0_RDATA),
    .I_CH0_RFIFONUM(gmem1_0_RFIFONUM),
    .I_CH0_AWVALID(1'b0),
    .I_CH0_AWREADY(gmem1_0_AWREADY),
    .I_CH0_AWADDR(64'd0),
    .I_CH0_AWLEN(32'd0),
    .I_CH0_WVALID(1'b0),
    .I_CH0_WREADY(gmem1_0_WREADY),
    .I_CH0_WDATA(32'd0),
    .I_CH0_WSTRB(4'd0),
    .I_CH0_BVALID(gmem1_0_BVALID),
    .I_CH0_BREADY(1'b0)
);

gemm_kernel_gmem2_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 4 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM2_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM2_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM2_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM2_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM2_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM2_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM2_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM2_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM2_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM2_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM2_CACHE_VALUE ),
    .CH0_USER_RFIFONUM_WIDTH( 9 ),
    .CH0_USER_DW( 32 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 0 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem2_m_axi_U(
    .AWVALID(m_axi_gmem2_AWVALID),
    .AWREADY(m_axi_gmem2_AWREADY),
    .AWADDR(m_axi_gmem2_AWADDR),
    .AWID(m_axi_gmem2_AWID),
    .AWLEN(m_axi_gmem2_AWLEN),
    .AWSIZE(m_axi_gmem2_AWSIZE),
    .AWBURST(m_axi_gmem2_AWBURST),
    .AWLOCK(m_axi_gmem2_AWLOCK),
    .AWCACHE(m_axi_gmem2_AWCACHE),
    .AWPROT(m_axi_gmem2_AWPROT),
    .AWQOS(m_axi_gmem2_AWQOS),
    .AWREGION(m_axi_gmem2_AWREGION),
    .AWUSER(m_axi_gmem2_AWUSER),
    .WVALID(m_axi_gmem2_WVALID),
    .WREADY(m_axi_gmem2_WREADY),
    .WDATA(m_axi_gmem2_WDATA),
    .WSTRB(m_axi_gmem2_WSTRB),
    .WLAST(m_axi_gmem2_WLAST),
    .WID(m_axi_gmem2_WID),
    .WUSER(m_axi_gmem2_WUSER),
    .ARVALID(m_axi_gmem2_ARVALID),
    .ARREADY(m_axi_gmem2_ARREADY),
    .ARADDR(m_axi_gmem2_ARADDR),
    .ARID(m_axi_gmem2_ARID),
    .ARLEN(m_axi_gmem2_ARLEN),
    .ARSIZE(m_axi_gmem2_ARSIZE),
    .ARBURST(m_axi_gmem2_ARBURST),
    .ARLOCK(m_axi_gmem2_ARLOCK),
    .ARCACHE(m_axi_gmem2_ARCACHE),
    .ARPROT(m_axi_gmem2_ARPROT),
    .ARQOS(m_axi_gmem2_ARQOS),
    .ARREGION(m_axi_gmem2_ARREGION),
    .ARUSER(m_axi_gmem2_ARUSER),
    .RVALID(m_axi_gmem2_RVALID),
    .RREADY(m_axi_gmem2_RREADY),
    .RDATA(m_axi_gmem2_RDATA),
    .RLAST(m_axi_gmem2_RLAST),
    .RID(m_axi_gmem2_RID),
    .RUSER(m_axi_gmem2_RUSER),
    .RRESP(m_axi_gmem2_RRESP),
    .BVALID(m_axi_gmem2_BVALID),
    .BREADY(m_axi_gmem2_BREADY),
    .BRESP(m_axi_gmem2_BRESP),
    .BID(m_axi_gmem2_BID),
    .BUSER(m_axi_gmem2_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(1'b0),
    .I_CH0_ARREADY(gmem2_0_ARREADY),
    .I_CH0_ARADDR(64'd0),
    .I_CH0_ARLEN(32'd0),
    .I_CH0_RVALID(gmem2_0_RVALID),
    .I_CH0_RREADY(1'b0),
    .I_CH0_RDATA(gmem2_0_RDATA),
    .I_CH0_RFIFONUM(gmem2_0_RFIFONUM),
    .I_CH0_AWVALID(gmem2_0_AWVALID),
    .I_CH0_AWREADY(gmem2_0_AWREADY),
    .I_CH0_AWADDR(grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_AWADDR),
    .I_CH0_AWLEN(grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_AWLEN),
    .I_CH0_WVALID(gmem2_0_WVALID),
    .I_CH0_WREADY(gmem2_0_WREADY),
    .I_CH0_WDATA(grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_WDATA),
    .I_CH0_WSTRB(grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_WSTRB),
    .I_CH0_BVALID(gmem2_0_BVALID),
    .I_CH0_BREADY(gmem2_0_BREADY)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_ap_start_reg <= 1'b1;
        end else if ((grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_ap_ready == 1'b1)) begin
            grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln40_fu_417_p2 == 1'd0))) begin
            grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_ap_start_reg <= 1'b1;
        end else if ((grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_ap_ready == 1'b1)) begin
            grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln28_fu_392_p2 == 1'd0))) begin
            grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_ap_start_reg <= 1'b1;
        end else if ((grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_ap_ready == 1'b1)) begin
            grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state15)) begin
            grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_ap_start_reg <= 1'b1;
        end else if ((grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_ap_ready == 1'b1)) begin
            grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) & (grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_ap_done == 1'b1))) begin
        a_blk_reg_259 <= add_ln40_reg_481;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        a_blk_reg_259 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        b_blk_fu_98 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln40_fu_417_p2 == 1'd1))) begin
        b_blk_fu_98 <= add_ln28_reg_467;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        B_read_reg_449 <= B;
        C_read_reg_444 <= C;
        gmem0_addr_reg_459 <= p_cast_cast_fu_374_p1;
        p_cast_reg_454 <= {{A[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln28_reg_467 <= add_ln28_fu_398_p2;
        tmp_1_reg_472[8 : 6] <= tmp_1_fu_408_p3[8 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        add_ln40_reg_481 <= add_ln40_fu_423_p2;
        empty_28_reg_486 <= empty_28_fu_429_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        A_block_10_address0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_10_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        A_block_10_address0 = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_10_address0;
    end else begin
        A_block_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        A_block_10_ce0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_10_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        A_block_10_ce0 = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_10_ce0;
    end else begin
        A_block_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        A_block_10_ce1 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_10_ce1;
    end else begin
        A_block_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        A_block_10_we0 = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_10_we0;
    end else begin
        A_block_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        A_block_11_address0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_11_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        A_block_11_address0 = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_11_address0;
    end else begin
        A_block_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        A_block_11_ce0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_11_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        A_block_11_ce0 = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_11_ce0;
    end else begin
        A_block_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        A_block_11_ce1 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_11_ce1;
    end else begin
        A_block_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        A_block_11_we0 = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_11_we0;
    end else begin
        A_block_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        A_block_12_address0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_12_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        A_block_12_address0 = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_12_address0;
    end else begin
        A_block_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        A_block_12_ce0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_12_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        A_block_12_ce0 = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_12_ce0;
    end else begin
        A_block_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        A_block_12_ce1 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_12_ce1;
    end else begin
        A_block_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        A_block_12_we0 = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_12_we0;
    end else begin
        A_block_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        A_block_13_address0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_13_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        A_block_13_address0 = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_13_address0;
    end else begin
        A_block_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        A_block_13_ce0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_13_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        A_block_13_ce0 = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_13_ce0;
    end else begin
        A_block_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        A_block_13_ce1 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_13_ce1;
    end else begin
        A_block_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        A_block_13_we0 = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_13_we0;
    end else begin
        A_block_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        A_block_14_address0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_14_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        A_block_14_address0 = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_14_address0;
    end else begin
        A_block_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        A_block_14_ce0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_14_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        A_block_14_ce0 = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_14_ce0;
    end else begin
        A_block_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        A_block_14_ce1 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_14_ce1;
    end else begin
        A_block_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        A_block_14_we0 = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_14_we0;
    end else begin
        A_block_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        A_block_15_address0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_15_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        A_block_15_address0 = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_15_address0;
    end else begin
        A_block_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        A_block_15_ce0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_15_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        A_block_15_ce0 = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_15_ce0;
    end else begin
        A_block_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        A_block_15_ce1 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_15_ce1;
    end else begin
        A_block_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        A_block_15_we0 = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_15_we0;
    end else begin
        A_block_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        A_block_1_address0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        A_block_1_address0 = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_1_address0;
    end else begin
        A_block_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        A_block_1_ce0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        A_block_1_ce0 = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_1_ce0;
    end else begin
        A_block_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        A_block_1_ce1 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_1_ce1;
    end else begin
        A_block_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        A_block_1_we0 = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_1_we0;
    end else begin
        A_block_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        A_block_2_address0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        A_block_2_address0 = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_2_address0;
    end else begin
        A_block_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        A_block_2_ce0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        A_block_2_ce0 = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_2_ce0;
    end else begin
        A_block_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        A_block_2_ce1 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_2_ce1;
    end else begin
        A_block_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        A_block_2_we0 = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_2_we0;
    end else begin
        A_block_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        A_block_3_address0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        A_block_3_address0 = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_3_address0;
    end else begin
        A_block_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        A_block_3_ce0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        A_block_3_ce0 = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_3_ce0;
    end else begin
        A_block_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        A_block_3_ce1 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_3_ce1;
    end else begin
        A_block_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        A_block_3_we0 = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_3_we0;
    end else begin
        A_block_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        A_block_4_address0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        A_block_4_address0 = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_4_address0;
    end else begin
        A_block_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        A_block_4_ce0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        A_block_4_ce0 = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_4_ce0;
    end else begin
        A_block_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        A_block_4_ce1 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_4_ce1;
    end else begin
        A_block_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        A_block_4_we0 = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_4_we0;
    end else begin
        A_block_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        A_block_5_address0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        A_block_5_address0 = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_5_address0;
    end else begin
        A_block_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        A_block_5_ce0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        A_block_5_ce0 = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_5_ce0;
    end else begin
        A_block_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        A_block_5_ce1 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_5_ce1;
    end else begin
        A_block_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        A_block_5_we0 = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_5_we0;
    end else begin
        A_block_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        A_block_6_address0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        A_block_6_address0 = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_6_address0;
    end else begin
        A_block_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        A_block_6_ce0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        A_block_6_ce0 = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_6_ce0;
    end else begin
        A_block_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        A_block_6_ce1 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_6_ce1;
    end else begin
        A_block_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        A_block_6_we0 = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_6_we0;
    end else begin
        A_block_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        A_block_7_address0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        A_block_7_address0 = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_7_address0;
    end else begin
        A_block_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        A_block_7_ce0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        A_block_7_ce0 = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_7_ce0;
    end else begin
        A_block_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        A_block_7_ce1 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_7_ce1;
    end else begin
        A_block_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        A_block_7_we0 = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_7_we0;
    end else begin
        A_block_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        A_block_8_address0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        A_block_8_address0 = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_8_address0;
    end else begin
        A_block_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        A_block_8_ce0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        A_block_8_ce0 = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_8_ce0;
    end else begin
        A_block_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        A_block_8_ce1 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_8_ce1;
    end else begin
        A_block_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        A_block_8_we0 = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_8_we0;
    end else begin
        A_block_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        A_block_9_address0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_9_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        A_block_9_address0 = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_9_address0;
    end else begin
        A_block_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        A_block_9_ce0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_9_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        A_block_9_ce0 = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_9_ce0;
    end else begin
        A_block_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        A_block_9_ce1 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_9_ce1;
    end else begin
        A_block_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        A_block_9_we0 = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_9_we0;
    end else begin
        A_block_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        A_block_address0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        A_block_address0 = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_address0;
    end else begin
        A_block_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        A_block_ce0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        A_block_ce0 = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_ce0;
    end else begin
        A_block_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        A_block_ce1 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_A_block_ce1;
    end else begin
        A_block_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        A_block_we0 = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_A_block_we0;
    end else begin
        A_block_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        B_block_10_address0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_10_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        B_block_10_address0 = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_10_address0;
    end else begin
        B_block_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        B_block_10_ce0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_10_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        B_block_10_ce0 = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_10_ce0;
    end else begin
        B_block_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        B_block_10_ce1 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_10_ce1;
    end else begin
        B_block_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        B_block_10_we0 = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_10_we0;
    end else begin
        B_block_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        B_block_11_address0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_11_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        B_block_11_address0 = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_11_address0;
    end else begin
        B_block_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        B_block_11_ce0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_11_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        B_block_11_ce0 = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_11_ce0;
    end else begin
        B_block_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        B_block_11_ce1 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_11_ce1;
    end else begin
        B_block_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        B_block_11_we0 = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_11_we0;
    end else begin
        B_block_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        B_block_12_address0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_12_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        B_block_12_address0 = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_12_address0;
    end else begin
        B_block_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        B_block_12_ce0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_12_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        B_block_12_ce0 = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_12_ce0;
    end else begin
        B_block_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        B_block_12_ce1 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_12_ce1;
    end else begin
        B_block_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        B_block_12_we0 = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_12_we0;
    end else begin
        B_block_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        B_block_13_address0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_13_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        B_block_13_address0 = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_13_address0;
    end else begin
        B_block_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        B_block_13_ce0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_13_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        B_block_13_ce0 = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_13_ce0;
    end else begin
        B_block_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        B_block_13_ce1 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_13_ce1;
    end else begin
        B_block_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        B_block_13_we0 = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_13_we0;
    end else begin
        B_block_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        B_block_14_address0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_14_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        B_block_14_address0 = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_14_address0;
    end else begin
        B_block_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        B_block_14_ce0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_14_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        B_block_14_ce0 = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_14_ce0;
    end else begin
        B_block_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        B_block_14_ce1 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_14_ce1;
    end else begin
        B_block_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        B_block_14_we0 = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_14_we0;
    end else begin
        B_block_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        B_block_15_address0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_15_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        B_block_15_address0 = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_15_address0;
    end else begin
        B_block_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        B_block_15_ce0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_15_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        B_block_15_ce0 = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_15_ce0;
    end else begin
        B_block_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        B_block_15_ce1 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_15_ce1;
    end else begin
        B_block_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        B_block_15_we0 = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_15_we0;
    end else begin
        B_block_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        B_block_1_address0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        B_block_1_address0 = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_1_address0;
    end else begin
        B_block_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        B_block_1_ce0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        B_block_1_ce0 = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_1_ce0;
    end else begin
        B_block_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        B_block_1_ce1 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_1_ce1;
    end else begin
        B_block_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        B_block_1_we0 = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_1_we0;
    end else begin
        B_block_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        B_block_2_address0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        B_block_2_address0 = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_2_address0;
    end else begin
        B_block_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        B_block_2_ce0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        B_block_2_ce0 = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_2_ce0;
    end else begin
        B_block_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        B_block_2_ce1 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_2_ce1;
    end else begin
        B_block_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        B_block_2_we0 = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_2_we0;
    end else begin
        B_block_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        B_block_3_address0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        B_block_3_address0 = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_3_address0;
    end else begin
        B_block_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        B_block_3_ce0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        B_block_3_ce0 = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_3_ce0;
    end else begin
        B_block_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        B_block_3_ce1 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_3_ce1;
    end else begin
        B_block_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        B_block_3_we0 = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_3_we0;
    end else begin
        B_block_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        B_block_4_address0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        B_block_4_address0 = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_4_address0;
    end else begin
        B_block_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        B_block_4_ce0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        B_block_4_ce0 = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_4_ce0;
    end else begin
        B_block_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        B_block_4_ce1 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_4_ce1;
    end else begin
        B_block_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        B_block_4_we0 = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_4_we0;
    end else begin
        B_block_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        B_block_5_address0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        B_block_5_address0 = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_5_address0;
    end else begin
        B_block_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        B_block_5_ce0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        B_block_5_ce0 = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_5_ce0;
    end else begin
        B_block_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        B_block_5_ce1 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_5_ce1;
    end else begin
        B_block_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        B_block_5_we0 = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_5_we0;
    end else begin
        B_block_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        B_block_6_address0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        B_block_6_address0 = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_6_address0;
    end else begin
        B_block_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        B_block_6_ce0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        B_block_6_ce0 = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_6_ce0;
    end else begin
        B_block_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        B_block_6_ce1 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_6_ce1;
    end else begin
        B_block_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        B_block_6_we0 = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_6_we0;
    end else begin
        B_block_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        B_block_7_address0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        B_block_7_address0 = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_7_address0;
    end else begin
        B_block_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        B_block_7_ce0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        B_block_7_ce0 = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_7_ce0;
    end else begin
        B_block_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        B_block_7_ce1 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_7_ce1;
    end else begin
        B_block_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        B_block_7_we0 = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_7_we0;
    end else begin
        B_block_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        B_block_8_address0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        B_block_8_address0 = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_8_address0;
    end else begin
        B_block_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        B_block_8_ce0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        B_block_8_ce0 = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_8_ce0;
    end else begin
        B_block_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        B_block_8_ce1 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_8_ce1;
    end else begin
        B_block_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        B_block_8_we0 = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_8_we0;
    end else begin
        B_block_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        B_block_9_address0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_9_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        B_block_9_address0 = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_9_address0;
    end else begin
        B_block_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        B_block_9_ce0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_9_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        B_block_9_ce0 = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_9_ce0;
    end else begin
        B_block_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        B_block_9_ce1 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_9_ce1;
    end else begin
        B_block_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        B_block_9_we0 = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_9_we0;
    end else begin
        B_block_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        B_block_address0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        B_block_address0 = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_address0;
    end else begin
        B_block_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        B_block_ce0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        B_block_ce0 = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_ce0;
    end else begin
        B_block_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        B_block_ce1 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_B_block_ce1;
    end else begin
        B_block_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        B_block_we0 = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_B_block_we0;
    end else begin
        B_block_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        C_block_address0 = grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_C_block_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        C_block_address0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_C_block_address0;
    end else begin
        C_block_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        C_block_ce0 = grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_C_block_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        C_block_ce0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_C_block_ce0;
    end else begin
        C_block_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        C_block_we0 = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_C_block_we0;
    end else begin
        C_block_we0 = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_ap_done == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_ap_done == 1'b0)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if (((gmem0_0_ARREADY == 1'b0) | (grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_ap_done == 1'b0))) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln28_fu_392_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln28_fu_392_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((gmem0_0_ARREADY == 1'b0) | (grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        gmem0_0_ARADDR = gmem0_addr_reg_459;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state12))) begin
        gmem0_0_ARADDR = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_ARADDR;
    end else begin
        gmem0_0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((~((gmem0_0_ARREADY == 1'b0) | (grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        gmem0_0_ARLEN = 64'd16384;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state12))) begin
        gmem0_0_ARLEN = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_ARLEN;
    end else begin
        gmem0_0_ARLEN = 'bx;
    end
end

always @ (*) begin
    if ((~((gmem0_0_ARREADY == 1'b0) | (grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        gmem0_0_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state12))) begin
        gmem0_0_ARVALID = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_ARVALID;
    end else begin
        gmem0_0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state12))) begin
        gmem0_0_RREADY = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_m_axi_gmem0_0_RREADY;
    end else begin
        gmem0_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        gmem0_blk_n_AR = m_axi_gmem0_ARREADY;
    end else begin
        gmem0_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem1_0_ARVALID = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_ARVALID;
    end else begin
        gmem1_0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem1_0_RREADY = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_m_axi_gmem1_0_RREADY;
    end else begin
        gmem1_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state16))) begin
        gmem2_0_AWVALID = grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_AWVALID;
    end else begin
        gmem2_0_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state16))) begin
        gmem2_0_BREADY = grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_BREADY;
    end else begin
        gmem2_0_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state16))) begin
        gmem2_0_WVALID = grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_m_axi_gmem2_0_WVALID;
    end else begin
        gmem2_0_WVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln28_fu_392_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((gmem0_0_ARREADY == 1'b0) | (grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln40_fu_417_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((1'b1 == ap_CS_fsm_state16) & (grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln28_fu_398_p2 = (b_blk_fu_98 + 4'd1);

assign add_ln40_fu_423_p2 = (a_blk_reg_259 + 4'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign empty_28_fu_429_p1 = a_blk_reg_259[2:0];

assign empty_fu_404_p1 = b_blk_fu_98[2:0];

assign grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_ap_start = grp_gemm_kernel_Pipeline_COMPUTE_BLOCK_VITIS_LOOP_53_3_fu_317_ap_start_reg;

assign grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_ap_start = grp_gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_44_2_fu_294_ap_start_reg;

assign grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_ap_start = grp_gemm_kernel_Pipeline_LOAD_B_VITIS_LOOP_32_1_fu_270_ap_start_reg;

assign grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_ap_start = grp_gemm_kernel_Pipeline_WRITE_RESULT_VITIS_LOOP_66_4_fu_354_ap_start_reg;

assign icmp_ln28_fu_392_p2 = ((b_blk_fu_98 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln40_fu_417_p2 = ((a_blk_reg_259 == 4'd8) ? 1'b1 : 1'b0);

assign p_cast_cast_fu_374_p1 = p_cast_fu_364_p4;

assign p_cast_fu_364_p4 = {{A[63:2]}};

assign tmp_1_fu_408_p3 = {{empty_fu_404_p1}, {6'd0}};

always @ (posedge ap_clk) begin
    tmp_1_reg_472[5:0] <= 6'b000000;
end

endmodule //gemm_kernel
