
5. Printing statistics.

=== $paramod$ef0515f863cb1da1c6fa3654d4ff4adbb9145d5b\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:            659
   Number of public wires:           9
   Number of public wire bits:     267
   Number of memories:               1
   Number of memory bits:          256
   Number of processes:              0
   Number of cells:                 12
     $dffe_64                        2
     $memrd                          2
     $memwr_v2                       2
     $mux_1                          2
     $mux_4                          2
     $mux_64                         2

=== rfifo ===

   Number of wires:                121
   Number of wire bits:           2460
   Number of public wires:          13
   Number of public wire bits:    2326
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                146
     $add_4                          2
     $add_5                          2
     $dffe_4                         2
     $dffe_5                         1
     $dffe_64                       32
     $eq_5                          31
     $logic_and_1                    3
     $logic_not_1                    2
     $logic_not_5                    2
     $mux_5                          2
     $not_1                         31
     $paramod$ef0515f863cb1da1c6fa3654d4ff4adbb9145d5b\dual_port_ram      1
     $reduce_and_10                  1
     $reduce_and_11                  1
     $reduce_and_12                  1
     $reduce_and_13                  1
     $reduce_and_14                  1
     $reduce_and_15                  1
     $reduce_and_16                  1
     $reduce_and_17                  1
     $reduce_and_18                  1
     $reduce_and_19                  1
     $reduce_and_2                   1
     $reduce_and_20                  1
     $reduce_and_21                  1
     $reduce_and_22                  1
     $reduce_and_23                  1
     $reduce_and_24                  1
     $reduce_and_25                  1
     $reduce_and_26                  1
     $reduce_and_27                  1
     $reduce_and_28                  1
     $reduce_and_29                  1
     $reduce_and_3                   1
     $reduce_and_30                  1
     $reduce_and_31                  1
     $reduce_and_32                  1
     $reduce_and_4                   1
     $reduce_and_5                   1
     $reduce_and_6                   1
     $reduce_and_7                   1
     $reduce_and_8                   1
     $reduce_and_9                   1
     $reduce_bool_2                  1
     $reduce_bool_5                  1
     $sdff_5                         1
     $sub_5                          1

=== design hierarchy ===

   rfifo                             1
     $paramod$ef0515f863cb1da1c6fa3654d4ff4adbb9145d5b\dual_port_ram      1

   Number of wires:                138
   Number of wire bits:           3119
   Number of public wires:          22
   Number of public wire bits:    2593
   Number of memories:               1
   Number of memory bits:          256
   Number of processes:              0
   Number of cells:                157
     $add_4                          2
     $add_5                          2
     $dffe_4                         2
     $dffe_5                         1
     $dffe_64                       34
     $eq_5                          31
     $logic_and_1                    3
     $logic_not_1                    2
     $logic_not_5                    2
     $memrd                          2
     $memwr_v2                       2
     $mux_1                          2
     $mux_4                          2
     $mux_5                          2
     $mux_64                         2
     $not_1                         31
     $reduce_and_10                  1
     $reduce_and_11                  1
     $reduce_and_12                  1
     $reduce_and_13                  1
     $reduce_and_14                  1
     $reduce_and_15                  1
     $reduce_and_16                  1
     $reduce_and_17                  1
     $reduce_and_18                  1
     $reduce_and_19                  1
     $reduce_and_2                   1
     $reduce_and_20                  1
     $reduce_and_21                  1
     $reduce_and_22                  1
     $reduce_and_23                  1
     $reduce_and_24                  1
     $reduce_and_25                  1
     $reduce_and_26                  1
     $reduce_and_27                  1
     $reduce_and_28                  1
     $reduce_and_29                  1
     $reduce_and_3                   1
     $reduce_and_30                  1
     $reduce_and_31                  1
     $reduce_and_32                  1
     $reduce_and_4                   1
     $reduce_and_5                   1
     $reduce_and_6                   1
     $reduce_and_7                   1
     $reduce_and_8                   1
     $reduce_and_9                   1
     $reduce_bool_2                  1
     $reduce_bool_5                  1
     $sdff_5                         1
     $sub_5                          1

