module top_module (
    input clk,
    input d, 
    input ar,   // asynchronous reset
    output q);
    always@(posedge clk or posedge ar)
        begin
           if (ar) begin
        q <= 0;   // Reset q to 0 when asynchronous reset is active
    end else begin
        q <= d;   // Otherwise, assign d to q on the rising edge of the clock
    end
end

endmodule
