;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV 0, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -7, <-420
	MOV 0, <-20
	MOV 0, <-20
	MOV -7, <-20
	CMP @127, 106
	ADD 270, 0
	MOV -7, <-20
	CMP @127, 106
	SUB -7, <-420
	SUB -7, <-420
	SUB 12, @10
	CMP @127, 100
	MOV -7, <-20
	MOV 0, <-20
	SUB @127, 106
	CMP @127, 100
	SUB <0, @113
	CMP @127, 106
	CMP @127, 106
	SUB @127, 100
	CMP @127, 106
	CMP @0, 2
	CMP @0, 2
	SUB 12, @10
	SUB 12, @10
	SUB @20, 6
	SUB @127, 100
	MOV -7, <-20
	ADD 200, 60
	JMP -7, @-20
	CMP -7, <-420
	SUB #72, @200
	SUB @127, 100
	CMP 12, @10
	SUB @127, 100
	CMP 12, @10
	MOV -7, <-20
	MOV 0, <20
	MOV 0, <-20
	MOV -7, <-20
	MOV 0, <20
	SUB @127, 106
	MOV -7, <-20
	SUB @127, 100
	MOV -7, <-20
	ADD 270, 1
	ADD 200, 60
