{"vcs1":{"timestamp_begin":1747642035.919713035, "rt":9.16, "ut":9.32, "st":0.55}}
{"vcselab":{"timestamp_begin":1747642045.154189374, "rt":0.37, "ut":0.25, "st":0.12}}
{"link":{"timestamp_begin":1747642045.582317415, "rt":0.41, "ut":0.17, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747642035.276542805}
{"VCS_COMP_START_TIME": 1747642035.276542805}
{"VCS_COMP_END_TIME": 1747642046.133634352}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 494008}}
{"vcselab": {"peak_mem": 183880}}
