{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671527749350 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671527749350 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 20 16:15:49 2022 " "Processing started: Tue Dec 20 16:15:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671527749350 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671527749350 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671527749351 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1671527749488 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1671527749488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.v 1 1 " "Found 1 design units, including 1 entities, in source file part5.v" { { "Info" "ISGN_ENTITY_NAME" "1 part5 " "Found entity 1: part5" {  } { { "Part5.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/Part5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671527754148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671527754148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.v 1 1 " "Found 1 design units, including 1 entities, in source file part4.v" { { "Info" "ISGN_ENTITY_NAME" "1 part4 " "Found entity 1: part4" {  } { { "Part4.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/Part4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671527754149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671527754149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.v 1 1 " "Found 1 design units, including 1 entities, in source file part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Found entity 1: part3" {  } { { "Part3.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/Part3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671527754149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671527754149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.v 1 1 " "Found 1 design units, including 1 entities, in source file part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "Part2.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/Part2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671527754150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671527754150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.v 1 1 " "Found 1 design units, including 1 entities, in source file part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "Part1.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/Part1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671527754151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671527754151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_with_en.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_with_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_with_en " "Found entity 1: multiplier_with_en" {  } { { "multiplier_with_en.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/multiplier_with_en.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671527754151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671527754151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671527754152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671527754152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayhex.v 1 1 " "Found 1 design units, including 1 entities, in source file displayhex.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayHEX " "Found entity 1: displayHEX" {  } { { "displayHEX.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/displayHEX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671527754153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671527754153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accumulator_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file accumulator_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 accumulator_ex " "Found entity 1: accumulator_ex" {  } { { "accumulator_ex.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/accumulator_ex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671527754154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671527754154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accumulator.v 1 1 " "Found 1 design units, including 1 entities, in source file accumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 accumulator " "Found entity 1: accumulator" {  } { { "accumulator.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/accumulator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671527754155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671527754155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671527754155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671527754155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_tree_multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_tree_multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_tree_multiplier " "Found entity 1: adder_tree_multiplier" {  } { { "adder_tree_multiplier.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/adder_tree_multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671527754156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671527754156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6part5_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab6part5_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab6Part5_Test " "Found entity 1: Lab6Part5_Test" {  } { { "Lab6Part5_Test.bdf" "" { Schematic "C:/Users/ADMIN/Documents/FPGA/Lab6/Lab6Part5_Test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671527754156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671527754156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_tree_multiplier_with_en.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_tree_multiplier_with_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_tree_multiplier_with_en " "Found entity 1: adder_tree_multiplier_with_en" {  } { { "adder_tree_multiplier_with_en.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/adder_tree_multiplier_with_en.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671527754157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671527754157 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "adder_tree_multiplier_with_en.v(39) " "Verilog HDL Instantiation warning at adder_tree_multiplier_with_en.v(39): instance has no name" {  } { { "adder_tree_multiplier_with_en.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/adder_tree_multiplier_with_en.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1671527754158 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part5 " "Elaborating entity \"part5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1671527754173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_tree_multiplier_with_en adder_tree_multiplier_with_en:A0 " "Elaborating entity \"adder_tree_multiplier_with_en\" for hierarchy \"adder_tree_multiplier_with_en:A0\"" {  } { { "Part5.v" "A0" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/Part5.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671527754180 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A adder_tree_multiplier_with_en.v(22) " "Verilog HDL Always Construct warning at adder_tree_multiplier_with_en.v(22): inferring latch(es) for variable \"A\", which holds its previous value in one or more paths through the always construct" {  } { { "adder_tree_multiplier_with_en.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/adder_tree_multiplier_with_en.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1671527754181 "|part5|adder_tree_multiplier_with_en:A0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B adder_tree_multiplier_with_en.v(22) " "Verilog HDL Always Construct warning at adder_tree_multiplier_with_en.v(22): inferring latch(es) for variable \"B\", which holds its previous value in one or more paths through the always construct" {  } { { "adder_tree_multiplier_with_en.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/adder_tree_multiplier_with_en.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1671527754181 "|part5|adder_tree_multiplier_with_en:A0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] adder_tree_multiplier_with_en.v(26) " "Inferred latch for \"B\[0\]\" at adder_tree_multiplier_with_en.v(26)" {  } { { "adder_tree_multiplier_with_en.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/adder_tree_multiplier_with_en.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671527754183 "|part5|adder_tree_multiplier_with_en:A0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] adder_tree_multiplier_with_en.v(26) " "Inferred latch for \"B\[1\]\" at adder_tree_multiplier_with_en.v(26)" {  } { { "adder_tree_multiplier_with_en.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/adder_tree_multiplier_with_en.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671527754183 "|part5|adder_tree_multiplier_with_en:A0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] adder_tree_multiplier_with_en.v(26) " "Inferred latch for \"B\[2\]\" at adder_tree_multiplier_with_en.v(26)" {  } { { "adder_tree_multiplier_with_en.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/adder_tree_multiplier_with_en.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671527754183 "|part5|adder_tree_multiplier_with_en:A0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] adder_tree_multiplier_with_en.v(26) " "Inferred latch for \"B\[3\]\" at adder_tree_multiplier_with_en.v(26)" {  } { { "adder_tree_multiplier_with_en.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/adder_tree_multiplier_with_en.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671527754183 "|part5|adder_tree_multiplier_with_en:A0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[4\] adder_tree_multiplier_with_en.v(26) " "Inferred latch for \"B\[4\]\" at adder_tree_multiplier_with_en.v(26)" {  } { { "adder_tree_multiplier_with_en.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/adder_tree_multiplier_with_en.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671527754183 "|part5|adder_tree_multiplier_with_en:A0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[5\] adder_tree_multiplier_with_en.v(26) " "Inferred latch for \"B\[5\]\" at adder_tree_multiplier_with_en.v(26)" {  } { { "adder_tree_multiplier_with_en.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/adder_tree_multiplier_with_en.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671527754183 "|part5|adder_tree_multiplier_with_en:A0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[6\] adder_tree_multiplier_with_en.v(26) " "Inferred latch for \"B\[6\]\" at adder_tree_multiplier_with_en.v(26)" {  } { { "adder_tree_multiplier_with_en.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/adder_tree_multiplier_with_en.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671527754183 "|part5|adder_tree_multiplier_with_en:A0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[7\] adder_tree_multiplier_with_en.v(26) " "Inferred latch for \"B\[7\]\" at adder_tree_multiplier_with_en.v(26)" {  } { { "adder_tree_multiplier_with_en.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/adder_tree_multiplier_with_en.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671527754183 "|part5|adder_tree_multiplier_with_en:A0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[0\] adder_tree_multiplier_with_en.v(23) " "Inferred latch for \"A\[0\]\" at adder_tree_multiplier_with_en.v(23)" {  } { { "adder_tree_multiplier_with_en.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/adder_tree_multiplier_with_en.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671527754183 "|part5|adder_tree_multiplier_with_en:A0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[1\] adder_tree_multiplier_with_en.v(23) " "Inferred latch for \"A\[1\]\" at adder_tree_multiplier_with_en.v(23)" {  } { { "adder_tree_multiplier_with_en.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/adder_tree_multiplier_with_en.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671527754183 "|part5|adder_tree_multiplier_with_en:A0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[2\] adder_tree_multiplier_with_en.v(23) " "Inferred latch for \"A\[2\]\" at adder_tree_multiplier_with_en.v(23)" {  } { { "adder_tree_multiplier_with_en.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/adder_tree_multiplier_with_en.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671527754183 "|part5|adder_tree_multiplier_with_en:A0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[3\] adder_tree_multiplier_with_en.v(23) " "Inferred latch for \"A\[3\]\" at adder_tree_multiplier_with_en.v(23)" {  } { { "adder_tree_multiplier_with_en.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/adder_tree_multiplier_with_en.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671527754183 "|part5|adder_tree_multiplier_with_en:A0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[4\] adder_tree_multiplier_with_en.v(23) " "Inferred latch for \"A\[4\]\" at adder_tree_multiplier_with_en.v(23)" {  } { { "adder_tree_multiplier_with_en.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/adder_tree_multiplier_with_en.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671527754183 "|part5|adder_tree_multiplier_with_en:A0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[5\] adder_tree_multiplier_with_en.v(23) " "Inferred latch for \"A\[5\]\" at adder_tree_multiplier_with_en.v(23)" {  } { { "adder_tree_multiplier_with_en.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/adder_tree_multiplier_with_en.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671527754183 "|part5|adder_tree_multiplier_with_en:A0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[6\] adder_tree_multiplier_with_en.v(23) " "Inferred latch for \"A\[6\]\" at adder_tree_multiplier_with_en.v(23)" {  } { { "adder_tree_multiplier_with_en.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/adder_tree_multiplier_with_en.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671527754183 "|part5|adder_tree_multiplier_with_en:A0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[7\] adder_tree_multiplier_with_en.v(23) " "Inferred latch for \"A\[7\]\" at adder_tree_multiplier_with_en.v(23)" {  } { { "adder_tree_multiplier_with_en.v" "" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/adder_tree_multiplier_with_en.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671527754183 "|part5|adder_tree_multiplier_with_en:A0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_tree_multiplier adder_tree_multiplier_with_en:A0\|adder_tree_multiplier:comb_102 " "Elaborating entity \"adder_tree_multiplier\" for hierarchy \"adder_tree_multiplier_with_en:A0\|adder_tree_multiplier:comb_102\"" {  } { { "adder_tree_multiplier_with_en.v" "comb_102" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/adder_tree_multiplier_with_en.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671527754188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder adder_tree_multiplier_with_en:A0\|adder_tree_multiplier:comb_102\|full_adder:F01 " "Elaborating entity \"full_adder\" for hierarchy \"adder_tree_multiplier_with_en:A0\|adder_tree_multiplier:comb_102\|full_adder:F01\"" {  } { { "adder_tree_multiplier.v" "F01" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/adder_tree_multiplier.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671527754188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder adder_tree_multiplier_with_en:A0\|adder_tree_multiplier:comb_102\|full_adder:F11 " "Elaborating entity \"full_adder\" for hierarchy \"adder_tree_multiplier_with_en:A0\|adder_tree_multiplier:comb_102\|full_adder:F11\"" {  } { { "adder_tree_multiplier.v" "F11" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/adder_tree_multiplier.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671527754190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder adder_tree_multiplier_with_en:A0\|adder_tree_multiplier:comb_102\|full_adder:F21 " "Elaborating entity \"full_adder\" for hierarchy \"adder_tree_multiplier_with_en:A0\|adder_tree_multiplier:comb_102\|full_adder:F21\"" {  } { { "adder_tree_multiplier.v" "F21" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/adder_tree_multiplier.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671527754191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayHEX displayHEX:H0 " "Elaborating entity \"displayHEX\" for hierarchy \"displayHEX:H0\"" {  } { { "Part5.v" "H0" { Text "C:/Users/ADMIN/Documents/FPGA/Lab6/Part5.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671527754191 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1671527754443 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1671527754509 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1671527754798 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671527754798 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "228 " "Implemented 228 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1671527754819 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1671527754819 ""} { "Info" "ICUT_CUT_TM_LCELLS" "180 " "Implemented 180 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1671527754819 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1671527754819 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671527754828 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 20 16:15:54 2022 " "Processing ended: Tue Dec 20 16:15:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671527754828 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671527754828 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671527754828 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671527754828 ""}
