<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Nexys3_ACL_Example.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="PmodACL_Demo.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="PmodACL_Demo.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="PmodACL_Demo.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="PmodACL_Demo.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="PmodACL_Demo.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="PmodACL_Demo.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="PmodACL_Demo.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="PmodACL_Demo.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="PmodACL_Demo.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="PmodACL_Demo.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PmodACL_Demo.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="PmodACL_Demo.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="PmodACL_Demo.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="PmodACL_Demo.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="PmodACL_Demo.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="PmodACL_Demo.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="PmodACL_Demo.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="PmodACL_Demo.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="PmodACL_Demo.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="PmodACL_Demo.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PmodACL_Demo_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="PmodACL_Demo_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="PmodACL_Demo_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="PmodACL_Demo_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="PmodACL_Demo_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="PmodACL_Demo_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PmodACL_Demo_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PmodACL_Demo_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="PmodACL_Demo_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="PmodACL_Demo_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PmodACL_Demo_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PmodACL_Demo_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="PmodACL_Demo_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="PmodACL_Demo_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PmodACL_Demo_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VGAOutput.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="VGAOutput.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="VGAOutput.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="VGAOutput.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="VGAOutput.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="pmodacl_demo.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="pmodacl_demo.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="pmodacl_demo.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="speedCalculator.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="speedCalculator.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="speedCalculator.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1386015022" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1386015022">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1386015022" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1988531824383914533" xil_pn:start_ts="1386015022">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1386015023" xil_pn:in_ck="-7186897626619820342" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8527218635111646612" xil_pn:start_ts="1386015022">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/Div.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Div.vhd"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1386015023" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5179690822234759001" xil_pn:start_ts="1386015023">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1386015023" xil_pn:in_ck="2640051279770106489" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1386015023">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1386015023" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5113011259703615202" xil_pn:start_ts="1386015023">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1386191880" xil_pn:in_ck="3328603990053608563" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-6159605041252722003" xil_pn:start_ts="1386191861">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PmodACL_Demo.lso"/>
      <outfile xil_pn:name="PmodACL_Demo.ngc"/>
      <outfile xil_pn:name="PmodACL_Demo.ngr"/>
      <outfile xil_pn:name="PmodACL_Demo.prj"/>
      <outfile xil_pn:name="PmodACL_Demo.stx"/>
      <outfile xil_pn:name="PmodACL_Demo.syr"/>
      <outfile xil_pn:name="PmodACL_Demo.xst"/>
      <outfile xil_pn:name="PmodACL_Demo_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1386188361" xil_pn:in_ck="-7922250467548924905" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-2686751804685135108" xil_pn:start_ts="1386188361">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1386191886" xil_pn:in_ck="-3440633935920758791" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-6861800390985911713" xil_pn:start_ts="1386191880">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PmodACL_Demo.bld"/>
      <outfile xil_pn:name="PmodACL_Demo.ngd"/>
      <outfile xil_pn:name="PmodACL_Demo_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1386191906" xil_pn:in_ck="-4277315855951839998" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1386191886">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PmodACL_Demo.pcf"/>
      <outfile xil_pn:name="PmodACL_Demo_map.map"/>
      <outfile xil_pn:name="PmodACL_Demo_map.mrp"/>
      <outfile xil_pn:name="PmodACL_Demo_map.ncd"/>
      <outfile xil_pn:name="PmodACL_Demo_map.ngm"/>
      <outfile xil_pn:name="PmodACL_Demo_map.xrpt"/>
      <outfile xil_pn:name="PmodACL_Demo_summary.xml"/>
      <outfile xil_pn:name="PmodACL_Demo_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1386191924" xil_pn:in_ck="775160772092738843" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1386191906">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PmodACL_Demo.ncd"/>
      <outfile xil_pn:name="PmodACL_Demo.pad"/>
      <outfile xil_pn:name="PmodACL_Demo.par"/>
      <outfile xil_pn:name="PmodACL_Demo.ptwx"/>
      <outfile xil_pn:name="PmodACL_Demo.unroutes"/>
      <outfile xil_pn:name="PmodACL_Demo.xpi"/>
      <outfile xil_pn:name="PmodACL_Demo_pad.csv"/>
      <outfile xil_pn:name="PmodACL_Demo_pad.txt"/>
      <outfile xil_pn:name="PmodACL_Demo_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1386191939" xil_pn:in_ck="-5785639475626771865" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1386191924">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PmodACL_Demo.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="pmodacl_demo.bgn"/>
      <outfile xil_pn:name="pmodacl_demo.bit"/>
      <outfile xil_pn:name="pmodacl_demo.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1386191946" xil_pn:in_ck="5029616587040987345" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1386191943">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1386191924" xil_pn:in_ck="-4277315855951840130" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1386191918">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PmodACL_Demo.twr"/>
      <outfile xil_pn:name="PmodACL_Demo.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
