// Seed: 867844240
`timescale 1ps / 1ps
module module_0 #(
    parameter id_1 = 32'd29,
    parameter id_2 = 32'd2
) (
    input  _id_1,
    output _id_2
);
  assign id_1 = id_2 * id_1;
  assign id_1 = 1;
  always @(negedge id_1, posedge 1) begin
    id_1 <= id_2[|id_2 : id_1];
    #1 id_1[1 : id_2] = 1'b0 & id_1;
    id_2 <= 1'd0;
    id_1 = 1;
    id_1 <= id_2[id_2];
  end
  real id_3 (
      .id_0(1),
      .id_1(1),
      .id_2(id_1),
      .id_3(id_1),
      .id_4(id_4),
      .id_5(id_2),
      .id_6(id_2 == 1),
      .id_7(id_2),
      .id_8(1 == 1)
  );
  logic id_5;
  type_8 id_6 (
      .id_0((1)),
      .id_1(1),
      .id_2(id_5),
      .id_3()
  );
endmodule
