verilog work "src/test.v"
