Release 14.7 Map P.20131013 (nt)
Xilinx Map Application Log File for Design 'TP4'

Design Information
------------------
Command Line   : map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off
-power off -o TP4_map.ncd TP4.ngd TP4.pcf 
Target Device  : xc7a100t
Target Package : csg324
Target Speed   : -3
Mapper Version : artix7 -- $Revision: 1.55 $
Mapped Date    : Sat May 23 09:42:53 2020

ERROR:Map:116 - The design is empty.  No processing will be done.
ERROR:Map:52 - Problem encountered processing RPMs. 

Design Summary
--------------
Number of errors   :   2
Number of warnings :   0
