digraph "CFG for '_Z11uplo_lgammaiiiPKfiiPfii' function" {
	label="CFG for '_Z11uplo_lgammaiiiPKfiiPfii' function";

	Node0x452e9d0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%9:\l  %10 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %11 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %12 = getelementptr i8, i8 addrspace(4)* %11, i64 4\l  %13 = bitcast i8 addrspace(4)* %12 to i16 addrspace(4)*\l  %14 = load i16, i16 addrspace(4)* %13, align 4, !range !4, !invariant.load !5\l  %15 = zext i16 %14 to i32\l  %16 = mul i32 %10, %15\l  %17 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %18 = add i32 %16, %17\l  %19 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %20 = getelementptr i8, i8 addrspace(4)* %11, i64 6\l  %21 = bitcast i8 addrspace(4)* %20 to i16 addrspace(4)*\l  %22 = load i16, i16 addrspace(4)* %21, align 2, !range !4, !invariant.load !5\l  %23 = zext i16 %22 to i32\l  %24 = mul i32 %19, %23\l  %25 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %26 = add i32 %24, %25\l  %27 = icmp slt i32 %18, %0\l  %28 = icmp slt i32 %26, %0\l  %29 = select i1 %27, i1 %28, i1 false\l  br i1 %29, label %30, label %347\l|{<s0>T|<s1>F}}"];
	Node0x452e9d0:s0 -> Node0x4532f90;
	Node0x452e9d0:s1 -> Node0x4533020;
	Node0x4532f90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dc5d4a70",label="{%30:\l30:                                               \l  %31 = icmp eq i32 %1, 132\l  %32 = mul nsw i32 %18, %2\l  %33 = mul nsw i32 %26, %2\l  %34 = icmp sgt i32 %32, %33\l  %35 = icmp sge i32 %32, %33\l  %36 = select i1 %31, i1 %34, i1 %35\l  br i1 %36, label %37, label %347\l|{<s0>T|<s1>F}}"];
	Node0x4532f90:s0 -> Node0x4531010;
	Node0x4532f90:s1 -> Node0x4533020;
	Node0x4531010 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f2907270",label="{%37:\l37:                                               \l  %38 = add nsw i32 %18, %4\l  %39 = mul nsw i32 %26, %5\l  %40 = add nsw i32 %38, %39\l  %41 = sext i32 %40 to i64\l  %42 = getelementptr inbounds float, float addrspace(1)* %3, i64 %41\l  %43 = load float, float addrspace(1)* %42, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %44 = tail call float @llvm.fabs.f32(float %43)\l  %45 = fcmp olt float %44, 1.562500e-02\l  br i1 %45, label %46, label %65\l|{<s0>T|<s1>F}}"];
	Node0x4531010:s0 -> Node0x4534890;
	Node0x4531010:s1 -> Node0x4534920;
	Node0x4534890 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%46:\l46:                                               \l  %47 = tail call float @llvm.fmuladd.f32(float %44, float 0x3FD1513220000000,\l... float 0xBFD9A4D560000000)\l  %48 = tail call float @llvm.fmuladd.f32(float %44, float %47, float\l... 0x3FEA51A660000000)\l  %49 = tail call float @llvm.fmuladd.f32(float %44, float %48, float\l... 0xBFE2788D00000000)\l  %50 = tail call i1 @llvm.amdgcn.class.f32(float %44, i32 144)\l  %51 = select i1 %50, float 0x41F0000000000000, float 1.000000e+00\l  %52 = fmul float %44, %51\l  %53 = tail call float @llvm.log2.f32(float %52)\l  %54 = fmul float %53, 0x3FE62E42E0000000\l  %55 = tail call i1 @llvm.amdgcn.class.f32(float %53, i32 519)\l  %56 = fneg float %54\l  %57 = tail call float @llvm.fma.f32(float %53, float 0x3FE62E42E0000000,\l... float %56)\l  %58 = tail call float @llvm.fma.f32(float %53, float 0x3E6EFA39E0000000,\l... float %57)\l  %59 = fadd float %54, %58\l  %60 = select i1 %55, float %53, float %59\l  %61 = select i1 %50, float 0x40362E4300000000, float 0.000000e+00\l  %62 = fsub float %60, %61\l  %63 = fneg float %62\l  %64 = tail call float @llvm.fmuladd.f32(float %44, float %49, float %63)\l  br label %259\l}"];
	Node0x4534890 -> Node0x45332b0;
	Node0x4534920 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%65:\l65:                                               \l  %66 = fcmp olt float %44, 2.000000e+00\l  br i1 %66, label %67, label %161\l|{<s0>T|<s1>F}}"];
	Node0x4534920:s0 -> Node0x4533400;
	Node0x4534920:s1 -> Node0x4536670;
	Node0x4533400 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%67:\l67:                                               \l  %68 = fcmp ugt float %44, 0x3FECCCCCC0000000\l  br i1 %68, label %92, label %69\l|{<s0>T|<s1>F}}"];
	Node0x4533400:s0 -> Node0x4536840;
	Node0x4533400:s1 -> Node0x45368d0;
	Node0x45368d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%69:\l69:                                               \l  %70 = tail call i1 @llvm.amdgcn.class.f32(float %44, i32 144)\l  %71 = select i1 %70, float 0x41F0000000000000, float 1.000000e+00\l  %72 = fmul float %44, %71\l  %73 = tail call float @llvm.log2.f32(float %72)\l  %74 = fmul float %73, 0x3FE62E42E0000000\l  %75 = tail call i1 @llvm.amdgcn.class.f32(float %73, i32 519)\l  %76 = fneg float %74\l  %77 = tail call float @llvm.fma.f32(float %73, float 0x3FE62E42E0000000,\l... float %76)\l  %78 = tail call float @llvm.fma.f32(float %73, float 0x3E6EFA39E0000000,\l... float %77)\l  %79 = fadd float %74, %78\l  %80 = select i1 %75, float %73, float %79\l  %81 = select i1 %70, float 0x40362E4300000000, float 0.000000e+00\l  %82 = fsub float %80, %81\l  %83 = fneg float %82\l  %84 = fsub float 1.000000e+00, %44\l  %85 = fcmp olt float %44, 0x3FE7694460000000\l  %86 = fadd float %44, 0xBFDD8B6180000000\l  %87 = select i1 %85, float %86, float %84\l  %88 = zext i1 %85 to i32\l  %89 = fcmp olt float %44, 0x3FCDA66120000000\l  %90 = select i1 %89, float %44, float %87\l  %91 = select i1 %89, i32 2, i32 %88\l  br label %103\l}"];
	Node0x45368d0 -> Node0x45379f0;
	Node0x4536840 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%92:\l92:                                               \l  %93 = fsub float 2.000000e+00, %44\l  %94 = fcmp olt float %44, 0x3FFBB4A240000000\l  %95 = fadd float %44, 0xBFF762D860000000\l  %96 = select i1 %94, float %95, float %93\l  %97 = select i1 %94, float 1.000000e+00, float %93\l  %98 = fptosi float %97 to i32\l  %99 = fcmp olt float %44, 0x3FF3AE1480000000\l  %100 = fadd float %44, -1.000000e+00\l  %101 = select i1 %99, float %100, float %96\l  %102 = select i1 %99, i32 2, i32 %98\l  br label %103\l}"];
	Node0x4536840 -> Node0x45379f0;
	Node0x45379f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%103:\l103:                                              \l  %104 = phi float [ %90, %69 ], [ %101, %92 ]\l  %105 = phi i32 [ %91, %69 ], [ %102, %92 ]\l  %106 = phi float [ %83, %69 ], [ 0.000000e+00, %92 ]\l  switch i32 %105, label %259 [\l    i32 0, label %107\l    i32 1, label %123\l    i32 2, label %145\l  ]\l|{<s0>def|<s1>0|<s2>1|<s3>2}}"];
	Node0x45379f0:s0 -> Node0x45332b0;
	Node0x45379f0:s1 -> Node0x4538430;
	Node0x45379f0:s2 -> Node0x4538480;
	Node0x45379f0:s3 -> Node0x4538510;
	Node0x4538430 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a5c3fe70",label="{%107:\l107:                                              \l  %108 = fmul float %104, %104\l  %109 = tail call float @llvm.fmuladd.f32(float %108, float\l... 0x3EFA707440000000, float 0x3F2CF2ECE0000000)\l  %110 = tail call float @llvm.fmuladd.f32(float %108, float %109, float\l... 0x3F538A9420000000)\l  %111 = tail call float @llvm.fmuladd.f32(float %108, float %110, float\l... 0x3F7E404FC0000000)\l  %112 = tail call float @llvm.fmuladd.f32(float %108, float %111, float\l... 0x3FB13E0020000000)\l  %113 = tail call float @llvm.fmuladd.f32(float %108, float %112, float\l... 0x3FB3C467E0000000)\l  %114 = tail call float @llvm.fmuladd.f32(float %108, float\l... 0x3F07858EA0000000, float 0x3F1C5088A0000000)\l  %115 = tail call float @llvm.fmuladd.f32(float %108, float %114, float\l... 0x3F40B6C680000000)\l  %116 = tail call float @llvm.fmuladd.f32(float %108, float %115, float\l... 0x3F67ADD8C0000000)\l  %117 = tail call float @llvm.fmuladd.f32(float %108, float %116, float\l... 0x3F951322A0000000)\l  %118 = tail call float @llvm.fmuladd.f32(float %108, float %117, float\l... 0x3FD4A34CC0000000)\l  %119 = fmul float %108, %118\l  %120 = tail call float @llvm.fmuladd.f32(float %104, float %113, float %119)\l  %121 = tail call float @llvm.fmuladd.f32(float %104, float -5.000000e-01,\l... float %120)\l  %122 = fadd float %106, %121\l  br label %259\l}"];
	Node0x4538430 -> Node0x45332b0;
	Node0x4538480 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#abc8fd70",label="{%123:\l123:                                              \l  %124 = fmul float %104, %104\l  %125 = fmul float %104, %124\l  %126 = tail call float @llvm.fmuladd.f32(float %125, float\l... 0x3F34AF6D60000000, float 0xBF56FE8EC0000000)\l  %127 = tail call float @llvm.fmuladd.f32(float %125, float %126, float\l... 0x3F78FCE0E0000000)\l  %128 = tail call float @llvm.fmuladd.f32(float %125, float %127, float\l... 0xBFA0C9A8E0000000)\l  %129 = tail call float @llvm.fmuladd.f32(float %125, float %128, float\l... 0x3FDEF72BC0000000)\l  %130 = tail call float @llvm.fmuladd.f32(float %125, float\l... 0xBF347F24E0000000, float 0x3F4CDF0CE0000000)\l  %131 = tail call float @llvm.fmuladd.f32(float %125, float %130, float\l... 0xBF6E2EFFC0000000)\l  %132 = tail call float @llvm.fmuladd.f32(float %125, float %131, float\l... 0x3F9266E7A0000000)\l  %133 = tail call float @llvm.fmuladd.f32(float %125, float %132, float\l... 0xBFC2E42780000000)\l  %134 = tail call float @llvm.fmuladd.f32(float %125, float\l... 0x3F35FD3EE0000000, float 0xBF41A610A0000000)\l  %135 = tail call float @llvm.fmuladd.f32(float %125, float %134, float\l... 0x3F6282D320000000)\l  %136 = tail call float @llvm.fmuladd.f32(float %125, float %135, float\l... 0xBF851F9FC0000000)\l  %137 = tail call float @llvm.fmuladd.f32(float %125, float %136, float\l... 0x3FB08B42A0000000)\l  %138 = tail call float @llvm.fmuladd.f32(float %104, float %137, float %133)\l  %139 = fneg float %138\l  %140 = tail call float @llvm.fmuladd.f32(float %125, float %139, float\l... 0xBC50C7CAA0000000)\l  %141 = fneg float %140\l  %142 = tail call float @llvm.fmuladd.f32(float %124, float %129, float %141)\l  %143 = fadd float %142, 0xBFBF19B9C0000000\l  %144 = fadd float %106, %143\l  br label %259\l}"];
	Node0x4538480 -> Node0x45332b0;
	Node0x4538510 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#abc8fd70",label="{%145:\l145:                                              \l  %146 = tail call float @llvm.fmuladd.f32(float %104, float\l... 0x3F8B678BC0000000, float 0x3FCD4EAF00000000)\l  %147 = tail call float @llvm.fmuladd.f32(float %104, float %146, float\l... 0x3FEF497640000000)\l  %148 = tail call float @llvm.fmuladd.f32(float %104, float %147, float\l... 0x3FF7475CE0000000)\l  %149 = tail call float @llvm.fmuladd.f32(float %104, float %148, float\l... 0x3FE4401E80000000)\l  %150 = tail call float @llvm.fmuladd.f32(float %104, float %149, float\l... 0xBFB3C467E0000000)\l  %151 = fmul float %104, %150\l  %152 = tail call float @llvm.fmuladd.f32(float %104, float\l... 0x3F6A5ABB60000000, float 0x3FBAAE55E0000000)\l  %153 = tail call float @llvm.fmuladd.f32(float %104, float %152, float\l... 0x3FE89DFBE0000000)\l  %154 = tail call float @llvm.fmuladd.f32(float %104, float %153, float\l... 0x40010725A0000000)\l  %155 = tail call float @llvm.fmuladd.f32(float %104, float %154, float\l... 0x4003A5D7C0000000)\l  %156 = tail call float @llvm.fmuladd.f32(float %104, float %155, float\l... 1.000000e+00)\l  %157 = tail call float @llvm.amdgcn.rcp.f32(float %156)\l  %158 = fmul float %151, %157\l  %159 = tail call float @llvm.fmuladd.f32(float %104, float -5.000000e-01,\l... float %158)\l  %160 = fadd float %106, %159\l  br label %259\l}"];
	Node0x4538510 -> Node0x45332b0;
	Node0x4536670 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%161:\l161:                                              \l  %162 = fcmp olt float %44, 8.000000e+00\l  br i1 %162, label %163, label %216\l|{<s0>T|<s1>F}}"];
	Node0x4536670:s0 -> Node0x453d6e0;
	Node0x4536670:s1 -> Node0x453d730;
	Node0x453d6e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%163:\l163:                                              \l  %164 = fptosi float %44 to i32\l  %165 = sitofp i32 %164 to float\l  %166 = fsub float %44, %165\l  %167 = tail call float @llvm.fmuladd.f32(float %166, float\l... 0x3F00BFECE0000000, float 0x3F5E26B680000000)\l  %168 = tail call float @llvm.fmuladd.f32(float %166, float %167, float\l... 0x3F9B481C80000000)\l  %169 = tail call float @llvm.fmuladd.f32(float %166, float %168, float\l... 0x3FC2BB9CC0000000)\l  %170 = tail call float @llvm.fmuladd.f32(float %166, float %169, float\l... 0x3FD4D98F40000000)\l  %171 = tail call float @llvm.fmuladd.f32(float %166, float %170, float\l... 0x3FCB848B40000000)\l  %172 = tail call float @llvm.fmuladd.f32(float %166, float %171, float\l... 0xBFB3C467E0000000)\l  %173 = fmul float %166, %172\l  %174 = tail call float @llvm.fmuladd.f32(float %166, float\l... 0x3EDEBAF7A0000000, float 0x3F497DDAC0000000)\l  %175 = tail call float @llvm.fmuladd.f32(float %166, float %174, float\l... 0x3F9317EA80000000)\l  %176 = tail call float @llvm.fmuladd.f32(float %166, float %175, float\l... 0x3FC601EDC0000000)\l  %177 = tail call float @llvm.fmuladd.f32(float %166, float %176, float\l... 0x3FE71A18A0000000)\l  %178 = tail call float @llvm.fmuladd.f32(float %166, float %177, float\l... 0x3FF645A760000000)\l  %179 = tail call float @llvm.fmuladd.f32(float %166, float %178, float\l... 1.000000e+00)\l  %180 = tail call float @llvm.amdgcn.rcp.f32(float %179)\l  %181 = fmul float %173, %180\l  %182 = tail call float @llvm.fmuladd.f32(float %166, float 5.000000e-01,\l... float %181)\l  %183 = fadd float %166, 2.000000e+00\l  %184 = fadd float %166, 3.000000e+00\l  %185 = fadd float %166, 4.000000e+00\l  %186 = fadd float %166, 5.000000e+00\l  %187 = fadd float %166, 6.000000e+00\l  %188 = icmp sgt i32 %164, 2\l  %189 = select i1 %188, float %183, float 1.000000e+00\l  %190 = icmp sgt i32 %164, 3\l  %191 = select i1 %190, float %184, float 1.000000e+00\l  %192 = fmul float %189, %191\l  %193 = icmp sgt i32 %164, 4\l  %194 = select i1 %193, float %185, float 1.000000e+00\l  %195 = fmul float %194, %192\l  %196 = icmp sgt i32 %164, 5\l  %197 = select i1 %196, float %186, float 1.000000e+00\l  %198 = fmul float %197, %195\l  %199 = icmp sgt i32 %164, 6\l  %200 = select i1 %199, float %187, float 1.000000e+00\l  %201 = fmul float %200, %198\l  %202 = tail call i1 @llvm.amdgcn.class.f32(float %201, i32 144)\l  %203 = select i1 %202, float 0x41F0000000000000, float 1.000000e+00\l  %204 = fmul float %201, %203\l  %205 = tail call float @llvm.log2.f32(float %204)\l  %206 = fmul float %205, 0x3FE62E42E0000000\l  %207 = tail call i1 @llvm.amdgcn.class.f32(float %205, i32 519)\l  %208 = fneg float %206\l  %209 = tail call float @llvm.fma.f32(float %205, float 0x3FE62E42E0000000,\l... float %208)\l  %210 = tail call float @llvm.fma.f32(float %205, float 0x3E6EFA39E0000000,\l... float %209)\l  %211 = fadd float %206, %210\l  %212 = select i1 %207, float %205, float %211\l  %213 = select i1 %202, float 0x40362E4300000000, float 0.000000e+00\l  %214 = fsub float %212, %213\l  %215 = fadd float %182, %214\l  br label %259\l}"];
	Node0x453d6e0 -> Node0x45332b0;
	Node0x453d730 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%216:\l216:                                              \l  %217 = fcmp olt float %44, 0x4390000000000000\l  br i1 %217, label %218, label %243\l|{<s0>T|<s1>F}}"];
	Node0x453d730:s0 -> Node0x4540780;
	Node0x453d730:s1 -> Node0x45407d0;
	Node0x4540780 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#abc8fd70",label="{%218:\l218:                                              \l  %219 = tail call float @llvm.amdgcn.rcp.f32(float %44)\l  %220 = fmul float %219, %219\l  %221 = tail call float @llvm.fmuladd.f32(float %220, float\l... 0xBF5AB89D00000000, float 0x3F4B67BA40000000)\l  %222 = tail call float @llvm.fmuladd.f32(float %220, float %221, float\l... 0xBF4380CB80000000)\l  %223 = tail call float @llvm.fmuladd.f32(float %220, float %222, float\l... 0x3F4A019FA0000000)\l  %224 = tail call float @llvm.fmuladd.f32(float %220, float %223, float\l... 0xBF66C16C20000000)\l  %225 = tail call float @llvm.fmuladd.f32(float %220, float %224, float\l... 0x3FB5555560000000)\l  %226 = tail call float @llvm.fmuladd.f32(float %219, float %225, float\l... 0x3FDACFE3A0000000)\l  %227 = fadd float %44, -5.000000e-01\l  %228 = tail call i1 @llvm.amdgcn.class.f32(float %44, i32 144)\l  %229 = select i1 %228, float 0x41F0000000000000, float 1.000000e+00\l  %230 = fmul float %44, %229\l  %231 = tail call float @llvm.log2.f32(float %230)\l  %232 = fmul float %231, 0x3FE62E42E0000000\l  %233 = tail call i1 @llvm.amdgcn.class.f32(float %231, i32 519)\l  %234 = fneg float %232\l  %235 = tail call float @llvm.fma.f32(float %231, float 0x3FE62E42E0000000,\l... float %234)\l  %236 = tail call float @llvm.fma.f32(float %231, float 0x3E6EFA39E0000000,\l... float %235)\l  %237 = fadd float %232, %236\l  %238 = select i1 %233, float %231, float %237\l  %239 = select i1 %228, float 0x40362E4300000000, float 0.000000e+00\l  %240 = fsub float %238, %239\l  %241 = fadd float %240, -1.000000e+00\l  %242 = tail call float @llvm.fmuladd.f32(float %227, float %241, float %226)\l  br label %259\l}"];
	Node0x4540780 -> Node0x45332b0;
	Node0x45407d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#abc8fd70",label="{%243:\l243:                                              \l  %244 = tail call i1 @llvm.amdgcn.class.f32(float %44, i32 144)\l  %245 = select i1 %244, float 0x41F0000000000000, float 1.000000e+00\l  %246 = fmul float %44, %245\l  %247 = tail call float @llvm.log2.f32(float %246)\l  %248 = fmul float %247, 0x3FE62E42E0000000\l  %249 = tail call i1 @llvm.amdgcn.class.f32(float %247, i32 519)\l  %250 = fneg float %248\l  %251 = tail call float @llvm.fma.f32(float %247, float 0x3FE62E42E0000000,\l... float %250)\l  %252 = tail call float @llvm.fma.f32(float %247, float 0x3E6EFA39E0000000,\l... float %251)\l  %253 = fadd float %248, %252\l  %254 = select i1 %249, float %247, float %253\l  %255 = select i1 %244, float 0x40362E4300000000, float 0.000000e+00\l  %256 = fsub float %254, %255\l  %257 = fneg float %44\l  %258 = tail call float @llvm.fmuladd.f32(float %44, float %256, float %257)\l  br label %259\l}"];
	Node0x45407d0 -> Node0x45332b0;
	Node0x45332b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f2907270",label="{%259:\l259:                                              \l  %260 = phi float [ %64, %46 ], [ %215, %163 ], [ %242, %218 ], [ %258, %243\l... ], [ %106, %103 ], [ %160, %145 ], [ %144, %123 ], [ %122, %107 ]\l  %261 = fcmp oge float %43, 0.000000e+00\l  br i1 %261, label %262, label %267\l|{<s0>T|<s1>F}}"];
	Node0x45332b0:s0 -> Node0x453a480;
	Node0x45332b0:s1 -> Node0x453a4d0;
	Node0x453a480 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%262:\l262:                                              \l  %263 = fcmp oeq float %43, 1.000000e+00\l  %264 = fcmp oeq float %43, 2.000000e+00\l  %265 = or i1 %263, %264\l  %266 = select i1 %265, float 0.000000e+00, float %260\l  br label %331\l}"];
	Node0x453a480 -> Node0x4543aa0;
	Node0x453a4d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%267:\l267:                                              \l  %268 = fcmp olt float %44, 0x4160000000000000\l  %269 = fcmp ogt float %44, 0x3EA0000000000000\l  %270 = and i1 %268, %269\l  br i1 %270, label %271, label %331\l|{<s0>T|<s1>F}}"];
	Node0x453a4d0:s0 -> Node0x4543d10;
	Node0x453a4d0:s1 -> Node0x4543aa0;
	Node0x4543d10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%271:\l271:                                              \l  %272 = fmul float %44, 5.000000e-01\l  %273 = tail call float @llvm.amdgcn.fract.f32(float %272)\l  %274 = tail call i1 @llvm.amdgcn.class.f32(float %272, i32 516)\l  %275 = fmul float %273, 2.000000e+00\l  %276 = select i1 %274, float 0.000000e+00, float %275\l  %277 = fcmp ogt float %44, 1.000000e+00\l  %278 = select i1 %277, float %276, float %44\l  %279 = fmul float %278, 2.000000e+00\l  %280 = tail call float @llvm.rint.f32(float %279)\l  %281 = tail call float @llvm.fmuladd.f32(float %280, float -5.000000e-01,\l... float %278)\l  %282 = fptosi float %280 to i32\l  %283 = fmul float %281, %281\l  %284 = tail call float @llvm.fmuladd.f32(float %283, float\l... 0x3FCEB54820000000, float 0xBFE3E497C0000000)\l  %285 = tail call float @llvm.fmuladd.f32(float %283, float %284, float\l... 0x400468E6C0000000)\l  %286 = tail call float @llvm.fmuladd.f32(float %283, float %285, float\l... 0xC014ABC1C0000000)\l  %287 = fmul float %281, %283\l  %288 = fmul float %287, %286\l  %289 = tail call float @llvm.fmuladd.f32(float %281, float\l... 0x400921FB60000000, float %288)\l  %290 = tail call float @llvm.fmuladd.f32(float %283, float\l... 0x3FA97CA880000000, float 0x3FCC85D3A0000000)\l  %291 = tail call float @llvm.fmuladd.f32(float %283, float %290, float\l... 0xBFF55A3B40000000)\l  %292 = tail call float @llvm.fmuladd.f32(float %283, float %291, float\l... 0x40103C1A60000000)\l  %293 = tail call float @llvm.fmuladd.f32(float %283, float %292, float\l... 0xC013BD3CC0000000)\l  %294 = tail call float @llvm.fmuladd.f32(float %283, float %293, float\l... 1.000000e+00)\l  %295 = and i32 %282, 1\l  %296 = icmp eq i32 %295, 0\l  %297 = select i1 %296, float %289, float %294\l  %298 = bitcast float %297 to i32\l  %299 = shl i32 %282, 30\l  %300 = and i32 %299, -2147483648\l  %301 = bitcast float %43 to i32\l  %302 = bitcast float %44 to i32\l  %303 = xor i32 %302, %301\l  %304 = xor i32 %303, %300\l  %305 = xor i32 %304, %298\l  %306 = bitcast i32 %305 to float\l  %307 = tail call i1 @llvm.amdgcn.class.f32(float %44, i32 504)\l  %308 = select i1 %307, float %306, float 0x7FF8000000000000\l  %309 = fmul float %43, %308\l  %310 = tail call float @llvm.fabs.f32(float %309)\l  %311 = fdiv float 0x400921FB60000000, %310, !fpmath !11\l  %312 = tail call i1 @llvm.amdgcn.class.f32(float %311, i32 144)\l  %313 = select i1 %312, float 0x41F0000000000000, float 1.000000e+00\l  %314 = fmul float %311, %313\l  %315 = tail call float @llvm.log2.f32(float %314)\l  %316 = fmul float %315, 0x3FE62E42E0000000\l  %317 = tail call i1 @llvm.amdgcn.class.f32(float %315, i32 519)\l  %318 = fneg float %316\l  %319 = tail call float @llvm.fma.f32(float %315, float 0x3FE62E42E0000000,\l... float %318)\l  %320 = tail call float @llvm.fma.f32(float %315, float 0x3E6EFA39E0000000,\l... float %319)\l  %321 = fadd float %316, %320\l  %322 = select i1 %317, float %315, float %321\l  %323 = select i1 %312, float 0x40362E4300000000, float 0.000000e+00\l  %324 = fsub float %322, %323\l  %325 = fsub float %324, %260\l  %326 = tail call float @llvm.amdgcn.fract.f32(float %43)\l  %327 = tail call i1 @llvm.amdgcn.class.f32(float %43, i32 516)\l  %328 = select i1 %327, float 0.000000e+00, float %326\l  %329 = fcmp oeq float %328, 0.000000e+00\l  %330 = select i1 %329, float 0x7FF0000000000000, float %325\l  br label %331\l}"];
	Node0x4543d10 -> Node0x4543aa0;
	Node0x4543aa0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f2907270",label="{%331:\l331:                                              \l  %332 = phi float [ %266, %262 ], [ %330, %271 ], [ %260, %267 ]\l  %333 = fcmp uno float %43, 0.000000e+00\l  %334 = fcmp oeq float %43, 0.000000e+00\l  %335 = fcmp oeq float %44, 0x7FF0000000000000\l  %336 = select i1 %334, i1 true, i1 %335\l  %337 = fcmp olt float %44, 0x4160000000000000\l  %338 = select i1 %261, i1 true, i1 %337\l  %339 = select i1 %338, float %332, float 0x7FF0000000000000\l  %340 = select i1 %336, float 0x7FF0000000000000, float %339\l  %341 = select i1 %333, float %43, float %340\l  %342 = add nsw i32 %18, %7\l  %343 = mul nsw i32 %26, %8\l  %344 = add nsw i32 %342, %343\l  %345 = sext i32 %344 to i64\l  %346 = getelementptr inbounds float, float addrspace(1)* %6, i64 %345\l  store float %341, float addrspace(1)* %346, align 4, !tbaa !7\l  br label %347\l}"];
	Node0x4543aa0 -> Node0x4533020;
	Node0x4533020 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%347:\l347:                                              \l  ret void\l}"];
}
