Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Mar 18 15:40:40 2025
| Host         : Amars-XPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fir_filter_timing_summary_routed.rpt -pb fir_filter_timing_summary_routed.pb -rpx fir_filter_timing_summary_routed.rpx -warn_on_violation
| Design       : fir_filter
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                               Violations  
---------  --------  ----------------------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check                 1962        
TIMING-18  Warning   Missing input or output delay             1           
XDCH-2     Warning   Same min and max delay values on IO port  80          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
  22658.352        0.000                      0                10136        0.064        0.000                      0                10136    11337.599        0.000                       0                  3335  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)             Period(ns)      Frequency(MHz)
-----  ------------             ----------      --------------
clk    {0.000 11338.000}        22676.000       0.044           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk             22658.352        0.000                      0                10136        0.064        0.000                      0                10136    11337.599        0.000                       0                  3335  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack    22658.352ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack    11337.599ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22658.352ns  (required time - arrival time)
  Source:                 accumulator_pipeline_reg[101]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out[17]
                            (output port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        10.195ns  (logic 2.841ns (27.869%)  route 7.354ns (72.131%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22676.000 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.421ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.645     4.421    clk_IBUF_BUFG
    DSP48_X0Y79          DSP48E1                                      r  accumulator_pipeline_reg[101]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y79          DSP48E1 (Prop_dsp48e1_CLK_P[39])
                                                      0.383     4.804 r  accumulator_pipeline_reg[101]/P[39]
                         net (fo=48, routed)          7.354    12.158    y_out_OBUF[16]
    R20                  OBUF (Prop_obuf_I_O)         2.458    14.616 r  y_out_OBUF[17]_inst/O
                         net (fo=0)                   0.000    14.616    y_out[17]
    R20                                                               r  y_out[17] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
                         clock pessimism              0.000 22676.000    
                         clock uncertainty           -0.035 22675.965    
                         output delay                -3.000 22672.965    
  -------------------------------------------------------------------
                         required time                      22672.967    
                         arrival time                         -14.616    
  -------------------------------------------------------------------
                         slack                              22658.352    

Slack (MET) :             22658.365ns  (required time - arrival time)
  Source:                 accumulator_pipeline_reg[101]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out[18]
                            (output port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        10.179ns  (logic 2.837ns (27.873%)  route 7.342ns (72.127%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22676.000 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.421ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.645     4.421    clk_IBUF_BUFG
    DSP48_X0Y79          DSP48E1                                      r  accumulator_pipeline_reg[101]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y79          DSP48E1 (Prop_dsp48e1_CLK_P[39])
                                                      0.383     4.804 r  accumulator_pipeline_reg[101]/P[39]
                         net (fo=48, routed)          7.342    12.146    y_out_OBUF[16]
    T20                  OBUF (Prop_obuf_I_O)         2.454    14.600 r  y_out_OBUF[18]_inst/O
                         net (fo=0)                   0.000    14.600    y_out[18]
    T20                                                               r  y_out[18] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
                         clock pessimism              0.000 22676.000    
                         clock uncertainty           -0.035 22675.965    
                         output delay                -3.000 22672.965    
  -------------------------------------------------------------------
                         required time                      22672.967    
                         arrival time                         -14.600    
  -------------------------------------------------------------------
                         slack                              22658.365    

Slack (MET) :             22658.447ns  (required time - arrival time)
  Source:                 accumulator_pipeline_reg[101]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out[19]
                            (output port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        10.098ns  (logic 2.855ns (28.275%)  route 7.243ns (71.725%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22676.000 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.421ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.645     4.421    clk_IBUF_BUFG
    DSP48_X0Y79          DSP48E1                                      r  accumulator_pipeline_reg[101]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y79          DSP48E1 (Prop_dsp48e1_CLK_P[39])
                                                      0.383     4.804 r  accumulator_pipeline_reg[101]/P[39]
                         net (fo=48, routed)          7.243    12.047    y_out_OBUF[16]
    T25                  OBUF (Prop_obuf_I_O)         2.472    14.519 r  y_out_OBUF[19]_inst/O
                         net (fo=0)                   0.000    14.519    y_out[19]
    T25                                                               r  y_out[19] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
                         clock pessimism              0.000 22676.000    
                         clock uncertainty           -0.035 22675.965    
                         output delay                -3.000 22672.965    
  -------------------------------------------------------------------
                         required time                      22672.967    
                         arrival time                         -14.519    
  -------------------------------------------------------------------
                         slack                              22658.447    

Slack (MET) :             22658.449ns  (required time - arrival time)
  Source:                 accumulator_pipeline_reg[101]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out[16]
                            (output port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        10.096ns  (logic 2.848ns (28.205%)  route 7.248ns (71.795%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22676.000 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.421ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.645     4.421    clk_IBUF_BUFG
    DSP48_X0Y79          DSP48E1                                      r  accumulator_pipeline_reg[101]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y79          DSP48E1 (Prop_dsp48e1_CLK_P[39])
                                                      0.383     4.804 r  accumulator_pipeline_reg[101]/P[39]
                         net (fo=48, routed)          7.248    12.053    y_out_OBUF[16]
    T22                  OBUF (Prop_obuf_I_O)         2.465    14.517 r  y_out_OBUF[16]_inst/O
                         net (fo=0)                   0.000    14.517    y_out[16]
    T22                                                               r  y_out[16] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
                         clock pessimism              0.000 22676.000    
                         clock uncertainty           -0.035 22675.965    
                         output delay                -3.000 22672.965    
  -------------------------------------------------------------------
                         required time                      22672.967    
                         arrival time                         -14.517    
  -------------------------------------------------------------------
                         slack                              22658.449    

Slack (MET) :             22658.477ns  (required time - arrival time)
  Source:                 accumulator_pipeline_reg[101]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out[20]
                            (output port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        10.070ns  (logic 2.852ns (28.324%)  route 7.217ns (71.676%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22676.000 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.421ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.645     4.421    clk_IBUF_BUFG
    DSP48_X0Y79          DSP48E1                                      r  accumulator_pipeline_reg[101]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y79          DSP48E1 (Prop_dsp48e1_CLK_P[39])
                                                      0.383     4.804 r  accumulator_pipeline_reg[101]/P[39]
                         net (fo=48, routed)          7.217    12.022    y_out_OBUF[16]
    T24                  OBUF (Prop_obuf_I_O)         2.469    14.491 r  y_out_OBUF[20]_inst/O
                         net (fo=0)                   0.000    14.491    y_out[20]
    T24                                                               r  y_out[20] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
                         clock pessimism              0.000 22676.000    
                         clock uncertainty           -0.035 22675.965    
                         output delay                -3.000 22672.965    
  -------------------------------------------------------------------
                         required time                      22672.967    
                         arrival time                         -14.491    
  -------------------------------------------------------------------
                         slack                              22658.477    

Slack (MET) :             22658.574ns  (required time - arrival time)
  Source:                 accumulator_pipeline_reg[101]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out[21]
                            (output port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        9.970ns  (logic 2.852ns (28.607%)  route 7.118ns (71.393%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22676.000 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.421ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.645     4.421    clk_IBUF_BUFG
    DSP48_X0Y79          DSP48E1                                      r  accumulator_pipeline_reg[101]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y79          DSP48E1 (Prop_dsp48e1_CLK_P[39])
                                                      0.383     4.804 r  accumulator_pipeline_reg[101]/P[39]
                         net (fo=48, routed)          7.118    11.922    y_out_OBUF[16]
    R23                  OBUF (Prop_obuf_I_O)         2.469    14.392 r  y_out_OBUF[21]_inst/O
                         net (fo=0)                   0.000    14.392    y_out[21]
    R23                                                               r  y_out[21] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
                         clock pessimism              0.000 22676.000    
                         clock uncertainty           -0.035 22675.965    
                         output delay                -3.000 22672.965    
  -------------------------------------------------------------------
                         required time                      22672.967    
                         arrival time                         -14.392    
  -------------------------------------------------------------------
                         slack                              22658.574    

Slack (MET) :             22658.598ns  (required time - arrival time)
  Source:                 accumulator_pipeline_reg[101]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out[22]
                            (output port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        9.947ns  (logic 2.854ns (28.692%)  route 7.093ns (71.308%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22676.000 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.421ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.645     4.421    clk_IBUF_BUFG
    DSP48_X0Y79          DSP48E1                                      r  accumulator_pipeline_reg[101]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y79          DSP48E1 (Prop_dsp48e1_CLK_P[39])
                                                      0.383     4.804 r  accumulator_pipeline_reg[101]/P[39]
                         net (fo=48, routed)          7.093    11.897    y_out_OBUF[16]
    R22                  OBUF (Prop_obuf_I_O)         2.471    14.368 r  y_out_OBUF[22]_inst/O
                         net (fo=0)                   0.000    14.368    y_out[22]
    R22                                                               r  y_out[22] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
                         clock pessimism              0.000 22676.000    
                         clock uncertainty           -0.035 22675.965    
                         output delay                -3.000 22672.965    
  -------------------------------------------------------------------
                         required time                      22672.967    
                         arrival time                         -14.368    
  -------------------------------------------------------------------
                         slack                              22658.598    

Slack (MET) :             22658.711ns  (required time - arrival time)
  Source:                 accumulator_pipeline_reg[101]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out[23]
                            (output port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        9.834ns  (logic 2.840ns (28.882%)  route 6.994ns (71.118%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22676.000 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.421ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.645     4.421    clk_IBUF_BUFG
    DSP48_X0Y79          DSP48E1                                      r  accumulator_pipeline_reg[101]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y79          DSP48E1 (Prop_dsp48e1_CLK_P[39])
                                                      0.383     4.804 r  accumulator_pipeline_reg[101]/P[39]
                         net (fo=48, routed)          6.994    11.798    y_out_OBUF[16]
    P21                  OBUF (Prop_obuf_I_O)         2.457    14.255 r  y_out_OBUF[23]_inst/O
                         net (fo=0)                   0.000    14.255    y_out[23]
    P21                                                               r  y_out[23] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
                         clock pessimism              0.000 22676.000    
                         clock uncertainty           -0.035 22675.965    
                         output delay                -3.000 22672.965    
  -------------------------------------------------------------------
                         required time                      22672.967    
                         arrival time                         -14.255    
  -------------------------------------------------------------------
                         slack                              22658.711    

Slack (MET) :             22658.748ns  (required time - arrival time)
  Source:                 accumulator_pipeline_reg[101]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out[24]
                            (output port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        9.799ns  (logic 2.841ns (28.992%)  route 6.958ns (71.008%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22676.000 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.421ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.645     4.421    clk_IBUF_BUFG
    DSP48_X0Y79          DSP48E1                                      r  accumulator_pipeline_reg[101]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y79          DSP48E1 (Prop_dsp48e1_CLK_P[39])
                                                      0.383     4.804 r  accumulator_pipeline_reg[101]/P[39]
                         net (fo=48, routed)          6.958    11.762    y_out_OBUF[16]
    R21                  OBUF (Prop_obuf_I_O)         2.458    14.220 r  y_out_OBUF[24]_inst/O
                         net (fo=0)                   0.000    14.220    y_out[24]
    R21                                                               r  y_out[24] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
                         clock pessimism              0.000 22676.000    
                         clock uncertainty           -0.035 22675.965    
                         output delay                -3.000 22672.965    
  -------------------------------------------------------------------
                         required time                      22672.967    
                         arrival time                         -14.220    
  -------------------------------------------------------------------
                         slack                              22658.748    

Slack (MET) :             22658.834ns  (required time - arrival time)
  Source:                 accumulator_pipeline_reg[101]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            y_out[25]
                            (output port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            22676.000ns  (clk rise@22676.000ns - clk rise@0.000ns)
  Data Path Delay:        9.710ns  (logic 2.864ns (29.496%)  route 6.846ns (70.504%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -4.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22676.000 - 22676.000 ) 
    Source Clock Delay      (SCD):    4.421ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.645     4.421    clk_IBUF_BUFG
    DSP48_X0Y79          DSP48E1                                      r  accumulator_pipeline_reg[101]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y79          DSP48E1 (Prop_dsp48e1_CLK_P[39])
                                                      0.383     4.804 r  accumulator_pipeline_reg[101]/P[39]
                         net (fo=48, routed)          6.846    11.650    y_out_OBUF[16]
    N22                  OBUF (Prop_obuf_I_O)         2.481    14.132 r  y_out_OBUF[25]_inst/O
                         net (fo=0)                   0.000    14.132    y_out[25]
    N22                                                               r  y_out[25] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)    22676.000 22676.000 r  
                         clock pessimism              0.000 22676.000    
                         clock uncertainty           -0.035 22675.965    
                         output delay                -3.000 22672.965    
  -------------------------------------------------------------------
                         required time                      22672.967    
                         arrival time                         -14.132    
  -------------------------------------------------------------------
                         slack                              22658.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 delay_pipeline_reg[81][1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            delay_pipeline_reg[82][1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.100ns (33.105%)  route 0.202ns (66.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.915ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        0.551     1.408    clk_IBUF_BUFG
    SLICE_X17Y97         FDCE                                         r  delay_pipeline_reg[81][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDCE (Prop_fdce_C_Q)         0.100     1.508 r  delay_pipeline_reg[81][1]/Q
                         net (fo=2, routed)           0.202     1.710    delay_pipeline_reg[81][1]
    SLICE_X17Y101        FDCE                                         r  delay_pipeline_reg[82][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        0.742     1.915    clk_IBUF_BUFG
    SLICE_X17Y101        FDCE                                         r  delay_pipeline_reg[82][1]/C
                         clock pessimism             -0.316     1.599    
    SLICE_X17Y101        FDCE (Hold_fdce_C_D)         0.047     1.646    delay_pipeline_reg[82][1]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 x_in[8]
                            (input port clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            delay_pipeline_reg[0][8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.672ns  (logic 0.806ns (30.152%)  route 1.866ns (69.848%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.373ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
    J21                                               0.000     2.000 r  x_in[8] (IN)
                         net (fo=0)                   0.000     2.000    x_in[8]
    J21                  IBUF (Prop_ibuf_I_O)         0.806     2.806 r  x_in_IBUF[8]_inst/O
                         net (fo=2, routed)           1.866     4.672    x_in_IBUF[8]
    SLICE_X8Y3           FDCE                                         r  delay_pipeline_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.597     4.373    clk_IBUF_BUFG
    SLICE_X8Y3           FDCE                                         r  delay_pipeline_reg[0][8]/C
                         clock pessimism              0.000     4.373    
                         clock uncertainty            0.035     4.408    
    SLICE_X8Y3           FDCE (Hold_fdce_C_D)         0.189     4.597    delay_pipeline_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -4.597    
                         arrival time                           4.672    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 delay_pipeline_reg[176][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            delay_pipeline_reg[177][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.399%)  route 0.055ns (35.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        0.610     1.467    clk_IBUF_BUFG
    SLICE_X11Y168        FDCE                                         r  delay_pipeline_reg[176][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y168        FDCE (Prop_fdce_C_Q)         0.100     1.567 r  delay_pipeline_reg[176][13]/Q
                         net (fo=1, routed)           0.055     1.623    delay_pipeline_reg[176][13]
    SLICE_X10Y168        FDCE                                         r  delay_pipeline_reg[177][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        0.833     2.006    clk_IBUF_BUFG
    SLICE_X10Y168        FDCE                                         r  delay_pipeline_reg[177][13]/C
                         clock pessimism             -0.528     1.478    
    SLICE_X10Y168        FDCE (Hold_fdce_C_D)         0.059     1.537    delay_pipeline_reg[177][13]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 delay_pipeline_reg[77][14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            delay_pipeline_reg[78][14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.118ns (35.084%)  route 0.218ns (64.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.915ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        0.551     1.408    clk_IBUF_BUFG
    SLICE_X14Y97         FDCE                                         r  delay_pipeline_reg[77][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDCE (Prop_fdce_C_Q)         0.118     1.526 r  delay_pipeline_reg[77][14]/Q
                         net (fo=2, routed)           0.218     1.745    delay_pipeline_reg[77][14]
    SLICE_X16Y101        FDCE                                         r  delay_pipeline_reg[78][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        0.742     1.915    clk_IBUF_BUFG
    SLICE_X16Y101        FDCE                                         r  delay_pipeline_reg[78][14]/C
                         clock pessimism             -0.316     1.599    
    SLICE_X16Y101        FDCE (Hold_fdce_C_D)         0.059     1.658    delay_pipeline_reg[78][14]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 delay_pipeline_reg[39][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            delay_pipeline_reg[40][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.485%)  route 0.160ns (61.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        0.603     1.460    clk_IBUF_BUFG
    SLICE_X17Y49         FDCE                                         r  delay_pipeline_reg[39][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDCE (Prop_fdce_C_Q)         0.100     1.560 r  delay_pipeline_reg[39][13]/Q
                         net (fo=2, routed)           0.160     1.720    delay_pipeline_reg[39][13]
    SLICE_X16Y52         FDCE                                         r  delay_pipeline_reg[40][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        0.751     1.924    clk_IBUF_BUFG
    SLICE_X16Y52         FDCE                                         r  delay_pipeline_reg[40][13]/C
                         clock pessimism             -0.324     1.600    
    SLICE_X16Y52         FDCE (Hold_fdce_C_D)         0.032     1.632    delay_pipeline_reg[40][13]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 delay_pipeline_reg[39][11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            delay_pipeline_reg[40][11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.100ns (37.196%)  route 0.169ns (62.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        0.603     1.460    clk_IBUF_BUFG
    SLICE_X19Y48         FDCE                                         r  delay_pipeline_reg[39][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDCE (Prop_fdce_C_Q)         0.100     1.560 r  delay_pipeline_reg[39][11]/Q
                         net (fo=2, routed)           0.169     1.729    delay_pipeline_reg[39][11]
    SLICE_X19Y50         FDCE                                         r  delay_pipeline_reg[40][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        0.751     1.924    clk_IBUF_BUFG
    SLICE_X19Y50         FDCE                                         r  delay_pipeline_reg[40][11]/C
                         clock pessimism             -0.324     1.600    
    SLICE_X19Y50         FDCE (Hold_fdce_C_D)         0.040     1.640    delay_pipeline_reg[40][11]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 delay_pipeline_reg[79][8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            delay_pipeline_reg[80][8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.107ns (39.064%)  route 0.167ns (60.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.916ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        0.551     1.408    clk_IBUF_BUFG
    SLICE_X16Y98         FDCE                                         r  delay_pipeline_reg[79][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y98         FDCE (Prop_fdce_C_Q)         0.107     1.515 r  delay_pipeline_reg[79][8]/Q
                         net (fo=2, routed)           0.167     1.682    delay_pipeline_reg[79][8]
    SLICE_X14Y101        FDCE                                         r  delay_pipeline_reg[80][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        0.743     1.916    clk_IBUF_BUFG
    SLICE_X14Y101        FDCE                                         r  delay_pipeline_reg[80][8]/C
                         clock pessimism             -0.316     1.600    
    SLICE_X14Y101        FDCE (Hold_fdce_C_D)        -0.007     1.593    delay_pipeline_reg[80][8]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 delay_pipeline_reg[49][13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            delay_pipeline_reg[50][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.100ns (60.138%)  route 0.066ns (39.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        0.546     1.403    clk_IBUF_BUFG
    SLICE_X17Y63         FDCE                                         r  delay_pipeline_reg[49][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDCE (Prop_fdce_C_Q)         0.100     1.503 r  delay_pipeline_reg[49][13]/Q
                         net (fo=2, routed)           0.066     1.570    delay_pipeline_reg[49][13]
    SLICE_X16Y63         FDCE                                         r  delay_pipeline_reg[50][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        0.745     1.918    clk_IBUF_BUFG
    SLICE_X16Y63         FDCE                                         r  delay_pipeline_reg[50][13]/C
                         clock pessimism             -0.504     1.414    
    SLICE_X16Y63         FDCE (Hold_fdce_C_D)         0.059     1.473    delay_pipeline_reg[50][13]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 delay_pipeline_reg[79][9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            delay_pipeline_reg[80][9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.100ns (31.174%)  route 0.221ns (68.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.916ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        0.551     1.408    clk_IBUF_BUFG
    SLICE_X17Y97         FDCE                                         r  delay_pipeline_reg[79][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDCE (Prop_fdce_C_Q)         0.100     1.508 r  delay_pipeline_reg[79][9]/Q
                         net (fo=2, routed)           0.221     1.729    delay_pipeline_reg[79][9]
    SLICE_X14Y101        FDCE                                         r  delay_pipeline_reg[80][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        0.743     1.916    clk_IBUF_BUFG
    SLICE_X14Y101        FDCE                                         r  delay_pipeline_reg[80][9]/C
                         clock pessimism             -0.316     1.600    
    SLICE_X14Y101        FDCE (Hold_fdce_C_D)         0.032     1.632    delay_pipeline_reg[80][9]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 delay_pipeline_reg[93][12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Destination:            delay_pipeline_reg[94][12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.100ns (59.779%)  route 0.067ns (40.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        0.529     1.386    clk_IBUF_BUFG
    SLICE_X15Y118        FDCE                                         r  delay_pipeline_reg[93][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDCE (Prop_fdce_C_Q)         0.100     1.486 r  delay_pipeline_reg[93][12]/Q
                         net (fo=2, routed)           0.067     1.554    delay_pipeline_reg[93][12]
    SLICE_X14Y118        FDCE                                         r  delay_pipeline_reg[94][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        0.733     1.906    clk_IBUF_BUFG
    SLICE_X14Y118        FDCE                                         r  delay_pipeline_reg[94][12]/C
                         clock pessimism             -0.509     1.397    
    SLICE_X14Y118        FDCE (Hold_fdce_C_D)         0.059     1.456    delay_pipeline_reg[94][12]
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.554    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 11338.000 }
Period(ns):         22676.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X1Y0     accumulator_pipeline_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X0Y78    accumulator_pipeline_reg[100]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X0Y79    accumulator_pipeline_reg[101]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X1Y10    accumulator_pipeline_reg[10]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X1Y11    accumulator_pipeline_reg[11]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X1Y12    accumulator_pipeline_reg[12]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X1Y13    accumulator_pipeline_reg[13]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X1Y14    accumulator_pipeline_reg[14]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X1Y15    accumulator_pipeline_reg[15]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         22676.000   22674.176  DSP48_X1Y16    accumulator_pipeline_reg[16]/CLK
Low Pulse Width   Slow    FDCE/C       n/a            0.400         11337.998   11337.598  SLICE_X17Y130  delay_pipeline_reg[104][0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         11337.998   11337.598  SLICE_X17Y130  delay_pipeline_reg[105][0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         11337.998   11337.598  SLICE_X16Y130  delay_pipeline_reg[105][1]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         11337.998   11337.598  SLICE_X16Y130  delay_pipeline_reg[105][6]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         11337.998   11337.598  SLICE_X17Y143  delay_pipeline_reg[115][5]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         11337.998   11337.598  SLICE_X18Y159  delay_pipeline_reg[129][2]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         11337.998   11337.598  SLICE_X18Y159  delay_pipeline_reg[129][2]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         11338.000   11337.600  SLICE_X16Y127  delay_pipeline_reg[103][10]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.400         11338.000   11337.600  SLICE_X16Y127  delay_pipeline_reg[103][10]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.400         11338.000   11337.600  SLICE_X16Y127  delay_pipeline_reg[103][11]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         11338.001   11337.651  SLICE_X10Y2    delay_pipeline_reg[0][0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X10Y2    delay_pipeline_reg[0][0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         11338.001   11337.651  SLICE_X15Y3    delay_pipeline_reg[0][10]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X15Y3    delay_pipeline_reg[0][10]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         11338.001   11337.651  SLICE_X17Y4    delay_pipeline_reg[0][11]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         11338.001   11337.651  SLICE_X17Y4    delay_pipeline_reg[0][11]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         11338.001   11337.651  SLICE_X11Y5    delay_pipeline_reg[0][12]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X11Y5    delay_pipeline_reg[0][12]/C
High Pulse Width  Slow    FDCE/C       n/a            0.350         11338.001   11337.651  SLICE_X12Y6    delay_pipeline_reg[0][13]/C
High Pulse Width  Fast    FDCE/C       n/a            0.350         11338.000   11337.650  SLICE_X12Y6    delay_pipeline_reg[0][13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          3364 Endpoints
Min Delay          3364 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            delay_pipeline_reg[198][1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.956ns  (logic 0.902ns (4.757%)  route 18.054ns (95.243%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F25                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F25                  IBUF (Prop_ibuf_I_O)         0.902     0.902 f  rst_IBUF_inst/O
                         net (fo=3334, routed)       18.054    18.956    rst_IBUF
    SLICE_X12Y193        FDCE                                         f  delay_pipeline_reg[198][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.410     4.017    clk_IBUF_BUFG
    SLICE_X12Y193        FDCE                                         r  delay_pipeline_reg[198][1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            accumulator_pipeline_reg[76]/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.854ns  (logic 0.902ns (4.783%)  route 17.953ns (95.217%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.080ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F25                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F25                  IBUF (Prop_ibuf_I_O)         0.902     0.902 r  rst_IBUF_inst/O
                         net (fo=3334, routed)       17.953    18.854    rst_IBUF
    DSP48_X1Y76          DSP48E1                                      r  accumulator_pipeline_reg[76]/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.472     4.080    clk_IBUF_BUFG
    DSP48_X1Y76          DSP48E1                                      r  accumulator_pipeline_reg[76]/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            delay_pipeline_reg[195][14]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.852ns  (logic 0.902ns (4.783%)  route 17.951ns (95.217%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F25                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F25                  IBUF (Prop_ibuf_I_O)         0.902     0.902 f  rst_IBUF_inst/O
                         net (fo=3334, routed)       17.951    18.852    rst_IBUF
    SLICE_X13Y192        FDCE                                         f  delay_pipeline_reg[195][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.410     4.017    clk_IBUF_BUFG
    SLICE_X13Y192        FDCE                                         r  delay_pipeline_reg[195][14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            delay_pipeline_reg[196][14]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.852ns  (logic 0.902ns (4.783%)  route 17.951ns (95.217%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F25                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F25                  IBUF (Prop_ibuf_I_O)         0.902     0.902 f  rst_IBUF_inst/O
                         net (fo=3334, routed)       17.951    18.852    rst_IBUF
    SLICE_X13Y192        FDCE                                         f  delay_pipeline_reg[196][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.410     4.017    clk_IBUF_BUFG
    SLICE_X13Y192        FDCE                                         r  delay_pipeline_reg[196][14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            delay_pipeline_reg[196][8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.852ns  (logic 0.902ns (4.783%)  route 17.951ns (95.217%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F25                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F25                  IBUF (Prop_ibuf_I_O)         0.902     0.902 f  rst_IBUF_inst/O
                         net (fo=3334, routed)       17.951    18.852    rst_IBUF
    SLICE_X13Y192        FDCE                                         f  delay_pipeline_reg[196][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.410     4.017    clk_IBUF_BUFG
    SLICE_X13Y192        FDCE                                         r  delay_pipeline_reg[196][8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            delay_pipeline_reg[196][9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.852ns  (logic 0.902ns (4.783%)  route 17.951ns (95.217%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F25                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F25                  IBUF (Prop_ibuf_I_O)         0.902     0.902 f  rst_IBUF_inst/O
                         net (fo=3334, routed)       17.951    18.852    rst_IBUF
    SLICE_X12Y192        FDCE                                         f  delay_pipeline_reg[196][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.410     4.017    clk_IBUF_BUFG
    SLICE_X12Y192        FDCE                                         r  delay_pipeline_reg[196][9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            delay_pipeline_reg[197][14]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.852ns  (logic 0.902ns (4.783%)  route 17.951ns (95.217%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F25                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F25                  IBUF (Prop_ibuf_I_O)         0.902     0.902 f  rst_IBUF_inst/O
                         net (fo=3334, routed)       17.951    18.852    rst_IBUF
    SLICE_X12Y192        FDCE                                         f  delay_pipeline_reg[197][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.410     4.017    clk_IBUF_BUFG
    SLICE_X12Y192        FDCE                                         r  delay_pipeline_reg[197][14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            delay_pipeline_reg[197][8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.852ns  (logic 0.902ns (4.783%)  route 17.951ns (95.217%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F25                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F25                  IBUF (Prop_ibuf_I_O)         0.902     0.902 f  rst_IBUF_inst/O
                         net (fo=3334, routed)       17.951    18.852    rst_IBUF
    SLICE_X12Y192        FDCE                                         f  delay_pipeline_reg[197][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.410     4.017    clk_IBUF_BUFG
    SLICE_X12Y192        FDCE                                         r  delay_pipeline_reg[197][8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            delay_pipeline_reg[197][9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        18.852ns  (logic 0.902ns (4.783%)  route 17.951ns (95.217%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F25                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F25                  IBUF (Prop_ibuf_I_O)         0.902     0.902 f  rst_IBUF_inst/O
                         net (fo=3334, routed)       17.951    18.852    rst_IBUF
    SLICE_X12Y192        FDCE                                         f  delay_pipeline_reg[197][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.410     4.017    clk_IBUF_BUFG
    SLICE_X12Y192        FDCE                                         r  delay_pipeline_reg[197][9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            accumulator_pipeline_reg[75]/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.751ns  (logic 0.902ns (4.809%)  route 17.849ns (95.191%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F25                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    F25                  IBUF (Prop_ibuf_I_O)         0.902     0.902 r  rst_IBUF_inst/O
                         net (fo=3334, routed)       17.849    18.751    rst_IBUF
    DSP48_X1Y75          DSP48E1                                      r  accumulator_pipeline_reg[75]/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.470     4.078    clk_IBUF_BUFG
    DSP48_X1Y75          DSP48E1                                      r  accumulator_pipeline_reg[75]/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 accumulator_pipeline_reg[50]/ACOUT[0]
                            (internal pin)
  Destination:            accumulator_pipeline_reg[51]/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y50          DSP48E1                      0.000     0.000 r  accumulator_pipeline_reg[50]/ACOUT[0]
                         net (fo=1, routed)           0.000     0.000    accumulator_pipeline_reg_n_53_[50]
    DSP48_X1Y51          DSP48E1                                      r  accumulator_pipeline_reg[51]/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.445     4.221    clk_IBUF_BUFG
    DSP48_X1Y51          DSP48E1                                      r  accumulator_pipeline_reg[51]/CLK

Slack:                    inf
  Source:                 accumulator_pipeline_reg[50]/ACOUT[10]
                            (internal pin)
  Destination:            accumulator_pipeline_reg[51]/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y50          DSP48E1                      0.000     0.000 r  accumulator_pipeline_reg[50]/ACOUT[10]
                         net (fo=1, routed)           0.000     0.000    accumulator_pipeline_reg_n_43_[50]
    DSP48_X1Y51          DSP48E1                                      r  accumulator_pipeline_reg[51]/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.445     4.221    clk_IBUF_BUFG
    DSP48_X1Y51          DSP48E1                                      r  accumulator_pipeline_reg[51]/CLK

Slack:                    inf
  Source:                 accumulator_pipeline_reg[50]/ACOUT[11]
                            (internal pin)
  Destination:            accumulator_pipeline_reg[51]/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y50          DSP48E1                      0.000     0.000 r  accumulator_pipeline_reg[50]/ACOUT[11]
                         net (fo=1, routed)           0.000     0.000    accumulator_pipeline_reg_n_42_[50]
    DSP48_X1Y51          DSP48E1                                      r  accumulator_pipeline_reg[51]/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.445     4.221    clk_IBUF_BUFG
    DSP48_X1Y51          DSP48E1                                      r  accumulator_pipeline_reg[51]/CLK

Slack:                    inf
  Source:                 accumulator_pipeline_reg[50]/ACOUT[12]
                            (internal pin)
  Destination:            accumulator_pipeline_reg[51]/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y50          DSP48E1                      0.000     0.000 r  accumulator_pipeline_reg[50]/ACOUT[12]
                         net (fo=1, routed)           0.000     0.000    accumulator_pipeline_reg_n_41_[50]
    DSP48_X1Y51          DSP48E1                                      r  accumulator_pipeline_reg[51]/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.445     4.221    clk_IBUF_BUFG
    DSP48_X1Y51          DSP48E1                                      r  accumulator_pipeline_reg[51]/CLK

Slack:                    inf
  Source:                 accumulator_pipeline_reg[50]/ACOUT[13]
                            (internal pin)
  Destination:            accumulator_pipeline_reg[51]/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y50          DSP48E1                      0.000     0.000 r  accumulator_pipeline_reg[50]/ACOUT[13]
                         net (fo=1, routed)           0.000     0.000    accumulator_pipeline_reg_n_40_[50]
    DSP48_X1Y51          DSP48E1                                      r  accumulator_pipeline_reg[51]/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.445     4.221    clk_IBUF_BUFG
    DSP48_X1Y51          DSP48E1                                      r  accumulator_pipeline_reg[51]/CLK

Slack:                    inf
  Source:                 accumulator_pipeline_reg[50]/ACOUT[14]
                            (internal pin)
  Destination:            accumulator_pipeline_reg[51]/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y50          DSP48E1                      0.000     0.000 r  accumulator_pipeline_reg[50]/ACOUT[14]
                         net (fo=1, routed)           0.000     0.000    accumulator_pipeline_reg_n_39_[50]
    DSP48_X1Y51          DSP48E1                                      r  accumulator_pipeline_reg[51]/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.445     4.221    clk_IBUF_BUFG
    DSP48_X1Y51          DSP48E1                                      r  accumulator_pipeline_reg[51]/CLK

Slack:                    inf
  Source:                 accumulator_pipeline_reg[50]/ACOUT[15]
                            (internal pin)
  Destination:            accumulator_pipeline_reg[51]/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y50          DSP48E1                      0.000     0.000 r  accumulator_pipeline_reg[50]/ACOUT[15]
                         net (fo=1, routed)           0.000     0.000    accumulator_pipeline_reg_n_38_[50]
    DSP48_X1Y51          DSP48E1                                      r  accumulator_pipeline_reg[51]/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.445     4.221    clk_IBUF_BUFG
    DSP48_X1Y51          DSP48E1                                      r  accumulator_pipeline_reg[51]/CLK

Slack:                    inf
  Source:                 accumulator_pipeline_reg[50]/ACOUT[16]
                            (internal pin)
  Destination:            accumulator_pipeline_reg[51]/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y50          DSP48E1                      0.000     0.000 r  accumulator_pipeline_reg[50]/ACOUT[16]
                         net (fo=1, routed)           0.000     0.000    accumulator_pipeline_reg_n_37_[50]
    DSP48_X1Y51          DSP48E1                                      r  accumulator_pipeline_reg[51]/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.445     4.221    clk_IBUF_BUFG
    DSP48_X1Y51          DSP48E1                                      r  accumulator_pipeline_reg[51]/CLK

Slack:                    inf
  Source:                 accumulator_pipeline_reg[50]/ACOUT[17]
                            (internal pin)
  Destination:            accumulator_pipeline_reg[51]/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y50          DSP48E1                      0.000     0.000 r  accumulator_pipeline_reg[50]/ACOUT[17]
                         net (fo=1, routed)           0.000     0.000    accumulator_pipeline_reg_n_36_[50]
    DSP48_X1Y51          DSP48E1                                      r  accumulator_pipeline_reg[51]/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.445     4.221    clk_IBUF_BUFG
    DSP48_X1Y51          DSP48E1                                      r  accumulator_pipeline_reg[51]/CLK

Slack:                    inf
  Source:                 accumulator_pipeline_reg[50]/ACOUT[18]
                            (internal pin)
  Destination:            accumulator_pipeline_reg[51]/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@11338.000ns period=22676.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y50          DSP48E1                      0.000     0.000 r  accumulator_pipeline_reg[50]/ACOUT[18]
                         net (fo=1, routed)           0.000     0.000    accumulator_pipeline_reg_n_35_[50]
    DSP48_X1Y51          DSP48E1                                      r  accumulator_pipeline_reg[51]/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=3334, routed)        1.445     4.221    clk_IBUF_BUFG
    DSP48_X1Y51          DSP48E1                                      r  accumulator_pipeline_reg[51]/CLK





