// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _accumulateHW_HH_
#define _accumulateHW_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "parseEvents_mux_1bkb.h"

namespace ap_rtl {

struct accumulateHW : public sc_module {
    // Port declarations 251
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<10> > x;
    sc_in< sc_lv<9> > y;
    sc_in< sc_logic > pol;
    sc_in< sc_lv<2> > glPLActiveSliceIdx_V;
    sc_out< sc_lv<6> > glPLSlice0_V_0_address0;
    sc_out< sc_logic > glPLSlice0_V_0_ce0;
    sc_out< sc_logic > glPLSlice0_V_0_we0;
    sc_out< sc_lv<180> > glPLSlice0_V_0_d0;
    sc_in< sc_lv<180> > glPLSlice0_V_0_q0;
    sc_out< sc_lv<6> > glPLSlice0_V_1_address0;
    sc_out< sc_logic > glPLSlice0_V_1_ce0;
    sc_out< sc_logic > glPLSlice0_V_1_we0;
    sc_out< sc_lv<180> > glPLSlice0_V_1_d0;
    sc_in< sc_lv<180> > glPLSlice0_V_1_q0;
    sc_out< sc_lv<6> > glPLSlice0_V_2_address0;
    sc_out< sc_logic > glPLSlice0_V_2_ce0;
    sc_out< sc_logic > glPLSlice0_V_2_we0;
    sc_out< sc_lv<180> > glPLSlice0_V_2_d0;
    sc_in< sc_lv<180> > glPLSlice0_V_2_q0;
    sc_out< sc_lv<6> > glPLSlice0_V_3_address0;
    sc_out< sc_logic > glPLSlice0_V_3_ce0;
    sc_out< sc_logic > glPLSlice0_V_3_we0;
    sc_out< sc_lv<180> > glPLSlice0_V_3_d0;
    sc_in< sc_lv<180> > glPLSlice0_V_3_q0;
    sc_out< sc_lv<6> > glPLSlice0_V_4_address0;
    sc_out< sc_logic > glPLSlice0_V_4_ce0;
    sc_out< sc_logic > glPLSlice0_V_4_we0;
    sc_out< sc_lv<180> > glPLSlice0_V_4_d0;
    sc_in< sc_lv<180> > glPLSlice0_V_4_q0;
    sc_out< sc_lv<6> > glPLSlice0_V_5_address0;
    sc_out< sc_logic > glPLSlice0_V_5_ce0;
    sc_out< sc_logic > glPLSlice0_V_5_we0;
    sc_out< sc_lv<180> > glPLSlice0_V_5_d0;
    sc_in< sc_lv<180> > glPLSlice0_V_5_q0;
    sc_out< sc_lv<6> > glPLSlice0_V_6_address0;
    sc_out< sc_logic > glPLSlice0_V_6_ce0;
    sc_out< sc_logic > glPLSlice0_V_6_we0;
    sc_out< sc_lv<180> > glPLSlice0_V_6_d0;
    sc_in< sc_lv<180> > glPLSlice0_V_6_q0;
    sc_out< sc_lv<6> > glPLSlice0_V_7_address0;
    sc_out< sc_logic > glPLSlice0_V_7_ce0;
    sc_out< sc_logic > glPLSlice0_V_7_we0;
    sc_out< sc_lv<180> > glPLSlice0_V_7_d0;
    sc_in< sc_lv<180> > glPLSlice0_V_7_q0;
    sc_out< sc_lv<6> > glPLSlice0_V_8_address0;
    sc_out< sc_logic > glPLSlice0_V_8_ce0;
    sc_out< sc_logic > glPLSlice0_V_8_we0;
    sc_out< sc_lv<180> > glPLSlice0_V_8_d0;
    sc_in< sc_lv<180> > glPLSlice0_V_8_q0;
    sc_out< sc_lv<6> > glPLSlice0_V_9_address0;
    sc_out< sc_logic > glPLSlice0_V_9_ce0;
    sc_out< sc_logic > glPLSlice0_V_9_we0;
    sc_out< sc_lv<180> > glPLSlice0_V_9_d0;
    sc_in< sc_lv<180> > glPLSlice0_V_9_q0;
    sc_out< sc_lv<6> > glPLSlice0_V_10_address0;
    sc_out< sc_logic > glPLSlice0_V_10_ce0;
    sc_out< sc_logic > glPLSlice0_V_10_we0;
    sc_out< sc_lv<180> > glPLSlice0_V_10_d0;
    sc_in< sc_lv<180> > glPLSlice0_V_10_q0;
    sc_out< sc_lv<6> > glPLSlice0_V_11_address0;
    sc_out< sc_logic > glPLSlice0_V_11_ce0;
    sc_out< sc_logic > glPLSlice0_V_11_we0;
    sc_out< sc_lv<180> > glPLSlice0_V_11_d0;
    sc_in< sc_lv<180> > glPLSlice0_V_11_q0;
    sc_out< sc_lv<6> > glPLSlice0_V_12_address0;
    sc_out< sc_logic > glPLSlice0_V_12_ce0;
    sc_out< sc_logic > glPLSlice0_V_12_we0;
    sc_out< sc_lv<180> > glPLSlice0_V_12_d0;
    sc_in< sc_lv<180> > glPLSlice0_V_12_q0;
    sc_out< sc_lv<6> > glPLSlice0_V_13_address0;
    sc_out< sc_logic > glPLSlice0_V_13_ce0;
    sc_out< sc_logic > glPLSlice0_V_13_we0;
    sc_out< sc_lv<180> > glPLSlice0_V_13_d0;
    sc_in< sc_lv<180> > glPLSlice0_V_13_q0;
    sc_out< sc_lv<6> > glPLSlice0_V_14_address0;
    sc_out< sc_logic > glPLSlice0_V_14_ce0;
    sc_out< sc_logic > glPLSlice0_V_14_we0;
    sc_out< sc_lv<180> > glPLSlice0_V_14_d0;
    sc_in< sc_lv<180> > glPLSlice0_V_14_q0;
    sc_out< sc_lv<6> > glPLSlice0_V_15_address0;
    sc_out< sc_logic > glPLSlice0_V_15_ce0;
    sc_out< sc_logic > glPLSlice0_V_15_we0;
    sc_out< sc_lv<180> > glPLSlice0_V_15_d0;
    sc_in< sc_lv<180> > glPLSlice0_V_15_q0;
    sc_out< sc_lv<6> > glPLSlice1_V_0_address0;
    sc_out< sc_logic > glPLSlice1_V_0_ce0;
    sc_out< sc_logic > glPLSlice1_V_0_we0;
    sc_out< sc_lv<180> > glPLSlice1_V_0_d0;
    sc_in< sc_lv<180> > glPLSlice1_V_0_q0;
    sc_out< sc_lv<6> > glPLSlice1_V_1_address0;
    sc_out< sc_logic > glPLSlice1_V_1_ce0;
    sc_out< sc_logic > glPLSlice1_V_1_we0;
    sc_out< sc_lv<180> > glPLSlice1_V_1_d0;
    sc_in< sc_lv<180> > glPLSlice1_V_1_q0;
    sc_out< sc_lv<6> > glPLSlice1_V_2_address0;
    sc_out< sc_logic > glPLSlice1_V_2_ce0;
    sc_out< sc_logic > glPLSlice1_V_2_we0;
    sc_out< sc_lv<180> > glPLSlice1_V_2_d0;
    sc_in< sc_lv<180> > glPLSlice1_V_2_q0;
    sc_out< sc_lv<6> > glPLSlice1_V_3_address0;
    sc_out< sc_logic > glPLSlice1_V_3_ce0;
    sc_out< sc_logic > glPLSlice1_V_3_we0;
    sc_out< sc_lv<180> > glPLSlice1_V_3_d0;
    sc_in< sc_lv<180> > glPLSlice1_V_3_q0;
    sc_out< sc_lv<6> > glPLSlice1_V_4_address0;
    sc_out< sc_logic > glPLSlice1_V_4_ce0;
    sc_out< sc_logic > glPLSlice1_V_4_we0;
    sc_out< sc_lv<180> > glPLSlice1_V_4_d0;
    sc_in< sc_lv<180> > glPLSlice1_V_4_q0;
    sc_out< sc_lv<6> > glPLSlice1_V_5_address0;
    sc_out< sc_logic > glPLSlice1_V_5_ce0;
    sc_out< sc_logic > glPLSlice1_V_5_we0;
    sc_out< sc_lv<180> > glPLSlice1_V_5_d0;
    sc_in< sc_lv<180> > glPLSlice1_V_5_q0;
    sc_out< sc_lv<6> > glPLSlice1_V_6_address0;
    sc_out< sc_logic > glPLSlice1_V_6_ce0;
    sc_out< sc_logic > glPLSlice1_V_6_we0;
    sc_out< sc_lv<180> > glPLSlice1_V_6_d0;
    sc_in< sc_lv<180> > glPLSlice1_V_6_q0;
    sc_out< sc_lv<6> > glPLSlice1_V_7_address0;
    sc_out< sc_logic > glPLSlice1_V_7_ce0;
    sc_out< sc_logic > glPLSlice1_V_7_we0;
    sc_out< sc_lv<180> > glPLSlice1_V_7_d0;
    sc_in< sc_lv<180> > glPLSlice1_V_7_q0;
    sc_out< sc_lv<6> > glPLSlice1_V_8_address0;
    sc_out< sc_logic > glPLSlice1_V_8_ce0;
    sc_out< sc_logic > glPLSlice1_V_8_we0;
    sc_out< sc_lv<180> > glPLSlice1_V_8_d0;
    sc_in< sc_lv<180> > glPLSlice1_V_8_q0;
    sc_out< sc_lv<6> > glPLSlice1_V_9_address0;
    sc_out< sc_logic > glPLSlice1_V_9_ce0;
    sc_out< sc_logic > glPLSlice1_V_9_we0;
    sc_out< sc_lv<180> > glPLSlice1_V_9_d0;
    sc_in< sc_lv<180> > glPLSlice1_V_9_q0;
    sc_out< sc_lv<6> > glPLSlice1_V_10_address0;
    sc_out< sc_logic > glPLSlice1_V_10_ce0;
    sc_out< sc_logic > glPLSlice1_V_10_we0;
    sc_out< sc_lv<180> > glPLSlice1_V_10_d0;
    sc_in< sc_lv<180> > glPLSlice1_V_10_q0;
    sc_out< sc_lv<6> > glPLSlice1_V_11_address0;
    sc_out< sc_logic > glPLSlice1_V_11_ce0;
    sc_out< sc_logic > glPLSlice1_V_11_we0;
    sc_out< sc_lv<180> > glPLSlice1_V_11_d0;
    sc_in< sc_lv<180> > glPLSlice1_V_11_q0;
    sc_out< sc_lv<6> > glPLSlice1_V_12_address0;
    sc_out< sc_logic > glPLSlice1_V_12_ce0;
    sc_out< sc_logic > glPLSlice1_V_12_we0;
    sc_out< sc_lv<180> > glPLSlice1_V_12_d0;
    sc_in< sc_lv<180> > glPLSlice1_V_12_q0;
    sc_out< sc_lv<6> > glPLSlice1_V_13_address0;
    sc_out< sc_logic > glPLSlice1_V_13_ce0;
    sc_out< sc_logic > glPLSlice1_V_13_we0;
    sc_out< sc_lv<180> > glPLSlice1_V_13_d0;
    sc_in< sc_lv<180> > glPLSlice1_V_13_q0;
    sc_out< sc_lv<6> > glPLSlice1_V_14_address0;
    sc_out< sc_logic > glPLSlice1_V_14_ce0;
    sc_out< sc_logic > glPLSlice1_V_14_we0;
    sc_out< sc_lv<180> > glPLSlice1_V_14_d0;
    sc_in< sc_lv<180> > glPLSlice1_V_14_q0;
    sc_out< sc_lv<6> > glPLSlice1_V_15_address0;
    sc_out< sc_logic > glPLSlice1_V_15_ce0;
    sc_out< sc_logic > glPLSlice1_V_15_we0;
    sc_out< sc_lv<180> > glPLSlice1_V_15_d0;
    sc_in< sc_lv<180> > glPLSlice1_V_15_q0;
    sc_out< sc_lv<6> > glPLSlice2_V_0_address0;
    sc_out< sc_logic > glPLSlice2_V_0_ce0;
    sc_out< sc_logic > glPLSlice2_V_0_we0;
    sc_out< sc_lv<180> > glPLSlice2_V_0_d0;
    sc_in< sc_lv<180> > glPLSlice2_V_0_q0;
    sc_out< sc_lv<6> > glPLSlice2_V_1_address0;
    sc_out< sc_logic > glPLSlice2_V_1_ce0;
    sc_out< sc_logic > glPLSlice2_V_1_we0;
    sc_out< sc_lv<180> > glPLSlice2_V_1_d0;
    sc_in< sc_lv<180> > glPLSlice2_V_1_q0;
    sc_out< sc_lv<6> > glPLSlice2_V_2_address0;
    sc_out< sc_logic > glPLSlice2_V_2_ce0;
    sc_out< sc_logic > glPLSlice2_V_2_we0;
    sc_out< sc_lv<180> > glPLSlice2_V_2_d0;
    sc_in< sc_lv<180> > glPLSlice2_V_2_q0;
    sc_out< sc_lv<6> > glPLSlice2_V_3_address0;
    sc_out< sc_logic > glPLSlice2_V_3_ce0;
    sc_out< sc_logic > glPLSlice2_V_3_we0;
    sc_out< sc_lv<180> > glPLSlice2_V_3_d0;
    sc_in< sc_lv<180> > glPLSlice2_V_3_q0;
    sc_out< sc_lv<6> > glPLSlice2_V_4_address0;
    sc_out< sc_logic > glPLSlice2_V_4_ce0;
    sc_out< sc_logic > glPLSlice2_V_4_we0;
    sc_out< sc_lv<180> > glPLSlice2_V_4_d0;
    sc_in< sc_lv<180> > glPLSlice2_V_4_q0;
    sc_out< sc_lv<6> > glPLSlice2_V_5_address0;
    sc_out< sc_logic > glPLSlice2_V_5_ce0;
    sc_out< sc_logic > glPLSlice2_V_5_we0;
    sc_out< sc_lv<180> > glPLSlice2_V_5_d0;
    sc_in< sc_lv<180> > glPLSlice2_V_5_q0;
    sc_out< sc_lv<6> > glPLSlice2_V_6_address0;
    sc_out< sc_logic > glPLSlice2_V_6_ce0;
    sc_out< sc_logic > glPLSlice2_V_6_we0;
    sc_out< sc_lv<180> > glPLSlice2_V_6_d0;
    sc_in< sc_lv<180> > glPLSlice2_V_6_q0;
    sc_out< sc_lv<6> > glPLSlice2_V_7_address0;
    sc_out< sc_logic > glPLSlice2_V_7_ce0;
    sc_out< sc_logic > glPLSlice2_V_7_we0;
    sc_out< sc_lv<180> > glPLSlice2_V_7_d0;
    sc_in< sc_lv<180> > glPLSlice2_V_7_q0;
    sc_out< sc_lv<6> > glPLSlice2_V_8_address0;
    sc_out< sc_logic > glPLSlice2_V_8_ce0;
    sc_out< sc_logic > glPLSlice2_V_8_we0;
    sc_out< sc_lv<180> > glPLSlice2_V_8_d0;
    sc_in< sc_lv<180> > glPLSlice2_V_8_q0;
    sc_out< sc_lv<6> > glPLSlice2_V_9_address0;
    sc_out< sc_logic > glPLSlice2_V_9_ce0;
    sc_out< sc_logic > glPLSlice2_V_9_we0;
    sc_out< sc_lv<180> > glPLSlice2_V_9_d0;
    sc_in< sc_lv<180> > glPLSlice2_V_9_q0;
    sc_out< sc_lv<6> > glPLSlice2_V_10_address0;
    sc_out< sc_logic > glPLSlice2_V_10_ce0;
    sc_out< sc_logic > glPLSlice2_V_10_we0;
    sc_out< sc_lv<180> > glPLSlice2_V_10_d0;
    sc_in< sc_lv<180> > glPLSlice2_V_10_q0;
    sc_out< sc_lv<6> > glPLSlice2_V_11_address0;
    sc_out< sc_logic > glPLSlice2_V_11_ce0;
    sc_out< sc_logic > glPLSlice2_V_11_we0;
    sc_out< sc_lv<180> > glPLSlice2_V_11_d0;
    sc_in< sc_lv<180> > glPLSlice2_V_11_q0;
    sc_out< sc_lv<6> > glPLSlice2_V_12_address0;
    sc_out< sc_logic > glPLSlice2_V_12_ce0;
    sc_out< sc_logic > glPLSlice2_V_12_we0;
    sc_out< sc_lv<180> > glPLSlice2_V_12_d0;
    sc_in< sc_lv<180> > glPLSlice2_V_12_q0;
    sc_out< sc_lv<6> > glPLSlice2_V_13_address0;
    sc_out< sc_logic > glPLSlice2_V_13_ce0;
    sc_out< sc_logic > glPLSlice2_V_13_we0;
    sc_out< sc_lv<180> > glPLSlice2_V_13_d0;
    sc_in< sc_lv<180> > glPLSlice2_V_13_q0;
    sc_out< sc_lv<6> > glPLSlice2_V_14_address0;
    sc_out< sc_logic > glPLSlice2_V_14_ce0;
    sc_out< sc_logic > glPLSlice2_V_14_we0;
    sc_out< sc_lv<180> > glPLSlice2_V_14_d0;
    sc_in< sc_lv<180> > glPLSlice2_V_14_q0;
    sc_out< sc_lv<6> > glPLSlice2_V_15_address0;
    sc_out< sc_logic > glPLSlice2_V_15_ce0;
    sc_out< sc_logic > glPLSlice2_V_15_we0;
    sc_out< sc_lv<180> > glPLSlice2_V_15_d0;
    sc_in< sc_lv<180> > glPLSlice2_V_15_q0;
    sc_in< sc_logic > ap_ce;


    // Module declarations
    accumulateHW(sc_module_name name);
    SC_HAS_PROCESS(accumulateHW);

    ~accumulateHW();

    sc_trace_file* mVcdFile;

    parseEvents_mux_1bkb<1,1,180,180,180,180,180,180,180,180,180,180,180,180,180,180,180,180,4,180>* parseEvents_mux_1bkb_U1;
    parseEvents_mux_1bkb<1,1,180,180,180,180,180,180,180,180,180,180,180,180,180,180,180,180,4,180>* parseEvents_mux_1bkb_U2;
    parseEvents_mux_1bkb<1,1,180,180,180,180,180,180,180,180,180,180,180,180,180,180,180,180,4,180>* parseEvents_mux_1bkb_U3;
    sc_signal< sc_lv<2> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<1> > pol_read_read_fu_190_p2;
    sc_signal< sc_lv<1> > pol_read_reg_1554;
    sc_signal< sc_lv<9> > tmp_12_fu_823_p3;
    sc_signal< sc_lv<9> > tmp_12_reg_1558;
    sc_signal< sc_lv<10> > xNewIdx_V_fu_841_p2;
    sc_signal< sc_lv<10> > xNewIdx_V_reg_1567;
    sc_signal< sc_lv<1> > tmp_13_fu_852_p2;
    sc_signal< sc_lv<1> > tmp_13_reg_1574;
    sc_signal< sc_lv<1> > tmp_21_fu_858_p2;
    sc_signal< sc_lv<1> > tmp_21_reg_1578;
    sc_signal< sc_lv<1> > tmp_26_fu_864_p2;
    sc_signal< sc_lv<1> > tmp_26_reg_1582;
    sc_signal< sc_lv<6> > glPLSlice2_V_0_addr_reg_1586;
    sc_signal< sc_lv<6> > glPLSlice2_V_1_addr_reg_1591;
    sc_signal< sc_lv<6> > glPLSlice2_V_2_addr_reg_1596;
    sc_signal< sc_lv<6> > glPLSlice2_V_3_addr_reg_1601;
    sc_signal< sc_lv<6> > glPLSlice2_V_4_addr_reg_1606;
    sc_signal< sc_lv<6> > glPLSlice2_V_5_addr_reg_1611;
    sc_signal< sc_lv<6> > glPLSlice2_V_6_addr_reg_1616;
    sc_signal< sc_lv<6> > glPLSlice2_V_7_addr_reg_1621;
    sc_signal< sc_lv<6> > glPLSlice2_V_8_addr_reg_1626;
    sc_signal< sc_lv<6> > glPLSlice2_V_9_addr_reg_1631;
    sc_signal< sc_lv<6> > glPLSlice2_V_10_addr_reg_1636;
    sc_signal< sc_lv<6> > glPLSlice2_V_11_addr_reg_1641;
    sc_signal< sc_lv<6> > glPLSlice2_V_12_addr_reg_1646;
    sc_signal< sc_lv<6> > glPLSlice2_V_13_addr_reg_1651;
    sc_signal< sc_lv<6> > glPLSlice2_V_14_addr_reg_1656;
    sc_signal< sc_lv<6> > glPLSlice2_V_15_addr_reg_1661;
    sc_signal< sc_lv<6> > glPLSlice1_V_0_addr_reg_1666;
    sc_signal< sc_lv<6> > glPLSlice1_V_1_addr_reg_1671;
    sc_signal< sc_lv<6> > glPLSlice1_V_2_addr_reg_1676;
    sc_signal< sc_lv<6> > glPLSlice1_V_3_addr_reg_1681;
    sc_signal< sc_lv<6> > glPLSlice1_V_4_addr_reg_1686;
    sc_signal< sc_lv<6> > glPLSlice1_V_5_addr_reg_1691;
    sc_signal< sc_lv<6> > glPLSlice1_V_6_addr_reg_1696;
    sc_signal< sc_lv<6> > glPLSlice1_V_7_addr_reg_1701;
    sc_signal< sc_lv<6> > glPLSlice1_V_8_addr_reg_1706;
    sc_signal< sc_lv<6> > glPLSlice1_V_9_addr_reg_1711;
    sc_signal< sc_lv<6> > glPLSlice1_V_10_addr_reg_1716;
    sc_signal< sc_lv<6> > glPLSlice1_V_11_addr_reg_1721;
    sc_signal< sc_lv<6> > glPLSlice1_V_12_addr_reg_1726;
    sc_signal< sc_lv<6> > glPLSlice1_V_13_addr_reg_1731;
    sc_signal< sc_lv<6> > glPLSlice1_V_14_addr_reg_1736;
    sc_signal< sc_lv<6> > glPLSlice1_V_15_addr_reg_1741;
    sc_signal< sc_lv<6> > glPLSlice0_V_0_addr_reg_1746;
    sc_signal< sc_lv<6> > glPLSlice0_V_1_addr_reg_1751;
    sc_signal< sc_lv<6> > glPLSlice0_V_2_addr_reg_1756;
    sc_signal< sc_lv<6> > glPLSlice0_V_3_addr_reg_1761;
    sc_signal< sc_lv<6> > glPLSlice0_V_4_addr_reg_1766;
    sc_signal< sc_lv<6> > glPLSlice0_V_5_addr_reg_1771;
    sc_signal< sc_lv<6> > glPLSlice0_V_6_addr_reg_1776;
    sc_signal< sc_lv<6> > glPLSlice0_V_7_addr_reg_1781;
    sc_signal< sc_lv<6> > glPLSlice0_V_8_addr_reg_1786;
    sc_signal< sc_lv<6> > glPLSlice0_V_9_addr_reg_1791;
    sc_signal< sc_lv<6> > glPLSlice0_V_10_addr_reg_1796;
    sc_signal< sc_lv<6> > glPLSlice0_V_11_addr_reg_1801;
    sc_signal< sc_lv<6> > glPLSlice0_V_12_addr_reg_1806;
    sc_signal< sc_lv<6> > glPLSlice0_V_13_addr_reg_1811;
    sc_signal< sc_lv<6> > glPLSlice0_V_14_addr_reg_1816;
    sc_signal< sc_lv<6> > glPLSlice0_V_15_addr_reg_1821;
    sc_signal< sc_lv<64> > newIndex6_fu_870_p1;
    sc_signal< sc_lv<64> > newIndex5_fu_890_p1;
    sc_signal< sc_lv<64> > newIndex3_fu_910_p1;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<4> > tmp_42_fu_930_p1;
    sc_signal< sc_lv<180> > tmp_54_fu_1112_p4;
    sc_signal< sc_lv<4> > tmp_29_fu_1138_p1;
    sc_signal< sc_lv<180> > tmp_41_fu_1320_p4;
    sc_signal< sc_lv<4> > tmp_14_fu_1346_p1;
    sc_signal< sc_lv<180> > tmp_28_fu_1528_p4;
    sc_signal< sc_lv<7> > tmp_s_fu_813_p4;
    sc_signal< sc_lv<10> > tmp_fu_807_p2;
    sc_signal< sc_lv<10> > y_cast_fu_803_p1;
    sc_signal< sc_lv<10> > p_s_fu_835_p2;
    sc_signal< sc_lv<10> > tmp_30_cast_fu_831_p1;
    sc_signal< sc_lv<6> > grp_fu_784_p4;
    sc_signal< sc_lv<4> > tmpData_V_2_fu_933_p17;
    sc_signal< sc_lv<180> > tmpData_V_2_fu_933_p18;
    sc_signal< sc_lv<32> > tmp_47_cast_fu_971_p1;
    sc_signal< sc_lv<32> > index_assign_9_s_fu_982_p2;
    sc_signal< sc_lv<9> > grp_fu_793_p2;
    sc_signal< sc_lv<32> > index_assign_9_1_cas_fu_996_p1;
    sc_signal< sc_lv<9> > grp_fu_798_p2;
    sc_signal< sc_lv<32> > index_assign_9_2_cas_fu_1008_p1;
    sc_signal< sc_lv<1> > tmp_46_fu_1012_p3;
    sc_signal< sc_lv<1> > tmp_45_fu_1000_p3;
    sc_signal< sc_lv<1> > tmp_44_fu_988_p3;
    sc_signal< sc_lv<1> > tmp_43_fu_974_p3;
    sc_signal< sc_lv<4> > p_Result_16_3_fu_1020_p5;
    sc_signal< sc_lv<4> > tmpTmpData_V_2_fu_1032_p2;
    sc_signal< sc_lv<1> > tmp_47_fu_1038_p1;
    sc_signal< sc_lv<64> > p_Repl2_5_fu_1042_p1;
    sc_signal< sc_lv<1> > tmp_49_fu_1056_p3;
    sc_signal< sc_lv<180> > tmp_48_fu_1046_p4;
    sc_signal< sc_lv<64> > p_Repl2_5_1_fu_1064_p1;
    sc_signal< sc_lv<1> > tmp_51_fu_1078_p3;
    sc_signal< sc_lv<180> > tmp_50_fu_1068_p4;
    sc_signal< sc_lv<64> > p_Repl2_5_2_fu_1086_p1;
    sc_signal< sc_lv<1> > tmp_53_fu_1100_p3;
    sc_signal< sc_lv<180> > tmp_52_fu_1090_p4;
    sc_signal< sc_lv<64> > p_Repl2_5_3_fu_1108_p1;
    sc_signal< sc_lv<4> > tmpData_V_1_fu_1141_p17;
    sc_signal< sc_lv<180> > tmpData_V_1_fu_1141_p18;
    sc_signal< sc_lv<32> > tmp_40_cast_fu_1179_p1;
    sc_signal< sc_lv<32> > index_assign_5_s_fu_1190_p2;
    sc_signal< sc_lv<32> > index_assign_5_1_cas_fu_1204_p1;
    sc_signal< sc_lv<32> > index_assign_5_2_cas_fu_1216_p1;
    sc_signal< sc_lv<1> > tmp_33_fu_1220_p3;
    sc_signal< sc_lv<1> > tmp_32_fu_1208_p3;
    sc_signal< sc_lv<1> > tmp_31_fu_1196_p3;
    sc_signal< sc_lv<1> > tmp_30_fu_1182_p3;
    sc_signal< sc_lv<4> > p_Result_14_3_fu_1228_p5;
    sc_signal< sc_lv<4> > tmpTmpData_V_1_fu_1240_p2;
    sc_signal< sc_lv<1> > tmp_34_fu_1246_p1;
    sc_signal< sc_lv<64> > p_Repl2_4_fu_1250_p1;
    sc_signal< sc_lv<1> > tmp_36_fu_1264_p3;
    sc_signal< sc_lv<180> > tmp_35_fu_1254_p4;
    sc_signal< sc_lv<64> > p_Repl2_4_1_fu_1272_p1;
    sc_signal< sc_lv<1> > tmp_38_fu_1286_p3;
    sc_signal< sc_lv<180> > tmp_37_fu_1276_p4;
    sc_signal< sc_lv<64> > p_Repl2_4_2_fu_1294_p1;
    sc_signal< sc_lv<1> > tmp_40_fu_1308_p3;
    sc_signal< sc_lv<180> > tmp_39_fu_1298_p4;
    sc_signal< sc_lv<64> > p_Repl2_4_3_fu_1316_p1;
    sc_signal< sc_lv<4> > tmpData_V_fu_1349_p17;
    sc_signal< sc_lv<180> > tmpData_V_fu_1349_p18;
    sc_signal< sc_lv<32> > tmp_33_cast_fu_1387_p1;
    sc_signal< sc_lv<32> > index_assign_1_s_fu_1398_p2;
    sc_signal< sc_lv<32> > index_assign_1_1_cas_fu_1412_p1;
    sc_signal< sc_lv<32> > index_assign_1_2_cas_fu_1424_p1;
    sc_signal< sc_lv<1> > tmp_18_fu_1428_p3;
    sc_signal< sc_lv<1> > tmp_17_fu_1416_p3;
    sc_signal< sc_lv<1> > tmp_16_fu_1404_p3;
    sc_signal< sc_lv<1> > tmp_15_fu_1390_p3;
    sc_signal< sc_lv<4> > p_Result_12_3_fu_1436_p5;
    sc_signal< sc_lv<4> > tmpTmpData_V_fu_1448_p2;
    sc_signal< sc_lv<1> > tmp_19_fu_1454_p1;
    sc_signal< sc_lv<64> > p_Repl2_2_fu_1458_p1;
    sc_signal< sc_lv<1> > tmp_22_fu_1472_p3;
    sc_signal< sc_lv<180> > tmp_20_fu_1462_p4;
    sc_signal< sc_lv<64> > p_Repl2_2_1_fu_1480_p1;
    sc_signal< sc_lv<1> > tmp_24_fu_1494_p3;
    sc_signal< sc_lv<180> > tmp_23_fu_1484_p4;
    sc_signal< sc_lv<64> > p_Repl2_2_2_fu_1502_p1;
    sc_signal< sc_lv<1> > tmp_27_fu_1516_p3;
    sc_signal< sc_lv<180> > tmp_25_fu_1506_p4;
    sc_signal< sc_lv<64> > p_Repl2_2_3_fu_1524_p1;
    sc_signal< sc_lv<2> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_ST_fsm_state1;
    static const sc_lv<2> ap_ST_fsm_state2;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<4> ap_const_lv4_5;
    static const sc_lv<4> ap_const_lv4_6;
    static const sc_lv<4> ap_const_lv4_7;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_B;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_D;
    static const sc_lv<4> ap_const_lv4_E;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<9> ap_const_lv9_2;
    static const sc_lv<9> ap_const_lv9_3;
    static const sc_lv<10> ap_const_lv10_2;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_glPLSlice0_V_0_address0();
    void thread_glPLSlice0_V_0_ce0();
    void thread_glPLSlice0_V_0_d0();
    void thread_glPLSlice0_V_0_we0();
    void thread_glPLSlice0_V_10_address0();
    void thread_glPLSlice0_V_10_ce0();
    void thread_glPLSlice0_V_10_d0();
    void thread_glPLSlice0_V_10_we0();
    void thread_glPLSlice0_V_11_address0();
    void thread_glPLSlice0_V_11_ce0();
    void thread_glPLSlice0_V_11_d0();
    void thread_glPLSlice0_V_11_we0();
    void thread_glPLSlice0_V_12_address0();
    void thread_glPLSlice0_V_12_ce0();
    void thread_glPLSlice0_V_12_d0();
    void thread_glPLSlice0_V_12_we0();
    void thread_glPLSlice0_V_13_address0();
    void thread_glPLSlice0_V_13_ce0();
    void thread_glPLSlice0_V_13_d0();
    void thread_glPLSlice0_V_13_we0();
    void thread_glPLSlice0_V_14_address0();
    void thread_glPLSlice0_V_14_ce0();
    void thread_glPLSlice0_V_14_d0();
    void thread_glPLSlice0_V_14_we0();
    void thread_glPLSlice0_V_15_address0();
    void thread_glPLSlice0_V_15_ce0();
    void thread_glPLSlice0_V_15_d0();
    void thread_glPLSlice0_V_15_we0();
    void thread_glPLSlice0_V_1_address0();
    void thread_glPLSlice0_V_1_ce0();
    void thread_glPLSlice0_V_1_d0();
    void thread_glPLSlice0_V_1_we0();
    void thread_glPLSlice0_V_2_address0();
    void thread_glPLSlice0_V_2_ce0();
    void thread_glPLSlice0_V_2_d0();
    void thread_glPLSlice0_V_2_we0();
    void thread_glPLSlice0_V_3_address0();
    void thread_glPLSlice0_V_3_ce0();
    void thread_glPLSlice0_V_3_d0();
    void thread_glPLSlice0_V_3_we0();
    void thread_glPLSlice0_V_4_address0();
    void thread_glPLSlice0_V_4_ce0();
    void thread_glPLSlice0_V_4_d0();
    void thread_glPLSlice0_V_4_we0();
    void thread_glPLSlice0_V_5_address0();
    void thread_glPLSlice0_V_5_ce0();
    void thread_glPLSlice0_V_5_d0();
    void thread_glPLSlice0_V_5_we0();
    void thread_glPLSlice0_V_6_address0();
    void thread_glPLSlice0_V_6_ce0();
    void thread_glPLSlice0_V_6_d0();
    void thread_glPLSlice0_V_6_we0();
    void thread_glPLSlice0_V_7_address0();
    void thread_glPLSlice0_V_7_ce0();
    void thread_glPLSlice0_V_7_d0();
    void thread_glPLSlice0_V_7_we0();
    void thread_glPLSlice0_V_8_address0();
    void thread_glPLSlice0_V_8_ce0();
    void thread_glPLSlice0_V_8_d0();
    void thread_glPLSlice0_V_8_we0();
    void thread_glPLSlice0_V_9_address0();
    void thread_glPLSlice0_V_9_ce0();
    void thread_glPLSlice0_V_9_d0();
    void thread_glPLSlice0_V_9_we0();
    void thread_glPLSlice1_V_0_address0();
    void thread_glPLSlice1_V_0_ce0();
    void thread_glPLSlice1_V_0_d0();
    void thread_glPLSlice1_V_0_we0();
    void thread_glPLSlice1_V_10_address0();
    void thread_glPLSlice1_V_10_ce0();
    void thread_glPLSlice1_V_10_d0();
    void thread_glPLSlice1_V_10_we0();
    void thread_glPLSlice1_V_11_address0();
    void thread_glPLSlice1_V_11_ce0();
    void thread_glPLSlice1_V_11_d0();
    void thread_glPLSlice1_V_11_we0();
    void thread_glPLSlice1_V_12_address0();
    void thread_glPLSlice1_V_12_ce0();
    void thread_glPLSlice1_V_12_d0();
    void thread_glPLSlice1_V_12_we0();
    void thread_glPLSlice1_V_13_address0();
    void thread_glPLSlice1_V_13_ce0();
    void thread_glPLSlice1_V_13_d0();
    void thread_glPLSlice1_V_13_we0();
    void thread_glPLSlice1_V_14_address0();
    void thread_glPLSlice1_V_14_ce0();
    void thread_glPLSlice1_V_14_d0();
    void thread_glPLSlice1_V_14_we0();
    void thread_glPLSlice1_V_15_address0();
    void thread_glPLSlice1_V_15_ce0();
    void thread_glPLSlice1_V_15_d0();
    void thread_glPLSlice1_V_15_we0();
    void thread_glPLSlice1_V_1_address0();
    void thread_glPLSlice1_V_1_ce0();
    void thread_glPLSlice1_V_1_d0();
    void thread_glPLSlice1_V_1_we0();
    void thread_glPLSlice1_V_2_address0();
    void thread_glPLSlice1_V_2_ce0();
    void thread_glPLSlice1_V_2_d0();
    void thread_glPLSlice1_V_2_we0();
    void thread_glPLSlice1_V_3_address0();
    void thread_glPLSlice1_V_3_ce0();
    void thread_glPLSlice1_V_3_d0();
    void thread_glPLSlice1_V_3_we0();
    void thread_glPLSlice1_V_4_address0();
    void thread_glPLSlice1_V_4_ce0();
    void thread_glPLSlice1_V_4_d0();
    void thread_glPLSlice1_V_4_we0();
    void thread_glPLSlice1_V_5_address0();
    void thread_glPLSlice1_V_5_ce0();
    void thread_glPLSlice1_V_5_d0();
    void thread_glPLSlice1_V_5_we0();
    void thread_glPLSlice1_V_6_address0();
    void thread_glPLSlice1_V_6_ce0();
    void thread_glPLSlice1_V_6_d0();
    void thread_glPLSlice1_V_6_we0();
    void thread_glPLSlice1_V_7_address0();
    void thread_glPLSlice1_V_7_ce0();
    void thread_glPLSlice1_V_7_d0();
    void thread_glPLSlice1_V_7_we0();
    void thread_glPLSlice1_V_8_address0();
    void thread_glPLSlice1_V_8_ce0();
    void thread_glPLSlice1_V_8_d0();
    void thread_glPLSlice1_V_8_we0();
    void thread_glPLSlice1_V_9_address0();
    void thread_glPLSlice1_V_9_ce0();
    void thread_glPLSlice1_V_9_d0();
    void thread_glPLSlice1_V_9_we0();
    void thread_glPLSlice2_V_0_address0();
    void thread_glPLSlice2_V_0_ce0();
    void thread_glPLSlice2_V_0_d0();
    void thread_glPLSlice2_V_0_we0();
    void thread_glPLSlice2_V_10_address0();
    void thread_glPLSlice2_V_10_ce0();
    void thread_glPLSlice2_V_10_d0();
    void thread_glPLSlice2_V_10_we0();
    void thread_glPLSlice2_V_11_address0();
    void thread_glPLSlice2_V_11_ce0();
    void thread_glPLSlice2_V_11_d0();
    void thread_glPLSlice2_V_11_we0();
    void thread_glPLSlice2_V_12_address0();
    void thread_glPLSlice2_V_12_ce0();
    void thread_glPLSlice2_V_12_d0();
    void thread_glPLSlice2_V_12_we0();
    void thread_glPLSlice2_V_13_address0();
    void thread_glPLSlice2_V_13_ce0();
    void thread_glPLSlice2_V_13_d0();
    void thread_glPLSlice2_V_13_we0();
    void thread_glPLSlice2_V_14_address0();
    void thread_glPLSlice2_V_14_ce0();
    void thread_glPLSlice2_V_14_d0();
    void thread_glPLSlice2_V_14_we0();
    void thread_glPLSlice2_V_15_address0();
    void thread_glPLSlice2_V_15_ce0();
    void thread_glPLSlice2_V_15_d0();
    void thread_glPLSlice2_V_15_we0();
    void thread_glPLSlice2_V_1_address0();
    void thread_glPLSlice2_V_1_ce0();
    void thread_glPLSlice2_V_1_d0();
    void thread_glPLSlice2_V_1_we0();
    void thread_glPLSlice2_V_2_address0();
    void thread_glPLSlice2_V_2_ce0();
    void thread_glPLSlice2_V_2_d0();
    void thread_glPLSlice2_V_2_we0();
    void thread_glPLSlice2_V_3_address0();
    void thread_glPLSlice2_V_3_ce0();
    void thread_glPLSlice2_V_3_d0();
    void thread_glPLSlice2_V_3_we0();
    void thread_glPLSlice2_V_4_address0();
    void thread_glPLSlice2_V_4_ce0();
    void thread_glPLSlice2_V_4_d0();
    void thread_glPLSlice2_V_4_we0();
    void thread_glPLSlice2_V_5_address0();
    void thread_glPLSlice2_V_5_ce0();
    void thread_glPLSlice2_V_5_d0();
    void thread_glPLSlice2_V_5_we0();
    void thread_glPLSlice2_V_6_address0();
    void thread_glPLSlice2_V_6_ce0();
    void thread_glPLSlice2_V_6_d0();
    void thread_glPLSlice2_V_6_we0();
    void thread_glPLSlice2_V_7_address0();
    void thread_glPLSlice2_V_7_ce0();
    void thread_glPLSlice2_V_7_d0();
    void thread_glPLSlice2_V_7_we0();
    void thread_glPLSlice2_V_8_address0();
    void thread_glPLSlice2_V_8_ce0();
    void thread_glPLSlice2_V_8_d0();
    void thread_glPLSlice2_V_8_we0();
    void thread_glPLSlice2_V_9_address0();
    void thread_glPLSlice2_V_9_ce0();
    void thread_glPLSlice2_V_9_d0();
    void thread_glPLSlice2_V_9_we0();
    void thread_grp_fu_784_p4();
    void thread_grp_fu_793_p2();
    void thread_grp_fu_798_p2();
    void thread_index_assign_1_1_cas_fu_1412_p1();
    void thread_index_assign_1_2_cas_fu_1424_p1();
    void thread_index_assign_1_s_fu_1398_p2();
    void thread_index_assign_5_1_cas_fu_1204_p1();
    void thread_index_assign_5_2_cas_fu_1216_p1();
    void thread_index_assign_5_s_fu_1190_p2();
    void thread_index_assign_9_1_cas_fu_996_p1();
    void thread_index_assign_9_2_cas_fu_1008_p1();
    void thread_index_assign_9_s_fu_982_p2();
    void thread_newIndex3_fu_910_p1();
    void thread_newIndex5_fu_890_p1();
    void thread_newIndex6_fu_870_p1();
    void thread_p_Repl2_2_1_fu_1480_p1();
    void thread_p_Repl2_2_2_fu_1502_p1();
    void thread_p_Repl2_2_3_fu_1524_p1();
    void thread_p_Repl2_2_fu_1458_p1();
    void thread_p_Repl2_4_1_fu_1272_p1();
    void thread_p_Repl2_4_2_fu_1294_p1();
    void thread_p_Repl2_4_3_fu_1316_p1();
    void thread_p_Repl2_4_fu_1250_p1();
    void thread_p_Repl2_5_1_fu_1064_p1();
    void thread_p_Repl2_5_2_fu_1086_p1();
    void thread_p_Repl2_5_3_fu_1108_p1();
    void thread_p_Repl2_5_fu_1042_p1();
    void thread_p_Result_12_3_fu_1436_p5();
    void thread_p_Result_14_3_fu_1228_p5();
    void thread_p_Result_16_3_fu_1020_p5();
    void thread_p_s_fu_835_p2();
    void thread_pol_read_read_fu_190_p2();
    void thread_tmpData_V_1_fu_1141_p17();
    void thread_tmpData_V_2_fu_933_p17();
    void thread_tmpData_V_fu_1349_p17();
    void thread_tmpTmpData_V_1_fu_1240_p2();
    void thread_tmpTmpData_V_2_fu_1032_p2();
    void thread_tmpTmpData_V_fu_1448_p2();
    void thread_tmp_12_fu_823_p3();
    void thread_tmp_13_fu_852_p2();
    void thread_tmp_14_fu_1346_p1();
    void thread_tmp_15_fu_1390_p3();
    void thread_tmp_16_fu_1404_p3();
    void thread_tmp_17_fu_1416_p3();
    void thread_tmp_18_fu_1428_p3();
    void thread_tmp_19_fu_1454_p1();
    void thread_tmp_20_fu_1462_p4();
    void thread_tmp_21_fu_858_p2();
    void thread_tmp_22_fu_1472_p3();
    void thread_tmp_23_fu_1484_p4();
    void thread_tmp_24_fu_1494_p3();
    void thread_tmp_25_fu_1506_p4();
    void thread_tmp_26_fu_864_p2();
    void thread_tmp_27_fu_1516_p3();
    void thread_tmp_28_fu_1528_p4();
    void thread_tmp_29_fu_1138_p1();
    void thread_tmp_30_cast_fu_831_p1();
    void thread_tmp_30_fu_1182_p3();
    void thread_tmp_31_fu_1196_p3();
    void thread_tmp_32_fu_1208_p3();
    void thread_tmp_33_cast_fu_1387_p1();
    void thread_tmp_33_fu_1220_p3();
    void thread_tmp_34_fu_1246_p1();
    void thread_tmp_35_fu_1254_p4();
    void thread_tmp_36_fu_1264_p3();
    void thread_tmp_37_fu_1276_p4();
    void thread_tmp_38_fu_1286_p3();
    void thread_tmp_39_fu_1298_p4();
    void thread_tmp_40_cast_fu_1179_p1();
    void thread_tmp_40_fu_1308_p3();
    void thread_tmp_41_fu_1320_p4();
    void thread_tmp_42_fu_930_p1();
    void thread_tmp_43_fu_974_p3();
    void thread_tmp_44_fu_988_p3();
    void thread_tmp_45_fu_1000_p3();
    void thread_tmp_46_fu_1012_p3();
    void thread_tmp_47_cast_fu_971_p1();
    void thread_tmp_47_fu_1038_p1();
    void thread_tmp_48_fu_1046_p4();
    void thread_tmp_49_fu_1056_p3();
    void thread_tmp_50_fu_1068_p4();
    void thread_tmp_51_fu_1078_p3();
    void thread_tmp_52_fu_1090_p4();
    void thread_tmp_53_fu_1100_p3();
    void thread_tmp_54_fu_1112_p4();
    void thread_tmp_fu_807_p2();
    void thread_tmp_s_fu_813_p4();
    void thread_xNewIdx_V_fu_841_p2();
    void thread_y_cast_fu_803_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
