Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Sun Oct 10 18:32:19 2021
| Host             : DESKTOP-6IOG41U running 64-bit major release  (build 9200)
| Command          : report_power -file cpu_pipeline_power_routed.rpt -pb cpu_pipeline_power_summary_routed.pb -rpx cpu_pipeline_power_routed.rpx
| Design           : cpu_pipeline
| Device           : xc7a35tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 15.452 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 15.204                           |
| Device Static (W)        | 0.248                            |
| Effective TJA (C/W)      | 4.8                              |
| Max Ambient (C)          | 11.2                             |
| Junction Temperature (C) | 98.8                             |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     1.879 |     2941 |       --- |             --- |
|   LUT as Logic           |     1.700 |      912 |     20800 |            4.38 |
|   CARRY4                 |     0.115 |       34 |      8150 |            0.42 |
|   Register               |     0.051 |      826 |     41600 |            1.99 |
|   BUFG                   |     0.007 |        2 |        32 |            6.25 |
|   F7/F8 Muxes            |     0.005 |      574 |     32600 |            1.76 |
|   LUT as Distributed RAM |    <0.001 |      512 |      9600 |            5.33 |
|   Others                 |     0.000 |       16 |       --- |             --- |
| Signals                  |     4.093 |     1707 |       --- |             --- |
| I/O                      |     9.232 |       26 |       210 |           12.38 |
| Static Power             |     0.248 |          |           |                 |
| Total                    |    15.452 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     6.128 |       5.976 |      0.152 |
| Vccaux    |       1.800 |     0.368 |       0.338 |      0.029 |
| Vcco33    |       3.300 |     2.613 |       2.612 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.000 |      0.004 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------+-----------+
| Name                              | Power (W) |
+-----------------------------------+-----------+
| cpu_pipeline                      |    15.204 |
|   _ex                             |     0.279 |
|   _ex_mem                         |     1.956 |
|   _id                             |     0.017 |
|   _id_ex                          |     1.260 |
|   _if_id                          |     0.383 |
|   _mem_wb                         |     0.835 |
|   _pc                             |     0.380 |
|   _regfile                        |     0.136 |
|   _timer_gen                      |     0.143 |
|   data_ram_4k                     |     0.039 |
|     U0                            |     0.039 |
|       synth_options.dist_mem_inst |     0.039 |
|   inst_rom_4k                     |     0.361 |
|     U0                            |     0.361 |
|       synth_options.dist_mem_inst |     0.361 |
|   seg7_0                          |     0.138 |
|   seg7_1                          |     0.016 |
+-----------------------------------+-----------+


