
****** PlanAhead v14.7
  **** Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/wasabi/Desktop/temp/final/final/pa.fromHdl.tcl
# create_project -name final -dir "C:/Users/wasabi/Desktop/temp/final/final/planAhead_run_1" -part xc6slx4tqg144-2
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "main.ucf" [current_fileset -constrset]
Adding file 'C:/Users/wasabi/Desktop/temp/final/final/main.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {Switcher.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Selector.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {make17.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {DivideForDynamicLighting.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {disp_select.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Decoder8.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {main.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top main $srcset
# add_files [list {main.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx4tqg144-2
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Users/wasabi/Desktop/temp/final/final/Switcher.v" into library work
Analyzing Verilog file "C:/Users/wasabi/Desktop/temp/final/final/Selector.v" into library work
Analyzing Verilog file "C:/Users/wasabi/Desktop/temp/final/final/make17.v" into library work
Analyzing Verilog file "C:/Users/wasabi/Desktop/temp/final/final/DivideForDynamicLighting.v" into library work
Analyzing Verilog file "C:/Users/wasabi/Desktop/temp/final/final/disp_select.v" into library work
Analyzing Verilog file "C:/Users/wasabi/Desktop/temp/final/final/Decoder8.v" into library work
Analyzing Verilog file "C:/Users/wasabi/Desktop/temp/final/final/main.v" into library work
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx4/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx4/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx4/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/wasabi/Desktop/temp/final/final/main.ucf]
Finished Parsing UCF File [C:/Users/wasabi/Desktop/temp/final/final/main.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: d9fd9098
open_rtl_design: Time (s): elapsed = 00:00:07 . Memory (MB): peak = 480.863 ; gain = 84.625
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  CLK]]
set_property iostandard LVCMOS33 [get_ports [list CLK]]
set_property iostandard LVCMOS33 [get_ports [list D1]]
set_property iostandard LVCMOS33 [get_ports [list D2]]
set_property iostandard LVCMOS33 [get_ports [list D3]]
set_property iostandard LVCMOS33 [get_ports [list D4]]
set_property iostandard LVCMOS33 [get_ports [list D_out1]]
set_property iostandard LVCMOS33 [get_ports [list D_out2]]
set_property iostandard LVCMOS33 [get_ports [list D_out3]]
set_property iostandard LVCMOS33 [get_ports [list D_out4]]
set_property iostandard LVCMOS33 [get_ports [list D_out5]]
set_property iostandard LVCMOS33 [get_ports [list D_out6]]
set_property iostandard LVCMOS33 [get_ports [list D_out7]]
set_property iostandard LVCMOS33 [get_ports [list D_out8]]
undo
INFO: [Common 17-17] undo 'set_property iostandard LVCMOS33 [get_ports [list D_out8]]'
set_property iostandard LVCMOS33 [get_ports [list SW1]]
set_property iostandard LVCMOS33 [get_ports [list D_out8]]
set_property iostandard LVCMOS33 [get_ports [list SW2]]
set_property iostandard LVCMOS33 [get_ports [list SW6]]
set_property iostandard LVCMOS33 [get_ports [list SW7]]
set_property iostandard LVCMOS33 [get_ports [list SW8]]
set_property iostandard LVCMOS33 [get_ports [list SW9]]
set_property iostandard LVCMOS33 [get_ports [list SW12]]
set_property iostandard LVCMOS33 [get_ports [list SW13]]
set_property iostandard LVCMOS33 [get_ports [list SW14]]
set_property iostandard LVCMOS33 [get_ports [list SW15]]
set_property iostandard LVCMOS33 [get_ports [list SW17]]
set_property iostandard LVCMOS33 [get_ports [list SW18]]
set_property iostandard LVCMOS33 [get_ports [list SW22]]
startgroup
set_property package_pin P94 [get_ports CLK]
endgroup
startgroup
set_property package_pin P124 [get_ports D1]
endgroup
startgroup
set_property package_pin P118 [get_ports D2]
endgroup
startgroup
set_property package_pin P116 [get_ports D3]
endgroup
startgroup
set_property package_pin P111 [get_ports D4]
endgroup
startgroup
set_property package_pin P115 [get_ports D_out1]
endgroup
startgroup
set_property package_pin P120 [get_ports D_out2]
endgroup
startgroup
set_property package_pin P123 [get_ports D_out3]
endgroup
startgroup
set_property package_pin P104 [get_ports D_out4]
endgroup
startgroup
set_property package_pin P102 [get_ports D_out5]
endgroup
startgroup
set_property package_pin P112 [get_ports D_out6]
endgroup
startgroup
set_property package_pin P105 [get_ports D_out7]
endgroup
startgroup
set_property package_pin P126 [get_ports D_out8]
endgroup
startgroup
set_property package_pin P98 [get_ports SW1]
endgroup
startgroup
set_property package_pin P93 [get_ports SW2]
endgroup
startgroup
set_property package_pin P58 [get_ports SW6]
endgroup
startgroup
set_property package_pin P57 [get_ports SW7]
endgroup
startgroup
set_property package_pin P41 [get_ports SW8]
endgroup
startgroup
set_property package_pin P40 [get_ports SW9]
endgroup
startgroup
set_property package_pin P47 [get_ports SW12]
endgroup
startgroup
set_property package_pin P43 [get_ports SW13]
endgroup
startgroup
set_property package_pin P44 [get_ports SW14]
endgroup
startgroup
set_property package_pin P45 [get_ports SW13]
endgroup
startgroup
set_property package_pin P43 [get_ports SW15]
endgroup
startgroup
set_property package_pin P51 [get_ports SW17]
endgroup
startgroup
set_property package_pin P50 [get_ports SW18]
endgroup
startgroup
set_property package_pin P101 [get_ports SW22]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Feb 12 13:10:53 2021...
INFO: [Common 17-83] Releasing license: PlanAhead
