{
  "Top": "canny_edge_rectangle",
  "RtlTop": "canny_edge_rectangle",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "Args": {
    "axis_in": {
      "index": "0",
      "type": {
        "kinds": [
          "struct",
          "pointer"
        ],
        "dataType": "hlsimproc::ImAxis<24>",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_uint",
            "dataWidth": "24",
            "interfaceRef": "axis_in",
            "bitMap": "23:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          },
          "last": {
            "order": "1",
            "dataType": "ap_uint",
            "dataWidth": "1",
            "interfaceRef": "axis_in",
            "bitMap": "0:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          }
        }
      }
    },
    "axis_out": {
      "index": "1",
      "type": {
        "kinds": [
          "struct",
          "pointer"
        ],
        "dataType": "hlsimproc::ImAxis<24>",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_uint",
            "dataWidth": "24",
            "interfaceRef": "axis_out",
            "bitMap": "23:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          },
          "last": {
            "order": "1",
            "dataType": "ap_uint",
            "dataWidth": "1",
            "interfaceRef": "axis_out",
            "bitMap": "0:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          }
        }
      }
    },
    "hist_hthr": {
      "index": "2",
      "type": {
        "dataType": "unsigned",
        "dataWidth": "8",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["hist_hthr"]
      }
    },
    "hist_lthr": {
      "index": "3",
      "type": {
        "dataType": "unsigned",
        "dataWidth": "8",
        "interfaceRef": "s_axi_AXILiteS",
        "registerRefs": ["hist_lthr"]
      }
    },
    "bh": {
      "index": "4",
      "type": {
        "dataType": "unsigned",
        "dataWidth": "8",
        "interfaceRef": "bh"
      }
    },
    "bl": {
      "index": "5",
      "type": {
        "dataType": "unsigned",
        "dataWidth": "8",
        "interfaceRef": "bl"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "11",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "2103846",
    "Uncertainty": "1.375"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 11.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "canny_edge_rectangle",
    "Version": "1.0",
    "DisplayName": "Canny_edge_rectangle",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/canny_edge_rectangle.cpp"],
    "Vhdl": [
      "impl\/vhdl\/AXIS2GrayArray.vhd",
      "impl\/vhdl\/Block_proc.vhd",
      "impl\/vhdl\/canny_edge_rectanbkb.vhd",
      "impl\/vhdl\/canny_edge_rectancud.vhd",
      "impl\/vhdl\/canny_edge_rectandEe.vhd",
      "impl\/vhdl\/canny_edge_rectang8j.vhd",
      "impl\/vhdl\/canny_edge_rectangle_1_2.vhd",
      "impl\/vhdl\/canny_edge_rectangle_2.vhd",
      "impl\/vhdl\/canny_edge_rectangle_AXILiteS_s_axi.vhd",
      "impl\/vhdl\/canny_edge_rectanhbi.vhd",
      "impl\/vhdl\/canny_edge_rectanibs.vhd",
      "impl\/vhdl\/canny_edge_rectanjbC.vhd",
      "impl\/vhdl\/canny_edge_rectankbM.vhd",
      "impl\/vhdl\/fifo_w2_d1_A.vhd",
      "impl\/vhdl\/fifo_w8_d1_A.vhd",
      "impl\/vhdl\/fifo_w8_d2_A.vhd",
      "impl\/vhdl\/fifo_w8_d7_A.vhd",
      "impl\/vhdl\/GaussianBlur.vhd",
      "impl\/vhdl\/GaussianBlur_lineeOg.vhd",
      "impl\/vhdl\/GrayArray2AXIS.vhd",
      "impl\/vhdl\/HystThreshold.vhd",
      "impl\/vhdl\/HystThresholdComp.vhd",
      "impl\/vhdl\/NonMaxSuppression.vhd",
      "impl\/vhdl\/NonMaxSuppressionmb6.vhd",
      "impl\/vhdl\/Sobel_1920u_1080u_s.vhd",
      "impl\/vhdl\/Sobel_1920u_1080ufYi.vhd",
      "impl\/vhdl\/start_for_Block_ppcA.vhd",
      "impl\/vhdl\/start_for_canny_eocq.vhd",
      "impl\/vhdl\/start_for_GaussiarcU.vhd",
      "impl\/vhdl\/start_for_GrayArrwdI.vhd",
      "impl\/vhdl\/start_for_HystThrqcK.vhd",
      "impl\/vhdl\/start_for_HystThrvdy.vhd",
      "impl\/vhdl\/start_for_NonMaxStde.vhd",
      "impl\/vhdl\/start_for_Sobel_1sc4.vhd",
      "impl\/vhdl\/start_for_ZeroPadudo.vhd",
      "impl\/vhdl\/ZeroPadding.vhd",
      "impl\/vhdl\/canny_edge_rectangle.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/AXIS2GrayArray.v",
      "impl\/verilog\/Block_proc.v",
      "impl\/verilog\/canny_edge_rectanbkb.v",
      "impl\/verilog\/canny_edge_rectancud.v",
      "impl\/verilog\/canny_edge_rectandEe.v",
      "impl\/verilog\/canny_edge_rectang8j.v",
      "impl\/verilog\/canny_edge_rectangle_1_2.v",
      "impl\/verilog\/canny_edge_rectangle_2.v",
      "impl\/verilog\/canny_edge_rectangle_AXILiteS_s_axi.v",
      "impl\/verilog\/canny_edge_rectanhbi.v",
      "impl\/verilog\/canny_edge_rectanibs.v",
      "impl\/verilog\/canny_edge_rectanjbC.v",
      "impl\/verilog\/canny_edge_rectankbM.v",
      "impl\/verilog\/fifo_w2_d1_A.v",
      "impl\/verilog\/fifo_w8_d1_A.v",
      "impl\/verilog\/fifo_w8_d2_A.v",
      "impl\/verilog\/fifo_w8_d7_A.v",
      "impl\/verilog\/GaussianBlur.v",
      "impl\/verilog\/GaussianBlur_lineeOg.v",
      "impl\/verilog\/GrayArray2AXIS.v",
      "impl\/verilog\/HystThreshold.v",
      "impl\/verilog\/HystThresholdComp.v",
      "impl\/verilog\/NonMaxSuppression.v",
      "impl\/verilog\/NonMaxSuppressionmb6.v",
      "impl\/verilog\/Sobel_1920u_1080u_s.v",
      "impl\/verilog\/Sobel_1920u_1080ufYi.v",
      "impl\/verilog\/start_for_Block_ppcA.v",
      "impl\/verilog\/start_for_canny_eocq.v",
      "impl\/verilog\/start_for_GaussiarcU.v",
      "impl\/verilog\/start_for_GrayArrwdI.v",
      "impl\/verilog\/start_for_HystThrqcK.v",
      "impl\/verilog\/start_for_HystThrvdy.v",
      "impl\/verilog\/start_for_NonMaxStde.v",
      "impl\/verilog\/start_for_Sobel_1sc4.v",
      "impl\/verilog\/start_for_ZeroPadudo.v",
      "impl\/verilog\/ZeroPadding.v",
      "impl\/verilog\/canny_edge_rectangle.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/canny_edge_rectangle_v1_0\/data\/canny_edge_rectangle.mdd",
      "impl\/misc\/drivers\/canny_edge_rectangle_v1_0\/data\/canny_edge_rectangle.tcl",
      "impl\/misc\/drivers\/canny_edge_rectangle_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/canny_edge_rectangle_v1_0\/src\/xcanny_edge_rectangle.c",
      "impl\/misc\/drivers\/canny_edge_rectangle_v1_0\/src\/xcanny_edge_rectangle.h",
      "impl\/misc\/drivers\/canny_edge_rectangle_v1_0\/src\/xcanny_edge_rectangle_hw.h",
      "impl\/misc\/drivers\/canny_edge_rectangle_v1_0\/src\/xcanny_edge_rectangle_linux.c",
      "impl\/misc\/drivers\/canny_edge_rectangle_v1_0\/src\/xcanny_edge_rectangle_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/canny_edge_rectangle_ap_fsqrt_10_no_dsp_32_ip.tcl",
      "impl\/misc\/canny_edge_rectangle_ap_sitofp_3_no_dsp_32_ip.tcl"
    ],
    "DesignXml": "C:\/Users\/ASUS\/AppData\/Roaming\/Xilinx\/Vivado\/cannyRectangle\/solution1\/.autopilot\/db\/canny_edge_rectangle.design.xml",
    "DebugDir": "C:\/Users\/ASUS\/AppData\/Roaming\/Xilinx\/Vivado\/cannyRectangle\/solution1\/.debug",
    "ProtoInst": ["C:\/Users\/ASUS\/AppData\/Roaming\/Xilinx\/Vivado\/cannyRectangle\/solution1\/.debug\/canny_edge_rectangle.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "canny_edge_rectangle_ap_fsqrt_10_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 10 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name canny_edge_rectangle_ap_fsqrt_10_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "canny_edge_rectangle_ap_sitofp_3_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name canny_edge_rectangle_ap_sitofp_3_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_AXILiteS axis_in axis_out",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "axis_in": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "axis_in",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "24"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "24",
        "TLAST": "1"
      }
    },
    "axis_out": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "axis_out",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "24"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "24",
        "TLAST": "1"
      }
    },
    "bh": {
      "type": "data",
      "dir": "in",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }},
      "bundle_name": "bh",
      "bundle_role": "default"
    },
    "bl": {
      "type": "data",
      "dir": "in",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }},
      "bundle_name": "bl",
      "bundle_role": "default"
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}},
      "bundle_name": "AXILiteS",
      "bundle_role": "interrupt"
    },
    "s_axi_AXILiteS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_AXILiteS",
      "param_prefix": "C_S_AXI_AXILITES",
      "addr_bits": "5",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "hist_hthr",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of hist_hthr",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "hist_hthr",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 7 to 0 Data signal of hist_hthr"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x14",
          "name": "hist_hthr_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of hist_hthr",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "hist_hthr_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal hist_hthr_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x18",
          "name": "hist_lthr",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of hist_lthr",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "hist_lthr",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 7 to 0 Data signal of hist_lthr"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x1c",
          "name": "hist_lthr_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of hist_lthr",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "hist_lthr_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal hist_lthr_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "5",
        "AWADDR": "5",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_AXILiteS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_AXILiteS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_AXILiteS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_AXILiteS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_AXILiteS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_AXILiteS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "axis_in_TDATA": {
      "dir": "in",
      "width": "24"
    },
    "axis_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "axis_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "axis_in_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "axis_out_TDATA": {
      "dir": "out",
      "width": "24"
    },
    "axis_out_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "axis_out_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "axis_out_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "bh": {
      "dir": "in",
      "width": "8"
    },
    "bl": {
      "dir": "in",
      "width": "8"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "canny_edge_rectangle",
      "Instances": [
        {
          "ModuleName": "Sobel_1920u_1080u_s",
          "InstanceName": "Sobel_1920u_1080u_U0"
        },
        {
          "ModuleName": "GaussianBlur",
          "InstanceName": "GaussianBlur_U0"
        },
        {
          "ModuleName": "NonMaxSuppression",
          "InstanceName": "NonMaxSuppression_U0"
        },
        {
          "ModuleName": "HystThresholdComp",
          "InstanceName": "HystThresholdComp_U0"
        },
        {
          "ModuleName": "AXIS2GrayArray",
          "InstanceName": "AXIS2GrayArray_U0"
        },
        {
          "ModuleName": "ZeroPadding",
          "InstanceName": "ZeroPadding_U0"
        },
        {
          "ModuleName": "GrayArray2AXIS",
          "InstanceName": "GrayArray2AXIS_U0"
        },
        {
          "ModuleName": "HystThreshold",
          "InstanceName": "HystThreshold_U0"
        },
        {
          "ModuleName": "canny_edge_rectangle_2",
          "InstanceName": "canny_edge_rectangle_2_U0"
        },
        {
          "ModuleName": "canny_edge_rectangle_1_2",
          "InstanceName": "canny_edge_rectangle_1_2_U0"
        },
        {
          "ModuleName": "Block_proc",
          "InstanceName": "Block_proc_U0"
        }
      ]
    },
    "Info": {
      "canny_edge_rectangle_1_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "canny_edge_rectangle_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "Block_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "AXIS2GrayArray": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "GaussianBlur": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Sobel_1920u_1080u_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "NonMaxSuppression": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ZeroPadding": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "HystThreshold": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "HystThresholdComp": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "GrayArray2AXIS": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "canny_edge_rectangle": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "canny_edge_rectangle_1_2": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "11.00",
          "Uncertainty": "1.38",
          "Estimate": "3.634"
        },
        "Area": {
          "FF": "3",
          "LUT": "38",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "canny_edge_rectangle_2": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "11.00",
          "Uncertainty": "1.38",
          "Estimate": "7.268"
        },
        "Area": {
          "FF": "3",
          "LUT": "74",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "Block_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "11.00",
          "Uncertainty": "1.38",
          "Estimate": "3.634"
        },
        "Area": {
          "FF": "18",
          "LUT": "47",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "AXIS2GrayArray": {
        "Latency": {
          "LatencyBest": "2077921",
          "LatencyAvg": "2077921",
          "LatencyWorst": "2077921",
          "PipelineII": "2077921",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "11.00",
          "Uncertainty": "1.38",
          "Estimate": "10.648"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1080",
            "Latency": "2077920",
            "PipelineII": "",
            "PipelineDepth": "1924",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "1920",
                "Latency": "1921",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }]
          }],
        "Area": {
          "DSP48E": "3",
          "FF": "143",
          "LUT": "207",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "GaussianBlur": {
        "Latency": {
          "LatencyBest": "2079001",
          "LatencyAvg": "2079001",
          "LatencyWorst": "2079001",
          "PipelineII": "2079001",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "11.00",
          "Uncertainty": "1.38",
          "Estimate": "9.618"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1080",
            "Latency": "2079000",
            "PipelineII": "",
            "PipelineDepth": "1925",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "1920",
                "Latency": "1922",
                "PipelineII": "1",
                "PipelineDepth": "4"
              }]
          }],
        "Area": {
          "BRAM_18K": "5",
          "FF": "382",
          "LUT": "685",
          "URAM": "0",
          "DSP48E": "0"
        }
      },
      "Sobel_1920u_1080u_s": {
        "Latency": {
          "LatencyBest": "2103841",
          "LatencyAvg": "2103841",
          "LatencyWorst": "2103841",
          "PipelineII": "2103841",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "11.00",
          "Uncertainty": "1.38",
          "Estimate": "9.473"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1080",
            "Latency": "2103840",
            "PipelineII": "",
            "PipelineDepth": "1948",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "1920",
                "Latency": "1945",
                "PipelineII": "1",
                "PipelineDepth": "27"
              }]
          }],
        "Area": {
          "BRAM_18K": "3",
          "DSP48E": "2",
          "FF": "3125",
          "LUT": "3111",
          "URAM": "0"
        }
      },
      "NonMaxSuppression": {
        "Latency": {
          "LatencyBest": "2077921",
          "LatencyAvg": "2077921",
          "LatencyWorst": "2077921",
          "PipelineII": "2077921",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "11.00",
          "Uncertainty": "1.38",
          "Estimate": "8.549"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1080",
            "Latency": "2077920",
            "PipelineII": "",
            "PipelineDepth": "1924",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "1920",
                "Latency": "1921",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }]
          }],
        "Area": {
          "BRAM_18K": "4",
          "FF": "140",
          "LUT": "440",
          "URAM": "0",
          "DSP48E": "0"
        }
      },
      "ZeroPadding": {
        "Latency": {
          "LatencyBest": "2076841",
          "LatencyAvg": "2076841",
          "LatencyWorst": "2076841",
          "PipelineII": "2076841",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "11.00",
          "Uncertainty": "1.38",
          "Estimate": "8.516"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1080",
            "Latency": "2076840",
            "PipelineII": "",
            "PipelineDepth": "1923",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "1920",
                "Latency": "1920",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "FF": "44",
          "LUT": "215",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "HystThreshold": {
        "Latency": {
          "LatencyBest": "2077921",
          "LatencyAvg": "2077921",
          "LatencyWorst": "2077921",
          "PipelineII": "2077921",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "11.00",
          "Uncertainty": "1.38",
          "Estimate": "5.185"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1080",
            "Latency": "2077920",
            "PipelineII": "",
            "PipelineDepth": "1924",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "1920",
                "Latency": "1921",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }]
          }],
        "Area": {
          "FF": "62",
          "LUT": "211",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "HystThresholdComp": {
        "Latency": {
          "LatencyBest": "2077921",
          "LatencyAvg": "2077921",
          "LatencyWorst": "2077921",
          "PipelineII": "2077921",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "11.00",
          "Uncertainty": "1.38",
          "Estimate": "6.888"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1080",
            "Latency": "2077920",
            "PipelineII": "",
            "PipelineDepth": "1924",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "1920",
                "Latency": "1921",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }]
          }],
        "Area": {
          "BRAM_18K": "3",
          "FF": "108",
          "LUT": "301",
          "URAM": "0",
          "DSP48E": "0"
        }
      },
      "GrayArray2AXIS": {
        "Latency": {
          "LatencyBest": "2077921",
          "LatencyAvg": "2077921",
          "LatencyWorst": "2077921",
          "PipelineII": "2077921",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "11.00",
          "Uncertainty": "1.38",
          "Estimate": "3.634"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1080",
            "Latency": "2077920",
            "PipelineII": "",
            "PipelineDepth": "1924",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "1920",
                "Latency": "1921",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }]
          }],
        "Area": {
          "FF": "103",
          "LUT": "260",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "canny_edge_rectangle": {
        "Latency": {
          "LatencyBest": "2103846",
          "LatencyAvg": "2103846",
          "LatencyWorst": "2103846",
          "PipelineII": "2103842",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "11.00",
          "Uncertainty": "1.38",
          "Estimate": "10.648"
        },
        "Area": {
          "BRAM_18K": "15",
          "DSP48E": "5",
          "FF": "4273",
          "LUT": "6011",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "canny_edge_rectangle",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-05-26 21:01:44 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
