Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date             : Tue Dec 19 15:51:34 2017
| Host             : Adoney running 64-bit major release  (build 9200)
| Command          : report_power -file SPACE_GAME_power_routed.rpt -pb SPACE_GAME_power_summary_routed.pb -rpx SPACE_GAME_power_routed.rpx
| Design           : SPACE_GAME
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.124        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.027        |
| Device Static (W)        | 0.097        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 84.4         |
| Junction Temperature (C) | 25.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.006 |        3 |       --- |             --- |
| Slice Logic    |     0.008 |     8398 |       --- |             --- |
|   LUT as Logic |     0.007 |     4108 |     63400 |            6.48 |
|   CARRY4       |    <0.001 |     1133 |     15850 |            7.15 |
|   Register     |    <0.001 |     1617 |    126800 |            1.28 |
|   BUFG         |    <0.001 |        5 |        32 |           15.63 |
|   Others       |     0.000 |      215 |       --- |             --- |
| Signals        |     0.007 |     5952 |       --- |             --- |
| Block RAM      |     0.006 |        3 |       135 |            2.22 |
| I/O            |    <0.001 |       29 |       210 |           13.81 |
| Static Power   |     0.097 |          |           |                 |
| Total          |     0.124 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.042 |       0.026 |      0.015 |
| Vccaux    |       1.800 |     0.018 |       0.000 |      0.018 |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | CLK    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------+-----------+
| Name                                         | Power (W) |
+----------------------------------------------+-----------+
| SPACE_GAME                                   |     0.027 |
|   A1                                         |    <0.001 |
|   A2                                         |    <0.001 |
|   BA1                                        |    <0.001 |
|   BA2                                        |    <0.001 |
|   BA3                                        |    <0.001 |
|   BA4                                        |    <0.001 |
|   BC                                         |    <0.001 |
|     BA1                                      |    <0.001 |
|     BA2                                      |    <0.001 |
|     BA3                                      |    <0.001 |
|     BA4                                      |    <0.001 |
|     GA1                                      |    <0.001 |
|     GA2                                      |    <0.001 |
|     GA3                                      |    <0.001 |
|     GA4                                      |    <0.001 |
|     PA1                                      |    <0.001 |
|     PA2                                      |    <0.001 |
|     PA3                                      |    <0.001 |
|     PA4                                      |    <0.001 |
|     RA1                                      |    <0.001 |
|     RA2                                      |    <0.001 |
|     RA3                                      |    <0.001 |
|     RA4                                      |    <0.001 |
|   BLUE_ALIEN_1                               |    <0.001 |
|     tecl                                     |    <0.001 |
|   BLUE_ALIEN_2                               |    <0.001 |
|     tecl                                     |    <0.001 |
|   BLUE_ALIEN_3                               |    <0.001 |
|     tecl                                     |    <0.001 |
|   BLUE_ALIEN_4                               |    <0.001 |
|     tecl                                     |    <0.001 |
|   BS                                         |    <0.001 |
|     t25                                      |    <0.001 |
|   BULLET                                     |    <0.001 |
|   EXPLOSION_B                                |    <0.001 |
|   EXPLOSION_SS                               |    <0.001 |
|   ct                                         |    <0.001 |
|     t                                        |    <0.001 |
|   GA1                                        |    <0.001 |
|   GA2                                        |    <0.001 |
|   GA3                                        |    <0.001 |
|   GA4                                        |    <0.001 |
|   GC                                         |    <0.001 |
|     tecl                                     |    <0.001 |
|   GREEN_ALIEN_1                              |    <0.001 |
|     nolabel_line37                           |    <0.001 |
|   GREEN_ALIEN_2                              |    <0.001 |
|     tecl                                     |    <0.001 |
|   GREEN_ALIEN_3                              |    <0.001 |
|     tecl                                     |    <0.001 |
|   GREEN_ALIEN_4                              |    <0.001 |
|     tecl                                     |    <0.001 |
|   GSS                                        |    <0.001 |
|     tecl                                     |    <0.001 |
|   L                                          |    <0.001 |
|   LSA                                        |     0.000 |
|   PA1                                        |    <0.001 |
|   PA2                                        |    <0.001 |
|   PA3                                        |    <0.001 |
|   PA4                                        |    <0.001 |
|   PURPLE_ALIEN_1                             |    <0.001 |
|     tecl                                     |    <0.001 |
|   PURPLE_ALIEN_2                             |    <0.001 |
|     tecl                                     |    <0.001 |
|   PURPLE_ALIEN_3                             |    <0.001 |
|     tecl                                     |    <0.001 |
|   PURPLE_ALIEN_4                             |    <0.001 |
|     tecl                                     |    <0.001 |
|   RA1                                        |    <0.001 |
|   RA2                                        |    <0.001 |
|   RA3                                        |    <0.001 |
|   RA4                                        |    <0.001 |
|   RED_ALIEN_1                                |    <0.001 |
|     nolabel_line37                           |    <0.001 |
|   RED_ALIEN_2                                |    <0.001 |
|     tecl                                     |    <0.001 |
|   RED_ALIEN_3                                |    <0.001 |
|     tecl                                     |    <0.001 |
|   RED_ALIEN_4                                |    <0.001 |
|     tecl                                     |    <0.001 |
|   S                                          |    <0.001 |
|   SS_LIVE2                                   |    <0.001 |
|   WL                                         |     0.002 |
|     U0                                       |     0.002 |
|       inst_blk_mem_gen                       |     0.002 |
|         gnbram.gnativebmg.native_blk_mem_gen |     0.002 |
|           valid.cstr                         |     0.002 |
|             ramloop[0].ram.r                 |     0.002 |
|               prim_init.ram                  |     0.002 |
|   X                                          |    <0.001 |
|   Y                                          |    <0.001 |
|   cd                                         |     0.000 |
|   G                                          |    <0.001 |
|   g                                          |     0.002 |
|     U0                                       |     0.002 |
|       inst_blk_mem_gen                       |     0.002 |
|         gnbram.gnativebmg.native_blk_mem_gen |     0.002 |
|           valid.cstr                         |     0.002 |
|             ramloop[0].ram.r                 |     0.002 |
|               prim_init.ram                  |     0.002 |
|   hc                                         |     0.008 |
|   nolabel_line210                            |    <0.001 |
|   nolabel_line591                            |    <0.001 |
|   nolabel_line596                            |    <0.001 |
|     sd                                       |    <0.001 |
|   osc                                        |    <0.001 |
|   pc                                         |    <0.001 |
|   pm                                         |    <0.001 |
|   sc                                         |    <0.001 |
|   spic                                       |    <0.001 |
|   spiint                                     |    <0.001 |
|   ss                                         |    <0.001 |
|   t                                          |     0.002 |
|     U0                                       |     0.002 |
|       inst_blk_mem_gen                       |     0.002 |
|         gnbram.gnativebmg.native_blk_mem_gen |     0.002 |
|           valid.cstr                         |     0.002 |
|             ramloop[0].ram.r                 |     0.002 |
|               prim_init.ram                  |     0.002 |
|   vc                                         |    <0.001 |
+----------------------------------------------+-----------+


