; ModuleID = '/home/carl/AnghaBench/netdata/database/extr_rrd.c_rrd_memory_mode_name.c'
source_filename = "/home/carl/AnghaBench/netdata/database/extr_rrd.c_rrd_memory_mode_name.c"
target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

@RRD_MEMORY_MODE_ALLOC_NAME = common dso_local global i8* null, align 8
@RRD_MEMORY_MODE_DBENGINE_NAME = common dso_local global i8* null, align 8
@RRD_MEMORY_MODE_MAP_NAME = common dso_local global i8* null, align 8
@RRD_MEMORY_MODE_NONE_NAME = common dso_local global i8* null, align 8
@RRD_MEMORY_MODE_RAM_NAME = common dso_local global i8* null, align 8
@RRD_MEMORY_MODE_SAVE_NAME = common dso_local global i8* null, align 8

!llvm.module.flags = !{!0}
!llvm.ident = !{!1}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{!"clang version 10.0.1 (https://github.com/wsmoses/llvm-project-tok c8e5003577614e72d6d18a216e6a09771e1fcce4)"}
