/*
	Name: mcumap_stm32f10x.h
	Description: Contains all MCU and PIN definitions for STM32F10x to run µCNC.

	Copyright: Copyright (c) João Martins
	Author: João Martins
	Date: 04-02-2020

	µCNC is free software: you can redistribute it and/or modify
	it under the terms of the GNU General Public License as published by
	the Free Software Foundation, either version 3 of the License, or
	(at your option) any later version. Please see <http://www.gnu.org/licenses/>

	µCNC is distributed WITHOUT ANY WARRANTY;
	Also without the implied warranty of	MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
	See the	GNU General Public License for more details.
*/

#ifndef MCUMAP_STM32F10x_H
#define MCUMAP_STM32F10x_H

#ifdef __cplusplus
extern "C"
{
#endif

/*
	Generates all the interface definitions.
	This creates a middle HAL layer between the board IO pins and the AVR funtionalities
*/
/*
	MCU specific definitions and replacements
*/
#include <stm32f1xx.h>
#include <stdbool.h>
#include <stm32f1xx_hal_rcc.h>

// defines the frequency of the mcu
#ifndef F_CPU
#define F_CPU SystemCoreClock
#endif

// defines the maximum and minimum step rates
#ifndef F_STEP_MAX
#define F_STEP_MAX 100000
#endif
#ifndef F_STEP_MIN
#define F_STEP_MIN 4
#endif
// defines special mcu to access flash strings and arrays
#define __rom__
#define __romstr__
#define __romarr__ const uint8_t
#define rom_strptr *
#define rom_strcpy strcpy
#define rom_strncpy strncpy
#define rom_memcpy memcpy
#define rom_read_byte *

// custom cycle counter
#ifndef MCU_CLOCKS_PER_CYCLE
#define MCU_CLOCKS_PER_CYCLE 1
#endif

#define mcu_delay_cycles(X) \
	{                         \
		DWT->CYCCNT = 0;        \
		uint32_t t = X;         \
		while (t > DWT->CYCCNT) \
			;                     \
	}

// Helper macros
#define __helper_ex__(left, mid, right) left##mid##right
#define __helper__(left, mid, right) __helper_ex__(left, mid, right)
#define __iopin_ex__(port, bit) port##bit
#define __iopin__(port, bit) __iopin_ex__(port, bit)

// STM32 internal register names
#define __gpio__(X) (__helper__(GPIO, X, ))
#define __rccapb2gpioen__(X) (__helper__(RCC_APB2ENR_IOP, X, EN))
#define __afioexti__(X) __helper__(EXTI, X, )
#define __extirq__(X) __helper__(EXTI, X, _IRQn)
#define __tim__(X) (__helper__(TIM, X, ))
#define __irq__(X) (__helper__(X, _IRQn, ))
#define __rccapb1timen__(X) (__helper__(RCC_APB1ENR_TIM, X, EN))
#define __ccr__(X) __helper__(CCR, X, )
#define __usart__(X) __helper__(USART, X, )
#define __uart__(X) __helper__(UART, X, )

/**********************************************
 *	Autogenerated macros
 **********************************************/

/**********************************************
 *	IO Pins
 **********************************************/
#if (defined(STEP0_PORT) && defined(STEP0_BIT))
#define STEP0 1
#define STEP0_APB2EN (__rccapb2gpioen__(STEP0_PORT))
#define STEP0_GPIO (__gpio__(STEP0_PORT))
#if (STEP0_BIT < 8)
#define STEP0_CROFF STEP0_BIT
#define STEP0_CR CRL
#else
#define STEP0_CROFF (STEP0_BIT & 0x07)
#define STEP0_CR CRH
#endif
#define DIO1 1
#define DIO1_PORT STEP0_PORT
#define DIO1_BIT STEP0_BIT
#define DIO1_APB2EN STEP0_APB2EN
#define DIO1_GPIO STEP0_GPIO
#define DIO1_CR STEP0_CR
#define DIO1_CROFF STEP0_CROFF
#endif
#if (defined(STEP1_PORT) && defined(STEP1_BIT))
#define STEP1 2
#define STEP1_APB2EN (__rccapb2gpioen__(STEP1_PORT))
#define STEP1_GPIO (__gpio__(STEP1_PORT))
#if (STEP1_BIT < 8)
#define STEP1_CROFF STEP1_BIT
#define STEP1_CR CRL
#else
#define STEP1_CROFF (STEP1_BIT & 0x07)
#define STEP1_CR CRH
#endif
#define DIO2 2
#define DIO2_PORT STEP1_PORT
#define DIO2_BIT STEP1_BIT
#define DIO2_APB2EN STEP1_APB2EN
#define DIO2_GPIO STEP1_GPIO
#define DIO2_CR STEP1_CR
#define DIO2_CROFF STEP1_CROFF
#endif
#if (defined(STEP2_PORT) && defined(STEP2_BIT))
#define STEP2 3
#define STEP2_APB2EN (__rccapb2gpioen__(STEP2_PORT))
#define STEP2_GPIO (__gpio__(STEP2_PORT))
#if (STEP2_BIT < 8)
#define STEP2_CROFF STEP2_BIT
#define STEP2_CR CRL
#else
#define STEP2_CROFF (STEP2_BIT & 0x07)
#define STEP2_CR CRH
#endif
#define DIO3 3
#define DIO3_PORT STEP2_PORT
#define DIO3_BIT STEP2_BIT
#define DIO3_APB2EN STEP2_APB2EN
#define DIO3_GPIO STEP2_GPIO
#define DIO3_CR STEP2_CR
#define DIO3_CROFF STEP2_CROFF
#endif
#if (defined(STEP3_PORT) && defined(STEP3_BIT))
#define STEP3 4
#define STEP3_APB2EN (__rccapb2gpioen__(STEP3_PORT))
#define STEP3_GPIO (__gpio__(STEP3_PORT))
#if (STEP3_BIT < 8)
#define STEP3_CROFF STEP3_BIT
#define STEP3_CR CRL
#else
#define STEP3_CROFF (STEP3_BIT & 0x07)
#define STEP3_CR CRH
#endif
#define DIO4 4
#define DIO4_PORT STEP3_PORT
#define DIO4_BIT STEP3_BIT
#define DIO4_APB2EN STEP3_APB2EN
#define DIO4_GPIO STEP3_GPIO
#define DIO4_CR STEP3_CR
#define DIO4_CROFF STEP3_CROFF
#endif
#if (defined(STEP4_PORT) && defined(STEP4_BIT))
#define STEP4 5
#define STEP4_APB2EN (__rccapb2gpioen__(STEP4_PORT))
#define STEP4_GPIO (__gpio__(STEP4_PORT))
#if (STEP4_BIT < 8)
#define STEP4_CROFF STEP4_BIT
#define STEP4_CR CRL
#else
#define STEP4_CROFF (STEP4_BIT & 0x07)
#define STEP4_CR CRH
#endif
#define DIO5 5
#define DIO5_PORT STEP4_PORT
#define DIO5_BIT STEP4_BIT
#define DIO5_APB2EN STEP4_APB2EN
#define DIO5_GPIO STEP4_GPIO
#define DIO5_CR STEP4_CR
#define DIO5_CROFF STEP4_CROFF
#endif
#if (defined(STEP5_PORT) && defined(STEP5_BIT))
#define STEP5 6
#define STEP5_APB2EN (__rccapb2gpioen__(STEP5_PORT))
#define STEP5_GPIO (__gpio__(STEP5_PORT))
#if (STEP5_BIT < 8)
#define STEP5_CROFF STEP5_BIT
#define STEP5_CR CRL
#else
#define STEP5_CROFF (STEP5_BIT & 0x07)
#define STEP5_CR CRH
#endif
#define DIO6 6
#define DIO6_PORT STEP5_PORT
#define DIO6_BIT STEP5_BIT
#define DIO6_APB2EN STEP5_APB2EN
#define DIO6_GPIO STEP5_GPIO
#define DIO6_CR STEP5_CR
#define DIO6_CROFF STEP5_CROFF
#endif
#if (defined(STEP6_PORT) && defined(STEP6_BIT))
#define STEP6 7
#define STEP6_APB2EN (__rccapb2gpioen__(STEP6_PORT))
#define STEP6_GPIO (__gpio__(STEP6_PORT))
#if (STEP6_BIT < 8)
#define STEP6_CROFF STEP6_BIT
#define STEP6_CR CRL
#else
#define STEP6_CROFF (STEP6_BIT & 0x07)
#define STEP6_CR CRH
#endif
#define DIO7 7
#define DIO7_PORT STEP6_PORT
#define DIO7_BIT STEP6_BIT
#define DIO7_APB2EN STEP6_APB2EN
#define DIO7_GPIO STEP6_GPIO
#define DIO7_CR STEP6_CR
#define DIO7_CROFF STEP6_CROFF
#endif
#if (defined(STEP7_PORT) && defined(STEP7_BIT))
#define STEP7 8
#define STEP7_APB2EN (__rccapb2gpioen__(STEP7_PORT))
#define STEP7_GPIO (__gpio__(STEP7_PORT))
#if (STEP7_BIT < 8)
#define STEP7_CROFF STEP7_BIT
#define STEP7_CR CRL
#else
#define STEP7_CROFF (STEP7_BIT & 0x07)
#define STEP7_CR CRH
#endif
#define DIO8 8
#define DIO8_PORT STEP7_PORT
#define DIO8_BIT STEP7_BIT
#define DIO8_APB2EN STEP7_APB2EN
#define DIO8_GPIO STEP7_GPIO
#define DIO8_CR STEP7_CR
#define DIO8_CROFF STEP7_CROFF
#endif
#if (defined(DIR0_PORT) && defined(DIR0_BIT))
#define DIR0 9
#define DIR0_APB2EN (__rccapb2gpioen__(DIR0_PORT))
#define DIR0_GPIO (__gpio__(DIR0_PORT))
#if (DIR0_BIT < 8)
#define DIR0_CROFF DIR0_BIT
#define DIR0_CR CRL
#else
#define DIR0_CROFF (DIR0_BIT & 0x07)
#define DIR0_CR CRH
#endif
#define DIO9 9
#define DIO9_PORT DIR0_PORT
#define DIO9_BIT DIR0_BIT
#define DIO9_APB2EN DIR0_APB2EN
#define DIO9_GPIO DIR0_GPIO
#define DIO9_CR DIR0_CR
#define DIO9_CROFF DIR0_CROFF
#endif
#if (defined(DIR1_PORT) && defined(DIR1_BIT))
#define DIR1 10
#define DIR1_APB2EN (__rccapb2gpioen__(DIR1_PORT))
#define DIR1_GPIO (__gpio__(DIR1_PORT))
#if (DIR1_BIT < 8)
#define DIR1_CROFF DIR1_BIT
#define DIR1_CR CRL
#else
#define DIR1_CROFF (DIR1_BIT & 0x07)
#define DIR1_CR CRH
#endif
#define DIO10 10
#define DIO10_PORT DIR1_PORT
#define DIO10_BIT DIR1_BIT
#define DIO10_APB2EN DIR1_APB2EN
#define DIO10_GPIO DIR1_GPIO
#define DIO10_CR DIR1_CR
#define DIO10_CROFF DIR1_CROFF
#endif
#if (defined(DIR2_PORT) && defined(DIR2_BIT))
#define DIR2 11
#define DIR2_APB2EN (__rccapb2gpioen__(DIR2_PORT))
#define DIR2_GPIO (__gpio__(DIR2_PORT))
#if (DIR2_BIT < 8)
#define DIR2_CROFF DIR2_BIT
#define DIR2_CR CRL
#else
#define DIR2_CROFF (DIR2_BIT & 0x07)
#define DIR2_CR CRH
#endif
#define DIO11 11
#define DIO11_PORT DIR2_PORT
#define DIO11_BIT DIR2_BIT
#define DIO11_APB2EN DIR2_APB2EN
#define DIO11_GPIO DIR2_GPIO
#define DIO11_CR DIR2_CR
#define DIO11_CROFF DIR2_CROFF
#endif
#if (defined(DIR3_PORT) && defined(DIR3_BIT))
#define DIR3 12
#define DIR3_APB2EN (__rccapb2gpioen__(DIR3_PORT))
#define DIR3_GPIO (__gpio__(DIR3_PORT))
#if (DIR3_BIT < 8)
#define DIR3_CROFF DIR3_BIT
#define DIR3_CR CRL
#else
#define DIR3_CROFF (DIR3_BIT & 0x07)
#define DIR3_CR CRH
#endif
#define DIO12 12
#define DIO12_PORT DIR3_PORT
#define DIO12_BIT DIR3_BIT
#define DIO12_APB2EN DIR3_APB2EN
#define DIO12_GPIO DIR3_GPIO
#define DIO12_CR DIR3_CR
#define DIO12_CROFF DIR3_CROFF
#endif
#if (defined(DIR4_PORT) && defined(DIR4_BIT))
#define DIR4 13
#define DIR4_APB2EN (__rccapb2gpioen__(DIR4_PORT))
#define DIR4_GPIO (__gpio__(DIR4_PORT))
#if (DIR4_BIT < 8)
#define DIR4_CROFF DIR4_BIT
#define DIR4_CR CRL
#else
#define DIR4_CROFF (DIR4_BIT & 0x07)
#define DIR4_CR CRH
#endif
#define DIO13 13
#define DIO13_PORT DIR4_PORT
#define DIO13_BIT DIR4_BIT
#define DIO13_APB2EN DIR4_APB2EN
#define DIO13_GPIO DIR4_GPIO
#define DIO13_CR DIR4_CR
#define DIO13_CROFF DIR4_CROFF
#endif
#if (defined(DIR5_PORT) && defined(DIR5_BIT))
#define DIR5 14
#define DIR5_APB2EN (__rccapb2gpioen__(DIR5_PORT))
#define DIR5_GPIO (__gpio__(DIR5_PORT))
#if (DIR5_BIT < 8)
#define DIR5_CROFF DIR5_BIT
#define DIR5_CR CRL
#else
#define DIR5_CROFF (DIR5_BIT & 0x07)
#define DIR5_CR CRH
#endif
#define DIO14 14
#define DIO14_PORT DIR5_PORT
#define DIO14_BIT DIR5_BIT
#define DIO14_APB2EN DIR5_APB2EN
#define DIO14_GPIO DIR5_GPIO
#define DIO14_CR DIR5_CR
#define DIO14_CROFF DIR5_CROFF
#endif
#if (defined(DIR6_PORT) && defined(DIR6_BIT))
#define DIR6 15
#define DIR6_APB2EN (__rccapb2gpioen__(DIR6_PORT))
#define DIR6_GPIO (__gpio__(DIR6_PORT))
#if (DIR6_BIT < 8)
#define DIR6_CROFF DIR6_BIT
#define DIR6_CR CRL
#else
#define DIR6_CROFF (DIR6_BIT & 0x07)
#define DIR6_CR CRH
#endif
#define DIO15 15
#define DIO15_PORT DIR6_PORT
#define DIO15_BIT DIR6_BIT
#define DIO15_APB2EN DIR6_APB2EN
#define DIO15_GPIO DIR6_GPIO
#define DIO15_CR DIR6_CR
#define DIO15_CROFF DIR6_CROFF
#endif
#if (defined(DIR7_PORT) && defined(DIR7_BIT))
#define DIR7 16
#define DIR7_APB2EN (__rccapb2gpioen__(DIR7_PORT))
#define DIR7_GPIO (__gpio__(DIR7_PORT))
#if (DIR7_BIT < 8)
#define DIR7_CROFF DIR7_BIT
#define DIR7_CR CRL
#else
#define DIR7_CROFF (DIR7_BIT & 0x07)
#define DIR7_CR CRH
#endif
#define DIO16 16
#define DIO16_PORT DIR7_PORT
#define DIO16_BIT DIR7_BIT
#define DIO16_APB2EN DIR7_APB2EN
#define DIO16_GPIO DIR7_GPIO
#define DIO16_CR DIR7_CR
#define DIO16_CROFF DIR7_CROFF
#endif
#if (defined(STEP0_EN_PORT) && defined(STEP0_EN_BIT))
#define STEP0_EN 17
#define STEP0_EN_APB2EN (__rccapb2gpioen__(STEP0_EN_PORT))
#define STEP0_EN_GPIO (__gpio__(STEP0_EN_PORT))
#if (STEP0_EN_BIT < 8)
#define STEP0_EN_CROFF STEP0_EN_BIT
#define STEP0_EN_CR CRL
#else
#define STEP0_EN_CROFF (STEP0_EN_BIT & 0x07)
#define STEP0_EN_CR CRH
#endif
#define DIO17 17
#define DIO17_PORT STEP0_EN_PORT
#define DIO17_BIT STEP0_EN_BIT
#define DIO17_APB2EN STEP0_EN_APB2EN
#define DIO17_GPIO STEP0_EN_GPIO
#define DIO17_CR STEP0_EN_CR
#define DIO17_CROFF STEP0_EN_CROFF
#endif
#if (defined(STEP1_EN_PORT) && defined(STEP1_EN_BIT))
#define STEP1_EN 18
#define STEP1_EN_APB2EN (__rccapb2gpioen__(STEP1_EN_PORT))
#define STEP1_EN_GPIO (__gpio__(STEP1_EN_PORT))
#if (STEP1_EN_BIT < 8)
#define STEP1_EN_CROFF STEP1_EN_BIT
#define STEP1_EN_CR CRL
#else
#define STEP1_EN_CROFF (STEP1_EN_BIT & 0x07)
#define STEP1_EN_CR CRH
#endif
#define DIO18 18
#define DIO18_PORT STEP1_EN_PORT
#define DIO18_BIT STEP1_EN_BIT
#define DIO18_APB2EN STEP1_EN_APB2EN
#define DIO18_GPIO STEP1_EN_GPIO
#define DIO18_CR STEP1_EN_CR
#define DIO18_CROFF STEP1_EN_CROFF
#endif
#if (defined(STEP2_EN_PORT) && defined(STEP2_EN_BIT))
#define STEP2_EN 19
#define STEP2_EN_APB2EN (__rccapb2gpioen__(STEP2_EN_PORT))
#define STEP2_EN_GPIO (__gpio__(STEP2_EN_PORT))
#if (STEP2_EN_BIT < 8)
#define STEP2_EN_CROFF STEP2_EN_BIT
#define STEP2_EN_CR CRL
#else
#define STEP2_EN_CROFF (STEP2_EN_BIT & 0x07)
#define STEP2_EN_CR CRH
#endif
#define DIO19 19
#define DIO19_PORT STEP2_EN_PORT
#define DIO19_BIT STEP2_EN_BIT
#define DIO19_APB2EN STEP2_EN_APB2EN
#define DIO19_GPIO STEP2_EN_GPIO
#define DIO19_CR STEP2_EN_CR
#define DIO19_CROFF STEP2_EN_CROFF
#endif
#if (defined(STEP3_EN_PORT) && defined(STEP3_EN_BIT))
#define STEP3_EN 20
#define STEP3_EN_APB2EN (__rccapb2gpioen__(STEP3_EN_PORT))
#define STEP3_EN_GPIO (__gpio__(STEP3_EN_PORT))
#if (STEP3_EN_BIT < 8)
#define STEP3_EN_CROFF STEP3_EN_BIT
#define STEP3_EN_CR CRL
#else
#define STEP3_EN_CROFF (STEP3_EN_BIT & 0x07)
#define STEP3_EN_CR CRH
#endif
#define DIO20 20
#define DIO20_PORT STEP3_EN_PORT
#define DIO20_BIT STEP3_EN_BIT
#define DIO20_APB2EN STEP3_EN_APB2EN
#define DIO20_GPIO STEP3_EN_GPIO
#define DIO20_CR STEP3_EN_CR
#define DIO20_CROFF STEP3_EN_CROFF
#endif
#if (defined(STEP4_EN_PORT) && defined(STEP4_EN_BIT))
#define STEP4_EN 21
#define STEP4_EN_APB2EN (__rccapb2gpioen__(STEP4_EN_PORT))
#define STEP4_EN_GPIO (__gpio__(STEP4_EN_PORT))
#if (STEP4_EN_BIT < 8)
#define STEP4_EN_CROFF STEP4_EN_BIT
#define STEP4_EN_CR CRL
#else
#define STEP4_EN_CROFF (STEP4_EN_BIT & 0x07)
#define STEP4_EN_CR CRH
#endif
#define DIO21 21
#define DIO21_PORT STEP4_EN_PORT
#define DIO21_BIT STEP4_EN_BIT
#define DIO21_APB2EN STEP4_EN_APB2EN
#define DIO21_GPIO STEP4_EN_GPIO
#define DIO21_CR STEP4_EN_CR
#define DIO21_CROFF STEP4_EN_CROFF
#endif
#if (defined(STEP5_EN_PORT) && defined(STEP5_EN_BIT))
#define STEP5_EN 22
#define STEP5_EN_APB2EN (__rccapb2gpioen__(STEP5_EN_PORT))
#define STEP5_EN_GPIO (__gpio__(STEP5_EN_PORT))
#if (STEP5_EN_BIT < 8)
#define STEP5_EN_CROFF STEP5_EN_BIT
#define STEP5_EN_CR CRL
#else
#define STEP5_EN_CROFF (STEP5_EN_BIT & 0x07)
#define STEP5_EN_CR CRH
#endif
#define DIO22 22
#define DIO22_PORT STEP5_EN_PORT
#define DIO22_BIT STEP5_EN_BIT
#define DIO22_APB2EN STEP5_EN_APB2EN
#define DIO22_GPIO STEP5_EN_GPIO
#define DIO22_CR STEP5_EN_CR
#define DIO22_CROFF STEP5_EN_CROFF
#endif
#if (defined(STEP6_EN_PORT) && defined(STEP6_EN_BIT))
#define STEP6_EN 23
#define STEP6_EN_APB2EN (__rccapb2gpioen__(STEP6_EN_PORT))
#define STEP6_EN_GPIO (__gpio__(STEP6_EN_PORT))
#if (STEP6_EN_BIT < 8)
#define STEP6_EN_CROFF STEP6_EN_BIT
#define STEP6_EN_CR CRL
#else
#define STEP6_EN_CROFF (STEP6_EN_BIT & 0x07)
#define STEP6_EN_CR CRH
#endif
#define DIO23 23
#define DIO23_PORT STEP6_EN_PORT
#define DIO23_BIT STEP6_EN_BIT
#define DIO23_APB2EN STEP6_EN_APB2EN
#define DIO23_GPIO STEP6_EN_GPIO
#define DIO23_CR STEP6_EN_CR
#define DIO23_CROFF STEP6_EN_CROFF
#endif
#if (defined(STEP7_EN_PORT) && defined(STEP7_EN_BIT))
#define STEP7_EN 24
#define STEP7_EN_APB2EN (__rccapb2gpioen__(STEP7_EN_PORT))
#define STEP7_EN_GPIO (__gpio__(STEP7_EN_PORT))
#if (STEP7_EN_BIT < 8)
#define STEP7_EN_CROFF STEP7_EN_BIT
#define STEP7_EN_CR CRL
#else
#define STEP7_EN_CROFF (STEP7_EN_BIT & 0x07)
#define STEP7_EN_CR CRH
#endif
#define DIO24 24
#define DIO24_PORT STEP7_EN_PORT
#define DIO24_BIT STEP7_EN_BIT
#define DIO24_APB2EN STEP7_EN_APB2EN
#define DIO24_GPIO STEP7_EN_GPIO
#define DIO24_CR STEP7_EN_CR
#define DIO24_CROFF STEP7_EN_CROFF
#endif
#if (defined(PWM0_PORT) && defined(PWM0_BIT))
#define PWM0 25
#define PWM0_APB2EN (__rccapb2gpioen__(PWM0_PORT))
#define PWM0_GPIO (__gpio__(PWM0_PORT))
#if (PWM0_BIT < 8)
#define PWM0_CROFF PWM0_BIT
#define PWM0_CR CRL
#else
#define PWM0_CROFF (PWM0_BIT & 0x07)
#define PWM0_CR CRH
#endif
#define DIO25 25
#define DIO25_PORT PWM0_PORT
#define DIO25_BIT PWM0_BIT
#define DIO25_APB2EN PWM0_APB2EN
#define DIO25_GPIO PWM0_GPIO
#define DIO25_CR PWM0_CR
#define DIO25_CROFF PWM0_CROFF
#endif
#if (defined(PWM1_PORT) && defined(PWM1_BIT))
#define PWM1 26
#define PWM1_APB2EN (__rccapb2gpioen__(PWM1_PORT))
#define PWM1_GPIO (__gpio__(PWM1_PORT))
#if (PWM1_BIT < 8)
#define PWM1_CROFF PWM1_BIT
#define PWM1_CR CRL
#else
#define PWM1_CROFF (PWM1_BIT & 0x07)
#define PWM1_CR CRH
#endif
#define DIO26 26
#define DIO26_PORT PWM1_PORT
#define DIO26_BIT PWM1_BIT
#define DIO26_APB2EN PWM1_APB2EN
#define DIO26_GPIO PWM1_GPIO
#define DIO26_CR PWM1_CR
#define DIO26_CROFF PWM1_CROFF
#endif
#if (defined(PWM2_PORT) && defined(PWM2_BIT))
#define PWM2 27
#define PWM2_APB2EN (__rccapb2gpioen__(PWM2_PORT))
#define PWM2_GPIO (__gpio__(PWM2_PORT))
#if (PWM2_BIT < 8)
#define PWM2_CROFF PWM2_BIT
#define PWM2_CR CRL
#else
#define PWM2_CROFF (PWM2_BIT & 0x07)
#define PWM2_CR CRH
#endif
#define DIO27 27
#define DIO27_PORT PWM2_PORT
#define DIO27_BIT PWM2_BIT
#define DIO27_APB2EN PWM2_APB2EN
#define DIO27_GPIO PWM2_GPIO
#define DIO27_CR PWM2_CR
#define DIO27_CROFF PWM2_CROFF
#endif
#if (defined(PWM3_PORT) && defined(PWM3_BIT))
#define PWM3 28
#define PWM3_APB2EN (__rccapb2gpioen__(PWM3_PORT))
#define PWM3_GPIO (__gpio__(PWM3_PORT))
#if (PWM3_BIT < 8)
#define PWM3_CROFF PWM3_BIT
#define PWM3_CR CRL
#else
#define PWM3_CROFF (PWM3_BIT & 0x07)
#define PWM3_CR CRH
#endif
#define DIO28 28
#define DIO28_PORT PWM3_PORT
#define DIO28_BIT PWM3_BIT
#define DIO28_APB2EN PWM3_APB2EN
#define DIO28_GPIO PWM3_GPIO
#define DIO28_CR PWM3_CR
#define DIO28_CROFF PWM3_CROFF
#endif
#if (defined(PWM4_PORT) && defined(PWM4_BIT))
#define PWM4 29
#define PWM4_APB2EN (__rccapb2gpioen__(PWM4_PORT))
#define PWM4_GPIO (__gpio__(PWM4_PORT))
#if (PWM4_BIT < 8)
#define PWM4_CROFF PWM4_BIT
#define PWM4_CR CRL
#else
#define PWM4_CROFF (PWM4_BIT & 0x07)
#define PWM4_CR CRH
#endif
#define DIO29 29
#define DIO29_PORT PWM4_PORT
#define DIO29_BIT PWM4_BIT
#define DIO29_APB2EN PWM4_APB2EN
#define DIO29_GPIO PWM4_GPIO
#define DIO29_CR PWM4_CR
#define DIO29_CROFF PWM4_CROFF
#endif
#if (defined(PWM5_PORT) && defined(PWM5_BIT))
#define PWM5 30
#define PWM5_APB2EN (__rccapb2gpioen__(PWM5_PORT))
#define PWM5_GPIO (__gpio__(PWM5_PORT))
#if (PWM5_BIT < 8)
#define PWM5_CROFF PWM5_BIT
#define PWM5_CR CRL
#else
#define PWM5_CROFF (PWM5_BIT & 0x07)
#define PWM5_CR CRH
#endif
#define DIO30 30
#define DIO30_PORT PWM5_PORT
#define DIO30_BIT PWM5_BIT
#define DIO30_APB2EN PWM5_APB2EN
#define DIO30_GPIO PWM5_GPIO
#define DIO30_CR PWM5_CR
#define DIO30_CROFF PWM5_CROFF
#endif
#if (defined(PWM6_PORT) && defined(PWM6_BIT))
#define PWM6 31
#define PWM6_APB2EN (__rccapb2gpioen__(PWM6_PORT))
#define PWM6_GPIO (__gpio__(PWM6_PORT))
#if (PWM6_BIT < 8)
#define PWM6_CROFF PWM6_BIT
#define PWM6_CR CRL
#else
#define PWM6_CROFF (PWM6_BIT & 0x07)
#define PWM6_CR CRH
#endif
#define DIO31 31
#define DIO31_PORT PWM6_PORT
#define DIO31_BIT PWM6_BIT
#define DIO31_APB2EN PWM6_APB2EN
#define DIO31_GPIO PWM6_GPIO
#define DIO31_CR PWM6_CR
#define DIO31_CROFF PWM6_CROFF
#endif
#if (defined(PWM7_PORT) && defined(PWM7_BIT))
#define PWM7 32
#define PWM7_APB2EN (__rccapb2gpioen__(PWM7_PORT))
#define PWM7_GPIO (__gpio__(PWM7_PORT))
#if (PWM7_BIT < 8)
#define PWM7_CROFF PWM7_BIT
#define PWM7_CR CRL
#else
#define PWM7_CROFF (PWM7_BIT & 0x07)
#define PWM7_CR CRH
#endif
#define DIO32 32
#define DIO32_PORT PWM7_PORT
#define DIO32_BIT PWM7_BIT
#define DIO32_APB2EN PWM7_APB2EN
#define DIO32_GPIO PWM7_GPIO
#define DIO32_CR PWM7_CR
#define DIO32_CROFF PWM7_CROFF
#endif
#if (defined(PWM8_PORT) && defined(PWM8_BIT))
#define PWM8 33
#define PWM8_APB2EN (__rccapb2gpioen__(PWM8_PORT))
#define PWM8_GPIO (__gpio__(PWM8_PORT))
#if (PWM8_BIT < 8)
#define PWM8_CROFF PWM8_BIT
#define PWM8_CR CRL
#else
#define PWM8_CROFF (PWM8_BIT & 0x07)
#define PWM8_CR CRH
#endif
#define DIO33 33
#define DIO33_PORT PWM8_PORT
#define DIO33_BIT PWM8_BIT
#define DIO33_APB2EN PWM8_APB2EN
#define DIO33_GPIO PWM8_GPIO
#define DIO33_CR PWM8_CR
#define DIO33_CROFF PWM8_CROFF
#endif
#if (defined(PWM9_PORT) && defined(PWM9_BIT))
#define PWM9 34
#define PWM9_APB2EN (__rccapb2gpioen__(PWM9_PORT))
#define PWM9_GPIO (__gpio__(PWM9_PORT))
#if (PWM9_BIT < 8)
#define PWM9_CROFF PWM9_BIT
#define PWM9_CR CRL
#else
#define PWM9_CROFF (PWM9_BIT & 0x07)
#define PWM9_CR CRH
#endif
#define DIO34 34
#define DIO34_PORT PWM9_PORT
#define DIO34_BIT PWM9_BIT
#define DIO34_APB2EN PWM9_APB2EN
#define DIO34_GPIO PWM9_GPIO
#define DIO34_CR PWM9_CR
#define DIO34_CROFF PWM9_CROFF
#endif
#if (defined(PWM10_PORT) && defined(PWM10_BIT))
#define PWM10 35
#define PWM10_APB2EN (__rccapb2gpioen__(PWM10_PORT))
#define PWM10_GPIO (__gpio__(PWM10_PORT))
#if (PWM10_BIT < 8)
#define PWM10_CROFF PWM10_BIT
#define PWM10_CR CRL
#else
#define PWM10_CROFF (PWM10_BIT & 0x07)
#define PWM10_CR CRH
#endif
#define DIO35 35
#define DIO35_PORT PWM10_PORT
#define DIO35_BIT PWM10_BIT
#define DIO35_APB2EN PWM10_APB2EN
#define DIO35_GPIO PWM10_GPIO
#define DIO35_CR PWM10_CR
#define DIO35_CROFF PWM10_CROFF
#endif
#if (defined(PWM11_PORT) && defined(PWM11_BIT))
#define PWM11 36
#define PWM11_APB2EN (__rccapb2gpioen__(PWM11_PORT))
#define PWM11_GPIO (__gpio__(PWM11_PORT))
#if (PWM11_BIT < 8)
#define PWM11_CROFF PWM11_BIT
#define PWM11_CR CRL
#else
#define PWM11_CROFF (PWM11_BIT & 0x07)
#define PWM11_CR CRH
#endif
#define DIO36 36
#define DIO36_PORT PWM11_PORT
#define DIO36_BIT PWM11_BIT
#define DIO36_APB2EN PWM11_APB2EN
#define DIO36_GPIO PWM11_GPIO
#define DIO36_CR PWM11_CR
#define DIO36_CROFF PWM11_CROFF
#endif
#if (defined(PWM12_PORT) && defined(PWM12_BIT))
#define PWM12 37
#define PWM12_APB2EN (__rccapb2gpioen__(PWM12_PORT))
#define PWM12_GPIO (__gpio__(PWM12_PORT))
#if (PWM12_BIT < 8)
#define PWM12_CROFF PWM12_BIT
#define PWM12_CR CRL
#else
#define PWM12_CROFF (PWM12_BIT & 0x07)
#define PWM12_CR CRH
#endif
#define DIO37 37
#define DIO37_PORT PWM12_PORT
#define DIO37_BIT PWM12_BIT
#define DIO37_APB2EN PWM12_APB2EN
#define DIO37_GPIO PWM12_GPIO
#define DIO37_CR PWM12_CR
#define DIO37_CROFF PWM12_CROFF
#endif
#if (defined(PWM13_PORT) && defined(PWM13_BIT))
#define PWM13 38
#define PWM13_APB2EN (__rccapb2gpioen__(PWM13_PORT))
#define PWM13_GPIO (__gpio__(PWM13_PORT))
#if (PWM13_BIT < 8)
#define PWM13_CROFF PWM13_BIT
#define PWM13_CR CRL
#else
#define PWM13_CROFF (PWM13_BIT & 0x07)
#define PWM13_CR CRH
#endif
#define DIO38 38
#define DIO38_PORT PWM13_PORT
#define DIO38_BIT PWM13_BIT
#define DIO38_APB2EN PWM13_APB2EN
#define DIO38_GPIO PWM13_GPIO
#define DIO38_CR PWM13_CR
#define DIO38_CROFF PWM13_CROFF
#endif
#if (defined(PWM14_PORT) && defined(PWM14_BIT))
#define PWM14 39
#define PWM14_APB2EN (__rccapb2gpioen__(PWM14_PORT))
#define PWM14_GPIO (__gpio__(PWM14_PORT))
#if (PWM14_BIT < 8)
#define PWM14_CROFF PWM14_BIT
#define PWM14_CR CRL
#else
#define PWM14_CROFF (PWM14_BIT & 0x07)
#define PWM14_CR CRH
#endif
#define DIO39 39
#define DIO39_PORT PWM14_PORT
#define DIO39_BIT PWM14_BIT
#define DIO39_APB2EN PWM14_APB2EN
#define DIO39_GPIO PWM14_GPIO
#define DIO39_CR PWM14_CR
#define DIO39_CROFF PWM14_CROFF
#endif
#if (defined(PWM15_PORT) && defined(PWM15_BIT))
#define PWM15 40
#define PWM15_APB2EN (__rccapb2gpioen__(PWM15_PORT))
#define PWM15_GPIO (__gpio__(PWM15_PORT))
#if (PWM15_BIT < 8)
#define PWM15_CROFF PWM15_BIT
#define PWM15_CR CRL
#else
#define PWM15_CROFF (PWM15_BIT & 0x07)
#define PWM15_CR CRH
#endif
#define DIO40 40
#define DIO40_PORT PWM15_PORT
#define DIO40_BIT PWM15_BIT
#define DIO40_APB2EN PWM15_APB2EN
#define DIO40_GPIO PWM15_GPIO
#define DIO40_CR PWM15_CR
#define DIO40_CROFF PWM15_CROFF
#endif
#if (defined(SERVO0_PORT) && defined(SERVO0_BIT))
#define SERVO0 41
#define SERVO0_APB2EN (__rccapb2gpioen__(SERVO0_PORT))
#define SERVO0_GPIO (__gpio__(SERVO0_PORT))
#if (SERVO0_BIT < 8)
#define SERVO0_CROFF SERVO0_BIT
#define SERVO0_CR CRL
#else
#define SERVO0_CROFF (SERVO0_BIT & 0x07)
#define SERVO0_CR CRH
#endif
#define DIO41 41
#define DIO41_PORT SERVO0_PORT
#define DIO41_BIT SERVO0_BIT
#define DIO41_APB2EN SERVO0_APB2EN
#define DIO41_GPIO SERVO0_GPIO
#define DIO41_CR SERVO0_CR
#define DIO41_CROFF SERVO0_CROFF
#endif
#if (defined(SERVO1_PORT) && defined(SERVO1_BIT))
#define SERVO1 42
#define SERVO1_APB2EN (__rccapb2gpioen__(SERVO1_PORT))
#define SERVO1_GPIO (__gpio__(SERVO1_PORT))
#if (SERVO1_BIT < 8)
#define SERVO1_CROFF SERVO1_BIT
#define SERVO1_CR CRL
#else
#define SERVO1_CROFF (SERVO1_BIT & 0x07)
#define SERVO1_CR CRH
#endif
#define DIO42 42
#define DIO42_PORT SERVO1_PORT
#define DIO42_BIT SERVO1_BIT
#define DIO42_APB2EN SERVO1_APB2EN
#define DIO42_GPIO SERVO1_GPIO
#define DIO42_CR SERVO1_CR
#define DIO42_CROFF SERVO1_CROFF
#endif
#if (defined(SERVO2_PORT) && defined(SERVO2_BIT))
#define SERVO2 43
#define SERVO2_APB2EN (__rccapb2gpioen__(SERVO2_PORT))
#define SERVO2_GPIO (__gpio__(SERVO2_PORT))
#if (SERVO2_BIT < 8)
#define SERVO2_CROFF SERVO2_BIT
#define SERVO2_CR CRL
#else
#define SERVO2_CROFF (SERVO2_BIT & 0x07)
#define SERVO2_CR CRH
#endif
#define DIO43 43
#define DIO43_PORT SERVO2_PORT
#define DIO43_BIT SERVO2_BIT
#define DIO43_APB2EN SERVO2_APB2EN
#define DIO43_GPIO SERVO2_GPIO
#define DIO43_CR SERVO2_CR
#define DIO43_CROFF SERVO2_CROFF
#endif
#if (defined(SERVO3_PORT) && defined(SERVO3_BIT))
#define SERVO3 44
#define SERVO3_APB2EN (__rccapb2gpioen__(SERVO3_PORT))
#define SERVO3_GPIO (__gpio__(SERVO3_PORT))
#if (SERVO3_BIT < 8)
#define SERVO3_CROFF SERVO3_BIT
#define SERVO3_CR CRL
#else
#define SERVO3_CROFF (SERVO3_BIT & 0x07)
#define SERVO3_CR CRH
#endif
#define DIO44 44
#define DIO44_PORT SERVO3_PORT
#define DIO44_BIT SERVO3_BIT
#define DIO44_APB2EN SERVO3_APB2EN
#define DIO44_GPIO SERVO3_GPIO
#define DIO44_CR SERVO3_CR
#define DIO44_CROFF SERVO3_CROFF
#endif
#if (defined(SERVO4_PORT) && defined(SERVO4_BIT))
#define SERVO4 45
#define SERVO4_APB2EN (__rccapb2gpioen__(SERVO4_PORT))
#define SERVO4_GPIO (__gpio__(SERVO4_PORT))
#if (SERVO4_BIT < 8)
#define SERVO4_CROFF SERVO4_BIT
#define SERVO4_CR CRL
#else
#define SERVO4_CROFF (SERVO4_BIT & 0x07)
#define SERVO4_CR CRH
#endif
#define DIO45 45
#define DIO45_PORT SERVO4_PORT
#define DIO45_BIT SERVO4_BIT
#define DIO45_APB2EN SERVO4_APB2EN
#define DIO45_GPIO SERVO4_GPIO
#define DIO45_CR SERVO4_CR
#define DIO45_CROFF SERVO4_CROFF
#endif
#if (defined(SERVO5_PORT) && defined(SERVO5_BIT))
#define SERVO5 46
#define SERVO5_APB2EN (__rccapb2gpioen__(SERVO5_PORT))
#define SERVO5_GPIO (__gpio__(SERVO5_PORT))
#if (SERVO5_BIT < 8)
#define SERVO5_CROFF SERVO5_BIT
#define SERVO5_CR CRL
#else
#define SERVO5_CROFF (SERVO5_BIT & 0x07)
#define SERVO5_CR CRH
#endif
#define DIO46 46
#define DIO46_PORT SERVO5_PORT
#define DIO46_BIT SERVO5_BIT
#define DIO46_APB2EN SERVO5_APB2EN
#define DIO46_GPIO SERVO5_GPIO
#define DIO46_CR SERVO5_CR
#define DIO46_CROFF SERVO5_CROFF
#endif
#if (defined(DOUT0_PORT) && defined(DOUT0_BIT))
#define DOUT0 47
#define DOUT0_APB2EN (__rccapb2gpioen__(DOUT0_PORT))
#define DOUT0_GPIO (__gpio__(DOUT0_PORT))
#if (DOUT0_BIT < 8)
#define DOUT0_CROFF DOUT0_BIT
#define DOUT0_CR CRL
#else
#define DOUT0_CROFF (DOUT0_BIT & 0x07)
#define DOUT0_CR CRH
#endif
#define DIO47 47
#define DIO47_PORT DOUT0_PORT
#define DIO47_BIT DOUT0_BIT
#define DIO47_APB2EN DOUT0_APB2EN
#define DIO47_GPIO DOUT0_GPIO
#define DIO47_CR DOUT0_CR
#define DIO47_CROFF DOUT0_CROFF
#endif
#if (defined(DOUT1_PORT) && defined(DOUT1_BIT))
#define DOUT1 48
#define DOUT1_APB2EN (__rccapb2gpioen__(DOUT1_PORT))
#define DOUT1_GPIO (__gpio__(DOUT1_PORT))
#if (DOUT1_BIT < 8)
#define DOUT1_CROFF DOUT1_BIT
#define DOUT1_CR CRL
#else
#define DOUT1_CROFF (DOUT1_BIT & 0x07)
#define DOUT1_CR CRH
#endif
#define DIO48 48
#define DIO48_PORT DOUT1_PORT
#define DIO48_BIT DOUT1_BIT
#define DIO48_APB2EN DOUT1_APB2EN
#define DIO48_GPIO DOUT1_GPIO
#define DIO48_CR DOUT1_CR
#define DIO48_CROFF DOUT1_CROFF
#endif
#if (defined(DOUT2_PORT) && defined(DOUT2_BIT))
#define DOUT2 49
#define DOUT2_APB2EN (__rccapb2gpioen__(DOUT2_PORT))
#define DOUT2_GPIO (__gpio__(DOUT2_PORT))
#if (DOUT2_BIT < 8)
#define DOUT2_CROFF DOUT2_BIT
#define DOUT2_CR CRL
#else
#define DOUT2_CROFF (DOUT2_BIT & 0x07)
#define DOUT2_CR CRH
#endif
#define DIO49 49
#define DIO49_PORT DOUT2_PORT
#define DIO49_BIT DOUT2_BIT
#define DIO49_APB2EN DOUT2_APB2EN
#define DIO49_GPIO DOUT2_GPIO
#define DIO49_CR DOUT2_CR
#define DIO49_CROFF DOUT2_CROFF
#endif
#if (defined(DOUT3_PORT) && defined(DOUT3_BIT))
#define DOUT3 50
#define DOUT3_APB2EN (__rccapb2gpioen__(DOUT3_PORT))
#define DOUT3_GPIO (__gpio__(DOUT3_PORT))
#if (DOUT3_BIT < 8)
#define DOUT3_CROFF DOUT3_BIT
#define DOUT3_CR CRL
#else
#define DOUT3_CROFF (DOUT3_BIT & 0x07)
#define DOUT3_CR CRH
#endif
#define DIO50 50
#define DIO50_PORT DOUT3_PORT
#define DIO50_BIT DOUT3_BIT
#define DIO50_APB2EN DOUT3_APB2EN
#define DIO50_GPIO DOUT3_GPIO
#define DIO50_CR DOUT3_CR
#define DIO50_CROFF DOUT3_CROFF
#endif
#if (defined(DOUT4_PORT) && defined(DOUT4_BIT))
#define DOUT4 51
#define DOUT4_APB2EN (__rccapb2gpioen__(DOUT4_PORT))
#define DOUT4_GPIO (__gpio__(DOUT4_PORT))
#if (DOUT4_BIT < 8)
#define DOUT4_CROFF DOUT4_BIT
#define DOUT4_CR CRL
#else
#define DOUT4_CROFF (DOUT4_BIT & 0x07)
#define DOUT4_CR CRH
#endif
#define DIO51 51
#define DIO51_PORT DOUT4_PORT
#define DIO51_BIT DOUT4_BIT
#define DIO51_APB2EN DOUT4_APB2EN
#define DIO51_GPIO DOUT4_GPIO
#define DIO51_CR DOUT4_CR
#define DIO51_CROFF DOUT4_CROFF
#endif
#if (defined(DOUT5_PORT) && defined(DOUT5_BIT))
#define DOUT5 52
#define DOUT5_APB2EN (__rccapb2gpioen__(DOUT5_PORT))
#define DOUT5_GPIO (__gpio__(DOUT5_PORT))
#if (DOUT5_BIT < 8)
#define DOUT5_CROFF DOUT5_BIT
#define DOUT5_CR CRL
#else
#define DOUT5_CROFF (DOUT5_BIT & 0x07)
#define DOUT5_CR CRH
#endif
#define DIO52 52
#define DIO52_PORT DOUT5_PORT
#define DIO52_BIT DOUT5_BIT
#define DIO52_APB2EN DOUT5_APB2EN
#define DIO52_GPIO DOUT5_GPIO
#define DIO52_CR DOUT5_CR
#define DIO52_CROFF DOUT5_CROFF
#endif
#if (defined(DOUT6_PORT) && defined(DOUT6_BIT))
#define DOUT6 53
#define DOUT6_APB2EN (__rccapb2gpioen__(DOUT6_PORT))
#define DOUT6_GPIO (__gpio__(DOUT6_PORT))
#if (DOUT6_BIT < 8)
#define DOUT6_CROFF DOUT6_BIT
#define DOUT6_CR CRL
#else
#define DOUT6_CROFF (DOUT6_BIT & 0x07)
#define DOUT6_CR CRH
#endif
#define DIO53 53
#define DIO53_PORT DOUT6_PORT
#define DIO53_BIT DOUT6_BIT
#define DIO53_APB2EN DOUT6_APB2EN
#define DIO53_GPIO DOUT6_GPIO
#define DIO53_CR DOUT6_CR
#define DIO53_CROFF DOUT6_CROFF
#endif
#if (defined(DOUT7_PORT) && defined(DOUT7_BIT))
#define DOUT7 54
#define DOUT7_APB2EN (__rccapb2gpioen__(DOUT7_PORT))
#define DOUT7_GPIO (__gpio__(DOUT7_PORT))
#if (DOUT7_BIT < 8)
#define DOUT7_CROFF DOUT7_BIT
#define DOUT7_CR CRL
#else
#define DOUT7_CROFF (DOUT7_BIT & 0x07)
#define DOUT7_CR CRH
#endif
#define DIO54 54
#define DIO54_PORT DOUT7_PORT
#define DIO54_BIT DOUT7_BIT
#define DIO54_APB2EN DOUT7_APB2EN
#define DIO54_GPIO DOUT7_GPIO
#define DIO54_CR DOUT7_CR
#define DIO54_CROFF DOUT7_CROFF
#endif
#if (defined(DOUT8_PORT) && defined(DOUT8_BIT))
#define DOUT8 55
#define DOUT8_APB2EN (__rccapb2gpioen__(DOUT8_PORT))
#define DOUT8_GPIO (__gpio__(DOUT8_PORT))
#if (DOUT8_BIT < 8)
#define DOUT8_CROFF DOUT8_BIT
#define DOUT8_CR CRL
#else
#define DOUT8_CROFF (DOUT8_BIT & 0x07)
#define DOUT8_CR CRH
#endif
#define DIO55 55
#define DIO55_PORT DOUT8_PORT
#define DIO55_BIT DOUT8_BIT
#define DIO55_APB2EN DOUT8_APB2EN
#define DIO55_GPIO DOUT8_GPIO
#define DIO55_CR DOUT8_CR
#define DIO55_CROFF DOUT8_CROFF
#endif
#if (defined(DOUT9_PORT) && defined(DOUT9_BIT))
#define DOUT9 56
#define DOUT9_APB2EN (__rccapb2gpioen__(DOUT9_PORT))
#define DOUT9_GPIO (__gpio__(DOUT9_PORT))
#if (DOUT9_BIT < 8)
#define DOUT9_CROFF DOUT9_BIT
#define DOUT9_CR CRL
#else
#define DOUT9_CROFF (DOUT9_BIT & 0x07)
#define DOUT9_CR CRH
#endif
#define DIO56 56
#define DIO56_PORT DOUT9_PORT
#define DIO56_BIT DOUT9_BIT
#define DIO56_APB2EN DOUT9_APB2EN
#define DIO56_GPIO DOUT9_GPIO
#define DIO56_CR DOUT9_CR
#define DIO56_CROFF DOUT9_CROFF
#endif
#if (defined(DOUT10_PORT) && defined(DOUT10_BIT))
#define DOUT10 57
#define DOUT10_APB2EN (__rccapb2gpioen__(DOUT10_PORT))
#define DOUT10_GPIO (__gpio__(DOUT10_PORT))
#if (DOUT10_BIT < 8)
#define DOUT10_CROFF DOUT10_BIT
#define DOUT10_CR CRL
#else
#define DOUT10_CROFF (DOUT10_BIT & 0x07)
#define DOUT10_CR CRH
#endif
#define DIO57 57
#define DIO57_PORT DOUT10_PORT
#define DIO57_BIT DOUT10_BIT
#define DIO57_APB2EN DOUT10_APB2EN
#define DIO57_GPIO DOUT10_GPIO
#define DIO57_CR DOUT10_CR
#define DIO57_CROFF DOUT10_CROFF
#endif
#if (defined(DOUT11_PORT) && defined(DOUT11_BIT))
#define DOUT11 58
#define DOUT11_APB2EN (__rccapb2gpioen__(DOUT11_PORT))
#define DOUT11_GPIO (__gpio__(DOUT11_PORT))
#if (DOUT11_BIT < 8)
#define DOUT11_CROFF DOUT11_BIT
#define DOUT11_CR CRL
#else
#define DOUT11_CROFF (DOUT11_BIT & 0x07)
#define DOUT11_CR CRH
#endif
#define DIO58 58
#define DIO58_PORT DOUT11_PORT
#define DIO58_BIT DOUT11_BIT
#define DIO58_APB2EN DOUT11_APB2EN
#define DIO58_GPIO DOUT11_GPIO
#define DIO58_CR DOUT11_CR
#define DIO58_CROFF DOUT11_CROFF
#endif
#if (defined(DOUT12_PORT) && defined(DOUT12_BIT))
#define DOUT12 59
#define DOUT12_APB2EN (__rccapb2gpioen__(DOUT12_PORT))
#define DOUT12_GPIO (__gpio__(DOUT12_PORT))
#if (DOUT12_BIT < 8)
#define DOUT12_CROFF DOUT12_BIT
#define DOUT12_CR CRL
#else
#define DOUT12_CROFF (DOUT12_BIT & 0x07)
#define DOUT12_CR CRH
#endif
#define DIO59 59
#define DIO59_PORT DOUT12_PORT
#define DIO59_BIT DOUT12_BIT
#define DIO59_APB2EN DOUT12_APB2EN
#define DIO59_GPIO DOUT12_GPIO
#define DIO59_CR DOUT12_CR
#define DIO59_CROFF DOUT12_CROFF
#endif
#if (defined(DOUT13_PORT) && defined(DOUT13_BIT))
#define DOUT13 60
#define DOUT13_APB2EN (__rccapb2gpioen__(DOUT13_PORT))
#define DOUT13_GPIO (__gpio__(DOUT13_PORT))
#if (DOUT13_BIT < 8)
#define DOUT13_CROFF DOUT13_BIT
#define DOUT13_CR CRL
#else
#define DOUT13_CROFF (DOUT13_BIT & 0x07)
#define DOUT13_CR CRH
#endif
#define DIO60 60
#define DIO60_PORT DOUT13_PORT
#define DIO60_BIT DOUT13_BIT
#define DIO60_APB2EN DOUT13_APB2EN
#define DIO60_GPIO DOUT13_GPIO
#define DIO60_CR DOUT13_CR
#define DIO60_CROFF DOUT13_CROFF
#endif
#if (defined(DOUT14_PORT) && defined(DOUT14_BIT))
#define DOUT14 61
#define DOUT14_APB2EN (__rccapb2gpioen__(DOUT14_PORT))
#define DOUT14_GPIO (__gpio__(DOUT14_PORT))
#if (DOUT14_BIT < 8)
#define DOUT14_CROFF DOUT14_BIT
#define DOUT14_CR CRL
#else
#define DOUT14_CROFF (DOUT14_BIT & 0x07)
#define DOUT14_CR CRH
#endif
#define DIO61 61
#define DIO61_PORT DOUT14_PORT
#define DIO61_BIT DOUT14_BIT
#define DIO61_APB2EN DOUT14_APB2EN
#define DIO61_GPIO DOUT14_GPIO
#define DIO61_CR DOUT14_CR
#define DIO61_CROFF DOUT14_CROFF
#endif
#if (defined(DOUT15_PORT) && defined(DOUT15_BIT))
#define DOUT15 62
#define DOUT15_APB2EN (__rccapb2gpioen__(DOUT15_PORT))
#define DOUT15_GPIO (__gpio__(DOUT15_PORT))
#if (DOUT15_BIT < 8)
#define DOUT15_CROFF DOUT15_BIT
#define DOUT15_CR CRL
#else
#define DOUT15_CROFF (DOUT15_BIT & 0x07)
#define DOUT15_CR CRH
#endif
#define DIO62 62
#define DIO62_PORT DOUT15_PORT
#define DIO62_BIT DOUT15_BIT
#define DIO62_APB2EN DOUT15_APB2EN
#define DIO62_GPIO DOUT15_GPIO
#define DIO62_CR DOUT15_CR
#define DIO62_CROFF DOUT15_CROFF
#endif
#if (defined(DOUT16_PORT) && defined(DOUT16_BIT))
#define DOUT16 63
#define DOUT16_APB2EN (__rccapb2gpioen__(DOUT16_PORT))
#define DOUT16_GPIO (__gpio__(DOUT16_PORT))
#if (DOUT16_BIT < 8)
#define DOUT16_CROFF DOUT16_BIT
#define DOUT16_CR CRL
#else
#define DOUT16_CROFF (DOUT16_BIT & 0x07)
#define DOUT16_CR CRH
#endif
#define DIO63 63
#define DIO63_PORT DOUT16_PORT
#define DIO63_BIT DOUT16_BIT
#define DIO63_APB2EN DOUT16_APB2EN
#define DIO63_GPIO DOUT16_GPIO
#define DIO63_CR DOUT16_CR
#define DIO63_CROFF DOUT16_CROFF
#endif
#if (defined(DOUT17_PORT) && defined(DOUT17_BIT))
#define DOUT17 64
#define DOUT17_APB2EN (__rccapb2gpioen__(DOUT17_PORT))
#define DOUT17_GPIO (__gpio__(DOUT17_PORT))
#if (DOUT17_BIT < 8)
#define DOUT17_CROFF DOUT17_BIT
#define DOUT17_CR CRL
#else
#define DOUT17_CROFF (DOUT17_BIT & 0x07)
#define DOUT17_CR CRH
#endif
#define DIO64 64
#define DIO64_PORT DOUT17_PORT
#define DIO64_BIT DOUT17_BIT
#define DIO64_APB2EN DOUT17_APB2EN
#define DIO64_GPIO DOUT17_GPIO
#define DIO64_CR DOUT17_CR
#define DIO64_CROFF DOUT17_CROFF
#endif
#if (defined(DOUT18_PORT) && defined(DOUT18_BIT))
#define DOUT18 65
#define DOUT18_APB2EN (__rccapb2gpioen__(DOUT18_PORT))
#define DOUT18_GPIO (__gpio__(DOUT18_PORT))
#if (DOUT18_BIT < 8)
#define DOUT18_CROFF DOUT18_BIT
#define DOUT18_CR CRL
#else
#define DOUT18_CROFF (DOUT18_BIT & 0x07)
#define DOUT18_CR CRH
#endif
#define DIO65 65
#define DIO65_PORT DOUT18_PORT
#define DIO65_BIT DOUT18_BIT
#define DIO65_APB2EN DOUT18_APB2EN
#define DIO65_GPIO DOUT18_GPIO
#define DIO65_CR DOUT18_CR
#define DIO65_CROFF DOUT18_CROFF
#endif
#if (defined(DOUT19_PORT) && defined(DOUT19_BIT))
#define DOUT19 66
#define DOUT19_APB2EN (__rccapb2gpioen__(DOUT19_PORT))
#define DOUT19_GPIO (__gpio__(DOUT19_PORT))
#if (DOUT19_BIT < 8)
#define DOUT19_CROFF DOUT19_BIT
#define DOUT19_CR CRL
#else
#define DOUT19_CROFF (DOUT19_BIT & 0x07)
#define DOUT19_CR CRH
#endif
#define DIO66 66
#define DIO66_PORT DOUT19_PORT
#define DIO66_BIT DOUT19_BIT
#define DIO66_APB2EN DOUT19_APB2EN
#define DIO66_GPIO DOUT19_GPIO
#define DIO66_CR DOUT19_CR
#define DIO66_CROFF DOUT19_CROFF
#endif
#if (defined(DOUT20_PORT) && defined(DOUT20_BIT))
#define DOUT20 67
#define DOUT20_APB2EN (__rccapb2gpioen__(DOUT20_PORT))
#define DOUT20_GPIO (__gpio__(DOUT20_PORT))
#if (DOUT20_BIT < 8)
#define DOUT20_CROFF DOUT20_BIT
#define DOUT20_CR CRL
#else
#define DOUT20_CROFF (DOUT20_BIT & 0x07)
#define DOUT20_CR CRH
#endif
#define DIO67 67
#define DIO67_PORT DOUT20_PORT
#define DIO67_BIT DOUT20_BIT
#define DIO67_APB2EN DOUT20_APB2EN
#define DIO67_GPIO DOUT20_GPIO
#define DIO67_CR DOUT20_CR
#define DIO67_CROFF DOUT20_CROFF
#endif
#if (defined(DOUT21_PORT) && defined(DOUT21_BIT))
#define DOUT21 68
#define DOUT21_APB2EN (__rccapb2gpioen__(DOUT21_PORT))
#define DOUT21_GPIO (__gpio__(DOUT21_PORT))
#if (DOUT21_BIT < 8)
#define DOUT21_CROFF DOUT21_BIT
#define DOUT21_CR CRL
#else
#define DOUT21_CROFF (DOUT21_BIT & 0x07)
#define DOUT21_CR CRH
#endif
#define DIO68 68
#define DIO68_PORT DOUT21_PORT
#define DIO68_BIT DOUT21_BIT
#define DIO68_APB2EN DOUT21_APB2EN
#define DIO68_GPIO DOUT21_GPIO
#define DIO68_CR DOUT21_CR
#define DIO68_CROFF DOUT21_CROFF
#endif
#if (defined(DOUT22_PORT) && defined(DOUT22_BIT))
#define DOUT22 69
#define DOUT22_APB2EN (__rccapb2gpioen__(DOUT22_PORT))
#define DOUT22_GPIO (__gpio__(DOUT22_PORT))
#if (DOUT22_BIT < 8)
#define DOUT22_CROFF DOUT22_BIT
#define DOUT22_CR CRL
#else
#define DOUT22_CROFF (DOUT22_BIT & 0x07)
#define DOUT22_CR CRH
#endif
#define DIO69 69
#define DIO69_PORT DOUT22_PORT
#define DIO69_BIT DOUT22_BIT
#define DIO69_APB2EN DOUT22_APB2EN
#define DIO69_GPIO DOUT22_GPIO
#define DIO69_CR DOUT22_CR
#define DIO69_CROFF DOUT22_CROFF
#endif
#if (defined(DOUT23_PORT) && defined(DOUT23_BIT))
#define DOUT23 70
#define DOUT23_APB2EN (__rccapb2gpioen__(DOUT23_PORT))
#define DOUT23_GPIO (__gpio__(DOUT23_PORT))
#if (DOUT23_BIT < 8)
#define DOUT23_CROFF DOUT23_BIT
#define DOUT23_CR CRL
#else
#define DOUT23_CROFF (DOUT23_BIT & 0x07)
#define DOUT23_CR CRH
#endif
#define DIO70 70
#define DIO70_PORT DOUT23_PORT
#define DIO70_BIT DOUT23_BIT
#define DIO70_APB2EN DOUT23_APB2EN
#define DIO70_GPIO DOUT23_GPIO
#define DIO70_CR DOUT23_CR
#define DIO70_CROFF DOUT23_CROFF
#endif
#if (defined(DOUT24_PORT) && defined(DOUT24_BIT))
#define DOUT24 71
#define DOUT24_APB2EN (__rccapb2gpioen__(DOUT24_PORT))
#define DOUT24_GPIO (__gpio__(DOUT24_PORT))
#if (DOUT24_BIT < 8)
#define DOUT24_CROFF DOUT24_BIT
#define DOUT24_CR CRL
#else
#define DOUT24_CROFF (DOUT24_BIT & 0x07)
#define DOUT24_CR CRH
#endif
#define DIO71 71
#define DIO71_PORT DOUT24_PORT
#define DIO71_BIT DOUT24_BIT
#define DIO71_APB2EN DOUT24_APB2EN
#define DIO71_GPIO DOUT24_GPIO
#define DIO71_CR DOUT24_CR
#define DIO71_CROFF DOUT24_CROFF
#endif
#if (defined(DOUT25_PORT) && defined(DOUT25_BIT))
#define DOUT25 72
#define DOUT25_APB2EN (__rccapb2gpioen__(DOUT25_PORT))
#define DOUT25_GPIO (__gpio__(DOUT25_PORT))
#if (DOUT25_BIT < 8)
#define DOUT25_CROFF DOUT25_BIT
#define DOUT25_CR CRL
#else
#define DOUT25_CROFF (DOUT25_BIT & 0x07)
#define DOUT25_CR CRH
#endif
#define DIO72 72
#define DIO72_PORT DOUT25_PORT
#define DIO72_BIT DOUT25_BIT
#define DIO72_APB2EN DOUT25_APB2EN
#define DIO72_GPIO DOUT25_GPIO
#define DIO72_CR DOUT25_CR
#define DIO72_CROFF DOUT25_CROFF
#endif
#if (defined(DOUT26_PORT) && defined(DOUT26_BIT))
#define DOUT26 73
#define DOUT26_APB2EN (__rccapb2gpioen__(DOUT26_PORT))
#define DOUT26_GPIO (__gpio__(DOUT26_PORT))
#if (DOUT26_BIT < 8)
#define DOUT26_CROFF DOUT26_BIT
#define DOUT26_CR CRL
#else
#define DOUT26_CROFF (DOUT26_BIT & 0x07)
#define DOUT26_CR CRH
#endif
#define DIO73 73
#define DIO73_PORT DOUT26_PORT
#define DIO73_BIT DOUT26_BIT
#define DIO73_APB2EN DOUT26_APB2EN
#define DIO73_GPIO DOUT26_GPIO
#define DIO73_CR DOUT26_CR
#define DIO73_CROFF DOUT26_CROFF
#endif
#if (defined(DOUT27_PORT) && defined(DOUT27_BIT))
#define DOUT27 74
#define DOUT27_APB2EN (__rccapb2gpioen__(DOUT27_PORT))
#define DOUT27_GPIO (__gpio__(DOUT27_PORT))
#if (DOUT27_BIT < 8)
#define DOUT27_CROFF DOUT27_BIT
#define DOUT27_CR CRL
#else
#define DOUT27_CROFF (DOUT27_BIT & 0x07)
#define DOUT27_CR CRH
#endif
#define DIO74 74
#define DIO74_PORT DOUT27_PORT
#define DIO74_BIT DOUT27_BIT
#define DIO74_APB2EN DOUT27_APB2EN
#define DIO74_GPIO DOUT27_GPIO
#define DIO74_CR DOUT27_CR
#define DIO74_CROFF DOUT27_CROFF
#endif
#if (defined(DOUT28_PORT) && defined(DOUT28_BIT))
#define DOUT28 75
#define DOUT28_APB2EN (__rccapb2gpioen__(DOUT28_PORT))
#define DOUT28_GPIO (__gpio__(DOUT28_PORT))
#if (DOUT28_BIT < 8)
#define DOUT28_CROFF DOUT28_BIT
#define DOUT28_CR CRL
#else
#define DOUT28_CROFF (DOUT28_BIT & 0x07)
#define DOUT28_CR CRH
#endif
#define DIO75 75
#define DIO75_PORT DOUT28_PORT
#define DIO75_BIT DOUT28_BIT
#define DIO75_APB2EN DOUT28_APB2EN
#define DIO75_GPIO DOUT28_GPIO
#define DIO75_CR DOUT28_CR
#define DIO75_CROFF DOUT28_CROFF
#endif
#if (defined(DOUT29_PORT) && defined(DOUT29_BIT))
#define DOUT29 76
#define DOUT29_APB2EN (__rccapb2gpioen__(DOUT29_PORT))
#define DOUT29_GPIO (__gpio__(DOUT29_PORT))
#if (DOUT29_BIT < 8)
#define DOUT29_CROFF DOUT29_BIT
#define DOUT29_CR CRL
#else
#define DOUT29_CROFF (DOUT29_BIT & 0x07)
#define DOUT29_CR CRH
#endif
#define DIO76 76
#define DIO76_PORT DOUT29_PORT
#define DIO76_BIT DOUT29_BIT
#define DIO76_APB2EN DOUT29_APB2EN
#define DIO76_GPIO DOUT29_GPIO
#define DIO76_CR DOUT29_CR
#define DIO76_CROFF DOUT29_CROFF
#endif
#if (defined(DOUT30_PORT) && defined(DOUT30_BIT))
#define DOUT30 77
#define DOUT30_APB2EN (__rccapb2gpioen__(DOUT30_PORT))
#define DOUT30_GPIO (__gpio__(DOUT30_PORT))
#if (DOUT30_BIT < 8)
#define DOUT30_CROFF DOUT30_BIT
#define DOUT30_CR CRL
#else
#define DOUT30_CROFF (DOUT30_BIT & 0x07)
#define DOUT30_CR CRH
#endif
#define DIO77 77
#define DIO77_PORT DOUT30_PORT
#define DIO77_BIT DOUT30_BIT
#define DIO77_APB2EN DOUT30_APB2EN
#define DIO77_GPIO DOUT30_GPIO
#define DIO77_CR DOUT30_CR
#define DIO77_CROFF DOUT30_CROFF
#endif
#if (defined(DOUT31_PORT) && defined(DOUT31_BIT))
#define DOUT31 78
#define DOUT31_APB2EN (__rccapb2gpioen__(DOUT31_PORT))
#define DOUT31_GPIO (__gpio__(DOUT31_PORT))
#if (DOUT31_BIT < 8)
#define DOUT31_CROFF DOUT31_BIT
#define DOUT31_CR CRL
#else
#define DOUT31_CROFF (DOUT31_BIT & 0x07)
#define DOUT31_CR CRH
#endif
#define DIO78 78
#define DIO78_PORT DOUT31_PORT
#define DIO78_BIT DOUT31_BIT
#define DIO78_APB2EN DOUT31_APB2EN
#define DIO78_GPIO DOUT31_GPIO
#define DIO78_CR DOUT31_CR
#define DIO78_CROFF DOUT31_CROFF
#endif
#if (defined(DOUT32_PORT) && defined(DOUT32_BIT))
#define DOUT32 79
#define DOUT32_APB2EN (__rccapb2gpioen__(DOUT32_PORT))
#define DOUT32_GPIO (__gpio__(DOUT32_PORT))
#if (DOUT32_BIT < 8)
#define DOUT32_CROFF DOUT32_BIT
#define DOUT32_CR CRL
#else
#define DOUT32_CROFF (DOUT32_BIT & 0x07)
#define DOUT32_CR CRH
#endif
#define DIO79 79
#define DIO79_PORT DOUT32_PORT
#define DIO79_BIT DOUT32_BIT
#define DIO79_APB2EN DOUT32_APB2EN
#define DIO79_GPIO DOUT32_GPIO
#define DIO79_CR DOUT32_CR
#define DIO79_CROFF DOUT32_CROFF
#endif
#if (defined(DOUT33_PORT) && defined(DOUT33_BIT))
#define DOUT33 80
#define DOUT33_APB2EN (__rccapb2gpioen__(DOUT33_PORT))
#define DOUT33_GPIO (__gpio__(DOUT33_PORT))
#if (DOUT33_BIT < 8)
#define DOUT33_CROFF DOUT33_BIT
#define DOUT33_CR CRL
#else
#define DOUT33_CROFF (DOUT33_BIT & 0x07)
#define DOUT33_CR CRH
#endif
#define DIO80 80
#define DIO80_PORT DOUT33_PORT
#define DIO80_BIT DOUT33_BIT
#define DIO80_APB2EN DOUT33_APB2EN
#define DIO80_GPIO DOUT33_GPIO
#define DIO80_CR DOUT33_CR
#define DIO80_CROFF DOUT33_CROFF
#endif
#if (defined(DOUT34_PORT) && defined(DOUT34_BIT))
#define DOUT34 81
#define DOUT34_APB2EN (__rccapb2gpioen__(DOUT34_PORT))
#define DOUT34_GPIO (__gpio__(DOUT34_PORT))
#if (DOUT34_BIT < 8)
#define DOUT34_CROFF DOUT34_BIT
#define DOUT34_CR CRL
#else
#define DOUT34_CROFF (DOUT34_BIT & 0x07)
#define DOUT34_CR CRH
#endif
#define DIO81 81
#define DIO81_PORT DOUT34_PORT
#define DIO81_BIT DOUT34_BIT
#define DIO81_APB2EN DOUT34_APB2EN
#define DIO81_GPIO DOUT34_GPIO
#define DIO81_CR DOUT34_CR
#define DIO81_CROFF DOUT34_CROFF
#endif
#if (defined(DOUT35_PORT) && defined(DOUT35_BIT))
#define DOUT35 82
#define DOUT35_APB2EN (__rccapb2gpioen__(DOUT35_PORT))
#define DOUT35_GPIO (__gpio__(DOUT35_PORT))
#if (DOUT35_BIT < 8)
#define DOUT35_CROFF DOUT35_BIT
#define DOUT35_CR CRL
#else
#define DOUT35_CROFF (DOUT35_BIT & 0x07)
#define DOUT35_CR CRH
#endif
#define DIO82 82
#define DIO82_PORT DOUT35_PORT
#define DIO82_BIT DOUT35_BIT
#define DIO82_APB2EN DOUT35_APB2EN
#define DIO82_GPIO DOUT35_GPIO
#define DIO82_CR DOUT35_CR
#define DIO82_CROFF DOUT35_CROFF
#endif
#if (defined(DOUT36_PORT) && defined(DOUT36_BIT))
#define DOUT36 83
#define DOUT36_APB2EN (__rccapb2gpioen__(DOUT36_PORT))
#define DOUT36_GPIO (__gpio__(DOUT36_PORT))
#if (DOUT36_BIT < 8)
#define DOUT36_CROFF DOUT36_BIT
#define DOUT36_CR CRL
#else
#define DOUT36_CROFF (DOUT36_BIT & 0x07)
#define DOUT36_CR CRH
#endif
#define DIO83 83
#define DIO83_PORT DOUT36_PORT
#define DIO83_BIT DOUT36_BIT
#define DIO83_APB2EN DOUT36_APB2EN
#define DIO83_GPIO DOUT36_GPIO
#define DIO83_CR DOUT36_CR
#define DIO83_CROFF DOUT36_CROFF
#endif
#if (defined(DOUT37_PORT) && defined(DOUT37_BIT))
#define DOUT37 84
#define DOUT37_APB2EN (__rccapb2gpioen__(DOUT37_PORT))
#define DOUT37_GPIO (__gpio__(DOUT37_PORT))
#if (DOUT37_BIT < 8)
#define DOUT37_CROFF DOUT37_BIT
#define DOUT37_CR CRL
#else
#define DOUT37_CROFF (DOUT37_BIT & 0x07)
#define DOUT37_CR CRH
#endif
#define DIO84 84
#define DIO84_PORT DOUT37_PORT
#define DIO84_BIT DOUT37_BIT
#define DIO84_APB2EN DOUT37_APB2EN
#define DIO84_GPIO DOUT37_GPIO
#define DIO84_CR DOUT37_CR
#define DIO84_CROFF DOUT37_CROFF
#endif
#if (defined(DOUT38_PORT) && defined(DOUT38_BIT))
#define DOUT38 85
#define DOUT38_APB2EN (__rccapb2gpioen__(DOUT38_PORT))
#define DOUT38_GPIO (__gpio__(DOUT38_PORT))
#if (DOUT38_BIT < 8)
#define DOUT38_CROFF DOUT38_BIT
#define DOUT38_CR CRL
#else
#define DOUT38_CROFF (DOUT38_BIT & 0x07)
#define DOUT38_CR CRH
#endif
#define DIO85 85
#define DIO85_PORT DOUT38_PORT
#define DIO85_BIT DOUT38_BIT
#define DIO85_APB2EN DOUT38_APB2EN
#define DIO85_GPIO DOUT38_GPIO
#define DIO85_CR DOUT38_CR
#define DIO85_CROFF DOUT38_CROFF
#endif
#if (defined(DOUT39_PORT) && defined(DOUT39_BIT))
#define DOUT39 86
#define DOUT39_APB2EN (__rccapb2gpioen__(DOUT39_PORT))
#define DOUT39_GPIO (__gpio__(DOUT39_PORT))
#if (DOUT39_BIT < 8)
#define DOUT39_CROFF DOUT39_BIT
#define DOUT39_CR CRL
#else
#define DOUT39_CROFF (DOUT39_BIT & 0x07)
#define DOUT39_CR CRH
#endif
#define DIO86 86
#define DIO86_PORT DOUT39_PORT
#define DIO86_BIT DOUT39_BIT
#define DIO86_APB2EN DOUT39_APB2EN
#define DIO86_GPIO DOUT39_GPIO
#define DIO86_CR DOUT39_CR
#define DIO86_CROFF DOUT39_CROFF
#endif
#if (defined(DOUT40_PORT) && defined(DOUT40_BIT))
#define DOUT40 87
#define DOUT40_APB2EN (__rccapb2gpioen__(DOUT40_PORT))
#define DOUT40_GPIO (__gpio__(DOUT40_PORT))
#if (DOUT40_BIT < 8)
#define DOUT40_CROFF DOUT40_BIT
#define DOUT40_CR CRL
#else
#define DOUT40_CROFF (DOUT40_BIT & 0x07)
#define DOUT40_CR CRH
#endif
#define DIO87 87
#define DIO87_PORT DOUT40_PORT
#define DIO87_BIT DOUT40_BIT
#define DIO87_APB2EN DOUT40_APB2EN
#define DIO87_GPIO DOUT40_GPIO
#define DIO87_CR DOUT40_CR
#define DIO87_CROFF DOUT40_CROFF
#endif
#if (defined(DOUT41_PORT) && defined(DOUT41_BIT))
#define DOUT41 88
#define DOUT41_APB2EN (__rccapb2gpioen__(DOUT41_PORT))
#define DOUT41_GPIO (__gpio__(DOUT41_PORT))
#if (DOUT41_BIT < 8)
#define DOUT41_CROFF DOUT41_BIT
#define DOUT41_CR CRL
#else
#define DOUT41_CROFF (DOUT41_BIT & 0x07)
#define DOUT41_CR CRH
#endif
#define DIO88 88
#define DIO88_PORT DOUT41_PORT
#define DIO88_BIT DOUT41_BIT
#define DIO88_APB2EN DOUT41_APB2EN
#define DIO88_GPIO DOUT41_GPIO
#define DIO88_CR DOUT41_CR
#define DIO88_CROFF DOUT41_CROFF
#endif
#if (defined(DOUT42_PORT) && defined(DOUT42_BIT))
#define DOUT42 89
#define DOUT42_APB2EN (__rccapb2gpioen__(DOUT42_PORT))
#define DOUT42_GPIO (__gpio__(DOUT42_PORT))
#if (DOUT42_BIT < 8)
#define DOUT42_CROFF DOUT42_BIT
#define DOUT42_CR CRL
#else
#define DOUT42_CROFF (DOUT42_BIT & 0x07)
#define DOUT42_CR CRH
#endif
#define DIO89 89
#define DIO89_PORT DOUT42_PORT
#define DIO89_BIT DOUT42_BIT
#define DIO89_APB2EN DOUT42_APB2EN
#define DIO89_GPIO DOUT42_GPIO
#define DIO89_CR DOUT42_CR
#define DIO89_CROFF DOUT42_CROFF
#endif
#if (defined(DOUT43_PORT) && defined(DOUT43_BIT))
#define DOUT43 90
#define DOUT43_APB2EN (__rccapb2gpioen__(DOUT43_PORT))
#define DOUT43_GPIO (__gpio__(DOUT43_PORT))
#if (DOUT43_BIT < 8)
#define DOUT43_CROFF DOUT43_BIT
#define DOUT43_CR CRL
#else
#define DOUT43_CROFF (DOUT43_BIT & 0x07)
#define DOUT43_CR CRH
#endif
#define DIO90 90
#define DIO90_PORT DOUT43_PORT
#define DIO90_BIT DOUT43_BIT
#define DIO90_APB2EN DOUT43_APB2EN
#define DIO90_GPIO DOUT43_GPIO
#define DIO90_CR DOUT43_CR
#define DIO90_CROFF DOUT43_CROFF
#endif
#if (defined(DOUT44_PORT) && defined(DOUT44_BIT))
#define DOUT44 91
#define DOUT44_APB2EN (__rccapb2gpioen__(DOUT44_PORT))
#define DOUT44_GPIO (__gpio__(DOUT44_PORT))
#if (DOUT44_BIT < 8)
#define DOUT44_CROFF DOUT44_BIT
#define DOUT44_CR CRL
#else
#define DOUT44_CROFF (DOUT44_BIT & 0x07)
#define DOUT44_CR CRH
#endif
#define DIO91 91
#define DIO91_PORT DOUT44_PORT
#define DIO91_BIT DOUT44_BIT
#define DIO91_APB2EN DOUT44_APB2EN
#define DIO91_GPIO DOUT44_GPIO
#define DIO91_CR DOUT44_CR
#define DIO91_CROFF DOUT44_CROFF
#endif
#if (defined(DOUT45_PORT) && defined(DOUT45_BIT))
#define DOUT45 92
#define DOUT45_APB2EN (__rccapb2gpioen__(DOUT45_PORT))
#define DOUT45_GPIO (__gpio__(DOUT45_PORT))
#if (DOUT45_BIT < 8)
#define DOUT45_CROFF DOUT45_BIT
#define DOUT45_CR CRL
#else
#define DOUT45_CROFF (DOUT45_BIT & 0x07)
#define DOUT45_CR CRH
#endif
#define DIO92 92
#define DIO92_PORT DOUT45_PORT
#define DIO92_BIT DOUT45_BIT
#define DIO92_APB2EN DOUT45_APB2EN
#define DIO92_GPIO DOUT45_GPIO
#define DIO92_CR DOUT45_CR
#define DIO92_CROFF DOUT45_CROFF
#endif
#if (defined(DOUT46_PORT) && defined(DOUT46_BIT))
#define DOUT46 93
#define DOUT46_APB2EN (__rccapb2gpioen__(DOUT46_PORT))
#define DOUT46_GPIO (__gpio__(DOUT46_PORT))
#if (DOUT46_BIT < 8)
#define DOUT46_CROFF DOUT46_BIT
#define DOUT46_CR CRL
#else
#define DOUT46_CROFF (DOUT46_BIT & 0x07)
#define DOUT46_CR CRH
#endif
#define DIO93 93
#define DIO93_PORT DOUT46_PORT
#define DIO93_BIT DOUT46_BIT
#define DIO93_APB2EN DOUT46_APB2EN
#define DIO93_GPIO DOUT46_GPIO
#define DIO93_CR DOUT46_CR
#define DIO93_CROFF DOUT46_CROFF
#endif
#if (defined(DOUT47_PORT) && defined(DOUT47_BIT))
#define DOUT47 94
#define DOUT47_APB2EN (__rccapb2gpioen__(DOUT47_PORT))
#define DOUT47_GPIO (__gpio__(DOUT47_PORT))
#if (DOUT47_BIT < 8)
#define DOUT47_CROFF DOUT47_BIT
#define DOUT47_CR CRL
#else
#define DOUT47_CROFF (DOUT47_BIT & 0x07)
#define DOUT47_CR CRH
#endif
#define DIO94 94
#define DIO94_PORT DOUT47_PORT
#define DIO94_BIT DOUT47_BIT
#define DIO94_APB2EN DOUT47_APB2EN
#define DIO94_GPIO DOUT47_GPIO
#define DIO94_CR DOUT47_CR
#define DIO94_CROFF DOUT47_CROFF
#endif
#if (defined(DOUT48_PORT) && defined(DOUT48_BIT))
#define DOUT48 95
#define DOUT48_APB2EN (__rccapb2gpioen__(DOUT48_PORT))
#define DOUT48_GPIO (__gpio__(DOUT48_PORT))
#if (DOUT48_BIT < 8)
#define DOUT48_CROFF DOUT48_BIT
#define DOUT48_CR CRL
#else
#define DOUT48_CROFF (DOUT48_BIT & 0x07)
#define DOUT48_CR CRH
#endif
#define DIO95 95
#define DIO95_PORT DOUT48_PORT
#define DIO95_BIT DOUT48_BIT
#define DIO95_APB2EN DOUT48_APB2EN
#define DIO95_GPIO DOUT48_GPIO
#define DIO95_CR DOUT48_CR
#define DIO95_CROFF DOUT48_CROFF
#endif
#if (defined(DOUT49_PORT) && defined(DOUT49_BIT))
#define DOUT49 96
#define DOUT49_APB2EN (__rccapb2gpioen__(DOUT49_PORT))
#define DOUT49_GPIO (__gpio__(DOUT49_PORT))
#if (DOUT49_BIT < 8)
#define DOUT49_CROFF DOUT49_BIT
#define DOUT49_CR CRL
#else
#define DOUT49_CROFF (DOUT49_BIT & 0x07)
#define DOUT49_CR CRH
#endif
#define DIO96 96
#define DIO96_PORT DOUT49_PORT
#define DIO96_BIT DOUT49_BIT
#define DIO96_APB2EN DOUT49_APB2EN
#define DIO96_GPIO DOUT49_GPIO
#define DIO96_CR DOUT49_CR
#define DIO96_CROFF DOUT49_CROFF
#endif
#if (defined(LIMIT_X_PORT) && defined(LIMIT_X_BIT))
#define LIMIT_X 100
#define LIMIT_X_APB2EN (__rccapb2gpioen__(LIMIT_X_PORT))
#define LIMIT_X_GPIO (__gpio__(LIMIT_X_PORT))
#if (LIMIT_X_BIT < 8)
#define LIMIT_X_CROFF LIMIT_X_BIT
#define LIMIT_X_CR CRL
#else
#define LIMIT_X_CROFF (LIMIT_X_BIT & 0x07)
#define LIMIT_X_CR CRH
#endif
#define DIO100 100
#define DIO100_PORT LIMIT_X_PORT
#define DIO100_BIT LIMIT_X_BIT
#define DIO100_APB2EN LIMIT_X_APB2EN
#define DIO100_GPIO LIMIT_X_GPIO
#define DIO100_CR LIMIT_X_CR
#define DIO100_CROFF LIMIT_X_CROFF
#endif
#if (defined(LIMIT_Y_PORT) && defined(LIMIT_Y_BIT))
#define LIMIT_Y 101
#define LIMIT_Y_APB2EN (__rccapb2gpioen__(LIMIT_Y_PORT))
#define LIMIT_Y_GPIO (__gpio__(LIMIT_Y_PORT))
#if (LIMIT_Y_BIT < 8)
#define LIMIT_Y_CROFF LIMIT_Y_BIT
#define LIMIT_Y_CR CRL
#else
#define LIMIT_Y_CROFF (LIMIT_Y_BIT & 0x07)
#define LIMIT_Y_CR CRH
#endif
#define DIO101 101
#define DIO101_PORT LIMIT_Y_PORT
#define DIO101_BIT LIMIT_Y_BIT
#define DIO101_APB2EN LIMIT_Y_APB2EN
#define DIO101_GPIO LIMIT_Y_GPIO
#define DIO101_CR LIMIT_Y_CR
#define DIO101_CROFF LIMIT_Y_CROFF
#endif
#if (defined(LIMIT_Z_PORT) && defined(LIMIT_Z_BIT))
#define LIMIT_Z 102
#define LIMIT_Z_APB2EN (__rccapb2gpioen__(LIMIT_Z_PORT))
#define LIMIT_Z_GPIO (__gpio__(LIMIT_Z_PORT))
#if (LIMIT_Z_BIT < 8)
#define LIMIT_Z_CROFF LIMIT_Z_BIT
#define LIMIT_Z_CR CRL
#else
#define LIMIT_Z_CROFF (LIMIT_Z_BIT & 0x07)
#define LIMIT_Z_CR CRH
#endif
#define DIO102 102
#define DIO102_PORT LIMIT_Z_PORT
#define DIO102_BIT LIMIT_Z_BIT
#define DIO102_APB2EN LIMIT_Z_APB2EN
#define DIO102_GPIO LIMIT_Z_GPIO
#define DIO102_CR LIMIT_Z_CR
#define DIO102_CROFF LIMIT_Z_CROFF
#endif
#if (defined(LIMIT_X2_PORT) && defined(LIMIT_X2_BIT))
#define LIMIT_X2 103
#define LIMIT_X2_APB2EN (__rccapb2gpioen__(LIMIT_X2_PORT))
#define LIMIT_X2_GPIO (__gpio__(LIMIT_X2_PORT))
#if (LIMIT_X2_BIT < 8)
#define LIMIT_X2_CROFF LIMIT_X2_BIT
#define LIMIT_X2_CR CRL
#else
#define LIMIT_X2_CROFF (LIMIT_X2_BIT & 0x07)
#define LIMIT_X2_CR CRH
#endif
#define DIO103 103
#define DIO103_PORT LIMIT_X2_PORT
#define DIO103_BIT LIMIT_X2_BIT
#define DIO103_APB2EN LIMIT_X2_APB2EN
#define DIO103_GPIO LIMIT_X2_GPIO
#define DIO103_CR LIMIT_X2_CR
#define DIO103_CROFF LIMIT_X2_CROFF
#endif
#if (defined(LIMIT_Y2_PORT) && defined(LIMIT_Y2_BIT))
#define LIMIT_Y2 104
#define LIMIT_Y2_APB2EN (__rccapb2gpioen__(LIMIT_Y2_PORT))
#define LIMIT_Y2_GPIO (__gpio__(LIMIT_Y2_PORT))
#if (LIMIT_Y2_BIT < 8)
#define LIMIT_Y2_CROFF LIMIT_Y2_BIT
#define LIMIT_Y2_CR CRL
#else
#define LIMIT_Y2_CROFF (LIMIT_Y2_BIT & 0x07)
#define LIMIT_Y2_CR CRH
#endif
#define DIO104 104
#define DIO104_PORT LIMIT_Y2_PORT
#define DIO104_BIT LIMIT_Y2_BIT
#define DIO104_APB2EN LIMIT_Y2_APB2EN
#define DIO104_GPIO LIMIT_Y2_GPIO
#define DIO104_CR LIMIT_Y2_CR
#define DIO104_CROFF LIMIT_Y2_CROFF
#endif
#if (defined(LIMIT_Z2_PORT) && defined(LIMIT_Z2_BIT))
#define LIMIT_Z2 105
#define LIMIT_Z2_APB2EN (__rccapb2gpioen__(LIMIT_Z2_PORT))
#define LIMIT_Z2_GPIO (__gpio__(LIMIT_Z2_PORT))
#if (LIMIT_Z2_BIT < 8)
#define LIMIT_Z2_CROFF LIMIT_Z2_BIT
#define LIMIT_Z2_CR CRL
#else
#define LIMIT_Z2_CROFF (LIMIT_Z2_BIT & 0x07)
#define LIMIT_Z2_CR CRH
#endif
#define DIO105 105
#define DIO105_PORT LIMIT_Z2_PORT
#define DIO105_BIT LIMIT_Z2_BIT
#define DIO105_APB2EN LIMIT_Z2_APB2EN
#define DIO105_GPIO LIMIT_Z2_GPIO
#define DIO105_CR LIMIT_Z2_CR
#define DIO105_CROFF LIMIT_Z2_CROFF
#endif
#if (defined(LIMIT_A_PORT) && defined(LIMIT_A_BIT))
#define LIMIT_A 106
#define LIMIT_A_APB2EN (__rccapb2gpioen__(LIMIT_A_PORT))
#define LIMIT_A_GPIO (__gpio__(LIMIT_A_PORT))
#if (LIMIT_A_BIT < 8)
#define LIMIT_A_CROFF LIMIT_A_BIT
#define LIMIT_A_CR CRL
#else
#define LIMIT_A_CROFF (LIMIT_A_BIT & 0x07)
#define LIMIT_A_CR CRH
#endif
#define DIO106 106
#define DIO106_PORT LIMIT_A_PORT
#define DIO106_BIT LIMIT_A_BIT
#define DIO106_APB2EN LIMIT_A_APB2EN
#define DIO106_GPIO LIMIT_A_GPIO
#define DIO106_CR LIMIT_A_CR
#define DIO106_CROFF LIMIT_A_CROFF
#endif
#if (defined(LIMIT_B_PORT) && defined(LIMIT_B_BIT))
#define LIMIT_B 107
#define LIMIT_B_APB2EN (__rccapb2gpioen__(LIMIT_B_PORT))
#define LIMIT_B_GPIO (__gpio__(LIMIT_B_PORT))
#if (LIMIT_B_BIT < 8)
#define LIMIT_B_CROFF LIMIT_B_BIT
#define LIMIT_B_CR CRL
#else
#define LIMIT_B_CROFF (LIMIT_B_BIT & 0x07)
#define LIMIT_B_CR CRH
#endif
#define DIO107 107
#define DIO107_PORT LIMIT_B_PORT
#define DIO107_BIT LIMIT_B_BIT
#define DIO107_APB2EN LIMIT_B_APB2EN
#define DIO107_GPIO LIMIT_B_GPIO
#define DIO107_CR LIMIT_B_CR
#define DIO107_CROFF LIMIT_B_CROFF
#endif
#if (defined(LIMIT_C_PORT) && defined(LIMIT_C_BIT))
#define LIMIT_C 108
#define LIMIT_C_APB2EN (__rccapb2gpioen__(LIMIT_C_PORT))
#define LIMIT_C_GPIO (__gpio__(LIMIT_C_PORT))
#if (LIMIT_C_BIT < 8)
#define LIMIT_C_CROFF LIMIT_C_BIT
#define LIMIT_C_CR CRL
#else
#define LIMIT_C_CROFF (LIMIT_C_BIT & 0x07)
#define LIMIT_C_CR CRH
#endif
#define DIO108 108
#define DIO108_PORT LIMIT_C_PORT
#define DIO108_BIT LIMIT_C_BIT
#define DIO108_APB2EN LIMIT_C_APB2EN
#define DIO108_GPIO LIMIT_C_GPIO
#define DIO108_CR LIMIT_C_CR
#define DIO108_CROFF LIMIT_C_CROFF
#endif
#if (defined(PROBE_PORT) && defined(PROBE_BIT))
#define PROBE 109
#define PROBE_APB2EN (__rccapb2gpioen__(PROBE_PORT))
#define PROBE_GPIO (__gpio__(PROBE_PORT))
#if (PROBE_BIT < 8)
#define PROBE_CROFF PROBE_BIT
#define PROBE_CR CRL
#else
#define PROBE_CROFF (PROBE_BIT & 0x07)
#define PROBE_CR CRH
#endif
#define DIO109 109
#define DIO109_PORT PROBE_PORT
#define DIO109_BIT PROBE_BIT
#define DIO109_APB2EN PROBE_APB2EN
#define DIO109_GPIO PROBE_GPIO
#define DIO109_CR PROBE_CR
#define DIO109_CROFF PROBE_CROFF
#endif
#if (defined(ESTOP_PORT) && defined(ESTOP_BIT))
#define ESTOP 110
#define ESTOP_APB2EN (__rccapb2gpioen__(ESTOP_PORT))
#define ESTOP_GPIO (__gpio__(ESTOP_PORT))
#if (ESTOP_BIT < 8)
#define ESTOP_CROFF ESTOP_BIT
#define ESTOP_CR CRL
#else
#define ESTOP_CROFF (ESTOP_BIT & 0x07)
#define ESTOP_CR CRH
#endif
#define DIO110 110
#define DIO110_PORT ESTOP_PORT
#define DIO110_BIT ESTOP_BIT
#define DIO110_APB2EN ESTOP_APB2EN
#define DIO110_GPIO ESTOP_GPIO
#define DIO110_CR ESTOP_CR
#define DIO110_CROFF ESTOP_CROFF
#endif
#if (defined(SAFETY_DOOR_PORT) && defined(SAFETY_DOOR_BIT))
#define SAFETY_DOOR 111
#define SAFETY_DOOR_APB2EN (__rccapb2gpioen__(SAFETY_DOOR_PORT))
#define SAFETY_DOOR_GPIO (__gpio__(SAFETY_DOOR_PORT))
#if (SAFETY_DOOR_BIT < 8)
#define SAFETY_DOOR_CROFF SAFETY_DOOR_BIT
#define SAFETY_DOOR_CR CRL
#else
#define SAFETY_DOOR_CROFF (SAFETY_DOOR_BIT & 0x07)
#define SAFETY_DOOR_CR CRH
#endif
#define DIO111 111
#define DIO111_PORT SAFETY_DOOR_PORT
#define DIO111_BIT SAFETY_DOOR_BIT
#define DIO111_APB2EN SAFETY_DOOR_APB2EN
#define DIO111_GPIO SAFETY_DOOR_GPIO
#define DIO111_CR SAFETY_DOOR_CR
#define DIO111_CROFF SAFETY_DOOR_CROFF
#endif
#if (defined(FHOLD_PORT) && defined(FHOLD_BIT))
#define FHOLD 112
#define FHOLD_APB2EN (__rccapb2gpioen__(FHOLD_PORT))
#define FHOLD_GPIO (__gpio__(FHOLD_PORT))
#if (FHOLD_BIT < 8)
#define FHOLD_CROFF FHOLD_BIT
#define FHOLD_CR CRL
#else
#define FHOLD_CROFF (FHOLD_BIT & 0x07)
#define FHOLD_CR CRH
#endif
#define DIO112 112
#define DIO112_PORT FHOLD_PORT
#define DIO112_BIT FHOLD_BIT
#define DIO112_APB2EN FHOLD_APB2EN
#define DIO112_GPIO FHOLD_GPIO
#define DIO112_CR FHOLD_CR
#define DIO112_CROFF FHOLD_CROFF
#endif
#if (defined(CS_RES_PORT) && defined(CS_RES_BIT))
#define CS_RES 113
#define CS_RES_APB2EN (__rccapb2gpioen__(CS_RES_PORT))
#define CS_RES_GPIO (__gpio__(CS_RES_PORT))
#if (CS_RES_BIT < 8)
#define CS_RES_CROFF CS_RES_BIT
#define CS_RES_CR CRL
#else
#define CS_RES_CROFF (CS_RES_BIT & 0x07)
#define CS_RES_CR CRH
#endif
#define DIO113 113
#define DIO113_PORT CS_RES_PORT
#define DIO113_BIT CS_RES_BIT
#define DIO113_APB2EN CS_RES_APB2EN
#define DIO113_GPIO CS_RES_GPIO
#define DIO113_CR CS_RES_CR
#define DIO113_CROFF CS_RES_CROFF
#endif
#if (defined(ANALOG0_PORT) && defined(ANALOG0_BIT))
#define ANALOG0 114
#define ANALOG0_APB2EN (__rccapb2gpioen__(ANALOG0_PORT))
#define ANALOG0_GPIO (__gpio__(ANALOG0_PORT))
#if (ANALOG0_BIT < 8)
#define ANALOG0_CROFF ANALOG0_BIT
#define ANALOG0_CR CRL
#else
#define ANALOG0_CROFF (ANALOG0_BIT & 0x07)
#define ANALOG0_CR CRH
#endif
#define DIO114 114
#define DIO114_PORT ANALOG0_PORT
#define DIO114_BIT ANALOG0_BIT
#define DIO114_APB2EN ANALOG0_APB2EN
#define DIO114_GPIO ANALOG0_GPIO
#define DIO114_CR ANALOG0_CR
#define DIO114_CROFF ANALOG0_CROFF
#endif
#if (defined(ANALOG1_PORT) && defined(ANALOG1_BIT))
#define ANALOG1 115
#define ANALOG1_APB2EN (__rccapb2gpioen__(ANALOG1_PORT))
#define ANALOG1_GPIO (__gpio__(ANALOG1_PORT))
#if (ANALOG1_BIT < 8)
#define ANALOG1_CROFF ANALOG1_BIT
#define ANALOG1_CR CRL
#else
#define ANALOG1_CROFF (ANALOG1_BIT & 0x07)
#define ANALOG1_CR CRH
#endif
#define DIO115 115
#define DIO115_PORT ANALOG1_PORT
#define DIO115_BIT ANALOG1_BIT
#define DIO115_APB2EN ANALOG1_APB2EN
#define DIO115_GPIO ANALOG1_GPIO
#define DIO115_CR ANALOG1_CR
#define DIO115_CROFF ANALOG1_CROFF
#endif
#if (defined(ANALOG2_PORT) && defined(ANALOG2_BIT))
#define ANALOG2 116
#define ANALOG2_APB2EN (__rccapb2gpioen__(ANALOG2_PORT))
#define ANALOG2_GPIO (__gpio__(ANALOG2_PORT))
#if (ANALOG2_BIT < 8)
#define ANALOG2_CROFF ANALOG2_BIT
#define ANALOG2_CR CRL
#else
#define ANALOG2_CROFF (ANALOG2_BIT & 0x07)
#define ANALOG2_CR CRH
#endif
#define DIO116 116
#define DIO116_PORT ANALOG2_PORT
#define DIO116_BIT ANALOG2_BIT
#define DIO116_APB2EN ANALOG2_APB2EN
#define DIO116_GPIO ANALOG2_GPIO
#define DIO116_CR ANALOG2_CR
#define DIO116_CROFF ANALOG2_CROFF
#endif
#if (defined(ANALOG3_PORT) && defined(ANALOG3_BIT))
#define ANALOG3 117
#define ANALOG3_APB2EN (__rccapb2gpioen__(ANALOG3_PORT))
#define ANALOG3_GPIO (__gpio__(ANALOG3_PORT))
#if (ANALOG3_BIT < 8)
#define ANALOG3_CROFF ANALOG3_BIT
#define ANALOG3_CR CRL
#else
#define ANALOG3_CROFF (ANALOG3_BIT & 0x07)
#define ANALOG3_CR CRH
#endif
#define DIO117 117
#define DIO117_PORT ANALOG3_PORT
#define DIO117_BIT ANALOG3_BIT
#define DIO117_APB2EN ANALOG3_APB2EN
#define DIO117_GPIO ANALOG3_GPIO
#define DIO117_CR ANALOG3_CR
#define DIO117_CROFF ANALOG3_CROFF
#endif
#if (defined(ANALOG4_PORT) && defined(ANALOG4_BIT))
#define ANALOG4 118
#define ANALOG4_APB2EN (__rccapb2gpioen__(ANALOG4_PORT))
#define ANALOG4_GPIO (__gpio__(ANALOG4_PORT))
#if (ANALOG4_BIT < 8)
#define ANALOG4_CROFF ANALOG4_BIT
#define ANALOG4_CR CRL
#else
#define ANALOG4_CROFF (ANALOG4_BIT & 0x07)
#define ANALOG4_CR CRH
#endif
#define DIO118 118
#define DIO118_PORT ANALOG4_PORT
#define DIO118_BIT ANALOG4_BIT
#define DIO118_APB2EN ANALOG4_APB2EN
#define DIO118_GPIO ANALOG4_GPIO
#define DIO118_CR ANALOG4_CR
#define DIO118_CROFF ANALOG4_CROFF
#endif
#if (defined(ANALOG5_PORT) && defined(ANALOG5_BIT))
#define ANALOG5 119
#define ANALOG5_APB2EN (__rccapb2gpioen__(ANALOG5_PORT))
#define ANALOG5_GPIO (__gpio__(ANALOG5_PORT))
#if (ANALOG5_BIT < 8)
#define ANALOG5_CROFF ANALOG5_BIT
#define ANALOG5_CR CRL
#else
#define ANALOG5_CROFF (ANALOG5_BIT & 0x07)
#define ANALOG5_CR CRH
#endif
#define DIO119 119
#define DIO119_PORT ANALOG5_PORT
#define DIO119_BIT ANALOG5_BIT
#define DIO119_APB2EN ANALOG5_APB2EN
#define DIO119_GPIO ANALOG5_GPIO
#define DIO119_CR ANALOG5_CR
#define DIO119_CROFF ANALOG5_CROFF
#endif
#if (defined(ANALOG6_PORT) && defined(ANALOG6_BIT))
#define ANALOG6 120
#define ANALOG6_APB2EN (__rccapb2gpioen__(ANALOG6_PORT))
#define ANALOG6_GPIO (__gpio__(ANALOG6_PORT))
#if (ANALOG6_BIT < 8)
#define ANALOG6_CROFF ANALOG6_BIT
#define ANALOG6_CR CRL
#else
#define ANALOG6_CROFF (ANALOG6_BIT & 0x07)
#define ANALOG6_CR CRH
#endif
#define DIO120 120
#define DIO120_PORT ANALOG6_PORT
#define DIO120_BIT ANALOG6_BIT
#define DIO120_APB2EN ANALOG6_APB2EN
#define DIO120_GPIO ANALOG6_GPIO
#define DIO120_CR ANALOG6_CR
#define DIO120_CROFF ANALOG6_CROFF
#endif
#if (defined(ANALOG7_PORT) && defined(ANALOG7_BIT))
#define ANALOG7 121
#define ANALOG7_APB2EN (__rccapb2gpioen__(ANALOG7_PORT))
#define ANALOG7_GPIO (__gpio__(ANALOG7_PORT))
#if (ANALOG7_BIT < 8)
#define ANALOG7_CROFF ANALOG7_BIT
#define ANALOG7_CR CRL
#else
#define ANALOG7_CROFF (ANALOG7_BIT & 0x07)
#define ANALOG7_CR CRH
#endif
#define DIO121 121
#define DIO121_PORT ANALOG7_PORT
#define DIO121_BIT ANALOG7_BIT
#define DIO121_APB2EN ANALOG7_APB2EN
#define DIO121_GPIO ANALOG7_GPIO
#define DIO121_CR ANALOG7_CR
#define DIO121_CROFF ANALOG7_CROFF
#endif
#if (defined(ANALOG8_PORT) && defined(ANALOG8_BIT))
#define ANALOG8 122
#define ANALOG8_APB2EN (__rccapb2gpioen__(ANALOG8_PORT))
#define ANALOG8_GPIO (__gpio__(ANALOG8_PORT))
#if (ANALOG8_BIT < 8)
#define ANALOG8_CROFF ANALOG8_BIT
#define ANALOG8_CR CRL
#else
#define ANALOG8_CROFF (ANALOG8_BIT & 0x07)
#define ANALOG8_CR CRH
#endif
#define DIO122 122
#define DIO122_PORT ANALOG8_PORT
#define DIO122_BIT ANALOG8_BIT
#define DIO122_APB2EN ANALOG8_APB2EN
#define DIO122_GPIO ANALOG8_GPIO
#define DIO122_CR ANALOG8_CR
#define DIO122_CROFF ANALOG8_CROFF
#endif
#if (defined(ANALOG9_PORT) && defined(ANALOG9_BIT))
#define ANALOG9 123
#define ANALOG9_APB2EN (__rccapb2gpioen__(ANALOG9_PORT))
#define ANALOG9_GPIO (__gpio__(ANALOG9_PORT))
#if (ANALOG9_BIT < 8)
#define ANALOG9_CROFF ANALOG9_BIT
#define ANALOG9_CR CRL
#else
#define ANALOG9_CROFF (ANALOG9_BIT & 0x07)
#define ANALOG9_CR CRH
#endif
#define DIO123 123
#define DIO123_PORT ANALOG9_PORT
#define DIO123_BIT ANALOG9_BIT
#define DIO123_APB2EN ANALOG9_APB2EN
#define DIO123_GPIO ANALOG9_GPIO
#define DIO123_CR ANALOG9_CR
#define DIO123_CROFF ANALOG9_CROFF
#endif
#if (defined(ANALOG10_PORT) && defined(ANALOG10_BIT))
#define ANALOG10 124
#define ANALOG10_APB2EN (__rccapb2gpioen__(ANALOG10_PORT))
#define ANALOG10_GPIO (__gpio__(ANALOG10_PORT))
#if (ANALOG10_BIT < 8)
#define ANALOG10_CROFF ANALOG10_BIT
#define ANALOG10_CR CRL
#else
#define ANALOG10_CROFF (ANALOG10_BIT & 0x07)
#define ANALOG10_CR CRH
#endif
#define DIO124 124
#define DIO124_PORT ANALOG10_PORT
#define DIO124_BIT ANALOG10_BIT
#define DIO124_APB2EN ANALOG10_APB2EN
#define DIO124_GPIO ANALOG10_GPIO
#define DIO124_CR ANALOG10_CR
#define DIO124_CROFF ANALOG10_CROFF
#endif
#if (defined(ANALOG11_PORT) && defined(ANALOG11_BIT))
#define ANALOG11 125
#define ANALOG11_APB2EN (__rccapb2gpioen__(ANALOG11_PORT))
#define ANALOG11_GPIO (__gpio__(ANALOG11_PORT))
#if (ANALOG11_BIT < 8)
#define ANALOG11_CROFF ANALOG11_BIT
#define ANALOG11_CR CRL
#else
#define ANALOG11_CROFF (ANALOG11_BIT & 0x07)
#define ANALOG11_CR CRH
#endif
#define DIO125 125
#define DIO125_PORT ANALOG11_PORT
#define DIO125_BIT ANALOG11_BIT
#define DIO125_APB2EN ANALOG11_APB2EN
#define DIO125_GPIO ANALOG11_GPIO
#define DIO125_CR ANALOG11_CR
#define DIO125_CROFF ANALOG11_CROFF
#endif
#if (defined(ANALOG12_PORT) && defined(ANALOG12_BIT))
#define ANALOG12 126
#define ANALOG12_APB2EN (__rccapb2gpioen__(ANALOG12_PORT))
#define ANALOG12_GPIO (__gpio__(ANALOG12_PORT))
#if (ANALOG12_BIT < 8)
#define ANALOG12_CROFF ANALOG12_BIT
#define ANALOG12_CR CRL
#else
#define ANALOG12_CROFF (ANALOG12_BIT & 0x07)
#define ANALOG12_CR CRH
#endif
#define DIO126 126
#define DIO126_PORT ANALOG12_PORT
#define DIO126_BIT ANALOG12_BIT
#define DIO126_APB2EN ANALOG12_APB2EN
#define DIO126_GPIO ANALOG12_GPIO
#define DIO126_CR ANALOG12_CR
#define DIO126_CROFF ANALOG12_CROFF
#endif
#if (defined(ANALOG13_PORT) && defined(ANALOG13_BIT))
#define ANALOG13 127
#define ANALOG13_APB2EN (__rccapb2gpioen__(ANALOG13_PORT))
#define ANALOG13_GPIO (__gpio__(ANALOG13_PORT))
#if (ANALOG13_BIT < 8)
#define ANALOG13_CROFF ANALOG13_BIT
#define ANALOG13_CR CRL
#else
#define ANALOG13_CROFF (ANALOG13_BIT & 0x07)
#define ANALOG13_CR CRH
#endif
#define DIO127 127
#define DIO127_PORT ANALOG13_PORT
#define DIO127_BIT ANALOG13_BIT
#define DIO127_APB2EN ANALOG13_APB2EN
#define DIO127_GPIO ANALOG13_GPIO
#define DIO127_CR ANALOG13_CR
#define DIO127_CROFF ANALOG13_CROFF
#endif
#if (defined(ANALOG14_PORT) && defined(ANALOG14_BIT))
#define ANALOG14 128
#define ANALOG14_APB2EN (__rccapb2gpioen__(ANALOG14_PORT))
#define ANALOG14_GPIO (__gpio__(ANALOG14_PORT))
#if (ANALOG14_BIT < 8)
#define ANALOG14_CROFF ANALOG14_BIT
#define ANALOG14_CR CRL
#else
#define ANALOG14_CROFF (ANALOG14_BIT & 0x07)
#define ANALOG14_CR CRH
#endif
#define DIO128 128
#define DIO128_PORT ANALOG14_PORT
#define DIO128_BIT ANALOG14_BIT
#define DIO128_APB2EN ANALOG14_APB2EN
#define DIO128_GPIO ANALOG14_GPIO
#define DIO128_CR ANALOG14_CR
#define DIO128_CROFF ANALOG14_CROFF
#endif
#if (defined(ANALOG15_PORT) && defined(ANALOG15_BIT))
#define ANALOG15 129
#define ANALOG15_APB2EN (__rccapb2gpioen__(ANALOG15_PORT))
#define ANALOG15_GPIO (__gpio__(ANALOG15_PORT))
#if (ANALOG15_BIT < 8)
#define ANALOG15_CROFF ANALOG15_BIT
#define ANALOG15_CR CRL
#else
#define ANALOG15_CROFF (ANALOG15_BIT & 0x07)
#define ANALOG15_CR CRH
#endif
#define DIO129 129
#define DIO129_PORT ANALOG15_PORT
#define DIO129_BIT ANALOG15_BIT
#define DIO129_APB2EN ANALOG15_APB2EN
#define DIO129_GPIO ANALOG15_GPIO
#define DIO129_CR ANALOG15_CR
#define DIO129_CROFF ANALOG15_CROFF
#endif
#if (defined(DIN0_PORT) && defined(DIN0_BIT))
#define DIN0 130
#define DIN0_APB2EN (__rccapb2gpioen__(DIN0_PORT))
#define DIN0_GPIO (__gpio__(DIN0_PORT))
#if (DIN0_BIT < 8)
#define DIN0_CROFF DIN0_BIT
#define DIN0_CR CRL
#else
#define DIN0_CROFF (DIN0_BIT & 0x07)
#define DIN0_CR CRH
#endif
#define DIO130 130
#define DIO130_PORT DIN0_PORT
#define DIO130_BIT DIN0_BIT
#define DIO130_APB2EN DIN0_APB2EN
#define DIO130_GPIO DIN0_GPIO
#define DIO130_CR DIN0_CR
#define DIO130_CROFF DIN0_CROFF
#endif
#if (defined(DIN1_PORT) && defined(DIN1_BIT))
#define DIN1 131
#define DIN1_APB2EN (__rccapb2gpioen__(DIN1_PORT))
#define DIN1_GPIO (__gpio__(DIN1_PORT))
#if (DIN1_BIT < 8)
#define DIN1_CROFF DIN1_BIT
#define DIN1_CR CRL
#else
#define DIN1_CROFF (DIN1_BIT & 0x07)
#define DIN1_CR CRH
#endif
#define DIO131 131
#define DIO131_PORT DIN1_PORT
#define DIO131_BIT DIN1_BIT
#define DIO131_APB2EN DIN1_APB2EN
#define DIO131_GPIO DIN1_GPIO
#define DIO131_CR DIN1_CR
#define DIO131_CROFF DIN1_CROFF
#endif
#if (defined(DIN2_PORT) && defined(DIN2_BIT))
#define DIN2 132
#define DIN2_APB2EN (__rccapb2gpioen__(DIN2_PORT))
#define DIN2_GPIO (__gpio__(DIN2_PORT))
#if (DIN2_BIT < 8)
#define DIN2_CROFF DIN2_BIT
#define DIN2_CR CRL
#else
#define DIN2_CROFF (DIN2_BIT & 0x07)
#define DIN2_CR CRH
#endif
#define DIO132 132
#define DIO132_PORT DIN2_PORT
#define DIO132_BIT DIN2_BIT
#define DIO132_APB2EN DIN2_APB2EN
#define DIO132_GPIO DIN2_GPIO
#define DIO132_CR DIN2_CR
#define DIO132_CROFF DIN2_CROFF
#endif
#if (defined(DIN3_PORT) && defined(DIN3_BIT))
#define DIN3 133
#define DIN3_APB2EN (__rccapb2gpioen__(DIN3_PORT))
#define DIN3_GPIO (__gpio__(DIN3_PORT))
#if (DIN3_BIT < 8)
#define DIN3_CROFF DIN3_BIT
#define DIN3_CR CRL
#else
#define DIN3_CROFF (DIN3_BIT & 0x07)
#define DIN3_CR CRH
#endif
#define DIO133 133
#define DIO133_PORT DIN3_PORT
#define DIO133_BIT DIN3_BIT
#define DIO133_APB2EN DIN3_APB2EN
#define DIO133_GPIO DIN3_GPIO
#define DIO133_CR DIN3_CR
#define DIO133_CROFF DIN3_CROFF
#endif
#if (defined(DIN4_PORT) && defined(DIN4_BIT))
#define DIN4 134
#define DIN4_APB2EN (__rccapb2gpioen__(DIN4_PORT))
#define DIN4_GPIO (__gpio__(DIN4_PORT))
#if (DIN4_BIT < 8)
#define DIN4_CROFF DIN4_BIT
#define DIN4_CR CRL
#else
#define DIN4_CROFF (DIN4_BIT & 0x07)
#define DIN4_CR CRH
#endif
#define DIO134 134
#define DIO134_PORT DIN4_PORT
#define DIO134_BIT DIN4_BIT
#define DIO134_APB2EN DIN4_APB2EN
#define DIO134_GPIO DIN4_GPIO
#define DIO134_CR DIN4_CR
#define DIO134_CROFF DIN4_CROFF
#endif
#if (defined(DIN5_PORT) && defined(DIN5_BIT))
#define DIN5 135
#define DIN5_APB2EN (__rccapb2gpioen__(DIN5_PORT))
#define DIN5_GPIO (__gpio__(DIN5_PORT))
#if (DIN5_BIT < 8)
#define DIN5_CROFF DIN5_BIT
#define DIN5_CR CRL
#else
#define DIN5_CROFF (DIN5_BIT & 0x07)
#define DIN5_CR CRH
#endif
#define DIO135 135
#define DIO135_PORT DIN5_PORT
#define DIO135_BIT DIN5_BIT
#define DIO135_APB2EN DIN5_APB2EN
#define DIO135_GPIO DIN5_GPIO
#define DIO135_CR DIN5_CR
#define DIO135_CROFF DIN5_CROFF
#endif
#if (defined(DIN6_PORT) && defined(DIN6_BIT))
#define DIN6 136
#define DIN6_APB2EN (__rccapb2gpioen__(DIN6_PORT))
#define DIN6_GPIO (__gpio__(DIN6_PORT))
#if (DIN6_BIT < 8)
#define DIN6_CROFF DIN6_BIT
#define DIN6_CR CRL
#else
#define DIN6_CROFF (DIN6_BIT & 0x07)
#define DIN6_CR CRH
#endif
#define DIO136 136
#define DIO136_PORT DIN6_PORT
#define DIO136_BIT DIN6_BIT
#define DIO136_APB2EN DIN6_APB2EN
#define DIO136_GPIO DIN6_GPIO
#define DIO136_CR DIN6_CR
#define DIO136_CROFF DIN6_CROFF
#endif
#if (defined(DIN7_PORT) && defined(DIN7_BIT))
#define DIN7 137
#define DIN7_APB2EN (__rccapb2gpioen__(DIN7_PORT))
#define DIN7_GPIO (__gpio__(DIN7_PORT))
#if (DIN7_BIT < 8)
#define DIN7_CROFF DIN7_BIT
#define DIN7_CR CRL
#else
#define DIN7_CROFF (DIN7_BIT & 0x07)
#define DIN7_CR CRH
#endif
#define DIO137 137
#define DIO137_PORT DIN7_PORT
#define DIO137_BIT DIN7_BIT
#define DIO137_APB2EN DIN7_APB2EN
#define DIO137_GPIO DIN7_GPIO
#define DIO137_CR DIN7_CR
#define DIO137_CROFF DIN7_CROFF
#endif
#if (defined(DIN8_PORT) && defined(DIN8_BIT))
#define DIN8 138
#define DIN8_APB2EN (__rccapb2gpioen__(DIN8_PORT))
#define DIN8_GPIO (__gpio__(DIN8_PORT))
#if (DIN8_BIT < 8)
#define DIN8_CROFF DIN8_BIT
#define DIN8_CR CRL
#else
#define DIN8_CROFF (DIN8_BIT & 0x07)
#define DIN8_CR CRH
#endif
#define DIO138 138
#define DIO138_PORT DIN8_PORT
#define DIO138_BIT DIN8_BIT
#define DIO138_APB2EN DIN8_APB2EN
#define DIO138_GPIO DIN8_GPIO
#define DIO138_CR DIN8_CR
#define DIO138_CROFF DIN8_CROFF
#endif
#if (defined(DIN9_PORT) && defined(DIN9_BIT))
#define DIN9 139
#define DIN9_APB2EN (__rccapb2gpioen__(DIN9_PORT))
#define DIN9_GPIO (__gpio__(DIN9_PORT))
#if (DIN9_BIT < 8)
#define DIN9_CROFF DIN9_BIT
#define DIN9_CR CRL
#else
#define DIN9_CROFF (DIN9_BIT & 0x07)
#define DIN9_CR CRH
#endif
#define DIO139 139
#define DIO139_PORT DIN9_PORT
#define DIO139_BIT DIN9_BIT
#define DIO139_APB2EN DIN9_APB2EN
#define DIO139_GPIO DIN9_GPIO
#define DIO139_CR DIN9_CR
#define DIO139_CROFF DIN9_CROFF
#endif
#if (defined(DIN10_PORT) && defined(DIN10_BIT))
#define DIN10 140
#define DIN10_APB2EN (__rccapb2gpioen__(DIN10_PORT))
#define DIN10_GPIO (__gpio__(DIN10_PORT))
#if (DIN10_BIT < 8)
#define DIN10_CROFF DIN10_BIT
#define DIN10_CR CRL
#else
#define DIN10_CROFF (DIN10_BIT & 0x07)
#define DIN10_CR CRH
#endif
#define DIO140 140
#define DIO140_PORT DIN10_PORT
#define DIO140_BIT DIN10_BIT
#define DIO140_APB2EN DIN10_APB2EN
#define DIO140_GPIO DIN10_GPIO
#define DIO140_CR DIN10_CR
#define DIO140_CROFF DIN10_CROFF
#endif
#if (defined(DIN11_PORT) && defined(DIN11_BIT))
#define DIN11 141
#define DIN11_APB2EN (__rccapb2gpioen__(DIN11_PORT))
#define DIN11_GPIO (__gpio__(DIN11_PORT))
#if (DIN11_BIT < 8)
#define DIN11_CROFF DIN11_BIT
#define DIN11_CR CRL
#else
#define DIN11_CROFF (DIN11_BIT & 0x07)
#define DIN11_CR CRH
#endif
#define DIO141 141
#define DIO141_PORT DIN11_PORT
#define DIO141_BIT DIN11_BIT
#define DIO141_APB2EN DIN11_APB2EN
#define DIO141_GPIO DIN11_GPIO
#define DIO141_CR DIN11_CR
#define DIO141_CROFF DIN11_CROFF
#endif
#if (defined(DIN12_PORT) && defined(DIN12_BIT))
#define DIN12 142
#define DIN12_APB2EN (__rccapb2gpioen__(DIN12_PORT))
#define DIN12_GPIO (__gpio__(DIN12_PORT))
#if (DIN12_BIT < 8)
#define DIN12_CROFF DIN12_BIT
#define DIN12_CR CRL
#else
#define DIN12_CROFF (DIN12_BIT & 0x07)
#define DIN12_CR CRH
#endif
#define DIO142 142
#define DIO142_PORT DIN12_PORT
#define DIO142_BIT DIN12_BIT
#define DIO142_APB2EN DIN12_APB2EN
#define DIO142_GPIO DIN12_GPIO
#define DIO142_CR DIN12_CR
#define DIO142_CROFF DIN12_CROFF
#endif
#if (defined(DIN13_PORT) && defined(DIN13_BIT))
#define DIN13 143
#define DIN13_APB2EN (__rccapb2gpioen__(DIN13_PORT))
#define DIN13_GPIO (__gpio__(DIN13_PORT))
#if (DIN13_BIT < 8)
#define DIN13_CROFF DIN13_BIT
#define DIN13_CR CRL
#else
#define DIN13_CROFF (DIN13_BIT & 0x07)
#define DIN13_CR CRH
#endif
#define DIO143 143
#define DIO143_PORT DIN13_PORT
#define DIO143_BIT DIN13_BIT
#define DIO143_APB2EN DIN13_APB2EN
#define DIO143_GPIO DIN13_GPIO
#define DIO143_CR DIN13_CR
#define DIO143_CROFF DIN13_CROFF
#endif
#if (defined(DIN14_PORT) && defined(DIN14_BIT))
#define DIN14 144
#define DIN14_APB2EN (__rccapb2gpioen__(DIN14_PORT))
#define DIN14_GPIO (__gpio__(DIN14_PORT))
#if (DIN14_BIT < 8)
#define DIN14_CROFF DIN14_BIT
#define DIN14_CR CRL
#else
#define DIN14_CROFF (DIN14_BIT & 0x07)
#define DIN14_CR CRH
#endif
#define DIO144 144
#define DIO144_PORT DIN14_PORT
#define DIO144_BIT DIN14_BIT
#define DIO144_APB2EN DIN14_APB2EN
#define DIO144_GPIO DIN14_GPIO
#define DIO144_CR DIN14_CR
#define DIO144_CROFF DIN14_CROFF
#endif
#if (defined(DIN15_PORT) && defined(DIN15_BIT))
#define DIN15 145
#define DIN15_APB2EN (__rccapb2gpioen__(DIN15_PORT))
#define DIN15_GPIO (__gpio__(DIN15_PORT))
#if (DIN15_BIT < 8)
#define DIN15_CROFF DIN15_BIT
#define DIN15_CR CRL
#else
#define DIN15_CROFF (DIN15_BIT & 0x07)
#define DIN15_CR CRH
#endif
#define DIO145 145
#define DIO145_PORT DIN15_PORT
#define DIO145_BIT DIN15_BIT
#define DIO145_APB2EN DIN15_APB2EN
#define DIO145_GPIO DIN15_GPIO
#define DIO145_CR DIN15_CR
#define DIO145_CROFF DIN15_CROFF
#endif
#if (defined(DIN16_PORT) && defined(DIN16_BIT))
#define DIN16 146
#define DIN16_APB2EN (__rccapb2gpioen__(DIN16_PORT))
#define DIN16_GPIO (__gpio__(DIN16_PORT))
#if (DIN16_BIT < 8)
#define DIN16_CROFF DIN16_BIT
#define DIN16_CR CRL
#else
#define DIN16_CROFF (DIN16_BIT & 0x07)
#define DIN16_CR CRH
#endif
#define DIO146 146
#define DIO146_PORT DIN16_PORT
#define DIO146_BIT DIN16_BIT
#define DIO146_APB2EN DIN16_APB2EN
#define DIO146_GPIO DIN16_GPIO
#define DIO146_CR DIN16_CR
#define DIO146_CROFF DIN16_CROFF
#endif
#if (defined(DIN17_PORT) && defined(DIN17_BIT))
#define DIN17 147
#define DIN17_APB2EN (__rccapb2gpioen__(DIN17_PORT))
#define DIN17_GPIO (__gpio__(DIN17_PORT))
#if (DIN17_BIT < 8)
#define DIN17_CROFF DIN17_BIT
#define DIN17_CR CRL
#else
#define DIN17_CROFF (DIN17_BIT & 0x07)
#define DIN17_CR CRH
#endif
#define DIO147 147
#define DIO147_PORT DIN17_PORT
#define DIO147_BIT DIN17_BIT
#define DIO147_APB2EN DIN17_APB2EN
#define DIO147_GPIO DIN17_GPIO
#define DIO147_CR DIN17_CR
#define DIO147_CROFF DIN17_CROFF
#endif
#if (defined(DIN18_PORT) && defined(DIN18_BIT))
#define DIN18 148
#define DIN18_APB2EN (__rccapb2gpioen__(DIN18_PORT))
#define DIN18_GPIO (__gpio__(DIN18_PORT))
#if (DIN18_BIT < 8)
#define DIN18_CROFF DIN18_BIT
#define DIN18_CR CRL
#else
#define DIN18_CROFF (DIN18_BIT & 0x07)
#define DIN18_CR CRH
#endif
#define DIO148 148
#define DIO148_PORT DIN18_PORT
#define DIO148_BIT DIN18_BIT
#define DIO148_APB2EN DIN18_APB2EN
#define DIO148_GPIO DIN18_GPIO
#define DIO148_CR DIN18_CR
#define DIO148_CROFF DIN18_CROFF
#endif
#if (defined(DIN19_PORT) && defined(DIN19_BIT))
#define DIN19 149
#define DIN19_APB2EN (__rccapb2gpioen__(DIN19_PORT))
#define DIN19_GPIO (__gpio__(DIN19_PORT))
#if (DIN19_BIT < 8)
#define DIN19_CROFF DIN19_BIT
#define DIN19_CR CRL
#else
#define DIN19_CROFF (DIN19_BIT & 0x07)
#define DIN19_CR CRH
#endif
#define DIO149 149
#define DIO149_PORT DIN19_PORT
#define DIO149_BIT DIN19_BIT
#define DIO149_APB2EN DIN19_APB2EN
#define DIO149_GPIO DIN19_GPIO
#define DIO149_CR DIN19_CR
#define DIO149_CROFF DIN19_CROFF
#endif
#if (defined(DIN20_PORT) && defined(DIN20_BIT))
#define DIN20 150
#define DIN20_APB2EN (__rccapb2gpioen__(DIN20_PORT))
#define DIN20_GPIO (__gpio__(DIN20_PORT))
#if (DIN20_BIT < 8)
#define DIN20_CROFF DIN20_BIT
#define DIN20_CR CRL
#else
#define DIN20_CROFF (DIN20_BIT & 0x07)
#define DIN20_CR CRH
#endif
#define DIO150 150
#define DIO150_PORT DIN20_PORT
#define DIO150_BIT DIN20_BIT
#define DIO150_APB2EN DIN20_APB2EN
#define DIO150_GPIO DIN20_GPIO
#define DIO150_CR DIN20_CR
#define DIO150_CROFF DIN20_CROFF
#endif
#if (defined(DIN21_PORT) && defined(DIN21_BIT))
#define DIN21 151
#define DIN21_APB2EN (__rccapb2gpioen__(DIN21_PORT))
#define DIN21_GPIO (__gpio__(DIN21_PORT))
#if (DIN21_BIT < 8)
#define DIN21_CROFF DIN21_BIT
#define DIN21_CR CRL
#else
#define DIN21_CROFF (DIN21_BIT & 0x07)
#define DIN21_CR CRH
#endif
#define DIO151 151
#define DIO151_PORT DIN21_PORT
#define DIO151_BIT DIN21_BIT
#define DIO151_APB2EN DIN21_APB2EN
#define DIO151_GPIO DIN21_GPIO
#define DIO151_CR DIN21_CR
#define DIO151_CROFF DIN21_CROFF
#endif
#if (defined(DIN22_PORT) && defined(DIN22_BIT))
#define DIN22 152
#define DIN22_APB2EN (__rccapb2gpioen__(DIN22_PORT))
#define DIN22_GPIO (__gpio__(DIN22_PORT))
#if (DIN22_BIT < 8)
#define DIN22_CROFF DIN22_BIT
#define DIN22_CR CRL
#else
#define DIN22_CROFF (DIN22_BIT & 0x07)
#define DIN22_CR CRH
#endif
#define DIO152 152
#define DIO152_PORT DIN22_PORT
#define DIO152_BIT DIN22_BIT
#define DIO152_APB2EN DIN22_APB2EN
#define DIO152_GPIO DIN22_GPIO
#define DIO152_CR DIN22_CR
#define DIO152_CROFF DIN22_CROFF
#endif
#if (defined(DIN23_PORT) && defined(DIN23_BIT))
#define DIN23 153
#define DIN23_APB2EN (__rccapb2gpioen__(DIN23_PORT))
#define DIN23_GPIO (__gpio__(DIN23_PORT))
#if (DIN23_BIT < 8)
#define DIN23_CROFF DIN23_BIT
#define DIN23_CR CRL
#else
#define DIN23_CROFF (DIN23_BIT & 0x07)
#define DIN23_CR CRH
#endif
#define DIO153 153
#define DIO153_PORT DIN23_PORT
#define DIO153_BIT DIN23_BIT
#define DIO153_APB2EN DIN23_APB2EN
#define DIO153_GPIO DIN23_GPIO
#define DIO153_CR DIN23_CR
#define DIO153_CROFF DIN23_CROFF
#endif
#if (defined(DIN24_PORT) && defined(DIN24_BIT))
#define DIN24 154
#define DIN24_APB2EN (__rccapb2gpioen__(DIN24_PORT))
#define DIN24_GPIO (__gpio__(DIN24_PORT))
#if (DIN24_BIT < 8)
#define DIN24_CROFF DIN24_BIT
#define DIN24_CR CRL
#else
#define DIN24_CROFF (DIN24_BIT & 0x07)
#define DIN24_CR CRH
#endif
#define DIO154 154
#define DIO154_PORT DIN24_PORT
#define DIO154_BIT DIN24_BIT
#define DIO154_APB2EN DIN24_APB2EN
#define DIO154_GPIO DIN24_GPIO
#define DIO154_CR DIN24_CR
#define DIO154_CROFF DIN24_CROFF
#endif
#if (defined(DIN25_PORT) && defined(DIN25_BIT))
#define DIN25 155
#define DIN25_APB2EN (__rccapb2gpioen__(DIN25_PORT))
#define DIN25_GPIO (__gpio__(DIN25_PORT))
#if (DIN25_BIT < 8)
#define DIN25_CROFF DIN25_BIT
#define DIN25_CR CRL
#else
#define DIN25_CROFF (DIN25_BIT & 0x07)
#define DIN25_CR CRH
#endif
#define DIO155 155
#define DIO155_PORT DIN25_PORT
#define DIO155_BIT DIN25_BIT
#define DIO155_APB2EN DIN25_APB2EN
#define DIO155_GPIO DIN25_GPIO
#define DIO155_CR DIN25_CR
#define DIO155_CROFF DIN25_CROFF
#endif
#if (defined(DIN26_PORT) && defined(DIN26_BIT))
#define DIN26 156
#define DIN26_APB2EN (__rccapb2gpioen__(DIN26_PORT))
#define DIN26_GPIO (__gpio__(DIN26_PORT))
#if (DIN26_BIT < 8)
#define DIN26_CROFF DIN26_BIT
#define DIN26_CR CRL
#else
#define DIN26_CROFF (DIN26_BIT & 0x07)
#define DIN26_CR CRH
#endif
#define DIO156 156
#define DIO156_PORT DIN26_PORT
#define DIO156_BIT DIN26_BIT
#define DIO156_APB2EN DIN26_APB2EN
#define DIO156_GPIO DIN26_GPIO
#define DIO156_CR DIN26_CR
#define DIO156_CROFF DIN26_CROFF
#endif
#if (defined(DIN27_PORT) && defined(DIN27_BIT))
#define DIN27 157
#define DIN27_APB2EN (__rccapb2gpioen__(DIN27_PORT))
#define DIN27_GPIO (__gpio__(DIN27_PORT))
#if (DIN27_BIT < 8)
#define DIN27_CROFF DIN27_BIT
#define DIN27_CR CRL
#else
#define DIN27_CROFF (DIN27_BIT & 0x07)
#define DIN27_CR CRH
#endif
#define DIO157 157
#define DIO157_PORT DIN27_PORT
#define DIO157_BIT DIN27_BIT
#define DIO157_APB2EN DIN27_APB2EN
#define DIO157_GPIO DIN27_GPIO
#define DIO157_CR DIN27_CR
#define DIO157_CROFF DIN27_CROFF
#endif
#if (defined(DIN28_PORT) && defined(DIN28_BIT))
#define DIN28 158
#define DIN28_APB2EN (__rccapb2gpioen__(DIN28_PORT))
#define DIN28_GPIO (__gpio__(DIN28_PORT))
#if (DIN28_BIT < 8)
#define DIN28_CROFF DIN28_BIT
#define DIN28_CR CRL
#else
#define DIN28_CROFF (DIN28_BIT & 0x07)
#define DIN28_CR CRH
#endif
#define DIO158 158
#define DIO158_PORT DIN28_PORT
#define DIO158_BIT DIN28_BIT
#define DIO158_APB2EN DIN28_APB2EN
#define DIO158_GPIO DIN28_GPIO
#define DIO158_CR DIN28_CR
#define DIO158_CROFF DIN28_CROFF
#endif
#if (defined(DIN29_PORT) && defined(DIN29_BIT))
#define DIN29 159
#define DIN29_APB2EN (__rccapb2gpioen__(DIN29_PORT))
#define DIN29_GPIO (__gpio__(DIN29_PORT))
#if (DIN29_BIT < 8)
#define DIN29_CROFF DIN29_BIT
#define DIN29_CR CRL
#else
#define DIN29_CROFF (DIN29_BIT & 0x07)
#define DIN29_CR CRH
#endif
#define DIO159 159
#define DIO159_PORT DIN29_PORT
#define DIO159_BIT DIN29_BIT
#define DIO159_APB2EN DIN29_APB2EN
#define DIO159_GPIO DIN29_GPIO
#define DIO159_CR DIN29_CR
#define DIO159_CROFF DIN29_CROFF
#endif
#if (defined(DIN30_PORT) && defined(DIN30_BIT))
#define DIN30 160
#define DIN30_APB2EN (__rccapb2gpioen__(DIN30_PORT))
#define DIN30_GPIO (__gpio__(DIN30_PORT))
#if (DIN30_BIT < 8)
#define DIN30_CROFF DIN30_BIT
#define DIN30_CR CRL
#else
#define DIN30_CROFF (DIN30_BIT & 0x07)
#define DIN30_CR CRH
#endif
#define DIO160 160
#define DIO160_PORT DIN30_PORT
#define DIO160_BIT DIN30_BIT
#define DIO160_APB2EN DIN30_APB2EN
#define DIO160_GPIO DIN30_GPIO
#define DIO160_CR DIN30_CR
#define DIO160_CROFF DIN30_CROFF
#endif
#if (defined(DIN31_PORT) && defined(DIN31_BIT))
#define DIN31 161
#define DIN31_APB2EN (__rccapb2gpioen__(DIN31_PORT))
#define DIN31_GPIO (__gpio__(DIN31_PORT))
#if (DIN31_BIT < 8)
#define DIN31_CROFF DIN31_BIT
#define DIN31_CR CRL
#else
#define DIN31_CROFF (DIN31_BIT & 0x07)
#define DIN31_CR CRH
#endif
#define DIO161 161
#define DIO161_PORT DIN31_PORT
#define DIO161_BIT DIN31_BIT
#define DIO161_APB2EN DIN31_APB2EN
#define DIO161_GPIO DIN31_GPIO
#define DIO161_CR DIN31_CR
#define DIO161_CROFF DIN31_CROFF
#endif
#if (defined(DIN32_PORT) && defined(DIN32_BIT))
#define DIN32 162
#define DIN32_APB2EN (__rccapb2gpioen__(DIN32_PORT))
#define DIN32_GPIO (__gpio__(DIN32_PORT))
#if (DIN32_BIT < 8)
#define DIN32_CROFF DIN32_BIT
#define DIN32_CR CRL
#else
#define DIN32_CROFF (DIN32_BIT & 0x07)
#define DIN32_CR CRH
#endif
#define DIO162 162
#define DIO162_PORT DIN32_PORT
#define DIO162_BIT DIN32_BIT
#define DIO162_APB2EN DIN32_APB2EN
#define DIO162_GPIO DIN32_GPIO
#define DIO162_CR DIN32_CR
#define DIO162_CROFF DIN32_CROFF
#endif
#if (defined(DIN33_PORT) && defined(DIN33_BIT))
#define DIN33 163
#define DIN33_APB2EN (__rccapb2gpioen__(DIN33_PORT))
#define DIN33_GPIO (__gpio__(DIN33_PORT))
#if (DIN33_BIT < 8)
#define DIN33_CROFF DIN33_BIT
#define DIN33_CR CRL
#else
#define DIN33_CROFF (DIN33_BIT & 0x07)
#define DIN33_CR CRH
#endif
#define DIO163 163
#define DIO163_PORT DIN33_PORT
#define DIO163_BIT DIN33_BIT
#define DIO163_APB2EN DIN33_APB2EN
#define DIO163_GPIO DIN33_GPIO
#define DIO163_CR DIN33_CR
#define DIO163_CROFF DIN33_CROFF
#endif
#if (defined(DIN34_PORT) && defined(DIN34_BIT))
#define DIN34 164
#define DIN34_APB2EN (__rccapb2gpioen__(DIN34_PORT))
#define DIN34_GPIO (__gpio__(DIN34_PORT))
#if (DIN34_BIT < 8)
#define DIN34_CROFF DIN34_BIT
#define DIN34_CR CRL
#else
#define DIN34_CROFF (DIN34_BIT & 0x07)
#define DIN34_CR CRH
#endif
#define DIO164 164
#define DIO164_PORT DIN34_PORT
#define DIO164_BIT DIN34_BIT
#define DIO164_APB2EN DIN34_APB2EN
#define DIO164_GPIO DIN34_GPIO
#define DIO164_CR DIN34_CR
#define DIO164_CROFF DIN34_CROFF
#endif
#if (defined(DIN35_PORT) && defined(DIN35_BIT))
#define DIN35 165
#define DIN35_APB2EN (__rccapb2gpioen__(DIN35_PORT))
#define DIN35_GPIO (__gpio__(DIN35_PORT))
#if (DIN35_BIT < 8)
#define DIN35_CROFF DIN35_BIT
#define DIN35_CR CRL
#else
#define DIN35_CROFF (DIN35_BIT & 0x07)
#define DIN35_CR CRH
#endif
#define DIO165 165
#define DIO165_PORT DIN35_PORT
#define DIO165_BIT DIN35_BIT
#define DIO165_APB2EN DIN35_APB2EN
#define DIO165_GPIO DIN35_GPIO
#define DIO165_CR DIN35_CR
#define DIO165_CROFF DIN35_CROFF
#endif
#if (defined(DIN36_PORT) && defined(DIN36_BIT))
#define DIN36 166
#define DIN36_APB2EN (__rccapb2gpioen__(DIN36_PORT))
#define DIN36_GPIO (__gpio__(DIN36_PORT))
#if (DIN36_BIT < 8)
#define DIN36_CROFF DIN36_BIT
#define DIN36_CR CRL
#else
#define DIN36_CROFF (DIN36_BIT & 0x07)
#define DIN36_CR CRH
#endif
#define DIO166 166
#define DIO166_PORT DIN36_PORT
#define DIO166_BIT DIN36_BIT
#define DIO166_APB2EN DIN36_APB2EN
#define DIO166_GPIO DIN36_GPIO
#define DIO166_CR DIN36_CR
#define DIO166_CROFF DIN36_CROFF
#endif
#if (defined(DIN37_PORT) && defined(DIN37_BIT))
#define DIN37 167
#define DIN37_APB2EN (__rccapb2gpioen__(DIN37_PORT))
#define DIN37_GPIO (__gpio__(DIN37_PORT))
#if (DIN37_BIT < 8)
#define DIN37_CROFF DIN37_BIT
#define DIN37_CR CRL
#else
#define DIN37_CROFF (DIN37_BIT & 0x07)
#define DIN37_CR CRH
#endif
#define DIO167 167
#define DIO167_PORT DIN37_PORT
#define DIO167_BIT DIN37_BIT
#define DIO167_APB2EN DIN37_APB2EN
#define DIO167_GPIO DIN37_GPIO
#define DIO167_CR DIN37_CR
#define DIO167_CROFF DIN37_CROFF
#endif
#if (defined(DIN38_PORT) && defined(DIN38_BIT))
#define DIN38 168
#define DIN38_APB2EN (__rccapb2gpioen__(DIN38_PORT))
#define DIN38_GPIO (__gpio__(DIN38_PORT))
#if (DIN38_BIT < 8)
#define DIN38_CROFF DIN38_BIT
#define DIN38_CR CRL
#else
#define DIN38_CROFF (DIN38_BIT & 0x07)
#define DIN38_CR CRH
#endif
#define DIO168 168
#define DIO168_PORT DIN38_PORT
#define DIO168_BIT DIN38_BIT
#define DIO168_APB2EN DIN38_APB2EN
#define DIO168_GPIO DIN38_GPIO
#define DIO168_CR DIN38_CR
#define DIO168_CROFF DIN38_CROFF
#endif
#if (defined(DIN39_PORT) && defined(DIN39_BIT))
#define DIN39 169
#define DIN39_APB2EN (__rccapb2gpioen__(DIN39_PORT))
#define DIN39_GPIO (__gpio__(DIN39_PORT))
#if (DIN39_BIT < 8)
#define DIN39_CROFF DIN39_BIT
#define DIN39_CR CRL
#else
#define DIN39_CROFF (DIN39_BIT & 0x07)
#define DIN39_CR CRH
#endif
#define DIO169 169
#define DIO169_PORT DIN39_PORT
#define DIO169_BIT DIN39_BIT
#define DIO169_APB2EN DIN39_APB2EN
#define DIO169_GPIO DIN39_GPIO
#define DIO169_CR DIN39_CR
#define DIO169_CROFF DIN39_CROFF
#endif
#if (defined(DIN40_PORT) && defined(DIN40_BIT))
#define DIN40 170
#define DIN40_APB2EN (__rccapb2gpioen__(DIN40_PORT))
#define DIN40_GPIO (__gpio__(DIN40_PORT))
#if (DIN40_BIT < 8)
#define DIN40_CROFF DIN40_BIT
#define DIN40_CR CRL
#else
#define DIN40_CROFF (DIN40_BIT & 0x07)
#define DIN40_CR CRH
#endif
#define DIO170 170
#define DIO170_PORT DIN40_PORT
#define DIO170_BIT DIN40_BIT
#define DIO170_APB2EN DIN40_APB2EN
#define DIO170_GPIO DIN40_GPIO
#define DIO170_CR DIN40_CR
#define DIO170_CROFF DIN40_CROFF
#endif
#if (defined(DIN41_PORT) && defined(DIN41_BIT))
#define DIN41 171
#define DIN41_APB2EN (__rccapb2gpioen__(DIN41_PORT))
#define DIN41_GPIO (__gpio__(DIN41_PORT))
#if (DIN41_BIT < 8)
#define DIN41_CROFF DIN41_BIT
#define DIN41_CR CRL
#else
#define DIN41_CROFF (DIN41_BIT & 0x07)
#define DIN41_CR CRH
#endif
#define DIO171 171
#define DIO171_PORT DIN41_PORT
#define DIO171_BIT DIN41_BIT
#define DIO171_APB2EN DIN41_APB2EN
#define DIO171_GPIO DIN41_GPIO
#define DIO171_CR DIN41_CR
#define DIO171_CROFF DIN41_CROFF
#endif
#if (defined(DIN42_PORT) && defined(DIN42_BIT))
#define DIN42 172
#define DIN42_APB2EN (__rccapb2gpioen__(DIN42_PORT))
#define DIN42_GPIO (__gpio__(DIN42_PORT))
#if (DIN42_BIT < 8)
#define DIN42_CROFF DIN42_BIT
#define DIN42_CR CRL
#else
#define DIN42_CROFF (DIN42_BIT & 0x07)
#define DIN42_CR CRH
#endif
#define DIO172 172
#define DIO172_PORT DIN42_PORT
#define DIO172_BIT DIN42_BIT
#define DIO172_APB2EN DIN42_APB2EN
#define DIO172_GPIO DIN42_GPIO
#define DIO172_CR DIN42_CR
#define DIO172_CROFF DIN42_CROFF
#endif
#if (defined(DIN43_PORT) && defined(DIN43_BIT))
#define DIN43 173
#define DIN43_APB2EN (__rccapb2gpioen__(DIN43_PORT))
#define DIN43_GPIO (__gpio__(DIN43_PORT))
#if (DIN43_BIT < 8)
#define DIN43_CROFF DIN43_BIT
#define DIN43_CR CRL
#else
#define DIN43_CROFF (DIN43_BIT & 0x07)
#define DIN43_CR CRH
#endif
#define DIO173 173
#define DIO173_PORT DIN43_PORT
#define DIO173_BIT DIN43_BIT
#define DIO173_APB2EN DIN43_APB2EN
#define DIO173_GPIO DIN43_GPIO
#define DIO173_CR DIN43_CR
#define DIO173_CROFF DIN43_CROFF
#endif
#if (defined(DIN44_PORT) && defined(DIN44_BIT))
#define DIN44 174
#define DIN44_APB2EN (__rccapb2gpioen__(DIN44_PORT))
#define DIN44_GPIO (__gpio__(DIN44_PORT))
#if (DIN44_BIT < 8)
#define DIN44_CROFF DIN44_BIT
#define DIN44_CR CRL
#else
#define DIN44_CROFF (DIN44_BIT & 0x07)
#define DIN44_CR CRH
#endif
#define DIO174 174
#define DIO174_PORT DIN44_PORT
#define DIO174_BIT DIN44_BIT
#define DIO174_APB2EN DIN44_APB2EN
#define DIO174_GPIO DIN44_GPIO
#define DIO174_CR DIN44_CR
#define DIO174_CROFF DIN44_CROFF
#endif
#if (defined(DIN45_PORT) && defined(DIN45_BIT))
#define DIN45 175
#define DIN45_APB2EN (__rccapb2gpioen__(DIN45_PORT))
#define DIN45_GPIO (__gpio__(DIN45_PORT))
#if (DIN45_BIT < 8)
#define DIN45_CROFF DIN45_BIT
#define DIN45_CR CRL
#else
#define DIN45_CROFF (DIN45_BIT & 0x07)
#define DIN45_CR CRH
#endif
#define DIO175 175
#define DIO175_PORT DIN45_PORT
#define DIO175_BIT DIN45_BIT
#define DIO175_APB2EN DIN45_APB2EN
#define DIO175_GPIO DIN45_GPIO
#define DIO175_CR DIN45_CR
#define DIO175_CROFF DIN45_CROFF
#endif
#if (defined(DIN46_PORT) && defined(DIN46_BIT))
#define DIN46 176
#define DIN46_APB2EN (__rccapb2gpioen__(DIN46_PORT))
#define DIN46_GPIO (__gpio__(DIN46_PORT))
#if (DIN46_BIT < 8)
#define DIN46_CROFF DIN46_BIT
#define DIN46_CR CRL
#else
#define DIN46_CROFF (DIN46_BIT & 0x07)
#define DIN46_CR CRH
#endif
#define DIO176 176
#define DIO176_PORT DIN46_PORT
#define DIO176_BIT DIN46_BIT
#define DIO176_APB2EN DIN46_APB2EN
#define DIO176_GPIO DIN46_GPIO
#define DIO176_CR DIN46_CR
#define DIO176_CROFF DIN46_CROFF
#endif
#if (defined(DIN47_PORT) && defined(DIN47_BIT))
#define DIN47 177
#define DIN47_APB2EN (__rccapb2gpioen__(DIN47_PORT))
#define DIN47_GPIO (__gpio__(DIN47_PORT))
#if (DIN47_BIT < 8)
#define DIN47_CROFF DIN47_BIT
#define DIN47_CR CRL
#else
#define DIN47_CROFF (DIN47_BIT & 0x07)
#define DIN47_CR CRH
#endif
#define DIO177 177
#define DIO177_PORT DIN47_PORT
#define DIO177_BIT DIN47_BIT
#define DIO177_APB2EN DIN47_APB2EN
#define DIO177_GPIO DIN47_GPIO
#define DIO177_CR DIN47_CR
#define DIO177_CROFF DIN47_CROFF
#endif
#if (defined(DIN48_PORT) && defined(DIN48_BIT))
#define DIN48 178
#define DIN48_APB2EN (__rccapb2gpioen__(DIN48_PORT))
#define DIN48_GPIO (__gpio__(DIN48_PORT))
#if (DIN48_BIT < 8)
#define DIN48_CROFF DIN48_BIT
#define DIN48_CR CRL
#else
#define DIN48_CROFF (DIN48_BIT & 0x07)
#define DIN48_CR CRH
#endif
#define DIO178 178
#define DIO178_PORT DIN48_PORT
#define DIO178_BIT DIN48_BIT
#define DIO178_APB2EN DIN48_APB2EN
#define DIO178_GPIO DIN48_GPIO
#define DIO178_CR DIN48_CR
#define DIO178_CROFF DIN48_CROFF
#endif
#if (defined(DIN49_PORT) && defined(DIN49_BIT))
#define DIN49 179
#define DIN49_APB2EN (__rccapb2gpioen__(DIN49_PORT))
#define DIN49_GPIO (__gpio__(DIN49_PORT))
#if (DIN49_BIT < 8)
#define DIN49_CROFF DIN49_BIT
#define DIN49_CR CRL
#else
#define DIN49_CROFF (DIN49_BIT & 0x07)
#define DIN49_CR CRH
#endif
#define DIO179 179
#define DIO179_PORT DIN49_PORT
#define DIO179_BIT DIN49_BIT
#define DIO179_APB2EN DIN49_APB2EN
#define DIO179_GPIO DIN49_GPIO
#define DIO179_CR DIN49_CR
#define DIO179_CROFF DIN49_CROFF
#endif
#if (defined(TX_PORT) && defined(TX_BIT))
#define TX 200
#define TX_APB2EN (__rccapb2gpioen__(TX_PORT))
#define TX_GPIO (__gpio__(TX_PORT))
#if (TX_BIT < 8)
#define TX_CROFF TX_BIT
#define TX_CR CRL
#else
#define TX_CROFF (TX_BIT & 0x07)
#define TX_CR CRH
#endif
#define DIO200 200
#define DIO200_PORT TX_PORT
#define DIO200_BIT TX_BIT
#define DIO200_APB2EN TX_APB2EN
#define DIO200_GPIO TX_GPIO
#define DIO200_CR TX_CR
#define DIO200_CROFF TX_CROFF
#endif
#if (defined(RX_PORT) && defined(RX_BIT))
#define RX 201
#define RX_APB2EN (__rccapb2gpioen__(RX_PORT))
#define RX_GPIO (__gpio__(RX_PORT))
#if (RX_BIT < 8)
#define RX_CROFF RX_BIT
#define RX_CR CRL
#else
#define RX_CROFF (RX_BIT & 0x07)
#define RX_CR CRH
#endif
#define DIO201 201
#define DIO201_PORT RX_PORT
#define DIO201_BIT RX_BIT
#define DIO201_APB2EN RX_APB2EN
#define DIO201_GPIO RX_GPIO
#define DIO201_CR RX_CR
#define DIO201_CROFF RX_CROFF
#endif
#if (defined(USB_DM_PORT) && defined(USB_DM_BIT))
#define USB_DM 202
#define USB_DM_APB2EN (__rccapb2gpioen__(USB_DM_PORT))
#define USB_DM_GPIO (__gpio__(USB_DM_PORT))
#if (USB_DM_BIT < 8)
#define USB_DM_CROFF USB_DM_BIT
#define USB_DM_CR CRL
#else
#define USB_DM_CROFF (USB_DM_BIT & 0x07)
#define USB_DM_CR CRH
#endif
#define DIO202 202
#define DIO202_PORT USB_DM_PORT
#define DIO202_BIT USB_DM_BIT
#define DIO202_APB2EN USB_DM_APB2EN
#define DIO202_GPIO USB_DM_GPIO
#define DIO202_CR USB_DM_CR
#define DIO202_CROFF USB_DM_CROFF
#endif
#if (defined(USB_DP_PORT) && defined(USB_DP_BIT))
#define USB_DP 203
#define USB_DP_APB2EN (__rccapb2gpioen__(USB_DP_PORT))
#define USB_DP_GPIO (__gpio__(USB_DP_PORT))
#if (USB_DP_BIT < 8)
#define USB_DP_CROFF USB_DP_BIT
#define USB_DP_CR CRL
#else
#define USB_DP_CROFF (USB_DP_BIT & 0x07)
#define USB_DP_CR CRH
#endif
#define DIO203 203
#define DIO203_PORT USB_DP_PORT
#define DIO203_BIT USB_DP_BIT
#define DIO203_APB2EN USB_DP_APB2EN
#define DIO203_GPIO USB_DP_GPIO
#define DIO203_CR USB_DP_CR
#define DIO203_CROFF USB_DP_CROFF
#endif
#if (defined(SPI_CLK_PORT) && defined(SPI_CLK_BIT))
#define SPI_CLK 204
#define SPI_CLK_APB2EN (__rccapb2gpioen__(SPI_CLK_PORT))
#define SPI_CLK_GPIO (__gpio__(SPI_CLK_PORT))
#if (SPI_CLK_BIT < 8)
#define SPI_CLK_CROFF SPI_CLK_BIT
#define SPI_CLK_CR CRL
#else
#define SPI_CLK_CROFF (SPI_CLK_BIT & 0x07)
#define SPI_CLK_CR CRH
#endif
#define DIO204 204
#define DIO204_PORT SPI_CLK_PORT
#define DIO204_BIT SPI_CLK_BIT
#define DIO204_APB2EN SPI_CLK_APB2EN
#define DIO204_GPIO SPI_CLK_GPIO
#define DIO204_CR SPI_CLK_CR
#define DIO204_CROFF SPI_CLK_CROFF
#endif
#if (defined(SPI_SDI_PORT) && defined(SPI_SDI_BIT))
#define SPI_SDI 205
#define SPI_SDI_APB2EN (__rccapb2gpioen__(SPI_SDI_PORT))
#define SPI_SDI_GPIO (__gpio__(SPI_SDI_PORT))
#if (SPI_SDI_BIT < 8)
#define SPI_SDI_CROFF SPI_SDI_BIT
#define SPI_SDI_CR CRL
#else
#define SPI_SDI_CROFF (SPI_SDI_BIT & 0x07)
#define SPI_SDI_CR CRH
#endif
#define DIO205 205
#define DIO205_PORT SPI_SDI_PORT
#define DIO205_BIT SPI_SDI_BIT
#define DIO205_APB2EN SPI_SDI_APB2EN
#define DIO205_GPIO SPI_SDI_GPIO
#define DIO205_CR SPI_SDI_CR
#define DIO205_CROFF SPI_SDI_CROFF
#endif
#if (defined(SPI_SDO_PORT) && defined(SPI_SDO_BIT))
#define SPI_SDO 206
#define SPI_SDO_APB2EN (__rccapb2gpioen__(SPI_SDO_PORT))
#define SPI_SDO_GPIO (__gpio__(SPI_SDO_PORT))
#if (SPI_SDO_BIT < 8)
#define SPI_SDO_CROFF SPI_SDO_BIT
#define SPI_SDO_CR CRL
#else
#define SPI_SDO_CROFF (SPI_SDO_BIT & 0x07)
#define SPI_SDO_CR CRH
#endif
#define DIO206 206
#define DIO206_PORT SPI_SDO_PORT
#define DIO206_BIT SPI_SDO_BIT
#define DIO206_APB2EN SPI_SDO_APB2EN
#define DIO206_GPIO SPI_SDO_GPIO
#define DIO206_CR SPI_SDO_CR
#define DIO206_CROFF SPI_SDO_CROFF
#endif
#if (defined(SPI_CS_PORT) && defined(SPI_CS_BIT))
#define SPI_CS 207
#define SPI_CS_APB2EN (__rccapb2gpioen__(SPI_CS_PORT))
#define SPI_CS_GPIO (__gpio__(SPI_CS_PORT))
#if (SPI_CS_BIT < 8)
#define SPI_CS_CROFF SPI_CS_BIT
#define SPI_CS_CR CRL
#else
#define SPI_CS_CROFF (SPI_CS_BIT & 0x07)
#define SPI_CS_CR CRH
#endif
#define DIO207 207
#define DIO207_PORT SPI_CS_PORT
#define DIO207_BIT SPI_CS_BIT
#define DIO207_APB2EN SPI_CS_APB2EN
#define DIO207_GPIO SPI_CS_GPIO
#define DIO207_CR SPI_CS_CR
#define DIO207_CROFF SPI_CS_CROFF
#endif
#if (defined(I2C_CLK_PORT) && defined(I2C_CLK_BIT))
#define I2C_CLK 208
#define I2C_CLK_APB2EN (__rccapb2gpioen__(I2C_CLK_PORT))
#define I2C_CLK_GPIO (__gpio__(I2C_CLK_PORT))
#if (I2C_CLK_BIT < 8)
#define I2C_CLK_CROFF I2C_CLK_BIT
#define I2C_CLK_CR CRL
#else
#define I2C_CLK_CROFF (I2C_CLK_BIT & 0x07)
#define I2C_CLK_CR CRH
#endif
#define DIO208 208
#define DIO208_PORT I2C_CLK_PORT
#define DIO208_BIT I2C_CLK_BIT
#define DIO208_APB2EN I2C_CLK_APB2EN
#define DIO208_GPIO I2C_CLK_GPIO
#define DIO208_CR I2C_CLK_CR
#define DIO208_CROFF I2C_CLK_CROFF
#endif
#if (defined(I2C_DATA_PORT) && defined(I2C_DATA_BIT))
#define I2C_DATA 209
#define I2C_DATA_APB2EN (__rccapb2gpioen__(I2C_DATA_PORT))
#define I2C_DATA_GPIO (__gpio__(I2C_DATA_PORT))
#if (I2C_DATA_BIT < 8)
#define I2C_DATA_CROFF I2C_DATA_BIT
#define I2C_DATA_CR CRL
#else
#define I2C_DATA_CROFF (I2C_DATA_BIT & 0x07)
#define I2C_DATA_CR CRH
#endif
#define DIO209 209
#define DIO209_PORT I2C_DATA_PORT
#define DIO209_BIT I2C_DATA_BIT
#define DIO209_APB2EN I2C_DATA_APB2EN
#define DIO209_GPIO I2C_DATA_GPIO
#define DIO209_CR I2C_DATA_CR
#define DIO209_CROFF I2C_DATA_CROFF
#endif
#if (defined(TX2_PORT) && defined(TX2_BIT))
#define TX2 210
#define TX2_APB2EN (__rccapb2gpioen__(TX2_PORT))
#define TX2_GPIO (__gpio__(TX2_PORT))
#if (TX2_BIT < 8)
#define TX2_CROFF TX2_BIT
#define TX2_CR CRL
#else
#define TX2_CROFF (TX2_BIT & 0x07)
#define TX2_CR CRH
#endif
#define DIO210 210
#define DIO210_PORT TX2_PORT
#define DIO210_BIT TX2_BIT
#define DIO210_APB2EN TX2_APB2EN
#define DIO210_GPIO TX2_GPIO
#define DIO210_CR TX2_CR
#define DIO210_CROFF TX2_CROFF
#endif
#if (defined(RX2_PORT) && defined(RX2_BIT))
#define RX2 211
#define RX2_APB2EN (__rccapb2gpioen__(RX2_PORT))
#define RX2_GPIO (__gpio__(RX2_PORT))
#if (RX2_BIT < 8)
#define RX2_CROFF RX2_BIT
#define RX2_CR CRL
#else
#define RX2_CROFF (RX2_BIT & 0x07)
#define RX2_CR CRH
#endif
#define DIO211 211
#define DIO211_PORT RX2_PORT
#define DIO211_BIT RX2_BIT
#define DIO211_APB2EN RX2_APB2EN
#define DIO211_GPIO RX2_GPIO
#define DIO211_CR RX2_CR
#define DIO211_CROFF RX2_CROFF
#endif
#if (defined(SPI2_CLK_PORT) && defined(SPI2_CLK_BIT))
#define SPI2_CLK 212
#define SPI2_CLK_APB2EN (__rccapb2gpioen__(SPI2_CLK_PORT))
#define SPI2_CLK_GPIO (__gpio__(SPI2_CLK_PORT))
#if (SPI2_CLK_BIT < 8)
#define SPI2_CLK_CROFF SPI2_CLK_BIT
#define SPI2_CLK_CR CRL
#else
#define SPI2_CLK_CROFF (SPI2_CLK_BIT&0x07)
#define SPI2_CLK_CR CRH
#endif
#define DIO212 212
#define DIO212_PORT SPI2_CLK_PORT
#define DIO212_BIT SPI2_CLK_BIT
#define DIO212_APB2EN SPI2_CLK_APB2EN
#define DIO212_GPIO SPI2_CLK_GPIO
#define DIO212_CR SPI2_CLK_CR
#define DIO212_CROFF SPI2_CLK_CROFF
#endif
#if (defined(SPI2_SDI_PORT) && defined(SPI2_SDI_BIT))
#define SPI2_SDI 213
#define SPI2_SDI_APB2EN (__rccapb2gpioen__(SPI2_SDI_PORT))
#define SPI2_SDI_GPIO (__gpio__(SPI2_SDI_PORT))
#if (SPI2_SDI_BIT < 8)
#define SPI2_SDI_CROFF SPI2_SDI_BIT
#define SPI2_SDI_CR CRL
#else
#define SPI2_SDI_CROFF (SPI2_SDI_BIT&0x07)
#define SPI2_SDI_CR CRH
#endif
#define DIO213 213
#define DIO213_PORT SPI2_SDI_PORT
#define DIO213_BIT SPI2_SDI_BIT
#define DIO213_APB2EN SPI2_SDI_APB2EN
#define DIO213_GPIO SPI2_SDI_GPIO
#define DIO213_CR SPI2_SDI_CR
#define DIO213_CROFF SPI2_SDI_CROFF
#endif
#if (defined(SPI2_SDO_PORT) && defined(SPI2_SDO_BIT))
#define SPI2_SDO 214
#define SPI2_SDO_APB2EN (__rccapb2gpioen__(SPI2_SDO_PORT))
#define SPI2_SDO_GPIO (__gpio__(SPI2_SDO_PORT))
#if (SPI2_SDO_BIT < 8)
#define SPI2_SDO_CROFF SPI2_SDO_BIT
#define SPI2_SDO_CR CRL
#else
#define SPI2_SDO_CROFF (SPI2_SDO_BIT&0x07)
#define SPI2_SDO_CR CRH
#endif
#define DIO214 214
#define DIO214_PORT SPI2_SDO_PORT
#define DIO214_BIT SPI2_SDO_BIT
#define DIO214_APB2EN SPI2_SDO_APB2EN
#define DIO214_GPIO SPI2_SDO_GPIO
#define DIO214_CR SPI2_SDO_CR
#define DIO214_CROFF SPI2_SDO_CROFF
#endif
#if (defined(SPI2_CS_PORT) && defined(SPI2_CS_BIT))
#define SPI2_CS 215
#define SPI2_CS_APB2EN (__rccapb2gpioen__(SPI2_CS_PORT))
#define SPI2_CS_GPIO (__gpio__(SPI2_CS_PORT))
#if (SPI2_CS_BIT < 8)
#define SPI2_CS_CROFF SPI2_CS_BIT
#define SPI2_CS_CR CRL
#else
#define SPI2_CS_CROFF (SPI2_CS_BIT&0x07)
#define SPI2_CS_CR CRH
#endif
#define DIO215 215
#define DIO215_PORT SPI2_CS_PORT
#define DIO215_BIT SPI2_CS_BIT
#define DIO215_APB2EN SPI2_CS_APB2EN
#define DIO215_GPIO SPI2_CS_GPIO
#define DIO215_CR SPI2_CS_CR
#define DIO215_CROFF SPI2_CS_CROFF
#endif

#if (defined(TX) && defined(RX))
#define MCU_HAS_UART
#endif
#if (defined(TX2) && defined(RX2))
#define MCU_HAS_UART2
#endif
#if (defined(USB_DP) && defined(USB_DM))
#define MCU_HAS_USB
	extern uint32_t tud_cdc_n_write_available(uint8_t itf);
	extern uint32_t tud_cdc_n_available(uint8_t itf);
	extern bool tud_cdc_n_connected(uint8_t itf);
#define usb_tx_available() (tud_cdc_n_write_available(0) || !tud_cdc_n_connected(0))
#define usb_rx_available() tud_cdc_n_available(0)
#endif

/**********************************************
 *	ISR on change inputs
 **********************************************/
#define EXTINT_A 0
#define EXTINT_B 1
#define EXTINT_C 2
#define EXTINT_D 3
#define EXTINT_E 4
#define EXTINT_F 5
#define EXTINT_G 6
#define _EXTINT(X) EXTINT_##X
#define EXTINT(X) _EXTINT(X)

#define EXTIRQ_0 EXTI0_IRQn
#define EXTIRQ_1 EXTI1_IRQn
#define EXTIRQ_2 EXTI2_IRQn
#define EXTIRQ_3 EXTI3_IRQn
#define EXTIRQ_4 EXTI4_IRQn
#define EXTIRQ_5 EXTI9_5_IRQn
#define EXTIRQ_6 EXTI9_5_IRQn
#define EXTIRQ_7 EXTI9_5_IRQn
#define EXTIRQ_8 EXTI9_5_IRQn
#define EXTIRQ_9 EXTI9_5_IRQn
#define EXTIRQ_10 EXTI15_10_IRQn
#define EXTIRQ_11 EXTI15_10_IRQn
#define EXTIRQ_12 EXTI15_10_IRQn
#define EXTIRQ_13 EXTI15_10_IRQn
#define EXTIRQ_14 EXTI15_10_IRQn
#define EXTIRQ_15 EXTI15_10_IRQn
#define _EXTIRQ(X) EXTIRQ_##X
#define EXTIRQ(X) _EXTIRQ(X)

#if (defined(LIMIT_X_ISR) && defined(LIMIT_X))
#define LIMIT_X_EXTIREG (LIMIT_X_BIT >> 2)
#define LIMIT_X_EXTIBITMASK (1 << LIMIT_X_BIT)
#define LIMIT_X_IRQ EXTIRQ(LIMIT_X_BIT)
#define LIMIT_X_EXTIVAL ((EXTINT(LIMIT_X_PORT)) << ((LIMIT_X_BIT & 0x03) << 2))
#define DIO100_EXTIREG LIMIT_X_EXTIREG
#define DIO100_EXTIVAL LIMIT_X_EXTIVAL
#define DIO100_IRQ LIMIT_X_IRQ
#define DIO100_EXTIBITMASK LIMIT_X_EXTIBITMASK
#else
#define LIMIT_X_EXTIMASK 0
#define LIMIT_X_EXTIBITMASK 0
#endif
#if (defined(LIMIT_Y_ISR) && defined(LIMIT_Y))
#define LIMIT_Y_EXTIREG (LIMIT_Y_BIT >> 2)
#define LIMIT_Y_EXTIBITMASK (1 << LIMIT_Y_BIT)
#define LIMIT_Y_IRQ EXTIRQ(LIMIT_Y_BIT)
#define LIMIT_Y_EXTIVAL ((EXTINT(LIMIT_Y_PORT)) << ((LIMIT_Y_BIT & 0x03) << 2))
#define DIO101_EXTIREG LIMIT_Y_EXTIREG
#define DIO101_EXTIVAL LIMIT_Y_EXTIVAL
#define DIO101_IRQ LIMIT_Y_IRQ
#define DIO101_EXTIBITMASK LIMIT_Y_EXTIBITMASK
#else
#define LIMIT_Y_EXTIMASK 0
#define LIMIT_Y_EXTIBITMASK 0
#endif
#if (defined(LIMIT_Z_ISR) && defined(LIMIT_Z))
#define LIMIT_Z_EXTIREG (LIMIT_Z_BIT >> 2)
#define LIMIT_Z_EXTIBITMASK (1 << LIMIT_Z_BIT)
#define LIMIT_Z_IRQ EXTIRQ(LIMIT_Z_BIT)
#define LIMIT_Z_EXTIVAL ((EXTINT(LIMIT_Z_PORT)) << ((LIMIT_Z_BIT & 0x03) << 2))
#define DIO102_EXTIREG LIMIT_Z_EXTIREG
#define DIO102_EXTIVAL LIMIT_Z_EXTIVAL
#define DIO102_IRQ LIMIT_Z_IRQ
#define DIO102_EXTIBITMASK LIMIT_Z_EXTIBITMASK
#else
#define LIMIT_Z_EXTIMASK 0
#define LIMIT_Z_EXTIBITMASK 0
#endif
#if (defined(LIMIT_X2_ISR) && defined(LIMIT_X2))
#define LIMIT_X2_EXTIREG (LIMIT_X2_BIT >> 2)
#define LIMIT_X2_EXTIBITMASK (1 << LIMIT_X2_BIT)
#define LIMIT_X2_IRQ EXTIRQ(LIMIT_X2_BIT)
#define LIMIT_X2_EXTIVAL ((EXTINT(LIMIT_X2_PORT)) << ((LIMIT_X2_BIT & 0x03) << 2))
#define DIO103_EXTIREG LIMIT_X2_EXTIREG
#define DIO103_EXTIVAL LIMIT_X2_EXTIVAL
#define DIO103_IRQ LIMIT_X2_IRQ
#define DIO103_EXTIBITMASK LIMIT_X2_EXTIBITMASK
#else
#define LIMIT_X2_EXTIMASK 0
#define LIMIT_X2_EXTIBITMASK 0
#endif
#if (defined(LIMIT_Y2_ISR) && defined(LIMIT_Y2))
#define LIMIT_Y2_EXTIREG (LIMIT_Y2_BIT >> 2)
#define LIMIT_Y2_EXTIBITMASK (1 << LIMIT_Y2_BIT)
#define LIMIT_Y2_IRQ EXTIRQ(LIMIT_Y2_BIT)
#define LIMIT_Y2_EXTIVAL ((EXTINT(LIMIT_Y2_PORT)) << ((LIMIT_Y2_BIT & 0x03) << 2))
#define DIO104_EXTIREG LIMIT_Y2_EXTIREG
#define DIO104_EXTIVAL LIMIT_Y2_EXTIVAL
#define DIO104_IRQ LIMIT_Y2_IRQ
#define DIO104_EXTIBITMASK LIMIT_Y2_EXTIBITMASK
#else
#define LIMIT_Y2_EXTIMASK 0
#define LIMIT_Y2_EXTIBITMASK 0
#endif
#if (defined(LIMIT_Z2_ISR) && defined(LIMIT_Z2))
#define LIMIT_Z2_EXTIREG (LIMIT_Z2_BIT >> 2)
#define LIMIT_Z2_EXTIBITMASK (1 << LIMIT_Z2_BIT)
#define LIMIT_Z2_IRQ EXTIRQ(LIMIT_Z2_BIT)
#define LIMIT_Z2_EXTIVAL ((EXTINT(LIMIT_Z2_PORT)) << ((LIMIT_Z2_BIT & 0x03) << 2))
#define DIO105_EXTIREG LIMIT_Z2_EXTIREG
#define DIO105_EXTIVAL LIMIT_Z2_EXTIVAL
#define DIO105_IRQ LIMIT_Z2_IRQ
#define DIO105_EXTIBITMASK LIMIT_Z2_EXTIBITMASK
#else
#define LIMIT_Z2_EXTIMASK 0
#define LIMIT_Z2_EXTIBITMASK 0
#endif
#if (defined(LIMIT_A_ISR) && defined(LIMIT_A))
#define LIMIT_A_EXTIREG (LIMIT_A_BIT >> 2)
#define LIMIT_A_EXTIBITMASK (1 << LIMIT_A_BIT)
#define LIMIT_A_IRQ EXTIRQ(LIMIT_A_BIT)
#define LIMIT_A_EXTIVAL ((EXTINT(LIMIT_A_PORT)) << ((LIMIT_A_BIT & 0x03) << 2))
#define DIO106_EXTIREG LIMIT_A_EXTIREG
#define DIO106_EXTIVAL LIMIT_A_EXTIVAL
#define DIO106_IRQ LIMIT_A_IRQ
#define DIO106_EXTIBITMASK LIMIT_A_EXTIBITMASK
#else
#define LIMIT_A_EXTIMASK 0
#define LIMIT_A_EXTIBITMASK 0
#endif
#if (defined(LIMIT_B_ISR) && defined(LIMIT_B))
#define LIMIT_B_EXTIREG (LIMIT_B_BIT >> 2)
#define LIMIT_B_EXTIBITMASK (1 << LIMIT_B_BIT)
#define LIMIT_B_IRQ EXTIRQ(LIMIT_B_BIT)
#define LIMIT_B_EXTIVAL ((EXTINT(LIMIT_B_PORT)) << ((LIMIT_B_BIT & 0x03) << 2))
#define DIO107_EXTIREG LIMIT_B_EXTIREG
#define DIO107_EXTIVAL LIMIT_B_EXTIVAL
#define DIO107_IRQ LIMIT_B_IRQ
#define DIO107_EXTIBITMASK LIMIT_B_EXTIBITMASK
#else
#define LIMIT_B_EXTIMASK 0
#define LIMIT_B_EXTIBITMASK 0
#endif
#if (defined(LIMIT_C_ISR) && defined(LIMIT_C))
#define LIMIT_C_EXTIREG (LIMIT_C_BIT >> 2)
#define LIMIT_C_EXTIBITMASK (1 << LIMIT_C_BIT)
#define LIMIT_C_IRQ EXTIRQ(LIMIT_C_BIT)
#define LIMIT_C_EXTIVAL ((EXTINT(LIMIT_C_PORT)) << ((LIMIT_C_BIT & 0x03) << 2))
#define DIO108_EXTIREG LIMIT_C_EXTIREG
#define DIO108_EXTIVAL LIMIT_C_EXTIVAL
#define DIO108_IRQ LIMIT_C_IRQ
#define DIO108_EXTIBITMASK LIMIT_C_EXTIBITMASK
#else
#define LIMIT_C_EXTIMASK 0
#define LIMIT_C_EXTIBITMASK 0
#endif
#if (defined(PROBE_ISR) && defined(PROBE))
#define PROBE_EXTIREG (PROBE_BIT >> 2)
#define PROBE_EXTIBITMASK (1 << PROBE_BIT)
#define PROBE_IRQ EXTIRQ(PROBE_BIT)
#define PROBE_EXTIVAL ((EXTINT(PROBE_PORT)) << ((PROBE_BIT & 0x03) << 2))
#define DIO109_EXTIREG PROBE_EXTIREG
#define DIO109_EXTIVAL PROBE_EXTIVAL
#define DIO109_IRQ PROBE_IRQ
#define DIO109_EXTIBITMASK PROBE_EXTIBITMASK
#else
#define PROBE_EXTIMASK 0
#define PROBE_EXTIBITMASK 0
#endif
#if (defined(ESTOP_ISR) && defined(ESTOP))
#define ESTOP_EXTIREG (ESTOP_BIT >> 2)
#define ESTOP_EXTIBITMASK (1 << ESTOP_BIT)
#define ESTOP_IRQ EXTIRQ(ESTOP_BIT)
#define ESTOP_EXTIVAL ((EXTINT(ESTOP_PORT)) << ((ESTOP_BIT & 0x03) << 2))
#define DIO110_EXTIREG ESTOP_EXTIREG
#define DIO110_EXTIVAL ESTOP_EXTIVAL
#define DIO110_IRQ ESTOP_IRQ
#define DIO110_EXTIBITMASK ESTOP_EXTIBITMASK
#else
#define ESTOP_EXTIMASK 0
#define ESTOP_EXTIBITMASK 0
#endif
#if (defined(SAFETY_DOOR_ISR) && defined(SAFETY_DOOR))
#define SAFETY_DOOR_EXTIREG (SAFETY_DOOR_BIT >> 2)
#define SAFETY_DOOR_EXTIBITMASK (1 << SAFETY_DOOR_BIT)
#define SAFETY_DOOR_IRQ EXTIRQ(SAFETY_DOOR_BIT)
#define SAFETY_DOOR_EXTIVAL ((EXTINT(SAFETY_DOOR_PORT)) << ((SAFETY_DOOR_BIT & 0x03) << 2))
#define DIO111_EXTIREG SAFETY_DOOR_EXTIREG
#define DIO111_EXTIVAL SAFETY_DOOR_EXTIVAL
#define DIO111_IRQ SAFETY_DOOR_IRQ
#define DIO111_EXTIBITMASK SAFETY_DOOR_EXTIBITMASK
#else
#define SAFETY_DOOR_EXTIMASK 0
#define SAFETY_DOOR_EXTIBITMASK 0
#endif
#if (defined(FHOLD_ISR) && defined(FHOLD))
#define FHOLD_EXTIREG (FHOLD_BIT >> 2)
#define FHOLD_EXTIBITMASK (1 << FHOLD_BIT)
#define FHOLD_IRQ EXTIRQ(FHOLD_BIT)
#define FHOLD_EXTIVAL ((EXTINT(FHOLD_PORT)) << ((FHOLD_BIT & 0x03) << 2))
#define DIO112_EXTIREG FHOLD_EXTIREG
#define DIO112_EXTIVAL FHOLD_EXTIVAL
#define DIO112_IRQ FHOLD_IRQ
#define DIO112_EXTIBITMASK FHOLD_EXTIBITMASK
#else
#define FHOLD_EXTIMASK 0
#define FHOLD_EXTIBITMASK 0
#endif
#if (defined(CS_RES_ISR) && defined(CS_RES))
#define CS_RES_EXTIREG (CS_RES_BIT >> 2)
#define CS_RES_EXTIBITMASK (1 << CS_RES_BIT)
#define CS_RES_IRQ EXTIRQ(CS_RES_BIT)
#define CS_RES_EXTIVAL ((EXTINT(CS_RES_PORT)) << ((CS_RES_BIT & 0x03) << 2))
#define DIO113_EXTIREG CS_RES_EXTIREG
#define DIO113_EXTIVAL CS_RES_EXTIVAL
#define DIO113_IRQ CS_RES_IRQ
#define DIO113_EXTIBITMASK CS_RES_EXTIBITMASK
#else
#define CS_RES_EXTIMASK 0
#define CS_RES_EXTIBITMASK 0
#endif
#if (defined(DIN0_ISR) && defined(DIN0))
#define DIN0_EXTIREG (DIN0_BIT >> 2)
#define DIN0_EXTIBITMASK (1 << DIN0_BIT)
#define DIN0_IRQ EXTIRQ(DIN0_BIT)
#define DIN0_EXTIVAL ((EXTINT(DIN0_PORT)) << ((DIN0_BIT & 0x03) << 2))
#define DIO130_EXTIREG DIN0_EXTIREG
#define DIO130_EXTIVAL DIN0_EXTIVAL
#define DIO130_IRQ DIN0_IRQ
#define DIO130_EXTIBITMASK DIN0_EXTIBITMASK
#else
#define DIN0_EXTIMASK 0
#define DIN0_EXTIBITMASK 0
#endif
#if (defined(DIN1_ISR) && defined(DIN1))
#define DIN1_EXTIREG (DIN1_BIT >> 2)
#define DIN1_EXTIBITMASK (1 << DIN1_BIT)
#define DIN1_IRQ EXTIRQ(DIN1_BIT)
#define DIN1_EXTIVAL ((EXTINT(DIN1_PORT)) << ((DIN1_BIT & 0x03) << 2))
#define DIO131_EXTIREG DIN1_EXTIREG
#define DIO131_EXTIVAL DIN1_EXTIVAL
#define DIO131_IRQ DIN1_IRQ
#define DIO131_EXTIBITMASK DIN1_EXTIBITMASK
#else
#define DIN1_EXTIMASK 0
#define DIN1_EXTIBITMASK 0
#endif
#if (defined(DIN2_ISR) && defined(DIN2))
#define DIN2_EXTIREG (DIN2_BIT >> 2)
#define DIN2_EXTIBITMASK (1 << DIN2_BIT)
#define DIN2_IRQ EXTIRQ(DIN2_BIT)
#define DIN2_EXTIVAL ((EXTINT(DIN2_PORT)) << ((DIN2_BIT & 0x03) << 2))
#define DIO132_EXTIREG DIN2_EXTIREG
#define DIO132_EXTIVAL DIN2_EXTIVAL
#define DIO132_IRQ DIN2_IRQ
#define DIO132_EXTIBITMASK DIN2_EXTIBITMASK
#else
#define DIN2_EXTIMASK 0
#define DIN2_EXTIBITMASK 0
#endif
#if (defined(DIN3_ISR) && defined(DIN3))
#define DIN3_EXTIREG (DIN3_BIT >> 2)
#define DIN3_EXTIBITMASK (1 << DIN3_BIT)
#define DIN3_IRQ EXTIRQ(DIN3_BIT)
#define DIN3_EXTIVAL ((EXTINT(DIN3_PORT)) << ((DIN3_BIT & 0x03) << 2))
#define DIO133_EXTIREG DIN3_EXTIREG
#define DIO133_EXTIVAL DIN3_EXTIVAL
#define DIO133_IRQ DIN3_IRQ
#define DIO133_EXTIBITMASK DIN3_EXTIBITMASK
#else
#define DIN3_EXTIMASK 0
#define DIN3_EXTIBITMASK 0
#endif
#if (defined(DIN4_ISR) && defined(DIN4))
#define DIN4_EXTIREG (DIN4_BIT >> 2)
#define DIN4_EXTIBITMASK (1 << DIN4_BIT)
#define DIN4_IRQ EXTIRQ(DIN4_BIT)
#define DIN4_EXTIVAL ((EXTINT(DIN4_PORT)) << ((DIN4_BIT & 0x03) << 2))
#define DIO134_EXTIREG DIN4_EXTIREG
#define DIO134_EXTIVAL DIN4_EXTIVAL
#define DIO134_IRQ DIN4_IRQ
#define DIO134_EXTIBITMASK DIN4_EXTIBITMASK
#else
#define DIN4_EXTIMASK 0
#define DIN4_EXTIBITMASK 0
#endif
#if (defined(DIN5_ISR) && defined(DIN5))
#define DIN5_EXTIREG (DIN5_BIT >> 2)
#define DIN5_EXTIBITMASK (1 << DIN5_BIT)
#define DIN5_IRQ EXTIRQ(DIN5_BIT)
#define DIN5_EXTIVAL ((EXTINT(DIN5_PORT)) << ((DIN5_BIT & 0x03) << 2))
#define DIO135_EXTIREG DIN5_EXTIREG
#define DIO135_EXTIVAL DIN5_EXTIVAL
#define DIO135_IRQ DIN5_IRQ
#define DIO135_EXTIBITMASK DIN5_EXTIBITMASK
#else
#define DIN5_EXTIMASK 0
#define DIN5_EXTIBITMASK 0
#endif
#if (defined(DIN6_ISR) && defined(DIN6))
#define DIN6_EXTIREG (DIN6_BIT >> 2)
#define DIN6_EXTIBITMASK (1 << DIN6_BIT)
#define DIN6_IRQ EXTIRQ(DIN6_BIT)
#define DIN6_EXTIVAL ((EXTINT(DIN6_PORT)) << ((DIN6_BIT & 0x03) << 2))
#define DIO136_EXTIREG DIN6_EXTIREG
#define DIO136_EXTIVAL DIN6_EXTIVAL
#define DIO136_IRQ DIN6_IRQ
#define DIO136_EXTIBITMASK DIN6_EXTIBITMASK
#else
#define DIN6_EXTIMASK 0
#define DIN6_EXTIBITMASK 0
#endif
#if (defined(DIN7_ISR) && defined(DIN7))
#define DIN7_EXTIREG (DIN7_BIT >> 2)
#define DIN7_EXTIBITMASK (1 << DIN7_BIT)
#define DIN7_IRQ EXTIRQ(DIN7_BIT)
#define DIN7_EXTIVAL ((EXTINT(DIN7_PORT)) << ((DIN7_BIT & 0x03) << 2))
#define DIO137_EXTIREG DIN7_EXTIREG
#define DIO137_EXTIVAL DIN7_EXTIVAL
#define DIO137_IRQ DIN7_IRQ
#define DIO137_EXTIBITMASK DIN7_EXTIBITMASK
#else
#define DIN7_EXTIMASK 0
#define DIN7_EXTIBITMASK 0
#endif

/**********************************************
 *	PWM pins
 **********************************************/
#if (defined(PWM0_CHANNEL) && defined(PWM0_TIMER) && defined(PWM0))
#if (PWM0_TIMER == 1 || (PWM0_TIMER >= 8 & PWM0_TIMER <= 11))
#define PWM0_ENREG RCC->APB2ENR
#define PWM0_CLOCK HAL_RCC_GetPCLK2Freq()
#define PWM0_APBEN __helper__(RCC_APB2ENR_TIM, PWM0_TIMER, EN)
#else
#define PWM0_ENREG RCC->APB1ENR
#define PWM0_CLOCK HAL_RCC_GetPCLK1Freq()
#define PWM0_APBEN __helper__(RCC_APB1ENR_TIM, PWM0_TIMER, EN)
#endif
#define PWM0_TIMREG (__tim__(PWM0_TIMER))
#ifndef PWM0_FREQ
#define PWM0_FREQ 1000
#endif
#if (PWM0_CHANNEL & 0x01)
#define PWM0_MODE 0x0064
#else
#define PWM0_MODE 0x6400
#endif
#if (PWM0_CHANNEL > 2)
#define PWM0_CCMREG CCMR2
#else
#define PWM0_CCMREG CCMR1
#endif
#if (PWM0_TIMER == 1)
#define PWM0_ENOUTPUT        \
	{                          \
		TIM1->BDTR |= (1 << 15); \
	}
#elif (PWM0_TIMER == 8)
#define PWM0_ENOUTPUT        \
	{                          \
		TIM8->BDTR |= (1 << 15); \
	}
#else
#define PWM0_ENOUTPUT \
	{                   \
	}
#endif
#define PWM0_CCR __ccr__(PWM0_CHANNEL)
#define DIO25_TIMER PWM0_TIMER
#define DIO25_CHANNEL PWM0_CHANNEL
#define DIO25_ENREG PWM0_ENREG
#define DIO25_APBEN PWM0_APBEN
#define DIO25_TIMREG PWM0_TIMREG
#define DIO25_APBEN PWM0_APBEN
#define DIO25_FREQ PWM0_FREQ
#define DIO25_MODE PWM0_MODE
#define DIO25_CCMREG PWM0_CCMREG
#define DIO25_CCR PWM0_CCR
#define DIO25_ENOUTPUT PWM0_ENOUTPUT
#define DIO25_CLOCK PWM0_CLOCK
#endif
#if (defined(PWM1_CHANNEL) && defined(PWM1_TIMER) && defined(PWM1))
#if (PWM1_TIMER == 1 || (PWM1_TIMER >= 8 & PWM1_TIMER <= 11))
#define PWM1_ENREG RCC->APB2ENR
#define PWM1_CLOCK HAL_RCC_GetPCLK2Freq()
#define PWM1_APBEN __helper__(RCC_APB2ENR_TIM, PWM1_TIMER, EN)
#else
#define PWM1_ENREG RCC->APB1ENR
#define PWM1_CLOCK HAL_RCC_GetPCLK1Freq()
#define PWM1_APBEN __helper__(RCC_APB1ENR_TIM, PWM1_TIMER, EN)
#endif
#define PWM1_TIMREG (__tim__(PWM1_TIMER))
#ifndef PWM1_FREQ
#define PWM1_FREQ 1000
#endif
#if (PWM1_CHANNEL & 0x01)
#define PWM1_MODE 0x0064
#else
#define PWM1_MODE 0x6400
#endif
#if (PWM1_CHANNEL > 2)
#define PWM1_CCMREG CCMR2
#else
#define PWM1_CCMREG CCMR1
#endif
#if (PWM1_TIMER == 1)
#define PWM1_ENOUTPUT        \
	{                          \
		TIM1->BDTR |= (1 << 15); \
	}
#elif (PWM1_TIMER == 8)
#define PWM1_ENOUTPUT        \
	{                          \
		TIM8->BDTR |= (1 << 15); \
	}
#else
#define PWM1_ENOUTPUT \
	{                   \
	}
#endif
#define PWM1_CCR __ccr__(PWM1_CHANNEL)
#define DIO26_TIMER PWM1_TIMER
#define DIO26_CHANNEL PWM1_CHANNEL
#define DIO26_ENREG PWM1_ENREG
#define DIO26_APBEN PWM1_APBEN
#define DIO26_TIMREG PWM1_TIMREG
#define DIO26_APBEN PWM1_APBEN
#define DIO26_FREQ PWM1_FREQ
#define DIO26_MODE PWM1_MODE
#define DIO26_CCMREG PWM1_CCMREG
#define DIO26_CCR PWM1_CCR
#define DIO26_ENOUTPUT PWM1_ENOUTPUT
#define DIO26_CLOCK PWM1_CLOCK
#endif
#if (defined(PWM2_CHANNEL) && defined(PWM2_TIMER) && defined(PWM2))
#if (PWM2_TIMER == 1 || (PWM2_TIMER >= 8 & PWM2_TIMER <= 11))
#define PWM2_ENREG RCC->APB2ENR
#define PWM2_CLOCK HAL_RCC_GetPCLK2Freq()
#define PWM2_APBEN __helper__(RCC_APB2ENR_TIM, PWM2_TIMER, EN)
#else
#define PWM2_ENREG RCC->APB1ENR
#define PWM2_CLOCK HAL_RCC_GetPCLK1Freq()
#define PWM2_APBEN __helper__(RCC_APB1ENR_TIM, PWM2_TIMER, EN)
#endif
#define PWM2_TIMREG (__tim__(PWM2_TIMER))
#ifndef PWM2_FREQ
#define PWM2_FREQ 1000
#endif
#if (PWM2_CHANNEL & 0x01)
#define PWM2_MODE 0x0064
#else
#define PWM2_MODE 0x6400
#endif
#if (PWM2_CHANNEL > 2)
#define PWM2_CCMREG CCMR2
#else
#define PWM2_CCMREG CCMR1
#endif
#if (PWM2_TIMER == 1)
#define PWM2_ENOUTPUT        \
	{                          \
		TIM1->BDTR |= (1 << 15); \
	}
#elif (PWM2_TIMER == 8)
#define PWM2_ENOUTPUT        \
	{                          \
		TIM8->BDTR |= (1 << 15); \
	}
#else
#define PWM2_ENOUTPUT \
	{                   \
	}
#endif
#define PWM2_CCR __ccr__(PWM2_CHANNEL)
#define DIO27_TIMER PWM2_TIMER
#define DIO27_CHANNEL PWM2_CHANNEL
#define DIO27_ENREG PWM2_ENREG
#define DIO27_APBEN PWM2_APBEN
#define DIO27_TIMREG PWM2_TIMREG
#define DIO27_APBEN PWM2_APBEN
#define DIO27_FREQ PWM2_FREQ
#define DIO27_MODE PWM2_MODE
#define DIO27_CCMREG PWM2_CCMREG
#define DIO27_CCR PWM2_CCR
#define DIO27_ENOUTPUT PWM2_ENOUTPUT
#define DIO27_CLOCK PWM2_CLOCK
#endif
#if (defined(PWM3_CHANNEL) && defined(PWM3_TIMER) && defined(PWM3))
#if (PWM3_TIMER == 1 || (PWM3_TIMER >= 8 & PWM3_TIMER <= 11))
#define PWM3_ENREG RCC->APB2ENR
#define PWM3_CLOCK HAL_RCC_GetPCLK2Freq()
#define PWM3_APBEN __helper__(RCC_APB2ENR_TIM, PWM3_TIMER, EN)
#else
#define PWM3_ENREG RCC->APB1ENR
#define PWM3_CLOCK HAL_RCC_GetPCLK1Freq()
#define PWM3_APBEN __helper__(RCC_APB1ENR_TIM, PWM3_TIMER, EN)
#endif
#define PWM3_TIMREG (__tim__(PWM3_TIMER))
#ifndef PWM3_FREQ
#define PWM3_FREQ 1000
#endif
#if (PWM3_CHANNEL & 0x01)
#define PWM3_MODE 0x0064
#else
#define PWM3_MODE 0x6400
#endif
#if (PWM3_CHANNEL > 2)
#define PWM3_CCMREG CCMR2
#else
#define PWM3_CCMREG CCMR1
#endif
#if (PWM3_TIMER == 1)
#define PWM3_ENOUTPUT        \
	{                          \
		TIM1->BDTR |= (1 << 15); \
	}
#elif (PWM3_TIMER == 8)
#define PWM3_ENOUTPUT        \
	{                          \
		TIM8->BDTR |= (1 << 15); \
	}
#else
#define PWM3_ENOUTPUT \
	{                   \
	}
#endif
#define PWM3_CCR __ccr__(PWM3_CHANNEL)
#define DIO28_TIMER PWM3_TIMER
#define DIO28_CHANNEL PWM3_CHANNEL
#define DIO28_ENREG PWM3_ENREG
#define DIO28_APBEN PWM3_APBEN
#define DIO28_TIMREG PWM3_TIMREG
#define DIO28_APBEN PWM3_APBEN
#define DIO28_FREQ PWM3_FREQ
#define DIO28_MODE PWM3_MODE
#define DIO28_CCMREG PWM3_CCMREG
#define DIO28_CCR PWM3_CCR
#define DIO28_ENOUTPUT PWM3_ENOUTPUT
#define DIO28_CLOCK PWM3_CLOCK
#endif
#if (defined(PWM4_CHANNEL) && defined(PWM4_TIMER) && defined(PWM4))
#if (PWM4_TIMER == 1 || (PWM4_TIMER >= 8 & PWM4_TIMER <= 11))
#define PWM4_ENREG RCC->APB2ENR
#define PWM4_CLOCK HAL_RCC_GetPCLK2Freq()
#define PWM4_APBEN __helper__(RCC_APB2ENR_TIM, PWM4_TIMER, EN)
#else
#define PWM4_ENREG RCC->APB1ENR
#define PWM4_CLOCK HAL_RCC_GetPCLK1Freq()
#define PWM4_APBEN __helper__(RCC_APB1ENR_TIM, PWM4_TIMER, EN)
#endif
#define PWM4_TIMREG (__tim__(PWM4_TIMER))
#ifndef PWM4_FREQ
#define PWM4_FREQ 1000
#endif
#if (PWM4_CHANNEL & 0x01)
#define PWM4_MODE 0x0064
#else
#define PWM4_MODE 0x6400
#endif
#if (PWM4_CHANNEL > 2)
#define PWM4_CCMREG CCMR2
#else
#define PWM4_CCMREG CCMR1
#endif
#if (PWM4_TIMER == 1)
#define PWM4_ENOUTPUT        \
	{                          \
		TIM1->BDTR |= (1 << 15); \
	}
#elif (PWM4_TIMER == 8)
#define PWM4_ENOUTPUT        \
	{                          \
		TIM8->BDTR |= (1 << 15); \
	}
#else
#define PWM4_ENOUTPUT \
	{                   \
	}
#endif
#define PWM4_CCR __ccr__(PWM4_CHANNEL)
#define DIO29_TIMER PWM4_TIMER
#define DIO29_CHANNEL PWM4_CHANNEL
#define DIO29_ENREG PWM4_ENREG
#define DIO29_APBEN PWM4_APBEN
#define DIO29_TIMREG PWM4_TIMREG
#define DIO29_APBEN PWM4_APBEN
#define DIO29_FREQ PWM4_FREQ
#define DIO29_MODE PWM4_MODE
#define DIO29_CCMREG PWM4_CCMREG
#define DIO29_CCR PWM4_CCR
#define DIO29_ENOUTPUT PWM4_ENOUTPUT
#define DIO29_CLOCK PWM4_CLOCK
#endif
#if (defined(PWM5_CHANNEL) && defined(PWM5_TIMER) && defined(PWM5))
#if (PWM5_TIMER == 1 || (PWM5_TIMER >= 8 & PWM5_TIMER <= 11))
#define PWM5_ENREG RCC->APB2ENR
#define PWM5_CLOCK HAL_RCC_GetPCLK2Freq()
#define PWM5_APBEN __helper__(RCC_APB2ENR_TIM, PWM5_TIMER, EN)
#else
#define PWM5_ENREG RCC->APB1ENR
#define PWM5_CLOCK HAL_RCC_GetPCLK1Freq()
#define PWM5_APBEN __helper__(RCC_APB1ENR_TIM, PWM5_TIMER, EN)
#endif
#define PWM5_TIMREG (__tim__(PWM5_TIMER))
#ifndef PWM5_FREQ
#define PWM5_FREQ 1000
#endif
#if (PWM5_CHANNEL & 0x01)
#define PWM5_MODE 0x0064
#else
#define PWM5_MODE 0x6400
#endif
#if (PWM5_CHANNEL > 2)
#define PWM5_CCMREG CCMR2
#else
#define PWM5_CCMREG CCMR1
#endif
#if (PWM5_TIMER == 1)
#define PWM5_ENOUTPUT        \
	{                          \
		TIM1->BDTR |= (1 << 15); \
	}
#elif (PWM5_TIMER == 8)
#define PWM5_ENOUTPUT        \
	{                          \
		TIM8->BDTR |= (1 << 15); \
	}
#else
#define PWM5_ENOUTPUT \
	{                   \
	}
#endif
#define PWM5_CCR __ccr__(PWM5_CHANNEL)
#define DIO30_TIMER PWM5_TIMER
#define DIO30_CHANNEL PWM5_CHANNEL
#define DIO30_ENREG PWM5_ENREG
#define DIO30_APBEN PWM5_APBEN
#define DIO30_TIMREG PWM5_TIMREG
#define DIO30_APBEN PWM5_APBEN
#define DIO30_FREQ PWM5_FREQ
#define DIO30_MODE PWM5_MODE
#define DIO30_CCMREG PWM5_CCMREG
#define DIO30_CCR PWM5_CCR
#define DIO30_ENOUTPUT PWM5_ENOUTPUT
#define DIO30_CLOCK PWM5_CLOCK
#endif
#if (defined(PWM6_CHANNEL) && defined(PWM6_TIMER) && defined(PWM6))
#if (PWM6_TIMER == 1 || (PWM6_TIMER >= 8 & PWM6_TIMER <= 11))
#define PWM6_ENREG RCC->APB2ENR
#define PWM6_CLOCK HAL_RCC_GetPCLK2Freq()
#define PWM6_APBEN __helper__(RCC_APB2ENR_TIM, PWM6_TIMER, EN)
#else
#define PWM6_ENREG RCC->APB1ENR
#define PWM6_CLOCK HAL_RCC_GetPCLK1Freq()
#define PWM6_APBEN __helper__(RCC_APB1ENR_TIM, PWM6_TIMER, EN)
#endif
#define PWM6_TIMREG (__tim__(PWM6_TIMER))
#ifndef PWM6_FREQ
#define PWM6_FREQ 1000
#endif
#if (PWM6_CHANNEL & 0x01)
#define PWM6_MODE 0x0064
#else
#define PWM6_MODE 0x6400
#endif
#if (PWM6_CHANNEL > 2)
#define PWM6_CCMREG CCMR2
#else
#define PWM6_CCMREG CCMR1
#endif
#if (PWM6_TIMER == 1)
#define PWM6_ENOUTPUT        \
	{                          \
		TIM1->BDTR |= (1 << 15); \
	}
#elif (PWM6_TIMER == 8)
#define PWM6_ENOUTPUT        \
	{                          \
		TIM8->BDTR |= (1 << 15); \
	}
#else
#define PWM6_ENOUTPUT \
	{                   \
	}
#endif
#define PWM6_CCR __ccr__(PWM6_CHANNEL)
#define DIO31_TIMER PWM6_TIMER
#define DIO31_CHANNEL PWM6_CHANNEL
#define DIO31_ENREG PWM6_ENREG
#define DIO31_APBEN PWM6_APBEN
#define DIO31_TIMREG PWM6_TIMREG
#define DIO31_APBEN PWM6_APBEN
#define DIO31_FREQ PWM6_FREQ
#define DIO31_MODE PWM6_MODE
#define DIO31_CCMREG PWM6_CCMREG
#define DIO31_CCR PWM6_CCR
#define DIO31_ENOUTPUT PWM6_ENOUTPUT
#define DIO31_CLOCK PWM6_CLOCK
#endif
#if (defined(PWM7_CHANNEL) && defined(PWM7_TIMER) && defined(PWM7))
#if (PWM7_TIMER == 1 || (PWM7_TIMER >= 8 & PWM7_TIMER <= 11))
#define PWM7_ENREG RCC->APB2ENR
#define PWM7_CLOCK HAL_RCC_GetPCLK2Freq()
#define PWM7_APBEN __helper__(RCC_APB2ENR_TIM, PWM7_TIMER, EN)
#else
#define PWM7_ENREG RCC->APB1ENR
#define PWM7_CLOCK HAL_RCC_GetPCLK1Freq()
#define PWM7_APBEN __helper__(RCC_APB1ENR_TIM, PWM7_TIMER, EN)
#endif
#define PWM7_TIMREG (__tim__(PWM7_TIMER))
#ifndef PWM7_FREQ
#define PWM7_FREQ 1000
#endif
#if (PWM7_CHANNEL & 0x01)
#define PWM7_MODE 0x0064
#else
#define PWM7_MODE 0x6400
#endif
#if (PWM7_CHANNEL > 2)
#define PWM7_CCMREG CCMR2
#else
#define PWM7_CCMREG CCMR1
#endif
#if (PWM7_TIMER == 1)
#define PWM7_ENOUTPUT        \
	{                          \
		TIM1->BDTR |= (1 << 15); \
	}
#elif (PWM7_TIMER == 8)
#define PWM7_ENOUTPUT        \
	{                          \
		TIM8->BDTR |= (1 << 15); \
	}
#else
#define PWM7_ENOUTPUT \
	{                   \
	}
#endif
#define PWM7_CCR __ccr__(PWM7_CHANNEL)
#define DIO32_TIMER PWM7_TIMER
#define DIO32_CHANNEL PWM7_CHANNEL
#define DIO32_ENREG PWM7_ENREG
#define DIO32_APBEN PWM7_APBEN
#define DIO32_TIMREG PWM7_TIMREG
#define DIO32_APBEN PWM7_APBEN
#define DIO32_FREQ PWM7_FREQ
#define DIO32_MODE PWM7_MODE
#define DIO32_CCMREG PWM7_CCMREG
#define DIO32_CCR PWM7_CCR
#define DIO32_ENOUTPUT PWM7_ENOUTPUT
#define DIO32_CLOCK PWM7_CLOCK
#endif
#if (defined(PWM8_CHANNEL) && defined(PWM8_TIMER) && defined(PWM8))
#if (PWM8_TIMER == 1 || (PWM8_TIMER >= 8 & PWM8_TIMER <= 11))
#define PWM8_ENREG RCC->APB2ENR
#define PWM8_CLOCK HAL_RCC_GetPCLK2Freq()
#define PWM8_APBEN __helper__(RCC_APB2ENR_TIM, PWM8_TIMER, EN)
#else
#define PWM8_ENREG RCC->APB1ENR
#define PWM8_CLOCK HAL_RCC_GetPCLK1Freq()
#define PWM8_APBEN __helper__(RCC_APB1ENR_TIM, PWM8_TIMER, EN)
#endif
#define PWM8_TIMREG (__tim__(PWM8_TIMER))
#ifndef PWM8_FREQ
#define PWM8_FREQ 1000
#endif
#if (PWM8_CHANNEL & 0x01)
#define PWM8_MODE 0x0064
#else
#define PWM8_MODE 0x6400
#endif
#if (PWM8_CHANNEL > 2)
#define PWM8_CCMREG CCMR2
#else
#define PWM8_CCMREG CCMR1
#endif
#if (PWM8_TIMER == 1)
#define PWM8_ENOUTPUT        \
	{                          \
		TIM1->BDTR |= (1 << 15); \
	}
#elif (PWM8_TIMER == 8)
#define PWM8_ENOUTPUT        \
	{                          \
		TIM8->BDTR |= (1 << 15); \
	}
#else
#define PWM8_ENOUTPUT \
	{                   \
	}
#endif
#define PWM8_CCR __ccr__(PWM8_CHANNEL)
#define DIO33_TIMER PWM8_TIMER
#define DIO33_CHANNEL PWM8_CHANNEL
#define DIO33_ENREG PWM8_ENREG
#define DIO33_APBEN PWM8_APBEN
#define DIO33_TIMREG PWM8_TIMREG
#define DIO33_APBEN PWM8_APBEN
#define DIO33_FREQ PWM8_FREQ
#define DIO33_MODE PWM8_MODE
#define DIO33_CCMREG PWM8_CCMREG
#define DIO33_CCR PWM8_CCR
#define DIO33_ENOUTPUT PWM8_ENOUTPUT
#define DIO33_CLOCK PWM8_CLOCK
#endif
#if (defined(PWM9_CHANNEL) && defined(PWM9_TIMER) && defined(PWM9))
#if (PWM9_TIMER == 1 || (PWM9_TIMER >= 8 & PWM9_TIMER <= 11))
#define PWM9_ENREG RCC->APB2ENR
#define PWM9_CLOCK HAL_RCC_GetPCLK2Freq()
#define PWM9_APBEN __helper__(RCC_APB2ENR_TIM, PWM9_TIMER, EN)
#else
#define PWM9_ENREG RCC->APB1ENR
#define PWM9_CLOCK HAL_RCC_GetPCLK1Freq()
#define PWM9_APBEN __helper__(RCC_APB1ENR_TIM, PWM9_TIMER, EN)
#endif
#define PWM9_TIMREG (__tim__(PWM9_TIMER))
#ifndef PWM9_FREQ
#define PWM9_FREQ 1000
#endif
#if (PWM9_CHANNEL & 0x01)
#define PWM9_MODE 0x0064
#else
#define PWM9_MODE 0x6400
#endif
#if (PWM9_CHANNEL > 2)
#define PWM9_CCMREG CCMR2
#else
#define PWM9_CCMREG CCMR1
#endif
#if (PWM9_TIMER == 1)
#define PWM9_ENOUTPUT        \
	{                          \
		TIM1->BDTR |= (1 << 15); \
	}
#elif (PWM9_TIMER == 8)
#define PWM9_ENOUTPUT        \
	{                          \
		TIM8->BDTR |= (1 << 15); \
	}
#else
#define PWM9_ENOUTPUT \
	{                   \
	}
#endif
#define PWM9_CCR __ccr__(PWM9_CHANNEL)
#define DIO34_TIMER PWM9_TIMER
#define DIO34_CHANNEL PWM9_CHANNEL
#define DIO34_ENREG PWM9_ENREG
#define DIO34_APBEN PWM9_APBEN
#define DIO34_TIMREG PWM9_TIMREG
#define DIO34_APBEN PWM9_APBEN
#define DIO34_FREQ PWM9_FREQ
#define DIO34_MODE PWM9_MODE
#define DIO34_CCMREG PWM9_CCMREG
#define DIO34_CCR PWM9_CCR
#define DIO34_ENOUTPUT PWM9_ENOUTPUT
#define DIO34_CLOCK PWM9_CLOCK
#endif
#if (defined(PWM10_CHANNEL) && defined(PWM10_TIMER) && defined(PWM10))
#if (PWM10_TIMER == 1 || (PWM10_TIMER >= 8 & PWM10_TIMER <= 11))
#define PWM10_ENREG RCC->APB2ENR
#define PWM10_CLOCK HAL_RCC_GetPCLK2Freq()
#define PWM10_APBEN __helper__(RCC_APB2ENR_TIM, PWM10_TIMER, EN)
#else
#define PWM10_ENREG RCC->APB1ENR
#define PWM10_CLOCK HAL_RCC_GetPCLK1Freq()
#define PWM10_APBEN __helper__(RCC_APB1ENR_TIM, PWM10_TIMER, EN)
#endif
#define PWM10_TIMREG (__tim__(PWM10_TIMER))
#ifndef PWM10_FREQ
#define PWM10_FREQ 1000
#endif
#if (PWM10_CHANNEL & 0x01)
#define PWM10_MODE 0x0064
#else
#define PWM10_MODE 0x6400
#endif
#if (PWM10_CHANNEL > 2)
#define PWM10_CCMREG CCMR2
#else
#define PWM10_CCMREG CCMR1
#endif
#if (PWM10_TIMER == 1)
#define PWM10_ENOUTPUT       \
	{                          \
		TIM1->BDTR |= (1 << 15); \
	}
#elif (PWM10_TIMER == 8)
#define PWM10_ENOUTPUT       \
	{                          \
		TIM8->BDTR |= (1 << 15); \
	}
#else
#define PWM10_ENOUTPUT \
	{                    \
	}
#endif
#define PWM10_CCR __ccr__(PWM10_CHANNEL)
#define DIO35_TIMER PWM10_TIMER
#define DIO35_CHANNEL PWM10_CHANNEL
#define DIO35_ENREG PWM10_ENREG
#define DIO35_APBEN PWM10_APBEN
#define DIO35_TIMREG PWM10_TIMREG
#define DIO35_APBEN PWM10_APBEN
#define DIO35_FREQ PWM10_FREQ
#define DIO35_MODE PWM10_MODE
#define DIO35_CCMREG PWM10_CCMREG
#define DIO35_CCR PWM10_CCR
#define DIO35_ENOUTPUT PWM10_ENOUTPUT
#define DIO35_CLOCK PWM10_CLOCK
#endif
#if (defined(PWM11_CHANNEL) && defined(PWM11_TIMER) && defined(PWM11))
#if (PWM11_TIMER == 1 || (PWM11_TIMER >= 8 & PWM11_TIMER <= 11))
#define PWM11_ENREG RCC->APB2ENR
#define PWM11_CLOCK HAL_RCC_GetPCLK2Freq()
#define PWM11_APBEN __helper__(RCC_APB2ENR_TIM, PWM11_TIMER, EN)
#else
#define PWM11_ENREG RCC->APB1ENR
#define PWM11_CLOCK HAL_RCC_GetPCLK1Freq()
#define PWM11_APBEN __helper__(RCC_APB1ENR_TIM, PWM11_TIMER, EN)
#endif
#define PWM11_TIMREG (__tim__(PWM11_TIMER))
#ifndef PWM11_FREQ
#define PWM11_FREQ 1000
#endif
#if (PWM11_CHANNEL & 0x01)
#define PWM11_MODE 0x0064
#else
#define PWM11_MODE 0x6400
#endif
#if (PWM11_CHANNEL > 2)
#define PWM11_CCMREG CCMR2
#else
#define PWM11_CCMREG CCMR1
#endif
#if (PWM11_TIMER == 1)
#define PWM11_ENOUTPUT       \
	{                          \
		TIM1->BDTR |= (1 << 15); \
	}
#elif (PWM11_TIMER == 8)
#define PWM11_ENOUTPUT       \
	{                          \
		TIM8->BDTR |= (1 << 15); \
	}
#else
#define PWM11_ENOUTPUT \
	{                    \
	}
#endif
#define PWM11_CCR __ccr__(PWM11_CHANNEL)
#define DIO36_TIMER PWM11_TIMER
#define DIO36_CHANNEL PWM11_CHANNEL
#define DIO36_ENREG PWM11_ENREG
#define DIO36_APBEN PWM11_APBEN
#define DIO36_TIMREG PWM11_TIMREG
#define DIO36_APBEN PWM11_APBEN
#define DIO36_FREQ PWM11_FREQ
#define DIO36_MODE PWM11_MODE
#define DIO36_CCMREG PWM11_CCMREG
#define DIO36_CCR PWM11_CCR
#define DIO36_ENOUTPUT PWM11_ENOUTPUT
#define DIO36_CLOCK PWM11_CLOCK
#endif
#if (defined(PWM12_CHANNEL) && defined(PWM12_TIMER) && defined(PWM12))
#if (PWM12_TIMER == 1 || (PWM12_TIMER >= 8 & PWM12_TIMER <= 11))
#define PWM12_ENREG RCC->APB2ENR
#define PWM12_CLOCK HAL_RCC_GetPCLK2Freq()
#define PWM12_APBEN __helper__(RCC_APB2ENR_TIM, PWM12_TIMER, EN)
#else
#define PWM12_ENREG RCC->APB1ENR
#define PWM12_CLOCK HAL_RCC_GetPCLK1Freq()
#define PWM12_APBEN __helper__(RCC_APB1ENR_TIM, PWM12_TIMER, EN)
#endif
#define PWM12_TIMREG (__tim__(PWM12_TIMER))
#ifndef PWM12_FREQ
#define PWM12_FREQ 1000
#endif
#if (PWM12_CHANNEL & 0x01)
#define PWM12_MODE 0x0064
#else
#define PWM12_MODE 0x6400
#endif
#if (PWM12_CHANNEL > 2)
#define PWM12_CCMREG CCMR2
#else
#define PWM12_CCMREG CCMR1
#endif
#if (PWM12_TIMER == 1)
#define PWM12_ENOUTPUT       \
	{                          \
		TIM1->BDTR |= (1 << 15); \
	}
#elif (PWM12_TIMER == 8)
#define PWM12_ENOUTPUT       \
	{                          \
		TIM8->BDTR |= (1 << 15); \
	}
#else
#define PWM12_ENOUTPUT \
	{                    \
	}
#endif
#define PWM12_CCR __ccr__(PWM12_CHANNEL)
#define DIO37_TIMER PWM12_TIMER
#define DIO37_CHANNEL PWM12_CHANNEL
#define DIO37_ENREG PWM12_ENREG
#define DIO37_APBEN PWM12_APBEN
#define DIO37_TIMREG PWM12_TIMREG
#define DIO37_APBEN PWM12_APBEN
#define DIO37_FREQ PWM12_FREQ
#define DIO37_MODE PWM12_MODE
#define DIO37_CCMREG PWM12_CCMREG
#define DIO37_CCR PWM12_CCR
#define DIO37_ENOUTPUT PWM12_ENOUTPUT
#define DIO37_CLOCK PWM12_CLOCK
#endif
#if (defined(PWM13_CHANNEL) && defined(PWM13_TIMER) && defined(PWM13))
#if (PWM13_TIMER == 1 || (PWM13_TIMER >= 8 & PWM13_TIMER <= 11))
#define PWM13_ENREG RCC->APB2ENR
#define PWM13_CLOCK HAL_RCC_GetPCLK2Freq()
#define PWM13_APBEN __helper__(RCC_APB2ENR_TIM, PWM13_TIMER, EN)
#else
#define PWM13_ENREG RCC->APB1ENR
#define PWM13_CLOCK HAL_RCC_GetPCLK1Freq()
#define PWM13_APBEN __helper__(RCC_APB1ENR_TIM, PWM13_TIMER, EN)
#endif
#define PWM13_TIMREG (__tim__(PWM13_TIMER))
#ifndef PWM13_FREQ
#define PWM13_FREQ 1000
#endif
#if (PWM13_CHANNEL & 0x01)
#define PWM13_MODE 0x0064
#else
#define PWM13_MODE 0x6400
#endif
#if (PWM13_CHANNEL > 2)
#define PWM13_CCMREG CCMR2
#else
#define PWM13_CCMREG CCMR1
#endif
#if (PWM13_TIMER == 1)
#define PWM13_ENOUTPUT       \
	{                          \
		TIM1->BDTR |= (1 << 15); \
	}
#elif (PWM13_TIMER == 8)
#define PWM13_ENOUTPUT       \
	{                          \
		TIM8->BDTR |= (1 << 15); \
	}
#else
#define PWM13_ENOUTPUT \
	{                    \
	}
#endif
#define PWM13_CCR __ccr__(PWM13_CHANNEL)
#define DIO38_TIMER PWM13_TIMER
#define DIO38_CHANNEL PWM13_CHANNEL
#define DIO38_ENREG PWM13_ENREG
#define DIO38_APBEN PWM13_APBEN
#define DIO38_TIMREG PWM13_TIMREG
#define DIO38_APBEN PWM13_APBEN
#define DIO38_FREQ PWM13_FREQ
#define DIO38_MODE PWM13_MODE
#define DIO38_CCMREG PWM13_CCMREG
#define DIO38_CCR PWM13_CCR
#define DIO38_ENOUTPUT PWM13_ENOUTPUT
#define DIO38_CLOCK PWM13_CLOCK
#endif
#if (defined(PWM14_CHANNEL) && defined(PWM14_TIMER) && defined(PWM14))
#if (PWM14_TIMER == 1 || (PWM14_TIMER >= 8 & PWM14_TIMER <= 11))
#define PWM14_ENREG RCC->APB2ENR
#define PWM14_CLOCK HAL_RCC_GetPCLK2Freq()
#define PWM14_APBEN __helper__(RCC_APB2ENR_TIM, PWM14_TIMER, EN)
#else
#define PWM14_ENREG RCC->APB1ENR
#define PWM14_CLOCK HAL_RCC_GetPCLK1Freq()
#define PWM14_APBEN __helper__(RCC_APB1ENR_TIM, PWM14_TIMER, EN)
#endif
#define PWM14_TIMREG (__tim__(PWM14_TIMER))
#ifndef PWM14_FREQ
#define PWM14_FREQ 1000
#endif
#if (PWM14_CHANNEL & 0x01)
#define PWM14_MODE 0x0064
#else
#define PWM14_MODE 0x6400
#endif
#if (PWM14_CHANNEL > 2)
#define PWM14_CCMREG CCMR2
#else
#define PWM14_CCMREG CCMR1
#endif
#if (PWM14_TIMER == 1)
#define PWM14_ENOUTPUT       \
	{                          \
		TIM1->BDTR |= (1 << 15); \
	}
#elif (PWM14_TIMER == 8)
#define PWM14_ENOUTPUT       \
	{                          \
		TIM8->BDTR |= (1 << 15); \
	}
#else
#define PWM14_ENOUTPUT \
	{                    \
	}
#endif
#define PWM14_CCR __ccr__(PWM14_CHANNEL)
#define DIO39_TIMER PWM14_TIMER
#define DIO39_CHANNEL PWM14_CHANNEL
#define DIO39_ENREG PWM14_ENREG
#define DIO39_APBEN PWM14_APBEN
#define DIO39_TIMREG PWM14_TIMREG
#define DIO39_APBEN PWM14_APBEN
#define DIO39_FREQ PWM14_FREQ
#define DIO39_MODE PWM14_MODE
#define DIO39_CCMREG PWM14_CCMREG
#define DIO39_CCR PWM14_CCR
#define DIO39_ENOUTPUT PWM14_ENOUTPUT
#define DIO39_CLOCK PWM14_CLOCK
#endif
#if (defined(PWM15_CHANNEL) && defined(PWM15_TIMER) && defined(PWM15))
#if (PWM15_TIMER == 1 || (PWM15_TIMER >= 8 & PWM15_TIMER <= 11))
#define PWM15_ENREG RCC->APB2ENR
#define PWM15_CLOCK HAL_RCC_GetPCLK2Freq()
#define PWM15_APBEN __helper__(RCC_APB2ENR_TIM, PWM15_TIMER, EN)
#else
#define PWM15_ENREG RCC->APB1ENR
#define PWM15_CLOCK HAL_RCC_GetPCLK1Freq()
#define PWM15_APBEN __helper__(RCC_APB1ENR_TIM, PWM15_TIMER, EN)
#endif
#define PWM15_TIMREG (__tim__(PWM15_TIMER))
#ifndef PWM15_FREQ
#define PWM15_FREQ 1000
#endif
#if (PWM15_CHANNEL & 0x01)
#define PWM15_MODE 0x0064
#else
#define PWM15_MODE 0x6400
#endif
#if (PWM15_CHANNEL > 2)
#define PWM15_CCMREG CCMR2
#else
#define PWM15_CCMREG CCMR1
#endif
#if (PWM15_TIMER == 1)
#define PWM15_ENOUTPUT       \
	{                          \
		TIM1->BDTR |= (1 << 15); \
	}
#elif (PWM15_TIMER == 8)
#define PWM15_ENOUTPUT       \
	{                          \
		TIM8->BDTR |= (1 << 15); \
	}
#else
#define PWM15_ENOUTPUT \
	{                    \
	}
#endif
#define PWM15_CCR __ccr__(PWM15_CHANNEL)
#define DIO40_TIMER PWM15_TIMER
#define DIO40_CHANNEL PWM15_CHANNEL
#define DIO40_ENREG PWM15_ENREG
#define DIO40_APBEN PWM15_APBEN
#define DIO40_TIMREG PWM15_TIMREG
#define DIO40_APBEN PWM15_APBEN
#define DIO40_FREQ PWM15_FREQ
#define DIO40_MODE PWM15_MODE
#define DIO40_CCMREG PWM15_CCMREG
#define DIO40_CCR PWM15_CCR
#define DIO40_ENOUTPUT PWM15_ENOUTPUT
#define DIO40_CLOCK PWM15_CLOCK
#endif

/**********************************************
 *	Analog pins
 **********************************************/
#ifdef ANALOG0
#ifndef ANALOG0_CHANNEL
#define ANALOG0_CHANNEL -1
#endif
#define DIO114_CHANNEL ANALOG0_CHANNEL
#endif
#ifdef ANALOG1
#ifndef ANALOG1_CHANNEL
#define ANALOG1_CHANNEL -1
#endif
#define DIO115_CHANNEL ANALOG1_CHANNEL
#endif
#ifdef ANALOG2
#ifndef ANALOG2_CHANNEL
#define ANALOG2_CHANNEL -1
#endif
#define DIO116_CHANNEL ANALOG2_CHANNEL
#endif
#ifdef ANALOG3
#ifndef ANALOG3_CHANNEL
#define ANALOG3_CHANNEL -1
#endif
#define DIO117_CHANNEL ANALOG3_CHANNEL
#endif
#ifdef ANALOG4
#ifndef ANALOG4_CHANNEL
#define ANALOG4_CHANNEL -1
#endif
#define DIO118_CHANNEL ANALOG4_CHANNEL
#endif
#ifdef ANALOG5
#ifndef ANALOG5_CHANNEL
#define ANALOG5_CHANNEL -1
#endif
#define DIO119_CHANNEL ANALOG5_CHANNEL
#endif
#ifdef ANALOG6
#ifndef ANALOG6_CHANNEL
#define ANALOG6_CHANNEL -1
#endif
#define DIO120_CHANNEL ANALOG6_CHANNEL
#endif
#ifdef ANALOG7
#ifndef ANALOG7_CHANNEL
#define ANALOG7_CHANNEL -1
#endif
#define DIO121_CHANNEL ANALOG7_CHANNEL
#endif
#ifdef ANALOG8
#ifndef ANALOG8_CHANNEL
#define ANALOG8_CHANNEL -1
#endif
#define DIO122_CHANNEL ANALOG8_CHANNEL
#endif
#ifdef ANALOG9
#ifndef ANALOG9_CHANNEL
#define ANALOG9_CHANNEL -1
#endif
#define DIO123_CHANNEL ANALOG9_CHANNEL
#endif
#ifdef ANALOG10
#ifndef ANALOG10_CHANNEL
#define ANALOG10_CHANNEL -1
#endif
#define DIO124_CHANNEL ANALOG10_CHANNEL
#endif
#ifdef ANALOG11
#ifndef ANALOG11_CHANNEL
#define ANALOG11_CHANNEL -1
#endif
#define DIO125_CHANNEL ANALOG11_CHANNEL
#endif
#ifdef ANALOG12
#ifndef ANALOG12_CHANNEL
#define ANALOG12_CHANNEL -1
#endif
#define DIO126_CHANNEL ANALOG12_CHANNEL
#endif
#ifdef ANALOG13
#ifndef ANALOG13_CHANNEL
#define ANALOG13_CHANNEL -1
#endif
#define DIO127_CHANNEL ANALOG13_CHANNEL
#endif
#ifdef ANALOG14
#ifndef ANALOG14_CHANNEL
#define ANALOG14_CHANNEL -1
#endif
#define DIO128_CHANNEL ANALOG14_CHANNEL
#endif
#ifdef ANALOG15
#ifndef ANALOG15_CHANNEL
#define ANALOG15_CHANNEL -1
#endif
#define DIO129_CHANNEL ANALOG15_CHANNEL
#endif

// COM registers
#ifdef MCU_HAS_UART
#ifndef UART_PORT
#define UART_PORT 1
#endif
// this MCU does not work well with both TX and RX interrupt
// this forces the sync TX method to fix communication
#if (UART_PORT < 4)
#define COM_UART __usart__(UART_PORT)
#define COM_IRQ __helper__(USART, UART_PORT, _IRQn)
#define MCU_SERIAL_ISR __helper__(USART, UART_PORT, _IRQHandler)
#define COM_OUTREG (COM_UART)->DR
#define COM_INREG (COM_UART)->DR
#if (UART_PORT == 1)
#define COM_APB APB2ENR
#define COM_APBEN __helper__(RCC_APB2ENR_USART, UART_PORT, EN)
#else
#define COM_APB APB1ENR
#define COM_APBEN __helper__(RCC_APB1ENR_USART, UART_PORT, EN)
#endif
#else
#define COM_UART __uart__(UART_PORT)
#define COM_IRQ __helper__(UART, UART_PORT, _IRQn)
#define MCU_SERIAL_ISR __helper__(UART, UART_PORT, _IRQHandler)
#define COM_APB APB1ENR
#define COM_APBEN __helper__(RCC_APB1ENR_, COM_UART, EN)
#define COM_OUTREG (COM_UART)->DR
#define COM_INREG (COM_UART)->DR
#endif

#define UART_TX_PIN __iopin__(TX_PORT, TX_BIT)
#define UART_RX_PIN __iopin__(RX_PORT, RX_BIT)

// remmaping and pin checking
//  USART	TX	RX	APB	APB2ENR	REMAP
//  1	A9	A10	APB2ENR	RCC_APB2ENR_USART1EN	0
//  1	B6	B7	APB2ENR	RCC_APB2ENR_USART1EN	1
//  2	A2	A3	APB1ENR	RCC_APB1ENR_USART2EN	0
//  2	D5	D6	APB1ENR	RCC_APB1ENR_USART2EN	1
//  3	B10	B11	APB1ENR	RCC_APB1ENR_USART3EN	0
//  3	C10	C11	APB1ENR	RCC_APB1ENR_USART3EN	1
//  3	D8	D9	APB1ENR	RCC_APB1ENR_USART3EN	3
//  4	C10	C11	APB1ENR	RCC_APB1ENR_UART4EN	x
//  5	C12	D2	APB1ENR	RCC_APB1ENR_UART5EN	x
#if (UART_PORT == 1)
#define UART_CLOCK HAL_RCC_GetPCLK2Freq()
#else
#define UART_CLOCK HAL_RCC_GetPCLK1Freq()
#endif
#if ((UART_PORT == 1) && (UART_TX_PIN == A9) && (UART_RX_PIN == A10))
#elif ((UART_PORT == 1) && (UART_TX_PIN == B6) && (UART_RX_PIN == B7))
#define COM_REMAP AFIO_MAPR_USART1_REMAP
#elif ((UART_PORT == 2) && (UART_TX_PIN == A2) && (UART_RX_PIN == A3))
#elif ((UART_PORT == 2) && (UART_TX_PIN == D5) && (UART_RX_PIN == D6))
#define COM_REMAP AFIO_MAPR_USART2_REMAP
#elif ((UART_PORT == 3) && (UART_TX_PIN == B10) && (UART_RX_PIN == B11))
#elif ((UART_PORT == 3) && (UART_TX_PIN == C10) && (UART_RX_PIN == C11))
#define COM_REMAP AFIO_MAPR_USART3_REMAP_PARTIALREMAP
#elif ((UART_PORT == 3) && (UART_TX_PIN == D8) && (UART_RX_PIN == D9))
#define COM_REMAP AFIO_MAPR_USART3_REMAP_FULLREMAP
#elif ((UART_PORT == 4) && (UART_TX_PIN == C10) && (UART_RX_PIN == C11))
#elif ((UART_PORT == 5) && (UART_TX_PIN == C12) && (UART_RX_PIN == D2))
#else
#error "USART/UART pin configuration not supported"
#endif
#endif

#ifdef MCU_HAS_UART2
#ifndef BAUDRATE2
#define BAUDRATE2 BAUDRATE
#endif
#ifndef UART2_PORT
#define UART2_PORT 1
#endif
// this MCU does not work well with both TX and RX interrupt
// this forces the sync TX method to fix communication
#if (UART2_PORT < 4)
#define COM2_UART __usart__(UART2_PORT)
#define COM2_IRQ __helper__(USART, UART2_PORT, _IRQn)
#define MCU_SERIAL2_ISR __helper__(USART, UART2_PORT, _IRQHandler)
#define COM2_OUTREG (COM2_UART)->DR
#define COM2_INREG (COM2_UART)->DR
#if (UART2_PORT == 1)
#define COM2_APB APB2ENR
#define COM2_APBEN __helper__(RCC_APB2ENR_USART, UART2_PORT, EN)
#else
#define COM2_APB APB1ENR
#define COM2_APBEN __helper__(RCC_APB1ENR_USART, UART2_PORT, EN)
#endif
#else
#define COM2_UART __uart__(UART2_PORT)
#define COM2_IRQ __helper__(UART, UART2_PORT, _IRQn)
#define MCU_SERIAL2_ISR __helper__(UART, UART2_PORT, _IRQHandler)
#define COM2_APB APB1ENR
#define COM2_APBEN __helper__(RCC_APB1ENR_, COM2_UART, EN)
#define COM2_OUTREG (COM2_UART)->DR
#define COM2_INREG (COM2_UART)->DR
#endif

#define UART2_TX_PIN __iopin__(TX2_PORT, TX2_BIT)
#define UART2_RX_PIN __iopin__(RX2_PORT, RX2_BIT)

// remmaping and pin checking
//  USART	TX	RX	APB	APB2ENR	REMAP
//  1	A9	A10	APB2ENR	RCC_APB2ENR_USART1EN	0
//  1	B6	B7	APB2ENR	RCC_APB2ENR_USART1EN	1
//  2	A2	A3	APB1ENR	RCC_APB1ENR_USART2EN	0
//  2	D5	D6	APB1ENR	RCC_APB1ENR_USART2EN	1
//  3	B10	B11	APB1ENR	RCC_APB1ENR_USART3EN	0
//  3	C10	C11	APB1ENR	RCC_APB1ENR_USART3EN	1
//  3	D8	D9	APB1ENR	RCC_APB1ENR_USART3EN	3
//  4	C10	C11	APB1ENR	RCC_APB1ENR_UART4EN	x
//  5	C12	D2	APB1ENR	RCC_APB1ENR_UART5EN	x
#if (UART2_PORT == 1)
#define UART2_CLOCK HAL_RCC_GetPCLK2Freq()
#else
#define UART2_CLOCK HAL_RCC_GetPCLK1Freq()
#endif
#if ((UART2_PORT == 1) && (UART2_TX_PIN == A9) && (UART2_RX_PIN == A10))
#elif ((UART2_PORT == 1) && (UART2_TX_PIN == B6) && (UART2_RX_PIN == B7))
#define COM2_REMAP AFIO_MAPR_USART1_REMAP
#elif ((UART2_PORT == 2) && (UART2_TX_PIN == A2) && (UART2_RX_PIN == A3))
#elif ((UART2_PORT == 2) && (UART2_TX_PIN == D5) && (UART2_RX_PIN == D6))
#define COM2_REMAP AFIO_MAPR_USART2_REMAP
#elif ((UART2_PORT == 3) && (UART2_TX_PIN == B10) && (UART2_RX_PIN == B11))
#elif ((UART2_PORT == 3) && (UART2_TX_PIN == C10) && (UART2_RX_PIN == C11))
#define COM2_REMAP AFIO_MAPR_USART3_REMAP_PARTIALREMAP
#elif ((UART2_PORT == 3) && (UART2_TX_PIN == D8) && (UART2_RX_PIN == D9))
#define COM2_REMAP AFIO_MAPR_USART3_REMAP_FULLREMAP
#elif ((UART2_PORT == 4) && (UART2_TX_PIN == C10) && (UART2_RX_PIN == C11))
#elif ((UART2_PORT == 5) && (UART2_TX_PIN == C12) && (UART2_RX_PIN == D2))
#else
#error "USART/UART2 pin configuration not supported"
#endif
#endif

#if (defined(SPI_CLK) && defined(SPI_SDO) && defined(SPI_SDI))
#define MCU_HAS_SPI
#define SPI_CLK_PIN __iopin__(SPI_CLK_PORT, SPI_CLK_BIT)
#define SPI_SDO_PIN __iopin__(SPI_SDO_PORT, SPI_SDO_BIT)
#define SPI_SDI_PIN __iopin__(SPI_SDI_PORT, SPI_SDI_BIT)
#ifndef SPI_PORT
#define SPI_PORT 1
#endif
#ifndef SPI_MODE
#define SPI_MODE 0
#endif
#ifndef SPI_FREQ
#define SPI_FREQ 1000000UL
#endif
// remmaping and pin checking
//  SPI	CLK	SDI	SDO	REMAP
//  1	A5	A6	A7	0
//  1	B3	B4	B5	1
//  2	B13	B14	B15	NOREMAP
//  3	B3	B4	B5	0
//  3	C10	C11	C12	1
#if ((SPI_PORT == 1) && (SPI_CLK_PIN == A5) && (SPI_SDI_PIN == A6) && (SPI_SDO_PIN == A7))
#elif ((SPI_PORT == 1) && (SPI_CLK_PIN == B3) && (SPI_SDI_PIN == B4) && (SPI_SDO_PIN == B5))
#define SPI_REMAP AFIO_MAPR_SPI1_REMAP
#elif ((SPI_PORT == 2) && (SPI_CLK_PIN == B13) && (SPI_SDI_PIN == B14) && (SPI_SDO_PIN == B15))
#elif ((SPI_PORT == 3) && (SPI_CLK_PIN == B3) && (SPI_SDI_PIN == B4) && (SPI_SDO_PIN == B5))
#elif ((SPI_PORT == 3) && (SPI_CLK_PIN == C10) && (SPI_SDI_PIN == C11) && (SPI_SDO_PIN == C12))
#define SPI_REMAP AFIO_MAPR_SPI3_REMAP
#else
#error "SPI pin configuration not supported"
#endif

#define SPI_REG __helper__(SPI, SPI_PORT, )
#if (SPI_PORT == 1)
#define SPI_ENREG RCC->APB2ENR
#define SPI_ENVAL RCC_APB2ENR_SPI1EN
#define SPI_CLOCK HAL_RCC_GetPCLK2Freq()
#else
#define SPI_ENREG RCC->APB1ENR
#define SPI_ENVAL __helper__(RCC_APB1ENR_SPI, SPI_PORT, EN)
#define SPI_CLOCK HAL_RCC_GetPCLK1Freq()
#endif

#if (SPI_PORT == 1)
#define SPI_DMA_CONTROLLER_NUM 1
#define SPI_DMA_TX_CHANNEL_NUM 3
#define SPI_DMA_RX_CHANNEL_NUM 2
#define SPI_DMA_TX_IFR_POS 8
#define SPI_DMA_RX_IFR_POS 4
#elif (SPI_PORT == 2)
#define SPI_DMA_CONTROLLER_NUM 1
#define SPI_DMA_TX_CHANNEL_NUM 5
#define SPI_DMA_RX_CHANNEL_NUM 4
#define SPI_DMA_TX_IFR_POS 16
#define SPI_DMA_RX_IFR_POS 12
#elif (SPI_PORT == 3)
#define SPI_DMA_CONTROLLER_NUM 2
#define SPI_DMA_TX_CHANNEL_NUM 2
#define SPI_DMA_RX_CHANNEL_NUM 1
#define SPI_DMA_TX_IFR_POS 4
#define SPI_DMA_RX_IFR_POS 0
#endif

#define SPI_DMA_CONTROLLER __helper__(DMA, SPI_DMA_CONTROLLER_NUM, )
#define SPI_DMA_EN __helper__(RCC_AHBENR_DMA, SPI_DMA_CONTROLLER_NUM, EN)

#define SPI_DMA_TX_CHANNEL __helper__(__helper__(DMA, SPI_DMA_CONTROLLER_NUM, _Channel), SPI_DMA_TX_CHANNEL_NUM, )
#define SPI_DMA_RX_CHANNEL __helper__(__helper__(DMA, SPI_DMA_CONTROLLER_NUM, _Channel), SPI_DMA_RX_CHANNEL_NUM, )

#define SPI_DMA_TX_IFCR_MASK (0b1111 << SPI_DMA_TX_IFR_POS)
#define SPI_DMA_RX_IFCR_MASK (0b1111 << SPI_DMA_RX_IFR_POS)

#define SPI_IRQ __helper__(SPI, SPI_PORT, _IRQn)
#define SPI_ISR __helper__(SPI, SPI_PORT, _IRQHandler)

#endif

#if (defined(SPI2_CLK) && defined(SPI2_SDO) && defined(SPI2_SDI))
#define MCU_HAS_SPI2
#define SPI2_CLK_PIN __iopin__(SPI2_CLK_PORT, SPI2_CLK_BIT)
#define SPI2_SDO_PIN __iopin__(SPI2_SDO_PORT, SPI2_SDO_BIT)
#define SPI2_SDI_PIN __iopin__(SPI2_SDI_PORT, SPI2_SDI_BIT)
#ifndef SPI2_PORT
#define SPI2_PORT 1
#endif
#ifndef SPI2_MODE
#define SPI2_MODE 0
#endif
#ifndef SPI2_FREQ
#define SPI2_FREQ 1000000UL
#endif
// remmaping and pin checking
//  SPI2	CLK	SDI	SDO	REMAP
//  1	A5	A6	A7	0
//  1	B3	B4	B5	1
//  2	B13	B14	B15	NOREMAP
//  3	B3	B4	B5	0
//  3	C10	C11	C12	1
#if ((SPI2_PORT == 1) && (SPI2_CLK_PIN == A5) && (SPI2_SDI_PIN == A6) && (SPI2_SDO_PIN == A7))
#elif ((SPI2_PORT == 1) && (SPI2_CLK_PIN == B3) && (SPI2_SDI_PIN == B4) && (SPI2_SDO_PIN == B5))
#define SPI2_REMAP AFIO_MAPR_SPI1_REMAP
#elif ((SPI2_PORT == 2) && (SPI2_CLK_PIN == B13) && (SPI2_SDI_PIN == B14) && (SPI2_SDO_PIN == B15))
#elif ((SPI2_PORT == 3) && (SPI2_CLK_PIN == B3) && (SPI2_SDI_PIN == B4) && (SPI2_SDO_PIN == B5))
#elif ((SPI2_PORT == 3) && (SPI2_CLK_PIN == C10) && (SPI2_SDI_PIN == C11) && (SPI2_SDO_PIN == C12))
#define SPI2_REMAP AFIO_MAPR_SPI3_REMAP
#else
#error "SPI2 pin configuration not supported"
#endif

#define SPI2_REG __helper__(SPI, SPI2_PORT, )
#if (SPI2_PORT == 1)
#define SPI2_ENREG RCC->APB2ENR
#define SPI2_ENVAL RCC_APB2ENR_SPI1EN
#define SPI2_CLOCK HAL_RCC_GetPCLK2Freq()
#else
#define SPI2_ENREG RCC->APB1ENR
#define SPI2_ENVAL __helper__(RCC_APB1ENR_SPI, SPI2_PORT, EN)
#define SPI2_CLOCK HAL_RCC_GetPCLK1Freq()
#endif

#if (SPI2_PORT == 1)
#define SPI2_DMA_CONTROLLER_NUM 1
#define SPI2_DMA_TX_CHANNEL_NUM 3
#define SPI2_DMA_RX_CHANNEL_NUM 2
#define SPI2_DMA_TX_IFR_POS 8
#define SPI2_DMA_RX_IFR_POS 4
#elif (SPI2_PORT == 2)
#define SPI2_DMA_CONTROLLER_NUM 1
#define SPI2_DMA_TX_CHANNEL_NUM 5
#define SPI2_DMA_RX_CHANNEL_NUM 4
#define SPI2_DMA_TX_IFR_POS 16
#define SPI2_DMA_RX_IFR_POS 12
#elif (SPI2_PORT == 3)
#define SPI2_DMA_CONTROLLER_NUM 2
#define SPI2_DMA_TX_CHANNEL_NUM 2
#define SPI2_DMA_RX_CHANNEL_NUM 1
#define SPI2_DMA_TX_IFR_POS 4
#define SPI2_DMA_RX_IFR_POS 0
#endif

#define SPI2_DMA_CONTROLLER __helper__(DMA, SPI2_DMA_CONTROLLER_NUM, )
#define SPI2_DMA_EN __helper__(RCC_AHBENR_DMA, SPI2_DMA_CONTROLLER_NUM, EN)

#define SPI2_DMA_TX_CHANNEL __helper__(__helper__(DMA, SPI2_DMA_CONTROLLER_NUM, _Channel), SPI2_DMA_TX_CHANNEL_NUM, )
#define SPI2_DMA_RX_CHANNEL __helper__(__helper__(DMA, SPI2_DMA_CONTROLLER_NUM, _Channel), SPI2_DMA_RX_CHANNEL_NUM, )

#define SPI2_DMA_TX_IFCR_MASK (0b1111 << SPI2_DMA_TX_IFR_POS)
#define SPI2_DMA_RX_IFCR_MASK (0b1111 << SPI2_DMA_RX_IFR_POS)

#define SPI2_IRQ __helper__(SPI, SPI2_PORT, _IRQn)
#define SPI2_ISR __helper__(SPI, SPI2_PORT, _IRQHandler)

#endif

// I2C
#if (defined(I2C_CLK) && defined(I2C_DATA))
#define MCU_HAS_I2C
#define MCU_SUPPORTS_I2C_SLAVE
#ifndef I2C_ADDRESS
#define I2C_ADDRESS 0
#endif

#define I2C_CLK_PIN __iopin__(I2C_CLK_PORT, I2C_CLK_BIT)
#define I2C_DATA_PIN __iopin__(I2C_DATA_PORT, I2C_DATA_BIT)
#ifndef I2C_PORT
#define I2C_PORT 1
#endif
#define I2C_IRQ __helper__(I2C, I2C_PORT, _EV_IRQn)
#define I2C_ISR __helper__(I2C, I2C_PORT, _EV_IRQHandler)

#define I2C_APBEN __helper__(RCC_APB1ENR_I2C, I2C_PORT, EN)
#define I2C_REG __helper__(I2C, I2C_PORT, )
#define I2C_SPEEDRANGE (HAL_RCC_GetPCLK1Freq() / 1000000UL)

#if ((I2C_PORT == 1) && (I2C_CLK_PIN == B6) && (I2C_DATA_PIN == B7))
#elif ((I2C_PORT == 1) && (I2C_CLK_PIN == B8) && (I2C_DATA_PIN == B9))
#define I2C_REMAP AFIO_MAPR_I2C1_REMAP
#elif ((I2C_PORT == 2) && (I2C_CLK_PIN == B10) && (I2C_DATA_PIN == B11))
#else
#error "I2C pin configuration not supported"
#endif

#ifndef I2C_FREQ
#define I2C_FREQ 400000UL
#endif

#endif

// Timer registers
#ifndef ITP_TIMER
#define ITP_TIMER 2
#endif
#if (ITP_TIMER == 1 || ITP_TIMER == 8)
#define MCU_ITP_ISR __helper__(TIM, ITP_TIMER, _UP_IRQHandler)
#define MCU_ITP_IRQ __helper__(TIM, ITP_TIMER, _UP_IRQn)
#elif (ITP_TIMER == 9)
#define MCU_ITP_ISR TIM1_BRK_TIM9_IRQHandler
#define MCU_ITP_IRQ TIM1_BRK_TIM9_IRQn
#elif (ITP_TIMER == 10)
#define MCU_ITP_ISR TIM1_UP_TIM10_IRQHandler
#define MCU_ITP_IRQ TIM1_UP_TIM10_IRQn
#elif (ITP_TIMER == 11)
#define MCU_ITP_ISR TIM1_TRG_COM_TIM11_IRQHandler
#define MCU_ITP_IRQ TIM1_TRG_COM_TIM11_IRQn
#elif (ITP_TIMER == 12)
#define MCU_ITP_ISR TIM8_BRK_TIM12_IRQHandler
#define MCU_ITP_IRQ TIM8_BRK_TIM12_IRQn
#elif (ITP_TIMER == 13)
#define MCU_ITP_ISR TIM8_UP_TIM13_IRQHandler
#define MCU_ITP_IRQ TIM8_UP_TIM13_IRQn
#elif (ITP_TIMER == 14)
#define MCU_ITP_ISR TIM8_TRG_COM_TIM14_IRQHandler
#define MCU_ITP_IRQ TIM8_TRG_COM_TIM14_IRQn
#else
#define MCU_ITP_ISR __helper__(TIM, ITP_TIMER, _IRQHandler)
#define MCU_ITP_IRQ __helper__(TIM, ITP_TIMER, _IRQn)
#endif
#define ITP_TIMER_REG __helper__(TIM, ITP_TIMER, )
#if (ITP_TIMER == 1 || (ITP_TIMER >= 8 & ITP_TIMER <= 11))
#define ITP_TIMER_ENREG APB2ENR
#define ITP_TIMER_RESETREG APB1RSTR
#define ITP_TIMER_APB __helper__(RCC_APB2ENR_TIM, ITP_TIMER, EN)
#define ITP_TIMER_CLOCK HAL_RCC_GetPCLK2Freq()
#else
#define ITP_TIMER_ENREG APB1ENR
#define ITP_TIMER_RESETREG APB1RSTR
#define ITP_TIMER_APB __helper__(RCC_APB1ENR_TIM, ITP_TIMER, EN)
#define ITP_TIMER_CLOCK HAL_RCC_GetPCLK1Freq()
#endif

#ifndef SERVO_TIMER
#define SERVO_TIMER 3
#endif
#if (SERVO_TIMER == 1 || SERVO_TIMER == 8)
#define MCU_SERVO_ISR __helper__(TIM, SERVO_TIMER, _UP_IRQHandler)
#define MCU_SERVO_IRQ __helper__(TIM, SERVO_TIMER, _UP_IRQn)
#elif (SERVO_TIMER == 9)
#define MCU_SERVO_ISR TIM1_BRK_TIM9_IRQHandler
#define MCU_SERVO_IRQ TIM1_BRK_TIM9_IRQn
#elif (SERVO_TIMER == 10)
#define MCU_SERVO_ISR TIM1_UP_TIM10_IRQHandler
#define MCU_SERVO_IRQ TIM1_UP_TIM10_IRQn
#elif (SERVO_TIMER == 11)
#define MCU_SERVO_ISR TIM1_TRG_COM_TIM11_IRQHandler
#define MCU_SERVO_IRQ TIM1_TRG_COM_TIM11_IRQn
#elif (SERVO_TIMER == 12)
#define MCU_SERVO_ISR TIM8_BRK_TIM12_IRQHandler
#define MCU_SERVO_IRQ TIM8_BRK_TIM12_IRQn
#elif (SERVO_TIMER == 13)
#define MCU_SERVO_ISR TIM8_UP_TIM13_IRQHandler
#define MCU_SERVO_IRQ TIM8_UP_TIM13_IRQn
#elif (SERVO_TIMER == 14)
#define MCU_SERVO_ISR TIM8_TRG_COM_TIM14_IRQHandler
#define MCU_SERVO_IRQ TIM8_TRG_COM_TIM14_IRQn
#else
#define MCU_SERVO_ISR __helper__(TIM, SERVO_TIMER, _IRQHandler)
#define MCU_SERVO_IRQ __helper__(TIM, SERVO_TIMER, _IRQn)
#endif
#define SERVO_TIMER_REG __helper__(TIM, SERVO_TIMER, )
#if (SERVO_TIMER == 1 || (SERVO_TIMER >= 8 & SERVO_TIMER <= 11))
#define SERVO_TIMER_ENREG APB2ENR
#define SERVO_TIMER_RESETREG APB1RSTR
#define SERVO_TIMER_APB __helper__(RCC_APB2ENR_TIM, SERVO_TIMER, EN)
#define SERVO_CLOCK HAL_RCC_GetPCLK2Freq()
#else
#define SERVO_TIMER_ENREG APB1ENR
#define SERVO_TIMER_RESETREG APB1RSTR
#define SERVO_TIMER_APB __helper__(RCC_APB1ENR_TIM, SERVO_TIMER, EN)
#define SERVO_CLOCK HAL_RCC_GetPCLK1Freq()
#endif

#ifdef ONESHOT_TIMER
#define MCU_HAS_ONESHOT_TIMER
#if (ONESHOT_TIMER == 1 || ONESHOT_TIMER == 8)
#define MCU_ONESHOT_ISR __helper__(TIM, ONESHOT_TIMER, _UP_IRQHandler)
#define MCU_ONESHOT_IRQ __helper__(TIM, ONESHOT_TIMER, _UP_IRQn)
#elif (ONESHOT_TIMER == 9)
#define MCU_ONESHOT_ISR TIM1_BRK_TIM9_IRQHandler
#define MCU_ONESHOT_IRQ TIM1_BRK_TIM9_IRQn
#elif (ONESHOT_TIMER == 10)
#define MCU_ONESHOT_ISR TIM1_UP_TIM10_IRQHandler
#define MCU_ONESHOT_IRQ TIM1_UP_TIM10_IRQn
#elif (ONESHOT_TIMER == 11)
#define MCU_ONESHOT_ISR TIM1_TRG_COM_TIM11_IRQHandler
#define MCU_ONESHOT_IRQ TIM1_TRG_COM_TIM11_IRQn
#elif (ONESHOT_TIMER == 12)
#define MCU_ONESHOT_ISR TIM8_BRK_TIM12_IRQHandler
#define MCU_ONESHOT_IRQ TIM8_BRK_TIM12_IRQn
#elif (ONESHOT_TIMER == 13)
#define MCU_ONESHOT_ISR TIM8_UP_TIM13_IRQHandler
#define MCU_ONESHOT_IRQ TIM8_UP_TIM13_IRQn
#elif (ONESHOT_TIMER == 14)
#define MCU_ONESHOT_ISR TIM8_TRG_COM_TIM14_IRQHandler
#define MCU_ONESHOT_IRQ TIM8_TRG_COM_TIM14_IRQn
#else
#define MCU_ONESHOT_ISR __helper__(TIM, ONESHOT_TIMER, _IRQHandler)
#define MCU_ONESHOT_IRQ __helper__(TIM, ONESHOT_TIMER, _IRQn)
#endif
#define ONESHOT_TIMER_REG __helper__(TIM, ONESHOT_TIMER, )
#if (ONESHOT_TIMER == 1 || (ONESHOT_TIMER >= 8 & ONESHOT_TIMER <= 11))
#define ONESHOT_TIMER_ENREG APB2ENR
#define ONESHOT_TIMER_RESETREG APB1RSTR
#define ONESHOT_TIMER_APB __helper__(RCC_APB2ENR_TIM, ONESHOT_TIMER, EN)
#define ONESHOT_TIMER_CLOCK HAL_RCC_GetPCLK2Freq()
#else
#define ONESHOT_TIMER_ENREG APB1ENR
#define ONESHOT_TIMER_RESETREG APB1RSTR
#define ONESHOT_TIMER_APB __helper__(RCC_APB1ENR_TIM, ONESHOT_TIMER, EN)
#define ONESHOT_TIMER_CLOCK HAL_RCC_GetPCLK1Freq()
#endif
#endif

#ifndef __indirect__
#define __indirect__ex__(X, Y) DIO##X##_##Y
#define __indirect__(X, Y) __indirect__ex__(X, Y)
#endif

#ifndef BYTE_OPS
#define BYTE_OPS
// Set bit y in byte x
#define SETBIT(x, y) ((x) |= (1 << (y)))
// Clear bit y in byte x
#define CLEARBIT(x, y) ((x) &= ~(1 << (y)))
// Check bit y in byte x
#define CHECKBIT(x, y) ((x) & (1 << (y)))
// Toggle bit y in byte x
#define TOGGLEBIT(x, y) ((x) ^= (1 << (y)))
// Set byte y in byte x
#define SETFLAG(x, y) ((x) |= (y))
// Clear byte y in byte x
#define CLEARFLAG(x, y) ((x) &= ~(y))
// Check byte y in byte x
#define CHECKFLAG(x, y) ((x) & (y))
// Toggle byte y in byte x
#define TOGGLEFLAG(x, y) ((x) ^= (y))
#endif

#define mcu_config_input(diopin)                                                                                    \
	{                                                                                                                 \
		RCC->APB2ENR |= __indirect__(diopin, APB2EN);                                                                   \
		__indirect__(diopin, GPIO)->__indirect__(diopin, CR) &= ~(GPIO_RESET << (__indirect__(diopin, CROFF) << 2U));   \
		__indirect__(diopin, GPIO)->__indirect__(diopin, CR) |= (GPIO_IN_FLOAT << (__indirect__(diopin, CROFF) << 2U)); \
	}

#define mcu_config_output(diopin)                                                                                       \
	{                                                                                                                     \
		RCC->APB2ENR |= __indirect__(diopin, APB2EN);                                                                       \
		__indirect__(diopin, GPIO)->__indirect__(diopin, CR) &= ~(GPIO_RESET << (__indirect__(diopin, CROFF) << 2U));       \
		__indirect__(diopin, GPIO)->__indirect__(diopin, CR) |= (GPIO_OUT_PP_50MHZ << (__indirect__(diopin, CROFF) << 2U)); \
	}

#define mcu_config_output_af(diopin, mode)                                                                        \
	{                                                                                                               \
		RCC->APB2ENR |= RCC_APB2ENR_AFIOEN;                                                                           \
		RCC->APB2ENR |= __indirect__(diopin, APB2EN);                                                                 \
		__indirect__(diopin, GPIO)->__indirect__(diopin, CR) &= ~(GPIO_RESET << (__indirect__(diopin, CROFF) << 2U)); \
		__indirect__(diopin, GPIO)->__indirect__(diopin, CR) |= (mode << (__indirect__(diopin, CROFF) << 2U));        \
	}

#define mcu_config_input_af(diopin)                                                                                 \
	{                                                                                                                 \
		RCC->APB2ENR |= RCC_APB2ENR_AFIOEN;                                                                             \
		RCC->APB2ENR |= __indirect__(diopin, APB2EN);                                                                   \
		__indirect__(diopin, GPIO)->__indirect__(diopin, CR) &= ~(GPIO_RESET << (__indirect__(diopin, CROFF) << 2U));   \
		__indirect__(diopin, GPIO)->__indirect__(diopin, CR) |= (GPIO_IN_FLOAT << (__indirect__(diopin, CROFF) << 2U)); \
	}

#define mcu_config_pullup(diopin)                                                                                 \
	{                                                                                                               \
		__indirect__(diopin, GPIO)->__indirect__(diopin, CR) &= ~(GPIO_RESET << (__indirect__(diopin, CROFF) << 2U)); \
		__indirect__(diopin, GPIO)->__indirect__(diopin, CR) |= (GPIO_IN_PUP << (__indirect__(diopin, CROFF) << 2U)); \
		__indirect__(diopin, GPIO)->BSRR = (1U << __indirect__(diopin, BIT));                                         \
	}

#define mcu_config_pwm(diopin, freq)                                                                                         \
	{                                                                                                                          \
		RCC->APB2ENR |= 0x1U;                                                                                                    \
		__indirect__(diopin, ENREG) |= __indirect__(diopin, APBEN);                                                              \
		__indirect__(diopin, GPIO)->__indirect__(diopin, CR) &= ~(GPIO_RESET << ((__indirect__(diopin, CROFF)) << 2U));          \
		__indirect__(diopin, GPIO)->__indirect__(diopin, CR) |= (GPIO_OUTALT_PP_50MHZ << ((__indirect__(diopin, CROFF)) << 2U)); \
		__indirect__(diopin, TIMREG)->CR1 = 0;                                                                                   \
		__indirect__(diopin, TIMREG)->PSC = (uint16_t)(__indirect__(diopin, CLOCK) / 1000000UL) - 1;                             \
		__indirect__(diopin, TIMREG)->ARR = (uint16_t)(1000000UL / freq);                                                        \
		__indirect__(diopin, TIMREG)->__indirect__(diopin, CCR) = 0;                                                             \
		__indirect__(diopin, TIMREG)->__indirect__(diopin, CCMREG) = __indirect__(diopin, MODE);                                 \
		__indirect__(diopin, TIMREG)->CCER |= (1U << ((__indirect__(diopin, CHANNEL) - 1) << 2));                                \
		__indirect__(diopin, TIMREG)->BDTR |= (1 << 15);                                                                         \
		__indirect__(diopin, TIMREG)->CR1 |= 0x01U;                                                                              \
		__indirect__(diopin, ENOUTPUT);                                                                                          \
	}

#define mcu_config_input_isr(diopin)                                                                        \
	{                                                                                                         \
		RCC->APB2ENR |= 0x1U;                                                                                   \
		AFIO->EXTICR[(__indirect__(diopin, EXTIREG))] &= ~(0xF << (((__indirect__(diopin, BIT)) & 0x03) << 2)); \
		AFIO->EXTICR[(__indirect__(diopin, EXTIREG))] |= (__indirect__(diopin, EXTIVAL));                       \
		SETBIT(EXTI->RTSR, __indirect__(diopin, BIT));                                                          \
		SETBIT(EXTI->FTSR, __indirect__(diopin, BIT));                                                          \
		SETBIT(EXTI->IMR, __indirect__(diopin, BIT));                                                           \
		NVIC_SetPriority(__indirect__(diopin, IRQ), 5);                                                         \
		NVIC_ClearPendingIRQ(__indirect__(diopin, IRQ));                                                        \
		NVIC_EnableIRQ(__indirect__(diopin, IRQ));                                                              \
	}

#define mcu_config_analog(diopin)                                                                                   \
	{                                                                                                                 \
		RCC->CFGR &= ~(RCC_CFGR_ADCPRE);                                                                                \
		RCC->CFGR |= RCC_CFGR_ADCPRE_DIV8;                                                                              \
		RCC->APB2ENR |= (RCC_APB2ENR_ADC1EN | __indirect__(diopin, APB2EN) | 0x1U);                                     \
		ADC1->SQR1 = 1; /*one conversion*/                                                                              \
		ADC1->SMPR1 = 0x00ffffff & 0x36DB6DB6;                                                                          \
		ADC1->SMPR2 = 0x36DB6DB6;                                                                                       \
		ADC1->CR2 &= ~ADC_CR2_CONT; /*single conversion mode*/                                                          \
		__indirect__(diopin, GPIO)->__indirect__(diopin, CR) &= ~(GPIO_RESET << ((__indirect__(diopin, CROFF)) << 2U)); \
		ADC1->CR2 |= ADC_CR2_ADON;	 /*enable adc*/                                                                     \
		ADC1->CR2 |= ADC_CR2_RSTCAL; /*reset calibration*/                                                              \
		while (ADC1->CR2 & ADC_CR2_RSTCAL)                                                                              \
			;                                                                                                             \
		ADC1->CR2 |= ADC_CR2_CAL; /*start calibration*/                                                                 \
		while (ADC1->CR2 & ADC_CR2_CAL)                                                                                 \
			;                                                                                                             \
		ADC1->CR2 |= (ADC_CR2_EXTSEL | ADC_CR2_EXTTRIG); /*external start trigger software*/                            \
	}

#define mcu_get_input(diopin) (CHECKBIT(__indirect__(diopin, GPIO)->IDR, __indirect__(diopin, BIT)))
#define mcu_get_output(diopin) (CHECKBIT(__indirect__(diopin, GPIO)->ODR, __indirect__(diopin, BIT)))
#define mcu_set_output(diopin) (__indirect__(diopin, GPIO)->BSRR = (1U << __indirect__(diopin, BIT)))
#define mcu_clear_output(diopin) (__indirect__(diopin, GPIO)->BRR = (1U << __indirect__(diopin, BIT)))
#define mcu_toggle_output(diopin) (TOGGLEBIT(__indirect__(diopin, GPIO)->ODR, __indirect__(diopin, BIT)))
#define mcu_set_pwm(diopin, pwmvalue)                                                                                                       \
	{                                                                                                                                         \
		__indirect__(diopin, TIMREG)->__indirect__(diopin, CCR) = (uint16_t)((((uint32_t)__indirect__(diopin, TIMREG)->ARR) * pwmvalue) / 255); \
	}
#define mcu_get_pwm(diopin) ((uint8_t)((((uint32_t)__indirect__(diopin, TIMREG)->__indirect__(diopin, CCR)) * 255) / ((uint32_t)__indirect__(diopin, TIMREG)->ARR)))

#define mcu_get_analog(diopin)                  \
	({                                            \
		ADC1->SQR3 = __indirect__(diopin, CHANNEL); \
		ADC1->CR2 |= ADC_CR2_SWSTART;               \
		ADC1->CR2 &= ~ADC_CR2_SWSTART;              \
		while (!(ADC1->SR & ADC_SR_EOS))            \
			;                                         \
		ADC1->SR &= ~ADC_SR_EOS;                    \
		(0x3FF & (ADC1->DR >> 2));                  \
	})

#if defined(PROBE) && defined(PROBE_ISR)
#define mcu_enable_probe_isr() SETBIT(EXTI->IMR, PROBE_BIT)
#define mcu_disable_probe_isr() CLEARBIT(EXTI->IMR, PROBE_BIT)
#else
#define mcu_enable_probe_isr()
#define mcu_disable_probe_isr()
#endif

	extern volatile bool stm32_global_isr_enabled;
#define mcu_enable_global_isr()      \
	{                                  \
		stm32_global_isr_enabled = true; \
		__enable_irq();                  \
	}
#define mcu_disable_global_isr()      \
	{                                   \
		stm32_global_isr_enabled = false; \
		__disable_irq();                  \
	}
#define mcu_get_global_isr() stm32_global_isr_enabled
#define mcu_free_micros() ({                                                                                                                                                                (1000UL - (SysTick->VAL * 1000UL / SysTick->LOAD)); })

#define GPIO_RESET 0xfU
#define GPIO_OUT_PP_50MHZ 0x3U
#define GPIO_OUTALT_PP_50MHZ 0xbU
#define GPIO_OUTALT_OD_50MHZ 0xfU
#define GPIO_IN_FLOAT 0x4U
#define GPIO_IN_PUP 0x8U
#define GPIO_IN_ANALOG 0 // not needed after reseting bits

#ifdef MCU_HAS_ONESHOT_TIMER

/**
 * starts the timeout. Once hit the the respective callback is called
 * */
#define mcu_start_timeout()       \
	({                              \
		ONESHOT_TIMER_REG->SR = 0;    \
		ONESHOT_TIMER_REG->CNT = 0;   \
		ONESHOT_TIMER_REG->DIER |= 1; \
		ONESHOT_TIMER_REG->CR1 |= 1;  \
	})
#endif

#ifdef __cplusplus
}
#endif

#endif
