

================================================================
== Vivado HLS Report for 'p_memcpy_1'
================================================================
* Date:           Wed May 31 17:58:40 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        curve25519
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      2.47|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   39|   39|   39|   39|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   38|   38|         2|          -|          -|    19|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      17|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      30|    -|
|Register         |        -|      -|      18|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      18|      47|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |i_28_fu_58_p2      |     +    |      0|  0|  15|           5|           1|
    |exitcond_fu_52_p2  |   icmp   |      0|  0|   2|           5|           5|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|  17|          10|           6|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  21|          4|    1|          4|
    |i_reg_41   |   9|          2|    5|         10|
    +-----------+----+-----------+-----+-----------+
    |Total      |  30|          6|    6|         14|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  3|   0|    3|          0|
    |i_28_reg_72  |  5|   0|    5|          0|
    |i_reg_41     |  5|   0|    5|          0|
    |tmp_reg_77   |  5|   0|   64|         59|
    +-------------+---+----+-----+-----------+
    |Total        | 18|   0|   77|         59|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   _memcpy.1  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   _memcpy.1  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   _memcpy.1  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   _memcpy.1  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   _memcpy.1  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   _memcpy.1  | return value |
|dst_address0  | out |    5|  ap_memory |      dst     |     array    |
|dst_ce0       | out |    1|  ap_memory |      dst     |     array    |
|dst_we0       | out |    1|  ap_memory |      dst     |     array    |
|dst_d0        | out |   64|  ap_memory |      dst     |     array    |
|src_address0  | out |    5|  ap_memory |      src     |     array    |
|src_ce0       | out |    1|  ap_memory |      src     |     array    |
|src_q0        |  in |   64|  ap_memory |      src     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

