{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1569497697634 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1569497697634 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 26 13:34:57 2019 " "Processing started: Thu Sep 26 13:34:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1569497697634 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569497697634 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Simen_Fuglestad_L3_del2 -c Simen_Fuglestad_L3_del2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Simen_Fuglestad_L3_del2 -c Simen_Fuglestad_L3_del2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569497697634 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1569497698111 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1569497698111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l3_del1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file l3_del1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram32x8_sf-rtl " "Found design unit 1: ram32x8_sf-rtl" {  } { { "L3_del1.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del2/L3_del1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569497708553 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram32x8_sf " "Found entity 1: ram32x8_sf" {  } { { "L3_del1.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del2/L3_del1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569497708553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569497708553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simen_fuglestad_l3_del2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simen_fuglestad_l3_del2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Simen_Fuglestad_L3_del2-RTL " "Found design unit 1: Simen_Fuglestad_L3_del2-RTL" {  } { { "Simen_Fuglestad_L3_del2.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del2/Simen_Fuglestad_L3_del2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569497708569 ""} { "Info" "ISGN_ENTITY_NAME" "1 Simen_Fuglestad_L3_del2 " "Found entity 1: Simen_Fuglestad_L3_del2" {  } { { "Simen_Fuglestad_L3_del2.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del2/Simen_Fuglestad_L3_del2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569497708569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569497708569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_7_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_7_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_7_seg-RTL " "Found design unit 1: ROM_7_seg-RTL" {  } { { "ROM_7_seg.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del2/ROM_7_seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569497708569 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_7_seg " "Found entity 1: ROM_7_seg" {  } { { "ROM_7_seg.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del2/ROM_7_seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569497708569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569497708569 ""}
{ "Error" "EVRFX_VHDL_NAME_ALREADY_USED" "rom_7_seg_4 Simen_Fuglestad_L3_del2.vhd(81) " "VHDL error at Simen_Fuglestad_L3_del2.vhd(81): name \"rom_7_seg_4\" cannot be used because it is already used for a previously declared item" {  } { { "Simen_Fuglestad_L3_del2.vhd" "" { Text "C:/Dev/ele111/Simen_Fuglestad_L3_del2/Simen_Fuglestad_L3_del2.vhd" 81 0 0 } }  } 0 10465 "VHDL error at %2!s!: name \"%1!s!\" cannot be used because it is already used for a previously declared item" 0 0 "Analysis & Synthesis" 0 -1 1569497708569 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1569497708729 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 26 13:35:08 2019 " "Processing ended: Thu Sep 26 13:35:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1569497708729 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1569497708729 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1569497708729 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1569497708729 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1569497709346 ""}
