Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Mar 27 11:23:16 2019
| Host         : DESKTOP-BP5JPAP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.607        0.000                      0                37406        0.040        0.000                      0                37406        2.000        0.000                       0                  8082  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
sys_clock                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 10.000}       20.000          50.000          
  clk_out2_design_1_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0        5.456        0.000                      0                  765        0.040        0.000                      0                  765        9.500        0.000                       0                   671  
  clk_out2_design_1_clk_wiz_0_0        1.147        0.000                      0                35243        0.067        0.000                      0                35243        3.750        0.000                       0                  7407  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0        0.607        0.000                      0                 1400        0.051        0.000                      0                 1400  
clk_out1_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0        1.102        0.000                      0                19488        0.131        0.000                      0                19488  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.456ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/RegWrite_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/zero_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.302ns  (logic 2.712ns (18.962%)  route 11.590ns (81.038%))
  Logic Levels:           11  (LUT3=2 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.678    -0.715    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X17Y49         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/RegWrite_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.259 f  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/RegWrite_out_reg/Q
                         net (fo=2, routed)           1.705     1.447    design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/ex_mem_regwrite
    SLICE_X3Y51          LUT6 (Prop_lut6_I0_O)        0.124     1.571 f  design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/forwardA[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.834     2.405    design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/p_4_in
    SLICE_X5Y52          LUT6 (Prop_lut6_I4_O)        0.124     2.529 r  design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/forwardB[0]_INST_0/O
                         net (fo=32, routed)          1.392     3.921    design_1_i/myip_0/inst/risc_v/MUX_FORWARD_B/sel[0]
    SLICE_X29Y54         LUT6 (Prop_lut6_I4_O)        0.124     4.045 r  design_1_i/myip_0/inst/risc_v/MUX_FORWARD_B/out[3]_INST_0/O
                         net (fo=2, routed)           0.558     4.603    design_1_i/myip_0/inst/risc_v/MUX_RS2_IMM/ina[3]
    SLICE_X29Y53         LUT3 (Prop_lut3_I1_O)        0.118     4.721 r  design_1_i/myip_0/inst/risc_v/MUX_RS2_IMM/out[3]_INST_0/O
                         net (fo=85, routed)          2.015     6.737    design_1_i/myip_0/inst/risc_v/ALU_MODULE/inb[3]
    SLICE_X3Y57          LUT4 (Prop_lut4_I1_O)        0.354     7.091 f  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[16]_INST_0_i_13/O
                         net (fo=2, routed)           0.707     7.798    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[16]_INST_0_i_13_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I0_O)        0.326     8.124 f  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[14]_INST_0_i_6/O
                         net (fo=2, routed)           0.819     8.942    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[14]_INST_0_i_6_n_0
    SLICE_X3Y55          LUT3 (Prop_lut3_I0_O)        0.152     9.094 f  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[13]_INST_0_i_4/O
                         net (fo=2, routed)           1.238    10.332    design_1_i/myip_0/inst/risc_v/ALU_MODULE/data5[13]
    SLICE_X11Y54         LUT4 (Prop_lut4_I0_O)        0.360    10.692 f  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.897    11.589    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[13]_INST_0_i_1_n_0
    SLICE_X13Y54         LUT5 (Prop_lut5_I0_O)        0.326    11.915 f  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[13]_INST_0/O
                         net (fo=2, routed)           0.477    12.392    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[13]
    SLICE_X17Y55         LUT4 (Prop_lut4_I3_O)        0.124    12.516 f  design_1_i/myip_0/inst/risc_v/ALU_MODULE/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.947    13.463    design_1_i/myip_0/inst/risc_v/ALU_MODULE/zero_INST_0_i_5_n_0
    SLICE_X14Y55         LUT6 (Prop_lut6_I4_O)        0.124    13.587 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/zero_INST_0/O
                         net (fo=1, routed)           0.000    13.587    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/zero_in
    SLICE_X14Y55         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/zero_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.488    18.622    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X14Y55         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/zero_out_reg/C
                         clock pessimism              0.473    19.095    
                         clock uncertainty           -0.080    19.015    
    SLICE_X14Y55         FDRE (Setup_fdre_C_D)        0.029    19.044    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/zero_out_reg
  -------------------------------------------------------------------
                         required time                         19.044    
                         arrival time                         -13.587    
  -------------------------------------------------------------------
                         slack                                  5.456    

Slack (MET) :             6.389ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/RegWrite_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.272ns  (logic 2.464ns (18.565%)  route 10.808ns (81.435%))
  Logic Levels:           9  (LUT3=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.678    -0.715    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X17Y49         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/RegWrite_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.259 f  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/RegWrite_out_reg/Q
                         net (fo=2, routed)           1.705     1.447    design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/ex_mem_regwrite
    SLICE_X3Y51          LUT6 (Prop_lut6_I0_O)        0.124     1.571 f  design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/forwardA[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.834     2.405    design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/p_4_in
    SLICE_X5Y52          LUT6 (Prop_lut6_I4_O)        0.124     2.529 r  design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/forwardB[0]_INST_0/O
                         net (fo=32, routed)          1.392     3.921    design_1_i/myip_0/inst/risc_v/MUX_FORWARD_B/sel[0]
    SLICE_X29Y54         LUT6 (Prop_lut6_I4_O)        0.124     4.045 r  design_1_i/myip_0/inst/risc_v/MUX_FORWARD_B/out[3]_INST_0/O
                         net (fo=2, routed)           0.558     4.603    design_1_i/myip_0/inst/risc_v/MUX_RS2_IMM/ina[3]
    SLICE_X29Y53         LUT3 (Prop_lut3_I1_O)        0.118     4.721 r  design_1_i/myip_0/inst/risc_v/MUX_RS2_IMM/out[3]_INST_0/O
                         net (fo=85, routed)          2.015     6.737    design_1_i/myip_0/inst/risc_v/ALU_MODULE/inb[3]
    SLICE_X3Y57          LUT4 (Prop_lut4_I1_O)        0.354     7.091 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[16]_INST_0_i_13/O
                         net (fo=2, routed)           0.707     7.798    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[16]_INST_0_i_13_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I0_O)        0.326     8.124 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[14]_INST_0_i_6/O
                         net (fo=2, routed)           0.819     8.942    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[14]_INST_0_i_6_n_0
    SLICE_X3Y55          LUT3 (Prop_lut3_I0_O)        0.152     9.094 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[13]_INST_0_i_4/O
                         net (fo=2, routed)           1.238    10.332    design_1_i/myip_0/inst/risc_v/ALU_MODULE/data5[13]
    SLICE_X11Y54         LUT4 (Prop_lut4_I0_O)        0.360    10.692 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.897    11.589    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[13]_INST_0_i_1_n_0
    SLICE_X13Y54         LUT5 (Prop_lut5_I0_O)        0.326    11.915 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[13]_INST_0/O
                         net (fo=2, routed)           0.642    12.558    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_in[13]
    SLICE_X17Y55         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.487    18.621    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X17Y55         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[13]/C
                         clock pessimism              0.473    19.094    
                         clock uncertainty           -0.080    19.014    
    SLICE_X17Y55         FDRE (Setup_fdre_C_D)       -0.067    18.947    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[13]
  -------------------------------------------------------------------
                         required time                         18.947    
                         arrival time                         -12.558    
  -------------------------------------------------------------------
                         slack                                  6.389    

Slack (MET) :             6.627ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/RegWrite_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.015ns  (logic 2.030ns (15.597%)  route 10.985ns (84.403%))
  Logic Levels:           9  (LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 18.615 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.678    -0.715    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X17Y49         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/RegWrite_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.259 f  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/RegWrite_out_reg/Q
                         net (fo=2, routed)           1.705     1.447    design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/ex_mem_regwrite
    SLICE_X3Y51          LUT6 (Prop_lut6_I0_O)        0.124     1.571 f  design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/forwardA[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.834     2.405    design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/p_4_in
    SLICE_X5Y52          LUT6 (Prop_lut6_I4_O)        0.124     2.529 r  design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/forwardB[0]_INST_0/O
                         net (fo=32, routed)          1.514     4.043    design_1_i/myip_0/inst/risc_v/MUX_FORWARD_B/sel[0]
    SLICE_X27Y54         LUT6 (Prop_lut6_I4_O)        0.124     4.167 r  design_1_i/myip_0/inst/risc_v/MUX_FORWARD_B/out[4]_INST_0/O
                         net (fo=2, routed)           0.623     4.790    design_1_i/myip_0/inst/risc_v/MUX_RS2_IMM/ina[4]
    SLICE_X27Y53         LUT3 (Prop_lut3_I1_O)        0.124     4.914 r  design_1_i/myip_0/inst/risc_v/MUX_RS2_IMM/out[4]_INST_0/O
                         net (fo=85, routed)          1.852     6.766    design_1_i/myip_0/inst/risc_v/ALU_MODULE/inb[4]
    SLICE_X1Y55          LUT5 (Prop_lut5_I3_O)        0.150     6.916 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[9]_INST_0_i_8/O
                         net (fo=4, routed)           0.690     7.606    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[9]_INST_0_i_8_n_0
    SLICE_X2Y55          LUT6 (Prop_lut6_I1_O)        0.326     7.932 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[7]_INST_0_i_8/O
                         net (fo=2, routed)           0.967     8.899    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[7]_INST_0_i_8_n_0
    SLICE_X5Y57          LUT3 (Prop_lut3_I0_O)        0.152     9.051 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[6]_INST_0_i_4/O
                         net (fo=2, routed)           0.829     9.880    design_1_i/myip_0/inst/risc_v/ALU_MODULE/data5[6]
    SLICE_X9Y57          LUT4 (Prop_lut4_I0_O)        0.326    10.206 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.949    11.155    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[6]_INST_0_i_1_n_0
    SLICE_X14Y53         LUT5 (Prop_lut5_I0_O)        0.124    11.279 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[6]_INST_0/O
                         net (fo=2, routed)           1.021    12.300    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_in[6]
    SLICE_X21Y64         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.481    18.615    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X21Y64         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[6]/C
                         clock pessimism              0.473    19.088    
                         clock uncertainty           -0.080    19.008    
    SLICE_X21Y64         FDRE (Setup_fdre_C_D)       -0.081    18.927    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[6]
  -------------------------------------------------------------------
                         required time                         18.927    
                         arrival time                         -12.300    
  -------------------------------------------------------------------
                         slack                                  6.627    

Slack (MET) :             6.813ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/RegWrite_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.836ns  (logic 1.676ns (13.058%)  route 11.160ns (86.942%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 18.608 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.678    -0.715    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X17Y49         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/RegWrite_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.259 f  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/RegWrite_out_reg/Q
                         net (fo=2, routed)           1.705     1.447    design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/ex_mem_regwrite
    SLICE_X3Y51          LUT6 (Prop_lut6_I0_O)        0.124     1.571 f  design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/forwardA[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.834     2.405    design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/p_4_in
    SLICE_X5Y52          LUT6 (Prop_lut6_I4_O)        0.124     2.529 r  design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/forwardB[0]_INST_0/O
                         net (fo=32, routed)          1.387     3.916    design_1_i/myip_0/inst/risc_v/MUX_FORWARD_B/sel[0]
    SLICE_X29Y54         LUT6 (Prop_lut6_I4_O)        0.124     4.040 r  design_1_i/myip_0/inst/risc_v/MUX_FORWARD_B/out[2]_INST_0/O
                         net (fo=2, routed)           0.734     4.774    design_1_i/myip_0/inst/risc_v/MUX_RS2_IMM/ina[2]
    SLICE_X29Y53         LUT3 (Prop_lut3_I1_O)        0.124     4.898 r  design_1_i/myip_0/inst/risc_v/MUX_RS2_IMM/out[2]_INST_0/O
                         net (fo=78, routed)          2.960     7.859    design_1_i/myip_0/inst/risc_v/ALU_MODULE/inb[2]
    SLICE_X1Y54          LUT6 (Prop_lut6_I4_O)        0.124     7.983 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[3]_INST_0_i_8/O
                         net (fo=2, routed)           0.590     8.573    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[3]_INST_0_i_8_n_0
    SLICE_X2Y54          LUT3 (Prop_lut3_I2_O)        0.150     8.723 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[3]_INST_0_i_4/O
                         net (fo=2, routed)           0.973     9.696    design_1_i/myip_0/inst/risc_v/ALU_MODULE/data5[3]
    SLICE_X13Y54         LUT4 (Prop_lut4_I0_O)        0.326    10.022 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.619    10.641    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[3]_INST_0_i_1_n_0
    SLICE_X13Y53         LUT5 (Prop_lut5_I0_O)        0.124    10.765 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[3]_INST_0/O
                         net (fo=2, routed)           1.356    12.121    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_in[3]
    SLICE_X21Y71         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.474    18.608    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X21Y71         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[3]/C
                         clock pessimism              0.473    19.081    
                         clock uncertainty           -0.080    19.001    
    SLICE_X21Y71         FDRE (Setup_fdre_C_D)       -0.067    18.934    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[3]
  -------------------------------------------------------------------
                         required time                         18.934    
                         arrival time                         -12.121    
  -------------------------------------------------------------------
                         slack                                  6.813    

Slack (MET) :             6.828ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/RegWrite_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.831ns  (logic 1.909ns (14.878%)  route 10.922ns (85.122%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 18.609 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.678    -0.715    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X17Y49         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/RegWrite_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.259 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/RegWrite_out_reg/Q
                         net (fo=2, routed)           1.705     1.447    design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/ex_mem_regwrite
    SLICE_X3Y51          LUT6 (Prop_lut6_I0_O)        0.124     1.571 r  design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/forwardA[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.739     2.310    design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/p_4_in
    SLICE_X5Y52          LUT6 (Prop_lut6_I4_O)        0.124     2.434 r  design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/forwardB[1]_INST_0/O
                         net (fo=32, routed)          1.683     4.117    design_1_i/myip_0/inst/risc_v/MUX_FORWARD_B/sel[1]
    SLICE_X27Y52         LUT6 (Prop_lut6_I3_O)        0.124     4.241 r  design_1_i/myip_0/inst/risc_v/MUX_FORWARD_B/out[1]_INST_0/O
                         net (fo=2, routed)           0.445     4.686    design_1_i/myip_0/inst/risc_v/MUX_RS2_IMM/ina[1]
    SLICE_X27Y52         LUT3 (Prop_lut3_I1_O)        0.150     4.836 r  design_1_i/myip_0/inst/risc_v/MUX_RS2_IMM/out[1]_INST_0/O
                         net (fo=75, routed)          2.765     7.601    design_1_i/myip_0/inst/risc_v/ALU_MODULE/inb[1]
    SLICE_X1Y55          LUT6 (Prop_lut6_I2_O)        0.326     7.927 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[5]_INST_0_i_6/O
                         net (fo=2, routed)           0.812     8.739    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[5]_INST_0_i_6_n_0
    SLICE_X3Y55          LUT3 (Prop_lut3_I2_O)        0.154     8.893 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[5]_INST_0_i_4/O
                         net (fo=2, routed)           0.987     9.881    design_1_i/myip_0/inst/risc_v/ALU_MODULE/data5[5]
    SLICE_X13Y57         LUT4 (Prop_lut4_I0_O)        0.327    10.208 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.703    10.911    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[5]_INST_0_i_1_n_0
    SLICE_X19Y55         LUT5 (Prop_lut5_I0_O)        0.124    11.035 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[5]_INST_0/O
                         net (fo=2, routed)           1.082    12.116    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_in[5]
    SLICE_X21Y70         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.475    18.609    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X21Y70         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[5]/C
                         clock pessimism              0.473    19.082    
                         clock uncertainty           -0.080    19.002    
    SLICE_X21Y70         FDRE (Setup_fdre_C_D)       -0.058    18.944    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[5]
  -------------------------------------------------------------------
                         required time                         18.944    
                         arrival time                         -12.116    
  -------------------------------------------------------------------
                         slack                                  6.828    

Slack (MET) :             6.997ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/RegWrite_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.628ns  (logic 2.228ns (17.644%)  route 10.400ns (82.356%))
  Logic Levels:           9  (LUT3=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.678    -0.715    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X17Y49         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/RegWrite_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.259 f  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/RegWrite_out_reg/Q
                         net (fo=2, routed)           1.705     1.447    design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/ex_mem_regwrite
    SLICE_X3Y51          LUT6 (Prop_lut6_I0_O)        0.124     1.571 f  design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/forwardA[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.834     2.405    design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/p_4_in
    SLICE_X5Y52          LUT6 (Prop_lut6_I4_O)        0.124     2.529 r  design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/forwardB[0]_INST_0/O
                         net (fo=32, routed)          1.392     3.921    design_1_i/myip_0/inst/risc_v/MUX_FORWARD_B/sel[0]
    SLICE_X29Y54         LUT6 (Prop_lut6_I4_O)        0.124     4.045 r  design_1_i/myip_0/inst/risc_v/MUX_FORWARD_B/out[3]_INST_0/O
                         net (fo=2, routed)           0.558     4.603    design_1_i/myip_0/inst/risc_v/MUX_RS2_IMM/ina[3]
    SLICE_X29Y53         LUT3 (Prop_lut3_I1_O)        0.118     4.721 r  design_1_i/myip_0/inst/risc_v/MUX_RS2_IMM/out[3]_INST_0/O
                         net (fo=85, routed)          2.025     6.746    design_1_i/myip_0/inst/risc_v/ALU_MODULE/inb[3]
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.354     7.100 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[18]_INST_0_i_7/O
                         net (fo=4, routed)           0.449     7.549    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[18]_INST_0_i_7_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I0_O)        0.326     7.875 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[12]_INST_0_i_6/O
                         net (fo=2, routed)           1.006     8.881    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[12]_INST_0_i_6_n_0
    SLICE_X3Y55          LUT3 (Prop_lut3_I0_O)        0.152     9.033 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[11]_INST_0_i_4/O
                         net (fo=2, routed)           1.200    10.232    design_1_i/myip_0/inst/risc_v/ALU_MODULE/data5[11]
    SLICE_X13Y52         LUT4 (Prop_lut4_I0_O)        0.326    10.558 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.264    10.823    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[11]_INST_0_i_1_n_0
    SLICE_X13Y52         LUT5 (Prop_lut5_I0_O)        0.124    10.947 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[11]_INST_0/O
                         net (fo=2, routed)           0.966    11.913    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_in[11]
    SLICE_X15Y54         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.488    18.622    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X15Y54         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[11]/C
                         clock pessimism              0.473    19.095    
                         clock uncertainty           -0.080    19.015    
    SLICE_X15Y54         FDRE (Setup_fdre_C_D)       -0.105    18.910    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[11]
  -------------------------------------------------------------------
                         required time                         18.910    
                         arrival time                         -11.913    
  -------------------------------------------------------------------
                         slack                                  6.997    

Slack (MET) :             7.000ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/RegWrite_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.656ns  (logic 1.800ns (14.223%)  route 10.856ns (85.777%))
  Logic Levels:           9  (LUT3=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 18.615 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.678    -0.715    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X17Y49         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/RegWrite_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.259 f  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/RegWrite_out_reg/Q
                         net (fo=2, routed)           1.705     1.447    design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/ex_mem_regwrite
    SLICE_X3Y51          LUT6 (Prop_lut6_I0_O)        0.124     1.571 f  design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/forwardA[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.834     2.405    design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/p_4_in
    SLICE_X5Y52          LUT6 (Prop_lut6_I4_O)        0.124     2.529 r  design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/forwardB[0]_INST_0/O
                         net (fo=32, routed)          1.387     3.916    design_1_i/myip_0/inst/risc_v/MUX_FORWARD_B/sel[0]
    SLICE_X29Y54         LUT6 (Prop_lut6_I4_O)        0.124     4.040 r  design_1_i/myip_0/inst/risc_v/MUX_FORWARD_B/out[2]_INST_0/O
                         net (fo=2, routed)           0.734     4.774    design_1_i/myip_0/inst/risc_v/MUX_RS2_IMM/ina[2]
    SLICE_X29Y53         LUT3 (Prop_lut3_I1_O)        0.124     4.898 r  design_1_i/myip_0/inst/risc_v/MUX_RS2_IMM/out[2]_INST_0/O
                         net (fo=78, routed)          2.403     7.301    design_1_i/myip_0/inst/risc_v/ALU_MODULE/inb[2]
    SLICE_X1Y51          LUT5 (Prop_lut5_I1_O)        0.124     7.425 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[7]_INST_0_i_13/O
                         net (fo=3, routed)           0.457     7.882    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[7]_INST_0_i_13_n_0
    SLICE_X1Y51          LUT6 (Prop_lut6_I5_O)        0.124     8.006 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[5]_INST_0_i_7/O
                         net (fo=2, routed)           0.646     8.652    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[5]_INST_0_i_7_n_0
    SLICE_X1Y52          LUT3 (Prop_lut3_I2_O)        0.150     8.802 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.974     9.776    design_1_i/myip_0/inst/risc_v/ALU_MODULE/data4[4]
    SLICE_X13Y53         LUT5 (Prop_lut5_I4_O)        0.326    10.102 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.873    10.975    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[4]_INST_0_i_2_n_0
    SLICE_X17Y55         LUT5 (Prop_lut5_I2_O)        0.124    11.099 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[4]_INST_0/O
                         net (fo=2, routed)           0.842    11.941    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_in[4]
    SLICE_X21Y64         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.481    18.615    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X21Y64         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[4]/C
                         clock pessimism              0.473    19.088    
                         clock uncertainty           -0.080    19.008    
    SLICE_X21Y64         FDRE (Setup_fdre_C_D)       -0.067    18.941    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[4]
  -------------------------------------------------------------------
                         required time                         18.941    
                         arrival time                         -11.941    
  -------------------------------------------------------------------
                         slack                                  7.000    

Slack (MET) :             7.093ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/RegWrite_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.531ns  (logic 1.572ns (12.545%)  route 10.959ns (87.455%))
  Logic Levels:           9  (LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.678    -0.715    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X17Y49         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/RegWrite_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.259 f  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/RegWrite_out_reg/Q
                         net (fo=2, routed)           1.705     1.447    design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/ex_mem_regwrite
    SLICE_X3Y51          LUT6 (Prop_lut6_I0_O)        0.124     1.571 f  design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/forwardA[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.834     2.405    design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/p_4_in
    SLICE_X5Y52          LUT6 (Prop_lut6_I4_O)        0.124     2.529 r  design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/forwardB[0]_INST_0/O
                         net (fo=32, routed)          1.387     3.916    design_1_i/myip_0/inst/risc_v/MUX_FORWARD_B/sel[0]
    SLICE_X29Y54         LUT6 (Prop_lut6_I4_O)        0.124     4.040 r  design_1_i/myip_0/inst/risc_v/MUX_FORWARD_B/out[2]_INST_0/O
                         net (fo=2, routed)           0.734     4.774    design_1_i/myip_0/inst/risc_v/MUX_RS2_IMM/ina[2]
    SLICE_X29Y53         LUT3 (Prop_lut3_I1_O)        0.124     4.898 r  design_1_i/myip_0/inst/risc_v/MUX_RS2_IMM/out[2]_INST_0/O
                         net (fo=78, routed)          2.613     7.511    design_1_i/myip_0/inst/risc_v/ALU_MODULE/inb[2]
    SLICE_X5Y61          LUT5 (Prop_lut5_I1_O)        0.124     7.635 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[26]_INST_0_i_4/O
                         net (fo=4, routed)           0.604     8.239    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[26]_INST_0_i_4_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I3_O)        0.124     8.363 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[24]_INST_0_i_1/O
                         net (fo=2, routed)           0.918     9.281    design_1_i/myip_0/inst/risc_v/ALU_MODULE/data5[24]
    SLICE_X5Y59          LUT5 (Prop_lut5_I0_O)        0.124     9.405 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[24]_INST_0_i_4/O
                         net (fo=1, routed)           0.639    10.044    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[24]_INST_0_i_4_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I3_O)        0.124    10.168 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[24]_INST_0_i_2/O
                         net (fo=1, routed)           0.433    10.601    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[24]_INST_0_i_2_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I5_O)        0.124    10.725 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[24]_INST_0/O
                         net (fo=2, routed)           1.091    11.816    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_in[24]
    SLICE_X15Y58         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.487    18.621    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X15Y58         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[24]/C
                         clock pessimism              0.473    19.094    
                         clock uncertainty           -0.080    19.014    
    SLICE_X15Y58         FDRE (Setup_fdre_C_D)       -0.105    18.909    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[24]
  -------------------------------------------------------------------
                         required time                         18.909    
                         arrival time                         -11.816    
  -------------------------------------------------------------------
                         slack                                  7.093    

Slack (MET) :             7.167ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/RegWrite_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.495ns  (logic 1.996ns (15.975%)  route 10.499ns (84.025%))
  Logic Levels:           9  (LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 18.615 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.678    -0.715    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X17Y49         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/RegWrite_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.259 f  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/RegWrite_out_reg/Q
                         net (fo=2, routed)           1.705     1.447    design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/ex_mem_regwrite
    SLICE_X3Y51          LUT6 (Prop_lut6_I0_O)        0.124     1.571 f  design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/forwardA[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.834     2.405    design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/p_4_in
    SLICE_X5Y52          LUT6 (Prop_lut6_I4_O)        0.124     2.529 r  design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/forwardB[0]_INST_0/O
                         net (fo=32, routed)          1.392     3.921    design_1_i/myip_0/inst/risc_v/MUX_FORWARD_B/sel[0]
    SLICE_X29Y54         LUT6 (Prop_lut6_I4_O)        0.124     4.045 r  design_1_i/myip_0/inst/risc_v/MUX_FORWARD_B/out[3]_INST_0/O
                         net (fo=2, routed)           0.558     4.603    design_1_i/myip_0/inst/risc_v/MUX_RS2_IMM/ina[3]
    SLICE_X29Y53         LUT3 (Prop_lut3_I1_O)        0.118     4.721 r  design_1_i/myip_0/inst/risc_v/MUX_RS2_IMM/out[3]_INST_0/O
                         net (fo=85, routed)          1.938     6.660    design_1_i/myip_0/inst/risc_v/ALU_MODULE/inb[3]
    SLICE_X2Y57          LUT5 (Prop_lut5_I1_O)        0.326     6.986 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[14]_INST_0_i_8/O
                         net (fo=4, routed)           0.858     7.844    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[14]_INST_0_i_8_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I0_O)        0.124     7.968 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[8]_INST_0_i_6/O
                         net (fo=2, routed)           0.435     8.403    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[8]_INST_0_i_6_n_0
    SLICE_X5Y56          LUT3 (Prop_lut3_I0_O)        0.124     8.527 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[7]_INST_0_i_4/O
                         net (fo=2, routed)           1.377     9.904    design_1_i/myip_0/inst/risc_v/ALU_MODULE/data5[7]
    SLICE_X17Y57         LUT4 (Prop_lut4_I0_O)        0.150    10.054 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.575    10.629    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[7]_INST_0_i_1_n_0
    SLICE_X17Y55         LUT5 (Prop_lut5_I0_O)        0.326    10.955 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[7]_INST_0/O
                         net (fo=2, routed)           0.825    11.780    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_in[7]
    SLICE_X21Y64         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.481    18.615    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X21Y64         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[7]/C
                         clock pessimism              0.473    19.088    
                         clock uncertainty           -0.080    19.008    
    SLICE_X21Y64         FDRE (Setup_fdre_C_D)       -0.061    18.947    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[7]
  -------------------------------------------------------------------
                         required time                         18.947    
                         arrival time                         -11.780    
  -------------------------------------------------------------------
                         slack                                  7.167    

Slack (MET) :             7.189ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/RegWrite_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.466ns  (logic 2.226ns (17.856%)  route 10.240ns (82.144%))
  Logic Levels:           9  (LUT3=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 18.615 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.678    -0.715    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X17Y49         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/RegWrite_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.259 f  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/RegWrite_out_reg/Q
                         net (fo=2, routed)           1.705     1.447    design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/ex_mem_regwrite
    SLICE_X3Y51          LUT6 (Prop_lut6_I0_O)        0.124     1.571 f  design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/forwardA[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.834     2.405    design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/p_4_in
    SLICE_X5Y52          LUT6 (Prop_lut6_I4_O)        0.124     2.529 r  design_1_i/myip_0/inst/risc_v/FORWARDING_UNIT/forwardB[0]_INST_0/O
                         net (fo=32, routed)          1.392     3.921    design_1_i/myip_0/inst/risc_v/MUX_FORWARD_B/sel[0]
    SLICE_X29Y54         LUT6 (Prop_lut6_I4_O)        0.124     4.045 r  design_1_i/myip_0/inst/risc_v/MUX_FORWARD_B/out[3]_INST_0/O
                         net (fo=2, routed)           0.558     4.603    design_1_i/myip_0/inst/risc_v/MUX_RS2_IMM/ina[3]
    SLICE_X29Y53         LUT3 (Prop_lut3_I1_O)        0.118     4.721 r  design_1_i/myip_0/inst/risc_v/MUX_RS2_IMM/out[3]_INST_0/O
                         net (fo=85, routed)          2.025     6.746    design_1_i/myip_0/inst/risc_v/ALU_MODULE/inb[3]
    SLICE_X3Y56          LUT4 (Prop_lut4_I1_O)        0.354     7.100 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[18]_INST_0_i_7/O
                         net (fo=4, routed)           0.628     7.728    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[18]_INST_0_i_7_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I1_O)        0.326     8.054 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[16]_INST_0_i_7/O
                         net (fo=2, routed)           0.783     8.837    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[16]_INST_0_i_7_n_0
    SLICE_X5Y56          LUT3 (Prop_lut3_I0_O)        0.150     8.987 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[15]_INST_0_i_4/O
                         net (fo=2, routed)           1.045    10.032    design_1_i/myip_0/inst/risc_v/ALU_MODULE/data5[15]
    SLICE_X14Y54         LUT4 (Prop_lut4_I0_O)        0.326    10.358 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.598    10.956    design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[15]_INST_0_i_1_n_0
    SLICE_X17Y54         LUT5 (Prop_lut5_I0_O)        0.124    11.080 r  design_1_i/myip_0/inst/risc_v/ALU_MODULE/out[15]_INST_0/O
                         net (fo=2, routed)           0.671    11.751    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_in[15]
    SLICE_X22Y57         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.481    18.615    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X22Y57         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[15]/C
                         clock pessimism              0.473    19.088    
                         clock uncertainty           -0.080    19.008    
    SLICE_X22Y57         FDRE (Setup_fdre_C_D)       -0.067    18.941    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[15]
  -------------------------------------------------------------------
                         required time                         18.941    
                         arrival time                         -11.751    
  -------------------------------------------------------------------
                         slack                                  7.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/ALU_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.962%)  route 0.230ns (62.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.557    -0.538    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X18Y60         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[25]/Q
                         net (fo=3, routed)           0.230    -0.166    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/ALU_in[25]
    SLICE_X22Y61         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/ALU_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.823    -0.774    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/clk
    SLICE_X22Y61         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/ALU_out_reg[25]/C
                         clock pessimism              0.498    -0.276    
    SLICE_X22Y61         FDRE (Hold_fdre_C_D)         0.070    -0.206    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/ALU_out_reg[25]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/ALU_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.532%)  route 0.235ns (62.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.558    -0.537    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X17Y59         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[16]/Q
                         net (fo=3, routed)           0.235    -0.161    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/ALU_in[16]
    SLICE_X23Y60         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/ALU_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.823    -0.774    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/clk
    SLICE_X23Y60         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/ALU_out_reg[16]/C
                         clock pessimism              0.498    -0.276    
    SLICE_X23Y60         FDRE (Hold_fdre_C_D)         0.070    -0.206    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/ALU_out_reg[16]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/RegWrite_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/RegWrite_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.928%)  route 0.241ns (63.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.566    -0.529    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X17Y49         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/RegWrite_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/RegWrite_out_reg/Q
                         net (fo=2, routed)           0.241    -0.147    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/RegWrite_in
    SLICE_X17Y50         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/RegWrite_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.829    -0.768    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/clk
    SLICE_X17Y50         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/RegWrite_out_reg/C
                         clock pessimism              0.503    -0.265    
    SLICE_X17Y50         FDRE (Hold_fdre_C_D)         0.066    -0.199    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/RegWrite_out_reg
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/PC_MODULE/out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.262ns (55.951%)  route 0.206ns (44.049%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.587    -0.508    design_1_i/myip_0/inst/risc_v/PC_MODULE/clk
    SLICE_X36Y51         FDRE                                         r  design_1_i/myip_0/inst/risc_v/PC_MODULE/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.128    -0.380 r  design_1_i/myip_0/inst/risc_v/PC_MODULE/out_reg[11]/Q
                         net (fo=36, routed)          0.206    -0.173    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instruction_address[9]
    SLICE_X37Y49         MUXF8 (Prop_muxf8_S_O)       0.134    -0.039 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_29/O
                         net (fo=1, routed)           0.000    -0.039    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_in[3]
    SLICE_X37Y49         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.862    -0.735    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/clk
    SLICE_X37Y49         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[3]/C
                         clock pessimism              0.503    -0.232    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.105    -0.127    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/rd_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.144%)  route 0.312ns (68.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.569    -0.526    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/clk
    SLICE_X9Y47          FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[7]/Q
                         net (fo=4, routed)           0.312    -0.073    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/rd_in[0]
    SLICE_X5Y50          FDRE                                         r  design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/rd_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.851    -0.746    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/clk
    SLICE_X5Y50          FDRE                                         r  design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/rd_out_reg[0]/C
                         clock pessimism              0.503    -0.243    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.055    -0.188    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/rd_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.565    -0.530    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X29Y43         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[17]/Q
                         net (fo=1, routed)           0.056    -0.333    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_in[17]
    SLICE_X29Y43         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.833    -0.764    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/clk
    SLICE_X29Y43         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_out_reg[17]/C
                         clock pessimism              0.234    -0.530    
    SLICE_X29Y43         FDRE (Hold_fdre_C_D)         0.075    -0.455    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_out_reg[17]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.565    -0.530    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X31Y44         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[14]/Q
                         net (fo=1, routed)           0.056    -0.333    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_in[14]
    SLICE_X31Y44         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.833    -0.764    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/clk
    SLICE_X31Y44         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_out_reg[14]/C
                         clock pessimism              0.234    -0.530    
    SLICE_X31Y44         FDRE (Hold_fdre_C_D)         0.071    -0.459    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_out_reg[14]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.565    -0.530    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X29Y43         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[31]/Q
                         net (fo=1, routed)           0.056    -0.333    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_in[31]
    SLICE_X29Y43         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.833    -0.764    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/clk
    SLICE_X29Y43         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_out_reg[31]/C
                         clock pessimism              0.234    -0.530    
    SLICE_X29Y43         FDRE (Hold_fdre_C_D)         0.071    -0.459    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_out_reg[31]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/ALU_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.934%)  route 0.315ns (69.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.558    -0.537    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X15Y58         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[24]/Q
                         net (fo=3, routed)           0.315    -0.081    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/ALU_in[24]
    SLICE_X22Y62         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/ALU_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.821    -0.776    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/clk
    SLICE_X22Y62         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/ALU_out_reg[24]/C
                         clock pessimism              0.498    -0.278    
    SLICE_X22Y62         FDRE (Hold_fdre_C_D)         0.070    -0.208    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/ALU_out_reg[24]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.591    -0.504    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X36Y41         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[20]/Q
                         net (fo=1, routed)           0.058    -0.305    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_in[20]
    SLICE_X36Y41         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.860    -0.737    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/clk
    SLICE_X36Y41         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_out_reg[20]/C
                         clock pessimism              0.233    -0.504    
    SLICE_X36Y41         FDRE (Hold_fdre_C_D)         0.071    -0.433    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/instruction_out_reg[20]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y39     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X27Y49     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X29Y43     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X26Y50     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y41     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y41     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y41     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[20]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X26Y42     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[21]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y75     design_1_i/myip_0/inst/risc_v/TIMER/cnt_reg[56]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y75     design_1_i/myip_0/inst/risc_v/TIMER/cnt_reg[57]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y75     design_1_i/myip_0/inst/risc_v/TIMER/cnt_reg[58]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y75     design_1_i/myip_0/inst/risc_v/TIMER/cnt_reg[59]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y39     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X27Y49     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X27Y49     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y43     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X26Y42     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X27Y48     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y68     design_1_i/myip_0/inst/risc_v/TIMER/cnt_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y68     design_1_i/myip_0/inst/risc_v/TIMER/cnt_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y68     design_1_i/myip_0/inst/risc_v/TIMER/cnt_reg[30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y68     design_1_i/myip_0/inst/risc_v/TIMER/cnt_reg[31]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y75     design_1_i/myip_0/inst/risc_v/TIMER/cnt_reg[56]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y75     design_1_i/myip_0/inst/risc_v/TIMER/cnt_reg[57]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y75     design_1_i/myip_0/inst/risc_v/TIMER/cnt_reg[58]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y75     design_1_i/myip_0/inst/risc_v/TIMER/cnt_reg[59]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y39     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y39     design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/instruction_out_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.147ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/axi_awaddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[46][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.832ns  (logic 0.704ns (7.971%)  route 8.128ns (92.029%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 8.713 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.672    -0.721    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X22Y43         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/axi_awaddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.265 f  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/axi_awaddr_reg[2]/Q
                         net (fo=114, routed)         4.073     3.808    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/p_0_in[0]
    SLICE_X30Y97         LUT6 (Prop_lut6_I1_O)        0.124     3.932 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[46][31]_i_5/O
                         net (fo=32, routed)          4.055     7.987    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[46][31]_i_5_n_0
    SLICE_X43Y45         LUT5 (Prop_lut5_I0_O)        0.124     8.111 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[46][1]_i_1/O
                         net (fo=1, routed)           0.000     8.111    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[46][1]_i_1_n_0
    SLICE_X43Y45         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[46][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.579     8.713    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X43Y45         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[46][1]/C
                         clock pessimism              0.588     9.301    
                         clock uncertainty           -0.072     9.230    
    SLICE_X43Y45         FDRE (Setup_fdre_C_D)        0.029     9.259    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[46][1]
  -------------------------------------------------------------------
                         required time                          9.259    
                         arrival time                          -8.111    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.147ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/axi_awaddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[46][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.834ns  (logic 0.704ns (7.969%)  route 8.130ns (92.031%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 8.713 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.672    -0.721    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X22Y43         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/axi_awaddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.265 f  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/axi_awaddr_reg[2]/Q
                         net (fo=114, routed)         4.073     3.808    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/p_0_in[0]
    SLICE_X30Y97         LUT6 (Prop_lut6_I1_O)        0.124     3.932 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[46][31]_i_5/O
                         net (fo=32, routed)          4.057     7.989    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[46][31]_i_5_n_0
    SLICE_X43Y45         LUT5 (Prop_lut5_I0_O)        0.124     8.113 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[46][4]_i_1/O
                         net (fo=1, routed)           0.000     8.113    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[46][4]_i_1_n_0
    SLICE_X43Y45         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[46][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.579     8.713    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X43Y45         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[46][4]/C
                         clock pessimism              0.588     9.301    
                         clock uncertainty           -0.072     9.230    
    SLICE_X43Y45         FDRE (Setup_fdre_C_D)        0.031     9.261    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[46][4]
  -------------------------------------------------------------------
                         required time                          9.261    
                         arrival time                          -8.113    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.167ns  (required time - arrival time)
  Source:                 design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_768_831_31_31/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.977ns  (logic 0.952ns (11.934%)  route 7.025ns (88.066%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 8.629 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.657    -0.736    design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/aclk
    SLICE_X19Y24         FDRE                                         r  design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/FSM_sequential_state_reg[1]/Q
                         net (fo=26, routed)          1.247     0.968    design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/state[1]
    SLICE_X19Y27         LUT6 (Prop_lut6_I1_O)        0.124     1.092 r  design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/m_axi_awvalid_INST_0/O
                         net (fo=14, routed)          1.511     2.603    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/data_axi_awvalid
    SLICE_X18Y58         LUT4 (Prop_lut4_I2_O)        0.124     2.727 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_0_2_i_11/O
                         net (fo=77, routed)          1.516     4.242    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/p_0_in[1]
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124     4.366 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_31_31_i_3/O
                         net (fo=1, routed)           0.944     5.311    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_31_31_i_3_n_0
    SLICE_X19Y72         LUT6 (Prop_lut6_I5_O)        0.124     5.435 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_31_31_i_1/O
                         net (fo=96, routed)          1.807     7.242    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_768_831_31_31/D
    SLICE_X12Y99         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_768_831_31_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.495     8.629    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_768_831_31_31/WCLK
    SLICE_X12Y99         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_768_831_31_31/DP/CLK
                         clock pessimism              0.473     9.102    
                         clock uncertainty           -0.072     9.030    
    SLICE_X12Y99         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622     8.408    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_768_831_31_31/DP
  -------------------------------------------------------------------
                         required time                          8.408    
                         arrival time                          -7.242    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.196ns  (required time - arrival time)
  Source:                 design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_192_255_31_31/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.941ns  (logic 0.952ns (11.988%)  route 6.989ns (88.012%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 8.622 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.657    -0.736    design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/aclk
    SLICE_X19Y24         FDRE                                         r  design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/FSM_sequential_state_reg[1]/Q
                         net (fo=26, routed)          1.247     0.968    design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/state[1]
    SLICE_X19Y27         LUT6 (Prop_lut6_I1_O)        0.124     1.092 r  design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/m_axi_awvalid_INST_0/O
                         net (fo=14, routed)          1.511     2.603    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/data_axi_awvalid
    SLICE_X18Y58         LUT4 (Prop_lut4_I2_O)        0.124     2.727 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_0_2_i_11/O
                         net (fo=77, routed)          1.516     4.242    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/p_0_in[1]
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124     4.366 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_31_31_i_3/O
                         net (fo=1, routed)           0.944     5.311    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_31_31_i_3_n_0
    SLICE_X19Y72         LUT6 (Prop_lut6_I5_O)        0.124     5.435 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_31_31_i_1/O
                         net (fo=96, routed)          1.771     7.205    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_192_255_31_31/D
    SLICE_X16Y98         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_192_255_31_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.488     8.622    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_192_255_31_31/WCLK
    SLICE_X16Y98         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_192_255_31_31/DP/CLK
                         clock pessimism              0.473     9.095    
                         clock uncertainty           -0.072     9.023    
    SLICE_X16Y98         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622     8.401    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_192_255_31_31/DP
  -------------------------------------------------------------------
                         required time                          8.401    
                         arrival time                          -7.205    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.200ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/axi_awaddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[10][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.563ns  (logic 0.704ns (8.222%)  route 7.859ns (91.778%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 8.609 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.672    -0.721    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X23Y43         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/axi_awaddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.265 f  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/axi_awaddr_reg[6]/Q
                         net (fo=133, routed)         4.469     4.205    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/p_0_in[4]
    SLICE_X2Y97          LUT6 (Prop_lut6_I2_O)        0.124     4.329 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[10][31]_i_5/O
                         net (fo=32, routed)          3.389     7.718    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[10][31]_i_5_n_0
    SLICE_X26Y79         LUT5 (Prop_lut5_I0_O)        0.124     7.842 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[10][6]_i_1/O
                         net (fo=1, routed)           0.000     7.842    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[10][6]_i_1_n_0
    SLICE_X26Y79         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[10][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.475     8.609    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X26Y79         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[10][6]/C
                         clock pessimism              0.473     9.082    
                         clock uncertainty           -0.072     9.010    
    SLICE_X26Y79         FDRE (Setup_fdre_C_D)        0.031     9.041    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[10][6]
  -------------------------------------------------------------------
                         required time                          9.041    
                         arrival time                          -7.842    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/axi_awaddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[4][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.674ns  (logic 0.704ns (8.116%)  route 7.970ns (91.884%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 8.684 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.672    -0.721    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X22Y43         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/axi_awaddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.265 f  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/axi_awaddr_reg[2]/Q
                         net (fo=114, routed)         4.470     4.205    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/p_0_in[0]
    SLICE_X3Y95          LUT6 (Prop_lut6_I1_O)        0.124     4.329 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[4][31]_i_6/O
                         net (fo=32, routed)          3.500     7.829    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[4][31]_i_6_n_0
    SLICE_X38Y78         LUT5 (Prop_lut5_I0_O)        0.124     7.953 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[4][7]_i_1/O
                         net (fo=1, routed)           0.000     7.953    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[4][7]_i_1_n_0
    SLICE_X38Y78         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.550     8.684    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X38Y78         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[4][7]/C
                         clock pessimism              0.473     9.157    
                         clock uncertainty           -0.072     9.085    
    SLICE_X38Y78         FDRE (Setup_fdre_C_D)        0.079     9.164    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[4][7]
  -------------------------------------------------------------------
                         required time                          9.164    
                         arrival time                          -7.953    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.221ns  (required time - arrival time)
  Source:                 design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_768_831_31_31/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.923ns  (logic 0.952ns (12.016%)  route 6.971ns (87.984%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 8.629 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.657    -0.736    design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/aclk
    SLICE_X19Y24         FDRE                                         r  design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/FSM_sequential_state_reg[1]/Q
                         net (fo=26, routed)          1.247     0.968    design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/state[1]
    SLICE_X19Y27         LUT6 (Prop_lut6_I1_O)        0.124     1.092 r  design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/m_axi_awvalid_INST_0/O
                         net (fo=14, routed)          1.511     2.603    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/data_axi_awvalid
    SLICE_X18Y58         LUT4 (Prop_lut4_I2_O)        0.124     2.727 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_0_2_i_11/O
                         net (fo=77, routed)          1.516     4.242    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/p_0_in[1]
    SLICE_X13Y85         LUT5 (Prop_lut5_I4_O)        0.124     4.366 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_31_31_i_3/O
                         net (fo=1, routed)           0.944     5.311    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_31_31_i_3_n_0
    SLICE_X19Y72         LUT6 (Prop_lut6_I5_O)        0.124     5.435 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_31_31_i_1/O
                         net (fo=96, routed)          1.753     7.187    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_768_831_31_31/D
    SLICE_X8Y99          RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_768_831_31_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.495     8.629    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_768_831_31_31/WCLK
    SLICE_X8Y99          RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_768_831_31_31/DP/CLK
                         clock pessimism              0.473     9.102    
                         clock uncertainty           -0.072     9.030    
    SLICE_X8Y99          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622     8.408    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_768_831_31_31/DP
  -------------------------------------------------------------------
                         required time                          8.408    
                         arrival time                          -7.187    
  -------------------------------------------------------------------
                         slack                                  1.221    

Slack (MET) :             1.228ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/axi_awaddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[4][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.657ns  (logic 0.704ns (8.132%)  route 7.953ns (91.868%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 8.684 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.672    -0.721    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X22Y43         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/axi_awaddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.265 f  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/axi_awaddr_reg[2]/Q
                         net (fo=114, routed)         4.470     4.205    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/p_0_in[0]
    SLICE_X3Y95          LUT6 (Prop_lut6_I1_O)        0.124     4.329 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[4][31]_i_6/O
                         net (fo=32, routed)          3.483     7.812    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[4][31]_i_6_n_0
    SLICE_X38Y78         LUT5 (Prop_lut5_I0_O)        0.124     7.936 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[4][4]_i_1/O
                         net (fo=1, routed)           0.000     7.936    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[4][4]_i_1_n_0
    SLICE_X38Y78         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.550     8.684    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X38Y78         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[4][4]/C
                         clock pessimism              0.473     9.157    
                         clock uncertainty           -0.072     9.085    
    SLICE_X38Y78         FDRE (Setup_fdre_C_D)        0.079     9.164    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[4][4]
  -------------------------------------------------------------------
                         required time                          9.164    
                         arrival time                          -7.936    
  -------------------------------------------------------------------
                         slack                                  1.228    

Slack (MET) :             1.238ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/axi_awaddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[19][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.608ns  (logic 0.704ns (8.179%)  route 7.904ns (91.821%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 8.692 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.672    -0.721    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X23Y43         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/axi_awaddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.265 f  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/axi_awaddr_reg[4]/Q
                         net (fo=114, routed)         4.003     3.739    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/p_0_in[2]
    SLICE_X13Y96         LUT6 (Prop_lut6_I1_O)        0.124     3.863 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[19][31]_i_5/O
                         net (fo=32, routed)          3.900     7.763    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[19][31]_i_5_n_0
    SLICE_X43Y63         LUT5 (Prop_lut5_I0_O)        0.124     7.887 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[19][0]_i_1/O
                         net (fo=1, routed)           0.000     7.887    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[19][0]_i_1_n_0
    SLICE_X43Y63         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[19][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.558     8.692    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X43Y63         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[19][0]/C
                         clock pessimism              0.473     9.165    
                         clock uncertainty           -0.072     9.093    
    SLICE_X43Y63         FDRE (Setup_fdre_C_D)        0.032     9.125    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[19][0]
  -------------------------------------------------------------------
                         required time                          9.125    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                  1.238    

Slack (MET) :             1.240ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/axi_awaddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[19][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.605ns  (logic 0.704ns (8.182%)  route 7.901ns (91.818%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 8.692 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.672    -0.721    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X23Y43         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/axi_awaddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.265 f  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/axi_awaddr_reg[4]/Q
                         net (fo=114, routed)         4.003     3.739    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/p_0_in[2]
    SLICE_X13Y96         LUT6 (Prop_lut6_I1_O)        0.124     3.863 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[19][31]_i_5/O
                         net (fo=32, routed)          3.897     7.760    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[19][31]_i_5_n_0
    SLICE_X43Y63         LUT5 (Prop_lut5_I0_O)        0.124     7.884 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[19][7]_i_1/O
                         net (fo=1, routed)           0.000     7.884    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[19][7]_i_1_n_0
    SLICE_X43Y63         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[19][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.558     8.692    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X43Y63         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[19][7]/C
                         clock pessimism              0.473     9.165    
                         clock uncertainty           -0.072     9.093    
    SLICE_X43Y63         FDRE (Setup_fdre_C_D)        0.031     9.124    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[19][7]
  -------------------------------------------------------------------
                         required time                          9.124    
                         arrival time                          -7.884    
  -------------------------------------------------------------------
                         slack                                  1.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.792%)  route 0.253ns (64.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.556    -0.539    design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X15Y29         FDRE                                         r  design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[7]/Q
                         net (fo=3, routed)           0.253    -0.145    design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/D[13]
    SLICE_X25Y28         FDRE                                         r  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.818    -0.779    design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X25Y28         FDRE                                         r  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[26]/C
                         clock pessimism              0.498    -0.281    
    SLICE_X25Y28         FDRE (Hold_fdre_C_D)         0.070    -0.211    design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[26]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/ar_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.899%)  route 0.238ns (56.101%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.559    -0.536    design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X21Y37         FDRE                                         r  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.395 f  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]/Q
                         net (fo=7, routed)           0.238    -0.157    design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_0
    SLICE_X22Y34         LUT5 (Prop_lut5_I4_O)        0.045    -0.112 r  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/ar_pipe/s_ready_i_i_1__0/O
                         net (fo=1, routed)           0.000    -0.112    design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/ar_pipe/s_ready_i_i_1__0_n_0
    SLICE_X22Y34         FDRE                                         r  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/ar_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.824    -0.773    design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X22Y34         FDRE                                         r  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/ar_pipe/s_ready_i_reg/C
                         clock pessimism              0.498    -0.275    
    SLICE_X22Y34         FDRE (Hold_fdre_C_D)         0.091    -0.184    design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/ar_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.691%)  route 0.265ns (65.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.556    -0.539    design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X15Y29         FDRE                                         r  design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[5]/Q
                         net (fo=3, routed)           0.265    -0.132    design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/D[11]
    SLICE_X25Y28         FDRE                                         r  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.818    -0.779    design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X25Y28         FDRE                                         r  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[24]/C
                         clock pessimism              0.498    -0.281    
    SLICE_X25Y28         FDRE (Hold_fdre_C_D)         0.070    -0.211    design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[24]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/first_beat_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.609%)  route 0.251ns (57.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.555    -0.540    design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X17Y27         FDRE                                         r  design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[19]/Q
                         net (fo=36, routed)          0.251    -0.148    design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/s_axi_wlast
    SLICE_X23Y29         LUT6 (Prop_lut6_I0_O)        0.045    -0.103 r  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/first_beat_i_1/O
                         net (fo=1, routed)           0.000    -0.103    design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/first_beat_i_1_n_0
    SLICE_X23Y29         FDSE                                         r  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/first_beat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.819    -0.778    design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/aclk
    SLICE_X23Y29         FDSE                                         r  design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/first_beat_reg/C
                         clock pessimism              0.498    -0.280    
    SLICE_X23Y29         FDSE (Hold_fdse_C_D)         0.091    -0.189    design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/first_beat_reg
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_896_959_3_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.259%)  route 0.271ns (65.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.561    -0.534    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instr_axi_aclk
    SLICE_X33Y34         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[3]_rep/Q
                         net (fo=576, routed)         0.271    -0.122    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_896_959_3_5/ADDRD1
    SLICE_X32Y35         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_896_959_3_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.828    -0.769    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_896_959_3_5/WCLK
    SLICE_X32Y35         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_896_959_3_5/RAMA/CLK
                         clock pessimism              0.250    -0.519    
    SLICE_X32Y35         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.210    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_896_959_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_896_959_3_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.259%)  route 0.271ns (65.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.561    -0.534    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instr_axi_aclk
    SLICE_X33Y34         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[3]_rep/Q
                         net (fo=576, routed)         0.271    -0.122    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_896_959_3_5/ADDRD1
    SLICE_X32Y35         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_896_959_3_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.828    -0.769    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_896_959_3_5/WCLK
    SLICE_X32Y35         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_896_959_3_5/RAMB/CLK
                         clock pessimism              0.250    -0.519    
    SLICE_X32Y35         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.210    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_896_959_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_896_959_3_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.259%)  route 0.271ns (65.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.561    -0.534    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instr_axi_aclk
    SLICE_X33Y34         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[3]_rep/Q
                         net (fo=576, routed)         0.271    -0.122    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_896_959_3_5/ADDRD1
    SLICE_X32Y35         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_896_959_3_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.828    -0.769    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_896_959_3_5/WCLK
    SLICE_X32Y35         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_896_959_3_5/RAMC/CLK
                         clock pessimism              0.250    -0.519    
    SLICE_X32Y35         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.210    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_896_959_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_896_959_3_5/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.259%)  route 0.271ns (65.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.561    -0.534    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/instr_axi_aclk
    SLICE_X33Y34         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[3]_rep/Q
                         net (fo=576, routed)         0.271    -0.122    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_896_959_3_5/ADDRD1
    SLICE_X32Y35         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_896_959_3_5/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.828    -0.769    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_896_959_3_5/WCLK
    SLICE_X32Y35         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_896_959_3_5/RAMD/CLK
                         clock pessimism              0.250    -0.519    
    SLICE_X32Y35         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.210    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_896_959_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/axi_rdata_reg[31]_i_6__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.245ns (53.656%)  route 0.212ns (46.344%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.569    -0.526    design_1_i/myip_0/data_axi_aclk
    SLICE_X13Y49         FDRE                                         r  design_1_i/myip_0/axi_rdata_reg[31]_i_6__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  design_1_i/myip_0/axi_rdata_reg[31]_i_6__0/Q
                         net (fo=64, routed)          0.212    -0.173    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/axi_rdata_reg[31]_i_3__0[8]
    SLICE_X9Y50          MUXF7 (Prop_muxf7_S_O)       0.085    -0.088 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/axi_rdata_reg[3]_i_3__1/O
                         net (fo=1, routed)           0.000    -0.088    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/axi_rdata_reg[3]_i_3__1_n_0
    SLICE_X9Y50          MUXF8 (Prop_muxf8_I1_O)      0.019    -0.069 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/axi_rdata_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.069    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/reg_data_out__0[3]
    SLICE_X9Y50          FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.832    -0.765    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/data_axi_aclk
    SLICE_X9Y50          FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.503    -0.262    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105    -0.157    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aresetn_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.553    -0.542    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aclk
    SLICE_X35Y23         FDRE                                         r  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aresetn_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.401 f  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aresetn_d_reg[0]/Q
                         net (fo=1, routed)           0.054    -0.347    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aresetn_d_reg_n_0_[0]
    SLICE_X34Y23         LUT1 (Prop_lut1_I0_O)        0.045    -0.302 r  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset_i_1/O
                         net (fo=1, routed)           0.000    -0.302    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset_i_1_n_0
    SLICE_X34Y23         FDRE                                         r  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.819    -0.778    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aclk
    SLICE_X34Y23         FDRE                                         r  design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset_reg/C
                         clock pessimism              0.249    -0.529    
    SLICE_X34Y23         FDRE (Hold_fdre_C_D)         0.121    -0.408    design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset_reg
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y37     design_1_i/myip_0/axi_rdata_reg[31]_i_11/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y49     design_1_i/myip_0/axi_rdata_reg[31]_i_11__0/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y37     design_1_i/myip_0/axi_rdata_reg[31]_i_12/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y49     design_1_i/myip_0/axi_rdata_reg[31]_i_12__0/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y77     design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[40][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y59     design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[40][7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y60     design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[40][8]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y88     design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[40][9]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X20Y96     design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_576_639_30_30/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X4Y85      design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_704_767_18_20/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y44      design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_192_255_27_29/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y44      design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_192_255_27_29/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y46     design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_896_959_9_11/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y46     design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r2_896_959_9_11/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X4Y66      design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_384_447_9_11/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X4Y66      design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_384_447_9_11/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X4Y66      design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_384_447_9_11/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X4Y66      design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_384_447_9_11/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X28Y62     design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_384_447_6_8/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X28Y62     design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_384_447_6_8/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X28Y62     design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_384_447_6_8/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X28Y62     design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_384_447_6_8/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X28Y62     design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_384_447_6_8/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X28Y62     design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_384_447_6_8/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y67     design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_960_1023_12_14/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y67     design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_960_1023_12_14/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y67     design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_960_1023_12_14/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X20Y96     design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_576_639_30_30/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/pc_out_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        8.213ns  (logic 0.419ns (5.102%)  route 7.794ns (94.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 18.684 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 9.362 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.755     9.362    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X36Y46         FDSE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDSE (Prop_fdse_C_Q)         0.419     9.781 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/Q
                         net (fo=670, routed)         7.794    17.575    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/reset
    SLICE_X39Y78         FDRE                                         r  design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/pc_out_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.550    18.684    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/clk
    SLICE_X39Y78         FDRE                                         r  design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/pc_out_reg[22]/C
                         clock pessimism              0.302    18.986    
                         clock uncertainty           -0.200    18.786    
    SLICE_X39Y78         FDRE (Setup_fdre_C_R)       -0.604    18.182    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/pc_out_reg[22]
  -------------------------------------------------------------------
                         required time                         18.182    
                         arrival time                         -17.575    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        7.979ns  (logic 0.419ns (5.251%)  route 7.560ns (94.749%))
  Logic Levels:           0  
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 18.696 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 9.362 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.755     9.362    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X36Y46         FDSE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDSE (Prop_fdse_C_Q)         0.419     9.781 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/Q
                         net (fo=670, routed)         7.560    17.341    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/reset
    SLICE_X43Y91         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.562    18.696    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X43Y91         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[30]/C
                         clock pessimism              0.302    18.998    
                         clock uncertainty           -0.200    18.798    
    SLICE_X43Y91         FDRE (Setup_fdre_C_R)       -0.604    18.194    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[30]
  -------------------------------------------------------------------
                         required time                         18.194    
                         arrival time                         -17.341    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        7.979ns  (logic 0.419ns (5.251%)  route 7.560ns (94.749%))
  Logic Levels:           0  
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 18.696 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 9.362 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.755     9.362    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X36Y46         FDSE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDSE (Prop_fdse_C_Q)         0.419     9.781 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/Q
                         net (fo=670, routed)         7.560    17.341    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/reset
    SLICE_X43Y91         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.562    18.696    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X43Y91         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[31]/C
                         clock pessimism              0.302    18.998    
                         clock uncertainty           -0.200    18.798    
    SLICE_X43Y91         FDRE (Setup_fdre_C_R)       -0.604    18.194    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[31]
  -------------------------------------------------------------------
                         required time                         18.194    
                         arrival time                         -17.341    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        7.979ns  (logic 0.419ns (5.251%)  route 7.560ns (94.749%))
  Logic Levels:           0  
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 18.696 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 9.362 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.755     9.362    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X36Y46         FDSE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDSE (Prop_fdse_C_Q)         0.419     9.781 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/Q
                         net (fo=670, routed)         7.560    17.341    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/reset
    SLICE_X43Y91         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.562    18.696    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/clk
    SLICE_X43Y91         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[30]/C
                         clock pessimism              0.302    18.998    
                         clock uncertainty           -0.200    18.798    
    SLICE_X43Y91         FDRE (Setup_fdre_C_R)       -0.604    18.194    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[30]
  -------------------------------------------------------------------
                         required time                         18.194    
                         arrival time                         -17.341    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        7.979ns  (logic 0.419ns (5.251%)  route 7.560ns (94.749%))
  Logic Levels:           0  
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 18.696 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 9.362 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.755     9.362    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X36Y46         FDSE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDSE (Prop_fdse_C_Q)         0.419     9.781 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/Q
                         net (fo=670, routed)         7.560    17.341    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/reset
    SLICE_X43Y91         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.562    18.696    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/clk
    SLICE_X43Y91         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[31]/C
                         clock pessimism              0.302    18.998    
                         clock uncertainty           -0.200    18.798    
    SLICE_X43Y91         FDRE (Setup_fdre_C_R)       -0.604    18.194    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[31]
  -------------------------------------------------------------------
                         required time                         18.194    
                         arrival time                         -17.341    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.958ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        7.864ns  (logic 0.419ns (5.328%)  route 7.445ns (94.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 18.686 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 9.362 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.755     9.362    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X36Y46         FDSE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDSE (Prop_fdse_C_Q)         0.419     9.781 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/Q
                         net (fo=670, routed)         7.445    17.226    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/reset
    SLICE_X41Y79         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.552    18.686    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X41Y79         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[23]/C
                         clock pessimism              0.302    18.988    
                         clock uncertainty           -0.200    18.788    
    SLICE_X41Y79         FDRE (Setup_fdre_C_R)       -0.604    18.184    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[23]
  -------------------------------------------------------------------
                         required time                         18.184    
                         arrival time                         -17.226    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             1.033ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/pc_out_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        7.695ns  (logic 0.419ns (5.445%)  route 7.276ns (94.555%))
  Logic Levels:           0  
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 18.687 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 9.362 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.755     9.362    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X36Y46         FDSE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDSE (Prop_fdse_C_Q)         0.419     9.781 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/Q
                         net (fo=670, routed)         7.276    17.057    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/reset
    SLICE_X42Y81         FDRE                                         r  design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/pc_out_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.553    18.687    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/clk
    SLICE_X42Y81         FDRE                                         r  design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/pc_out_reg[31]/C
                         clock pessimism              0.302    18.989    
                         clock uncertainty           -0.200    18.789    
    SLICE_X42Y81         FDRE (Setup_fdre_C_R)       -0.699    18.090    design_1_i/myip_0/inst/risc_v/ID_EX_REGISTER/pc_out_reg[31]
  -------------------------------------------------------------------
                         required time                         18.090    
                         arrival time                         -17.057    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        7.772ns  (logic 0.419ns (5.391%)  route 7.353ns (94.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 9.362 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.755     9.362    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X36Y46         FDSE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDSE (Prop_fdse_C_Q)         0.419     9.781 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/Q
                         net (fo=670, routed)         7.353    17.134    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/reset
    SLICE_X43Y87         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.559    18.693    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X43Y87         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[16]/C
                         clock pessimism              0.302    18.995    
                         clock uncertainty           -0.200    18.795    
    SLICE_X43Y87         FDRE (Setup_fdre_C_R)       -0.604    18.191    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[16]
  -------------------------------------------------------------------
                         required time                         18.191    
                         arrival time                         -17.134    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        7.772ns  (logic 0.419ns (5.391%)  route 7.353ns (94.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 9.362 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.755     9.362    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X36Y46         FDSE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDSE (Prop_fdse_C_Q)         0.419     9.781 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/Q
                         net (fo=670, routed)         7.353    17.134    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/reset
    SLICE_X43Y87         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.559    18.693    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X43Y87         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[22]/C
                         clock pessimism              0.302    18.995    
                         clock uncertainty           -0.200    18.795    
    SLICE_X43Y87         FDRE (Setup_fdre_C_R)       -0.604    18.191    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[22]
  -------------------------------------------------------------------
                         required time                         18.191    
                         arrival time                         -17.134    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        7.772ns  (logic 0.419ns (5.391%)  route 7.353ns (94.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.638ns = ( 9.362 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    11.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996     5.746 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     7.506    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.607 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.755     9.362    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X36Y46         FDSE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDSE (Prop_fdse_C_Q)         0.419     9.781 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[63][0]/Q
                         net (fo=670, routed)         7.353    17.134    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/reset
    SLICE_X43Y87         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.559    18.693    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X43Y87         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[26]/C
                         clock pessimism              0.302    18.995    
                         clock uncertainty           -0.200    18.795    
    SLICE_X43Y87         FDRE (Setup_fdre_C_R)       -0.604    18.191    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[26]
  -------------------------------------------------------------------
                         required time                         18.191    
                         arrival time                         -17.134    
  -------------------------------------------------------------------
                         slack                                  1.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_0_63_12_14/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.527ns (78.181%)  route 0.147ns (21.819%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.557    -0.538    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_0_63_12_14/WCLK
    SLICE_X20Y52         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_0_63_12_14/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y52         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388    -0.150 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_0_63_12_14/RAMB/O
                         net (fo=1, routed)           0.147    -0.002    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_0_63_12_14_n_1
    SLICE_X23Y50         LUT6 (Prop_lut6_I5_O)        0.045     0.043 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_553/O
                         net (fo=1, routed)           0.000     0.043    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_553_n_0
    SLICE_X23Y50         MUXF7 (Prop_muxf7_I0_O)      0.071     0.114 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_165/O
                         net (fo=1, routed)           0.000     0.114    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_165_n_0
    SLICE_X23Y50         MUXF8 (Prop_muxf8_I0_O)      0.023     0.137 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_19/O
                         net (fo=1, routed)           0.000     0.137    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_in[13]
    SLICE_X23Y50         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.826    -0.771    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/clk
    SLICE_X23Y50         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[13]/C
                         clock pessimism              0.552    -0.219    
                         clock uncertainty            0.200    -0.019    
    SLICE_X23Y50         FDRE (Hold_fdre_C_D)         0.105     0.086    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_832_895_21_23/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.517ns (76.155%)  route 0.162ns (23.845%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.556    -0.539    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_832_895_21_23/WCLK
    SLICE_X24Y56         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_832_895_21_23/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y56         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388    -0.151 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_832_895_21_23/RAMB/O
                         net (fo=1, routed)           0.162     0.011    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_832_895_21_23_n_1
    SLICE_X25Y54         LUT6 (Prop_lut6_I3_O)        0.045     0.056 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_520/O
                         net (fo=1, routed)           0.000     0.056    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_520_n_0
    SLICE_X25Y54         MUXF7 (Prop_muxf7_I1_O)      0.065     0.121 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_148/O
                         net (fo=1, routed)           0.000     0.121    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_148_n_0
    SLICE_X25Y54         MUXF8 (Prop_muxf8_I1_O)      0.019     0.140 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_10/O
                         net (fo=1, routed)           0.000     0.140    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_in[22]
    SLICE_X25Y54         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.825    -0.772    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/clk
    SLICE_X25Y54         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[22]/C
                         clock pessimism              0.552    -0.220    
                         clock uncertainty            0.200    -0.020    
    SLICE_X25Y54         FDRE (Hold_fdre_C_D)         0.105     0.085    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_64_127_9_11/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.525ns (77.222%)  route 0.155ns (22.778%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.588    -0.507    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_64_127_9_11/WCLK
    SLICE_X42Y53         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_64_127_9_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386    -0.121 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_64_127_9_11/RAMC/O
                         net (fo=1, routed)           0.155     0.034    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_64_127_9_11_n_2
    SLICE_X39Y52         LUT6 (Prop_lut6_I3_O)        0.045     0.079 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_561/O
                         net (fo=1, routed)           0.000     0.079    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_561_n_0
    SLICE_X39Y52         MUXF7 (Prop_muxf7_I0_O)      0.071     0.150 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_169/O
                         net (fo=1, routed)           0.000     0.150    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_169_n_0
    SLICE_X39Y52         MUXF8 (Prop_muxf8_I0_O)      0.023     0.173 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_21/O
                         net (fo=1, routed)           0.000     0.173    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_in[11]
    SLICE_X39Y52         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.857    -0.740    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/clk
    SLICE_X39Y52         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[11]/C
                         clock pessimism              0.552    -0.188    
                         clock uncertainty            0.200     0.012    
    SLICE_X39Y52         FDRE (Hold_fdre_C_D)         0.105     0.117    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_896_959_6_8/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.515ns (75.143%)  route 0.170ns (24.857%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.568    -0.527    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_896_959_6_8/WCLK
    SLICE_X6Y45          RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_896_959_6_8/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386    -0.141 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_896_959_6_8/RAMC/O
                         net (fo=1, routed)           0.170     0.030    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_896_959_6_8_n_2
    SLICE_X9Y48          LUT6 (Prop_lut6_I1_O)        0.045     0.075 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_576/O
                         net (fo=1, routed)           0.000     0.075    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_576_n_0
    SLICE_X9Y48          MUXF7 (Prop_muxf7_I1_O)      0.065     0.140 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_176/O
                         net (fo=1, routed)           0.000     0.140    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_176_n_0
    SLICE_X9Y48          MUXF8 (Prop_muxf8_I1_O)      0.019     0.159 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_24/O
                         net (fo=1, routed)           0.000     0.159    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_in[8]
    SLICE_X9Y48          FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.837    -0.760    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/clk
    SLICE_X9Y48          FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[8]/C
                         clock pessimism              0.552    -0.208    
                         clock uncertainty            0.200    -0.008    
    SLICE_X9Y48          FDRE (Hold_fdre_C_D)         0.105     0.097    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_576_639_15_17/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.514ns (74.451%)  route 0.176ns (25.549%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.562    -0.533    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_576_639_15_17/WCLK
    SLICE_X20Y45         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_576_639_15_17/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388    -0.145 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_576_639_15_17/RAMB/O
                         net (fo=1, routed)           0.176     0.032    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_576_639_15_17_n_1
    SLICE_X14Y45         LUT6 (Prop_lut6_I3_O)        0.045     0.077 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_543/O
                         net (fo=1, routed)           0.000     0.077    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_543_n_0
    SLICE_X14Y45         MUXF7 (Prop_muxf7_I0_O)      0.062     0.139 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_160/O
                         net (fo=1, routed)           0.000     0.139    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_160_n_0
    SLICE_X14Y45         MUXF8 (Prop_muxf8_I1_O)      0.019     0.158 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_16/O
                         net (fo=1, routed)           0.000     0.158    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_in[16]
    SLICE_X14Y45         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.833    -0.764    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/clk
    SLICE_X14Y45         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[16]/C
                         clock pessimism              0.552    -0.212    
                         clock uncertainty            0.200    -0.012    
    SLICE_X14Y45         FDRE (Hold_fdre_C_D)         0.105     0.093    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_896_959_3_5/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.515ns (74.102%)  route 0.180ns (25.898%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.560    -0.535    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_896_959_3_5/WCLK
    SLICE_X30Y50         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_896_959_3_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386    -0.149 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_896_959_3_5/RAMC/O
                         net (fo=1, routed)           0.180     0.031    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_896_959_3_5_n_2
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.045     0.076 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_588/O
                         net (fo=1, routed)           0.000     0.076    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_588_n_0
    SLICE_X35Y49         MUXF7 (Prop_muxf7_I1_O)      0.065     0.141 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_182/O
                         net (fo=1, routed)           0.000     0.141    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_182_n_0
    SLICE_X35Y49         MUXF8 (Prop_muxf8_I1_O)      0.019     0.160 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_27/O
                         net (fo=1, routed)           0.000     0.160    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_in[5]
    SLICE_X35Y49         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.835    -0.762    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/clk
    SLICE_X35Y49         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[5]/C
                         clock pessimism              0.552    -0.210    
                         clock uncertainty            0.200    -0.010    
    SLICE_X35Y49         FDRE (Hold_fdre_C_D)         0.105     0.095    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_256_319_24_26/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.528ns (76.692%)  route 0.160ns (23.308%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.567    -0.528    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_256_319_24_26/WCLK
    SLICE_X10Y42         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_256_319_24_26/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386    -0.142 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_256_319_24_26/RAMC/O
                         net (fo=1, routed)           0.160     0.019    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_256_319_24_26_n_2
    SLICE_X9Y41          LUT6 (Prop_lut6_I5_O)        0.045     0.064 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_502/O
                         net (fo=1, routed)           0.000     0.064    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_502_n_0
    SLICE_X9Y41          MUXF7 (Prop_muxf7_I1_O)      0.074     0.138 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_139/O
                         net (fo=1, routed)           0.000     0.138    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_139_n_0
    SLICE_X9Y41          MUXF8 (Prop_muxf8_I0_O)      0.023     0.161 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_6/O
                         net (fo=1, routed)           0.000     0.161    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_in[26]
    SLICE_X9Y41          FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.835    -0.762    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/clk
    SLICE_X9Y41          FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[26]/C
                         clock pessimism              0.552    -0.210    
                         clock uncertainty            0.200    -0.010    
    SLICE_X9Y41          FDRE (Hold_fdre_C_D)         0.105     0.095    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_512_575_12_14/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.512ns (74.186%)  route 0.178ns (25.814%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.563    -0.532    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_512_575_12_14/WCLK
    SLICE_X20Y47         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_512_575_12_14/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386    -0.146 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_512_575_12_14/RAMC/O
                         net (fo=1, routed)           0.178     0.033    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_512_575_12_14_n_2
    SLICE_X25Y50         LUT6 (Prop_lut6_I5_O)        0.045     0.078 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_551/O
                         net (fo=1, routed)           0.000     0.078    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_551_n_0
    SLICE_X25Y50         MUXF7 (Prop_muxf7_I0_O)      0.062     0.140 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_164/O
                         net (fo=1, routed)           0.000     0.140    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_164_n_0
    SLICE_X25Y50         MUXF8 (Prop_muxf8_I1_O)      0.019     0.159 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_18/O
                         net (fo=1, routed)           0.000     0.159    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_in[14]
    SLICE_X25Y50         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.826    -0.771    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/clk
    SLICE_X25Y50         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[14]/C
                         clock pessimism              0.552    -0.219    
                         clock uncertainty            0.200    -0.019    
    SLICE_X25Y50         FDRE (Hold_fdre_C_D)         0.105     0.086    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_704_767_3_5/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.514ns (72.347%)  route 0.196ns (27.653%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.560    -0.535    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_704_767_3_5/WCLK
    SLICE_X34Y50         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_704_767_3_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388    -0.147 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_704_767_3_5/RAMB/O
                         net (fo=1, routed)           0.196     0.050    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_704_767_3_5_n_1
    SLICE_X35Y48         LUT6 (Prop_lut6_I0_O)        0.045     0.095 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_591/O
                         net (fo=1, routed)           0.000     0.095    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_591_n_0
    SLICE_X35Y48         MUXF7 (Prop_muxf7_I0_O)      0.062     0.157 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_184/O
                         net (fo=1, routed)           0.000     0.157    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_184_n_0
    SLICE_X35Y48         MUXF8 (Prop_muxf8_I1_O)      0.019     0.176 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_28/O
                         net (fo=1, routed)           0.000     0.176    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_in[4]
    SLICE_X35Y48         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.835    -0.762    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/clk
    SLICE_X35Y48         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[4]/C
                         clock pessimism              0.552    -0.210    
                         clock uncertainty            0.200    -0.010    
    SLICE_X35Y48         FDRE (Hold_fdre_C_D)         0.105     0.095    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_576_639_21_23/RAMC/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.512ns (72.944%)  route 0.190ns (27.056%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.563    -0.532    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_576_639_21_23/WCLK
    SLICE_X20Y49         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_576_639_21_23/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386    -0.146 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_576_639_21_23/RAMC/O
                         net (fo=1, routed)           0.190     0.044    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg_r1_576_639_21_23_n_2
    SLICE_X23Y54         LUT6 (Prop_lut6_I3_O)        0.045     0.089 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_515/O
                         net (fo=1, routed)           0.000     0.089    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_515_n_0
    SLICE_X23Y54         MUXF7 (Prop_muxf7_I0_O)      0.062     0.151 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_146/O
                         net (fo=1, routed)           0.000     0.151    design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_146_n_0
    SLICE_X23Y54         MUXF8 (Prop_muxf8_I1_O)      0.019     0.170 r  design_1_i/myip_0/inst/myip_v1_0_INSTR_AXI_inst/risc_v_i_9/O
                         net (fo=1, routed)           0.000     0.170    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_in[23]
    SLICE_X23Y54         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.825    -0.772    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/clk
    SLICE_X23Y54         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[23]/C
                         clock pessimism              0.552    -0.220    
                         clock uncertainty            0.200    -0.020    
    SLICE_X23Y54         FDRE (Hold_fdre_C_D)         0.105     0.085    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/instruction_out_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.085    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.102ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_768_831_31_31/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.746ns  (logic 1.326ns (17.119%)  route 6.420ns (82.881%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 8.629 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.654    -0.739    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X21Y64         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[4]/Q
                         net (fo=519, routed)         2.365     2.083    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_704_767_31_31/DPRA2
    SLICE_X24Y96         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     2.207 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_704_767_31_31/DP/O
                         net (fo=1, routed)           1.099     3.306    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_704_767_31_31_n_0
    SLICE_X19Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.430 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_2211/O
                         net (fo=1, routed)           0.000     3.430    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_2211_n_0
    SLICE_X19Y95         MUXF7 (Prop_muxf7_I0_O)      0.212     3.642 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_1122/O
                         net (fo=1, routed)           0.000     3.642    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_1122_n_0
    SLICE_X19Y95         MUXF8 (Prop_muxf8_I1_O)      0.094     3.736 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_449/O
                         net (fo=2, routed)           1.148     4.884    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/data_read0[31]
    SLICE_X19Y72         LUT6 (Prop_lut6_I1_O)        0.316     5.200 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_31_31_i_1/O
                         net (fo=96, routed)          1.807     7.007    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_768_831_31_31/D
    SLICE_X12Y99         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_768_831_31_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.495     8.629    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_768_831_31_31/WCLK
    SLICE_X12Y99         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_768_831_31_31/DP/CLK
                         clock pessimism              0.302     8.931    
                         clock uncertainty           -0.200     8.731    
    SLICE_X12Y99         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622     8.109    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_768_831_31_31/DP
  -------------------------------------------------------------------
                         required time                          8.109    
                         arrival time                          -7.007    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.131ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_192_255_31_31/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.709ns  (logic 1.326ns (17.200%)  route 6.383ns (82.800%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 8.622 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.654    -0.739    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X21Y64         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[4]/Q
                         net (fo=519, routed)         2.365     2.083    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_704_767_31_31/DPRA2
    SLICE_X24Y96         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     2.207 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_704_767_31_31/DP/O
                         net (fo=1, routed)           1.099     3.306    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_704_767_31_31_n_0
    SLICE_X19Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.430 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_2211/O
                         net (fo=1, routed)           0.000     3.430    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_2211_n_0
    SLICE_X19Y95         MUXF7 (Prop_muxf7_I0_O)      0.212     3.642 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_1122/O
                         net (fo=1, routed)           0.000     3.642    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_1122_n_0
    SLICE_X19Y95         MUXF8 (Prop_muxf8_I1_O)      0.094     3.736 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_449/O
                         net (fo=2, routed)           1.148     4.884    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/data_read0[31]
    SLICE_X19Y72         LUT6 (Prop_lut6_I1_O)        0.316     5.200 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_31_31_i_1/O
                         net (fo=96, routed)          1.771     6.971    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_192_255_31_31/D
    SLICE_X16Y98         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_192_255_31_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.488     8.622    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_192_255_31_31/WCLK
    SLICE_X16Y98         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_192_255_31_31/DP/CLK
                         clock pessimism              0.302     8.924    
                         clock uncertainty           -0.200     8.724    
    SLICE_X16Y98         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622     8.102    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_192_255_31_31/DP
  -------------------------------------------------------------------
                         required time                          8.102    
                         arrival time                          -6.971    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.148ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_192_255_24_26/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.036ns  (logic 1.362ns (16.949%)  route 6.674ns (83.051%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.645    -0.748    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X21Y71         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[3]/Q
                         net (fo=519, routed)         2.315     2.024    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_64_127_24_26/ADDRB1
    SLICE_X28Y89         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     2.148 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_64_127_24_26/RAMB/O
                         net (fo=1, routed)           1.204     3.351    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_64_127_24_26_n_1
    SLICE_X25Y91         LUT6 (Prop_lut6_I3_O)        0.124     3.475 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_2233/O
                         net (fo=1, routed)           0.000     3.475    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_2233_n_0
    SLICE_X25Y91         MUXF7 (Prop_muxf7_I0_O)      0.238     3.713 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_1133/O
                         net (fo=1, routed)           0.000     3.713    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_1133_n_0
    SLICE_X25Y91         MUXF8 (Prop_muxf8_I0_O)      0.104     3.817 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_455/O
                         net (fo=2, routed)           1.215     5.032    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/data_read0[25]
    SLICE_X19Y79         LUT6 (Prop_lut6_I1_O)        0.316     5.348 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_24_26_i_2/O
                         net (fo=48, routed)          1.940     7.288    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_192_255_24_26/DIB
    SLICE_X0Y98          RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_192_255_24_26/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.535     8.669    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_192_255_24_26/WCLK
    SLICE_X0Y98          RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_192_255_24_26/RAMB/CLK
                         clock pessimism              0.302     8.971    
                         clock uncertainty           -0.200     8.771    
    SLICE_X0Y98          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.436    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_192_255_24_26/RAMB
  -------------------------------------------------------------------
                         required time                          8.436    
                         arrival time                          -7.288    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.156ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_768_831_31_31/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.691ns  (logic 1.326ns (17.240%)  route 6.365ns (82.760%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 8.629 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.654    -0.739    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X21Y64         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[4]/Q
                         net (fo=519, routed)         2.365     2.083    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_704_767_31_31/DPRA2
    SLICE_X24Y96         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     2.207 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_704_767_31_31/DP/O
                         net (fo=1, routed)           1.099     3.306    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_704_767_31_31_n_0
    SLICE_X19Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.430 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_2211/O
                         net (fo=1, routed)           0.000     3.430    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_2211_n_0
    SLICE_X19Y95         MUXF7 (Prop_muxf7_I0_O)      0.212     3.642 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_1122/O
                         net (fo=1, routed)           0.000     3.642    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_1122_n_0
    SLICE_X19Y95         MUXF8 (Prop_muxf8_I1_O)      0.094     3.736 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_449/O
                         net (fo=2, routed)           1.148     4.884    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/data_read0[31]
    SLICE_X19Y72         LUT6 (Prop_lut6_I1_O)        0.316     5.200 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_31_31_i_1/O
                         net (fo=96, routed)          1.753     6.953    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_768_831_31_31/D
    SLICE_X8Y99          RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_768_831_31_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.495     8.629    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_768_831_31_31/WCLK
    SLICE_X8Y99          RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_768_831_31_31/DP/CLK
                         clock pessimism              0.302     8.931    
                         clock uncertainty           -0.200     8.731    
    SLICE_X8Y99          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622     8.109    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_768_831_31_31/DP
  -------------------------------------------------------------------
                         required time                          8.109    
                         arrival time                          -6.953    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.205ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_768_831_24_26/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.978ns  (logic 1.369ns (17.160%)  route 6.609ns (82.840%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.654    -0.739    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X21Y64         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[4]/Q
                         net (fo=519, routed)         2.241     1.958    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_384_447_24_26/ADDRA2
    SLICE_X30Y91         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     2.082 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_384_447_24_26/RAMA/O
                         net (fo=1, routed)           1.096     3.179    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_384_447_24_26_n_0
    SLICE_X23Y91         LUT6 (Prop_lut6_I1_O)        0.124     3.303 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_2238/O
                         net (fo=1, routed)           0.000     3.303    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_2238_n_0
    SLICE_X23Y91         MUXF7 (Prop_muxf7_I1_O)      0.245     3.548 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_1135/O
                         net (fo=1, routed)           0.000     3.548    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_1135_n_0
    SLICE_X23Y91         MUXF8 (Prop_muxf8_I0_O)      0.104     3.652 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_456/O
                         net (fo=2, routed)           1.339     4.991    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/data_read0[24]
    SLICE_X18Y73         LUT6 (Prop_lut6_I1_O)        0.316     5.307 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_24_26_i_1/O
                         net (fo=48, routed)          1.932     7.239    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_768_831_24_26/DIA
    SLICE_X0Y99          RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_768_831_24_26/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.535     8.669    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_768_831_24_26/WCLK
    SLICE_X0Y99          RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_768_831_24_26/RAMA/CLK
                         clock pessimism              0.302     8.971    
                         clock uncertainty           -0.200     8.771    
    SLICE_X0Y99          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.444    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_768_831_24_26/RAMA
  -------------------------------------------------------------------
                         required time                          8.444    
                         arrival time                          -7.239    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_640_703_24_26/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.964ns  (logic 1.362ns (17.103%)  route 6.602ns (82.897%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 8.673 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.645    -0.748    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X21Y71         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.292 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[3]/Q
                         net (fo=519, routed)         2.315     2.024    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_64_127_24_26/ADDRB1
    SLICE_X28Y89         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     2.148 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_64_127_24_26/RAMB/O
                         net (fo=1, routed)           1.204     3.351    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_64_127_24_26_n_1
    SLICE_X25Y91         LUT6 (Prop_lut6_I3_O)        0.124     3.475 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_2233/O
                         net (fo=1, routed)           0.000     3.475    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_2233_n_0
    SLICE_X25Y91         MUXF7 (Prop_muxf7_I0_O)      0.238     3.713 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_1133/O
                         net (fo=1, routed)           0.000     3.713    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_1133_n_0
    SLICE_X25Y91         MUXF8 (Prop_muxf8_I0_O)      0.104     3.817 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_455/O
                         net (fo=2, routed)           1.215     5.032    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/data_read0[25]
    SLICE_X19Y79         LUT6 (Prop_lut6_I1_O)        0.316     5.348 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_24_26_i_2/O
                         net (fo=48, routed)          1.868     7.216    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_640_703_24_26/DIB
    SLICE_X4Y97          RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_640_703_24_26/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.539     8.673    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_640_703_24_26/WCLK
    SLICE_X4Y97          RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_640_703_24_26/RAMB/CLK
                         clock pessimism              0.302     8.975    
                         clock uncertainty           -0.200     8.775    
    SLICE_X4Y97          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.440    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_640_703_24_26/RAMB
  -------------------------------------------------------------------
                         required time                          8.440    
                         arrival time                          -7.216    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.239ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_0_63_31_31/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.597ns  (logic 1.326ns (17.454%)  route 6.271ns (82.546%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 8.617 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.654    -0.739    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X21Y64         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[4]/Q
                         net (fo=519, routed)         2.365     2.083    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_704_767_31_31/DPRA2
    SLICE_X24Y96         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     2.207 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_704_767_31_31/DP/O
                         net (fo=1, routed)           1.099     3.306    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_704_767_31_31_n_0
    SLICE_X19Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.430 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_2211/O
                         net (fo=1, routed)           0.000     3.430    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_2211_n_0
    SLICE_X19Y95         MUXF7 (Prop_muxf7_I0_O)      0.212     3.642 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_1122/O
                         net (fo=1, routed)           0.000     3.642    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_1122_n_0
    SLICE_X19Y95         MUXF8 (Prop_muxf8_I1_O)      0.094     3.736 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_449/O
                         net (fo=2, routed)           1.148     4.884    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/data_read0[31]
    SLICE_X19Y72         LUT6 (Prop_lut6_I1_O)        0.316     5.200 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_31_31_i_1/O
                         net (fo=96, routed)          1.658     6.858    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_0_63_31_31/D
    SLICE_X24Y97         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_0_63_31_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.483     8.617    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_0_63_31_31/WCLK
    SLICE_X24Y97         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_0_63_31_31/DP/CLK
                         clock pessimism              0.302     8.919    
                         clock uncertainty           -0.200     8.719    
    SLICE_X24Y97         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622     8.097    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_0_63_31_31/DP
  -------------------------------------------------------------------
                         required time                          8.097    
                         arrival time                          -6.858    
  -------------------------------------------------------------------
                         slack                                  1.239    

Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_896_959_31_31/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.605ns  (logic 1.326ns (17.437%)  route 6.279ns (82.563%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 8.629 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.654    -0.739    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X21Y64         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[4]/Q
                         net (fo=519, routed)         2.365     2.083    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_704_767_31_31/DPRA2
    SLICE_X24Y96         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     2.207 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_704_767_31_31/DP/O
                         net (fo=1, routed)           1.099     3.306    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_704_767_31_31_n_0
    SLICE_X19Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.430 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_2211/O
                         net (fo=1, routed)           0.000     3.430    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_2211_n_0
    SLICE_X19Y95         MUXF7 (Prop_muxf7_I0_O)      0.212     3.642 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_1122/O
                         net (fo=1, routed)           0.000     3.642    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_1122_n_0
    SLICE_X19Y95         MUXF8 (Prop_muxf8_I1_O)      0.094     3.736 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_449/O
                         net (fo=2, routed)           1.148     4.884    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/data_read0[31]
    SLICE_X19Y72         LUT6 (Prop_lut6_I1_O)        0.316     5.200 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_31_31_i_1/O
                         net (fo=96, routed)          1.666     6.866    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_896_959_31_31/D
    SLICE_X12Y97         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_896_959_31_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.495     8.629    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_896_959_31_31/WCLK
    SLICE_X12Y97         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_896_959_31_31/DP/CLK
                         clock pessimism              0.302     8.931    
                         clock uncertainty           -0.200     8.731    
    SLICE_X12Y97         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622     8.109    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_896_959_31_31/DP
  -------------------------------------------------------------------
                         required time                          8.109    
                         arrival time                          -6.866    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.253ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_704_767_31_31/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.595ns  (logic 1.326ns (17.459%)  route 6.269ns (82.541%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 8.629 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.654    -0.739    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X21Y64         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[4]/Q
                         net (fo=519, routed)         2.365     2.083    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_704_767_31_31/DPRA2
    SLICE_X24Y96         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     2.207 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_704_767_31_31/DP/O
                         net (fo=1, routed)           1.099     3.306    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_704_767_31_31_n_0
    SLICE_X19Y95         LUT6 (Prop_lut6_I0_O)        0.124     3.430 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_2211/O
                         net (fo=1, routed)           0.000     3.430    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_2211_n_0
    SLICE_X19Y95         MUXF7 (Prop_muxf7_I0_O)      0.212     3.642 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_1122/O
                         net (fo=1, routed)           0.000     3.642    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_1122_n_0
    SLICE_X19Y95         MUXF8 (Prop_muxf8_I1_O)      0.094     3.736 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_449/O
                         net (fo=2, routed)           1.148     4.884    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/data_read0[31]
    SLICE_X19Y72         LUT6 (Prop_lut6_I1_O)        0.316     5.200 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_31_31_i_1/O
                         net (fo=96, routed)          1.656     6.856    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_704_767_31_31/D
    SLICE_X12Y98         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_704_767_31_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.495     8.629    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_704_767_31_31/WCLK
    SLICE_X12Y98         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_704_767_31_31/DP/CLK
                         clock pessimism              0.302     8.931    
                         clock uncertainty           -0.200     8.731    
    SLICE_X12Y98         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.622     8.109    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_704_767_31_31/DP
  -------------------------------------------------------------------
                         required time                          8.109    
                         arrival time                          -6.856    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.268ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_832_895_24_26/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.915ns  (logic 1.369ns (17.297%)  route 6.546ns (82.703%))
  Logic Levels:           5  (LUT6=2 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         1.654    -0.739    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X21Y64         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.283 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/ALU_out_reg[4]/Q
                         net (fo=519, routed)         2.241     1.958    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_384_447_24_26/ADDRA2
    SLICE_X30Y91         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     2.082 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_384_447_24_26/RAMA/O
                         net (fo=1, routed)           1.096     3.179    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r2_384_447_24_26_n_0
    SLICE_X23Y91         LUT6 (Prop_lut6_I1_O)        0.124     3.303 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_2238/O
                         net (fo=1, routed)           0.000     3.303    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_2238_n_0
    SLICE_X23Y91         MUXF7 (Prop_muxf7_I1_O)      0.245     3.548 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_1135/O
                         net (fo=1, routed)           0.000     3.548    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_1135_n_0
    SLICE_X23Y91         MUXF8 (Prop_muxf8_I0_O)      0.104     3.652 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/risc_v_i_456/O
                         net (fo=2, routed)           1.339     4.991    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/data_read0[24]
    SLICE_X18Y73         LUT6 (Prop_lut6_I1_O)        0.316     5.307 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_24_26_i_1/O
                         net (fo=48, routed)          1.869     7.176    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_832_895_24_26/DIA
    SLICE_X0Y97          RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_832_895_24_26/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        1.535     8.669    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_832_895_24_26/WCLK
    SLICE_X0Y97          RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_832_895_24_26/RAMA/CLK
                         clock pessimism              0.302     8.971    
                         clock uncertainty           -0.200     8.771    
    SLICE_X0Y97          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.444    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r3_832_895_24_26/RAMA
  -------------------------------------------------------------------
                         required time                          8.444    
                         arrival time                          -7.176    
  -------------------------------------------------------------------
                         slack                                  1.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/PC_MODULE/out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[56][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.141ns (20.038%)  route 0.563ns (79.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.587    -0.508    design_1_i/myip_0/inst/risc_v/PC_MODULE/clk
    SLICE_X36Y51         FDRE                                         r  design_1_i/myip_0/inst/risc_v/PC_MODULE/out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  design_1_i/myip_0/inst/risc_v/PC_MODULE/out_reg[16]/Q
                         net (fo=4, routed)           0.563     0.196    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/D[16]
    SLICE_X42Y70         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[56][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.847    -0.750    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X42Y70         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[56][16]/C
                         clock pessimism              0.552    -0.198    
                         clock uncertainty            0.200     0.002    
    SLICE_X42Y70         FDRE (Hold_fdre_C_D)         0.063     0.065    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[56][16]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/PC_MODULE/out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[56][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.141ns (19.706%)  route 0.575ns (80.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.558    -0.537    design_1_i/myip_0/inst/risc_v/PC_MODULE/clk
    SLICE_X35Y57         FDRE                                         r  design_1_i/myip_0/inst/risc_v/PC_MODULE/out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  design_1_i/myip_0/inst/risc_v/PC_MODULE/out_reg[18]/Q
                         net (fo=4, routed)           0.575     0.179    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/D[18]
    SLICE_X33Y82         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[56][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.820    -0.777    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X33Y82         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[56][18]/C
                         clock pessimism              0.552    -0.225    
                         clock uncertainty            0.200    -0.025    
    SLICE_X33Y82         FDRE (Hold_fdre_C_D)         0.070     0.045    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[56][18]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/ALU_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[43][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.290ns (38.405%)  route 0.465ns (61.595%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.558    -0.537    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/clk
    SLICE_X27Y59         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/ALU_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/ALU_out_reg[7]/Q
                         net (fo=1, routed)           0.213    -0.182    design_1_i/myip_0/inst/risc_v/MUX_ALU_DATA/ina[7]
    SLICE_X27Y59         LUT3 (Prop_lut3_I1_O)        0.042    -0.140 r  design_1_i/myip_0/inst/risc_v/MUX_ALU_DATA/out[7]_INST_0/O
                         net (fo=61, routed)          0.252     0.112    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/Reg_WriteData[7]
    SLICE_X35Y58         LUT5 (Prop_lut5_I2_O)        0.107     0.219 r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[43][7]_i_1/O
                         net (fo=1, routed)           0.000     0.219    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg[43][7]_i_1_n_0
    SLICE_X35Y58         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[43][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.828    -0.769    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X35Y58         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[43][7]/C
                         clock pessimism              0.552    -0.217    
                         clock uncertainty            0.200    -0.017    
    SLICE_X35Y58         FDRE (Hold_fdre_C_D)         0.091     0.074    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[43][7]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[60][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.141ns (18.772%)  route 0.610ns (81.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.559    -0.536    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/clk
    SLICE_X33Y94         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[25]/Q
                         net (fo=1, routed)           0.610     0.216    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/PC_out_reg[31][25]
    SLICE_X32Y95         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[60][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.828    -0.769    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X32Y95         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[60][25]/C
                         clock pessimism              0.552    -0.217    
                         clock uncertainty            0.200    -0.017    
    SLICE_X32Y95         FDRE (Hold_fdre_C_D)         0.063     0.046    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[60][25]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/reg2_data_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_448_511_6_8/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.231ns (27.486%)  route 0.609ns (72.514%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.555    -0.540    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X27Y63         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/reg2_data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/reg2_data_out_reg[8]/Q
                         net (fo=1, routed)           0.213    -0.185    design_1_i/myip_0/inst/risc_v/MUX_FORWARD_C/ina[8]
    SLICE_X27Y63         LUT3 (Prop_lut3_I1_O)        0.045    -0.140 r  design_1_i/myip_0/inst/risc_v/MUX_FORWARD_C/out[8]_INST_0/O
                         net (fo=1, routed)           0.137    -0.003    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/data_write[8]
    SLICE_X27Y63         LUT5 (Prop_lut5_I2_O)        0.045     0.042 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_6_8_i_3/O
                         net (fo=48, routed)          0.259     0.301    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_448_511_6_8/DIC
    SLICE_X28Y61         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_448_511_6_8/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.826    -0.771    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_448_511_6_8/WCLK
    SLICE_X28Y61         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_448_511_6_8/RAMC/CLK
                         clock pessimism              0.552    -0.219    
                         clock uncertainty            0.200    -0.019    
    SLICE_X28Y61         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.125    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_448_511_6_8/RAMC
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/reg2_data_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_384_447_6_8/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.231ns (27.321%)  route 0.614ns (72.679%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.555    -0.540    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X27Y63         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/reg2_data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/reg2_data_out_reg[8]/Q
                         net (fo=1, routed)           0.213    -0.185    design_1_i/myip_0/inst/risc_v/MUX_FORWARD_C/ina[8]
    SLICE_X27Y63         LUT3 (Prop_lut3_I1_O)        0.045    -0.140 r  design_1_i/myip_0/inst/risc_v/MUX_FORWARD_C/out[8]_INST_0/O
                         net (fo=1, routed)           0.137    -0.003    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/data_write[8]
    SLICE_X27Y63         LUT5 (Prop_lut5_I2_O)        0.045     0.042 r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_0_63_6_8_i_3/O
                         net (fo=48, routed)          0.264     0.306    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_384_447_6_8/DIC
    SLICE_X28Y62         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_384_447_6_8/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.824    -0.773    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_384_447_6_8/WCLK
    SLICE_X28Y62         RAMD64E                                      r  design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_384_447_6_8/RAMC/CLK
                         clock pessimism              0.552    -0.221    
                         clock uncertainty            0.200    -0.021    
    SLICE_X28Y62         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.123    design_1_i/myip_0/inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg_r1_384_447_6_8/RAMC
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/pc_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[57][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.141ns (18.135%)  route 0.637ns (81.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.586    -0.509    design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/clk
    SLICE_X37Y56         FDRE                                         r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/pc_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  design_1_i/myip_0/inst/risc_v/IF_ID_REGISTER/pc_out_reg[8]/Q
                         net (fo=2, routed)           0.637     0.269    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/pc_out_reg[31][8]
    SLICE_X41Y54         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[57][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.858    -0.739    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X41Y54         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[57][8]/C
                         clock pessimism              0.552    -0.187    
                         clock uncertainty            0.200     0.013    
    SLICE_X41Y54         FDRE (Hold_fdre_C_D)         0.072     0.085    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[57][8]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[60][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.141ns (18.380%)  route 0.626ns (81.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.554    -0.541    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/clk
    SLICE_X35Y83         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[17]/Q
                         net (fo=1, routed)           0.626     0.227    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/PC_out_reg[31][17]
    SLICE_X34Y84         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[60][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.823    -0.774    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X34Y84         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[60][17]/C
                         clock pessimism              0.552    -0.222    
                         clock uncertainty            0.200    -0.022    
    SLICE_X34Y84         FDRE (Hold_fdre_C_D)         0.063     0.041    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[60][17]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[60][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.141ns (18.071%)  route 0.639ns (81.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.564    -0.531    design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/clk
    SLICE_X35Y41         FDRE                                         r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  design_1_i/myip_0/inst/risc_v/MEM_WB_REGISTER/PC_out_reg[4]/Q
                         net (fo=1, routed)           0.639     0.250    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/PC_out_reg[31][4]
    SLICE_X35Y40         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[60][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.833    -0.764    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X35Y40         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[60][4]/C
                         clock pessimism              0.552    -0.212    
                         clock uncertainty            0.200    -0.012    
    SLICE_X35Y40         FDRE (Hold_fdre_C_D)         0.075     0.063    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[60][4]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[59][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.141ns (18.077%)  route 0.639ns (81.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=606, routed)         0.554    -0.541    design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/clk
    SLICE_X35Y83         FDRE                                         r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  design_1_i/myip_0/inst/risc_v/EX_MEM_REGISTER/pc_ex_out_reg[17]/Q
                         net (fo=2, routed)           0.639     0.239    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/pc_ex_out_reg[31][17]
    SLICE_X35Y84         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[59][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7406, routed)        0.823    -0.774    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/regs_axi_aclk
    SLICE_X35Y84         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[59][17]/C
                         clock pessimism              0.552    -0.222    
                         clock uncertainty            0.200    -0.022    
    SLICE_X35Y84         FDRE (Hold_fdre_C_D)         0.072     0.050    design_1_i/myip_0/inst/myip_v1_0_REGS_AXI_inst/slv_reg_reg[59][17]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.190    





