#12345678901234567890123456789012345678901234567890123456789012345678901234567890
# Any line that begins with a '#' character is a comment and is disregarded by
# the auto-router program. Blank lines are allowed. Use them to add clarity to 
# the input file.
#
# You can add additional comments following two consecutive slash characters:
# grid_resolution = 5  // 5 micron grid is fine enough for 20um line/space
#


# Specify the dimension in microns of the grid that the auto-router will use.
# Use a dimension that is less than one half to one quarter of the smallest
# linewidth or spacing in the design.
grid_resolution = 20  // in microns

# Specify the dimensions in millimeters of the grid:
width  = 6.8  // in millimeters
height = 9.8  // in millimeters

# Specify the number of routing layers. Typical values are 1, 2, 4, 6, and 8.
number_layers = 8

# Specify the name of each routing layer and (for multiple layers) the name
# of each intervening via layer. Examples:
# 
#   layer_names = M1 V1-2 M2 V2-3 M3 V3-4 M4  // For 4-layer substrate
#   layer_names = M   // for single-layer
#
layer_names = Pkg_M1 V1-2 Pkg_M2 V2-3 Pkg_M3 V3-4 Pkg_M4 V4-5 Pkg_M5 BGA PCB_M1 VPCB1-2 PCB_M2 VPCB2-3 PCB_M3

#
# Specify the origin that the start/end-locations are relative to. Allowed 
# values are: center, lower_left, upper_left, lower_right, upper_right
#
origin = lower_left


#
# Specify the pin-swappable zone on the PCB layers. A thin square swap-zone is
# created far enough away from the map's perimeter so that pseudo-terminals are
# located at least half a pseudo-net's linewidth from the map's edge. (If we 
# placed the swap-zone closer to the map's perimeter, routing would be disallowed
# because of the close proximity to the map's edge.)
#
pin_swap    PCB_M1   RECT     200 200    6600 240
pin_swap    PCB_M2   RECT     200 200    6600 240
pin_swap    PCB_M3   RECT     200 200    6600 240
#
# End of statements for defining swap-zones on PCB layers
#


#
# Specify the start- and end-locations of the paths to be routed. Dimensions are
# in microns, relative to the origin specified with the 'origin' statement.
# Start- and End-Layers are specified using the names from the 'layer_names'
# statement.
#
start_nets
# Net                Start   Start    Start        End     End    End    Net-specific     Diff Pair Partner
# Name               Layer     X        Y         Layer     X      Y     Rule (optional)  (optional)
# ----------------- ------- -------- --------    -------  -----  -----   ---------------  -----------------
Net_4               Pkg_M1    647.6   8917.82    PCB_M1    220    220    PWR_GND 
Net_5               Pkg_M1   2507.9   8917.82    PCB_M1    220    220    PWR_GND 
Net_119             Pkg_M1   3290.72  9529.82    PCB_M1    220    220
Net_34              Pkg_M1   3290.72  9364.58    PCB_M1    220    220     
Net_259             Pkg_M1    112.1   9083.42    PCB_M1    220    220     
Net_260             Pkg_M1   2673.5   9083.42    PCB_M1    220    220     
Net_261             Pkg_M1    564.8   9226.97    PCB_M1    220    220     
Net_262             Pkg_M1    399.2   9226.97    PCB_M1    220    220     
Net_263             Pkg_M1   2425.1   9226.97    PCB_M1    220    220     
Net_264             Pkg_M1   2259.5   9226.97    PCB_M1    220    220     
Net_265_N           Pkg_M1    316.4   9083.42    PCB_M1    220    220    100_ohm          Net_266_P
Net_266_P           Pkg_M1    316.4   8917.82    PCB_M1    220    220    100_ohm          Net_265_N
Net_267_N           Pkg_M1   2176.7   9083.42    PCB_M1    220    220    100_ohm          Net_268_P
Net_268_P           Pkg_M1   2176.7   8917.82    PCB_M1    220    220    100_ohm          Net_267_N
Net_269_N           Pkg_M1    813.2   8917.82    PCB_M1    220    220    100_ohm          Net_270_P
Net_270_P           Pkg_M1    813.2   9083.42    PCB_M1    220    220    100_ohm          Net_269_N
Net_271_N           Pkg_M1   1310     8917.82    PCB_M1    220    220    100_ohm          Net_272_P
Net_272_P           Pkg_M1   1310     9083.42    PCB_M1    220    220    100_ohm          Net_271_N
Net_273_N           Pkg_M1   1475.6   8917.82    PCB_M1    220    220    100_ohm          Net_274_P
Net_274_P           Pkg_M1   1475.6   9083.42    PCB_M1    220    220    100_ohm          Net_273_N
Net_275_N           Pkg_M1   1972.4   8917.82    PCB_M1    220    220    100_ohm          Net_276_P
Net_276_P           Pkg_M1   1972.4   9083.42    PCB_M1    220    220    100_ohm          Net_275_N
Net_277_N           Pkg_M1    978.8   8917.82    PCB_M1    220    220    100_ohm          Net_278_P
Net_278_P           Pkg_M1    978.8   9083.42    PCB_M1    220    220    100_ohm          Net_277_N
Net_279_N           Pkg_M1   1144.4   8917.82    PCB_M1    220    220    100_ohm          Net_280_P
Net_280_P           Pkg_M1   1144.4   9083.42    PCB_M1    220    220    100_ohm          Net_279_N
Net_281_N           Pkg_M1   1641.2   8917.82    PCB_M1    220    220    100_ohm          Net_282_P
Net_282_P           Pkg_M1   1641.2   9083.42    PCB_M1    220    220    100_ohm          Net_281_N
Net_283_N           Pkg_M1   1806.8   8917.82    PCB_M1    220    220    100_ohm          Net_284_P
Net_284_P           Pkg_M1   1806.8   9083.42    PCB_M1    220    220    100_ohm          Net_283_N
end_nets

# 
# Specify which areas on each layer to block from routing. By default, all areas
# are routable. Use the following BLOCK or UNBLOCK statements to define 
# unroutable areas. All coordinates are in microns.
#
#  BLOCK RECT <layer name> X1 Y1 X2 Y2 // Block the rectangle defined by 
#                                      // (x1, y1) and (x2, y2)
#
#  BLOCK TRI  <layer name> X1 Y1 X2 Y2 X2 Y3 // Block triangle defined by 
#                                            // 3 x/y coordinates
#
#  BLOCK CIR  <layer name> X Y R  // Block circle defined by center (x,y) and 
#                                 // radius R
#
#  BLOCK ALL <layer name>         // Block all cells on layer <layer name>
#
#  UNBLOCK RECT <layer name> X1 Y1 X2 Y2 // Unblock the rectangle defined by 
#                                        // (x1, y1) and (x2, y2)
#
#  UNBLOCK TRI  <layer name> X1 Y1 X2 Y2 X2 Y3 // Unblock triangle defined 
#                                              // by 3 x/y coordinates
#
#  UNBLOCK CIR  <layer name> X Y R  // Unblock circle defined by center (x,y) 
#                                   // and radius R
#
#  UNBLOCK ALL <layer name>         // Unblock all cells on layer <layer name> 
#
# As an example, to create a keep-out zone on the perimeter of layer M1,
# use the folowing two commands:
#
#    BLOCK ALL M1                    // Block all of M1
#    UNBLOCK RECT M1 20 20 16.8 16.8 // Unblock a large rectangle in middle of M1
#

#
# Block all routing layers in package outside of 23x23mm package outline:
# Create 300um keep-out zone along bottom of map on package layers:
BLOCK RECT Pkg_M1    0    0  6800   300 // Allow routing within pkg, with 300um keep-out zone on perimeter
BLOCK RECT Pkg_M2    0    0  6800   300 // Allow routing within pkg, with 300um keep-out zone on perimeter
BLOCK RECT Pkg_M3    0    0  6800   300 // Allow routing within pkg, with 300um keep-out zone on perimeter
BLOCK RECT Pkg_M4    0    0  6800   300 // Allow routing within pkg, with 300um keep-out zone on perimeter
BLOCK RECT Pkg_M5    0    0  6800   300 // Allow routing within pkg, with 300um keep-out zone on perimeter
#
# End of package outline definition
#


#
# Create the BGA pattern on layer 'BGA':
#
BLOCK ALL   BGA  // Block entire BGA layer, and then unblock areas for BGAs
UNBLOCK CIR BGA 2600 6500 240
UNBLOCK CIR BGA 5800 6500 240
UNBLOCK CIR BGA 5800 8100 240
UNBLOCK CIR BGA 1800 8100 240
UNBLOCK CIR BGA 1800 6500 240
UNBLOCK CIR BGA 5000 8100 240
UNBLOCK CIR BGA 5000 6500 240
#
UNBLOCK CIR BGA 1000 3300 240
UNBLOCK CIR BGA 1800 3300 240
UNBLOCK CIR BGA 2600 3300 240
UNBLOCK CIR BGA 3400 3300 240
UNBLOCK CIR BGA 4200 3300 240
UNBLOCK CIR BGA 5000 3300 240
UNBLOCK CIR BGA 5800 3300 240
#
UNBLOCK CIR BGA 1000 6900 660
UNBLOCK CIR BGA 4200 6900 660
UNBLOCK CIR BGA 2600 2100 660
UNBLOCK CIR BGA 3400 2100 660
UNBLOCK CIR BGA 5000 2100 660
UNBLOCK CIR BGA 5800 2100 660
UNBLOCK CIR BGA 2600 4500 660
UNBLOCK CIR BGA 3400 4500 660
UNBLOCK CIR BGA 5000 4500 660
UNBLOCK CIR BGA 5800 4500 660
#
UNBLOCK CIR BGA 1000 2100 660
UNBLOCK CIR BGA 1000 4500 660
#
# End of BGA pattern definition for layer BGA
#


#
# Create pattern for blocking vias directly above BGA balls (preventing via-in-pad)
#
BLOCK CIR V4-5 2600 6500 240
BLOCK CIR V4-5 5800 6500 240
BLOCK CIR V4-5 5800 8100 240
BLOCK CIR V4-5 1800 8100 240
BLOCK CIR V4-5 1800 6500 240
BLOCK CIR V4-5 5000 8100 240
BLOCK CIR V4-5 5000 6500 240
#
BLOCK CIR V4-5 1000 3300 240
BLOCK CIR V4-5 1800 3300 240
BLOCK CIR V4-5 2600 3300 240
BLOCK CIR V4-5 3400 3300 240
BLOCK CIR V4-5 4200 3300 240
BLOCK CIR V4-5 5000 3300 240
BLOCK CIR V4-5 5800 3300 240
#
BLOCK CIR V4-5 1000 6900 660
BLOCK CIR V4-5 4200 6900 660
BLOCK CIR V4-5 2600 2100 660
BLOCK CIR V4-5 3400 2100 660
BLOCK CIR V4-5 5000 2100 660
BLOCK CIR V4-5 5800 2100 660
BLOCK CIR V4-5 2600 4500 660
BLOCK CIR V4-5 3400 4500 660
BLOCK CIR V4-5 5000 4500 660
BLOCK CIR V4-5 5800 4500 660
#
BLOCK CIR V4-5 1000 2100 660
BLOCK CIR V4-5 1000 4500 660
#
# End of pattern for blocking vias directly above BGA balls (no via-in-pad)


#
# Define cost-multipliers for traces and vias;
#
#  trace_cost_multipliter  <multiplier index>     <multiplier value>
#    via_cost_multipliter  <multiplier index>     <multiplier value>
trace_cost_multiplier             1                      2
trace_cost_multiplier             2                      4
trace_cost_multiplier             3                      5
trace_cost_multiplier             4                     20

#
# Define cost-zones for traces and vias:
#
# trace_cost_zone   <trace mult. index>     <rout. layer name>   <ALL|RECT|CIR|TRI>
#   via_cost_zone     <via mult. index>       <via layer name>   <ALL|RECT|CIR|TRI>

# Avoid routing in rectangle directly beneath center of die:
trace_cost_zone              1                  Pkg_M1           RECT  11000 10000   14000 14000
trace_cost_zone              1                  Pkg_M2           RECT  11000 10000   14000 14000
trace_cost_zone              1                  Pkg_M3           RECT  11000 10000   14000 14000

# Use Pkg_M4 as an 'overflow' layer:
trace_cost_zone              2                  Pkg_M4           ALL

# Minimize routing on package BGA layer or the PCB layer:
trace_cost_zone              3                  Pkg_M5           ALL


#
# Design rules: #########################################
#
design_rule_set Break_Out   Design Rules for break-out area on Pkg_M1 layer near die // Break-out rules
  line_width        = 17   // Minimum linewidth 17 um in breakout area
  line_spacing      = 20   // Minimum trace-to-trace spacing is ~20um
  via_up_diameter   = 100  // Pad diameter is 100um
  via_down_diameter = 100  // Pad diameter is 100um

  via_up_to_trace_spacing      = 20  // Trace-to-pad spacing is 20um
  via_down_to_trace_spacing    = 20  // Trace-to-pad spacing is 20um
  via_up_to_via_up_spacing     = 40  // Via pad-to-pad spacing is 40-50um
  via_down_to_via_down_spacing = 40  // Via pad-to-pad spacing is 40-50um
  via_up_to_via_down_spacing   = 40  // Via pad-to-pad spacing is 40-50um

  exception = 100_ohm   // Exception design rules for 100-ohm differential pairs 
    diff_pair_pitch = 37  // Center-to-center pitch in break-out zone
  end_exception  // End of exception for 100-ohm differential pairs
  
end_design_rule_set   // End of design rule set

design_rule_set Non_Bottom   Design Rules for all package layers except bottom layer and breakout area // Rules for routing layers
  line_width        = 20   // Minimum linewidth is ~20 um
  line_spacing      = 20   // Minimum trace-to-trace spacing is ~20um
  via_up_diameter   = 100  // Pad diameter is 100um
  via_down_diameter = 100  // Pad diameter is 100um

  via_up_to_trace_spacing      = 20  // Trace-to-pad spacing is 20um
  via_down_to_trace_spacing    = 20  // Trace-to-pad spacing is 20um
  via_up_to_via_up_spacing     = 40  // Via pad-to-pad spacing is 40-50um
  via_down_to_via_down_spacing = 40  // Via pad-to-pad spacing is 40-50um
  via_up_to_via_down_spacing   = 40  // Via pad-to-pad spacing is 40-50um

  exception = PWR_GND   // Exception design rules power and ground nets 
    line_width        = 40   // Minimum linewidth is ~20 um
  end_exception  // End of exception power and ground nets
  
  exception = 100_ohm   // Exception design rules for 100-ohm differential pairs 
    line_width        = 35   //Linewidth is ~35 um on M1
    line_spacing      = 50   //Line spacing is ~50 um on M1

    via_up_to_trace_spacing      = 40  // Trace-to-pad spacing is 20um
    via_down_to_trace_spacing    = 50  // Trace-to-pad spacing is 20um
    via_up_to_via_up_spacing     = 50  // Via pad-to-pad spacing is 40-50um
    via_down_to_via_down_spacing = 50  // Via pad-to-pad spacing is 40-50um
    via_up_to_via_down_spacing   = 50  // Via pad-to-pad spacing is 40-50um
    
    diff_pair_pitch = 85  // Center-to-center pitch forDiff pairs
  end_exception  // End of exception for 100-ohm differential pairs
  
end_design_rule_set   // End of design rule set

design_rule_set Pkg_Bottom   Design Rules for bottom package layer  // Rules for bottom pkg layer
  line_width        = 100  // Typical linewidth on bottom is ~100 um
  line_spacing      = 100  // Don't make minimum line spacing too large, or else we get DRC violations
  via_up_diameter   = 500  // BGA pad diameter is 500um 
  via_down_diameter = 100  // Via pad diameter is 100um

  via_up_to_trace_spacing      = 140 // Trace-to-pad spacing is 200-300um
  via_down_to_trace_spacing    =  20 // Trace-to-pad spacing is 20um   
  via_up_to_via_up_spacing     = 280 // BGA pad-to-pad spacing is 300 um. Reduced by equivalent of 1 cell (20um).
  via_down_to_via_down_spacing =  40 // Via pad-to-pad spacing is 40-50um

  via_up_to_via_down_spacing   =  20 // BGA pad-to-via pad spacing is <10 um
  
  exception = PWR_GND   // Exception design rules power and ground nets 
    line_width        = 150
  end_exception  // End of exception power and ground nets
  
  exception = 100_ohm   // Exception design rules for 100-ohm differential pairs 
    diff_pair_pitch = 200
  end_exception  // End of exception for 100-ohm differential pairs
    
end_design_rule_set   // End of design rule set


design_rule_set   No_NonDiffPair_Vias   Design Rules for diff-pair BGA vias

  line_width        = 100  // Typical linewidth on bottom is ~100 um
  line_spacing      = 100  // Don't make minimum line spacing too large, or else we get DRC violations
  via_up_diameter   = 500  // BGA pad diameter is 500um
  via_down_diameter = 100  // Via pad diameter is 100um

  via_up_to_trace_spacing      = 140 // Trace-to-pad spacing is 200-300um
  via_down_to_trace_spacing    =  20 // Trace-to-pad spacing is 20um   
  via_up_to_via_up_spacing     = 280 // BGA pad-to-pad spacing is 300 um. Reduced by equivalent of 1 cell (20um).
  via_down_to_via_down_spacing =  40 // Via pad-to-pad spacing is 40-50um
  via_up_to_via_down_spacing   =  20 // BGA pad-to-via pad spacing is <10 um

  allowed_directions = ANY_LATERAL  // Prevent non-diff-pair nets from having vias in this area

  exception = 100_ohm
    diff_pair_pitch = 200
    allowed_directions = ANY  // Allow diff-pair nets in this region
  end_exception
end_design_rule_set


design_rule_set  No_DiffPair_Vias     Design Rules for non-diff-pair BGA vias

  line_width        = 100  // Typical linewidth on bottom is ~100 um
  line_spacing      = 100  // Don't make minimum line spacing too large, or else we get DRC violations
  via_up_diameter   = 500  // BGA pad diameter is 500um
  via_down_diameter = 100  // Via pad diameter is 100um

  via_up_to_trace_spacing      = 140 // Trace-to-pad spacing is 200-300um
  via_down_to_trace_spacing    =  20 // Trace-to-pad spacing is 20um   
  via_up_to_via_up_spacing     = 280 // BGA pad-to-pad spacing is 300 um. Reduced by equivalent of 1 cell (20um).
  via_down_to_via_down_spacing =  40 // Via pad-to-pad spacing is 40-50um
  via_up_to_via_down_spacing   =  20 // BGA pad-to-via pad spacing is <10 um

  allowed_directions = ANY // Allow all non-diff-pair nets

  exception = 100_ohm
    diff_pair_pitch = 200
    allowed_directions = ANY_LATERAL // Prevent diff-pair vias in this region
  end_exception
end_design_rule_set


design_rule_set  No_Vias     Design Rules prohibiting all vias

  line_width        = 100  // Typical linewidth on bottom is ~100 um
  line_spacing      = 100  // Don't make minimum line spacing too large, or else we get DRC violations
  via_up_diameter   = 500  // BGA pad diameter is 500um
  via_down_diameter = 100  // Via pad diameter is 100um

  via_up_to_trace_spacing      = 140 // Trace-to-pad spacing is 200-300um
  via_down_to_trace_spacing    =  20 // Trace-to-pad spacing is 20um   
  via_up_to_via_up_spacing     = 280 // BGA pad-to-pad spacing is 300 um. Reduced by equivalent of 1 cell (20um).
  via_down_to_via_down_spacing =  40 // Via pad-to-pad spacing is 40-50um
  via_up_to_via_down_spacing   =  20 // BGA pad-to-via pad spacing is <10 um

  allowed_directions = ANY_LATERAL // Prevent non-diff-pair vias in this region

  exception = 100_ohm
    diff_pair_pitch = 200
    allowed_directions = ANY_LATERAL // Prevent diff-pair vias in this region
  end_exception
end_design_rule_set

design_rule_set PCB_Top    Design Rules for top PCB layer  // Rules for top PCB layer
  line_width        = 127  // 5 mils, based on example evaluation board from industry
  line_spacing      = 102  // 4 mils, based on example evaluation board from industry
  via_up_diameter   = 508  // 20-mil via pad diameter, based on example evaluation board
  via_down_diameter = 500  // BGA pad diameter is 500um

  via_up_to_trace_spacing      = 102 // 4 mils, based on example evaluation board from industry
  via_down_to_trace_spacing    = 102 // 4 mils, based on example evaluation board from industry
  via_up_to_via_up_spacing     = 102 // 4 mils (assumption)
  via_down_to_via_down_spacing = 290 // BGA pad-to-pad spacing is 300 um
  via_up_to_via_down_spacing   = 102 // 4 mils (assumption)

  allowed_directions = MANHATTAN_X

  exception = 100_ohm   // Exception design rules for 100-ohm differential pairs 
    diff_pair_pitch = 320
  end_exception  // End of exception for 100-ohm differential pairs

end_design_rule_set   // End of design rule set

design_rule_set PCB_Non-Top    Design Rules for non-top PCB layers  // Rules for non-top PCB layers
  line_width        = 127  // 5 mils, based on example evaluation board from industry
  line_spacing      = 102  // 4 mils, based on example evaluation board from industry
  via_up_diameter   = 508  // 20-mil via pad diameter, based on example evaluation board
  via_down_diameter = 508  // 20-mil via pad diameter, based on example evaluation board

  via_up_to_trace_spacing      = 102 // 4 mils, based on example evaluation board from industry
  via_down_to_trace_spacing    = 102 // 4 mils, based on example evaluation board from industry
  via_up_to_via_up_spacing     = 102 // 4 mils (assumption)
  via_down_to_via_down_spacing = 102 // 4 mils (assumption)
  via_up_to_via_down_spacing   = 102 // 4 mils (assumption)

  allowed_directions = MANHATTAN_X

  exception = 100_ohm   // Exception design rules for 100-ohm differential pairs 
    diff_pair_pitch = 320
  end_exception  // End of exception for 100-ohm differential pairs

end_design_rule_set   // End of design rule set


############ Define design-rule zones: #####################
##
## Specify which areas on each layer will use each design-rule set.
## All coordinates are in microns.
##
##  DR_zone <DR name> <layer name>  RECT  X1 Y1 X2 Y2 // Use DR set 'DR name' in
##                                                    // rectangle defined by
##                                                    // (x1, y1) and (x2, y2)
##                                                    // on layer 'layer name'.
##
##  DR_zone <DR name> <layer name> TRI  X1 Y1 X2 Y2 X2 Y3 // User DR set 'DR name'
##                                                        // in triangle defined by
##                                                        // 3 x/y coordinates on
##                                                        // layer 'layer name'.
##
##  DR_zone <DR name> <layer name> CIR  X Y R  // Use DR set 'DR name' in circle
##                                             // defined by center (x,y) and radius
##                                             // R on layer 'layer name'.
##
##  DR_zone <DR name> <layer name> ALL      // Use DR set 'DR name' on all cells
##                                          // on layer <layer name>.
##
DR_zone   Non_Bottom      Pkg_M1    ALL
DR_zone   Break_Out       Pkg_M1    RECT   0  8817.82     4547.4  9800   // Area within 100 um of C4 bump array 
DR_zone   Non_Bottom      Pkg_M2    ALL
DR_zone   Non_Bottom      Pkg_M3    ALL
DR_zone   Non_Bottom      Pkg_M4    ALL
DR_zone   Pkg_Bottom      Pkg_M5    ALL
DR_zone   PCB_Top         PCB_M1    ALL
DR_zone   PCB_Non-Top     PCB_M2    ALL
DR_zone   PCB_Non-Top     PCB_M3    ALL


# Create circular design-rule zones on Pkg_M5 above each BGA via for diff-pairs, to prevent non-diff-pair nets
# routing through these extra-large BGA via holes. Each diff-pair requires 4 DR_zone statements:
#   (1) Large circle that prevents *all* vias
#   (2) Small circle that allows only diff-pair vias at center of BGA via-hole (for pseudo-path's centerline)
#   (3) Small circle that allows only diff-pair vias where first diff-pair centerline via should be located
#   (4) Small circle that allows only diff-pair vias where second diff-pair centerline via should be located
#
DR_zone No_Vias             Pkg_M5 CIR 1000 6900 660
DR_zone No_NonDiffPair_Vias Pkg_M5 CIR 1000 6900 0
DR_zone No_NonDiffPair_Vias Pkg_M5 CIR 1000 7300 0
DR_zone No_NonDiffPair_Vias Pkg_M5 CIR 1000 6500 0
#
DR_zone No_Vias             Pkg_M5 CIR 4200 6900 660
DR_zone No_NonDiffPair_Vias Pkg_M5 CIR 4200 6900 0
DR_zone No_NonDiffPair_Vias Pkg_M5 CIR 4200 7300 0
DR_zone No_NonDiffPair_Vias Pkg_M5 CIR 4200 6500 0
#
DR_zone No_Vias             Pkg_M5 CIR 2600 2100 660
DR_zone No_NonDiffPair_Vias Pkg_M5 CIR 2600 2100 0
DR_zone No_NonDiffPair_Vias Pkg_M5 CIR 2600 2500 0
DR_zone No_NonDiffPair_Vias Pkg_M5 CIR 2600 1700 0
#
DR_zone No_Vias             Pkg_M5 CIR 3400 2100 660
DR_zone No_NonDiffPair_Vias Pkg_M5 CIR 3400 2100 0
DR_zone No_NonDiffPair_Vias Pkg_M5 CIR 3400 2500 0
DR_zone No_NonDiffPair_Vias Pkg_M5 CIR 3400 1700 0
#
DR_zone No_Vias             Pkg_M5 CIR 5000 2100 660
DR_zone No_NonDiffPair_Vias Pkg_M5 CIR 5000 2100 0
DR_zone No_NonDiffPair_Vias Pkg_M5 CIR 5000 2500 0
DR_zone No_NonDiffPair_Vias Pkg_M5 CIR 5000 1700 0
#
DR_zone No_Vias             Pkg_M5 CIR 5800 2100 660
DR_zone No_NonDiffPair_Vias Pkg_M5 CIR 5800 2100 0
DR_zone No_NonDiffPair_Vias Pkg_M5 CIR 5800 2500 0
DR_zone No_NonDiffPair_Vias Pkg_M5 CIR 5800 1700 0
#
DR_zone No_Vias             Pkg_M5 CIR 2600 4500 660
DR_zone No_NonDiffPair_Vias Pkg_M5 CIR 2600 4500 0
DR_zone No_NonDiffPair_Vias Pkg_M5 CIR 2600 4900 0
DR_zone No_NonDiffPair_Vias Pkg_M5 CIR 2600 4100 0
#
DR_zone No_Vias             Pkg_M5 CIR 3400 4500 660
DR_zone No_NonDiffPair_Vias Pkg_M5 CIR 3400 4500 0
DR_zone No_NonDiffPair_Vias Pkg_M5 CIR 3400 4900 0
DR_zone No_NonDiffPair_Vias Pkg_M5 CIR 3400 4100 0
#
DR_zone No_Vias             Pkg_M5 CIR 5000 4500 660
DR_zone No_NonDiffPair_Vias Pkg_M5 CIR 5000 4500 0
DR_zone No_NonDiffPair_Vias Pkg_M5 CIR 5000 4900 0
DR_zone No_NonDiffPair_Vias Pkg_M5 CIR 5000 4100 0
#
DR_zone No_Vias             Pkg_M5 CIR 5800 4500 660
DR_zone No_NonDiffPair_Vias Pkg_M5 CIR 5800 4500 0
DR_zone No_NonDiffPair_Vias Pkg_M5 CIR 5800 4900 0
DR_zone No_NonDiffPair_Vias Pkg_M5 CIR 5800 4100 0
#
#
DR_zone No_Vias             Pkg_M5 CIR 1000 2100 660
DR_zone No_NonDiffPair_Vias Pkg_M5 CIR 1000 2100 0
DR_zone No_NonDiffPair_Vias Pkg_M5 CIR 1000 2500 0
DR_zone No_NonDiffPair_Vias Pkg_M5 CIR 1000 1700 0
#
DR_zone No_Vias             Pkg_M5 CIR 1000 4500 660
DR_zone No_NonDiffPair_Vias Pkg_M5 CIR 1000 4500 0
DR_zone No_NonDiffPair_Vias Pkg_M5 CIR 1000 4900 0
DR_zone No_NonDiffPair_Vias Pkg_M5 CIR 1000 4100 0
#
# End of design-rule zones for diff-pair vias
#


# Create circular design-rule zones on Pkg_M5 above each BGA via for non-diff-pairs,
# to prevent diff-pair nets routing through these smaller BGA via holes:
DR_zone No_DiffPair_Vias    Pkg_M5 CIR 2600 6500 0
DR_zone No_DiffPair_Vias    Pkg_M5 CIR 5800 6500 0
DR_zone No_DiffPair_Vias    Pkg_M5 CIR 5800 8100 0
DR_zone No_DiffPair_Vias    Pkg_M5 CIR 1800 8100 0
DR_zone No_DiffPair_Vias    Pkg_M5 CIR 1800 6500 0
DR_zone No_DiffPair_Vias    Pkg_M5 CIR 5000 8100 0
DR_zone No_DiffPair_Vias    Pkg_M5 CIR 5000 6500 0
#
DR_zone No_DiffPair_Vias    Pkg_M5 CIR 1000 3300 0
DR_zone No_DiffPair_Vias    Pkg_M5 CIR 1800 3300 0
DR_zone No_DiffPair_Vias    Pkg_M5 CIR 2600 3300 0
DR_zone No_DiffPair_Vias    Pkg_M5 CIR 3400 3300 0
DR_zone No_DiffPair_Vias    Pkg_M5 CIR 4200 3300 0
DR_zone No_DiffPair_Vias    Pkg_M5 CIR 5000 3300 0
DR_zone No_DiffPair_Vias    Pkg_M5 CIR 5800 3300 0
#
# End of design-rule zones for non-diff-pair vias
#

#################################################################################
#################################################################################
#################################################################################
#
# The following parameters affect the final routed solution and run-time, but
# should not be modified without extreme caution:
#
#

# The parameter 'maxIterations' is the maximum number of iterations the program
# will make to find a crossing-free solution.
maxIterations = 1000

# The parameter 'violationFreeThreshold' is the minimum number of crossing-free
# solutions that program will find before deciding that it has found the
# optimal solution.
violationFreeThreshold = 50

# The parameter 'vertCost' is the cost of routing up or down to a different
# routing layer, i.e., the cost of a layer-to-layer via. The value is in
# microns, and should be interpreted as half the trace-length that could be
# avoided by adding a via to a different layer.
vertCost  = 5000   // in microns of equivalent trace length

# The parameter 'runsPerPngMap' is the number of iterations to run between
# writing PNG versions of the routing maps.
runsPerPngMap =  1

# (OPTIONAL!) Omit selected layers from the composite PNG files (and therefore,
# from the animated routing evolution of the entire map):
omit_layers_from_composite_images = V1-2 V2-3 V3-4 V4-5 VPCB1-2 VPCB2-3 

