use crate::memory::address_template::bank_sizes::BankSizes;
use crate::memory::bank::bank_number::{BankNumber, PrgBankRegisters, PrgMemTypeStatus, ReadStatus, WriteStatus};
use crate::memory::cpu::cpu_address::CpuAddress;
use crate::memory::cpu::prg_layout::{PrgLayout, PrgLayouts};
use crate::memory::cpu::prg_memory_map::{PrgMappingSlot, PrgMemoryMap};
use crate::memory::layout::OuterBankLayout;
use crate::memory::raw_memory::{RawMemory, SaveRam};
use crate::memory::read_result::ReadResult;
use crate::memory::register_ids::bank::PrgBankRegisterId;
use crate::memory::register_ids::read_write_status::{ReadStatusRegisterId, WriteStatusRegisterId};
use crate::memory::register_ids::source::PrgSourceRegisterId;
use crate::memory::window::{PrgWindow, PrgSource};
use crate::util::unit::KIBIBYTE;
use log::{info, warn};

pub struct PrgMemory {
    layouts: PrgLayouts,
    memory_maps: Vec<PrgMemoryMap>,
    base_memory_map_index: u8,
    memory_map_index: u8,
    rom: RawMemory,
    rom_outer_bank_number: u8,
    work_ram: RawMemory,
    save_ram: SaveRam,
    regs: PrgBankRegisters,
}

impl PrgMemory {
    #[expect(clippy::too_many_arguments)]
    pub fn new(
        layouts: PrgLayouts,
        base_memory_map_index: u8,
        rom: RawMemory,
        rom_outer_bank_layout: OuterBankLayout,
        mut work_ram: RawMemory,
        mut save_ram: SaveRam,
        regs: PrgBankRegisters,
    ) -> PrgMemory {
        if !layouts.ram_supported() && (!work_ram.is_empty() || !save_ram.is_empty()) {
            warn!(
                "The PRG RAM that was specified in the rom file will be ignored since it is not \
                    configured in the Layout for this mapper."
            );
            work_ram = RawMemory::Absent;
            save_ram = SaveRam::empty();
        }

        let rom_outer_bank_count = rom_outer_bank_layout.outer_bank_count(rom.size());
        let rom_outer_bank_size = rom.size() / rom_outer_bank_count.get() as u32;

        let rom_bank_sizes = BankSizes::new(
            rom.size(),
            rom_outer_bank_size,
            layouts.rom_max_bank_sizes().inner_bank_size(),
        );

        // When a mapper has both Work RAM and Save RAM, the bank/page numbers are shared (save ram gets the lower numbers).
        let ram_size = work_ram.size() + save_ram.size();
        // FIXME: Hard-coded RAM bank size.
        let ram_bank_sizes = BankSizes::new(ram_size, ram_size, 8 * KIBIBYTE);

        let memory_maps = layouts
            .iter()
            .map(|initial_layout| {
                PrgMemoryMap::new(initial_layout, &rom_bank_sizes, &ram_bank_sizes, &regs)
            })
            .collect();

        PrgMemory {
            layouts,
            memory_maps,
            base_memory_map_index,
            memory_map_index: base_memory_map_index,
            rom,
            rom_outer_bank_number: 0,
            work_ram,
            save_ram,
            regs,
        }
    }

    pub fn layout_index(&self) -> u8 {
        self.memory_map_index
    }

    pub fn peek(&self, address: CpuAddress) -> ReadResult {
        if let Some((index, mem_type_status)) = self.memory_maps[self.layout_index() as usize].index_for_address(address) {
            match (mem_type_status, mem_type_status.read_status()) {
                (_, ReadStatus::Disabled) => ReadResult::OPEN_BUS,
                (_, ReadStatus::ReadOnlyZeros) => ReadResult::full(0),
                (PrgMemTypeStatus::WorkRam(..), ReadStatus::Enabled) => {
                    ReadResult::full(self.work_ram[index - self.save_ram.size()])
                }
                (PrgMemTypeStatus::SaveRam(..), ReadStatus::Enabled) => {
                    ReadResult::full(self.save_ram[index])
                }
                (PrgMemTypeStatus::Rom(..), ReadStatus::Enabled) => {
                    ReadResult::full(self.rom[index])
                }
            }
        } else {
            ReadResult::OPEN_BUS
        }
    }

    pub fn peek_raw_rom(&self, index: u32) -> u8 {
        self.rom[index]
    }

    pub fn write(&mut self, address: CpuAddress, value: u8) {
        let prg_source_and_index = self.memory_maps[self.layout_index() as usize].index_for_address(address);
        use PrgMemTypeStatus::*;
        match prg_source_and_index {
            Some((index, WorkRam(_, WriteStatus::Enabled))) => {
                self.work_ram[index - self.save_ram.size()] = value;
                info!(target: "mapperramwrites", "Setting PRG [${address}]=${value:02} (Work RAM @ ${index:X})");
            }
            Some((index, SaveRam(_, WriteStatus::Enabled))) => {
                self.save_ram[index] = value;
                info!(target: "mapperramwrites", "Setting PRG [${address}]=${value:02} (Save RAM @ ${index:X})");
            }
            Some((_, Rom { .. } | WorkRam(_, WriteStatus::Disabled) | SaveRam(_, WriteStatus::Disabled))) | None => {
                /* Writes to ROM, absent banks, and disabled banks do nothing. */
            }
        }
    }

    // Very few mappers should use this.
    pub fn write_raw_work_ram(&mut self, index: u32, value: u8) {
        self.work_ram[index] = value;
    }

    pub fn set_bank_register<INDEX: Into<u16>>(&mut self, id: PrgBankRegisterId, value: INDEX) {
        self.regs.set(id, BankNumber::from_u16(value.into()));
        self.update_page_ids();
    }

    pub fn set_read_status(&mut self, id: ReadStatusRegisterId, read_status: ReadStatus) {
        self.regs.set_read_status(id, read_status);
        self.update_page_ids();
    }

    pub fn set_write_status(&mut self, id: WriteStatusRegisterId, write_status: WriteStatus) {
        self.regs.set_write_status(id, write_status);
        self.update_page_ids();
    }

    pub fn set_rom_ram_mode(&mut self, id: PrgSourceRegisterId, rom_ram_mode: PrgSource) {
        self.regs.set_rom_ram_mode(id, rom_ram_mode);
        self.update_page_ids();
    }

    pub fn window_at(&self, start: u16) -> &PrgWindow {
        self.window_with_index_at(start).0
    }

    pub fn current_layout(&self) -> &PrgLayout {
        &self.layouts[self.layout_index()]
    }

    pub fn current_memory_map(&self) -> &PrgMemoryMap {
        &self.memory_maps[self.layout_index() as usize]
    }

    pub fn memory_maps(&self) -> &[PrgMemoryMap] {
        &self.memory_maps
    }

    pub fn bank_registers(&self) -> &PrgBankRegisters {
        &self.regs
    }

    pub fn reset_bank_registers(&mut self) {
        self.regs.reset_registers();
    }

    pub fn ram_present(&self) -> bool {
        !self.work_ram.is_empty() || !self.save_ram.is_empty()
    }

    pub fn set_layout(&mut self, index: u8) {
        assert!(index < self.layouts.count());
        self.base_memory_map_index = index;
        self.memory_map_index = index;
    }

    pub fn update_effective_layout_index<F>(&mut self, f: F)
    where F: FnOnce(u8) -> u8 {
        self.memory_map_index = f(self.base_memory_map_index);
    }

    pub fn rom_outer_bank_number(&self) -> u8 {
        self.rom_outer_bank_number
    }

    pub fn set_rom_outer_bank_number(&mut self, number: u8) {
        self.rom_outer_bank_number = number;
        for memory_map in &mut self.memory_maps {
            memory_map.set_rom_outer_bank_number(&self.regs, number.into());
        }
    }

    fn update_page_ids(&mut self) {
        for memory_map in &mut self.memory_maps {
            memory_map.update_page_ids(&self.regs);
        }
    }

    fn window_with_index_at(&self, start: u16) -> (&PrgWindow, u32) {
        for (index, window) in self.current_layout().windows().iter().enumerate() {
            if window.start() == start {
                return (window, index as u32);
            }
        }

        panic!("No window exists at {start:?}");
    }

    pub fn prg_rom_bank_string(&self) -> String {
        let mut result = String::new();
        for prg_page_id_slot in self.current_memory_map().page_mappings() {
            let bank_string = match prg_page_id_slot {
                PrgMappingSlot::Normal(mapping) => {
                    match mapping.inner_bank_number() {
                        None => "E".to_string(),
                        Some((PrgMemTypeStatus::Rom(..), inner_bank_number)) => inner_bank_number.to_string(),
                        Some((PrgMemTypeStatus::WorkRam(..), inner_bank_number)) => format!("W{inner_bank_number}"),
                        Some((PrgMemTypeStatus::SaveRam(..), inner_bank_number)) => format!("S{inner_bank_number}"),
                    }
                }
                PrgMappingSlot::Multi(_) => "M".to_string(),
            };

            let window_size = 8;

            let left_padding_len;
            let right_padding_len;
            if window_size < 8 {
                left_padding_len = 0;
                right_padding_len = 0;
            } else {
                let padding_size = window_size - 2u16.saturating_sub(u16::try_from(bank_string.len()).unwrap());
                left_padding_len = padding_size / 2;
                right_padding_len = padding_size - left_padding_len;
            }

            let left_padding = " ".repeat(left_padding_len as usize);
            let right_padding = " ".repeat(right_padding_len as usize);

            let segment = format!("|{left_padding}{bank_string}{right_padding}|");
            result.push_str(&segment);
        }

        result
    }
}
