-- ==============================================================
-- File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ==============================================================

library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity classify_ATANH_LUcud_rom is 
    generic(
             DWIDTH     : integer := 38; 
             AWIDTH     : integer := 5; 
             MEM_SIZE    : integer := 17
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of classify_ATANH_LUcud_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "10001100100111110101001111010101011010", 
    1 => "01000001011000101011101111101010000001", 
    2 => "00100000001010110001001000111001001111", 
    3 to 4=> "00010000000001010101100010001010110100", 
    5 => "00001000000000001010101011000100010010", 
    6 => "00000100000000000001010101010110001000", 
    7 => "00000010000000000000001010101010101100", 
    8 => "00000001000000000000000001010101010101", 
    9 => "00000000100000000000000000001010101010", 
    10 => "00000000010000000000000000000001010101", 
    11 => "00000000001000000000000000000000001010", 
    12 => "00000000000100000000000000000000000001", 
    13 to 14=> "00000000000010000000000000000000000000", 
    15 => "00000000000001000000000000000000000000", 
    16 => "00000000000000100000000000000000000000" );

attribute syn_rom_style : string;
attribute syn_rom_style of mem : signal is "select_rom";
attribute ROM_STYLE : string;
attribute ROM_STYLE of mem : signal is "distributed";

begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;


Library IEEE;
use IEEE.std_logic_1164.all;

entity classify_ATANH_LUcud is
    generic (
        DataWidth : INTEGER := 38;
        AddressRange : INTEGER := 17;
        AddressWidth : INTEGER := 5);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of classify_ATANH_LUcud is
    component classify_ATANH_LUcud_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    classify_ATANH_LUcud_rom_U :  component classify_ATANH_LUcud_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


