{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1597391016214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1597391016221 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 14 08:43:36 2020 " "Processing started: Fri Aug 14 08:43:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1597391016221 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597391016221 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sno_top -c sno_16MHz " "Command: quartus_map --read_settings_files=on --write_settings_files=off sno_top -c sno_16MHz" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597391016221 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1597391016801 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1597391016801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8core/extras/quartus/sno_atmega328clone_16mhz.qxp 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8core/extras/quartus/sno_atmega328clone_16mhz.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_atmega328clone " "Found entity 1: xlr8_atmega328clone" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597391025355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597391025355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8core/extras/rtl/ip/int_osc/int_osc/synthesis/int_osc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8core/extras/rtl/ip/int_osc/int_osc/synthesis/int_osc.v" { { "Info" "ISGN_ENTITY_NAME" "1 int_osc " "Found entity 1: int_osc" {  } { { "../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/int_osc.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/int_osc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597391025359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597391025359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_int_osc " "Found entity 1: altera_int_osc" {  } { { "../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597391025362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597391025362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8core/extras/rtl/ip/pll16/pll16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8core/extras/rtl/ip/pll16/pll16.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll16 " "Found entity 1: pll16" {  } { { "../../../XLR8Core/extras/rtl/ip/pll16/pll16.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/pll16/pll16.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597391025367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597391025367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram2p16384x16 " "Found entity 1: ram2p16384x16" {  } { { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597391025372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597391025372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8core/extras/rtl/ip/ram2p32768x16/ram2p32768x16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8core/extras/rtl/ip/ram2p32768x16/ram2p32768x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram2p32768x16 " "Found entity 1: ram2p32768x16" {  } { { "../../../XLR8Core/extras/rtl/ip/ram2p32768x16/ram2p32768x16.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p32768x16/ram2p32768x16.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597391025377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597391025377 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "xlr8_alorium_top.v(470) " "Verilog HDL warning at xlr8_alorium_top.v(470): extended using \"x\" or \"z\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 470 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1597391025382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_alorium_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_alorium_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_alorium_top " "Found entity 1: xlr8_alorium_top" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597391025385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597391025385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/openxlr8.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/openxlr8.v" { { "Info" "ISGN_ENTITY_NAME" "1 openxlr8 " "Found entity 1: openxlr8" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597391025392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597391025392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/pll16.vh 0 0 " "Found 0 design units, including 0 entities, in source file /users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/pll16.vh" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597391025395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/xlr8_hdmi.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/xlr8_hdmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_hdmi " "Found entity 1: xlr8_hdmi" {  } { { "../rtl/xlr8_hdmi.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/xlr8_hdmi.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597391025399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597391025399 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK_PIXEL clk_pixel hdmi_demo.sv(3) " "Verilog HDL Declaration information at hdmi_demo.sv(3): object \"CLK_PIXEL\" differs only in case from object \"clk_pixel\" in the same scope" {  } { { "../rtl/hdl-util_hdmi-demo/hdmi_demo.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi-demo/hdmi_demo.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1597391025402 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK_AUDIO clk_audio hdmi_demo.sv(4) " "Verilog HDL Declaration information at hdmi_demo.sv(4): object \"CLK_AUDIO\" differs only in case from object \"clk_audio\" in the same scope" {  } { { "../rtl/hdl-util_hdmi-demo/hdmi_demo.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi-demo/hdmi_demo.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1597391025402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_hdmi-demo/hdmi_demo.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_hdmi-demo/hdmi_demo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hdmi_demo " "Found entity 1: hdmi_demo" {  } { { "../rtl/hdl-util_hdmi-demo/hdmi_demo.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi-demo/hdmi_demo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597391025404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597391025404 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "audio_clock_regeneration_packet.sv(61) " "Verilog HDL warning at audio_clock_regeneration_packet.sv(61): extended using \"x\" or \"z\"" {  } { { "../rtl/hdl-util_hdmi/audio_clock_regeneration_packet.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/audio_clock_regeneration_packet.sv" 61 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1597391025406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_hdmi/audio_clock_regeneration_packet.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_hdmi/audio_clock_regeneration_packet.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_clock_regeneration_packet " "Found entity 1: audio_clock_regeneration_packet" {  } { { "../rtl/hdl-util_hdmi/audio_clock_regeneration_packet.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/audio_clock_regeneration_packet.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597391025408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597391025408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_hdmi/audio_info_frame.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_hdmi/audio_info_frame.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_info_frame " "Found entity 1: audio_info_frame" {  } { { "../rtl/hdl-util_hdmi/audio_info_frame.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/audio_info_frame.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597391025412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597391025412 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "audio_sample_packet.sv(103) " "Verilog HDL warning at audio_sample_packet.sv(103): extended using \"x\" or \"z\"" {  } { { "../rtl/hdl-util_hdmi/audio_sample_packet.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/audio_sample_packet.sv" 103 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1597391025415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_hdmi/audio_sample_packet.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_hdmi/audio_sample_packet.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_sample_packet " "Found entity 1: audio_sample_packet" {  } { { "../rtl/hdl-util_hdmi/audio_sample_packet.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/audio_sample_packet.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597391025417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597391025417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_hdmi/auxiliary_video_information_info_frame.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_hdmi/auxiliary_video_information_info_frame.sv" { { "Info" "ISGN_ENTITY_NAME" "1 auxiliary_video_information_info_frame " "Found entity 1: auxiliary_video_information_info_frame" {  } { { "../rtl/hdl-util_hdmi/auxiliary_video_information_info_frame.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/auxiliary_video_information_info_frame.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597391025421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597391025421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_hdmi/hdmi.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_hdmi/hdmi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hdmi " "Found entity 1: hdmi" {  } { { "../rtl/hdl-util_hdmi/hdmi.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/hdmi.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597391025426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597391025426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_hdmi/packet_assembler.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_hdmi/packet_assembler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 packet_assembler " "Found entity 1: packet_assembler" {  } { { "../rtl/hdl-util_hdmi/packet_assembler.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/packet_assembler.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597391025430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597391025430 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "packet_picker.sv(40) " "Verilog HDL warning at packet_picker.sv(40): extended using \"x\" or \"z\"" {  } { { "../rtl/hdl-util_hdmi/packet_picker.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/packet_picker.sv" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1597391025432 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "packet_picker.sv(41) " "Verilog HDL warning at packet_picker.sv(41): extended using \"x\" or \"z\"" {  } { { "../rtl/hdl-util_hdmi/packet_picker.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/packet_picker.sv" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1597391025433 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "packet_picker.sv(42) " "Verilog HDL warning at packet_picker.sv(42): extended using \"x\" or \"z\"" {  } { { "../rtl/hdl-util_hdmi/packet_picker.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/packet_picker.sv" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1597391025433 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "packet_picker.sv(43) " "Verilog HDL warning at packet_picker.sv(43): extended using \"x\" or \"z\"" {  } { { "../rtl/hdl-util_hdmi/packet_picker.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/packet_picker.sv" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1597391025433 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "packet_picker.sv(44) " "Verilog HDL warning at packet_picker.sv(44): extended using \"x\" or \"z\"" {  } { { "../rtl/hdl-util_hdmi/packet_picker.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/packet_picker.sv" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1597391025433 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "packet_picker.sv(152) " "Verilog HDL warning at packet_picker.sv(152): extended using \"x\" or \"z\"" {  } { { "../rtl/hdl-util_hdmi/packet_picker.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/packet_picker.sv" 152 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1597391025433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_hdmi/packet_picker.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_hdmi/packet_picker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 packet_picker " "Found entity 1: packet_picker" {  } { { "../rtl/hdl-util_hdmi/packet_picker.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/packet_picker.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597391025435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597391025435 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VENDOR_NAME vendor_name source_product_description_info_frame.sv(7) " "Verilog HDL Declaration information at source_product_description_info_frame.sv(7): object \"VENDOR_NAME\" differs only in case from object \"vendor_name\" in the same scope" {  } { { "../rtl/hdl-util_hdmi/source_product_description_info_frame.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/source_product_description_info_frame.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1597391025437 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PRODUCT_DESCRIPTION product_description source_product_description_info_frame.sv(8) " "Verilog HDL Declaration information at source_product_description_info_frame.sv(8): object \"PRODUCT_DESCRIPTION\" differs only in case from object \"product_description\" in the same scope" {  } { { "../rtl/hdl-util_hdmi/source_product_description_info_frame.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/source_product_description_info_frame.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1597391025438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_hdmi/source_product_description_info_frame.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_hdmi/source_product_description_info_frame.sv" { { "Info" "ISGN_ENTITY_NAME" "1 source_product_description_info_frame " "Found entity 1: source_product_description_info_frame" {  } { { "../rtl/hdl-util_hdmi/source_product_description_info_frame.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/source_product_description_info_frame.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597391025439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597391025439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_hdmi/tmds_channel.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_hdmi/tmds_channel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tmds_channel " "Found entity 1: tmds_channel" {  } { { "../rtl/hdl-util_hdmi/tmds_channel.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/tmds_channel.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597391025444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597391025444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/kamami_hdmi-test/differentialsignal.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/kamami_hdmi-test/differentialsignal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DifferentialSignal " "Found entity 1: DifferentialSignal" {  } { { "../rtl/kamami_hdmi-test/DifferentialSignal.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/kamami_hdmi-test/DifferentialSignal.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597391025448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597391025448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/kamami_hdmi-test/clkdivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/kamami_hdmi-test/clkdivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLKDivider " "Found entity 1: CLKDivider" {  } { { "../rtl/kamami_hdmi-test/CLKDivider.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/kamami_hdmi-test/CLKDivider.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597391025453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597391025453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_vga-text-mode/attributemap.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_vga-text-mode/attributemap.v" { { "Info" "ISGN_ENTITY_NAME" "1 attributemap " "Found entity 1: attributemap" {  } { { "../rtl/hdl-util_vga-text-mode/attributemap.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_vga-text-mode/attributemap.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597391025457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597391025457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_vga-text-mode/console.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_vga-text-mode/console.v" { { "Info" "ISGN_ENTITY_NAME" "1 console " "Found entity 1: console" {  } { { "../rtl/hdl-util_vga-text-mode/console.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_vga-text-mode/console.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597391025463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597391025463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_vga-text-mode/glyphmap.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_vga-text-mode/glyphmap.v" { { "Info" "ISGN_ENTITY_NAME" "1 glyphmap " "Found entity 1: glyphmap" {  } { { "../rtl/hdl-util_vga-text-mode/glyphmap.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_vga-text-mode/glyphmap.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597391025469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597391025469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_sound/sawtooth.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/hdl-util_sound/sawtooth.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sawtooth " "Found entity 1: sawtooth" {  } { { "../rtl/hdl-util_sound/sawtooth.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_sound/sawtooth.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597391025476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597391025476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/ram_2-port/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc235/documents/arduino/libraries/xlr8build/extras/rtl/ram_2-port/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../rtl/RAM_2-PORT/ram.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/RAM_2-PORT/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597391025481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597391025481 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sno_pcint_io_slv_dbusout xlr8_alorium_top.v(1144) " "Verilog HDL Implicit Net warning at xlr8_alorium_top.v(1144): created implicit net for \"sno_pcint_io_slv_dbusout\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 1144 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391025481 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sno_pcint_io_slv_out_en xlr8_alorium_top.v(1147) " "Verilog HDL Implicit Net warning at xlr8_alorium_top.v(1147): created implicit net for \"sno_pcint_io_slv_out_en\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 1147 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391025481 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ram_attr_data_sel xlr8_hdmi.v(102) " "Verilog HDL Implicit Net warning at xlr8_hdmi.v(102): created implicit net for \"ram_attr_data_sel\"" {  } { { "../rtl/xlr8_hdmi.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/xlr8_hdmi.v" 102 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391025481 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ram_attr_data_we xlr8_hdmi.v(103) " "Verilog HDL Implicit Net warning at xlr8_hdmi.v(103): created implicit net for \"ram_attr_data_we\"" {  } { { "../rtl/xlr8_hdmi.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/xlr8_hdmi.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391025481 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ram_attr_data_re xlr8_hdmi.v(104) " "Verilog HDL Implicit Net warning at xlr8_hdmi.v(104): created implicit net for \"ram_attr_data_re\"" {  } { { "../rtl/xlr8_hdmi.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/xlr8_hdmi.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391025481 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hdmi_ram_char_re xlr8_hdmi.v(170) " "Verilog HDL Implicit Net warning at xlr8_hdmi.v(170): created implicit net for \"hdmi_ram_char_re\"" {  } { { "../rtl/xlr8_hdmi.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/xlr8_hdmi.v" 170 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391025482 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hdmi_ram_attr_re xlr8_hdmi.v(186) " "Verilog HDL Implicit Net warning at xlr8_hdmi.v(186): created implicit net for \"hdmi_ram_attr_re\"" {  } { { "../rtl/xlr8_hdmi.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/xlr8_hdmi.v" 186 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391025482 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RAM_RE hdmi_demo.sv(97) " "Verilog HDL Implicit Net warning at hdmi_demo.sv(97): created implicit net for \"RAM_RE\"" {  } { { "../rtl/hdl-util_hdmi-demo/hdmi_demo.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi-demo/hdmi_demo.sv" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391025482 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "openxlr8 openxlr8.v(154) " "Verilog HDL Parameter Declaration warning at openxlr8.v(154): Parameter Declaration in module \"openxlr8\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 154 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1597391025485 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "hdmi.sv(344) " "Verilog HDL Instantiation warning at hdmi.sv(344): instance has no name" {  } { { "../rtl/hdl-util_hdmi/hdmi.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/hdmi.sv" 344 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1597391025491 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "hdmi.sv(351) " "Verilog HDL Instantiation warning at hdmi.sv(351): instance has no name" {  } { { "../rtl/hdl-util_hdmi/hdmi.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/hdmi.sv" 351 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1597391025492 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "xlr8_alorium_top " "Elaborating entity \"xlr8_alorium_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1597391025970 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/pc235/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_clocks.v 1 1 " "Using design file /users/pc235/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_clocks.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_clocks " "Found entity 1: xlr8_clocks" {  } { { "xlr8_clocks.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_clocks.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597391026019 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597391026019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_clocks xlr8_clocks:clocks_inst " "Elaborating entity \"xlr8_clocks\" for hierarchy \"xlr8_clocks:clocks_inst\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "clocks_inst" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391026025 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 xlr8_clocks.v(215) " "Verilog HDL assignment warning at xlr8_clocks.v(215): truncated value with size 32 to match size of target (4)" {  } { { "xlr8_clocks.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_clocks.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597391026035 "|xlr8_alorium_top|xlr8_clocks:clocks_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 xlr8_clocks.v(304) " "Verilog HDL assignment warning at xlr8_clocks.v(304): truncated value with size 32 to match size of target (6)" {  } { { "xlr8_clocks.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_clocks.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597391026035 "|xlr8_alorium_top|xlr8_clocks:clocks_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clkx1 xlr8_clocks.v(54) " "Output port \"clkx1\" at xlr8_clocks.v(54) has no driver" {  } { { "xlr8_clocks.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_clocks.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1597391026035 "|xlr8_alorium_top|xlr8_clocks:clocks_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll16 xlr8_clocks:clocks_inst\|pll16:pll_inst " "Elaborating entity \"pll16\" for hierarchy \"xlr8_clocks:clocks_inst\|pll16:pll_inst\"" {  } { { "xlr8_clocks.v" "pll_inst" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_clocks.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391026043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\"" {  } { { "../../../XLR8Core/extras/rtl/ip/pll16/pll16.v" "altpll_component" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/pll16/pll16.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391026205 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\"" {  } { { "../../../XLR8Core/extras/rtl/ip/pll16/pll16.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/pll16/pll16.v" 110 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391026215 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 8 " "Parameter \"clk0_divide_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 4 " "Parameter \"clk1_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1000 " "Parameter \"clk2_divide_by\" = \"1000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 3 " "Parameter \"clk2_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 2 " "Parameter \"clk3_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 4 " "Parameter \"clk4_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 63 " "Parameter \"clk4_multiply_by\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 62500 " "Parameter \"inclk0_input_frequency\" = \"62500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll16 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NO_COMPENSATION " "Parameter \"operation_mode\" = \"NO_COMPENSATION\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026216 ""}  } { { "../../../XLR8Core/extras/rtl/ip/pll16/pll16.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/pll16/pll16.v" 110 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597391026216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll16_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll16_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll16_altpll " "Found entity 1: pll16_altpll" {  } { { "db/pll16_altpll.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/pll16_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597391026299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597391026299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll16_altpll xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated " "Elaborating entity \"pll16_altpll\" for hierarchy \"xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391026303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_osc xlr8_clocks:clocks_inst\|int_osc:int_osc_inst " "Elaborating entity \"int_osc\" for hierarchy \"xlr8_clocks:clocks_inst\|int_osc:int_osc_inst\"" {  } { { "xlr8_clocks.v" "int_osc_inst" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_clocks.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391026328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_int_osc xlr8_clocks:clocks_inst\|int_osc:int_osc_inst\|altera_int_osc:int_osc_0 " "Elaborating entity \"altera_int_osc\" for hierarchy \"xlr8_clocks:clocks_inst\|int_osc:int_osc_inst\|altera_int_osc:int_osc_0\"" {  } { { "../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/int_osc.v" "int_osc_0" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/int_osc.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391026344 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/pc235/documents/arduino/libraries/xlr8core/extras/rtl/synch.v 1 1 " "Using design file /users/pc235/documents/arduino/libraries/xlr8core/extras/rtl/synch.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 synch " "Found entity 1: synch" {  } { { "synch.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/synch.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597391026378 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597391026378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synch xlr8_clocks:clocks_inst\|synch:lock_sync " "Elaborating entity \"synch\" for hierarchy \"xlr8_clocks:clocks_inst\|synch:lock_sync\"" {  } { { "xlr8_clocks.v" "lock_sync" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_clocks.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391026382 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/pc235/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_xb_pinmux.v 1 1 " "Using design file /users/pc235/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_xb_pinmux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_xb_pinmux " "Found entity 1: xlr8_xb_pinmux" {  } { { "xlr8_xb_pinmux.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_xb_pinmux.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597391026411 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597391026411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_xb_pinmux xlr8_xb_pinmux:xb_pinmux_inst " "Elaborating entity \"xlr8_xb_pinmux\" for hierarchy \"xlr8_xb_pinmux:xb_pinmux_inst\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "xb_pinmux_inst" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391026415 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/pc235/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_irq.v 1 1 " "Using design file /users/pc235/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_irq.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_irq " "Found entity 1: xlr8_irq" {  } { { "xlr8_irq.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_irq.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597391026446 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597391026446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_irq xlr8_irq:xlr8_irq_inst " "Elaborating entity \"xlr8_irq\" for hierarchy \"xlr8_irq:xlr8_irq_inst\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "xlr8_irq_inst" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391026451 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xack_re xlr8_irq.v(83) " "Verilog HDL or VHDL warning at xlr8_irq.v(83): object \"xack_re\" assigned a value but never read" {  } { { "xlr8_irq.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_irq.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1597391026461 "|xlr8_alorium_top|xlr8_irq:xlr8_irq_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 xlr8_irq.v(131) " "Verilog HDL assignment warning at xlr8_irq.v(131): truncated value with size 8 to match size of target (2)" {  } { { "xlr8_irq.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_irq.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597391026461 "|xlr8_alorium_top|xlr8_irq:xlr8_irq_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 xlr8_irq.v(133) " "Verilog HDL assignment warning at xlr8_irq.v(133): truncated value with size 8 to match size of target (2)" {  } { { "xlr8_irq.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_irq.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597391026461 "|xlr8_alorium_top|xlr8_irq:xlr8_irq_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 xlr8_irq.v(134) " "Verilog HDL assignment warning at xlr8_irq.v(134): truncated value with size 8 to match size of target (2)" {  } { { "xlr8_irq.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_irq.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597391026461 "|xlr8_alorium_top|xlr8_irq:xlr8_irq_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 xlr8_irq.v(135) " "Verilog HDL assignment warning at xlr8_irq.v(135): truncated value with size 8 to match size of target (2)" {  } { { "xlr8_irq.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_irq.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597391026461 "|xlr8_alorium_top|xlr8_irq:xlr8_irq_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "/users/pc235/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_iomux328.v 1 1 " "Using design file /users/pc235/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_iomux328.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_iomux328 " "Found entity 1: xlr8_iomux328" {  } { { "xlr8_iomux328.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_iomux328.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597391026482 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597391026482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_iomux328 xlr8_iomux328:iomux328_inst " "Elaborating entity \"xlr8_iomux328\" for hierarchy \"xlr8_iomux328:iomux328_inst\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "iomux328_inst" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391026487 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_unused_ok xlr8_iomux328.v(418) " "Verilog HDL or VHDL warning at xlr8_iomux328.v(418): object \"_unused_ok\" assigned a value but never read" {  } { { "xlr8_iomux328.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_iomux328.v" 418 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1597391026497 "|xlr8_alorium_top|xlr8_iomux328:iomux328_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "/users/pc235/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_d_mem.v 1 1 " "Using design file /users/pc235/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_d_mem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_d_mem " "Found entity 1: xlr8_d_mem" {  } { { "xlr8_d_mem.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_d_mem.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597391026516 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597391026516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_d_mem xlr8_d_mem:d_mem_inst " "Elaborating entity \"xlr8_d_mem\" for hierarchy \"xlr8_d_mem:d_mem_inst\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "d_mem_inst" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391026520 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_unused_ok xlr8_d_mem.v(107) " "Verilog HDL or VHDL warning at xlr8_d_mem.v(107): object \"_unused_ok\" assigned a value but never read" {  } { { "xlr8_d_mem.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_d_mem.v" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1597391026530 "|xlr8_alorium_top|xlr8_d_mem:d_mem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram xlr8_d_mem:d_mem_inst\|altsyncram:altsyncram_inst " "Elaborating entity \"altsyncram\" for hierarchy \"xlr8_d_mem:d_mem_inst\|altsyncram:altsyncram_inst\"" {  } { { "xlr8_d_mem.v" "altsyncram_inst" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_d_mem.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391026631 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "xlr8_d_mem:d_mem_inst\|altsyncram:altsyncram_inst " "Elaborated megafunction instantiation \"xlr8_d_mem:d_mem_inst\|altsyncram:altsyncram_inst\"" {  } { { "xlr8_d_mem.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_d_mem.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391026639 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xlr8_d_mem:d_mem_inst\|altsyncram:altsyncram_inst " "Instantiated megafunction \"xlr8_d_mem:d_mem_inst\|altsyncram:altsyncram_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026640 ""}  } { { "xlr8_d_mem.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_d_mem.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597391026640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s4h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s4h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s4h1 " "Found entity 1: altsyncram_s4h1" {  } { { "db/altsyncram_s4h1.tdf" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_s4h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597391026702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597391026702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s4h1 xlr8_d_mem:d_mem_inst\|altsyncram:altsyncram_inst\|altsyncram_s4h1:auto_generated " "Elaborating entity \"altsyncram_s4h1\" for hierarchy \"xlr8_d_mem:d_mem_inst\|altsyncram:altsyncram_inst\|altsyncram_s4h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391026705 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/pc235/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_p_mem.v 1 1 " "Using design file /users/pc235/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_p_mem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_p_mem " "Found entity 1: xlr8_p_mem" {  } { { "xlr8_p_mem.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597391026744 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597391026744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_p_mem xlr8_p_mem:p_mem_inst " "Elaborating entity \"xlr8_p_mem\" for hierarchy \"xlr8_p_mem:p_mem_inst\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "p_mem_inst" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391026754 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_unused_ok xlr8_p_mem.v(52) " "Verilog HDL or VHDL warning at xlr8_p_mem.v(52): object \"_unused_ok\" assigned a value but never read" {  } { { "xlr8_p_mem.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1597391026763 "|xlr8_alorium_top|xlr8_p_mem:p_mem_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_rd_addr xlr8_p_mem.v(66) " "Verilog HDL or VHDL warning at xlr8_p_mem.v(66): object \"core_rd_addr\" assigned a value but never read" {  } { { "xlr8_p_mem.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1597391026763 "|xlr8_alorium_top|xlr8_p_mem:p_mem_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rw_addr xlr8_p_mem.v(67) " "Verilog HDL or VHDL warning at xlr8_p_mem.v(67): object \"rw_addr\" assigned a value but never read" {  } { { "xlr8_p_mem.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1597391026763 "|xlr8_alorium_top|xlr8_p_mem:p_mem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram2p16384x16 xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst " "Elaborating entity \"ram2p16384x16\" for hierarchy \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\"" {  } { { "xlr8_p_mem.v" "notram32k.ram16k.ram2p16384x16_inst" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391026773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\"" {  } { { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "altsyncram_component" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391026818 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\"" {  } { { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391026827 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32768 " "Parameter \"numwords_b\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391026827 ""}  } { { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597391026827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ehh2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ehh2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ehh2 " "Found entity 1: altsyncram_ehh2" {  } { { "db/altsyncram_ehh2.tdf" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_ehh2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597391026888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597391026888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ehh2 xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated " "Elaborating entity \"altsyncram_ehh2\" for hierarchy \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391026891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c7a " "Found entity 1: decode_c7a" {  } { { "db/decode_c7a.tdf" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/decode_c7a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597391026953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597391026953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c7a xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|decode_c7a:decode2 " "Elaborating entity \"decode_c7a\" for hierarchy \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|decode_c7a:decode2\"" {  } { { "db/altsyncram_ehh2.tdf" "decode2" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_ehh2.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391026957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5j9 " "Found entity 1: decode_5j9" {  } { { "db/decode_5j9.tdf" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/decode_5j9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597391027017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597391027017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5j9 xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|decode_5j9:rden_decode_a " "Elaborating entity \"decode_5j9\" for hierarchy \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|decode_5j9:rden_decode_a\"" {  } { { "db/altsyncram_ehh2.tdf" "rden_decode_a" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_ehh2.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391027020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_b3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_b3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_b3b " "Found entity 1: mux_b3b" {  } { { "db/mux_b3b.tdf" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/mux_b3b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597391027081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597391027081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_b3b xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|mux_b3b:mux4 " "Elaborating entity \"mux_b3b\" for hierarchy \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|mux_b3b:mux4\"" {  } { { "db/altsyncram_ehh2.tdf" "mux4" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_ehh2.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391027084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_atmega328clone xlr8_atmega328clone:uc_top_wrp_vlog_inst " "Elaborating entity \"xlr8_atmega328clone\" for hierarchy \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "uc_top_wrp_vlog_inst" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391027114 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/pc235/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_gpio.v 1 1 " "Using design file /users/pc235/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_gpio.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_gpio " "Found entity 1: xlr8_gpio" {  } { { "xlr8_gpio.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_gpio.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597391027302 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597391027302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_gpio xlr8_gpio:gpio_inst " "Elaborating entity \"xlr8_gpio\" for hierarchy \"xlr8_gpio:gpio_inst\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "gpio_inst" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391027307 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/pc235/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_portmux.v 1 1 " "Using design file /users/pc235/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_portmux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_portmux " "Found entity 1: xlr8_portmux" {  } { { "xlr8_portmux.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_portmux.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597391027338 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597391027338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_portmux xlr8_portmux:portmux_a_inst " "Elaborating entity \"xlr8_portmux\" for hierarchy \"xlr8_portmux:portmux_a_inst\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "portmux_a_inst" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391027344 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PORTX_RST_VAL portx_rst_val xlr8_avr_port.v(32) " "Verilog HDL Declaration information at xlr8_avr_port.v(32): object \"PORTX_RST_VAL\" differs only in case from object \"portx_rst_val\" in the same scope" {  } { { "xlr8_avr_port.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_avr_port.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1597391027375 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DDRX_RST_VAL ddrx_rst_val xlr8_avr_port.v(33) " "Verilog HDL Declaration information at xlr8_avr_port.v(33): object \"DDRX_RST_VAL\" differs only in case from object \"ddrx_rst_val\" in the same scope" {  } { { "xlr8_avr_port.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_avr_port.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1597391027376 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/pc235/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_avr_port.v 1 1 " "Using design file /users/pc235/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_avr_port.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_avr_port " "Found entity 1: xlr8_avr_port" {  } { { "xlr8_avr_port.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_avr_port.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597391027378 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597391027378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_avr_port xlr8_avr_port:pport_a_inst " "Elaborating entity \"xlr8_avr_port\" for hierarchy \"xlr8_avr_port:pport_a_inst\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "pport_a_inst" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391027387 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 xlr8_avr_port.v(116) " "Verilog HDL assignment warning at xlr8_avr_port.v(116): truncated value with size 32 to match size of target (6)" {  } { { "xlr8_avr_port.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_avr_port.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597391027396 "|xlr8_alorium_top|xlr8_avr_port:pport_a_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 xlr8_avr_port.v(117) " "Verilog HDL assignment warning at xlr8_avr_port.v(117): truncated value with size 32 to match size of target (6)" {  } { { "xlr8_avr_port.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_avr_port.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597391027396 "|xlr8_alorium_top|xlr8_avr_port:pport_a_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 xlr8_avr_port.v(177) " "Verilog HDL assignment warning at xlr8_avr_port.v(177): truncated value with size 8 to match size of target (6)" {  } { { "xlr8_avr_port.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_avr_port.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597391027396 "|xlr8_alorium_top|xlr8_avr_port:pport_a_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_avr_port xlr8_avr_port:pport_e_inst " "Elaborating entity \"xlr8_avr_port\" for hierarchy \"xlr8_avr_port:pport_e_inst\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "pport_e_inst" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 1053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391027425 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 xlr8_avr_port.v(116) " "Verilog HDL assignment warning at xlr8_avr_port.v(116): truncated value with size 32 to match size of target (6)" {  } { { "xlr8_avr_port.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_avr_port.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597391027434 "|xlr8_alorium_top|xlr8_avr_port:pport_e_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 xlr8_avr_port.v(117) " "Verilog HDL assignment warning at xlr8_avr_port.v(117): truncated value with size 32 to match size of target (6)" {  } { { "xlr8_avr_port.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_avr_port.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597391027434 "|xlr8_alorium_top|xlr8_avr_port:pport_e_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 xlr8_avr_port.v(177) " "Verilog HDL assignment warning at xlr8_avr_port.v(177): truncated value with size 8 to match size of target (6)" {  } { { "xlr8_avr_port.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_avr_port.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597391027434 "|xlr8_alorium_top|xlr8_avr_port:pport_e_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_avr_port xlr8_avr_port:pport_g_inst " "Elaborating entity \"xlr8_avr_port\" for hierarchy \"xlr8_avr_port:pport_g_inst\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "pport_g_inst" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 1122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391027466 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 xlr8_avr_port.v(116) " "Verilog HDL assignment warning at xlr8_avr_port.v(116): truncated value with size 32 to match size of target (6)" {  } { { "xlr8_avr_port.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_avr_port.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597391027478 "|xlr8_alorium_top|xlr8_avr_port:pport_g_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 xlr8_avr_port.v(117) " "Verilog HDL assignment warning at xlr8_avr_port.v(117): truncated value with size 32 to match size of target (6)" {  } { { "xlr8_avr_port.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_avr_port.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597391027478 "|xlr8_alorium_top|xlr8_avr_port:pport_g_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 xlr8_avr_port.v(177) " "Verilog HDL assignment warning at xlr8_avr_port.v(177): truncated value with size 8 to match size of target (6)" {  } { { "xlr8_avr_port.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_avr_port.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597391027478 "|xlr8_alorium_top|xlr8_avr_port:pport_g_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "/users/pc235/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_pcint.v 1 1 " "Using design file /users/pc235/documents/arduino/libraries/xlr8core/extras/rtl/xlr8_pcint.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_pcint " "Found entity 1: xlr8_pcint" {  } { { "xlr8_pcint.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_pcint.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597391027518 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1597391027518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_pcint xlr8_pcint:sno_pcint_inst " "Elaborating entity \"xlr8_pcint\" for hierarchy \"xlr8_pcint:sno_pcint_inst\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "sno_pcint_inst" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 1157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391027523 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 xlr8_pcint.v(114) " "Verilog HDL assignment warning at xlr8_pcint.v(114): truncated value with size 8 to match size of target (3)" {  } { { "xlr8_pcint.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_pcint.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597391027532 "|xlr8_alorium_top|xlr8_pcint:sno_pcint_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 xlr8_pcint.v(116) " "Verilog HDL assignment warning at xlr8_pcint.v(116): truncated value with size 8 to match size of target (3)" {  } { { "xlr8_pcint.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_pcint.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597391027532 "|xlr8_alorium_top|xlr8_pcint:sno_pcint_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 xlr8_pcint.v(117) " "Verilog HDL assignment warning at xlr8_pcint.v(117): truncated value with size 8 to match size of target (3)" {  } { { "xlr8_pcint.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_pcint.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1597391027532 "|xlr8_alorium_top|xlr8_pcint:sno_pcint_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "openxlr8 openxlr8:xb_openxlr8_inst " "Elaborating entity \"openxlr8\" for hierarchy \"openxlr8:xb_openxlr8_inst\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "xb_openxlr8_inst" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 1808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391027537 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xbs_ddoe\[0\]\[37..35\] 0 openxlr8.v(165) " "Net \"xbs_ddoe\[0\]\[37..35\]\" at openxlr8.v(165) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 165 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1597391027548 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xbs_ddoe\[0\]\[31..29\] 0 openxlr8.v(165) " "Net \"xbs_ddoe\[0\]\[31..29\]\" at openxlr8.v(165) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 165 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1597391027548 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xbs_ddoe\[0\]\[25..22\] 0 openxlr8.v(165) " "Net \"xbs_ddoe\[0\]\[25..22\]\" at openxlr8.v(165) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 165 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1597391027548 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xbs_ddoe\[0\]\[19..14\] 0 openxlr8.v(165) " "Net \"xbs_ddoe\[0\]\[19..14\]\" at openxlr8.v(165) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 165 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1597391027548 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xbs_ddoe\[0\]\[12..0\] 0 openxlr8.v(165) " "Net \"xbs_ddoe\[0\]\[12..0\]\" at openxlr8.v(165) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 165 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1597391027548 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xbs_ddov\[0\]\[37..35\] 0 openxlr8.v(166) " "Net \"xbs_ddov\[0\]\[37..35\]\" at openxlr8.v(166) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 166 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1597391027548 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xbs_ddov\[0\]\[31..29\] 0 openxlr8.v(166) " "Net \"xbs_ddov\[0\]\[31..29\]\" at openxlr8.v(166) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 166 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1597391027548 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xbs_ddov\[0\]\[25..22\] 0 openxlr8.v(166) " "Net \"xbs_ddov\[0\]\[25..22\]\" at openxlr8.v(166) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 166 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1597391027548 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xbs_ddov\[0\]\[19..14\] 0 openxlr8.v(166) " "Net \"xbs_ddov\[0\]\[19..14\]\" at openxlr8.v(166) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 166 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1597391027548 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xbs_ddov\[0\]\[12..0\] 0 openxlr8.v(166) " "Net \"xbs_ddov\[0\]\[12..0\]\" at openxlr8.v(166) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 166 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1597391027548 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xbs_pvoe\[0\]\[37..35\] 0 openxlr8.v(167) " "Net \"xbs_pvoe\[0\]\[37..35\]\" at openxlr8.v(167) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 167 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1597391027548 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xbs_pvoe\[0\]\[31..29\] 0 openxlr8.v(167) " "Net \"xbs_pvoe\[0\]\[31..29\]\" at openxlr8.v(167) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 167 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1597391027548 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xbs_pvoe\[0\]\[25..22\] 0 openxlr8.v(167) " "Net \"xbs_pvoe\[0\]\[25..22\]\" at openxlr8.v(167) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 167 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1597391027548 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xbs_pvoe\[0\]\[19..14\] 0 openxlr8.v(167) " "Net \"xbs_pvoe\[0\]\[19..14\]\" at openxlr8.v(167) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 167 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1597391027548 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xbs_pvoe\[0\]\[12..0\] 0 openxlr8.v(167) " "Net \"xbs_pvoe\[0\]\[12..0\]\" at openxlr8.v(167) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 167 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1597391027548 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xbs_pvov\[0\]\[37..35\] 0 openxlr8.v(168) " "Net \"xbs_pvov\[0\]\[37..35\]\" at openxlr8.v(168) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 168 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1597391027548 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xbs_pvov\[0\]\[31..29\] 0 openxlr8.v(168) " "Net \"xbs_pvov\[0\]\[31..29\]\" at openxlr8.v(168) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 168 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1597391027548 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xbs_pvov\[0\]\[25..22\] 0 openxlr8.v(168) " "Net \"xbs_pvov\[0\]\[25..22\]\" at openxlr8.v(168) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 168 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1597391027549 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xbs_pvov\[0\]\[19..14\] 0 openxlr8.v(168) " "Net \"xbs_pvov\[0\]\[19..14\]\" at openxlr8.v(168) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 168 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1597391027549 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "xbs_pvov\[0\]\[12..0\] 0 openxlr8.v(168) " "Net \"xbs_pvov\[0\]\[12..0\]\" at openxlr8.v(168) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/openxlr8.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 168 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1597391027549 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_hdmi openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst " "Elaborating entity \"xlr8_hdmi\" for hierarchy \"openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\"" {  } { { "../rtl/openxlr8.v" "hdmi_inst" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/openxlr8.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391027579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|ram:char_ram_inst " "Elaborating entity \"ram\" for hierarchy \"openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|ram:char_ram_inst\"" {  } { { "../rtl/xlr8_hdmi.v" "char_ram_inst" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/xlr8_hdmi.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391027604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|ram:char_ram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|ram:char_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "../rtl/RAM_2-PORT/ram.v" "altsyncram_component" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/RAM_2-PORT/ram.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391027624 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|ram:char_ram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|ram:char_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "../rtl/RAM_2-PORT/ram.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/RAM_2-PORT/ram.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391027633 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|ram:char_ram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|ram:char_ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391027633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391027633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391027633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391027633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391027633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391027633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391027633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391027633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391027633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391027633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391027633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391027633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391027633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391027633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391027633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391027633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391027633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391027633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391027633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391027633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391027633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391027633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391027633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391027633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391027633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1597391027633 ""}  } { { "../rtl/RAM_2-PORT/ram.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/RAM_2-PORT/ram.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1597391027633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i2h2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i2h2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i2h2 " "Found entity 1: altsyncram_i2h2" {  } { { "db/altsyncram_i2h2.tdf" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_i2h2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1597391027687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597391027687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i2h2 openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|ram:char_ram_inst\|altsyncram:altsyncram_component\|altsyncram_i2h2:auto_generated " "Elaborating entity \"altsyncram_i2h2\" for hierarchy \"openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|ram:char_ram_inst\|altsyncram:altsyncram_component\|altsyncram_i2h2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391027690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdmi_demo openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst " "Elaborating entity \"hdmi_demo\" for hierarchy \"openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\"" {  } { { "../rtl/xlr8_hdmi.v" "hdmi_inst" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/xlr8_hdmi.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391027734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKDivider openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|CLKDivider:U1 " "Elaborating entity \"CLKDivider\" for hierarchy \"openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|CLKDivider:U1\"" {  } { { "../rtl/hdl-util_hdmi-demo/hdmi_demo.sv" "U1" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi-demo/hdmi_demo.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391027753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKDivider openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|CLKDivider:U2 " "Elaborating entity \"CLKDivider\" for hierarchy \"openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|CLKDivider:U2\"" {  } { { "../rtl/hdl-util_hdmi-demo/hdmi_demo.sv" "U2" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi-demo/hdmi_demo.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391027767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sawtooth openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|sawtooth:sawtooth " "Elaborating entity \"sawtooth\" for hierarchy \"openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|sawtooth:sawtooth\"" {  } { { "../rtl/hdl-util_hdmi-demo/hdmi_demo.sv" "sawtooth" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi-demo/hdmi_demo.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391027781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdmi openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|hdmi:hdmi " "Elaborating entity \"hdmi\" for hierarchy \"openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|hdmi:hdmi\"" {  } { { "../rtl/hdl-util_hdmi-demo/hdmi_demo.sv" "hdmi" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi-demo/hdmi_demo.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391027795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packet_picker openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|hdmi:hdmi\|packet_picker:true_hdmi_output.packet_picker " "Elaborating entity \"packet_picker\" for hierarchy \"openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|hdmi:hdmi\|packet_picker:true_hdmi_output.packet_picker\"" {  } { { "../rtl/hdl-util_hdmi/hdmi.sv" "true_hdmi_output.packet_picker" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/hdmi.sv" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391027808 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "headers\[255..133\] 0 packet_picker.sv(27) " "Net \"headers\[255..133\]\" at packet_picker.sv(27) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/hdl-util_hdmi/packet_picker.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/packet_picker.sv" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1597391027837 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_hdmi:hdmi_inst|hdmi_demo:hdmi_inst|hdmi:hdmi|packet_picker:true_hdmi_output.packet_picker"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "headers\[129..3\] 0 packet_picker.sv(27) " "Net \"headers\[129..3\]\" at packet_picker.sv(27) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/hdl-util_hdmi/packet_picker.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/packet_picker.sv" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1597391027837 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_hdmi:hdmi_inst|hdmi_demo:hdmi_inst|hdmi:hdmi|packet_picker:true_hdmi_output.packet_picker"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "subs\[255..133\] 0 packet_picker.sv(28) " "Net \"subs\[255..133\]\" at packet_picker.sv(28) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/hdl-util_hdmi/packet_picker.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/packet_picker.sv" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1597391027837 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_hdmi:hdmi_inst|hdmi_demo:hdmi_inst|hdmi:hdmi|packet_picker:true_hdmi_output.packet_picker"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "subs\[129..3\] 0 packet_picker.sv(28) " "Net \"subs\[129..3\]\" at packet_picker.sv(28) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/hdl-util_hdmi/packet_picker.sv" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/packet_picker.sv" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1597391027837 "|xlr8_alorium_top|openxlr8:xb_openxlr8_inst|xlr8_hdmi:hdmi_inst|hdmi_demo:hdmi_inst|hdmi:hdmi|packet_picker:true_hdmi_output.packet_picker"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "subs " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"subs\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1597391027837 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "audio_sample_word_buffer " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"audio_sample_word_buffer\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1597391027837 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "audio_sample_word_packet " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"audio_sample_word_packet\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1597391027837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_clock_regeneration_packet openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|hdmi:hdmi\|packet_picker:true_hdmi_output.packet_picker\|audio_clock_regeneration_packet:audio_clock_regeneration_packet " "Elaborating entity \"audio_clock_regeneration_packet\" for hierarchy \"openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|hdmi:hdmi\|packet_picker:true_hdmi_output.packet_picker\|audio_clock_regeneration_packet:audio_clock_regeneration_packet\"" {  } { { "../rtl/hdl-util_hdmi/packet_picker.sv" "audio_clock_regeneration_packet" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/packet_picker.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391027842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_sample_packet openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|hdmi:hdmi\|packet_picker:true_hdmi_output.packet_picker\|audio_sample_packet:audio_sample_packet " "Elaborating entity \"audio_sample_packet\" for hierarchy \"openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|hdmi:hdmi\|packet_picker:true_hdmi_output.packet_picker\|audio_sample_packet:audio_sample_packet\"" {  } { { "../rtl/hdl-util_hdmi/packet_picker.sv" "audio_sample_packet" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/packet_picker.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391027862 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "audio_sample_word " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"audio_sample_word\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1597391027879 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "audio_sample_word " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"audio_sample_word\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1597391027879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auxiliary_video_information_info_frame openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|hdmi:hdmi\|packet_picker:true_hdmi_output.packet_picker\|auxiliary_video_information_info_frame:auxiliary_video_information_info_frame " "Elaborating entity \"auxiliary_video_information_info_frame\" for hierarchy \"openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|hdmi:hdmi\|packet_picker:true_hdmi_output.packet_picker\|auxiliary_video_information_info_frame:auxiliary_video_information_info_frame\"" {  } { { "../rtl/hdl-util_hdmi/packet_picker.sv" "auxiliary_video_information_info_frame" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/packet_picker.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391027883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "source_product_description_info_frame openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|hdmi:hdmi\|packet_picker:true_hdmi_output.packet_picker\|source_product_description_info_frame:source_product_description_info_frame " "Elaborating entity \"source_product_description_info_frame\" for hierarchy \"openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|hdmi:hdmi\|packet_picker:true_hdmi_output.packet_picker\|source_product_description_info_frame:source_product_description_info_frame\"" {  } { { "../rtl/hdl-util_hdmi/packet_picker.sv" "source_product_description_info_frame" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/packet_picker.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391027897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_info_frame openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|hdmi:hdmi\|packet_picker:true_hdmi_output.packet_picker\|audio_info_frame:audio_info_frame " "Elaborating entity \"audio_info_frame\" for hierarchy \"openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|hdmi:hdmi\|packet_picker:true_hdmi_output.packet_picker\|audio_info_frame:audio_info_frame\"" {  } { { "../rtl/hdl-util_hdmi/packet_picker.sv" "audio_info_frame" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/packet_picker.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391027910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packet_assembler openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|hdmi:hdmi\|packet_assembler:true_hdmi_output.packet_assembler " "Elaborating entity \"packet_assembler\" for hierarchy \"openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|hdmi:hdmi\|packet_assembler:true_hdmi_output.packet_assembler\"" {  } { { "../rtl/hdl-util_hdmi/hdmi.sv" "true_hdmi_output.packet_assembler" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/hdmi.sv" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391027926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmds_channel openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|hdmi:hdmi\|tmds_channel:tmds_gen\[0\].tmds_channel " "Elaborating entity \"tmds_channel\" for hierarchy \"openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|hdmi:hdmi\|tmds_channel:tmds_gen\[0\].tmds_channel\"" {  } { { "../rtl/hdl-util_hdmi/hdmi.sv" "tmds_gen\[0\].tmds_channel" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/hdmi.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391027941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmds_channel openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|hdmi:hdmi\|tmds_channel:tmds_gen\[1\].tmds_channel " "Elaborating entity \"tmds_channel\" for hierarchy \"openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|hdmi:hdmi\|tmds_channel:tmds_gen\[1\].tmds_channel\"" {  } { { "../rtl/hdl-util_hdmi/hdmi.sv" "tmds_gen\[1\].tmds_channel" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/hdmi.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391027955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmds_channel openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|hdmi:hdmi\|tmds_channel:tmds_gen\[2\].tmds_channel " "Elaborating entity \"tmds_channel\" for hierarchy \"openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|hdmi:hdmi\|tmds_channel:tmds_gen\[2\].tmds_channel\"" {  } { { "../rtl/hdl-util_hdmi/hdmi.sv" "tmds_gen\[2\].tmds_channel" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/hdmi.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391027970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DifferentialSignal openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|hdmi:hdmi\|DifferentialSignal:comb_651 " "Elaborating entity \"DifferentialSignal\" for hierarchy \"openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|hdmi:hdmi\|DifferentialSignal:comb_651\"" {  } { { "../rtl/hdl-util_hdmi/hdmi.sv" "comb_651" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/hdmi.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391027982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKDivider openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|CLKDivider:U3 " "Elaborating entity \"CLKDivider\" for hierarchy \"openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|CLKDivider:U3\"" {  } { { "../rtl/hdl-util_hdmi-demo/hdmi_demo.sv" "U3" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi-demo/hdmi_demo.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391028005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "console openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|console:console " "Elaborating entity \"console\" for hierarchy \"openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|console:console\"" {  } { { "../rtl/hdl-util_hdmi-demo/hdmi_demo.sv" "console" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi-demo/hdmi_demo.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391028024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "glyphmap openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|console:console\|glyphmap:glyphmap " "Elaborating entity \"glyphmap\" for hierarchy \"openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|console:console\|glyphmap:glyphmap\"" {  } { { "../rtl/hdl-util_vga-text-mode/console.v" "glyphmap" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_vga-text-mode/console.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391028037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "attributemap openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|console:console\|attributemap:attributemap " "Elaborating entity \"attributemap\" for hierarchy \"openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|console:console\|attributemap:attributemap\"" {  } { { "../rtl/hdl-util_vga-text-mode/console.v" "attributemap" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_vga-text-mode/console.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391028081 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a32 " "Synthesized away node \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_ehh2.tdf" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_ehh2.tdf" 1174 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 97 0 0 } } { "xlr8_p_mem.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 127 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 687 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391028995 "|xlr8_alorium_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_ehh2:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a33 " "Synthesized away node \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_ehh2.tdf" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_ehh2.tdf" 1209 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 97 0 0 } } { "xlr8_p_mem.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 127 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 687 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391028995 "|xlr8_alorium_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_ehh2:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a34 " "Synthesized away node \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_ehh2.tdf" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_ehh2.tdf" 1244 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 97 0 0 } } { "xlr8_p_mem.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 127 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 687 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391028995 "|xlr8_alorium_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_ehh2:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a35 " "Synthesized away node \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_ehh2.tdf" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_ehh2.tdf" 1279 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 97 0 0 } } { "xlr8_p_mem.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 127 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 687 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391028995 "|xlr8_alorium_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_ehh2:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a36 " "Synthesized away node \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_ehh2.tdf" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_ehh2.tdf" 1314 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 97 0 0 } } { "xlr8_p_mem.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 127 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 687 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391028995 "|xlr8_alorium_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_ehh2:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a37 " "Synthesized away node \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_ehh2.tdf" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_ehh2.tdf" 1349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 97 0 0 } } { "xlr8_p_mem.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 127 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 687 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391028995 "|xlr8_alorium_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_ehh2:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a38 " "Synthesized away node \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_ehh2.tdf" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_ehh2.tdf" 1384 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 97 0 0 } } { "xlr8_p_mem.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 127 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 687 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391028995 "|xlr8_alorium_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_ehh2:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a39 " "Synthesized away node \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_ehh2.tdf" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_ehh2.tdf" 1419 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 97 0 0 } } { "xlr8_p_mem.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 127 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 687 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391028995 "|xlr8_alorium_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_ehh2:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a40 " "Synthesized away node \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_ehh2.tdf" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_ehh2.tdf" 1454 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 97 0 0 } } { "xlr8_p_mem.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 127 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 687 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391028995 "|xlr8_alorium_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_ehh2:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a41 " "Synthesized away node \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_ehh2.tdf" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_ehh2.tdf" 1489 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 97 0 0 } } { "xlr8_p_mem.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 127 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 687 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391028995 "|xlr8_alorium_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_ehh2:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a42 " "Synthesized away node \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_ehh2.tdf" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_ehh2.tdf" 1524 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 97 0 0 } } { "xlr8_p_mem.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 127 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 687 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391028995 "|xlr8_alorium_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_ehh2:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a43 " "Synthesized away node \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_ehh2.tdf" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_ehh2.tdf" 1559 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 97 0 0 } } { "xlr8_p_mem.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 127 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 687 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391028995 "|xlr8_alorium_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_ehh2:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a44 " "Synthesized away node \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_ehh2.tdf" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_ehh2.tdf" 1594 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 97 0 0 } } { "xlr8_p_mem.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 127 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 687 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391028995 "|xlr8_alorium_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_ehh2:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a45 " "Synthesized away node \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_ehh2.tdf" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_ehh2.tdf" 1629 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 97 0 0 } } { "xlr8_p_mem.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 127 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 687 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391028995 "|xlr8_alorium_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_ehh2:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a46 " "Synthesized away node \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_ehh2.tdf" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_ehh2.tdf" 1664 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 97 0 0 } } { "xlr8_p_mem.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 127 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 687 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391028995 "|xlr8_alorium_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_ehh2:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a47 " "Synthesized away node \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_ehh2.tdf" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_ehh2.tdf" 1699 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 97 0 0 } } { "xlr8_p_mem.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 127 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 687 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391028995 "|xlr8_alorium_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_ehh2:auto_generated|ram_block1a47"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1597391028995 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1597391028995 ""}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Analysis & Synthesis" 0 -1 1597391029024 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a48 " "Synthesized away node \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_ehh2.tdf" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_ehh2.tdf" 1734 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 97 0 0 } } { "xlr8_p_mem.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 127 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 687 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391034771 "|xlr8_alorium_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_ehh2:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a49 " "Synthesized away node \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_ehh2.tdf" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_ehh2.tdf" 1769 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 97 0 0 } } { "xlr8_p_mem.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 127 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 687 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391034771 "|xlr8_alorium_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_ehh2:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a50 " "Synthesized away node \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_ehh2.tdf" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_ehh2.tdf" 1804 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 97 0 0 } } { "xlr8_p_mem.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 127 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 687 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391034771 "|xlr8_alorium_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_ehh2:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a51 " "Synthesized away node \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_ehh2.tdf" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_ehh2.tdf" 1839 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 97 0 0 } } { "xlr8_p_mem.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 127 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 687 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391034771 "|xlr8_alorium_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_ehh2:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a52 " "Synthesized away node \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_ehh2.tdf" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_ehh2.tdf" 1874 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 97 0 0 } } { "xlr8_p_mem.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 127 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 687 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391034771 "|xlr8_alorium_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_ehh2:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a53 " "Synthesized away node \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_ehh2.tdf" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_ehh2.tdf" 1909 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 97 0 0 } } { "xlr8_p_mem.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 127 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 687 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391034771 "|xlr8_alorium_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_ehh2:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a54 " "Synthesized away node \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_ehh2.tdf" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_ehh2.tdf" 1944 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 97 0 0 } } { "xlr8_p_mem.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 127 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 687 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391034771 "|xlr8_alorium_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_ehh2:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a55 " "Synthesized away node \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_ehh2.tdf" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_ehh2.tdf" 1979 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 97 0 0 } } { "xlr8_p_mem.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 127 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 687 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391034771 "|xlr8_alorium_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_ehh2:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a56 " "Synthesized away node \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_ehh2.tdf" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_ehh2.tdf" 2014 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 97 0 0 } } { "xlr8_p_mem.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 127 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 687 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391034771 "|xlr8_alorium_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_ehh2:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a57 " "Synthesized away node \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_ehh2.tdf" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_ehh2.tdf" 2049 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 97 0 0 } } { "xlr8_p_mem.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 127 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 687 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391034771 "|xlr8_alorium_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_ehh2:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a58 " "Synthesized away node \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_ehh2.tdf" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_ehh2.tdf" 2084 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 97 0 0 } } { "xlr8_p_mem.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 127 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 687 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391034771 "|xlr8_alorium_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_ehh2:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a59 " "Synthesized away node \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_ehh2.tdf" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_ehh2.tdf" 2119 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 97 0 0 } } { "xlr8_p_mem.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 127 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 687 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391034771 "|xlr8_alorium_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_ehh2:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a60 " "Synthesized away node \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_ehh2.tdf" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_ehh2.tdf" 2154 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 97 0 0 } } { "xlr8_p_mem.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 127 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 687 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391034771 "|xlr8_alorium_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_ehh2:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a61 " "Synthesized away node \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_ehh2.tdf" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_ehh2.tdf" 2189 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 97 0 0 } } { "xlr8_p_mem.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 127 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 687 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391034771 "|xlr8_alorium_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_ehh2:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a62 " "Synthesized away node \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_ehh2.tdf" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_ehh2.tdf" 2224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 97 0 0 } } { "xlr8_p_mem.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 127 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 687 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391034771 "|xlr8_alorium_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_ehh2:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a63 " "Synthesized away node \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_ehh2:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_ehh2.tdf" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_ehh2.tdf" 2259 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 97 0 0 } } { "xlr8_p_mem.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 127 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 687 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391034771 "|xlr8_alorium_top|xlr8_p_mem:p_mem_inst|ram2p16384x16:notram32k.ram16k.ram2p16384x16_inst|altsyncram:altsyncram_component|altsyncram_ehh2:auto_generated|ram_block1a63"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1597391034771 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1597391034771 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1597391044746 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "JT9 " "Inserted always-enabled tri-state buffer between \"JT9\" and its non-tri-state driver." {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 117 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1597391044789 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "JT6 " "Inserted always-enabled tri-state buffer between \"JT6\" and its non-tri-state driver." {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 119 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1597391044789 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "JT5 " "Inserted always-enabled tri-state buffer between \"JT5\" and its non-tri-state driver." {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 120 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1597391044789 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "JT1 " "Inserted always-enabled tri-state buffer between \"JT1\" and its non-tri-state driver." {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1597391044789 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1597391044789 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RX " "bidirectional pin \"RX\" has no driver" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1597391044790 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1597391044790 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "D13 " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"D13\" is moved to its source" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 89 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1597391044798 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "D22 " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"D22\" is moved to its source" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 93 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1597391044798 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "D23 " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"D23\" is moved to its source" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 93 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1597391044798 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "D28 " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"D28\" is moved to its source" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 94 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1597391044798 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "D29 " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"D29\" is moved to its source" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 94 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1597391044798 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "D30 " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"D30\" is moved to its source" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 94 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1597391044798 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "D34 " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"D34\" is moved to its source" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 95 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1597391044798 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "D35 " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"D35\" is moved to its source" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 95 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1597391044798 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "D36 " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"D36\" is moved to its source" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 95 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1597391044798 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1597391044798 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "xlr8_iomux328:iomux328_inst\|portb_pads\[5\]~synth " "Node \"xlr8_iomux328:iomux328_inst\|portb_pads\[5\]~synth\"" {  } { { "xlr8_iomux328.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_iomux328.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391049030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "TX~synth " "Node \"TX~synth\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 92 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391049030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "xlr8_portmux:portmux_a_inst\|tpads\[0\] " "Node \"xlr8_portmux:portmux_a_inst\|tpads\[0\]\"" {  } { { "xlr8_portmux.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_portmux.v" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391049030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "xlr8_portmux:portmux_a_inst\|tpads\[1\] " "Node \"xlr8_portmux:portmux_a_inst\|tpads\[1\]\"" {  } { { "xlr8_portmux.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_portmux.v" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391049030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "xlr8_portmux:portmux_e_inst\|tpads\[0\] " "Node \"xlr8_portmux:portmux_e_inst\|tpads\[0\]\"" {  } { { "xlr8_portmux.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_portmux.v" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391049030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "xlr8_portmux:portmux_e_inst\|tpads\[1\] " "Node \"xlr8_portmux:portmux_e_inst\|tpads\[1\]\"" {  } { { "xlr8_portmux.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_portmux.v" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391049030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "xlr8_portmux:portmux_e_inst\|tpads\[2\] " "Node \"xlr8_portmux:portmux_e_inst\|tpads\[2\]\"" {  } { { "xlr8_portmux.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_portmux.v" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391049030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "xlr8_portmux:portmux_g_inst\|tpads\[0\] " "Node \"xlr8_portmux:portmux_g_inst\|tpads\[0\]\"" {  } { { "xlr8_portmux.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_portmux.v" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391049030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "xlr8_portmux:portmux_g_inst\|tpads\[1\] " "Node \"xlr8_portmux:portmux_g_inst\|tpads\[1\]\"" {  } { { "xlr8_portmux.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_portmux.v" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391049030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "xlr8_portmux:portmux_g_inst\|tpads\[2\] " "Node \"xlr8_portmux:portmux_g_inst\|tpads\[2\]\"" {  } { { "xlr8_portmux.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_portmux.v" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391049030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "JT9~synth " "Node \"JT9~synth\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391049030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "JT7~synth " "Node \"JT7~synth\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391049030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "JT6~synth " "Node \"JT6~synth\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391049030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "JT5~synth " "Node \"JT5~synth\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 120 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391049030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "JT3~synth " "Node \"JT3~synth\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391049030 ""} { "Warning" "WMLS_MLS_NODE_NAME" "JT1~synth " "Node \"JT1~synth\"" {  } { { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391049030 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1597391049030 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391049239 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1597391065041 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|hdmi:hdmi\|tmds_channel:tmds_gen\[1\].tmds_channel\|Add16~0 " "Logic cell \"openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|hdmi:hdmi\|tmds_channel:tmds_gen\[1\].tmds_channel\|Add16~0\"" {  } { { "../rtl/hdl-util_hdmi/tmds_channel.sv" "Add16~0" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/tmds_channel.sv" 88 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391065109 ""} { "Info" "ISCL_SCL_CELL_NAME" "openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|hdmi:hdmi\|tmds_channel:tmds_gen\[1\].tmds_channel\|Add16~2 " "Logic cell \"openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|hdmi:hdmi\|tmds_channel:tmds_gen\[1\].tmds_channel\|Add16~2\"" {  } { { "../rtl/hdl-util_hdmi/tmds_channel.sv" "Add16~2" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/tmds_channel.sv" 88 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391065109 ""} { "Info" "ISCL_SCL_CELL_NAME" "openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|hdmi:hdmi\|tmds_channel:tmds_gen\[1\].tmds_channel\|Add16~4 " "Logic cell \"openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|hdmi:hdmi\|tmds_channel:tmds_gen\[1\].tmds_channel\|Add16~4\"" {  } { { "../rtl/hdl-util_hdmi/tmds_channel.sv" "Add16~4" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/tmds_channel.sv" 88 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391065109 ""} { "Info" "ISCL_SCL_CELL_NAME" "openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|hdmi:hdmi\|tmds_channel:tmds_gen\[1\].tmds_channel\|Add16~6 " "Logic cell \"openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|hdmi:hdmi\|tmds_channel:tmds_gen\[1\].tmds_channel\|Add16~6\"" {  } { { "../rtl/hdl-util_hdmi/tmds_channel.sv" "Add16~6" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/tmds_channel.sv" 88 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391065109 ""} { "Info" "ISCL_SCL_CELL_NAME" "openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|hdmi:hdmi\|tmds_channel:tmds_gen\[0\].tmds_channel\|Add16~0 " "Logic cell \"openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|hdmi:hdmi\|tmds_channel:tmds_gen\[0\].tmds_channel\|Add16~0\"" {  } { { "../rtl/hdl-util_hdmi/tmds_channel.sv" "Add16~0" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/tmds_channel.sv" 88 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391065109 ""} { "Info" "ISCL_SCL_CELL_NAME" "openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|hdmi:hdmi\|tmds_channel:tmds_gen\[0\].tmds_channel\|Add16~2 " "Logic cell \"openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|hdmi:hdmi\|tmds_channel:tmds_gen\[0\].tmds_channel\|Add16~2\"" {  } { { "../rtl/hdl-util_hdmi/tmds_channel.sv" "Add16~2" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/tmds_channel.sv" 88 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391065109 ""} { "Info" "ISCL_SCL_CELL_NAME" "openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|hdmi:hdmi\|tmds_channel:tmds_gen\[0\].tmds_channel\|Add16~4 " "Logic cell \"openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|hdmi:hdmi\|tmds_channel:tmds_gen\[0\].tmds_channel\|Add16~4\"" {  } { { "../rtl/hdl-util_hdmi/tmds_channel.sv" "Add16~4" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/tmds_channel.sv" 88 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391065109 ""} { "Info" "ISCL_SCL_CELL_NAME" "openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|hdmi:hdmi\|tmds_channel:tmds_gen\[0\].tmds_channel\|Add16~6 " "Logic cell \"openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|hdmi:hdmi\|tmds_channel:tmds_gen\[0\].tmds_channel\|Add16~6\"" {  } { { "../rtl/hdl-util_hdmi/tmds_channel.sv" "Add16~6" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/tmds_channel.sv" 88 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391065109 ""} { "Info" "ISCL_SCL_CELL_NAME" "openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|hdmi:hdmi\|tmds_channel:tmds_gen\[2\].tmds_channel\|Add16~0 " "Logic cell \"openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|hdmi:hdmi\|tmds_channel:tmds_gen\[2\].tmds_channel\|Add16~0\"" {  } { { "../rtl/hdl-util_hdmi/tmds_channel.sv" "Add16~0" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/tmds_channel.sv" 88 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391065109 ""} { "Info" "ISCL_SCL_CELL_NAME" "openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|hdmi:hdmi\|tmds_channel:tmds_gen\[2\].tmds_channel\|Add16~2 " "Logic cell \"openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|hdmi:hdmi\|tmds_channel:tmds_gen\[2\].tmds_channel\|Add16~2\"" {  } { { "../rtl/hdl-util_hdmi/tmds_channel.sv" "Add16~2" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/tmds_channel.sv" 88 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391065109 ""} { "Info" "ISCL_SCL_CELL_NAME" "openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|hdmi:hdmi\|tmds_channel:tmds_gen\[2\].tmds_channel\|Add16~4 " "Logic cell \"openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|hdmi:hdmi\|tmds_channel:tmds_gen\[2\].tmds_channel\|Add16~4\"" {  } { { "../rtl/hdl-util_hdmi/tmds_channel.sv" "Add16~4" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/tmds_channel.sv" 88 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391065109 ""} { "Info" "ISCL_SCL_CELL_NAME" "openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|hdmi:hdmi\|tmds_channel:tmds_gen\[2\].tmds_channel\|Add16~6 " "Logic cell \"openxlr8:xb_openxlr8_inst\|xlr8_hdmi:hdmi_inst\|hdmi_demo:hdmi_inst\|hdmi:hdmi\|tmds_channel:tmds_gen\[2\].tmds_channel\|Add16~6\"" {  } { { "../rtl/hdl-util_hdmi/tmds_channel.sv" "Add16~6" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/rtl/hdl-util_hdmi/tmds_channel.sv" 88 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391065109 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1597391065109 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/output_files/sno_16MHz.map.smsg " "Generated suppressed messages file C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/output_files/sno_16MHz.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1597391065276 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1597391066015 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1597391066015 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "49 " "Optimize away 49 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_interconnect:avr_interconnect_inst\|ind_irq_ack\[23\] " "Node: \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_interconnect:avr_interconnect_inst\|ind_irq_ack\[23\]\"" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391066169 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_usart:usart_inst\|tx_en_current " "Node: \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_usart:usart_inst\|tx_en_current\"" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391066169 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|txd " "Node: \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|txd\"" {  } { { "../../../XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/quartus/sno_atmega328clone_16MHz.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1597391066169 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Analysis & Synthesis" 0 -1 1597391066169 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll16_altpll.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Build/extras/quartus/db/pll16_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../../../XLR8Core/extras/rtl/ip/pll16/pll16.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/ip/pll16/pll16.v" 110 0 0 } } { "xlr8_clocks.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_clocks.v" 193 0 0 } } { "../../../XLR8Core/extras/rtl/xlr8_alorium_top.v" "" { Text "C:/Users/pc235/Documents/Arduino/libraries/XLR8Core/extras/rtl/xlr8_alorium_top.v" 433 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1597391066264 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11596 " "Implemented 11596 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1597391066728 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1597391066728 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "60 " "Implemented 60 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1597391066728 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11437 " "Implemented 11437 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1597391066728 ""} { "Info" "ICUT_CUT_TM_RAMS" "84 " "Implemented 84 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1597391066728 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1597391066728 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1597391066728 ""} { "Info" "ICUT_CUT_TM_UFMS" "1 " "Implemented 1 User Flash Memory blocks" {  } {  } 0 21070 "Implemented %1!d! User Flash Memory blocks" 0 0 "Design Software" 0 -1 1597391066728 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1597391066728 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 135 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 135 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1597391066800 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 14 08:44:26 2020 " "Processing ended: Fri Aug 14 08:44:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1597391066800 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1597391066800 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1597391066800 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1597391066800 ""}
