// Seed: 4188212201
module module_0 (
    id_1,
    id_2
);
  inout supply1 id_2;
  input wire id_1;
  assign id_2 = -1 - -1'b0;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input wand id_2,
    input tri id_3,
    inout uwire id_4,
    input uwire id_5,
    output wor id_6,
    output logic id_7,
    input supply0 id_8
);
  id_10 :
  assert property (@(1) id_1) begin : LABEL_0
    id_7 = id_1 & 1;
  end
  module_0 modCall_1 (
      id_10,
      id_10
  );
  assign id_7 = id_2;
endmodule
