;redcode
;assert 1
	SPL 0, <-402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DAT <32, <-247
	SUB #72, @200
	SLT 721, 600
	SUB 501, <-1
	SUB 501, <-1
	SUB @121, 106
	SPL 607, @30
	SUB 7, 30
	SUB 12, @10
	SUB 1, <-1
	SUB @-121, -100
	SUB @121, 106
	SUB 12, @10
	CMP @12, @10
	SUB #72, @200
	SUB 12, @10
	SLT 721, -0
	CMP 220, 102
	DJN 721, 600
	SLT 721, -0
	SUB 12, @10
	SUB <27, 6
	SUB -207, <-120
	SUB @121, 106
	SUB 12, @10
	JMP -1, @-20
	SUB #72, @200
	SLT 721, 600
	SUB @121, 106
	CMP 12, @10
	SUB @121, 106
	SLT 721, 600
	SUB @121, 106
	MOV -1, <-20
	SUB @-121, -100
	CMP 220, 102
	MOV -1, <-20
	MOV 7, <30
	SUB <27, 6
	SUB <27, 6
	SUB <27, 6
	SUB #72, @200
	CMP 12, @10
	SUB #72, @260
	ADD <27, 6
	ADD <27, 6
