# Tiny Tapeout project information
project:
  title:        "PWM + GPIO + 7SEG Controller"
  author:       "cit"
  discord:      ""
  description:  "GPIO-controlled PWM with 7-segment output display"
  language:     "Verilog"
  clock_hz:     0        # No internal clock generation

  tiles: "1x1"

  # IMPORTANT: must start with tt_um_
  top_module:  "tt_um_riscv_top"

  # List of RTL source files (each file must be inside ./src)
  source_files:
  - tt_um_riscv_top.v
  - gpio_reg.v
  - pwm_generator.v
  - counter_to_7seg.v


# The pinout of your project. Used for dataset/website.
pinout:
  # Inputs (ui_in)
  ui[0]: "GPIO Write Data Bit 0"
  ui[1]: "GPIO Write Data Bit 1"
  ui[2]: "GPIO Write Data Bit 2"
  ui[3]: "GPIO Write Data Bit 3"
  ui[4]: "GPIO Write Data Bit 4"
  ui[5]: "GPIO Write Data Bit 5"
  ui[6]: "GPIO Write Data Bit 6"
  ui[7]: "GPIO Write Data Bit 7"

  # Outputs (uo_out)
  uo[0]: "GPIO Out Bit 0"
  uo[1]: "GPIO Out Bit 1"
  uo[2]: "GPIO Out Bit 2"
  uo[3]: "GPIO Out Bit 3"
  uo[4]: "GPIO Out Bit 4"
  uo[5]: "GPIO Out Bit 5"
  uo[6]: "GPIO Out Bit 6"
  uo[7]: "GPIO Out Bit 7"

  # Bidirectional pins (uio)
  uio[0]: "Write Enable Input"
  uio[1]: "7SEG Segment A"
  uio[2]: "7SEG Segment B"
  uio[3]: "7SEG Segment C"
  uio[4]: "7SEG Segment D"
  uio[5]: "7SEG Segment E"
  uio[6]: "7SEG Segment F"
  uio[7]: "PWM Output"

# Do not change!
yaml_version: 6
