vendor_name = ModelSim
source_file = 1, /home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/tb.sv
source_file = 1, /home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/i2c_master/timescale.sv
source_file = 1, /home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/i2c_master/lut_ov5640_rgb565_1024_768.sv
source_file = 1, /home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/i2c_master/i2c_master_top.sv
source_file = 1, /home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/i2c_master/i2c_master_defines.sv
source_file = 1, /home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/i2c_master/i2c_master_byte_ctrl.sv
source_file = 1, /home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/i2c_master/i2c_master_bit_ctrl.sv
source_file = 1, /home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/i2c_master/i2c_config.sv
source_file = 1, /home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/source/uart_tx.sv
source_file = 1, /home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/source/uart_rx.sv
source_file = 1, /home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/i2c_master/i2c_com.sv
source_file = 1, /home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/top.sv
source_file = 1, /home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/i2s_tx.sv
source_file = 1, /home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/ax_debounce.sv
source_file = 1, /home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/my_design_tb.sv
source_file = 1, /home/vincent/MySSD/JupyterProjects/AAA_projects/UnlimitedResearchCooperative/Synthetic_Intelligence_Labs/Human-Brain-Rat/Software/FPGA/AX301_BOOT_PRJ/db/top.cbx.xml
design_name = top
instance = comp, \rtc_data~output , rtc_data~output, top, 1
instance = comp, \i2c_sda~output , i2c_sda~output, top, 1
instance = comp, \i2c_scl~output , i2c_scl~output, top, 1
instance = comp, \cmos_scl~output , cmos_scl~output, top, 1
instance = comp, \cmos_sda~output , cmos_sda~output, top, 1
instance = comp, \sdram_dq[0]~output , sdram_dq[0]~output, top, 1
instance = comp, \sdram_dq[1]~output , sdram_dq[1]~output, top, 1
instance = comp, \sdram_dq[2]~output , sdram_dq[2]~output, top, 1
instance = comp, \sdram_dq[3]~output , sdram_dq[3]~output, top, 1
instance = comp, \sdram_dq[4]~output , sdram_dq[4]~output, top, 1
instance = comp, \sdram_dq[5]~output , sdram_dq[5]~output, top, 1
instance = comp, \sdram_dq[6]~output , sdram_dq[6]~output, top, 1
instance = comp, \sdram_dq[7]~output , sdram_dq[7]~output, top, 1
instance = comp, \sdram_dq[8]~output , sdram_dq[8]~output, top, 1
instance = comp, \sdram_dq[9]~output , sdram_dq[9]~output, top, 1
instance = comp, \sdram_dq[10]~output , sdram_dq[10]~output, top, 1
instance = comp, \sdram_dq[11]~output , sdram_dq[11]~output, top, 1
instance = comp, \sdram_dq[12]~output , sdram_dq[12]~output, top, 1
instance = comp, \sdram_dq[13]~output , sdram_dq[13]~output, top, 1
instance = comp, \sdram_dq[14]~output , sdram_dq[14]~output, top, 1
instance = comp, \sdram_dq[15]~output , sdram_dq[15]~output, top, 1
instance = comp, \led[0]~output , led[0]~output, top, 1
instance = comp, \led[1]~output , led[1]~output, top, 1
instance = comp, \led[2]~output , led[2]~output, top, 1
instance = comp, \led[3]~output , led[3]~output, top, 1
instance = comp, \rtc_sclk~output , rtc_sclk~output, top, 1
instance = comp, \rtc_ce~output , rtc_ce~output, top, 1
instance = comp, \uart_tx~output , uart_tx~output, top, 1
instance = comp, \seg_sel[0]~output , seg_sel[0]~output, top, 1
instance = comp, \seg_sel[1]~output , seg_sel[1]~output, top, 1
instance = comp, \seg_sel[2]~output , seg_sel[2]~output, top, 1
instance = comp, \seg_sel[3]~output , seg_sel[3]~output, top, 1
instance = comp, \seg_sel[4]~output , seg_sel[4]~output, top, 1
instance = comp, \seg_sel[5]~output , seg_sel[5]~output, top, 1
instance = comp, \seg_data[0]~output , seg_data[0]~output, top, 1
instance = comp, \seg_data[1]~output , seg_data[1]~output, top, 1
instance = comp, \seg_data[2]~output , seg_data[2]~output, top, 1
instance = comp, \seg_data[3]~output , seg_data[3]~output, top, 1
instance = comp, \seg_data[4]~output , seg_data[4]~output, top, 1
instance = comp, \seg_data[5]~output , seg_data[5]~output, top, 1
instance = comp, \seg_data[6]~output , seg_data[6]~output, top, 1
instance = comp, \seg_data[7]~output , seg_data[7]~output, top, 1
instance = comp, \buzzer~output , buzzer~output, top, 1
instance = comp, \SD_nCS~output , SD_nCS~output, top, 1
instance = comp, \SD_DCLK~output , SD_DCLK~output, top, 1
instance = comp, \SD_MOSI~output , SD_MOSI~output, top, 1
instance = comp, \cmos_xclk~output , cmos_xclk~output, top, 1
instance = comp, \cmos_rst_n~output , cmos_rst_n~output, top, 1
instance = comp, \cmos_pwdn~output , cmos_pwdn~output, top, 1
instance = comp, \sdram_clk~output , sdram_clk~output, top, 1
instance = comp, \sdram_cke~output , sdram_cke~output, top, 1
instance = comp, \sdram_cs_n~output , sdram_cs_n~output, top, 1
instance = comp, \sdram_we_n~output , sdram_we_n~output, top, 1
instance = comp, \sdram_cas_n~output , sdram_cas_n~output, top, 1
instance = comp, \sdram_ras_n~output , sdram_ras_n~output, top, 1
instance = comp, \sdram_dqm[0]~output , sdram_dqm[0]~output, top, 1
instance = comp, \sdram_dqm[1]~output , sdram_dqm[1]~output, top, 1
instance = comp, \sdram_ba[0]~output , sdram_ba[0]~output, top, 1
instance = comp, \sdram_ba[1]~output , sdram_ba[1]~output, top, 1
instance = comp, \sdram_addr[0]~output , sdram_addr[0]~output, top, 1
instance = comp, \sdram_addr[1]~output , sdram_addr[1]~output, top, 1
instance = comp, \sdram_addr[2]~output , sdram_addr[2]~output, top, 1
instance = comp, \sdram_addr[3]~output , sdram_addr[3]~output, top, 1
instance = comp, \sdram_addr[4]~output , sdram_addr[4]~output, top, 1
instance = comp, \sdram_addr[5]~output , sdram_addr[5]~output, top, 1
instance = comp, \sdram_addr[6]~output , sdram_addr[6]~output, top, 1
instance = comp, \sdram_addr[7]~output , sdram_addr[7]~output, top, 1
instance = comp, \sdram_addr[8]~output , sdram_addr[8]~output, top, 1
instance = comp, \sdram_addr[9]~output , sdram_addr[9]~output, top, 1
instance = comp, \sdram_addr[10]~output , sdram_addr[10]~output, top, 1
instance = comp, \sdram_addr[11]~output , sdram_addr[11]~output, top, 1
instance = comp, \sdram_addr[12]~output , sdram_addr[12]~output, top, 1
instance = comp, \key4~input , key4~input, top, 1
instance = comp, \SD_MISO~input , SD_MISO~input, top, 1
instance = comp, \cmos_vsync~input , cmos_vsync~input, top, 1
instance = comp, \cmos_href~input , cmos_href~input, top, 1
instance = comp, \cmos_pclk~input , cmos_pclk~input, top, 1
instance = comp, \cmos_db[0]~input , cmos_db[0]~input, top, 1
instance = comp, \cmos_db[1]~input , cmos_db[1]~input, top, 1
instance = comp, \cmos_db[2]~input , cmos_db[2]~input, top, 1
instance = comp, \cmos_db[3]~input , cmos_db[3]~input, top, 1
instance = comp, \cmos_db[4]~input , cmos_db[4]~input, top, 1
instance = comp, \cmos_db[5]~input , cmos_db[5]~input, top, 1
instance = comp, \cmos_db[6]~input , cmos_db[6]~input, top, 1
instance = comp, \cmos_db[7]~input , cmos_db[7]~input, top, 1
instance = comp, \clk~input , clk~input, top, 1
instance = comp, \rst_n~input , rst_n~input, top, 1
instance = comp, \uart_rx~input , uart_rx~input, top, 1
instance = comp, \key3~input , key3~input, top, 1
instance = comp, \key2~input , key2~input, top, 1
instance = comp, \rtc_data~input , rtc_data~input, top, 1
instance = comp, \i2c_sda~input , i2c_sda~input, top, 1
instance = comp, \i2c_scl~input , i2c_scl~input, top, 1
instance = comp, \cmos_scl~input , cmos_scl~input, top, 1
instance = comp, \cmos_sda~input , cmos_sda~input, top, 1
instance = comp, \sdram_dq[0]~input , sdram_dq[0]~input, top, 1
instance = comp, \sdram_dq[1]~input , sdram_dq[1]~input, top, 1
instance = comp, \sdram_dq[2]~input , sdram_dq[2]~input, top, 1
instance = comp, \sdram_dq[3]~input , sdram_dq[3]~input, top, 1
instance = comp, \sdram_dq[4]~input , sdram_dq[4]~input, top, 1
instance = comp, \sdram_dq[5]~input , sdram_dq[5]~input, top, 1
instance = comp, \sdram_dq[6]~input , sdram_dq[6]~input, top, 1
instance = comp, \sdram_dq[7]~input , sdram_dq[7]~input, top, 1
instance = comp, \sdram_dq[8]~input , sdram_dq[8]~input, top, 1
instance = comp, \sdram_dq[9]~input , sdram_dq[9]~input, top, 1
instance = comp, \sdram_dq[10]~input , sdram_dq[10]~input, top, 1
instance = comp, \sdram_dq[11]~input , sdram_dq[11]~input, top, 1
instance = comp, \sdram_dq[12]~input , sdram_dq[12]~input, top, 1
instance = comp, \sdram_dq[13]~input , sdram_dq[13]~input, top, 1
instance = comp, \sdram_dq[14]~input , sdram_dq[14]~input, top, 1
instance = comp, \sdram_dq[15]~input , sdram_dq[15]~input, top, 1
