;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 9/8/2016 5:12:49 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x55B90000  	21945
0x0008	0x57490000  	22345
0x000C	0x57490000  	22345
0x0010	0x57490000  	22345
0x0014	0x57490000  	22345
0x0018	0x57490000  	22345
0x001C	0x57490000  	22345
0x0020	0x57490000  	22345
0x0024	0x57490000  	22345
0x0028	0x57490000  	22345
0x002C	0x57490000  	22345
0x0030	0x57490000  	22345
0x0034	0x57490000  	22345
0x0038	0x57490000  	22345
0x003C	0x57490000  	22345
0x0040	0x57490000  	22345
0x0044	0x57490000  	22345
0x0048	0x57490000  	22345
0x004C	0x57490000  	22345
0x0050	0x57490000  	22345
0x0054	0x57490000  	22345
0x0058	0x57490000  	22345
0x005C	0x57490000  	22345
0x0060	0x57490000  	22345
0x0064	0x57490000  	22345
0x0068	0x57490000  	22345
0x006C	0x57490000  	22345
0x0070	0x57490000  	22345
0x0074	0x57490000  	22345
0x0078	0x57490000  	22345
0x007C	0x57490000  	22345
0x0080	0x57490000  	22345
0x0084	0x57490000  	22345
0x0088	0x57490000  	22345
0x008C	0x57490000  	22345
0x0090	0x57490000  	22345
0x0094	0x57490000  	22345
0x0098	0x57490000  	22345
0x009C	0x57490000  	22345
0x00A0	0x57490000  	22345
0x00A4	0x57490000  	22345
0x00A8	0x57490000  	22345
0x00AC	0x57490000  	22345
0x00B0	0x57490000  	22345
0x00B4	0x57490000  	22345
0x00B8	0x57490000  	22345
0x00BC	0x57490000  	22345
0x00C0	0x57490000  	22345
0x00C4	0x57490000  	22345
0x00C8	0x57490000  	22345
0x00CC	0x57490000  	22345
0x00D0	0x57490000  	22345
0x00D4	0x57490000  	22345
0x00D8	0x57490000  	22345
0x00DC	0x55950000  	21909
0x00E0	0x57490000  	22345
0x00E4	0x57490000  	22345
0x00E8	0x57490000  	22345
0x00EC	0x57490000  	22345
0x00F0	0x57490000  	22345
0x00F4	0x57490000  	22345
0x00F8	0x57490000  	22345
0x00FC	0x57490000  	22345
0x0100	0x57490000  	22345
0x0104	0x57490000  	22345
0x0108	0x57490000  	22345
0x010C	0x57490000  	22345
0x0110	0x57490000  	22345
0x0114	0x57490000  	22345
0x0118	0x57490000  	22345
0x011C	0x57490000  	22345
0x0120	0x57490000  	22345
0x0124	0x57490000  	22345
0x0128	0x57490000  	22345
0x012C	0x57490000  	22345
0x0130	0x57490000  	22345
0x0134	0x57490000  	22345
0x0138	0x57490000  	22345
0x013C	0x57490000  	22345
0x0140	0x57490000  	22345
0x0144	0x57490000  	22345
0x0148	0x57490000  	22345
0x014C	0x57490000  	22345
; end of ____SysVT
_main:
;TX_NODE_M4.c, 123 :: 		void main()
0x55B8	0xB081    SUB	SP, SP, #4
0x55BA	0xF000F8C9  BL	22352
0x55BE	0xF003FD19  BL	36852
0x55C2	0xF000F967  BL	22676
0x55C6	0xF003FCD5  BL	36724
;TX_NODE_M4.c, 125 :: 		system_init();
0x55CA	0xF7FFFD8D  BL	_system_init+0
;TX_NODE_M4.c, 126 :: 		display_init();
0x55CE	0xF7FFFCA3  BL	_display_init+0
;TX_NODE_M4.c, 127 :: 		lora_init( false, false, false, lora_cbk );
0x55D2	0x484B    LDR	R0, [PC, #300]
0x55D4	0x4603    MOV	R3, R0
0x55D6	0x2200    MOVS	R2, #0
0x55D8	0x2100    MOVS	R1, #0
0x55DA	0x2000    MOVS	R0, #0
0x55DC	0xF7FFFBA0  BL	_lora_init+0
;TX_NODE_M4.c, 129 :: 		lora_cmd( "sys get ver", "", tmp_txt );
0x55E0	0x4948    LDR	R1, [PC, #288]
0x55E2	0x4849    LDR	R0, [PC, #292]
0x55E4	0x4A49    LDR	R2, [PC, #292]
0x55E6	0xF7FFFE43  BL	_lora_cmd+0
;TX_NODE_M4.c, 130 :: 		TFT_Set_Font( &Tahoma15x16_Bold, CL_BLUE, FO_HORIZONTAL );
0x55EA	0x2200    MOVS	R2, #0
0x55EC	0xF240011F  MOVW	R1, #31
0x55F0	0x4847    LDR	R0, [PC, #284]
0x55F2	0xF7FFF81F  BL	_TFT_Set_Font+0
;TX_NODE_M4.c, 131 :: 		TFT_Write_Text( tmp_txt, 50, 50 );
0x55F6	0x2232    MOVS	R2, #50
0x55F8	0x2132    MOVS	R1, #50
0x55FA	0x4844    LDR	R0, [PC, #272]
0x55FC	0xF7FFF8B2  BL	_TFT_Write_Text+0
;TX_NODE_M4.c, 133 :: 		lora_cmd( "mac pause", "", tmp_txt );
0x5600	0x4944    LDR	R1, [PC, #272]
0x5602	0x4845    LDR	R0, [PC, #276]
0x5604	0x4A41    LDR	R2, [PC, #260]
0x5606	0xF7FFFE33  BL	_lora_cmd+0
;TX_NODE_M4.c, 135 :: 		LOG( tmp_txt );
0x560A	0x4840    LDR	R0, [PC, #256]
0x560C	0xF7FEFDBE  BL	_UART1_Write_Text+0
;TX_NODE_M4.c, 136 :: 		LOG( "\r\n\r\n" );
0x5610	0x4842    LDR	R0, [PC, #264]
0x5612	0xF7FEFDBB  BL	_UART1_Write_Text+0
;TX_NODE_M4.c, 139 :: 		lora_cmd( "radio set wdt", "0", tmp_txt );
0x5616	0x4942    LDR	R1, [PC, #264]
0x5618	0x4842    LDR	R0, [PC, #264]
0x561A	0x4A3C    LDR	R2, [PC, #240]
0x561C	0xF7FFFE28  BL	_lora_cmd+0
;TX_NODE_M4.c, 141 :: 		LOG( tmp_txt );
0x5620	0x483A    LDR	R0, [PC, #232]
0x5622	0xF7FEFDB3  BL	_UART1_Write_Text+0
;TX_NODE_M4.c, 142 :: 		LOG( "\r\n\r\n" );
0x5626	0x4840    LDR	R0, [PC, #256]
0x5628	0xF7FEFDB0  BL	_UART1_Write_Text+0
;TX_NODE_M4.c, 145 :: 		while( 1 )
L_main11:
;TX_NODE_M4.c, 147 :: 		lora_process();
0x562C	0xF7FEFFDC  BL	_lora_process+0
;TX_NODE_M4.c, 149 :: 		if( Button( &GPIOC_IDR, 7, 100, 1 ) )
0x5630	0x2301    MOVS	R3, #1
0x5632	0x2264    MOVS	R2, #100
0x5634	0x2107    MOVS	R1, #7
0x5636	0x483D    LDR	R0, [PC, #244]
0x5638	0xF7FFFDE4  BL	_Button+0
0x563C	0x2800    CMP	R0, #0
0x563E	0xF000805C  BEQ	L_main13
;TX_NODE_M4.c, 151 :: 		measure_temp();
0x5642	0xF7FFFCFD  BL	_measure_temp+0
;TX_NODE_M4.c, 152 :: 		TFT_Rectangle( 130, 118, 220, 148 );
0x5646	0x2394    MOVS	R3, #148
0x5648	0xB21B    SXTH	R3, R3
0x564A	0x22DC    MOVS	R2, #220
0x564C	0xB212    SXTH	R2, R2
0x564E	0x2176    MOVS	R1, #118
0x5650	0xB209    SXTH	R1, R1
0x5652	0x2082    MOVS	R0, #130
0x5654	0xB200    SXTH	R0, R0
0x5656	0xF7FFFE67  BL	_TFT_Rectangle+0
;TX_NODE_M4.c, 153 :: 		TFT_Set_Font( &HandelGothic_BT21x22_Regular, CL_GRAY, FO_HORIZONTAL );
0x565A	0x2200    MOVS	R2, #0
0x565C	0xF2484110  MOVW	R1, #33808
0x5660	0x4833    LDR	R0, [PC, #204]
0x5662	0xF7FEFFE7  BL	_TFT_Set_Font+0
;TX_NODE_M4.c, 154 :: 		TFT_Write_Text( tmp_int, 160, 117 );
0x5666	0x2275    MOVS	R2, #117
0x5668	0x21A0    MOVS	R1, #160
0x566A	0x4832    LDR	R0, [PC, #200]
0x566C	0xF7FFF87A  BL	_TFT_Write_Text+0
;TX_NODE_M4.c, 156 :: 		if( !lora_tx( tmp_txt ) )
0x5670	0x4826    LDR	R0, [PC, #152]
0x5672	0xF7FFFB1B  BL	_lora_tx+0
0x5676	0xB9B0    CBNZ	R0, L_main14
;TX_NODE_M4.c, 158 :: 		TFT_Rectangle( 10, 198, 310, 218 );
0x5678	0x23DA    MOVS	R3, #218
0x567A	0xB21B    SXTH	R3, R3
0x567C	0xF2401236  MOVW	R2, #310
0x5680	0xB212    SXTH	R2, R2
0x5682	0x21C6    MOVS	R1, #198
0x5684	0xB209    SXTH	R1, R1
0x5686	0x200A    MOVS	R0, #10
0x5688	0xB200    SXTH	R0, R0
0x568A	0xF7FFFE4D  BL	_TFT_Rectangle+0
;TX_NODE_M4.c, 159 :: 		TFT_Set_Font( &Tahoma15x16_Bold, CL_GREEN, FO_HORIZONTAL );
0x568E	0x2200    MOVS	R2, #0
0x5690	0xF2404100  MOVW	R1, #1024
0x5694	0x481E    LDR	R0, [PC, #120]
0x5696	0xF7FEFFCD  BL	_TFT_Set_Font+0
;TX_NODE_M4.c, 160 :: 		TFT_Write_Text( " TEMPERATURE SENT ", 90, 190 );
0x569A	0x4827    LDR	R0, [PC, #156]
0x569C	0x22BE    MOVS	R2, #190
0x569E	0x215A    MOVS	R1, #90
0x56A0	0xF7FFF860  BL	_TFT_Write_Text+0
;TX_NODE_M4.c, 161 :: 		}
0x56A4	0xE015    B	L_main15
L_main14:
;TX_NODE_M4.c, 164 :: 		TFT_Rectangle( 10, 198, 310, 218 );
0x56A6	0x23DA    MOVS	R3, #218
0x56A8	0xB21B    SXTH	R3, R3
0x56AA	0xF2401236  MOVW	R2, #310
0x56AE	0xB212    SXTH	R2, R2
0x56B0	0x21C6    MOVS	R1, #198
0x56B2	0xB209    SXTH	R1, R1
0x56B4	0x200A    MOVS	R0, #10
0x56B6	0xB200    SXTH	R0, R0
0x56B8	0xF7FFFE36  BL	_TFT_Rectangle+0
;TX_NODE_M4.c, 165 :: 		TFT_Set_Font( &Tahoma15x16_Bold, CL_RED, FO_HORIZONTAL );
0x56BC	0x2200    MOVS	R2, #0
0x56BE	0xF64F0100  MOVW	R1, #63488
0x56C2	0x4813    LDR	R0, [PC, #76]
0x56C4	0xF7FEFFB6  BL	_TFT_Set_Font+0
;TX_NODE_M4.c, 166 :: 		TFT_Write_Text( " LORA RADIO ERROR ", 90, 190 );
0x56C8	0x481C    LDR	R0, [PC, #112]
0x56CA	0x22BE    MOVS	R2, #190
0x56CC	0x215A    MOVS	R1, #90
0x56CE	0xF7FFF849  BL	_TFT_Write_Text+0
;TX_NODE_M4.c, 167 :: 		}
L_main15:
;TX_NODE_M4.c, 169 :: 		LOG( "  Response : " );
0x56D2	0x481B    LDR	R0, [PC, #108]
0x56D4	0xF7FEFD5A  BL	_UART1_Write_Text+0
;TX_NODE_M4.c, 170 :: 		LOG( tmp_txt );
0x56D8	0x480C    LDR	R0, [PC, #48]
0x56DA	0xF7FEFD57  BL	_UART1_Write_Text+0
;TX_NODE_M4.c, 171 :: 		LOG( "\r\n\r\n" );
0x56DE	0x4819    LDR	R0, [PC, #100]
0x56E0	0xF7FEFD54  BL	_UART1_Write_Text+0
;TX_NODE_M4.c, 172 :: 		Delay_ms( 3000 );
0x56E4	0xF24507FF  MOVW	R7, #20735
0x56E8	0xF2C02725  MOVT	R7, #549
0x56EC	0xBF00    NOP
0x56EE	0xBF00    NOP
L_main16:
0x56F0	0x1E7F    SUBS	R7, R7, #1
0x56F2	0xD1FD    BNE	L_main16
0x56F4	0xBF00    NOP
0x56F6	0xBF00    NOP
0x56F8	0xBF00    NOP
;TX_NODE_M4.c, 174 :: 		}
L_main13:
;TX_NODE_M4.c, 175 :: 		}
0x56FA	0xE797    B	L_main11
;TX_NODE_M4.c, 176 :: 		}
L_end_main:
L__main_end_loop:
0x56FC	0xE7FE    B	L__main_end_loop
0x56FE	0xBF00    NOP
0x5700	0x036D0000  	_lora_cbk+0
0x5704	0x01452000  	?lstr8_TX_NODE_M4+0
0x5708	0x01392000  	?lstr7_TX_NODE_M4+0
0x570C	0x04DC2000  	_tmp_txt+0
0x5710	0x58A80000  	_Tahoma15x16_Bold+0
0x5714	0x01502000  	?lstr10_TX_NODE_M4+0
0x5718	0x01462000  	?lstr9_TX_NODE_M4+0
0x571C	0x01512000  	?lstr11_TX_NODE_M4+0
0x5720	0x01642000  	?lstr13_TX_NODE_M4+0
0x5724	0x01562000  	?lstr12_TX_NODE_M4+0
0x5728	0x01662000  	?lstr14_TX_NODE_M4+0
0x572C	0x10084001  	GPIOC_IDR+0
0x5730	0x6C200000  	_HandelGothic_BT21x22_Regular+0
0x5734	0x050E2000  	_tmp_int+0
0x5738	0x016B2000  	?lstr15_TX_NODE_M4+0
0x573C	0x017E2000  	?lstr16_TX_NODE_M4+0
0x5740	0x01912000  	?lstr17_TX_NODE_M4+0
0x5744	0x019F2000  	?lstr18_TX_NODE_M4+0
; end of _main
___CC2DW:
;__Lib_System_105_107.c, 27 :: 		
0x5314	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 29 :: 		
L_loopDW:
;__Lib_System_105_107.c, 30 :: 		
0x5316	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_105_107.c, 31 :: 		
0x531A	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_105_107.c, 32 :: 		
0x531E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 33 :: 		
0x5322	0xD1F8    BNE	L_loopDW
;__Lib_System_105_107.c, 35 :: 		
L_end___CC2DW:
0x5324	0xB001    ADD	SP, SP, #4
0x5326	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_105_107.c, 69 :: 		
0x52D8	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 71 :: 		
0x52DA	0xF04F0900  MOV	R9, #0
;__Lib_System_105_107.c, 72 :: 		
0x52DE	0xF04F0C00  MOV	R12, #0
;__Lib_System_105_107.c, 73 :: 		
0x52E2	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_105_107.c, 74 :: 		
0x52E6	0xDC04    BGT	L_loopFZs
;__Lib_System_105_107.c, 75 :: 		
0x52E8	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_105_107.c, 76 :: 		
0x52EC	0xDB01    BLT	L_loopFZs
;__Lib_System_105_107.c, 77 :: 		
0x52EE	0x46D4    MOV	R12, R10
;__Lib_System_105_107.c, 78 :: 		
0x52F0	0x46EA    MOV	R10, SP
;__Lib_System_105_107.c, 79 :: 		
L_loopFZs:
;__Lib_System_105_107.c, 80 :: 		
0x52F2	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_105_107.c, 81 :: 		
0x52F6	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 82 :: 		
0x52FA	0xD1FA    BNE	L_loopFZs
;__Lib_System_105_107.c, 83 :: 		
0x52FC	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_105_107.c, 84 :: 		
0x5300	0xDD05    BLE	L_norep
;__Lib_System_105_107.c, 85 :: 		
0x5302	0x46E2    MOV	R10, R12
;__Lib_System_105_107.c, 86 :: 		
0x5304	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_105_107.c, 87 :: 		
0x5308	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_105_107.c, 88 :: 		
0x530C	0xE7F1    B	L_loopFZs
;__Lib_System_105_107.c, 89 :: 		
L_norep:
;__Lib_System_105_107.c, 91 :: 		
L_end___FillZeros:
0x530E	0xB001    ADD	SP, SP, #4
0x5310	0x4770    BX	LR
; end of ___FillZeros
_system_init:
;TX_NODE_M4.c, 39 :: 		void system_init( void )
0x50E8	0xB081    SUB	SP, SP, #4
0x50EA	0xF8CDE000  STR	LR, [SP, #0]
;TX_NODE_M4.c, 41 :: 		GPIO_Digital_Output( &GPIOC_BASE, _GPIO_PINMASK_2 );
0x50EE	0xF2400104  MOVW	R1, #4
0x50F2	0x483C    LDR	R0, [PC, #240]
0x50F4	0xF7FFFA26  BL	_GPIO_Digital_Output+0
;TX_NODE_M4.c, 42 :: 		GPIO_Digital_Output( &GPIOD_BASE, _GPIO_PINMASK_13 );
0x50F8	0xF2420100  MOVW	R1, #8192
0x50FC	0x483A    LDR	R0, [PC, #232]
0x50FE	0xF7FFFA21  BL	_GPIO_Digital_Output+0
;TX_NODE_M4.c, 43 :: 		GPIO_Digital_Input( &GPIOD_BASE, _GPIO_PINMASK_10 );
0x5102	0xF2404100  MOVW	R1, #1024
0x5106	0x4838    LDR	R0, [PC, #224]
0x5108	0xF7FFFA02  BL	_GPIO_Digital_Input+0
;TX_NODE_M4.c, 44 :: 		GPIO_Digital_Input( &GPIOC_BASE, _GPIO_PINMASK_7 );
0x510C	0xF2400180  MOVW	R1, #128
0x5110	0x4834    LDR	R0, [PC, #208]
0x5112	0xF7FFF9FD  BL	_GPIO_Digital_Input+0
;TX_NODE_M4.c, 45 :: 		Delay_ms( 200 );
0x5116	0xF64967FF  MOVW	R7, #40703
0x511A	0xF2C00724  MOVT	R7, #36
0x511E	0xBF00    NOP
0x5120	0xBF00    NOP
L_system_init0:
0x5122	0x1E7F    SUBS	R7, R7, #1
0x5124	0xD1FD    BNE	L_system_init0
0x5126	0xBF00    NOP
0x5128	0xBF00    NOP
0x512A	0xBF00    NOP
;TX_NODE_M4.c, 47 :: 		I2C1_Init_Advanced( 400000, &_GPIO_MODULE_I2C1_PB67 );
0x512C	0x492F    LDR	R1, [PC, #188]
0x512E	0x4830    LDR	R0, [PC, #192]
0x5130	0xF7FFF9FA  BL	_I2C1_Init_Advanced+0
;TX_NODE_M4.c, 48 :: 		Delay_ms( 200 );
0x5134	0xF64967FF  MOVW	R7, #40703
0x5138	0xF2C00724  MOVT	R7, #36
0x513C	0xBF00    NOP
0x513E	0xBF00    NOP
L_system_init2:
0x5140	0x1E7F    SUBS	R7, R7, #1
0x5142	0xD1FD    BNE	L_system_init2
0x5144	0xBF00    NOP
0x5146	0xBF00    NOP
0x5148	0xBF00    NOP
;TX_NODE_M4.c, 54 :: 		&_GPIO_MODULE_USART1_PA9_10 );
0x514A	0x482A    LDR	R0, [PC, #168]
0x514C	0xB401    PUSH	(R0)
;TX_NODE_M4.c, 53 :: 		_UART_ONE_STOPBIT,
0x514E	0xF2400300  MOVW	R3, #0
;TX_NODE_M4.c, 52 :: 		_UART_NOPARITY,
0x5152	0xF2400200  MOVW	R2, #0
;TX_NODE_M4.c, 51 :: 		UART1_Init_Advanced( 115200, _UART_8_BIT_DATA,
0x5156	0xF2400100  MOVW	R1, #0
0x515A	0xF44F30E1  MOV	R0, #115200
;TX_NODE_M4.c, 54 :: 		&_GPIO_MODULE_USART1_PA9_10 );
0x515E	0xF7FFF83D  BL	_UART1_Init_Advanced+0
0x5162	0xB001    ADD	SP, SP, #4
;TX_NODE_M4.c, 55 :: 		Delay_ms( 200 );
0x5164	0xF64967FF  MOVW	R7, #40703
0x5168	0xF2C00724  MOVT	R7, #36
0x516C	0xBF00    NOP
0x516E	0xBF00    NOP
L_system_init4:
0x5170	0x1E7F    SUBS	R7, R7, #1
0x5172	0xD1FD    BNE	L_system_init4
0x5174	0xBF00    NOP
0x5176	0xBF00    NOP
0x5178	0xBF00    NOP
;TX_NODE_M4.c, 61 :: 		&_GPIO_MODULE_USART3_PD89 );
0x517A	0x481F    LDR	R0, [PC, #124]
0x517C	0xB401    PUSH	(R0)
;TX_NODE_M4.c, 60 :: 		_UART_ONE_STOPBIT,
0x517E	0xF2400300  MOVW	R3, #0
;TX_NODE_M4.c, 59 :: 		_UART_NOPARITY,
0x5182	0xF2400200  MOVW	R2, #0
;TX_NODE_M4.c, 58 :: 		UART3_Init_Advanced( 57600, _UART_8_BIT_DATA,
0x5186	0xF2400100  MOVW	R1, #0
0x518A	0xF24E1000  MOVW	R0, #57600
;TX_NODE_M4.c, 61 :: 		&_GPIO_MODULE_USART3_PD89 );
0x518E	0xF7FEFF9F  BL	_UART3_Init_Advanced+0
0x5192	0xB001    ADD	SP, SP, #4
;TX_NODE_M4.c, 62 :: 		Delay_ms( 200 );
0x5194	0xF64967FF  MOVW	R7, #40703
0x5198	0xF2C00724  MOVT	R7, #36
0x519C	0xBF00    NOP
0x519E	0xBF00    NOP
L_system_init6:
0x51A0	0x1E7F    SUBS	R7, R7, #1
0x51A2	0xD1FD    BNE	L_system_init6
0x51A4	0xBF00    NOP
0x51A6	0xBF00    NOP
0x51A8	0xBF00    NOP
;TX_NODE_M4.c, 64 :: 		RXNEIE_USART3_CR1_bit = 1;
0x51AA	0x2101    MOVS	R1, #1
0x51AC	0xB249    SXTB	R1, R1
0x51AE	0x4813    LDR	R0, [PC, #76]
0x51B0	0x6001    STR	R1, [R0, #0]
;TX_NODE_M4.c, 65 :: 		NVIC_IntEnable( IVT_INT_USART3 );
0x51B2	0xF2400037  MOVW	R0, #55
0x51B6	0xF7FFF9D3  BL	_NVIC_IntEnable+0
;TX_NODE_M4.c, 66 :: 		EnableInterrupts();
0x51BA	0xF7FFFA0D  BL	_EnableInterrupts+0
;TX_NODE_M4.c, 67 :: 		Delay_ms( 500 );
0x51BE	0xF648577F  MOVW	R7, #36223
0x51C2	0xF2C0075B  MOVT	R7, #91
0x51C6	0xBF00    NOP
0x51C8	0xBF00    NOP
L_system_init8:
0x51CA	0x1E7F    SUBS	R7, R7, #1
0x51CC	0xD1FD    BNE	L_system_init8
0x51CE	0xBF00    NOP
0x51D0	0xBF00    NOP
0x51D2	0xBF00    NOP
;TX_NODE_M4.c, 70 :: 		LOG( "< Initialization done >\r\n" );
0x51D4	0x480A    LDR	R0, [PC, #40]
0x51D6	0xF7FEFFD9  BL	_UART1_Write_Text+0
;TX_NODE_M4.c, 72 :: 		}
L_end_system_init:
0x51DA	0xF8DDE000  LDR	LR, [SP, #0]
0x51DE	0xB001    ADD	SP, SP, #4
0x51E0	0x4770    BX	LR
0x51E2	0xBF00    NOP
0x51E4	0x10004001  	GPIOC_BASE+0
0x51E8	0x14004001  	GPIOD_BASE+0
0x51EC	0x8D700000  	__GPIO_MODULE_I2C1_PB67+0
0x51F0	0x1A800006  	#400000
0x51F4	0x8DDC0000  	__GPIO_MODULE_USART1_PA9_10+0
0x51F8	0x8D040000  	__GPIO_MODULE_USART3_PD89+0
0x51FC	0x01944209  	RXNEIE_USART3_CR1_bit+0
0x5200	0x011F2000  	?lstr1_TX_NODE_M4+0
; end of _system_init
_NVIC_IntEnable:
;__Lib_System_105_107.c, 155 :: 		
; ivt start address is: 0 (R0)
0x4560	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_105_107.c, 167 :: 		
0x4562	0x2804    CMP	R0, #4
0x4564	0xD106    BNE	L_NVIC_IntEnable6
; ivt end address is: 0 (R0)
;__Lib_System_105_107.c, 172 :: 		
0x4566	0x4919    LDR	R1, [PC, #100]
0x4568	0x6809    LDR	R1, [R1, #0]
0x456A	0xF4413280  ORR	R2, R1, #65536
0x456E	0x4917    LDR	R1, [PC, #92]
0x4570	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 173 :: 		
0x4572	0xE028    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
;__Lib_System_105_107.c, 174 :: 		
; ivt start address is: 0 (R0)
0x4574	0x2805    CMP	R0, #5
0x4576	0xD106    BNE	L_NVIC_IntEnable8
; ivt end address is: 0 (R0)
;__Lib_System_105_107.c, 179 :: 		
0x4578	0x4914    LDR	R1, [PC, #80]
0x457A	0x6809    LDR	R1, [R1, #0]
0x457C	0xF4413200  ORR	R2, R1, #131072
0x4580	0x4912    LDR	R1, [PC, #72]
0x4582	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 180 :: 		
0x4584	0xE01F    B	L_NVIC_IntEnable9
L_NVIC_IntEnable8:
;__Lib_System_105_107.c, 181 :: 		
; ivt start address is: 0 (R0)
0x4586	0x2806    CMP	R0, #6
0x4588	0xD106    BNE	L_NVIC_IntEnable10
; ivt end address is: 0 (R0)
;__Lib_System_105_107.c, 186 :: 		
0x458A	0x4910    LDR	R1, [PC, #64]
0x458C	0x6809    LDR	R1, [R1, #0]
0x458E	0xF4412280  ORR	R2, R1, #262144
0x4592	0x490E    LDR	R1, [PC, #56]
0x4594	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 187 :: 		
0x4596	0xE016    B	L_NVIC_IntEnable11
L_NVIC_IntEnable10:
;__Lib_System_105_107.c, 188 :: 		
; ivt start address is: 0 (R0)
0x4598	0x280F    CMP	R0, #15
0x459A	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System_105_107.c, 193 :: 		
0x459C	0x490C    LDR	R1, [PC, #48]
0x459E	0x6809    LDR	R1, [R1, #0]
0x45A0	0xF0410202  ORR	R2, R1, #2
0x45A4	0x490A    LDR	R1, [PC, #40]
0x45A6	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 194 :: 		
0x45A8	0xE00D    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System_105_107.c, 195 :: 		
; ivt start address is: 0 (R0)
0x45AA	0x2810    CMP	R0, #16
0x45AC	0xD30B    BCC	L_NVIC_IntEnable14
;__Lib_System_105_107.c, 200 :: 		
0x45AE	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x45B2	0x0961    LSRS	R1, R4, #5
0x45B4	0x008A    LSLS	R2, R1, #2
0x45B6	0x4907    LDR	R1, [PC, #28]
0x45B8	0x188B    ADDS	R3, R1, R2
;__Lib_System_105_107.c, 201 :: 		
0x45BA	0xF004021F  AND	R2, R4, #31
0x45BE	0xF04F0101  MOV	R1, #1
0x45C2	0x4091    LSLS	R1, R2
0x45C4	0x6019    STR	R1, [R3, #0]
;__Lib_System_105_107.c, 202 :: 		
L_NVIC_IntEnable14:
L_NVIC_IntEnable13:
L_NVIC_IntEnable11:
L_NVIC_IntEnable9:
L_NVIC_IntEnable7:
;__Lib_System_105_107.c, 203 :: 		
L_end_NVIC_IntEnable:
0x45C6	0xB001    ADD	SP, SP, #4
0x45C8	0x4770    BX	LR
0x45CA	0xBF00    NOP
0x45CC	0xED24E000  	SCB_SHCRS+0
0x45D0	0xE010E000  	STK_CTRL+0
0x45D4	0xE100E000  	NVIC_ISER0+0
; end of _NVIC_IntEnable
_EnableInterrupts:
;__Lib_System_105_107.c, 106 :: 		
0x45D8	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 109 :: 		
0x45DA	0xF3EF8C10  MRS	R12, #16
0x45DE	0x4660    MOV	R0, R12
; result start address is: 0 (R0)
;__Lib_System_105_107.c, 110 :: 		
0x45E0	0xB662    CPSIE	i
;__Lib_System_105_107.c, 112 :: 		
; result end address is: 0 (R0)
;__Lib_System_105_107.c, 113 :: 		
L_end_EnableInterrupts:
0x45E2	0xB001    ADD	SP, SP, #4
0x45E4	0x4770    BX	LR
; end of _EnableInterrupts
_GPIO_Digital_Output:
;__Lib_GPIO_32F10x.c, 365 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x4544	0xB081    SUB	SP, SP, #4
0x4546	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 366 :: 		
0x454A	0x4A04    LDR	R2, [PC, #16]
0x454C	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x454E	0xF7FFF9D3  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 367 :: 		
L_end_GPIO_Digital_Output:
0x4552	0xF8DDE000  LDR	LR, [SP, #0]
0x4556	0xB001    ADD	SP, SP, #4
0x4558	0x4770    BX	LR
0x455A	0xBF00    NOP
0x455C	0x00140008  	#524308
; end of _GPIO_Digital_Output
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x38F8	0xB081    SUB	SP, SP, #4
0x38FA	0xF8CDE000  STR	LR, [SP, #0]
0x38FE	0xB28C    UXTH	R4, R1
0x3900	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x3902	0x4B77    LDR	R3, [PC, #476]
0x3904	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x3908	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x390A	0x4618    MOV	R0, R3
0x390C	0xF7FDF824  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x3910	0xF1B40FFF  CMP	R4, #255
0x3914	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x3916	0x4B73    LDR	R3, [PC, #460]
0x3918	0x429D    CMP	R5, R3
0x391A	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x391C	0xF04F3333  MOV	R3, #858993459
0x3920	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x3922	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x3924	0x2D42    CMP	R5, #66
0x3926	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x3928	0xF04F3344  MOV	R3, #1145324612
0x392C	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x392E	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x3930	0xF64F73FF  MOVW	R3, #65535
0x3934	0x429C    CMP	R4, R3
0x3936	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x3938	0x4B6A    LDR	R3, [PC, #424]
0x393A	0x429D    CMP	R5, R3
0x393C	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x393E	0xF04F3333  MOV	R3, #858993459
0x3942	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x3944	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x3946	0xF04F3333  MOV	R3, #858993459
0x394A	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x394C	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x394E	0x2D42    CMP	R5, #66
0x3950	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x3952	0xF04F3344  MOV	R3, #1145324612
0x3956	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x3958	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x395A	0xF04F3344  MOV	R3, #1145324612
0x395E	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x3960	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x3962	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x3964	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x3966	0xF0050301  AND	R3, R5, #1
0x396A	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x396C	0x2100    MOVS	R1, #0
0x396E	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x3970	0xF0050302  AND	R3, R5, #2
0x3974	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x3976	0xF40573C0  AND	R3, R5, #384
0x397A	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x397C	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x397E	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x3980	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x3982	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x3984	0xF0050304  AND	R3, R5, #4
0x3988	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x398A	0xF0050320  AND	R3, R5, #32
0x398E	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x3990	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x3992	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x3994	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x3996	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x3998	0xF0050308  AND	R3, R5, #8
0x399C	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x399E	0xF0050320  AND	R3, R5, #32
0x39A2	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x39A4	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x39A6	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x39A8	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x39AA	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x39AC	0x4B4E    LDR	R3, [PC, #312]
0x39AE	0xEA050303  AND	R3, R5, R3, LSL #0
0x39B2	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x39B4	0x2003    MOVS	R0, #3
0x39B6	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x39B8	0xF4057300  AND	R3, R5, #512
0x39BC	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x39BE	0x2002    MOVS	R0, #2
0x39C0	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x39C2	0xF4056380  AND	R3, R5, #1024
0x39C6	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x39C8	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x39CA	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x39CC	0xF005030C  AND	R3, R5, #12
0x39D0	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x39D2	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x39D4	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x39D6	0xF00403FF  AND	R3, R4, #255
0x39DA	0xB29B    UXTH	R3, R3
0x39DC	0x2B00    CMP	R3, #0
0x39DE	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x39E0	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x39E2	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x39E4	0xFA1FF884  UXTH	R8, R4
0x39E8	0x4632    MOV	R2, R6
0x39EA	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x39EC	0x2808    CMP	R0, #8
0x39EE	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x39F0	0xF04F0301  MOV	R3, #1
0x39F4	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x39F8	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x39FC	0x42A3    CMP	R3, R4
0x39FE	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x3A00	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x3A02	0xF04F030F  MOV	R3, #15
0x3A06	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x3A08	0x43DB    MVN	R3, R3
0x3A0A	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x3A0E	0xFA01F305  LSL	R3, R1, R5
0x3A12	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x3A16	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x3A18	0xF4067381  AND	R3, R6, #258
0x3A1C	0xF5B37F81  CMP	R3, #258
0x3A20	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x3A22	0xF2020414  ADDW	R4, R2, #20
0x3A26	0xF04F0301  MOV	R3, #1
0x3A2A	0x4083    LSLS	R3, R0
0x3A2C	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x3A2E	0xF0060382  AND	R3, R6, #130
0x3A32	0x2B82    CMP	R3, #130
0x3A34	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x3A36	0xF2020410  ADDW	R4, R2, #16
0x3A3A	0xF04F0301  MOV	R3, #1
0x3A3E	0x4083    LSLS	R3, R0
0x3A40	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x3A42	0x462F    MOV	R7, R5
0x3A44	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x3A46	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x3A48	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x3A4A	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x3A4C	0xFA1FF088  UXTH	R0, R8
0x3A50	0x460F    MOV	R7, R1
0x3A52	0x4631    MOV	R1, R6
0x3A54	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x3A56	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x3A58	0x460F    MOV	R7, R1
0x3A5A	0x4629    MOV	R1, R5
0x3A5C	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x3A5E	0xF1B00FFF  CMP	R0, #255
0x3A62	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x3A64	0x1D33    ADDS	R3, R6, #4
0x3A66	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x3A6A	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x3A6C	0x2A08    CMP	R2, #8
0x3A6E	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x3A70	0xF2020408  ADDW	R4, R2, #8
0x3A74	0xF04F0301  MOV	R3, #1
0x3A78	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x3A7C	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x3A80	0x42A3    CMP	R3, R4
0x3A82	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x3A84	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x3A86	0xF04F030F  MOV	R3, #15
0x3A8A	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x3A8C	0x43DB    MVN	R3, R3
0x3A8E	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x3A92	0xFA07F305  LSL	R3, R7, R5
0x3A96	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x3A9A	0xF4017381  AND	R3, R1, #258
0x3A9E	0xF5B37F81  CMP	R3, #258
0x3AA2	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x3AA4	0xF2060514  ADDW	R5, R6, #20
0x3AA8	0xF2020408  ADDW	R4, R2, #8
0x3AAC	0xF04F0301  MOV	R3, #1
0x3AB0	0x40A3    LSLS	R3, R4
0x3AB2	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x3AB4	0xF0010382  AND	R3, R1, #130
0x3AB8	0x2B82    CMP	R3, #130
0x3ABA	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x3ABC	0xF2060510  ADDW	R5, R6, #16
0x3AC0	0xF2020408  ADDW	R4, R2, #8
0x3AC4	0xF04F0301  MOV	R3, #1
0x3AC8	0x40A3    LSLS	R3, R4
0x3ACA	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x3ACC	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x3ACE	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x3AD0	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x3AD2	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x3AD4	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x3AD8	0xF8DDE000  LDR	LR, [SP, #0]
0x3ADC	0xB001    ADD	SP, SP, #4
0x3ADE	0x4770    BX	LR
0x3AE0	0xFC00FFFF  	#-1024
0x3AE4	0x00140008  	#524308
0x3AE8	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x0958	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x095A	0x4919    LDR	R1, [PC, #100]
0x095C	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0960	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x0962	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x0964	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x0966	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0968	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x096A	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x096C	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x096E	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0970	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x0972	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x0974	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x0976	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0978	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x097A	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x097C	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x097E	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x0982	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x0984	0x490F    LDR	R1, [PC, #60]
0x0986	0x4288    CMP	R0, R1
0x0988	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x098A	0x490F    LDR	R1, [PC, #60]
0x098C	0x4288    CMP	R0, R1
0x098E	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x0990	0x490E    LDR	R1, [PC, #56]
0x0992	0x4288    CMP	R0, R1
0x0994	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x0996	0x490E    LDR	R1, [PC, #56]
0x0998	0x4288    CMP	R0, R1
0x099A	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x099C	0x490D    LDR	R1, [PC, #52]
0x099E	0x4288    CMP	R0, R1
0x09A0	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x09A2	0x490D    LDR	R1, [PC, #52]
0x09A4	0x4288    CMP	R0, R1
0x09A6	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x09A8	0x490C    LDR	R1, [PC, #48]
0x09AA	0x4288    CMP	R0, R1
0x09AC	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x09AE	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x09B0	0x490B    LDR	R1, [PC, #44]
0x09B2	0x6809    LDR	R1, [R1, #0]
0x09B4	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x09B8	0x4909    LDR	R1, [PC, #36]
0x09BA	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x09BC	0xB001    ADD	SP, SP, #4
0x09BE	0x4770    BX	LR
0x09C0	0xFC00FFFF  	#-1024
0x09C4	0x08004001  	#1073809408
0x09C8	0x0C004001  	#1073810432
0x09CC	0x10004001  	#1073811456
0x09D0	0x14004001  	#1073812480
0x09D4	0x18004001  	#1073813504
0x09D8	0x1C004001  	#1073814528
0x09DC	0x20004001  	#1073815552
0x09E0	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_GPIO_Digital_Input:
;__Lib_GPIO_32F10x.c, 369 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x4510	0xB081    SUB	SP, SP, #4
0x4512	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 370 :: 		
0x4516	0xF04F0242  MOV	R2, #66
0x451A	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x451C	0xF7FFF9EC  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 371 :: 		
L_end_GPIO_Digital_Input:
0x4520	0xF8DDE000  LDR	LR, [SP, #0]
0x4524	0xB001    ADD	SP, SP, #4
0x4526	0x4770    BX	LR
; end of _GPIO_Digital_Input
_I2C1_Init_Advanced:
;__Lib_I2C_12.c, 308 :: 		
; module start address is: 4 (R1)
; I2C_ClockSpeed start address is: 0 (R0)
0x4528	0xB081    SUB	SP, SP, #4
0x452A	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; I2C_ClockSpeed end address is: 0 (R0)
; I2C_ClockSpeed start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_I2C_12.c, 309 :: 		
0x452E	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x4530	0x4601    MOV	R1, R0
; I2C_ClockSpeed end address is: 0 (R0)
0x4532	0x4803    LDR	R0, [PC, #12]
0x4534	0xF7FEFE02  BL	_I2Cx_Init_Advanced+0
;__Lib_I2C_12.c, 310 :: 		
L_end_I2C1_Init_Advanced:
0x4538	0xF8DDE000  LDR	LR, [SP, #0]
0x453C	0xB001    ADD	SP, SP, #4
0x453E	0x4770    BX	LR
0x4540	0x54004000  	I2C1_CR1+0
; end of _I2C1_Init_Advanced
_I2Cx_Init_Advanced:
;__Lib_I2C_12.c, 357 :: 		
; module start address is: 8 (R2)
; I2C_ClockSpeed start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x313C	0xB088    SUB	SP, SP, #32
0x313E	0xF8CDE000  STR	LR, [SP, #0]
0x3142	0x460E    MOV	R6, R1
; module end address is: 8 (R2)
; I2C_ClockSpeed end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; I2C_ClockSpeed start address is: 24 (R6)
; module start address is: 8 (R2)
;__Lib_I2C_12.c, 359 :: 		
;__Lib_I2C_12.c, 366 :: 		
0x3144	0x4B55    LDR	R3, [PC, #340]
0x3146	0x4298    CMP	R0, R3
0x3148	0xD10D    BNE	L_I2Cx_Init_Advanced61
;__Lib_I2C_12.c, 367 :: 		
0x314A	0x2401    MOVS	R4, #1
0x314C	0xB264    SXTB	R4, R4
0x314E	0x4B54    LDR	R3, [PC, #336]
0x3150	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 368 :: 		
0x3152	0x4C54    LDR	R4, [PC, #336]
0x3154	0x4B54    LDR	R3, [PC, #336]
0x3156	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 369 :: 		
0x3158	0x4C54    LDR	R4, [PC, #336]
0x315A	0x4B55    LDR	R3, [PC, #340]
0x315C	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 370 :: 		
0x315E	0x4C55    LDR	R4, [PC, #340]
0x3160	0x4B55    LDR	R3, [PC, #340]
0x3162	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 371 :: 		
0x3164	0xE00F    B	L_I2Cx_Init_Advanced62
L_I2Cx_Init_Advanced61:
;__Lib_I2C_12.c, 372 :: 		
0x3166	0x4B55    LDR	R3, [PC, #340]
0x3168	0x4298    CMP	R0, R3
0x316A	0xD10C    BNE	L_I2Cx_Init_Advanced63
;__Lib_I2C_12.c, 373 :: 		
0x316C	0x2401    MOVS	R4, #1
0x316E	0xB264    SXTB	R4, R4
0x3170	0x4B53    LDR	R3, [PC, #332]
0x3172	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 374 :: 		
0x3174	0x4C53    LDR	R4, [PC, #332]
0x3176	0x4B4C    LDR	R3, [PC, #304]
0x3178	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 375 :: 		
0x317A	0x4C53    LDR	R4, [PC, #332]
0x317C	0x4B4C    LDR	R3, [PC, #304]
0x317E	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 376 :: 		
0x3180	0x4C52    LDR	R4, [PC, #328]
0x3182	0x4B4D    LDR	R3, [PC, #308]
0x3184	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 377 :: 		
L_I2Cx_Init_Advanced63:
L_I2Cx_Init_Advanced62:
;__Lib_I2C_12.c, 378 :: 		
0x3186	0x9601    STR	R6, [SP, #4]
; module end address is: 8 (R2)
0x3188	0x9002    STR	R0, [SP, #8]
0x318A	0x4610    MOV	R0, R2
0x318C	0xF7FDFB08  BL	_GPIO_Alternate_Function_Enable+0
0x3190	0x9802    LDR	R0, [SP, #8]
0x3192	0x9E01    LDR	R6, [SP, #4]
;__Lib_I2C_12.c, 383 :: 		
0x3194	0x1D03    ADDS	R3, R0, #4
0x3196	0x681B    LDR	R3, [R3, #0]
;__Lib_I2C_12.c, 385 :: 		
0x3198	0xB29C    UXTH	R4, R3
0x319A	0xF06F033F  MVN	R3, #63
0x319E	0xEA040303  AND	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x31A2	0xB29D    UXTH	R5, R3
;__Lib_I2C_12.c, 387 :: 		
0x31A4	0xAB03    ADD	R3, SP, #12
0x31A6	0x9001    STR	R0, [SP, #4]
0x31A8	0x4618    MOV	R0, R3
0x31AA	0xF7FDFB81  BL	_RCC_GetClocksFrequency+0
0x31AE	0x9801    LDR	R0, [SP, #4]
;__Lib_I2C_12.c, 388 :: 		
; pclk1 start address is: 28 (R7)
0x31B0	0x9F05    LDR	R7, [SP, #20]
;__Lib_I2C_12.c, 390 :: 		
0x31B2	0x9C05    LDR	R4, [SP, #20]
0x31B4	0x4B46    LDR	R3, [PC, #280]
0x31B6	0xFBB4F3F3  UDIV	R3, R4, R3
; freqrange start address is: 4 (R1)
0x31BA	0xB299    UXTH	R1, R3
;__Lib_I2C_12.c, 391 :: 		
0x31BC	0xB29B    UXTH	R3, R3
0x31BE	0xEA450403  ORR	R4, R5, R3, LSL #0
0x31C2	0xB2A4    UXTH	R4, R4
; tmpreg end address is: 20 (R5)
;__Lib_I2C_12.c, 393 :: 		
0x31C4	0x1D03    ADDS	R3, R0, #4
0x31C6	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 397 :: 		
0x31C8	0x2400    MOVS	R4, #0
0x31CA	0x6803    LDR	R3, [R0, #0]
0x31CC	0xF3640300  BFI	R3, R4, #0, #1
0x31D0	0x6003    STR	R3, [R0, #0]
;__Lib_I2C_12.c, 400 :: 		
; tmpreg start address is: 8 (R2)
0x31D2	0x2200    MOVS	R2, #0
;__Lib_I2C_12.c, 403 :: 		
0x31D4	0x4B3F    LDR	R3, [PC, #252]
0x31D6	0x429E    CMP	R6, R3
0x31D8	0xD812    BHI	L_I2Cx_Init_Advanced64
;__Lib_I2C_12.c, 406 :: 		
0x31DA	0x0073    LSLS	R3, R6, #1
; I2C_ClockSpeed end address is: 24 (R6)
0x31DC	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x31E0	0xB2A4    UXTH	R4, R4
;__Lib_I2C_12.c, 408 :: 		
0x31E2	0x2C04    CMP	R4, #4
0x31E4	0xD202    BCS	L__I2Cx_Init_Advanced70
; result end address is: 16 (R4)
;__Lib_I2C_12.c, 411 :: 		
; result start address is: 12 (R3)
0x31E6	0x2304    MOVS	R3, #4
; result end address is: 12 (R3)
0x31E8	0x461C    MOV	R4, R3
;__Lib_I2C_12.c, 412 :: 		
0x31EA	0xE7FF    B	L_I2Cx_Init_Advanced65
L__I2Cx_Init_Advanced70:
;__Lib_I2C_12.c, 408 :: 		
;__Lib_I2C_12.c, 412 :: 		
L_I2Cx_Init_Advanced65:
;__Lib_I2C_12.c, 414 :: 		
; result start address is: 16 (R4)
0x31EC	0xEA420304  ORR	R3, R2, R4, LSL #0
; result end address is: 16 (R4)
0x31F0	0xB29A    UXTH	R2, R3
;__Lib_I2C_12.c, 416 :: 		
0x31F2	0xF2000420  ADDW	R4, R0, #32
0x31F6	0x1C4B    ADDS	R3, R1, #1
0x31F8	0xB29B    UXTH	R3, R3
; freqrange end address is: 4 (R1)
0x31FA	0x6023    STR	R3, [R4, #0]
;__Lib_I2C_12.c, 417 :: 		
0x31FC	0xB291    UXTH	R1, R2
0x31FE	0xE03F    B	L_I2Cx_Init_Advanced66
L_I2Cx_Init_Advanced64:
;__Lib_I2C_12.c, 422 :: 		
; freqrange start address is: 4 (R1)
; pclk1 start address is: 28 (R7)
; I2C_ClockSpeed start address is: 24 (R6)
0x3200	0x2303    MOVS	R3, #3
0x3202	0xFB06F403  MUL	R4, R6, R3
0x3206	0xFBB7F3F4  UDIV	R3, R7, R4
; result start address is: 32 (R8)
0x320A	0xFA1FF883  UXTH	R8, R3
;__Lib_I2C_12.c, 425 :: 		
0x320E	0x2319    MOVS	R3, #25
0x3210	0xFB06F503  MUL	R5, R6, R3
0x3214	0xFBB7F3F5  UDIV	R3, R7, R5
; result25 start address is: 36 (R9)
0x3218	0xFA1FF983  UXTH	R9, R3
;__Lib_I2C_12.c, 427 :: 		
0x321C	0xFB08F404  MUL	R4, R8, R4
; result end address is: 32 (R8)
;__Lib_I2C_12.c, 429 :: 		
0x3220	0xFB09F305  MUL	R3, R9, R5
; result25 end address is: 36 (R9)
;__Lib_I2C_12.c, 431 :: 		
0x3224	0x1B3C    SUB	R4, R7, R4
0x3226	0x1AFB    SUB	R3, R7, R3
0x3228	0x429C    CMP	R4, R3
0x322A	0xD205    BCS	L_I2Cx_Init_Advanced67
;__Lib_I2C_12.c, 432 :: 		
0x322C	0x2303    MOVS	R3, #3
0x322E	0x4373    MULS	R3, R6, R3
; I2C_ClockSpeed end address is: 24 (R6)
0x3230	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x3234	0xB2A4    UXTH	R4, R4
;__Lib_I2C_12.c, 433 :: 		
; result end address is: 16 (R4)
0x3236	0xE006    B	L_I2Cx_Init_Advanced68
L_I2Cx_Init_Advanced67:
;__Lib_I2C_12.c, 435 :: 		
; pclk1 start address is: 28 (R7)
; I2C_ClockSpeed start address is: 24 (R6)
0x3238	0x2319    MOVS	R3, #25
0x323A	0x4373    MULS	R3, R6, R3
; I2C_ClockSpeed end address is: 24 (R6)
0x323C	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x3240	0xB2A4    UXTH	R4, R4
;__Lib_I2C_12.c, 436 :: 		
0x3242	0xF4444480  ORR	R4, R4, #16384
; result end address is: 16 (R4)
;__Lib_I2C_12.c, 437 :: 		
L_I2Cx_Init_Advanced68:
;__Lib_I2C_12.c, 440 :: 		
; result start address is: 16 (R4)
0x3246	0xF64073FF  MOVW	R3, #4095
0x324A	0xEA040303  AND	R3, R4, R3, LSL #0
0x324E	0xB913    CBNZ	R3, L__I2Cx_Init_Advanced71
;__Lib_I2C_12.c, 443 :: 		
0x3250	0xF0440401  ORR	R4, R4, #1
; result end address is: 16 (R4)
;__Lib_I2C_12.c, 444 :: 		
0x3254	0xE7FF    B	L_I2Cx_Init_Advanced69
L__I2Cx_Init_Advanced71:
;__Lib_I2C_12.c, 440 :: 		
;__Lib_I2C_12.c, 444 :: 		
L_I2Cx_Init_Advanced69:
;__Lib_I2C_12.c, 446 :: 		
; result start address is: 16 (R4)
0x3256	0xF4444300  ORR	R3, R4, #32768
; result end address is: 16 (R4)
0x325A	0xB29B    UXTH	R3, R3
0x325C	0x431A    ORRS	R2, R3
0x325E	0xB292    UXTH	R2, R2
;__Lib_I2C_12.c, 448 :: 		
0x3260	0xF2000520  ADDW	R5, R0, #32
0x3264	0xF240132C  MOVW	R3, #300
0x3268	0xFB01F403  MUL	R4, R1, R3
0x326C	0xB2A4    UXTH	R4, R4
; freqrange end address is: 4 (R1)
0x326E	0xF24033E8  MOVW	R3, #1000
0x3272	0xFBB4F3F3  UDIV	R3, R4, R3
0x3276	0xB29B    UXTH	R3, R3
0x3278	0x1C5B    ADDS	R3, R3, #1
0x327A	0xB29B    UXTH	R3, R3
0x327C	0x602B    STR	R3, [R5, #0]
; tmpreg end address is: 8 (R2)
0x327E	0xB291    UXTH	R1, R2
;__Lib_I2C_12.c, 449 :: 		
L_I2Cx_Init_Advanced66:
;__Lib_I2C_12.c, 451 :: 		
; tmpreg start address is: 4 (R1)
0x3280	0xF200031C  ADDW	R3, R0, #28
0x3284	0x6019    STR	R1, [R3, #0]
; tmpreg end address is: 4 (R1)
;__Lib_I2C_12.c, 453 :: 		
0x3286	0x2300    MOVS	R3, #0
0x3288	0x6003    STR	R3, [R0, #0]
;__Lib_I2C_12.c, 454 :: 		
0x328A	0x2401    MOVS	R4, #1
0x328C	0x6803    LDR	R3, [R0, #0]
0x328E	0xF3640300  BFI	R3, R4, #0, #1
0x3292	0x6003    STR	R3, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_12.c, 455 :: 		
L_end_I2Cx_Init_Advanced:
0x3294	0xF8DDE000  LDR	LR, [SP, #0]
0x3298	0xB008    ADD	SP, SP, #32
0x329A	0x4770    BX	LR
0x329C	0x54004000  	I2C1_CR1+0
0x32A0	0x03D44242  	RCC_APB1ENR+0
0x32A4	0x4BDD0000  	_I2C1_Start+0
0x32A8	0x05442000  	_I2C_Start_Ptr+0
0x32AC	0x4AF90000  	_I2C1_Read+0
0x32B0	0x05482000  	_I2C_Read_Ptr+0
0x32B4	0x4BF50000  	_I2C1_Write+0
0x32B8	0x054C2000  	_I2C_Write_Ptr+0
0x32BC	0x58004000  	I2C2_CR1+0
0x32C0	0x03D84242  	RCC_APB1ENR+0
0x32C4	0xFFFFFFFF  	_I2C2_Start+0
0x32C8	0xFFFFFFFF  	_I2C2_Read+0
0x32CC	0xFFFFFFFF  	_I2C2_Write+0
0x32D0	0x4240000F  	#1000000
0x32D4	0x86A00001  	#100000
; end of _I2Cx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_105_107.c, 443 :: 		
; RCC_Clocks start address is: 0 (R0)
0x08B0	0xB082    SUB	SP, SP, #8
0x08B2	0xF8CDE000  STR	LR, [SP, #0]
0x08B6	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_105_107.c, 446 :: 		
0x08B8	0x4619    MOV	R1, R3
0x08BA	0x9101    STR	R1, [SP, #4]
0x08BC	0xF7FFFC48  BL	_Get_Fosc_kHz+0
0x08C0	0xF24031E8  MOVW	R1, #1000
0x08C4	0xFB00F201  MUL	R2, R0, R1
0x08C8	0x9901    LDR	R1, [SP, #4]
0x08CA	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 449 :: 		
0x08CC	0x491F    LDR	R1, [PC, #124]
0x08CE	0x7809    LDRB	R1, [R1, #0]
0x08D0	0xF3C11103  UBFX	R1, R1, #4, #4
; tmp start address is: 0 (R0)
0x08D4	0xB2C8    UXTB	R0, R1
;__Lib_System_105_107.c, 450 :: 		
0x08D6	0x491E    LDR	R1, [PC, #120]
0x08D8	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x08DA	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x08DC	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 452 :: 		
0x08DE	0x1D1A    ADDS	R2, R3, #4
0x08E0	0x6819    LDR	R1, [R3, #0]
0x08E2	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x08E4	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 454 :: 		
0x08E6	0x4919    LDR	R1, [PC, #100]
0x08E8	0x8809    LDRH	R1, [R1, #0]
0x08EA	0xF3C12102  UBFX	R1, R1, #8, #3
; tmp start address is: 0 (R0)
0x08EE	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 455 :: 		
0x08F0	0x4917    LDR	R1, [PC, #92]
0x08F2	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x08F4	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x08F6	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 457 :: 		
0x08F8	0xF2030208  ADDW	R2, R3, #8
0x08FC	0x1D19    ADDS	R1, R3, #4
0x08FE	0x6809    LDR	R1, [R1, #0]
0x0900	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0902	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 459 :: 		
0x0904	0x4911    LDR	R1, [PC, #68]
0x0906	0x8809    LDRH	R1, [R1, #0]
0x0908	0xF3C121C2  UBFX	R1, R1, #11, #3
; tmp start address is: 0 (R0)
0x090C	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 460 :: 		
0x090E	0x4910    LDR	R1, [PC, #64]
0x0910	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0912	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0914	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 462 :: 		
0x0916	0xF203020C  ADDW	R2, R3, #12
0x091A	0x1D19    ADDS	R1, R3, #4
0x091C	0x6809    LDR	R1, [R1, #0]
0x091E	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0920	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 464 :: 		
0x0922	0x490A    LDR	R1, [PC, #40]
0x0924	0x8809    LDRH	R1, [R1, #0]
0x0926	0xF3C13181  UBFX	R1, R1, #14, #2
; tmp start address is: 0 (R0)
0x092A	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 465 :: 		
0x092C	0x4909    LDR	R1, [PC, #36]
0x092E	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0930	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x0932	0xB2C8    UXTB	R0, R1
;__Lib_System_105_107.c, 467 :: 		
0x0934	0xF2030210  ADDW	R2, R3, #16
0x0938	0xF203010C  ADDW	R1, R3, #12
; RCC_Clocks end address is: 12 (R3)
0x093C	0x6809    LDR	R1, [R1, #0]
0x093E	0xFBB1F1F0  UDIV	R1, R1, R0
; presc end address is: 0 (R0)
0x0942	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 468 :: 		
L_end_RCC_GetClocksFrequency:
0x0944	0xF8DDE000  LDR	LR, [SP, #0]
0x0948	0xB002    ADD	SP, SP, #8
0x094A	0x4770    BX	LR
0x094C	0x10044002  	RCC_CFGRbits+0
0x0950	0x8F4A0000  	__Lib_System_105_107_APBAHBPrescTable+0
0x0954	0x01EA0000  	__Lib_System_105_107_ADCPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
0x0150	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x0152	0x4802    LDR	R0, [PC, #8]
0x0154	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x0156	0xB001    ADD	SP, SP, #4
0x0158	0x4770    BX	LR
0x015A	0xBF00    NOP
0x015C	0x05402000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 303 :: 		
; module start address is: 0 (R0)
0x07A0	0xB081    SUB	SP, SP, #4
0x07A2	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 304 :: 		
;__Lib_GPIO_32F10x.c, 305 :: 		
;__Lib_GPIO_32F10x.c, 307 :: 		
0x07A6	0x2201    MOVS	R2, #1
0x07A8	0xB252    SXTB	R2, R2
0x07AA	0x493E    LDR	R1, [PC, #248]
0x07AC	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 309 :: 		
0x07AE	0xF2000168  ADDW	R1, R0, #104
0x07B2	0x680B    LDR	R3, [R1, #0]
0x07B4	0xF06F6100  MVN	R1, #134217728
0x07B8	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x07BC	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 310 :: 		
0x07BE	0xF0036100  AND	R1, R3, #134217728
0x07C2	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x07C4	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 312 :: 		
0x07C6	0xF0024100  AND	R1, R2, #-2147483648
0x07CA	0xF1B14F00  CMP	R1, #-2147483648
0x07CE	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 314 :: 		
0x07D0	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x07D2	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 315 :: 		
; tmpreg end address is: 8 (R2)
0x07D4	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 318 :: 		
0x07D6	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x07D8	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 319 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 321 :: 		
; tmpreg start address is: 8 (R2)
0x07DA	0xF4042170  AND	R1, R4, #983040
0x07DE	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x07E0	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 322 :: 		
0x07E2	0xF64F71FF  MOVW	R1, #65535
0x07E6	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x07EA	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 324 :: 		
0x07EC	0xF4041140  AND	R1, R4, #3145728
0x07F0	0xF5B11F40  CMP	R1, #3145728
0x07F4	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 326 :: 		
0x07F6	0xF06F6170  MVN	R1, #251658240
0x07FA	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x07FE	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 327 :: 		
0x0800	0x492A    LDR	R1, [PC, #168]
0x0802	0x680A    LDR	R2, [R1, #0]
0x0804	0xF06F6170  MVN	R1, #251658240
0x0808	0x400A    ANDS	R2, R1
0x080A	0x4928    LDR	R1, [PC, #160]
0x080C	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 328 :: 		
0x080E	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x0810	0xE016    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 329 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x0812	0xF4041180  AND	R1, R4, #1048576
0x0816	0xF5B11F80  CMP	R1, #1048576
0x081A	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 331 :: 		
0x081C	0xF04F0103  MOV	R1, #3
0x0820	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 332 :: 		
0x0822	0x43C9    MVN	R1, R1
0x0824	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 333 :: 		
0x0828	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 334 :: 		
0x082C	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x082E	0xE007    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 337 :: 		
; tmpreg start address is: 8 (R2)
0x0830	0x0D61    LSRS	R1, R4, #21
0x0832	0x0109    LSLS	R1, R1, #4
0x0834	0xFA05F101  LSL	R1, R5, R1
0x0838	0x43C9    MVN	R1, R1
0x083A	0x400A    ANDS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 338 :: 		
0x083C	0xF0426270  ORR	R2, R2, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 339 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 341 :: 		
; tmpreg start address is: 8 (R2)
0x0840	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 343 :: 		
0x0842	0x0D61    LSRS	R1, R4, #21
0x0844	0x0109    LSLS	R1, R1, #4
0x0846	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x084A	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 344 :: 		
0x084C	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 341 :: 		
;__Lib_GPIO_32F10x.c, 344 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 346 :: 		
; tmpreg start address is: 8 (R2)
0x084E	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x0852	0xF1B14F00  CMP	R1, #-2147483648
0x0856	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 348 :: 		
0x0858	0x4913    LDR	R1, [PC, #76]
0x085A	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 349 :: 		
0x085C	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 352 :: 		
; tmpreg start address is: 8 (R2)
0x085E	0x4913    LDR	R1, [PC, #76]
0x0860	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 353 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 356 :: 		
; i start address is: 40 (R10)
0x0862	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0x0866	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 357 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x0868	0xEA4F018A  LSL	R1, R10, #2
0x086C	0xEB090101  ADD	R1, R9, R1, LSL #0
0x0870	0x6809    LDR	R1, [R1, #0]
0x0872	0xF1B13FFF  CMP	R1, #-1
0x0876	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 358 :: 		
0x0878	0xF1090134  ADD	R1, R9, #52
0x087C	0xEA4F038A  LSL	R3, R10, #2
0x0880	0x18C9    ADDS	R1, R1, R3
0x0882	0x6809    LDR	R1, [R1, #0]
0x0884	0x460A    MOV	R2, R1
0x0886	0xEB090103  ADD	R1, R9, R3, LSL #0
0x088A	0x6809    LDR	R1, [R1, #0]
0x088C	0x4608    MOV	R0, R1
0x088E	0x4611    MOV	R1, R2
0x0890	0xF7FFFCBC  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 359 :: 		
0x0894	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 360 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x0898	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 363 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x089A	0xF8DDE000  LDR	LR, [SP, #0]
0x089E	0xB001    ADD	SP, SP, #4
0x08A0	0x4770    BX	LR
0x08A2	0xBF00    NOP
0x08A4	0x03004242  	RCC_APB2ENRbits+0
0x08A8	0x001C4001  	AFIO_MAPR2+0
0x08AC	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 282 :: 		
; config start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x020C	0xB083    SUB	SP, SP, #12
0x020E	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 0 (R0)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 286 :: 		
0x0212	0xF00003FF  AND	R3, R0, #255
; af_pin end address is: 0 (R0)
0x0216	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x0218	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 287 :: 		
0x021A	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x021E	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 290 :: 		
0x0220	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
; port end address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 291 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x0222	0x4A19    LDR	R2, [PC, #100]
0x0224	0x9202    STR	R2, [SP, #8]
0x0226	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 292 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x0228	0x4A18    LDR	R2, [PC, #96]
0x022A	0x9202    STR	R2, [SP, #8]
0x022C	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 293 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x022E	0x4A18    LDR	R2, [PC, #96]
0x0230	0x9202    STR	R2, [SP, #8]
0x0232	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 294 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x0234	0x4A17    LDR	R2, [PC, #92]
0x0236	0x9202    STR	R2, [SP, #8]
0x0238	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 295 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x023A	0x4A17    LDR	R2, [PC, #92]
0x023C	0x9202    STR	R2, [SP, #8]
0x023E	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 296 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x0240	0x4A16    LDR	R2, [PC, #88]
0x0242	0x9202    STR	R2, [SP, #8]
0x0244	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 297 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x0246	0x4A16    LDR	R2, [PC, #88]
0x0248	0x9202    STR	R2, [SP, #8]
0x024A	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 298 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
; port start address is: 0 (R0)
0x024C	0x2800    CMP	R0, #0
0x024E	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x0250	0x2801    CMP	R0, #1
0x0252	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x0254	0x2802    CMP	R0, #2
0x0256	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x0258	0x2803    CMP	R0, #3
0x025A	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x025C	0x2804    CMP	R0, #4
0x025E	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x0260	0x2805    CMP	R0, #5
0x0262	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x0264	0x2806    CMP	R0, #6
0x0266	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
; port end address is: 0 (R0)
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 300 :: 		
0x0268	0x2201    MOVS	R2, #1
0x026A	0xB212    SXTH	R2, R2
0x026C	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x026E	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x0272	0x9802    LDR	R0, [SP, #8]
0x0274	0x460A    MOV	R2, R1
0x0276	0xF8BD1004  LDRH	R1, [SP, #4]
0x027A	0xF003FB3D  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 301 :: 		
L_end_GPIO_Configure_Pin:
0x027E	0xF8DDE000  LDR	LR, [SP, #0]
0x0282	0xB003    ADD	SP, SP, #12
0x0284	0x4770    BX	LR
0x0286	0xBF00    NOP
0x0288	0x08004001  	#1073809408
0x028C	0x0C004001  	#1073810432
0x0290	0x10004001  	#1073811456
0x0294	0x14004001  	#1073812480
0x0298	0x18004001  	#1073813504
0x029C	0x1C004001  	#1073814528
0x02A0	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
_UART1_Init_Advanced:
;__Lib_UART_123_45.c, 372 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x41DC	0xB081    SUB	SP, SP, #4
0x41DE	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x41E2	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45.c, 374 :: 		
0x41E4	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x41E6	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x41E8	0xB408    PUSH	(R3)
0x41EA	0xB293    UXTH	R3, R2
0x41EC	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x41EE	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x41F0	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x41F2	0xF7FFFC7B  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x41F6	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 375 :: 		
L_end_UART1_Init_Advanced:
0x41F8	0xF8DDE000  LDR	LR, [SP, #0]
0x41FC	0xB001    ADD	SP, SP, #4
0x41FE	0x4770    BX	LR
0x4200	0x38004001  	USART1_SR+0
; end of _UART1_Init_Advanced
__Lib_UART_123_45_UARTx_Init_Advanced:
;__Lib_UART_123_45.c, 294 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x3AEC	0xB089    SUB	SP, SP, #36
0x3AEE	0xF8CDE000  STR	LR, [SP, #0]
0x3AF2	0x4683    MOV	R11, R0
0x3AF4	0xB298    UXTH	R0, R3
0x3AF6	0x468C    MOV	R12, R1
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 44 (R11)
; baud_rate start address is: 48 (R12)
; parity start address is: 0 (R0)
; stop_bits start address is: 4 (R1)
0x3AF8	0xF8BD1024  LDRH	R1, [SP, #36]
; module start address is: 24 (R6)
0x3AFC	0x9E0A    LDR	R6, [SP, #40]
;__Lib_UART_123_45.c, 298 :: 		
0x3AFE	0xAC04    ADD	R4, SP, #16
0x3B00	0xF8AD1004  STRH	R1, [SP, #4]
0x3B04	0xF8AD0008  STRH	R0, [SP, #8]
0x3B08	0x4620    MOV	R0, R4
0x3B0A	0xF7FCFED1  BL	_RCC_GetClocksFrequency+0
0x3B0E	0xF8BD0008  LDRH	R0, [SP, #8]
0x3B12	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 301 :: 		
0x3B16	0x4C64    LDR	R4, [PC, #400]
0x3B18	0x45A3    CMP	R11, R4
0x3B1A	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced15
;__Lib_UART_123_45.c, 302 :: 		
0x3B1C	0x2501    MOVS	R5, #1
0x3B1E	0xB26D    SXTB	R5, R5
0x3B20	0x4C62    LDR	R4, [PC, #392]
0x3B22	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 303 :: 		
0x3B24	0x4D62    LDR	R5, [PC, #392]
0x3B26	0x4C63    LDR	R4, [PC, #396]
0x3B28	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 304 :: 		
0x3B2A	0x4D63    LDR	R5, [PC, #396]
0x3B2C	0x4C63    LDR	R4, [PC, #396]
0x3B2E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 305 :: 		
0x3B30	0x4D63    LDR	R5, [PC, #396]
0x3B32	0x4C64    LDR	R4, [PC, #400]
0x3B34	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 306 :: 		
0x3B36	0x4D64    LDR	R5, [PC, #400]
0x3B38	0x4C64    LDR	R4, [PC, #400]
0x3B3A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 307 :: 		
0x3B3C	0x9C07    LDR	R4, [SP, #28]
0x3B3E	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 308 :: 		
0x3B40	0xE056    B	L___Lib_UART_123_45_UARTx_Init_Advanced16
L___Lib_UART_123_45_UARTx_Init_Advanced15:
;__Lib_UART_123_45.c, 309 :: 		
0x3B42	0x4C63    LDR	R4, [PC, #396]
0x3B44	0x45A3    CMP	R11, R4
0x3B46	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced17
;__Lib_UART_123_45.c, 310 :: 		
0x3B48	0x2501    MOVS	R5, #1
0x3B4A	0xB26D    SXTB	R5, R5
0x3B4C	0x4C61    LDR	R4, [PC, #388]
0x3B4E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 311 :: 		
0x3B50	0x4D61    LDR	R5, [PC, #388]
0x3B52	0x4C58    LDR	R4, [PC, #352]
0x3B54	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 312 :: 		
0x3B56	0x4D61    LDR	R5, [PC, #388]
0x3B58	0x4C58    LDR	R4, [PC, #352]
0x3B5A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 313 :: 		
0x3B5C	0x4D60    LDR	R5, [PC, #384]
0x3B5E	0x4C59    LDR	R4, [PC, #356]
0x3B60	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 314 :: 		
0x3B62	0x4D60    LDR	R5, [PC, #384]
0x3B64	0x4C59    LDR	R4, [PC, #356]
0x3B66	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 315 :: 		
0x3B68	0x9C06    LDR	R4, [SP, #24]
0x3B6A	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 316 :: 		
0x3B6C	0xE040    B	L___Lib_UART_123_45_UARTx_Init_Advanced18
L___Lib_UART_123_45_UARTx_Init_Advanced17:
;__Lib_UART_123_45.c, 317 :: 		
0x3B6E	0x4C5E    LDR	R4, [PC, #376]
0x3B70	0x45A3    CMP	R11, R4
0x3B72	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced19
;__Lib_UART_123_45.c, 318 :: 		
0x3B74	0x2501    MOVS	R5, #1
0x3B76	0xB26D    SXTB	R5, R5
0x3B78	0x4C5C    LDR	R4, [PC, #368]
0x3B7A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 319 :: 		
0x3B7C	0x4D5C    LDR	R5, [PC, #368]
0x3B7E	0x4C4D    LDR	R4, [PC, #308]
0x3B80	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 320 :: 		
0x3B82	0x4D5C    LDR	R5, [PC, #368]
0x3B84	0x4C4D    LDR	R4, [PC, #308]
0x3B86	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 321 :: 		
0x3B88	0x4D5B    LDR	R5, [PC, #364]
0x3B8A	0x4C4E    LDR	R4, [PC, #312]
0x3B8C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 322 :: 		
0x3B8E	0x4D5B    LDR	R5, [PC, #364]
0x3B90	0x4C4E    LDR	R4, [PC, #312]
0x3B92	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 323 :: 		
0x3B94	0x9C06    LDR	R4, [SP, #24]
0x3B96	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 324 :: 		
0x3B98	0xE02A    B	L___Lib_UART_123_45_UARTx_Init_Advanced20
L___Lib_UART_123_45_UARTx_Init_Advanced19:
;__Lib_UART_123_45.c, 325 :: 		
0x3B9A	0x4C59    LDR	R4, [PC, #356]
0x3B9C	0x45A3    CMP	R11, R4
0x3B9E	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced21
;__Lib_UART_123_45.c, 326 :: 		
0x3BA0	0x2501    MOVS	R5, #1
0x3BA2	0xB26D    SXTB	R5, R5
0x3BA4	0x4C57    LDR	R4, [PC, #348]
0x3BA6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 327 :: 		
0x3BA8	0x4D57    LDR	R5, [PC, #348]
0x3BAA	0x4C42    LDR	R4, [PC, #264]
0x3BAC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 328 :: 		
0x3BAE	0x4D57    LDR	R5, [PC, #348]
0x3BB0	0x4C42    LDR	R4, [PC, #264]
0x3BB2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 329 :: 		
0x3BB4	0x4D56    LDR	R5, [PC, #344]
0x3BB6	0x4C43    LDR	R4, [PC, #268]
0x3BB8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 330 :: 		
0x3BBA	0x4D56    LDR	R5, [PC, #344]
0x3BBC	0x4C43    LDR	R4, [PC, #268]
0x3BBE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 331 :: 		
0x3BC0	0x9C06    LDR	R4, [SP, #24]
0x3BC2	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 332 :: 		
0x3BC4	0xE014    B	L___Lib_UART_123_45_UARTx_Init_Advanced22
L___Lib_UART_123_45_UARTx_Init_Advanced21:
;__Lib_UART_123_45.c, 333 :: 		
0x3BC6	0x4C54    LDR	R4, [PC, #336]
0x3BC8	0x45A3    CMP	R11, R4
0x3BCA	0xD111    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced23
;__Lib_UART_123_45.c, 334 :: 		
0x3BCC	0x2501    MOVS	R5, #1
0x3BCE	0xB26D    SXTB	R5, R5
0x3BD0	0x4C52    LDR	R4, [PC, #328]
0x3BD2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 335 :: 		
0x3BD4	0x4D52    LDR	R5, [PC, #328]
0x3BD6	0x4C37    LDR	R4, [PC, #220]
0x3BD8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 336 :: 		
0x3BDA	0x4D52    LDR	R5, [PC, #328]
0x3BDC	0x4C37    LDR	R4, [PC, #220]
0x3BDE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 337 :: 		
0x3BE0	0x4D51    LDR	R5, [PC, #324]
0x3BE2	0x4C38    LDR	R4, [PC, #224]
0x3BE4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 338 :: 		
0x3BE6	0x4D51    LDR	R5, [PC, #324]
0x3BE8	0x4C38    LDR	R4, [PC, #224]
0x3BEA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 339 :: 		
0x3BEC	0x9C06    LDR	R4, [SP, #24]
0x3BEE	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 340 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced23:
L___Lib_UART_123_45_UARTx_Init_Advanced22:
L___Lib_UART_123_45_UARTx_Init_Advanced20:
L___Lib_UART_123_45_UARTx_Init_Advanced18:
L___Lib_UART_123_45_UARTx_Init_Advanced16:
;__Lib_UART_123_45.c, 342 :: 		
0x3BF0	0xF8AD1004  STRH	R1, [SP, #4]
; module end address is: 24 (R6)
0x3BF4	0xF8AD0008  STRH	R0, [SP, #8]
0x3BF8	0x4630    MOV	R0, R6
0x3BFA	0xF7FCFDD1  BL	_GPIO_Alternate_Function_Enable+0
0x3BFE	0xF8BD0008  LDRH	R0, [SP, #8]
0x3C02	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 344 :: 		
0x3C06	0xF10B0510  ADD	R5, R11, #16
0x3C0A	0x2400    MOVS	R4, #0
0x3C0C	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 345 :: 		
0x3C0E	0xF10B0510  ADD	R5, R11, #16
0x3C12	0x682C    LDR	R4, [R5, #0]
0x3C14	0x430C    ORRS	R4, R1
; stop_bits end address is: 4 (R1)
0x3C16	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 346 :: 		
0x3C18	0xF10B050C  ADD	R5, R11, #12
0x3C1C	0x2400    MOVS	R4, #0
0x3C1E	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 348 :: 		
0x3C20	0xB118    CBZ	R0, L___Lib_UART_123_45_UARTx_Init_Advanced38
;__Lib_UART_123_45.c, 349 :: 		
0x3C22	0xF4406080  ORR	R0, R0, #1024
0x3C26	0xB280    UXTH	R0, R0
; parity end address is: 0 (R0)
;__Lib_UART_123_45.c, 350 :: 		
0x3C28	0xE7FF    B	L___Lib_UART_123_45_UARTx_Init_Advanced24
L___Lib_UART_123_45_UARTx_Init_Advanced38:
;__Lib_UART_123_45.c, 348 :: 		
;__Lib_UART_123_45.c, 350 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced24:
;__Lib_UART_123_45.c, 352 :: 		
; parity start address is: 0 (R0)
0x3C2A	0xF10B050C  ADD	R5, R11, #12
0x3C2E	0x682C    LDR	R4, [R5, #0]
0x3C30	0x4304    ORRS	R4, R0
; parity end address is: 0 (R0)
0x3C32	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 354 :: 		
0x3C34	0xF10B060C  ADD	R6, R11, #12
0x3C38	0x2501    MOVS	R5, #1
0x3C3A	0x6834    LDR	R4, [R6, #0]
0x3C3C	0xF365344D  BFI	R4, R5, #13, #1
0x3C40	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 355 :: 		
0x3C42	0xF10B060C  ADD	R6, R11, #12
0x3C46	0x2501    MOVS	R5, #1
0x3C48	0x6834    LDR	R4, [R6, #0]
0x3C4A	0xF36504C3  BFI	R4, R5, #3, #1
0x3C4E	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 356 :: 		
0x3C50	0xF10B060C  ADD	R6, R11, #12
0x3C54	0x2501    MOVS	R5, #1
0x3C56	0x6834    LDR	R4, [R6, #0]
0x3C58	0xF3650482  BFI	R4, R5, #2, #1
0x3C5C	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 357 :: 		
0x3C5E	0xF10B0514  ADD	R5, R11, #20
0x3C62	0x2400    MOVS	R4, #0
0x3C64	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 362 :: 		
0x3C66	0x9D03    LDR	R5, [SP, #12]
0x3C68	0x2419    MOVS	R4, #25
0x3C6A	0x4365    MULS	R5, R4, R5
0x3C6C	0xEA4F048C  LSL	R4, R12, #2
; baud_rate end address is: 48 (R12)
0x3C70	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45.c, 363 :: 		
0x3C74	0x2464    MOVS	R4, #100
0x3C76	0xFBB7F4F4  UDIV	R4, R7, R4
0x3C7A	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45.c, 365 :: 		
0x3C7C	0x0935    LSRS	R5, R6, #4
0x3C7E	0x2464    MOVS	R4, #100
0x3C80	0x436C    MULS	R4, R5, R4
0x3C82	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45.c, 366 :: 		
0x3C84	0x0124    LSLS	R4, R4, #4
0x3C86	0xF2040532  ADDW	R5, R4, #50
0x3C8A	0x2464    MOVS	R4, #100
0x3C8C	0xFBB5F4F4  UDIV	R4, R5, R4
0x3C90	0xF004040F  AND	R4, R4, #15
0x3C94	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45.c, 368 :: 		
0x3C98	0xF10B0508  ADD	R5, R11, #8
; UART_Base end address is: 44 (R11)
0x3C9C	0xB2A4    UXTH	R4, R4
0x3C9E	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 369 :: 		
L_end_UARTx_Init_Advanced:
0x3CA0	0xF8DDE000  LDR	LR, [SP, #0]
0x3CA4	0xB009    ADD	SP, SP, #36
0x3CA6	0x4770    BX	LR
0x3CA8	0x38004001  	USART1_SR+0
0x3CAC	0x03384242  	RCC_APB2ENR+0
0x3CB0	0x3D890000  	_UART1_Write+0
0x3CB4	0x04D82000  	_UART_Wr_Ptr+0
0x3CB8	0xFFFFFFFF  	_UART1_Read+0
0x3CBC	0x05982000  	_UART_Rd_Ptr+0
0x3CC0	0xFFFFFFFF  	_UART1_Data_Ready+0
0x3CC4	0x059C2000  	_UART_Rdy_Ptr+0
0x3CC8	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x3CCC	0x05A02000  	_UART_Tx_Idle_Ptr+0
0x3CD0	0x44004000  	USART2_SR+0
0x3CD4	0x03C44242  	RCC_APB1ENR+0
0x3CD8	0x3E0D0000  	_UART2_Write+0
0x3CDC	0xFFFFFFFF  	_UART2_Read+0
0x3CE0	0xFFFFFFFF  	_UART2_Data_Ready+0
0x3CE4	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x3CE8	0x48004000  	USART3_SR+0
0x3CEC	0x03C84242  	RCC_APB1ENR+0
0x3CF0	0x3E450000  	_UART3_Write+0
0x3CF4	0xFFFFFFFF  	_UART3_Read+0
0x3CF8	0xFFFFFFFF  	_UART3_Data_Ready+0
0x3CFC	0xFFFFFFFF  	_UART3_Tx_Idle+0
0x3D00	0x4C004000  	UART4_SR+0
0x3D04	0x03CC4242  	RCC_APB1ENR+0
0x3D08	0x3E290000  	_UART4_Write+0
0x3D0C	0xFFFFFFFF  	_UART4_Read+0
0x3D10	0xFFFFFFFF  	_UART4_Data_Ready+0
0x3D14	0xFFFFFFFF  	_UART4_Tx_Idle+0
0x3D18	0x50004000  	UART5_SR+0
0x3D1C	0x03D04242  	RCC_APB1ENR+0
0x3D20	0x15190000  	_UART5_Write+0
0x3D24	0xFFFFFFFF  	_UART5_Read+0
0x3D28	0xFFFFFFFF  	_UART5_Data_Ready+0
0x3D2C	0xFFFFFFFF  	_UART5_Tx_Idle+0
; end of __Lib_UART_123_45_UARTx_Init_Advanced
_UART3_Init_Advanced:
;__Lib_UART_123_45.c, 384 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x40D0	0xB081    SUB	SP, SP, #4
0x40D2	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x40D6	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45.c, 386 :: 		
0x40D8	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x40DA	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x40DC	0xB408    PUSH	(R3)
0x40DE	0xB293    UXTH	R3, R2
0x40E0	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x40E2	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x40E4	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x40E6	0xF7FFFD01  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x40EA	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 387 :: 		
L_end_UART3_Init_Advanced:
0x40EC	0xF8DDE000  LDR	LR, [SP, #0]
0x40F0	0xB001    ADD	SP, SP, #4
0x40F2	0x4770    BX	LR
0x40F4	0x48004000  	USART3_SR+0
; end of _UART3_Init_Advanced
_UART1_Write_Text:
;__Lib_UART_123_45.c, 75 :: 		
; uart_text start address is: 0 (R0)
0x418C	0xB081    SUB	SP, SP, #4
0x418E	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 0 (R0)
; uart_text start address is: 0 (R0)
;__Lib_UART_123_45.c, 76 :: 		
0x4192	0x4601    MOV	R1, R0
; uart_text end address is: 0 (R0)
0x4194	0x4803    LDR	R0, [PC, #12]
0x4196	0xF7FFFE63  BL	__Lib_UART_123_45_UARTx_Write_Text+0
;__Lib_UART_123_45.c, 77 :: 		
L_end_UART1_Write_Text:
0x419A	0xF8DDE000  LDR	LR, [SP, #0]
0x419E	0xB001    ADD	SP, SP, #4
0x41A0	0x4770    BX	LR
0x41A2	0xBF00    NOP
0x41A4	0x38004001  	USART1_SR+0
; end of _UART1_Write_Text
__Lib_UART_123_45_UARTx_Write_Text:
;__Lib_UART_123_45.c, 64 :: 		
; uart_text start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x3E60	0xB081    SUB	SP, SP, #4
0x3E62	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; uart_text start address is: 4 (R1)
;__Lib_UART_123_45.c, 65 :: 		
; counter start address is: 24 (R6)
0x3E66	0x2600    MOVS	R6, #0
;__Lib_UART_123_45.c, 67 :: 		
0x3E68	0x780A    LDRB	R2, [R1, #0]
; data_ start address is: 12 (R3)
0x3E6A	0xB2D3    UXTB	R3, R2
; UART_Base end address is: 0 (R0)
; uart_text end address is: 4 (R1)
; data_ end address is: 12 (R3)
; counter end address is: 24 (R6)
0x3E6C	0x4605    MOV	R5, R0
0x3E6E	0xB2D8    UXTB	R0, R3
0x3E70	0x460C    MOV	R4, R1
;__Lib_UART_123_45.c, 68 :: 		
L___Lib_UART_123_45_UARTx_Write_Text2:
; data_ start address is: 0 (R0)
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
; counter start address is: 24 (R6)
; uart_text start address is: 16 (R4)
; uart_text end address is: 16 (R4)
; UART_Base start address is: 20 (R5)
; UART_Base end address is: 20 (R5)
0x3E72	0xB150    CBZ	R0, L___Lib_UART_123_45_UARTx_Write_Text3
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
;__Lib_UART_123_45.c, 69 :: 		
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
0x3E74	0xB2C1    UXTB	R1, R0
; data_ end address is: 0 (R0)
0x3E76	0x4628    MOV	R0, R5
0x3E78	0xF7FCFFF8  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 70 :: 		
0x3E7C	0x1C72    ADDS	R2, R6, #1
0x3E7E	0xB2D2    UXTB	R2, R2
0x3E80	0xB2D6    UXTB	R6, R2
;__Lib_UART_123_45.c, 71 :: 		
0x3E82	0x18A2    ADDS	R2, R4, R2
0x3E84	0x7812    LDRB	R2, [R2, #0]
; data_ start address is: 0 (R0)
0x3E86	0xB2D0    UXTB	R0, R2
;__Lib_UART_123_45.c, 72 :: 		
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
; counter end address is: 24 (R6)
; data_ end address is: 0 (R0)
0x3E88	0xE7F3    B	L___Lib_UART_123_45_UARTx_Write_Text2
L___Lib_UART_123_45_UARTx_Write_Text3:
;__Lib_UART_123_45.c, 73 :: 		
L_end_UARTx_Write_Text:
0x3E8A	0xF8DDE000  LDR	LR, [SP, #0]
0x3E8E	0xB001    ADD	SP, SP, #4
0x3E90	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Write_Text
__Lib_UART_123_45_UARTx_Write:
;__Lib_UART_123_45.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0E6C	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x0E6E	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x0E72	0x4601    MOV	R1, R0
0x0E74	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45.c, 36 :: 		
L___Lib_UART_123_45_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x0E78	0x680B    LDR	R3, [R1, #0]
0x0E7A	0xF3C312C0  UBFX	R2, R3, #7, #1
0x0E7E	0xB902    CBNZ	R2, L___Lib_UART_123_45_UARTx_Write1
;__Lib_UART_123_45.c, 37 :: 		
0x0E80	0xE7FA    B	L___Lib_UART_123_45_UARTx_Write0
L___Lib_UART_123_45_UARTx_Write1:
;__Lib_UART_123_45.c, 38 :: 		
0x0E82	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x0E84	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45.c, 39 :: 		
L_end_UARTx_Write:
0x0E86	0xB001    ADD	SP, SP, #4
0x0E88	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Write
_display_init:
;TX_NODE_M4.c, 74 :: 		void display_init()
0x4F18	0xB081    SUB	SP, SP, #4
0x4F1A	0xF8CDE000  STR	LR, [SP, #0]
;TX_NODE_M4.c, 76 :: 		TFT_Init_ILI9341_8bit( 320, 240 );
0x4F1E	0x21F0    MOVS	R1, #240
0x4F20	0xF2401040  MOVW	R0, #320
0x4F24	0xF7FFFDFA  BL	_TFT_Init_ILI9341_8bit+0
;TX_NODE_M4.c, 77 :: 		TFT_BLED = 1;
0x4F28	0x2101    MOVS	R1, #1
0x4F2A	0xB249    SXTB	R1, R1
0x4F2C	0x483B    LDR	R0, [PC, #236]
0x4F2E	0x6001    STR	R1, [R0, #0]
;TX_NODE_M4.c, 78 :: 		TFT_Set_Pen( CL_WHITE, 1 );
0x4F30	0x2101    MOVS	R1, #1
0x4F32	0xF64F70FF  MOVW	R0, #65535
0x4F36	0xF7FEFC2F  BL	_TFT_Set_Pen+0
;TX_NODE_M4.c, 79 :: 		TFT_Set_Brush( 1, CL_WHITE, 0, 0, 0, 0 );
0x4F3A	0x2100    MOVS	R1, #0
0x4F3C	0x2000    MOVS	R0, #0
0x4F3E	0xB402    PUSH	(R1)
0x4F40	0xB401    PUSH	(R0)
0x4F42	0x2300    MOVS	R3, #0
0x4F44	0x2200    MOVS	R2, #0
0x4F46	0xF64F71FF  MOVW	R1, #65535
0x4F4A	0x2001    MOVS	R0, #1
0x4F4C	0xF7FEFEF0  BL	_TFT_Set_Brush+0
0x4F50	0xB002    ADD	SP, SP, #8
;TX_NODE_M4.c, 80 :: 		TFT_Set_Font( TFT_defaultFont, CL_BLACK, FO_HORIZONTAL );
0x4F52	0x2200    MOVS	R2, #0
0x4F54	0xF2400100  MOVW	R1, #0
0x4F58	0x4831    LDR	R0, [PC, #196]
0x4F5A	0xF7FFFB6B  BL	_TFT_Set_Font+0
;TX_NODE_M4.c, 81 :: 		TFT_Fill_Screen( CL_WHITE );
0x4F5E	0xF64F70FF  MOVW	R0, #65535
0x4F62	0xF7FFFB9D  BL	_TFT_Fill_Screen+0
;TX_NODE_M4.c, 82 :: 		TFT_Set_Pen( CL_BLACK, 1 );
0x4F66	0x2101    MOVS	R1, #1
0x4F68	0xF2400000  MOVW	R0, #0
0x4F6C	0xF7FEFC14  BL	_TFT_Set_Pen+0
;TX_NODE_M4.c, 83 :: 		TFT_Line(  20,  46, 300,  46 );
0x4F70	0x232E    MOVS	R3, #46
0x4F72	0xB21B    SXTH	R3, R3
0x4F74	0xF240122C  MOVW	R2, #300
0x4F78	0xB212    SXTH	R2, R2
0x4F7A	0x212E    MOVS	R1, #46
0x4F7C	0xB209    SXTH	R1, R1
0x4F7E	0x2014    MOVS	R0, #20
0x4F80	0xB200    SXTH	R0, R0
0x4F82	0xF7FFFC33  BL	_TFT_Line+0
;TX_NODE_M4.c, 84 :: 		TFT_Line(  20,  70, 300,  70 );
0x4F86	0x2346    MOVS	R3, #70
0x4F88	0xB21B    SXTH	R3, R3
0x4F8A	0xF240122C  MOVW	R2, #300
0x4F8E	0xB212    SXTH	R2, R2
0x4F90	0x2146    MOVS	R1, #70
0x4F92	0xB209    SXTH	R1, R1
0x4F94	0x2014    MOVS	R0, #20
0x4F96	0xB200    SXTH	R0, R0
0x4F98	0xF7FFFC28  BL	_TFT_Line+0
;TX_NODE_M4.c, 85 :: 		TFT_Line(  20, 220, 300, 220 );
0x4F9C	0x23DC    MOVS	R3, #220
0x4F9E	0xB21B    SXTH	R3, R3
0x4FA0	0xF240122C  MOVW	R2, #300
0x4FA4	0xB212    SXTH	R2, R2
0x4FA6	0x21DC    MOVS	R1, #220
0x4FA8	0xB209    SXTH	R1, R1
0x4FAA	0x2014    MOVS	R0, #20
0x4FAC	0xB200    SXTH	R0, R0
0x4FAE	0xF7FFFC1D  BL	_TFT_Line+0
;TX_NODE_M4.c, 86 :: 		TFT_Set_Pen( CL_WHITE, 1 );
0x4FB2	0x2101    MOVS	R1, #1
0x4FB4	0xF64F70FF  MOVW	R0, #65535
0x4FB8	0xF7FEFBEE  BL	_TFT_Set_Pen+0
;TX_NODE_M4.c, 87 :: 		TFT_Set_Font( &HandelGothic_BT21x22_Regular, CL_RED, FO_HORIZONTAL );
0x4FBC	0x2200    MOVS	R2, #0
0x4FBE	0xF64F0100  MOVW	R1, #63488
0x4FC2	0x4818    LDR	R0, [PC, #96]
0x4FC4	0xF7FFFB36  BL	_TFT_Set_Font+0
;TX_NODE_M4.c, 88 :: 		TFT_Write_Text( "LoRa click", 108, 14 );
0x4FC8	0x4817    LDR	R0, [PC, #92]
0x4FCA	0x220E    MOVS	R2, #14
0x4FCC	0x216C    MOVS	R1, #108
0x4FCE	0xF7FFFBC9  BL	_TFT_Write_Text+0
;TX_NODE_M4.c, 89 :: 		TFT_Set_Font( &Verdana12x13_Regular, CL_BLACK, FO_HORIZONTAL );
0x4FD2	0x2200    MOVS	R2, #0
0x4FD4	0xF2400100  MOVW	R1, #0
0x4FD8	0x4814    LDR	R0, [PC, #80]
0x4FDA	0xF7FFFB2B  BL	_TFT_Set_Font+0
;TX_NODE_M4.c, 90 :: 		TFT_Write_Text("EasyMx PRO v7 for STM32", 19, 223);
0x4FDE	0x4814    LDR	R0, [PC, #80]
0x4FE0	0x22DF    MOVS	R2, #223
0x4FE2	0x2113    MOVS	R1, #19
0x4FE4	0xF7FFFBBE  BL	_TFT_Write_Text+0
;TX_NODE_M4.c, 91 :: 		TFT_Set_Font( &Verdana12x13_Regular, CL_RED, FO_HORIZONTAL );
0x4FE8	0x2200    MOVS	R2, #0
0x4FEA	0xF64F0100  MOVW	R1, #63488
0x4FEE	0x480F    LDR	R0, [PC, #60]
0x4FF0	0xF7FFFB20  BL	_TFT_Set_Font+0
;TX_NODE_M4.c, 92 :: 		TFT_Write_Text( "www.mikroe.com", 200, 223 );
0x4FF4	0x480F    LDR	R0, [PC, #60]
0x4FF6	0x22DF    MOVS	R2, #223
0x4FF8	0x21C8    MOVS	R1, #200
0x4FFA	0xF7FFFBB3  BL	_TFT_Write_Text+0
;TX_NODE_M4.c, 93 :: 		TFT_Set_Font( &Tahoma15x16_Bold, CL_BLACK, FO_HORIZONTAL );
0x4FFE	0x2200    MOVS	R2, #0
0x5000	0xF2400100  MOVW	R1, #0
0x5004	0x480C    LDR	R0, [PC, #48]
0x5006	0xF7FFFB15  BL	_TFT_Set_Font+0
;TX_NODE_M4.c, 94 :: 		TFT_Write_Text( "Temperature :", 40, 120 );
0x500A	0x480C    LDR	R0, [PC, #48]
0x500C	0x2278    MOVS	R2, #120
0x500E	0x2128    MOVS	R1, #40
0x5010	0xF7FFFBA8  BL	_TFT_Write_Text+0
;TX_NODE_M4.c, 95 :: 		}
L_end_display_init:
0x5014	0xF8DDE000  LDR	LR, [SP, #0]
0x5018	0xB001    ADD	SP, SP, #4
0x501A	0x4770    BX	LR
0x501C	0x01A44223  	GPIOE_ODR+0
0x5020	0x7C2E0000  	_TFT_defaultFont+0
0x5024	0x6C200000  	_HandelGothic_BT21x22_Regular+0
0x5028	0x00DF2000  	?lstr2_TX_NODE_M4+0
0x502C	0x84A60000  	_Verdana12x13_Regular+0
0x5030	0x00EA2000  	?lstr3_TX_NODE_M4+0
0x5034	0x01022000  	?lstr4_TX_NODE_M4+0
0x5038	0x58A80000  	_Tahoma15x16_Bold+0
0x503C	0x01112000  	?lstr5_TX_NODE_M4+0
; end of _display_init
_TFT_Init_ILI9341_8bit:
;__Lib_TFT_Defs.c, 2046 :: 		void TFT_Init_ILI9341_8bit(unsigned int display_width, unsigned int display_height) {
; display_height start address is: 4 (R1)
; display_width start address is: 0 (R0)
0x4B1C	0xB081    SUB	SP, SP, #4
0x4B1E	0xF8CDE000  STR	LR, [SP, #0]
0x4B22	0xB28C    UXTH	R4, R1
0x4B24	0xB281    UXTH	R1, R0
; display_height end address is: 4 (R1)
; display_width end address is: 0 (R0)
; display_width start address is: 4 (R1)
; display_height start address is: 16 (R4)
;__Lib_TFT_Defs.c, 2047 :: 		__controller = _8BIT_CONTROLLER;
0x4B26	0xF24003FF  MOVW	R3, #255
0x4B2A	0x4A1F    LDR	R2, [PC, #124]
0x4B2C	0x8013    STRH	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2048 :: 		if (Is_TFT_Set() != 1) {
0x4B2E	0xF7FEFBD3  BL	_Is_TFT_Set+0
0x4B32	0x2801    CMP	R0, #1
0x4B34	0xD008    BEQ	L_TFT_Init_ILI9341_8bit109
;__Lib_TFT_Defs.c, 2049 :: 		TFT_Set_Index_Ptr = TFT_Set_Index;
0x4B36	0x4B1D    LDR	R3, [PC, #116]
0x4B38	0x4A1D    LDR	R2, [PC, #116]
0x4B3A	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2050 :: 		TFT_Write_Command_Ptr = TFT_Write_Command;
0x4B3C	0x4B1D    LDR	R3, [PC, #116]
0x4B3E	0x4A1E    LDR	R2, [PC, #120]
0x4B40	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2051 :: 		TFT_Write_Data_Ptr = TFT_Write_Data;
0x4B42	0x4B1E    LDR	R3, [PC, #120]
0x4B44	0x4A1E    LDR	R2, [PC, #120]
0x4B46	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2052 :: 		}
L_TFT_Init_ILI9341_8bit109:
;__Lib_TFT_Defs.c, 2054 :: 		TFT_DISP_WIDTH = display_width;
0x4B48	0x4A1E    LDR	R2, [PC, #120]
0x4B4A	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 2055 :: 		TFT_DISP_HEIGHT = display_height;
0x4B4C	0x4A1E    LDR	R2, [PC, #120]
0x4B4E	0x8014    STRH	R4, [R2, #0]
;__Lib_TFT_Defs.c, 2056 :: 		if (display_width >= display_height)
0x4B50	0x42A1    CMP	R1, R4
0x4B52	0xD303    BCC	L_TFT_Init_ILI9341_8bit110
; display_width end address is: 4 (R1)
; display_height end address is: 16 (R4)
;__Lib_TFT_Defs.c, 2057 :: 		TFT_Disp_Rotation = 0;
0x4B54	0x2300    MOVS	R3, #0
0x4B56	0x4A1D    LDR	R2, [PC, #116]
0x4B58	0x7013    STRB	R3, [R2, #0]
0x4B5A	0xE002    B	L_TFT_Init_ILI9341_8bit111
L_TFT_Init_ILI9341_8bit110:
;__Lib_TFT_Defs.c, 2059 :: 		TFT_Disp_Rotation = 90;
0x4B5C	0x235A    MOVS	R3, #90
0x4B5E	0x4A1B    LDR	R2, [PC, #108]
0x4B60	0x7013    STRB	R3, [R2, #0]
L_TFT_Init_ILI9341_8bit111:
;__Lib_TFT_Defs.c, 2061 :: 		TFT_Set_Pen(CL_BLACK, 1);
0x4B62	0x2101    MOVS	R1, #1
0x4B64	0xF2400000  MOVW	R0, #0
0x4B68	0xF7FEFE16  BL	_TFT_Set_Pen+0
;__Lib_TFT_Defs.c, 2062 :: 		TFT_Set_Brush(0, 0, 0, 0, 0, 0);
0x4B6C	0x2300    MOVS	R3, #0
0x4B6E	0x2200    MOVS	R2, #0
0x4B70	0xB408    PUSH	(R3)
0x4B72	0xB404    PUSH	(R2)
0x4B74	0x2300    MOVS	R3, #0
0x4B76	0x2200    MOVS	R2, #0
0x4B78	0x2100    MOVS	R1, #0
0x4B7A	0x2000    MOVS	R0, #0
0x4B7C	0xF7FFF8D8  BL	_TFT_Set_Brush+0
0x4B80	0xB002    ADD	SP, SP, #8
;__Lib_TFT_Defs.c, 2064 :: 		TFT_Move_Cursor(0, 0);
0x4B82	0x2100    MOVS	R1, #0
0x4B84	0x2000    MOVS	R0, #0
0x4B86	0xF7FFF8F3  BL	_TFT_Move_Cursor+0
;__Lib_TFT_Defs.c, 2065 :: 		ExternalFontSet = 0;
0x4B8A	0x2300    MOVS	R3, #0
0x4B8C	0x4A10    LDR	R2, [PC, #64]
0x4B8E	0x7013    STRB	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2066 :: 		TFT_Set_DataPort_Direction();
0x4B90	0xF7FFF980  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2068 :: 		TFT_Reset_ILI9341();
0x4B94	0xF7FEFBA8  BL	__Lib_TFT_Defs_TFT_Reset_ILI9341+0
;__Lib_TFT_Defs.c, 2069 :: 		TFT_Set_Address_Ptr = TFT_Set_Address_ILI9342;
0x4B98	0x4B0E    LDR	R3, [PC, #56]
0x4B9A	0x4A0F    LDR	R2, [PC, #60]
0x4B9C	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2070 :: 		}
L_end_TFT_Init_ILI9341_8bit:
0x4B9E	0xF8DDE000  LDR	LR, [SP, #0]
0x4BA2	0xB001    ADD	SP, SP, #4
0x4BA4	0x4770    BX	LR
0x4BA6	0xBF00    NOP
0x4BA8	0x01B22000  	__Lib_TFT_Defs___controller+0
0x4BAC	0x03390000  	_TFT_Set_Index+0
0x4BB0	0x05902000  	_TFT_Set_Index_Ptr+0
0x4BB4	0x061D0000  	_TFT_Write_Command+0
0x4BB8	0x05942000  	_TFT_Write_Command_Ptr+0
0x4BBC	0x14B90000  	_TFT_Write_Data+0
0x4BC0	0x05682000  	_TFT_Write_Data_Ptr+0
0x4BC4	0x04D62000  	_TFT_DISP_WIDTH+0
0x4BC8	0x05602000  	_TFT_DISP_HEIGHT+0
0x4BCC	0x01B12000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x4BD0	0x05762000  	_ExternalFontSet+0
0x4BD4	0x40010000  	_TFT_Set_Address_ILI9342+0
0x4BD8	0x05642000  	_TFT_Set_Address_Ptr+0
; end of _TFT_Init_ILI9341_8bit
_Is_TFT_Set:
;__Lib_TFT.c, 132 :: 		
0x32D8	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 133 :: 		
0x32DA	0x4802    LDR	R0, [PC, #8]
0x32DC	0x8800    LDRH	R0, [R0, #0]
;__Lib_TFT.c, 134 :: 		
L_end_Is_TFT_Set:
0x32DE	0xB001    ADD	SP, SP, #4
0x32E0	0x4770    BX	LR
0x32E2	0xBF00    NOP
0x32E4	0x01AC2000  	__Lib_TFT_Ptr_Set+0
; end of _Is_TFT_Set
_TFT_Set_Pen:
;__Lib_TFT.c, 160 :: 		
; pen_width start address is: 4 (R1)
; pen_color start address is: 0 (R0)
0x3798	0xB081    SUB	SP, SP, #4
; pen_width end address is: 4 (R1)
; pen_color end address is: 0 (R0)
; pen_color start address is: 0 (R0)
; pen_width start address is: 4 (R1)
;__Lib_TFT.c, 161 :: 		
0x379A	0x4A03    LDR	R2, [PC, #12]
0x379C	0x8010    STRH	R0, [R2, #0]
; pen_color end address is: 0 (R0)
;__Lib_TFT.c, 166 :: 		
0x379E	0x4A03    LDR	R2, [PC, #12]
0x37A0	0x7011    STRB	R1, [R2, #0]
; pen_width end address is: 4 (R1)
;__Lib_TFT.c, 167 :: 		
L_end_TFT_Set_Pen:
0x37A2	0xB001    ADD	SP, SP, #4
0x37A4	0x4770    BX	LR
0x37A6	0xBF00    NOP
0x37A8	0x05522000  	__Lib_TFT_PenColor+0
0x37AC	0x04CD2000  	__Lib_TFT_PenWidth+0
; end of _TFT_Set_Pen
_TFT_Set_Brush:
;__Lib_TFT.c, 183 :: 		
; gradient_orientation start address is: 12 (R3)
; gradient_enabled start address is: 8 (R2)
; brush_color start address is: 4 (R1)
; brush_enabled start address is: 0 (R0)
0x3D30	0xB081    SUB	SP, SP, #4
; gradient_orientation end address is: 12 (R3)
; gradient_enabled end address is: 8 (R2)
; brush_color end address is: 4 (R1)
; brush_enabled end address is: 0 (R0)
; brush_enabled start address is: 0 (R0)
; brush_color start address is: 4 (R1)
; gradient_enabled start address is: 8 (R2)
; gradient_orientation start address is: 12 (R3)
; gradient_color_from start address is: 20 (R5)
0x3D32	0xF8BD5004  LDRH	R5, [SP, #4]
; gradient_color_to start address is: 24 (R6)
0x3D36	0xF8BD6008  LDRH	R6, [SP, #8]
;__Lib_TFT.c, 184 :: 		
0x3D3A	0x4C07    LDR	R4, [PC, #28]
0x3D3C	0x7020    STRB	R0, [R4, #0]
; brush_enabled end address is: 0 (R0)
;__Lib_TFT.c, 185 :: 		
0x3D3E	0x4C07    LDR	R4, [PC, #28]
0x3D40	0x8021    STRH	R1, [R4, #0]
; brush_color end address is: 4 (R1)
;__Lib_TFT.c, 186 :: 		
0x3D42	0x4C07    LDR	R4, [PC, #28]
0x3D44	0x7022    STRB	R2, [R4, #0]
; gradient_enabled end address is: 8 (R2)
;__Lib_TFT.c, 187 :: 		
0x3D46	0x4C07    LDR	R4, [PC, #28]
0x3D48	0x7023    STRB	R3, [R4, #0]
; gradient_orientation end address is: 12 (R3)
;__Lib_TFT.c, 188 :: 		
0x3D4A	0x4C07    LDR	R4, [PC, #28]
0x3D4C	0x8025    STRH	R5, [R4, #0]
; gradient_color_from end address is: 20 (R5)
;__Lib_TFT.c, 189 :: 		
0x3D4E	0x4C07    LDR	R4, [PC, #28]
0x3D50	0x8026    STRH	R6, [R4, #0]
; gradient_color_to end address is: 24 (R6)
;__Lib_TFT.c, 190 :: 		
L_end_TFT_Set_Brush:
0x3D52	0xB001    ADD	SP, SP, #4
0x3D54	0x4770    BX	LR
0x3D56	0xBF00    NOP
0x3D58	0x05502000  	__Lib_TFT_BrushEnabled+0
0x3D5C	0x055A2000  	__Lib_TFT_BrushColor+0
0x3D60	0x05512000  	__Lib_TFT_GradientEnabled+0
0x3D64	0x05542000  	__Lib_TFT_GradientOrientation+0
0x3D68	0x05562000  	__Lib_TFT_GradColorFrom+0
0x3D6C	0x05582000  	__Lib_TFT_GradColorTo+0
; end of _TFT_Set_Brush
_TFT_Move_Cursor:
;__Lib_TFT.c, 243 :: 		
; _y start address is: 4 (R1)
; _x start address is: 0 (R0)
0x3D70	0xB081    SUB	SP, SP, #4
; _y end address is: 4 (R1)
; _x end address is: 0 (R0)
; _x start address is: 0 (R0)
; _y start address is: 4 (R1)
;__Lib_TFT.c, 244 :: 		
0x3D72	0x4A03    LDR	R2, [PC, #12]
0x3D74	0x8010    STRH	R0, [R2, #0]
; _x end address is: 0 (R0)
;__Lib_TFT.c, 245 :: 		
0x3D76	0x4A03    LDR	R2, [PC, #12]
0x3D78	0x8011    STRH	R1, [R2, #0]
; _y end address is: 4 (R1)
;__Lib_TFT.c, 246 :: 		
L_end_TFT_Move_Cursor:
0x3D7A	0xB001    ADD	SP, SP, #4
0x3D7C	0x4770    BX	LR
0x3D7E	0xBF00    NOP
0x3D80	0x05782000  	__Lib_TFT_x_cord+0
0x3D84	0x057A2000  	__Lib_TFT_y_cord+0
; end of _TFT_Move_Cursor
__Lib_TFT_Defs_TFT_Set_DataPort_Direction:
;__Lib_TFT_Defs.c, 149 :: 		static void TFT_Set_DataPort_Direction() {
0x3E94	0xB082    SUB	SP, SP, #8
0x3E96	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 151 :: 		MOVW  R1, #lo_addr(TFT_DataPort)
0x3E9A	0xF641010C  MOVW	R1, #lo_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 152 :: 		MOVT  R1, #hi_addr(TFT_DataPort)
0x3E9E	0xF2C40101  MOVT	R1, #hi_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 156 :: 		GPIO_Config(R1, __controller, _GPIO_CFG_DIGITAL_OUTPUT);    // za  digitalni output
0x3EA2	0x4806    LDR	R0, [PC, #24]
0x3EA4	0x8800    LDRH	R0, [R0, #0]
0x3EA6	0x9101    STR	R1, [SP, #4]
0x3EA8	0x4A05    LDR	R2, [PC, #20]
0x3EAA	0xB281    UXTH	R1, R0
0x3EAC	0x9801    LDR	R0, [SP, #4]
0x3EAE	0xF7FFFD23  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 157 :: 		}
L_end_TFT_Set_DataPort_Direction:
0x3EB2	0xF8DDE000  LDR	LR, [SP, #0]
0x3EB6	0xB002    ADD	SP, SP, #8
0x3EB8	0x4770    BX	LR
0x3EBA	0xBF00    NOP
0x3EBC	0x01B22000  	__Lib_TFT_Defs___controller+0
0x3EC0	0x00140008  	#524308
; end of __Lib_TFT_Defs_TFT_Set_DataPort_Direction
__Lib_TFT_Defs_TFT_Reset_ILI9341:
;__Lib_TFT_Defs.c, 1828 :: 		static void TFT_Reset_ILI9341(){
0x32E8	0xB081    SUB	SP, SP, #4
0x32EA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 1829 :: 		TFT_Set_Pin_Directions();
0x32EE	0xF7FDF923  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 1831 :: 		Delay_100ms();
0x32F2	0xF7FDF8E9  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1832 :: 		TFT_RST = 1;
0x32F6	0x2101    MOVS	R1, #1
0x32F8	0xB249    SXTB	R1, R1
0x32FA	0x4895    LDR	R0, [PC, #596]
0x32FC	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1833 :: 		Delay_100ms();
0x32FE	0xF7FDF8E3  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1834 :: 		Delay_100ms();
0x3302	0xF7FDF8E1  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1836 :: 		TFT_CS = 0;
0x3306	0x2100    MOVS	R1, #0
0x3308	0xB249    SXTB	R1, R1
0x330A	0x4892    LDR	R0, [PC, #584]
0x330C	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1837 :: 		TFT_Set_Index_Ptr(0x01);   // software reset
0x330E	0x2001    MOVS	R0, #1
0x3310	0x4C91    LDR	R4, [PC, #580]
0x3312	0x6824    LDR	R4, [R4, #0]
0x3314	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1838 :: 		Delay_5ms();
0x3316	0xF7FDF973  BL	_Delay_5ms+0
;__Lib_TFT_Defs.c, 1839 :: 		TFT_Set_Index_Ptr(0x28);   // display off
0x331A	0x2028    MOVS	R0, #40
0x331C	0x4C8E    LDR	R4, [PC, #568]
0x331E	0x6824    LDR	R4, [R4, #0]
0x3320	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1841 :: 		TFT_Set_Index_Ptr(0xcf);
0x3322	0x20CF    MOVS	R0, #207
0x3324	0x4C8C    LDR	R4, [PC, #560]
0x3326	0x6824    LDR	R4, [R4, #0]
0x3328	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1842 :: 		TFT_Write_Command_Ptr(0x00);
0x332A	0x2000    MOVS	R0, #0
0x332C	0x4C8B    LDR	R4, [PC, #556]
0x332E	0x6824    LDR	R4, [R4, #0]
0x3330	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1843 :: 		TFT_Write_Command_Ptr(0x83);
0x3332	0x2083    MOVS	R0, #131
0x3334	0x4C89    LDR	R4, [PC, #548]
0x3336	0x6824    LDR	R4, [R4, #0]
0x3338	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1844 :: 		TFT_Write_Command_Ptr(0x30);
0x333A	0x2030    MOVS	R0, #48
0x333C	0x4C87    LDR	R4, [PC, #540]
0x333E	0x6824    LDR	R4, [R4, #0]
0x3340	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1846 :: 		TFT_Set_Index_Ptr(0xed);
0x3342	0x20ED    MOVS	R0, #237
0x3344	0x4C84    LDR	R4, [PC, #528]
0x3346	0x6824    LDR	R4, [R4, #0]
0x3348	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1847 :: 		TFT_Write_Command_Ptr(0x64);
0x334A	0x2064    MOVS	R0, #100
0x334C	0x4C83    LDR	R4, [PC, #524]
0x334E	0x6824    LDR	R4, [R4, #0]
0x3350	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1848 :: 		TFT_Write_Command_Ptr(0x03);
0x3352	0x2003    MOVS	R0, #3
0x3354	0x4C81    LDR	R4, [PC, #516]
0x3356	0x6824    LDR	R4, [R4, #0]
0x3358	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1849 :: 		TFT_Write_Command_Ptr(0x12);
0x335A	0x2012    MOVS	R0, #18
0x335C	0x4C7F    LDR	R4, [PC, #508]
0x335E	0x6824    LDR	R4, [R4, #0]
0x3360	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1850 :: 		TFT_Write_Command_Ptr(0x81);
0x3362	0x2081    MOVS	R0, #129
0x3364	0x4C7D    LDR	R4, [PC, #500]
0x3366	0x6824    LDR	R4, [R4, #0]
0x3368	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1852 :: 		TFT_Set_Index_Ptr(0xe8);
0x336A	0x20E8    MOVS	R0, #232
0x336C	0x4C7A    LDR	R4, [PC, #488]
0x336E	0x6824    LDR	R4, [R4, #0]
0x3370	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1853 :: 		TFT_Write_Command_Ptr(0x85);
0x3372	0x2085    MOVS	R0, #133
0x3374	0x4C79    LDR	R4, [PC, #484]
0x3376	0x6824    LDR	R4, [R4, #0]
0x3378	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1854 :: 		TFT_Write_Command_Ptr(0x01);
0x337A	0x2001    MOVS	R0, #1
0x337C	0x4C77    LDR	R4, [PC, #476]
0x337E	0x6824    LDR	R4, [R4, #0]
0x3380	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1855 :: 		TFT_Write_Command_Ptr(0x79);
0x3382	0x2079    MOVS	R0, #121
0x3384	0x4C75    LDR	R4, [PC, #468]
0x3386	0x6824    LDR	R4, [R4, #0]
0x3388	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1857 :: 		TFT_Set_Index_Ptr(0xcb);
0x338A	0x20CB    MOVS	R0, #203
0x338C	0x4C72    LDR	R4, [PC, #456]
0x338E	0x6824    LDR	R4, [R4, #0]
0x3390	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1858 :: 		TFT_Write_Command_Ptr(0x39);
0x3392	0x2039    MOVS	R0, #57
0x3394	0x4C71    LDR	R4, [PC, #452]
0x3396	0x6824    LDR	R4, [R4, #0]
0x3398	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1859 :: 		TFT_Write_Command_Ptr(0x2c);
0x339A	0x202C    MOVS	R0, #44
0x339C	0x4C6F    LDR	R4, [PC, #444]
0x339E	0x6824    LDR	R4, [R4, #0]
0x33A0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1860 :: 		TFT_Write_Command_Ptr(0x00);
0x33A2	0x2000    MOVS	R0, #0
0x33A4	0x4C6D    LDR	R4, [PC, #436]
0x33A6	0x6824    LDR	R4, [R4, #0]
0x33A8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1861 :: 		TFT_Write_Command_Ptr(0x34);
0x33AA	0x2034    MOVS	R0, #52
0x33AC	0x4C6B    LDR	R4, [PC, #428]
0x33AE	0x6824    LDR	R4, [R4, #0]
0x33B0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1862 :: 		TFT_Write_Command_Ptr(0x02);
0x33B2	0x2002    MOVS	R0, #2
0x33B4	0x4C69    LDR	R4, [PC, #420]
0x33B6	0x6824    LDR	R4, [R4, #0]
0x33B8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1864 :: 		TFT_Set_Index_Ptr(0xf7);
0x33BA	0x20F7    MOVS	R0, #247
0x33BC	0x4C66    LDR	R4, [PC, #408]
0x33BE	0x6824    LDR	R4, [R4, #0]
0x33C0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1865 :: 		TFT_Write_Command_Ptr(0x20);
0x33C2	0x2020    MOVS	R0, #32
0x33C4	0x4C65    LDR	R4, [PC, #404]
0x33C6	0x6824    LDR	R4, [R4, #0]
0x33C8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1867 :: 		TFT_Set_Index_Ptr(0xea);
0x33CA	0x20EA    MOVS	R0, #234
0x33CC	0x4C62    LDR	R4, [PC, #392]
0x33CE	0x6824    LDR	R4, [R4, #0]
0x33D0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1868 :: 		TFT_Write_Command_Ptr(0x00);
0x33D2	0x2000    MOVS	R0, #0
0x33D4	0x4C61    LDR	R4, [PC, #388]
0x33D6	0x6824    LDR	R4, [R4, #0]
0x33D8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1869 :: 		TFT_Write_Command_Ptr(0x00);
0x33DA	0x2000    MOVS	R0, #0
0x33DC	0x4C5F    LDR	R4, [PC, #380]
0x33DE	0x6824    LDR	R4, [R4, #0]
0x33E0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1871 :: 		TFT_Set_Index_Ptr(0xc0);     // power control
0x33E2	0x20C0    MOVS	R0, #192
0x33E4	0x4C5C    LDR	R4, [PC, #368]
0x33E6	0x6824    LDR	R4, [R4, #0]
0x33E8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1872 :: 		TFT_Write_Command_Ptr(0x26);
0x33EA	0x2026    MOVS	R0, #38
0x33EC	0x4C5B    LDR	R4, [PC, #364]
0x33EE	0x6824    LDR	R4, [R4, #0]
0x33F0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1874 :: 		TFT_Set_Index_Ptr(0xc1);     // power control
0x33F2	0x20C1    MOVS	R0, #193
0x33F4	0x4C58    LDR	R4, [PC, #352]
0x33F6	0x6824    LDR	R4, [R4, #0]
0x33F8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1875 :: 		TFT_Write_Command_Ptr(0x11);
0x33FA	0x2011    MOVS	R0, #17
0x33FC	0x4C57    LDR	R4, [PC, #348]
0x33FE	0x6824    LDR	R4, [R4, #0]
0x3400	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1877 :: 		TFT_Set_Index_Ptr(0xc5);     // vcom control
0x3402	0x20C5    MOVS	R0, #197
0x3404	0x4C54    LDR	R4, [PC, #336]
0x3406	0x6824    LDR	R4, [R4, #0]
0x3408	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1878 :: 		TFT_Write_Command_Ptr(0x35);
0x340A	0x2035    MOVS	R0, #53
0x340C	0x4C53    LDR	R4, [PC, #332]
0x340E	0x6824    LDR	R4, [R4, #0]
0x3410	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1879 :: 		TFT_Write_Command_Ptr(0x3e);
0x3412	0x203E    MOVS	R0, #62
0x3414	0x4C51    LDR	R4, [PC, #324]
0x3416	0x6824    LDR	R4, [R4, #0]
0x3418	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1881 :: 		TFT_Set_Index_Ptr(0xc7);     // vcom control
0x341A	0x20C7    MOVS	R0, #199
0x341C	0x4C4E    LDR	R4, [PC, #312]
0x341E	0x6824    LDR	R4, [R4, #0]
0x3420	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1882 :: 		TFT_Write_Command_Ptr(0xbe);
0x3422	0x20BE    MOVS	R0, #190
0x3424	0x4C4D    LDR	R4, [PC, #308]
0x3426	0x6824    LDR	R4, [R4, #0]
0x3428	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1884 :: 		TFT_Set_Index_Ptr(0x36);     // memory access control
0x342A	0x2036    MOVS	R0, #54
0x342C	0x4C4A    LDR	R4, [PC, #296]
0x342E	0x6824    LDR	R4, [R4, #0]
0x3430	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1885 :: 		if (TFT_Disp_Rotation == 90)
0x3432	0x484B    LDR	R0, [PC, #300]
0x3434	0x7800    LDRB	R0, [R0, #0]
0x3436	0x285A    CMP	R0, #90
0x3438	0xD10C    BNE	L___Lib_TFT_Defs_TFT_Reset_ILI934197
;__Lib_TFT_Defs.c, 1886 :: 		if (Is_TFT_Rotated_180())
0x343A	0xF7FDF909  BL	_Is_TFT_Rotated_180+0
0x343E	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ILI934198
;__Lib_TFT_Defs.c, 1887 :: 		TFT_Write_Command_Ptr (0x88);
0x3440	0x2088    MOVS	R0, #136
0x3442	0x4C46    LDR	R4, [PC, #280]
0x3444	0x6824    LDR	R4, [R4, #0]
0x3446	0x47A0    BLX	R4
0x3448	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ILI934199
L___Lib_TFT_Defs_TFT_Reset_ILI934198:
;__Lib_TFT_Defs.c, 1889 :: 		TFT_Write_Command_Ptr (0x48);
0x344A	0x2048    MOVS	R0, #72
0x344C	0x4C43    LDR	R4, [PC, #268]
0x344E	0x6824    LDR	R4, [R4, #0]
0x3450	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ILI934199:
0x3452	0xE00B    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341100
L___Lib_TFT_Defs_TFT_Reset_ILI934197:
;__Lib_TFT_Defs.c, 1891 :: 		if (Is_TFT_Rotated_180())
0x3454	0xF7FDF8FC  BL	_Is_TFT_Rotated_180+0
0x3458	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ILI9341101
;__Lib_TFT_Defs.c, 1892 :: 		TFT_Write_Command_Ptr (0xE8);
0x345A	0x20E8    MOVS	R0, #232
0x345C	0x4C3F    LDR	R4, [PC, #252]
0x345E	0x6824    LDR	R4, [R4, #0]
0x3460	0x47A0    BLX	R4
0x3462	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341102
L___Lib_TFT_Defs_TFT_Reset_ILI9341101:
;__Lib_TFT_Defs.c, 1894 :: 		TFT_Write_Command_Ptr (0x28);
0x3464	0x2028    MOVS	R0, #40
0x3466	0x4C3D    LDR	R4, [PC, #244]
0x3468	0x6824    LDR	R4, [R4, #0]
0x346A	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ILI9341102:
L___Lib_TFT_Defs_TFT_Reset_ILI9341100:
;__Lib_TFT_Defs.c, 1896 :: 		TFT_Set_Index_Ptr(0x3a);     // pixel format set
0x346C	0x203A    MOVS	R0, #58
0x346E	0x4C3A    LDR	R4, [PC, #232]
0x3470	0x6824    LDR	R4, [R4, #0]
0x3472	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1897 :: 		TFT_Write_Command_Ptr(0x55); // 16bit/pixel
0x3474	0x2055    MOVS	R0, #85
0x3476	0x4C39    LDR	R4, [PC, #228]
0x3478	0x6824    LDR	R4, [R4, #0]
0x347A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1899 :: 		TFT_Set_Index_Ptr(0xb1);     // frame rate
0x347C	0x20B1    MOVS	R0, #177
0x347E	0x4C36    LDR	R4, [PC, #216]
0x3480	0x6824    LDR	R4, [R4, #0]
0x3482	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1900 :: 		TFT_Write_Command_Ptr(0x00);
0x3484	0x2000    MOVS	R0, #0
0x3486	0x4C35    LDR	R4, [PC, #212]
0x3488	0x6824    LDR	R4, [R4, #0]
0x348A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1901 :: 		TFT_Write_Command_Ptr(0x1B); // 70
0x348C	0x201B    MOVS	R0, #27
0x348E	0x4C33    LDR	R4, [PC, #204]
0x3490	0x6824    LDR	R4, [R4, #0]
0x3492	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1904 :: 		TFT_Set_Index_Ptr(0xf2);     // 3Gamma Function Disable
0x3494	0x20F2    MOVS	R0, #242
0x3496	0x4C30    LDR	R4, [PC, #192]
0x3498	0x6824    LDR	R4, [R4, #0]
0x349A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1905 :: 		TFT_Write_Command_Ptr(0x08);
0x349C	0x2008    MOVS	R0, #8
0x349E	0x4C2F    LDR	R4, [PC, #188]
0x34A0	0x6824    LDR	R4, [R4, #0]
0x34A2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1907 :: 		TFT_Set_Index_Ptr(0x26);
0x34A4	0x2026    MOVS	R0, #38
0x34A6	0x4C2C    LDR	R4, [PC, #176]
0x34A8	0x6824    LDR	R4, [R4, #0]
0x34AA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1908 :: 		TFT_Write_Command_Ptr(0x01); // gamma set 4 gamma curve 01/02/04/08
0x34AC	0x2001    MOVS	R0, #1
0x34AE	0x4C2B    LDR	R4, [PC, #172]
0x34B0	0x6824    LDR	R4, [R4, #0]
0x34B2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1910 :: 		TFT_Set_Index_Ptr(0xE0);     // positive gamma correction
0x34B4	0x20E0    MOVS	R0, #224
0x34B6	0x4C28    LDR	R4, [PC, #160]
0x34B8	0x6824    LDR	R4, [R4, #0]
0x34BA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1911 :: 		TFT_Write_Command_Ptr(0x1f);
0x34BC	0x201F    MOVS	R0, #31
0x34BE	0x4C27    LDR	R4, [PC, #156]
0x34C0	0x6824    LDR	R4, [R4, #0]
0x34C2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1912 :: 		TFT_Write_Command_Ptr(0x1a);
0x34C4	0x201A    MOVS	R0, #26
0x34C6	0x4C25    LDR	R4, [PC, #148]
0x34C8	0x6824    LDR	R4, [R4, #0]
0x34CA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1913 :: 		TFT_Write_Command_Ptr(0x18);
0x34CC	0x2018    MOVS	R0, #24
0x34CE	0x4C23    LDR	R4, [PC, #140]
0x34D0	0x6824    LDR	R4, [R4, #0]
0x34D2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1914 :: 		TFT_Write_Command_Ptr(0x0a);
0x34D4	0x200A    MOVS	R0, #10
0x34D6	0x4C21    LDR	R4, [PC, #132]
0x34D8	0x6824    LDR	R4, [R4, #0]
0x34DA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1915 :: 		TFT_Write_Command_Ptr(0x0f);
0x34DC	0x200F    MOVS	R0, #15
0x34DE	0x4C1F    LDR	R4, [PC, #124]
0x34E0	0x6824    LDR	R4, [R4, #0]
0x34E2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1916 :: 		TFT_Write_Command_Ptr(0x06);
0x34E4	0x2006    MOVS	R0, #6
0x34E6	0x4C1D    LDR	R4, [PC, #116]
0x34E8	0x6824    LDR	R4, [R4, #0]
0x34EA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1917 :: 		TFT_Write_Command_Ptr(0x45);
0x34EC	0x2045    MOVS	R0, #69
0x34EE	0x4C1B    LDR	R4, [PC, #108]
0x34F0	0x6824    LDR	R4, [R4, #0]
0x34F2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1918 :: 		TFT_Write_Command_Ptr(0x87);
0x34F4	0x2087    MOVS	R0, #135
0x34F6	0x4C19    LDR	R4, [PC, #100]
0x34F8	0x6824    LDR	R4, [R4, #0]
0x34FA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1919 :: 		TFT_Write_Command_Ptr(0x32);
0x34FC	0x2032    MOVS	R0, #50
0x34FE	0x4C17    LDR	R4, [PC, #92]
0x3500	0x6824    LDR	R4, [R4, #0]
0x3502	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1920 :: 		TFT_Write_Command_Ptr(0x0a);
0x3504	0x200A    MOVS	R0, #10
0x3506	0x4C15    LDR	R4, [PC, #84]
0x3508	0x6824    LDR	R4, [R4, #0]
0x350A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1921 :: 		TFT_Write_Command_Ptr(0x07);
0x350C	0x2007    MOVS	R0, #7
0x350E	0x4C13    LDR	R4, [PC, #76]
0x3510	0x6824    LDR	R4, [R4, #0]
0x3512	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1922 :: 		TFT_Write_Command_Ptr(0x02);
0x3514	0x2002    MOVS	R0, #2
0x3516	0x4C11    LDR	R4, [PC, #68]
0x3518	0x6824    LDR	R4, [R4, #0]
0x351A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1923 :: 		TFT_Write_Command_Ptr(0x07);
0x351C	0x2007    MOVS	R0, #7
0x351E	0x4C0F    LDR	R4, [PC, #60]
0x3520	0x6824    LDR	R4, [R4, #0]
0x3522	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1924 :: 		TFT_Write_Command_Ptr(0x05);
0x3524	0x2005    MOVS	R0, #5
0x3526	0x4C0D    LDR	R4, [PC, #52]
0x3528	0x6824    LDR	R4, [R4, #0]
0x352A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1925 :: 		TFT_Write_Command_Ptr(0x00);
0x352C	0x2000    MOVS	R0, #0
0x352E	0x4C0B    LDR	R4, [PC, #44]
0x3530	0x6824    LDR	R4, [R4, #0]
0x3532	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1927 :: 		TFT_Set_Index_Ptr(0xE1);     // negamma correction
0x3534	0x20E1    MOVS	R0, #225
0x3536	0x4C08    LDR	R4, [PC, #32]
0x3538	0x6824    LDR	R4, [R4, #0]
0x353A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1928 :: 		TFT_Write_Command_Ptr(0x00);
0x353C	0x2000    MOVS	R0, #0
0x353E	0x4C07    LDR	R4, [PC, #28]
0x3540	0x6824    LDR	R4, [R4, #0]
0x3542	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1929 :: 		TFT_Write_Command_Ptr(0x25);
0x3544	0x2025    MOVS	R0, #37
0x3546	0x4C05    LDR	R4, [PC, #20]
0x3548	0x6824    LDR	R4, [R4, #0]
0x354A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1930 :: 		TFT_Write_Command_Ptr(0x27);
0x354C	0x2027    MOVS	R0, #39
0x354E	0xE009    B	#18
0x3550	0x01A04223  	TFT_RST+0
0x3554	0x01BC4223  	TFT_CS+0
0x3558	0x05902000  	_TFT_Set_Index_Ptr+0
0x355C	0x05942000  	_TFT_Write_Command_Ptr+0
0x3560	0x01B12000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x3564	0x4C4F    LDR	R4, [PC, #316]
0x3566	0x6824    LDR	R4, [R4, #0]
0x3568	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1931 :: 		TFT_Write_Command_Ptr(0x05);
0x356A	0x2005    MOVS	R0, #5
0x356C	0x4C4D    LDR	R4, [PC, #308]
0x356E	0x6824    LDR	R4, [R4, #0]
0x3570	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1932 :: 		TFT_Write_Command_Ptr(0x10);
0x3572	0x2010    MOVS	R0, #16
0x3574	0x4C4B    LDR	R4, [PC, #300]
0x3576	0x6824    LDR	R4, [R4, #0]
0x3578	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1933 :: 		TFT_Write_Command_Ptr(0x09);
0x357A	0x2009    MOVS	R0, #9
0x357C	0x4C49    LDR	R4, [PC, #292]
0x357E	0x6824    LDR	R4, [R4, #0]
0x3580	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1934 :: 		TFT_Write_Command_Ptr(0x3a);
0x3582	0x203A    MOVS	R0, #58
0x3584	0x4C47    LDR	R4, [PC, #284]
0x3586	0x6824    LDR	R4, [R4, #0]
0x3588	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1935 :: 		TFT_Write_Command_Ptr(0x78);
0x358A	0x2078    MOVS	R0, #120
0x358C	0x4C45    LDR	R4, [PC, #276]
0x358E	0x6824    LDR	R4, [R4, #0]
0x3590	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1936 :: 		TFT_Write_Command_Ptr(0x4d);
0x3592	0x204D    MOVS	R0, #77
0x3594	0x4C43    LDR	R4, [PC, #268]
0x3596	0x6824    LDR	R4, [R4, #0]
0x3598	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1937 :: 		TFT_Write_Command_Ptr(0x05);
0x359A	0x2005    MOVS	R0, #5
0x359C	0x4C41    LDR	R4, [PC, #260]
0x359E	0x6824    LDR	R4, [R4, #0]
0x35A0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1938 :: 		TFT_Write_Command_Ptr(0x18);
0x35A2	0x2018    MOVS	R0, #24
0x35A4	0x4C3F    LDR	R4, [PC, #252]
0x35A6	0x6824    LDR	R4, [R4, #0]
0x35A8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1939 :: 		TFT_Write_Command_Ptr(0x0d);
0x35AA	0x200D    MOVS	R0, #13
0x35AC	0x4C3D    LDR	R4, [PC, #244]
0x35AE	0x6824    LDR	R4, [R4, #0]
0x35B0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1940 :: 		TFT_Write_Command_Ptr(0x38);
0x35B2	0x2038    MOVS	R0, #56
0x35B4	0x4C3B    LDR	R4, [PC, #236]
0x35B6	0x6824    LDR	R4, [R4, #0]
0x35B8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1941 :: 		TFT_Write_Command_Ptr(0x3a);
0x35BA	0x203A    MOVS	R0, #58
0x35BC	0x4C39    LDR	R4, [PC, #228]
0x35BE	0x6824    LDR	R4, [R4, #0]
0x35C0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1942 :: 		TFT_Write_Command_Ptr(0x1f);
0x35C2	0x201F    MOVS	R0, #31
0x35C4	0x4C37    LDR	R4, [PC, #220]
0x35C6	0x6824    LDR	R4, [R4, #0]
0x35C8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1946 :: 		TFT_Set_Index_Ptr(0x2A);
0x35CA	0x202A    MOVS	R0, #42
0x35CC	0x4C36    LDR	R4, [PC, #216]
0x35CE	0x6824    LDR	R4, [R4, #0]
0x35D0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1947 :: 		TFT_Write_Command_Ptr(0);
0x35D2	0x2000    MOVS	R0, #0
0x35D4	0x4C33    LDR	R4, [PC, #204]
0x35D6	0x6824    LDR	R4, [R4, #0]
0x35D8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1948 :: 		TFT_Write_Command_Ptr(0);
0x35DA	0x2000    MOVS	R0, #0
0x35DC	0x4C31    LDR	R4, [PC, #196]
0x35DE	0x6824    LDR	R4, [R4, #0]
0x35E0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1949 :: 		TFT_Write_Command_Ptr((TFT_DISP_WIDTH - 1) >> 8);
0x35E2	0x4832    LDR	R0, [PC, #200]
0x35E4	0x8800    LDRH	R0, [R0, #0]
0x35E6	0x1E40    SUBS	R0, R0, #1
0x35E8	0xB280    UXTH	R0, R0
0x35EA	0x0A04    LSRS	R4, R0, #8
0x35EC	0xB2E0    UXTB	R0, R4
0x35EE	0x4C2D    LDR	R4, [PC, #180]
0x35F0	0x6824    LDR	R4, [R4, #0]
0x35F2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1950 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH-1);
0x35F4	0x482D    LDR	R0, [PC, #180]
0x35F6	0x8800    LDRH	R0, [R0, #0]
0x35F8	0x1E44    SUBS	R4, R0, #1
0x35FA	0xB2E0    UXTB	R0, R4
0x35FC	0x4C29    LDR	R4, [PC, #164]
0x35FE	0x6824    LDR	R4, [R4, #0]
0x3600	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1952 :: 		TFT_Set_Index_Ptr(0x2B);
0x3602	0x202B    MOVS	R0, #43
0x3604	0x4C28    LDR	R4, [PC, #160]
0x3606	0x6824    LDR	R4, [R4, #0]
0x3608	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1953 :: 		TFT_Write_Command_Ptr(0);
0x360A	0x2000    MOVS	R0, #0
0x360C	0x4C25    LDR	R4, [PC, #148]
0x360E	0x6824    LDR	R4, [R4, #0]
0x3610	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1954 :: 		TFT_Write_Command_Ptr(0);
0x3612	0x2000    MOVS	R0, #0
0x3614	0x4C23    LDR	R4, [PC, #140]
0x3616	0x6824    LDR	R4, [R4, #0]
0x3618	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1955 :: 		TFT_Write_Command_Ptr((TFT_DISP_HEIGHT - 1) >> 8);
0x361A	0x4825    LDR	R0, [PC, #148]
0x361C	0x8800    LDRH	R0, [R0, #0]
0x361E	0x1E40    SUBS	R0, R0, #1
0x3620	0xB280    UXTH	R0, R0
0x3622	0x0A04    LSRS	R4, R0, #8
0x3624	0xB2E0    UXTB	R0, R4
0x3626	0x4C1F    LDR	R4, [PC, #124]
0x3628	0x6824    LDR	R4, [R4, #0]
0x362A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1956 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT-1);
0x362C	0x4820    LDR	R0, [PC, #128]
0x362E	0x8800    LDRH	R0, [R0, #0]
0x3630	0x1E44    SUBS	R4, R0, #1
0x3632	0xB2E0    UXTB	R0, R4
0x3634	0x4C1B    LDR	R4, [PC, #108]
0x3636	0x6824    LDR	R4, [R4, #0]
0x3638	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1958 :: 		TFT_Set_Index_Ptr(0xb7);     // entry mode set
0x363A	0x20B7    MOVS	R0, #183
0x363C	0x4C1A    LDR	R4, [PC, #104]
0x363E	0x6824    LDR	R4, [R4, #0]
0x3640	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1959 :: 		TFT_Write_Command_Ptr(0x07);
0x3642	0x2007    MOVS	R0, #7
0x3644	0x4C17    LDR	R4, [PC, #92]
0x3646	0x6824    LDR	R4, [R4, #0]
0x3648	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1961 :: 		TFT_Set_Index_Ptr(0xb6);     // display function control
0x364A	0x20B6    MOVS	R0, #182
0x364C	0x4C16    LDR	R4, [PC, #88]
0x364E	0x6824    LDR	R4, [R4, #0]
0x3650	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1962 :: 		TFT_Write_Command_Ptr(0x0a);
0x3652	0x200A    MOVS	R0, #10
0x3654	0x4C13    LDR	R4, [PC, #76]
0x3656	0x6824    LDR	R4, [R4, #0]
0x3658	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1963 :: 		TFT_Write_Command_Ptr(0x82);
0x365A	0x2082    MOVS	R0, #130
0x365C	0x4C11    LDR	R4, [PC, #68]
0x365E	0x6824    LDR	R4, [R4, #0]
0x3660	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1964 :: 		TFT_Write_Command_Ptr(0x27);
0x3662	0x2027    MOVS	R0, #39
0x3664	0x4C0F    LDR	R4, [PC, #60]
0x3666	0x6824    LDR	R4, [R4, #0]
0x3668	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1965 :: 		TFT_Write_Command_Ptr(0x00);
0x366A	0x2000    MOVS	R0, #0
0x366C	0x4C0D    LDR	R4, [PC, #52]
0x366E	0x6824    LDR	R4, [R4, #0]
0x3670	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1967 :: 		TFT_Set_Index_Ptr(0x11);     // sleep out
0x3672	0x2011    MOVS	R0, #17
0x3674	0x4C0C    LDR	R4, [PC, #48]
0x3676	0x6824    LDR	R4, [R4, #0]
0x3678	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1968 :: 		Delay_100ms();
0x367A	0xF7FCFF25  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1969 :: 		TFT_Set_Index_Ptr(0x29);     // display on
0x367E	0x2029    MOVS	R0, #41
0x3680	0x4C09    LDR	R4, [PC, #36]
0x3682	0x6824    LDR	R4, [R4, #0]
0x3684	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1970 :: 		Delay_100ms();
0x3686	0xF7FCFF1F  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1971 :: 		TFT_Set_Index_Ptr(0x2c);     // memory write
0x368A	0x202C    MOVS	R0, #44
0x368C	0x4C06    LDR	R4, [PC, #24]
0x368E	0x6824    LDR	R4, [R4, #0]
0x3690	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1972 :: 		TFT_CS = 1;
0x3692	0x2101    MOVS	R1, #1
0x3694	0xB249    SXTB	R1, R1
0x3696	0x4807    LDR	R0, [PC, #28]
0x3698	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1973 :: 		}
L_end_TFT_Reset_ILI9341:
0x369A	0xF8DDE000  LDR	LR, [SP, #0]
0x369E	0xB001    ADD	SP, SP, #4
0x36A0	0x4770    BX	LR
0x36A2	0xBF00    NOP
0x36A4	0x05942000  	_TFT_Write_Command_Ptr+0
0x36A8	0x05902000  	_TFT_Set_Index_Ptr+0
0x36AC	0x04D62000  	_TFT_DISP_WIDTH+0
0x36B0	0x05602000  	_TFT_DISP_HEIGHT+0
0x36B4	0x01BC4223  	TFT_CS+0
; end of __Lib_TFT_Defs_TFT_Reset_ILI9341
_TFT_Set_Index:
;__Lib_TFT_Defs.c, 54 :: 		void TFT_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x0338	0xB081    SUB	SP, SP, #4
0x033A	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 55 :: 		TFT_RS = 0;
0x033E	0x2200    MOVS	R2, #0
0x0340	0xB252    SXTB	R2, R2
0x0342	0x4908    LDR	R1, [PC, #32]
0x0344	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 56 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x0346	0xF7FFFFC7  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 57 :: 		TFT_Write_Strobe();
0x034A	0x2200    MOVS	R2, #0
0x034C	0xB252    SXTB	R2, R2
0x034E	0x4906    LDR	R1, [PC, #24]
0x0350	0x600A    STR	R2, [R1, #0]
0x0352	0xBF00    NOP
0x0354	0x2201    MOVS	R2, #1
0x0356	0xB252    SXTB	R2, R2
0x0358	0x4903    LDR	R1, [PC, #12]
0x035A	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 58 :: 		}
L_end_TFT_Set_Index:
0x035C	0xF8DDE000  LDR	LR, [SP, #0]
0x0360	0xB001    ADD	SP, SP, #4
0x0362	0x4770    BX	LR
0x0364	0x01B04223  	TFT_RS+0
0x0368	0x01AC4223  	TFT_WR+0
; end of _TFT_Set_Index
__Lib_TFT_Defs_Write_to_Port:
;__Lib_TFT_Defs.c, 43 :: 		static void Write_to_Port(char value) {
; value start address is: 0 (R0)
0x02D8	0xB081    SUB	SP, SP, #4
; value end address is: 0 (R0)
; value start address is: 0 (R0)
;__Lib_TFT_Defs.c, 46 :: 		temp &= 0xFF00;
0x02DA	0x4A05    LDR	R2, [PC, #20]
0x02DC	0x8811    LDRH	R1, [R2, #0]
0x02DE	0xF401417F  AND	R1, R1, #65280
0x02E2	0xB289    UXTH	R1, R1
;__Lib_TFT_Defs.c, 47 :: 		TFT_DataPort = value | temp;
0x02E4	0xEA400101  ORR	R1, R0, R1, LSL #0
; value end address is: 0 (R0)
0x02E8	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 48 :: 		}
L_end_Write_to_Port:
0x02EA	0xB001    ADD	SP, SP, #4
0x02EC	0x4770    BX	LR
0x02EE	0xBF00    NOP
0x02F0	0x180C4001  	TFT_DataPort+0
; end of __Lib_TFT_Defs_Write_to_Port
_TFT_Write_Command:
;__Lib_TFT_Defs.c, 64 :: 		void TFT_Write_Command(unsigned short cmd) {
; cmd start address is: 0 (R0)
0x061C	0xB081    SUB	SP, SP, #4
0x061E	0xF8CDE000  STR	LR, [SP, #0]
; cmd end address is: 0 (R0)
; cmd start address is: 0 (R0)
;__Lib_TFT_Defs.c, 65 :: 		TFT_RS = 1;
0x0622	0x2201    MOVS	R2, #1
0x0624	0xB252    SXTB	R2, R2
0x0626	0x4908    LDR	R1, [PC, #32]
0x0628	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 66 :: 		Write_to_Port(cmd);
; cmd end address is: 0 (R0)
0x062A	0xF7FFFE55  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 67 :: 		TFT_Write_Strobe();
0x062E	0x2200    MOVS	R2, #0
0x0630	0xB252    SXTB	R2, R2
0x0632	0x4906    LDR	R1, [PC, #24]
0x0634	0x600A    STR	R2, [R1, #0]
0x0636	0xBF00    NOP
0x0638	0x2201    MOVS	R2, #1
0x063A	0xB252    SXTB	R2, R2
0x063C	0x4903    LDR	R1, [PC, #12]
0x063E	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 68 :: 		}
L_end_TFT_Write_Command:
0x0640	0xF8DDE000  LDR	LR, [SP, #0]
0x0644	0xB001    ADD	SP, SP, #4
0x0646	0x4770    BX	LR
0x0648	0x01B04223  	TFT_RS+0
0x064C	0x01AC4223  	TFT_WR+0
; end of _TFT_Write_Command
_TFT_SSD1963_8bit_Set_Index:
;__Lib_TFT_Defs.c, 2883 :: 		void TFT_SSD1963_8bit_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x0660	0xB082    SUB	SP, SP, #8
0x0662	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 2884 :: 		Delay_1us(); Delay_1us();
0x0666	0xF7FFFDC3  BL	_Delay_1us+0
0x066A	0xF7FFFDC1  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 2885 :: 		TFT_CS = 0;
0x066E	0x2300    MOVS	R3, #0
0x0670	0xB25B    SXTB	R3, R3
0x0672	0x490C    LDR	R1, [PC, #48]
0x0674	0x9101    STR	R1, [SP, #4]
0x0676	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 2886 :: 		TFT_RD = 1;
0x0678	0x2201    MOVS	R2, #1
0x067A	0xB252    SXTB	R2, R2
0x067C	0x490A    LDR	R1, [PC, #40]
0x067E	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2887 :: 		TFT_RS = 0;
0x0680	0x490A    LDR	R1, [PC, #40]
0x0682	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 2888 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x0684	0xF7FFFE28  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 2889 :: 		TFT_WR = 0;
0x0688	0x2200    MOVS	R2, #0
0x068A	0xB252    SXTB	R2, R2
0x068C	0x4908    LDR	R1, [PC, #32]
0x068E	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2890 :: 		TFT_WR = 1;
0x0690	0x2201    MOVS	R2, #1
0x0692	0xB252    SXTB	R2, R2
0x0694	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2891 :: 		TFT_CS = 1;
0x0696	0x9901    LDR	R1, [SP, #4]
0x0698	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2892 :: 		}
L_end_TFT_SSD1963_8bit_Set_Index:
0x069A	0xF8DDE000  LDR	LR, [SP, #0]
0x069E	0xB002    ADD	SP, SP, #8
0x06A0	0x4770    BX	LR
0x06A2	0xBF00    NOP
0x06A4	0x01BC4223  	TFT_CS+0
0x06A8	0x01A84223  	TFT_RD+0
0x06AC	0x01B04223  	TFT_RS+0
0x06B0	0x01AC4223  	TFT_WR+0
; end of _TFT_SSD1963_8bit_Set_Index
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
0x01F0	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x01F2	0xF240070B  MOVW	R7, #11
0x01F6	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x01FA	0x1E7F    SUBS	R7, R7, #1
0x01FC	0xD1FD    BNE	L_Delay_1us0
0x01FE	0xBF00    NOP
0x0200	0xBF00    NOP
0x0202	0xBF00    NOP
0x0204	0xBF00    NOP
0x0206	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x0208	0xB001    ADD	SP, SP, #4
0x020A	0x4770    BX	LR
; end of _Delay_1us
_TFT_SSD1963YT_8bit_Write_Command:
;__Lib_TFT_Defs.c, 2898 :: 		void TFT_SSD1963YT_8bit_Write_Command(unsigned char command) {
; command start address is: 0 (R0)
0x04E4	0xB082    SUB	SP, SP, #8
0x04E6	0xF8CDE000  STR	LR, [SP, #0]
; command end address is: 0 (R0)
; command start address is: 0 (R0)
;__Lib_TFT_Defs.c, 2899 :: 		TFT_CS = 0;
0x04EA	0x2200    MOVS	R2, #0
0x04EC	0xB252    SXTB	R2, R2
0x04EE	0x490E    LDR	R1, [PC, #56]
0x04F0	0x9101    STR	R1, [SP, #4]
0x04F2	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2900 :: 		TFT_RD = 1;
0x04F4	0x2201    MOVS	R2, #1
0x04F6	0xB252    SXTB	R2, R2
0x04F8	0x490C    LDR	R1, [PC, #48]
0x04FA	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2901 :: 		TFT_RS = 1;
0x04FC	0x490C    LDR	R1, [PC, #48]
0x04FE	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2902 :: 		Write_to_Port(command);
; command end address is: 0 (R0)
0x0500	0xF7FFFEEA  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 2903 :: 		TFT_WR = 0;
0x0504	0x2200    MOVS	R2, #0
0x0506	0xB252    SXTB	R2, R2
0x0508	0x490A    LDR	R1, [PC, #40]
0x050A	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2904 :: 		TFT_WR = 1;
0x050C	0x2201    MOVS	R2, #1
0x050E	0xB252    SXTB	R2, R2
0x0510	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2905 :: 		TFT_CS = 1;
0x0512	0x9901    LDR	R1, [SP, #4]
0x0514	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2906 :: 		Delay_1us(); Delay_1us();
0x0516	0xF7FFFE6B  BL	_Delay_1us+0
0x051A	0xF7FFFE69  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 2907 :: 		}
L_end_TFT_SSD1963YT_8bit_Write_Command:
0x051E	0xF8DDE000  LDR	LR, [SP, #0]
0x0522	0xB002    ADD	SP, SP, #8
0x0524	0x4770    BX	LR
0x0526	0xBF00    NOP
0x0528	0x01BC4223  	TFT_CS+0
0x052C	0x01A84223  	TFT_RD+0
0x0530	0x01B04223  	TFT_RS+0
0x0534	0x01AC4223  	TFT_WR+0
; end of _TFT_SSD1963YT_8bit_Write_Command
__Lib_TFT_Defs_TFT_Set_Pin_Directions:
;__Lib_TFT_Defs.c, 86 :: 		static void TFT_Set_Pin_Directions() {
0x0538	0xB081    SUB	SP, SP, #4
0x053A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 89 :: 		MOVW  R0, #lo_addr(TFT_RST)
0x053E	0xF641000C  MOVW	R0, #lo_addr(TFT_RST+0)
;__Lib_TFT_Defs.c, 90 :: 		MOVT  R0, #hi_addr(TFT_RST)
0x0542	0xF2C40001  MOVT	R0, #hi_addr(TFT_RST+0)
;__Lib_TFT_Defs.c, 91 :: 		MOV   R1, #1
0x0546	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 92 :: 		LSL   R1, R1, #bitPos(TFT_RST)
0x054A	0xEA4F2101  LSL	R1, R1, BitPos(TFT_RST+0)
;__Lib_TFT_Defs.c, 94 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x054E	0x4A25    LDR	R2, [PC, #148]
0x0550	0xB289    UXTH	R1, R1
0x0552	0xF003F9D1  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 97 :: 		TFT_RST = 0;
0x0556	0x2100    MOVS	R1, #0
0x0558	0xB249    SXTB	R1, R1
0x055A	0x4823    LDR	R0, [PC, #140]
0x055C	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 101 :: 		MOVW  R0, #lo_addr(TFT_RS)
0x055E	0xF641000C  MOVW	R0, #lo_addr(TFT_RS+0)
;__Lib_TFT_Defs.c, 102 :: 		MOVT  R0, #hi_addr(TFT_RS)
0x0562	0xF2C40001  MOVT	R0, #hi_addr(TFT_RS+0)
;__Lib_TFT_Defs.c, 103 :: 		MOV   R1, #1
0x0566	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 104 :: 		LSL   R1, R1, #bitPos(TFT_RS)
0x056A	0xEA4F3101  LSL	R1, R1, BitPos(TFT_RS+0)
;__Lib_TFT_Defs.c, 106 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x056E	0x4A1D    LDR	R2, [PC, #116]
0x0570	0xB289    UXTH	R1, R1
0x0572	0xF003F9C1  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 109 :: 		TFT_RS = 1;
0x0576	0x2101    MOVS	R1, #1
0x0578	0xB249    SXTB	R1, R1
0x057A	0x481C    LDR	R0, [PC, #112]
0x057C	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 113 :: 		MOVW  R0, #lo_addr(TFT_CS)
0x057E	0xF641000C  MOVW	R0, #lo_addr(TFT_CS+0)
;__Lib_TFT_Defs.c, 114 :: 		MOVT  R0, #hi_addr(TFT_CS)
0x0582	0xF2C40001  MOVT	R0, #hi_addr(TFT_CS+0)
;__Lib_TFT_Defs.c, 115 :: 		MOV   R1, #1
0x0586	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 116 :: 		LSL   R1, R1, #bitPos(TFT_CS)
0x058A	0xEA4F31C1  LSL	R1, R1, BitPos(TFT_CS+0)
;__Lib_TFT_Defs.c, 118 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x058E	0x4A15    LDR	R2, [PC, #84]
0x0590	0xB289    UXTH	R1, R1
0x0592	0xF003F9B1  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 121 :: 		TFT_CS = 1;
0x0596	0x2101    MOVS	R1, #1
0x0598	0xB249    SXTB	R1, R1
0x059A	0x4815    LDR	R0, [PC, #84]
0x059C	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 125 :: 		MOVW  R0, #lo_addr(TFT_RD)
0x059E	0xF641000C  MOVW	R0, #lo_addr(TFT_RD+0)
;__Lib_TFT_Defs.c, 126 :: 		MOVT  R0, #hi_addr(TFT_RD)
0x05A2	0xF2C40001  MOVT	R0, #hi_addr(TFT_RD+0)
;__Lib_TFT_Defs.c, 127 :: 		MOV   R1, #1
0x05A6	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 128 :: 		LSL   R1, R1, #bitPos(TFT_RD)
0x05AA	0xEA4F2181  LSL	R1, R1, BitPos(TFT_RD+0)
;__Lib_TFT_Defs.c, 130 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x05AE	0x4A0D    LDR	R2, [PC, #52]
0x05B0	0xB289    UXTH	R1, R1
0x05B2	0xF003F9A1  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 134 :: 		MOVW  R0, #lo_addr(TFT_WR)
0x05B6	0xF641000C  MOVW	R0, #lo_addr(TFT_WR+0)
;__Lib_TFT_Defs.c, 135 :: 		MOVT  R0, #hi_addr(TFT_WR)
0x05BA	0xF2C40001  MOVT	R0, #hi_addr(TFT_WR+0)
;__Lib_TFT_Defs.c, 136 :: 		MOV   R1, #1
0x05BE	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 137 :: 		LSL   R1, R1, #bitPos(TFT_WR)
0x05C2	0xEA4F21C1  LSL	R1, R1, BitPos(TFT_WR+0)
;__Lib_TFT_Defs.c, 139 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x05C6	0x4A07    LDR	R2, [PC, #28]
0x05C8	0xB289    UXTH	R1, R1
0x05CA	0xF003F995  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 141 :: 		TFT_RD = 1;
0x05CE	0x2101    MOVS	R1, #1
0x05D0	0xB249    SXTB	R1, R1
0x05D2	0x4808    LDR	R0, [PC, #32]
0x05D4	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 142 :: 		TFT_WR = 1;
0x05D6	0x4808    LDR	R0, [PC, #32]
0x05D8	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 143 :: 		}
L_end_TFT_Set_Pin_Directions:
0x05DA	0xF8DDE000  LDR	LR, [SP, #0]
0x05DE	0xB001    ADD	SP, SP, #4
0x05E0	0x4770    BX	LR
0x05E2	0xBF00    NOP
0x05E4	0x00140008  	#524308
0x05E8	0x01A04223  	TFT_RST+0
0x05EC	0x01B04223  	TFT_RS+0
0x05F0	0x01BC4223  	TFT_CS+0
0x05F4	0x01A84223  	TFT_RD+0
0x05F8	0x01AC4223  	TFT_WR+0
; end of __Lib_TFT_Defs_TFT_Set_Pin_Directions
_Delay_100ms:
;__Lib_Delays.c, 53 :: 		void Delay_100ms() {
0x04C8	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 54 :: 		Delay_ms(100);
0x04CA	0xF644777F  MOVW	R7, #20351
0x04CE	0xF2C00712  MOVT	R7, #18
L_Delay_100ms20:
0x04D2	0x1E7F    SUBS	R7, R7, #1
0x04D4	0xD1FD    BNE	L_Delay_100ms20
0x04D6	0xBF00    NOP
0x04D8	0xBF00    NOP
0x04DA	0xBF00    NOP
0x04DC	0xBF00    NOP
0x04DE	0xBF00    NOP
;__Lib_Delays.c, 55 :: 		}
L_end_Delay_100ms:
0x04E0	0xB001    ADD	SP, SP, #4
0x04E2	0x4770    BX	LR
; end of _Delay_100ms
_Delay_5ms:
;__Lib_Delays.c, 45 :: 		void Delay_5ms() {
0x0600	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 46 :: 		Delay_ms(5);
0x0602	0xF64E275F  MOVW	R7, #59999
0x0606	0xF2C00700  MOVT	R7, #0
L_Delay_5ms16:
0x060A	0x1E7F    SUBS	R7, R7, #1
0x060C	0xD1FD    BNE	L_Delay_5ms16
0x060E	0xBF00    NOP
0x0610	0xBF00    NOP
0x0612	0xBF00    NOP
0x0614	0xBF00    NOP
0x0616	0xBF00    NOP
;__Lib_Delays.c, 47 :: 		}
L_end_Delay_5ms:
0x0618	0xB001    ADD	SP, SP, #4
0x061A	0x4770    BX	LR
; end of _Delay_5ms
_Is_TFT_Rotated_180:
;__Lib_TFT_Defs.c, 25 :: 		char Is_TFT_Rotated_180() {
0x0650	0xB081    SUB	SP, SP, #4
;__Lib_TFT_Defs.c, 26 :: 		return TFT_Rotated_180;
0x0652	0x4802    LDR	R0, [PC, #8]
0x0654	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT_Defs.c, 27 :: 		}
L_end_Is_TFT_Rotated_180:
0x0656	0xB001    ADD	SP, SP, #4
0x0658	0x4770    BX	LR
0x065A	0xBF00    NOP
0x065C	0x01B02000  	__Lib_TFT_Defs_TFT_Rotated_180+0
; end of _Is_TFT_Rotated_180
_TFT_Set_Font:
;__Lib_TFT.c, 169 :: 		
; font_orientation start address is: 8 (R2)
; font_color start address is: 4 (R1)
; activeFont start address is: 0 (R0)
0x4634	0xB081    SUB	SP, SP, #4
; font_orientation end address is: 8 (R2)
; font_color end address is: 4 (R1)
; activeFont end address is: 0 (R0)
; activeFont start address is: 0 (R0)
; font_color start address is: 4 (R1)
; font_orientation start address is: 8 (R2)
;__Lib_TFT.c, 170 :: 		
0x4636	0x4B12    LDR	R3, [PC, #72]
0x4638	0x6018    STR	R0, [R3, #0]
;__Lib_TFT.c, 171 :: 		
0x463A	0x1C83    ADDS	R3, R0, #2
0x463C	0x781C    LDRB	R4, [R3, #0]
0x463E	0x1CC3    ADDS	R3, R0, #3
0x4640	0x781B    LDRB	R3, [R3, #0]
0x4642	0x021B    LSLS	R3, R3, #8
0x4644	0xB29B    UXTH	R3, R3
0x4646	0x18E4    ADDS	R4, R4, R3
0x4648	0x4B0E    LDR	R3, [PC, #56]
0x464A	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 172 :: 		
0x464C	0x1D03    ADDS	R3, R0, #4
0x464E	0x781C    LDRB	R4, [R3, #0]
0x4650	0x1D43    ADDS	R3, R0, #5
0x4652	0x781B    LDRB	R3, [R3, #0]
0x4654	0x021B    LSLS	R3, R3, #8
0x4656	0xB29B    UXTH	R3, R3
0x4658	0x18E4    ADDS	R4, R4, R3
0x465A	0x4B0B    LDR	R3, [PC, #44]
0x465C	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 173 :: 		
0x465E	0x1D83    ADDS	R3, R0, #6
; activeFont end address is: 0 (R0)
0x4660	0x781C    LDRB	R4, [R3, #0]
0x4662	0x4B0A    LDR	R3, [PC, #40]
0x4664	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 175 :: 		
0x4666	0x4B0A    LDR	R3, [PC, #40]
0x4668	0x8019    STRH	R1, [R3, #0]
; font_color end address is: 4 (R1)
;__Lib_TFT.c, 176 :: 		
0x466A	0x4B0A    LDR	R3, [PC, #40]
0x466C	0x701A    STRB	R2, [R3, #0]
; font_orientation end address is: 8 (R2)
;__Lib_TFT.c, 177 :: 		
0x466E	0x2401    MOVS	R4, #1
0x4670	0x4B09    LDR	R3, [PC, #36]
0x4672	0x701C    STRB	R4, [R3, #0]
;__Lib_TFT.c, 178 :: 		
0x4674	0x2400    MOVS	R4, #0
0x4676	0x4B09    LDR	R3, [PC, #36]
0x4678	0x701C    STRB	R4, [R3, #0]
;__Lib_TFT.c, 179 :: 		
L_end_TFT_Set_Font:
0x467A	0xB001    ADD	SP, SP, #4
0x467C	0x4770    BX	LR
0x467E	0xBF00    NOP
0x4680	0x056C2000  	__Lib_TFT__font+0
0x4684	0x05622000  	__Lib_TFT__fontFirstChar+0
0x4688	0x05702000  	__Lib_TFT__fontLastChar+0
0x468C	0x05722000  	__Lib_TFT__fontHeight+0
0x4690	0x05742000  	__Lib_TFT_FontColor+0
0x4694	0x05552000  	__Lib_TFT_FontOrientation+0
0x4698	0x01AE2000  	__Lib_TFT_FontInitialized+0
0x469C	0x05762000  	_ExternalFontSet+0
; end of _TFT_Set_Font
_TFT_Fill_Screen:
;__Lib_TFT.c, 756 :: 		
0x46A0	0xB084    SUB	SP, SP, #16
0x46A2	0xF8CDE000  STR	LR, [SP, #0]
0x46A6	0xF8AD000C  STRH	R0, [SP, #12]
;__Lib_TFT.c, 758 :: 		
0x46AA	0x2200    MOVS	R2, #0
0x46AC	0xB252    SXTB	R2, R2
0x46AE	0x491A    LDR	R1, [PC, #104]
0x46B0	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 759 :: 		
0x46B2	0xF7FCFF57  BL	__Lib_TFT_Is_SSD1963_Set+0
0x46B6	0xB168    CBZ	R0, L_TFT_Fill_Screen78
;__Lib_TFT.c, 760 :: 		
0x46B8	0x4918    LDR	R1, [PC, #96]
0x46BA	0x8809    LDRH	R1, [R1, #0]
0x46BC	0x1E4C    SUBS	R4, R1, #1
0x46BE	0x4918    LDR	R1, [PC, #96]
0x46C0	0x8809    LDRH	R1, [R1, #0]
0x46C2	0x1E49    SUBS	R1, R1, #1
0x46C4	0xB2A3    UXTH	R3, R4
0x46C6	0xB28A    UXTH	R2, R1
0x46C8	0x2100    MOVS	R1, #0
0x46CA	0x2000    MOVS	R0, #0
0x46CC	0x4C15    LDR	R4, [PC, #84]
0x46CE	0x6824    LDR	R4, [R4, #0]
0x46D0	0x47A0    BLX	R4
0x46D2	0xE004    B	L_TFT_Fill_Screen79
L_TFT_Fill_Screen78:
;__Lib_TFT.c, 762 :: 		
0x46D4	0x2100    MOVS	R1, #0
0x46D6	0x2000    MOVS	R0, #0
0x46D8	0x4C13    LDR	R4, [PC, #76]
0x46DA	0x6824    LDR	R4, [R4, #0]
0x46DC	0x47A0    BLX	R4
L_TFT_Fill_Screen79:
;__Lib_TFT.c, 764 :: 		
0x46DE	0x4910    LDR	R1, [PC, #64]
0x46E0	0x880A    LDRH	R2, [R1, #0]
0x46E2	0x490E    LDR	R1, [PC, #56]
0x46E4	0x8809    LDRH	R1, [R1, #0]
0x46E6	0x4351    MULS	R1, R2, R1
0x46E8	0x9102    STR	R1, [SP, #8]
;__Lib_TFT.c, 765 :: 		
0x46EA	0x2100    MOVS	R1, #0
0x46EC	0x9101    STR	R1, [SP, #4]
L_TFT_Fill_Screen80:
0x46EE	0x9A02    LDR	R2, [SP, #8]
0x46F0	0x9901    LDR	R1, [SP, #4]
0x46F2	0x4291    CMP	R1, R2
0x46F4	0xD208    BCS	L_TFT_Fill_Screen81
;__Lib_TFT.c, 766 :: 		
0x46F6	0xF8BD000C  LDRH	R0, [SP, #12]
0x46FA	0x4C0C    LDR	R4, [PC, #48]
0x46FC	0x6824    LDR	R4, [R4, #0]
0x46FE	0x47A0    BLX	R4
;__Lib_TFT.c, 765 :: 		
0x4700	0x9901    LDR	R1, [SP, #4]
0x4702	0x1C49    ADDS	R1, R1, #1
0x4704	0x9101    STR	R1, [SP, #4]
;__Lib_TFT.c, 766 :: 		
0x4706	0xE7F2    B	L_TFT_Fill_Screen80
L_TFT_Fill_Screen81:
;__Lib_TFT.c, 767 :: 		
0x4708	0x2201    MOVS	R2, #1
0x470A	0xB252    SXTB	R2, R2
0x470C	0x4902    LDR	R1, [PC, #8]
0x470E	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 768 :: 		
L_end_TFT_Fill_Screen:
0x4710	0xF8DDE000  LDR	LR, [SP, #0]
0x4714	0xB004    ADD	SP, SP, #16
0x4716	0x4770    BX	LR
0x4718	0x01BC4223  	TFT_CS+0
0x471C	0x05602000  	_TFT_DISP_HEIGHT+0
0x4720	0x04D62000  	_TFT_DISP_WIDTH+0
0x4724	0x055C2000  	_TFT_SSD1963_Set_Address_Ptr+0
0x4728	0x05642000  	_TFT_Set_Address_Ptr+0
0x472C	0x05682000  	_TFT_Write_Data_Ptr+0
; end of _TFT_Fill_Screen
_TFT_Set_Address_SSD1963II:
;__Lib_TFT_Defs.c, 2374 :: 		void TFT_Set_Address_SSD1963II(unsigned int x1, unsigned int y1, unsigned int x2, unsigned int y2) {
; y2 start address is: 12 (R3)
; x2 start address is: 8 (R2)
; y1 start address is: 4 (R1)
; x1 start address is: 0 (R0)
0x37B0	0xB083    SUB	SP, SP, #12
0x37B2	0xF8CDE000  STR	LR, [SP, #0]
0x37B6	0xB29E    UXTH	R6, R3
0x37B8	0xB293    UXTH	R3, R2
0x37BA	0xB28A    UXTH	R2, R1
0x37BC	0xB281    UXTH	R1, R0
; y2 end address is: 12 (R3)
; x2 end address is: 8 (R2)
; y1 end address is: 4 (R1)
; x1 end address is: 0 (R0)
; x1 start address is: 4 (R1)
; y1 start address is: 8 (R2)
; x2 start address is: 12 (R3)
; y2 start address is: 24 (R6)
;__Lib_TFT_Defs.c, 2379 :: 		if ((TFT_DISP_WIDTH > 480) || (TFT_DISP_HEIGHT > 480)) {
0x37BE	0x4C49    LDR	R4, [PC, #292]
0x37C0	0x8824    LDRH	R4, [R4, #0]
0x37C2	0xF5B47FF0  CMP	R4, #480
0x37C6	0xD805    BHI	L__TFT_Set_Address_SSD1963II194
0x37C8	0x4C47    LDR	R4, [PC, #284]
0x37CA	0x8824    LDRH	R4, [R4, #0]
0x37CC	0xF5B47FF0  CMP	R4, #480
0x37D0	0xD800    BHI	L__TFT_Set_Address_SSD1963II193
0x37D2	0xE004    B	L_TFT_Set_Address_SSD1963II135
L__TFT_Set_Address_SSD1963II194:
L__TFT_Set_Address_SSD1963II193:
;__Lib_TFT_Defs.c, 2380 :: 		_width = 800;
; _width start address is: 32 (R8)
0x37D4	0xF2403820  MOVW	R8, #800
;__Lib_TFT_Defs.c, 2381 :: 		_height = 480;
; _height start address is: 28 (R7)
0x37D8	0xF24017E0  MOVW	R7, #480
;__Lib_TFT_Defs.c, 2382 :: 		}
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
0x37DC	0xE003    B	L_TFT_Set_Address_SSD1963II136
L_TFT_Set_Address_SSD1963II135:
;__Lib_TFT_Defs.c, 2384 :: 		_width = 480;
; _width start address is: 32 (R8)
0x37DE	0xF24018E0  MOVW	R8, #480
;__Lib_TFT_Defs.c, 2385 :: 		_height = 272;
; _height start address is: 28 (R7)
0x37E2	0xF2401710  MOVW	R7, #272
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2386 :: 		}
L_TFT_Set_Address_SSD1963II136:
;__Lib_TFT_Defs.c, 2387 :: 		if (TFT_Disp_Rotation == 90) {
; _height start address is: 28 (R7)
; _width start address is: 32 (R8)
0x37E6	0x4C41    LDR	R4, [PC, #260]
0x37E8	0x7824    LDRB	R4, [R4, #0]
0x37EA	0x2C5A    CMP	R4, #90
0x37EC	0xD11D    BNE	L_TFT_Set_Address_SSD1963II137
;__Lib_TFT_Defs.c, 2388 :: 		if (Is_TFT_Rotated_180()) {
0x37EE	0xF7FCFF2F  BL	_Is_TFT_Rotated_180+0
0x37F2	0xB168    CBZ	R0, L_TFT_Set_Address_SSD1963II138
; _height end address is: 28 (R7)
;__Lib_TFT_Defs.c, 2389 :: 		s_col = (_width - 1) - y2;
0x37F4	0xF1A80501  SUB	R5, R8, #1
0x37F8	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x37FA	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x37FC	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2390 :: 		e_col = (_width - 1) - y1;
0x3800	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x3802	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2391 :: 		s_page = x1;
0x3806	0xF8AD1008  STRH	R1, [SP, #8]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2392 :: 		e_page = x2;
0x380A	0xF8AD300A  STRH	R3, [SP, #10]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2393 :: 		} else {
0x380E	0xE00B    B	L_TFT_Set_Address_SSD1963II139
L_TFT_Set_Address_SSD1963II138:
;__Lib_TFT_Defs.c, 2394 :: 		s_col = y1;
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x3810	0xF8AD2004  STRH	R2, [SP, #4]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2395 :: 		e_col = y2;
0x3814	0xF8AD6006  STRH	R6, [SP, #6]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2396 :: 		s_page = (_height - 1) - x2;
0x3818	0x1E7D    SUBS	R5, R7, #1
0x381A	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x381C	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x381E	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2397 :: 		e_page = (_height - 1) - x1;
0x3822	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x3824	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2398 :: 		}
L_TFT_Set_Address_SSD1963II139:
;__Lib_TFT_Defs.c, 2399 :: 		} else {
0x3828	0xE01C    B	L_TFT_Set_Address_SSD1963II140
L_TFT_Set_Address_SSD1963II137:
;__Lib_TFT_Defs.c, 2400 :: 		if (Is_TFT_Rotated_180()) {
; _width start address is: 32 (R8)
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x382A	0xF7FCFF11  BL	_Is_TFT_Rotated_180+0
0x382E	0xB188    CBZ	R0, L_TFT_Set_Address_SSD1963II141
;__Lib_TFT_Defs.c, 2401 :: 		s_col = (_width - 1) - x2;
0x3830	0xF1A80501  SUB	R5, R8, #1
0x3834	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x3836	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x3838	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2402 :: 		e_col = (_width - 1) - x1;
0x383C	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x383E	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2403 :: 		s_page = (_height - 1) - y2;
0x3842	0x1E7D    SUBS	R5, R7, #1
0x3844	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x3846	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x3848	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2404 :: 		e_page = (_height - 1) - y1;
0x384C	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x384E	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2405 :: 		} else {
0x3852	0xE007    B	L_TFT_Set_Address_SSD1963II142
L_TFT_Set_Address_SSD1963II141:
;__Lib_TFT_Defs.c, 2406 :: 		s_col = x1;
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x3854	0xF8AD1004  STRH	R1, [SP, #4]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2407 :: 		e_col = x2;
0x3858	0xF8AD3006  STRH	R3, [SP, #6]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2408 :: 		s_page = y1;
0x385C	0xF8AD2008  STRH	R2, [SP, #8]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2409 :: 		e_page = y2;
0x3860	0xF8AD600A  STRH	R6, [SP, #10]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2410 :: 		}
L_TFT_Set_Address_SSD1963II142:
;__Lib_TFT_Defs.c, 2411 :: 		}
L_TFT_Set_Address_SSD1963II140:
;__Lib_TFT_Defs.c, 2412 :: 		TFT_Set_Index_Ptr(0x2a);             // SET column address
0x3864	0x202A    MOVS	R0, #42
0x3866	0x4C22    LDR	R4, [PC, #136]
0x3868	0x6824    LDR	R4, [R4, #0]
0x386A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2413 :: 		TFT_Write_Command_Ptr((char)(s_col >> 8));
0x386C	0xF8BD4004  LDRH	R4, [SP, #4]
0x3870	0x0A24    LSRS	R4, R4, #8
0x3872	0xB2E0    UXTB	R0, R4
0x3874	0x4C1F    LDR	R4, [PC, #124]
0x3876	0x6824    LDR	R4, [R4, #0]
0x3878	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2414 :: 		TFT_Write_Command_Ptr(s_col);
0x387A	0xF8BD0004  LDRH	R0, [SP, #4]
0x387E	0x4C1D    LDR	R4, [PC, #116]
0x3880	0x6824    LDR	R4, [R4, #0]
0x3882	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2415 :: 		TFT_Write_Command_Ptr((char)(e_col >> 8));
0x3884	0xF8BD4006  LDRH	R4, [SP, #6]
0x3888	0x0A24    LSRS	R4, R4, #8
0x388A	0xB2E0    UXTB	R0, R4
0x388C	0x4C19    LDR	R4, [PC, #100]
0x388E	0x6824    LDR	R4, [R4, #0]
0x3890	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2416 :: 		TFT_Write_Command_Ptr(e_col);
0x3892	0xF8BD0006  LDRH	R0, [SP, #6]
0x3896	0x4C17    LDR	R4, [PC, #92]
0x3898	0x6824    LDR	R4, [R4, #0]
0x389A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2418 :: 		TFT_Set_Index_Ptr(0x2b);             // SET page address
0x389C	0x202B    MOVS	R0, #43
0x389E	0x4C14    LDR	R4, [PC, #80]
0x38A0	0x6824    LDR	R4, [R4, #0]
0x38A2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2419 :: 		TFT_Write_Command_Ptr((char)(s_page >> 8));
0x38A4	0xF8BD4008  LDRH	R4, [SP, #8]
0x38A8	0x0A24    LSRS	R4, R4, #8
0x38AA	0xB2E0    UXTB	R0, R4
0x38AC	0x4C11    LDR	R4, [PC, #68]
0x38AE	0x6824    LDR	R4, [R4, #0]
0x38B0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2420 :: 		TFT_Write_Command_Ptr(s_page);
0x38B2	0xF8BD0008  LDRH	R0, [SP, #8]
0x38B6	0x4C0F    LDR	R4, [PC, #60]
0x38B8	0x6824    LDR	R4, [R4, #0]
0x38BA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2421 :: 		TFT_Write_Command_Ptr((char)(e_page >> 8));
0x38BC	0xF8BD400A  LDRH	R4, [SP, #10]
0x38C0	0x0A24    LSRS	R4, R4, #8
0x38C2	0xB2E0    UXTB	R0, R4
0x38C4	0x4C0B    LDR	R4, [PC, #44]
0x38C6	0x6824    LDR	R4, [R4, #0]
0x38C8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2422 :: 		TFT_Write_Command_Ptr(e_page);
0x38CA	0xF8BD000A  LDRH	R0, [SP, #10]
0x38CE	0x4C09    LDR	R4, [PC, #36]
0x38D0	0x6824    LDR	R4, [R4, #0]
0x38D2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2423 :: 		TFT_Set_Index_Ptr(0x2C);
0x38D4	0x202C    MOVS	R0, #44
0x38D6	0x4C06    LDR	R4, [PC, #24]
0x38D8	0x6824    LDR	R4, [R4, #0]
0x38DA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2424 :: 		}
L_end_TFT_Set_Address_SSD1963II:
0x38DC	0xF8DDE000  LDR	LR, [SP, #0]
0x38E0	0xB003    ADD	SP, SP, #12
0x38E2	0x4770    BX	LR
0x38E4	0x04D62000  	_TFT_DISP_WIDTH+0
0x38E8	0x05602000  	_TFT_DISP_HEIGHT+0
0x38EC	0x01B12000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x38F0	0x05902000  	_TFT_Set_Index_Ptr+0
0x38F4	0x05942000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SSD1963II
_TFT_Set_Address:
;__Lib_TFT_Defs.c, 277 :: 		void TFT_Set_Address(unsigned int x, unsigned int y) {
0x3720	0xB083    SUB	SP, SP, #12
0x3722	0xF8CDE000  STR	LR, [SP, #0]
0x3726	0xF8AD0004  STRH	R0, [SP, #4]
0x372A	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 278 :: 		TFT_Set_Index_Ptr(0x02);
0x372E	0x2002    MOVS	R0, #2
0x3730	0x4C17    LDR	R4, [PC, #92]
0x3732	0x6824    LDR	R4, [R4, #0]
0x3734	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 279 :: 		TFT_Write_Command_Ptr(x>>8);
0x3736	0xF8BD2004  LDRH	R2, [SP, #4]
0x373A	0x0A14    LSRS	R4, R2, #8
0x373C	0xB2E0    UXTB	R0, R4
0x373E	0x4C15    LDR	R4, [PC, #84]
0x3740	0x6824    LDR	R4, [R4, #0]
0x3742	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 280 :: 		TFT_Set_Index_Ptr(0x03);
0x3744	0x2003    MOVS	R0, #3
0x3746	0x4C12    LDR	R4, [PC, #72]
0x3748	0x6824    LDR	R4, [R4, #0]
0x374A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 281 :: 		TFT_Write_Command_Ptr(x);
0x374C	0xF8BD0004  LDRH	R0, [SP, #4]
0x3750	0x4C10    LDR	R4, [PC, #64]
0x3752	0x6824    LDR	R4, [R4, #0]
0x3754	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 282 :: 		TFT_Set_Index_Ptr(0x06);
0x3756	0x2006    MOVS	R0, #6
0x3758	0x4C0D    LDR	R4, [PC, #52]
0x375A	0x6824    LDR	R4, [R4, #0]
0x375C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 283 :: 		TFT_Write_Command_Ptr(y>>8);
0x375E	0xF8BD2008  LDRH	R2, [SP, #8]
0x3762	0x0A14    LSRS	R4, R2, #8
0x3764	0xB2E0    UXTB	R0, R4
0x3766	0x4C0B    LDR	R4, [PC, #44]
0x3768	0x6824    LDR	R4, [R4, #0]
0x376A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 284 :: 		TFT_Set_Index_Ptr(0x07);
0x376C	0x2007    MOVS	R0, #7
0x376E	0x4C08    LDR	R4, [PC, #32]
0x3770	0x6824    LDR	R4, [R4, #0]
0x3772	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 285 :: 		TFT_Write_Command_Ptr(y);
0x3774	0xF8BD0008  LDRH	R0, [SP, #8]
0x3778	0x4C06    LDR	R4, [PC, #24]
0x377A	0x6824    LDR	R4, [R4, #0]
0x377C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 286 :: 		TFT_Set_Index_Ptr(0x22);
0x377E	0x2022    MOVS	R0, #34
0x3780	0x4C03    LDR	R4, [PC, #12]
0x3782	0x6824    LDR	R4, [R4, #0]
0x3784	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 287 :: 		}
L_end_TFT_Set_Address:
0x3786	0xF8DDE000  LDR	LR, [SP, #0]
0x378A	0xB003    ADD	SP, SP, #12
0x378C	0x4770    BX	LR
0x378E	0xBF00    NOP
0x3790	0x05902000  	_TFT_Set_Index_Ptr+0
0x3794	0x05942000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address
_TFT_Set_Address_SST7715R:
;__Lib_TFT_Defs.c, 386 :: 		void TFT_Set_Address_SST7715R(unsigned int x, unsigned int y) {
0x36B8	0xB083    SUB	SP, SP, #12
0x36BA	0xF8CDE000  STR	LR, [SP, #0]
0x36BE	0xF8AD0004  STRH	R0, [SP, #4]
0x36C2	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 387 :: 		TFT_Set_Index_Ptr(0x2A);
0x36C6	0x202A    MOVS	R0, #42
0x36C8	0x4C13    LDR	R4, [PC, #76]
0x36CA	0x6824    LDR	R4, [R4, #0]
0x36CC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 388 :: 		TFT_Write_Command_Ptr(x>>8);
0x36CE	0xF8BD2004  LDRH	R2, [SP, #4]
0x36D2	0x0A14    LSRS	R4, R2, #8
0x36D4	0xB2E0    UXTB	R0, R4
0x36D6	0x4C11    LDR	R4, [PC, #68]
0x36D8	0x6824    LDR	R4, [R4, #0]
0x36DA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 389 :: 		TFT_Write_Command_Ptr(x);
0x36DC	0xF8BD0004  LDRH	R0, [SP, #4]
0x36E0	0x4C0E    LDR	R4, [PC, #56]
0x36E2	0x6824    LDR	R4, [R4, #0]
0x36E4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 390 :: 		TFT_Set_Index_Ptr(0x2B);
0x36E6	0x202B    MOVS	R0, #43
0x36E8	0x4C0B    LDR	R4, [PC, #44]
0x36EA	0x6824    LDR	R4, [R4, #0]
0x36EC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 391 :: 		TFT_Write_Command_Ptr(y>>8);
0x36EE	0xF8BD2008  LDRH	R2, [SP, #8]
0x36F2	0x0A14    LSRS	R4, R2, #8
0x36F4	0xB2E0    UXTB	R0, R4
0x36F6	0x4C09    LDR	R4, [PC, #36]
0x36F8	0x6824    LDR	R4, [R4, #0]
0x36FA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 392 :: 		TFT_Write_Command_Ptr(y);
0x36FC	0xF8BD0008  LDRH	R0, [SP, #8]
0x3700	0x4C06    LDR	R4, [PC, #24]
0x3702	0x6824    LDR	R4, [R4, #0]
0x3704	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 393 :: 		TFT_Set_Index_Ptr(0x2C);
0x3706	0x202C    MOVS	R0, #44
0x3708	0x4C03    LDR	R4, [PC, #12]
0x370A	0x6824    LDR	R4, [R4, #0]
0x370C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 394 :: 		}
L_end_TFT_Set_Address_SST7715R:
0x370E	0xF8DDE000  LDR	LR, [SP, #0]
0x3712	0xB003    ADD	SP, SP, #12
0x3714	0x4770    BX	LR
0x3716	0xBF00    NOP
0x3718	0x05902000  	_TFT_Set_Index_Ptr+0
0x371C	0x05942000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SST7715R
_TFT_Set_Address_HX8352A:
;__Lib_TFT_Defs.c, 611 :: 		void TFT_Set_Address_HX8352A(unsigned int x, unsigned int y) {
0x3EC4	0xB083    SUB	SP, SP, #12
0x3EC6	0xF8CDE000  STR	LR, [SP, #0]
0x3ECA	0xF8AD0004  STRH	R0, [SP, #4]
0x3ECE	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 612 :: 		if (TFT_Disp_Rotation == 90) {
0x3ED2	0x4A2E    LDR	R2, [PC, #184]
0x3ED4	0x7812    LDRB	R2, [R2, #0]
0x3ED6	0x2A5A    CMP	R2, #90
0x3ED8	0xD128    BNE	L_TFT_Set_Address_HX8352A26
;__Lib_TFT_Defs.c, 613 :: 		TFT_Set_Index_Ptr(0x02);
0x3EDA	0x2002    MOVS	R0, #2
0x3EDC	0x4C2C    LDR	R4, [PC, #176]
0x3EDE	0x6824    LDR	R4, [R4, #0]
0x3EE0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 614 :: 		TFT_Write_Command_Ptr(x>>8);
0x3EE2	0xF8BD2004  LDRH	R2, [SP, #4]
0x3EE6	0x0A14    LSRS	R4, R2, #8
0x3EE8	0xB2E0    UXTB	R0, R4
0x3EEA	0x4C2A    LDR	R4, [PC, #168]
0x3EEC	0x6824    LDR	R4, [R4, #0]
0x3EEE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 615 :: 		TFT_Set_Index_Ptr(0x03);
0x3EF0	0x2003    MOVS	R0, #3
0x3EF2	0x4C27    LDR	R4, [PC, #156]
0x3EF4	0x6824    LDR	R4, [R4, #0]
0x3EF6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 616 :: 		TFT_Write_Command_Ptr(x);
0x3EF8	0xF8BD0004  LDRH	R0, [SP, #4]
0x3EFC	0x4C25    LDR	R4, [PC, #148]
0x3EFE	0x6824    LDR	R4, [R4, #0]
0x3F00	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 617 :: 		TFT_Set_Index_Ptr(0x06);
0x3F02	0x2006    MOVS	R0, #6
0x3F04	0x4C22    LDR	R4, [PC, #136]
0x3F06	0x6824    LDR	R4, [R4, #0]
0x3F08	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 618 :: 		TFT_Write_Command_Ptr(y>>8);
0x3F0A	0xF8BD2008  LDRH	R2, [SP, #8]
0x3F0E	0x0A14    LSRS	R4, R2, #8
0x3F10	0xB2E0    UXTB	R0, R4
0x3F12	0x4C20    LDR	R4, [PC, #128]
0x3F14	0x6824    LDR	R4, [R4, #0]
0x3F16	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 619 :: 		TFT_Set_Index_Ptr(0x07);
0x3F18	0x2007    MOVS	R0, #7
0x3F1A	0x4C1D    LDR	R4, [PC, #116]
0x3F1C	0x6824    LDR	R4, [R4, #0]
0x3F1E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 620 :: 		TFT_Write_Command_Ptr(y);
0x3F20	0xF8BD0008  LDRH	R0, [SP, #8]
0x3F24	0x4C1B    LDR	R4, [PC, #108]
0x3F26	0x6824    LDR	R4, [R4, #0]
0x3F28	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 621 :: 		}
0x3F2A	0xE027    B	L_TFT_Set_Address_HX8352A27
L_TFT_Set_Address_HX8352A26:
;__Lib_TFT_Defs.c, 623 :: 		TFT_Set_Index_Ptr(0x02);
0x3F2C	0x2002    MOVS	R0, #2
0x3F2E	0x4C18    LDR	R4, [PC, #96]
0x3F30	0x6824    LDR	R4, [R4, #0]
0x3F32	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 624 :: 		TFT_Write_Command_Ptr(y>>8);
0x3F34	0xF8BD2008  LDRH	R2, [SP, #8]
0x3F38	0x0A14    LSRS	R4, R2, #8
0x3F3A	0xB2E0    UXTB	R0, R4
0x3F3C	0x4C15    LDR	R4, [PC, #84]
0x3F3E	0x6824    LDR	R4, [R4, #0]
0x3F40	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 625 :: 		TFT_Set_Index_Ptr(0x03);
0x3F42	0x2003    MOVS	R0, #3
0x3F44	0x4C12    LDR	R4, [PC, #72]
0x3F46	0x6824    LDR	R4, [R4, #0]
0x3F48	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 626 :: 		TFT_Write_Command_Ptr(y);
0x3F4A	0xF8BD0008  LDRH	R0, [SP, #8]
0x3F4E	0x4C11    LDR	R4, [PC, #68]
0x3F50	0x6824    LDR	R4, [R4, #0]
0x3F52	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 627 :: 		TFT_Set_Index_Ptr(0x06);
0x3F54	0x2006    MOVS	R0, #6
0x3F56	0x4C0E    LDR	R4, [PC, #56]
0x3F58	0x6824    LDR	R4, [R4, #0]
0x3F5A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 628 :: 		TFT_Write_Command_Ptr(x>>8);
0x3F5C	0xF8BD2004  LDRH	R2, [SP, #4]
0x3F60	0x0A14    LSRS	R4, R2, #8
0x3F62	0xB2E0    UXTB	R0, R4
0x3F64	0x4C0B    LDR	R4, [PC, #44]
0x3F66	0x6824    LDR	R4, [R4, #0]
0x3F68	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 629 :: 		TFT_Set_Index_Ptr(0x07);
0x3F6A	0x2007    MOVS	R0, #7
0x3F6C	0x4C08    LDR	R4, [PC, #32]
0x3F6E	0x6824    LDR	R4, [R4, #0]
0x3F70	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 630 :: 		TFT_Write_Command_Ptr(x);
0x3F72	0xF8BD0004  LDRH	R0, [SP, #4]
0x3F76	0x4C07    LDR	R4, [PC, #28]
0x3F78	0x6824    LDR	R4, [R4, #0]
0x3F7A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 631 :: 		}
L_TFT_Set_Address_HX8352A27:
;__Lib_TFT_Defs.c, 632 :: 		TFT_Set_Index_Ptr(0x22);
0x3F7C	0x2022    MOVS	R0, #34
0x3F7E	0x4C04    LDR	R4, [PC, #16]
0x3F80	0x6824    LDR	R4, [R4, #0]
0x3F82	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 633 :: 		}
L_end_TFT_Set_Address_HX8352A:
0x3F84	0xF8DDE000  LDR	LR, [SP, #0]
0x3F88	0xB003    ADD	SP, SP, #12
0x3F8A	0x4770    BX	LR
0x3F8C	0x01B12000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x3F90	0x05902000  	_TFT_Set_Index_Ptr+0
0x3F94	0x05942000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_HX8352A
_TFT_Set_Address_R61526:
;__Lib_TFT_Defs.c, 877 :: 		void TFT_Set_Address_R61526(unsigned int x, unsigned int y) {
0x3F98	0xB083    SUB	SP, SP, #12
0x3F9A	0xF8CDE000  STR	LR, [SP, #0]
0x3F9E	0xF8AD0004  STRH	R0, [SP, #4]
0x3FA2	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 878 :: 		TFT_Set_Index_Ptr(0x2A);
0x3FA6	0x202A    MOVS	R0, #42
0x3FA8	0x4C13    LDR	R4, [PC, #76]
0x3FAA	0x6824    LDR	R4, [R4, #0]
0x3FAC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 879 :: 		TFT_Write_Command_Ptr(x>>8);
0x3FAE	0xF8BD2004  LDRH	R2, [SP, #4]
0x3FB2	0x0A14    LSRS	R4, R2, #8
0x3FB4	0xB2E0    UXTB	R0, R4
0x3FB6	0x4C11    LDR	R4, [PC, #68]
0x3FB8	0x6824    LDR	R4, [R4, #0]
0x3FBA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 880 :: 		TFT_Write_Command_Ptr(x);
0x3FBC	0xF8BD0004  LDRH	R0, [SP, #4]
0x3FC0	0x4C0E    LDR	R4, [PC, #56]
0x3FC2	0x6824    LDR	R4, [R4, #0]
0x3FC4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 881 :: 		TFT_Set_Index_Ptr(0x2B);
0x3FC6	0x202B    MOVS	R0, #43
0x3FC8	0x4C0B    LDR	R4, [PC, #44]
0x3FCA	0x6824    LDR	R4, [R4, #0]
0x3FCC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 882 :: 		TFT_Write_Command_Ptr(y>>8);
0x3FCE	0xF8BD2008  LDRH	R2, [SP, #8]
0x3FD2	0x0A14    LSRS	R4, R2, #8
0x3FD4	0xB2E0    UXTB	R0, R4
0x3FD6	0x4C09    LDR	R4, [PC, #36]
0x3FD8	0x6824    LDR	R4, [R4, #0]
0x3FDA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 883 :: 		TFT_Write_Command_Ptr(y);
0x3FDC	0xF8BD0008  LDRH	R0, [SP, #8]
0x3FE0	0x4C06    LDR	R4, [PC, #24]
0x3FE2	0x6824    LDR	R4, [R4, #0]
0x3FE4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 884 :: 		TFT_Set_Index_Ptr(0x2C);
0x3FE6	0x202C    MOVS	R0, #44
0x3FE8	0x4C03    LDR	R4, [PC, #12]
0x3FEA	0x6824    LDR	R4, [R4, #0]
0x3FEC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 885 :: 		}
L_end_TFT_Set_Address_R61526:
0x3FEE	0xF8DDE000  LDR	LR, [SP, #0]
0x3FF2	0xB003    ADD	SP, SP, #12
0x3FF4	0x4770    BX	LR
0x3FF6	0xBF00    NOP
0x3FF8	0x05902000  	_TFT_Set_Index_Ptr+0
0x3FFC	0x05942000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_R61526
_TFT_Set_Address_ILI9481:
;__Lib_TFT_Defs.c, 1377 :: 		void TFT_Set_Address_ILI9481(unsigned int x, unsigned int y) {
0x4068	0xB083    SUB	SP, SP, #12
0x406A	0xF8CDE000  STR	LR, [SP, #0]
0x406E	0xF8AD0004  STRH	R0, [SP, #4]
0x4072	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1378 :: 		TFT_Set_Index_Ptr(0x2A);
0x4076	0x202A    MOVS	R0, #42
0x4078	0x4C13    LDR	R4, [PC, #76]
0x407A	0x6824    LDR	R4, [R4, #0]
0x407C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1379 :: 		TFT_Write_Command_Ptr(x>>8);
0x407E	0xF8BD2004  LDRH	R2, [SP, #4]
0x4082	0x0A14    LSRS	R4, R2, #8
0x4084	0xB2E0    UXTB	R0, R4
0x4086	0x4C11    LDR	R4, [PC, #68]
0x4088	0x6824    LDR	R4, [R4, #0]
0x408A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1380 :: 		TFT_Write_Command_Ptr(x);
0x408C	0xF8BD0004  LDRH	R0, [SP, #4]
0x4090	0x4C0E    LDR	R4, [PC, #56]
0x4092	0x6824    LDR	R4, [R4, #0]
0x4094	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1381 :: 		TFT_Set_Index_Ptr(0x2B);
0x4096	0x202B    MOVS	R0, #43
0x4098	0x4C0B    LDR	R4, [PC, #44]
0x409A	0x6824    LDR	R4, [R4, #0]
0x409C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1382 :: 		TFT_Write_Command_Ptr(y>>8);
0x409E	0xF8BD2008  LDRH	R2, [SP, #8]
0x40A2	0x0A14    LSRS	R4, R2, #8
0x40A4	0xB2E0    UXTB	R0, R4
0x40A6	0x4C09    LDR	R4, [PC, #36]
0x40A8	0x6824    LDR	R4, [R4, #0]
0x40AA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1383 :: 		TFT_Write_Command_Ptr(y);
0x40AC	0xF8BD0008  LDRH	R0, [SP, #8]
0x40B0	0x4C06    LDR	R4, [PC, #24]
0x40B2	0x6824    LDR	R4, [R4, #0]
0x40B4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1384 :: 		TFT_Set_Index_Ptr(0x2C);
0x40B6	0x202C    MOVS	R0, #44
0x40B8	0x4C03    LDR	R4, [PC, #12]
0x40BA	0x6824    LDR	R4, [R4, #0]
0x40BC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1385 :: 		}
L_end_TFT_Set_Address_ILI9481:
0x40BE	0xF8DDE000  LDR	LR, [SP, #0]
0x40C2	0xB003    ADD	SP, SP, #12
0x40C4	0x4770    BX	LR
0x40C6	0xBF00    NOP
0x40C8	0x05902000  	_TFT_Set_Index_Ptr+0
0x40CC	0x05942000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9481
_TFT_Set_Address_ILI9342:
;__Lib_TFT_Defs.c, 1634 :: 		void TFT_Set_Address_ILI9342(unsigned int x, unsigned int y) {
0x4000	0xB083    SUB	SP, SP, #12
0x4002	0xF8CDE000  STR	LR, [SP, #0]
0x4006	0xF8AD0004  STRH	R0, [SP, #4]
0x400A	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1635 :: 		TFT_Set_Index_Ptr(0x2A);
0x400E	0x202A    MOVS	R0, #42
0x4010	0x4C13    LDR	R4, [PC, #76]
0x4012	0x6824    LDR	R4, [R4, #0]
0x4014	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1636 :: 		TFT_Write_Command_Ptr(x>>8);
0x4016	0xF8BD2004  LDRH	R2, [SP, #4]
0x401A	0x0A14    LSRS	R4, R2, #8
0x401C	0xB2E0    UXTB	R0, R4
0x401E	0x4C11    LDR	R4, [PC, #68]
0x4020	0x6824    LDR	R4, [R4, #0]
0x4022	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1637 :: 		TFT_Write_Command_Ptr(x);
0x4024	0xF8BD0004  LDRH	R0, [SP, #4]
0x4028	0x4C0E    LDR	R4, [PC, #56]
0x402A	0x6824    LDR	R4, [R4, #0]
0x402C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1638 :: 		TFT_Set_Index_Ptr(0x2B);
0x402E	0x202B    MOVS	R0, #43
0x4030	0x4C0B    LDR	R4, [PC, #44]
0x4032	0x6824    LDR	R4, [R4, #0]
0x4034	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1639 :: 		TFT_Write_Command_Ptr(y>>8);
0x4036	0xF8BD2008  LDRH	R2, [SP, #8]
0x403A	0x0A14    LSRS	R4, R2, #8
0x403C	0xB2E0    UXTB	R0, R4
0x403E	0x4C09    LDR	R4, [PC, #36]
0x4040	0x6824    LDR	R4, [R4, #0]
0x4042	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1640 :: 		TFT_Write_Command_Ptr(y);
0x4044	0xF8BD0008  LDRH	R0, [SP, #8]
0x4048	0x4C06    LDR	R4, [PC, #24]
0x404A	0x6824    LDR	R4, [R4, #0]
0x404C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1641 :: 		TFT_Set_Index_Ptr(0x2C);
0x404E	0x202C    MOVS	R0, #44
0x4050	0x4C03    LDR	R4, [PC, #12]
0x4052	0x6824    LDR	R4, [R4, #0]
0x4054	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1642 :: 		}
L_end_TFT_Set_Address_ILI9342:
0x4056	0xF8DDE000  LDR	LR, [SP, #0]
0x405A	0xB003    ADD	SP, SP, #12
0x405C	0x4770    BX	LR
0x405E	0xBF00    NOP
0x4060	0x05902000  	_TFT_Set_Index_Ptr+0
0x4064	0x05942000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9342
_TFT_Set_Address_ILI9340:
;__Lib_TFT_Defs.c, 2112 :: 		void TFT_Set_Address_ILI9340(unsigned int x, unsigned int y) {
0x3DA4	0xB083    SUB	SP, SP, #12
0x3DA6	0xF8CDE000  STR	LR, [SP, #0]
0x3DAA	0xF8AD0004  STRH	R0, [SP, #4]
0x3DAE	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 2113 :: 		TFT_Set_Index_Ptr(0x2A);
0x3DB2	0x202A    MOVS	R0, #42
0x3DB4	0x4C13    LDR	R4, [PC, #76]
0x3DB6	0x6824    LDR	R4, [R4, #0]
0x3DB8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2114 :: 		TFT_Write_Command_Ptr(x>>8);
0x3DBA	0xF8BD2004  LDRH	R2, [SP, #4]
0x3DBE	0x0A14    LSRS	R4, R2, #8
0x3DC0	0xB2E0    UXTB	R0, R4
0x3DC2	0x4C11    LDR	R4, [PC, #68]
0x3DC4	0x6824    LDR	R4, [R4, #0]
0x3DC6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2115 :: 		TFT_Write_Command_Ptr(x);
0x3DC8	0xF8BD0004  LDRH	R0, [SP, #4]
0x3DCC	0x4C0E    LDR	R4, [PC, #56]
0x3DCE	0x6824    LDR	R4, [R4, #0]
0x3DD0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2116 :: 		TFT_Set_Index_Ptr(0x2B);
0x3DD2	0x202B    MOVS	R0, #43
0x3DD4	0x4C0B    LDR	R4, [PC, #44]
0x3DD6	0x6824    LDR	R4, [R4, #0]
0x3DD8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2117 :: 		TFT_Write_Command_Ptr(y>>8);
0x3DDA	0xF8BD2008  LDRH	R2, [SP, #8]
0x3DDE	0x0A14    LSRS	R4, R2, #8
0x3DE0	0xB2E0    UXTB	R0, R4
0x3DE2	0x4C09    LDR	R4, [PC, #36]
0x3DE4	0x6824    LDR	R4, [R4, #0]
0x3DE6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2118 :: 		TFT_Write_Command_Ptr(y);
0x3DE8	0xF8BD0008  LDRH	R0, [SP, #8]
0x3DEC	0x4C06    LDR	R4, [PC, #24]
0x3DEE	0x6824    LDR	R4, [R4, #0]
0x3DF0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2119 :: 		TFT_Set_Index_Ptr(0x2C);
0x3DF2	0x202C    MOVS	R0, #44
0x3DF4	0x4C03    LDR	R4, [PC, #12]
0x3DF6	0x6824    LDR	R4, [R4, #0]
0x3DF8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2120 :: 		}
L_end_TFT_Set_Address_ILI9340:
0x3DFA	0xF8DDE000  LDR	LR, [SP, #0]
0x3DFE	0xB003    ADD	SP, SP, #12
0x3E00	0x4770    BX	LR
0x3E02	0xBF00    NOP
0x3E04	0x05902000  	_TFT_Set_Index_Ptr+0
0x3E08	0x05942000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9340
_UART1_Write:
;__Lib_UART_123_45.c, 41 :: 		
; _data start address is: 0 (R0)
0x3D88	0xB081    SUB	SP, SP, #4
0x3D8A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 42 :: 		
0x3D8E	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x3D90	0x4803    LDR	R0, [PC, #12]
0x3D92	0xF7FDF86B  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 43 :: 		
L_end_UART1_Write:
0x3D96	0xF8DDE000  LDR	LR, [SP, #0]
0x3D9A	0xB001    ADD	SP, SP, #4
0x3D9C	0x4770    BX	LR
0x3D9E	0xBF00    NOP
0x3DA0	0x38004001  	USART1_SR+0
; end of _UART1_Write
_UART2_Write:
;__Lib_UART_123_45.c, 45 :: 		
; _data start address is: 0 (R0)
0x3E0C	0xB081    SUB	SP, SP, #4
0x3E0E	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 46 :: 		
0x3E12	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x3E14	0x4803    LDR	R0, [PC, #12]
0x3E16	0xF7FDF829  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 47 :: 		
L_end_UART2_Write:
0x3E1A	0xF8DDE000  LDR	LR, [SP, #0]
0x3E1E	0xB001    ADD	SP, SP, #4
0x3E20	0x4770    BX	LR
0x3E22	0xBF00    NOP
0x3E24	0x44004000  	USART2_SR+0
; end of _UART2_Write
_UART3_Write:
;__Lib_UART_123_45.c, 49 :: 		
; _data start address is: 0 (R0)
0x3E44	0xB081    SUB	SP, SP, #4
0x3E46	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 50 :: 		
0x3E4A	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x3E4C	0x4803    LDR	R0, [PC, #12]
0x3E4E	0xF7FDF80D  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 51 :: 		
L_end_UART3_Write:
0x3E52	0xF8DDE000  LDR	LR, [SP, #0]
0x3E56	0xB001    ADD	SP, SP, #4
0x3E58	0x4770    BX	LR
0x3E5A	0xBF00    NOP
0x3E5C	0x48004000  	USART3_SR+0
; end of _UART3_Write
_UART4_Write:
;__Lib_UART_123_45.c, 53 :: 		
; _data start address is: 0 (R0)
0x3E28	0xB081    SUB	SP, SP, #4
0x3E2A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 54 :: 		
0x3E2E	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x3E30	0x4803    LDR	R0, [PC, #12]
0x3E32	0xF7FDF81B  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 55 :: 		
L_end_UART4_Write:
0x3E36	0xF8DDE000  LDR	LR, [SP, #0]
0x3E3A	0xB001    ADD	SP, SP, #4
0x3E3C	0x4770    BX	LR
0x3E3E	0xBF00    NOP
0x3E40	0x4C004000  	UART4_SR+0
; end of _UART4_Write
_UART5_Write:
;__Lib_UART_123_45.c, 57 :: 		
; _data start address is: 0 (R0)
0x1518	0xB081    SUB	SP, SP, #4
0x151A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 58 :: 		
0x151E	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x1520	0x4803    LDR	R0, [PC, #12]
0x1522	0xF7FFFCA3  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 59 :: 		
L_end_UART5_Write:
0x1526	0xF8DDE000  LDR	LR, [SP, #0]
0x152A	0xB001    ADD	SP, SP, #4
0x152C	0x4770    BX	LR
0x152E	0xBF00    NOP
0x1530	0x50004000  	UART5_SR+0
; end of _UART5_Write
_TFT_Write_Data:
;__Lib_TFT_Defs.c, 295 :: 		void TFT_Write_Data(unsigned int _data) {
0x14B8	0xB083    SUB	SP, SP, #12
0x14BA	0xF8CDE000  STR	LR, [SP, #0]
0x14BE	0xF8AD0004  STRH	R0, [SP, #4]
;__Lib_TFT_Defs.c, 296 :: 		TFT_RS = 1;
0x14C2	0x2201    MOVS	R2, #1
0x14C4	0xB252    SXTB	R2, R2
0x14C6	0x4912    LDR	R1, [PC, #72]
0x14C8	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 297 :: 		Write_to_Port(Hi(_data));
0x14CA	0xA901    ADD	R1, SP, #4
0x14CC	0x9102    STR	R1, [SP, #8]
0x14CE	0x1C49    ADDS	R1, R1, #1
0x14D0	0x7809    LDRB	R1, [R1, #0]
0x14D2	0xB2C8    UXTB	R0, R1
0x14D4	0xF7FEFF00  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 298 :: 		TFT_Write_Strobe();
0x14D8	0x2200    MOVS	R2, #0
0x14DA	0xB252    SXTB	R2, R2
0x14DC	0x490D    LDR	R1, [PC, #52]
0x14DE	0x600A    STR	R2, [R1, #0]
0x14E0	0xBF00    NOP
0x14E2	0x2201    MOVS	R2, #1
0x14E4	0xB252    SXTB	R2, R2
0x14E6	0x490B    LDR	R1, [PC, #44]
0x14E8	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 299 :: 		Write_to_Port(Lo(_data));
0x14EA	0x9902    LDR	R1, [SP, #8]
0x14EC	0x7809    LDRB	R1, [R1, #0]
0x14EE	0xB2C8    UXTB	R0, R1
0x14F0	0xF7FEFEF2  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 300 :: 		TFT_Write_Strobe();
0x14F4	0x2200    MOVS	R2, #0
0x14F6	0xB252    SXTB	R2, R2
0x14F8	0x4906    LDR	R1, [PC, #24]
0x14FA	0x600A    STR	R2, [R1, #0]
0x14FC	0xBF00    NOP
0x14FE	0x2201    MOVS	R2, #1
0x1500	0xB252    SXTB	R2, R2
0x1502	0x4904    LDR	R1, [PC, #16]
0x1504	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 301 :: 		}
L_end_TFT_Write_Data:
0x1506	0xF8DDE000  LDR	LR, [SP, #0]
0x150A	0xB003    ADD	SP, SP, #12
0x150C	0x4770    BX	LR
0x150E	0xBF00    NOP
0x1510	0x01B04223  	TFT_RS+0
0x1514	0x01AC4223  	TFT_WR+0
; end of _TFT_Write_Data
_TFT_16bit_Write_Data:
;__Lib_TFT_Defs.c, 309 :: 		void TFT_16bit_Write_Data(unsigned int _data) {
; _data start address is: 0 (R0)
0x1534	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_TFT_Defs.c, 310 :: 		TFT_RS = 1;
0x1536	0x2201    MOVS	R2, #1
0x1538	0xB252    SXTB	R2, R2
0x153A	0x4907    LDR	R1, [PC, #28]
0x153C	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 311 :: 		TFT_DataPort = _data;
0x153E	0x4907    LDR	R1, [PC, #28]
0x1540	0x8008    STRH	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_TFT_Defs.c, 312 :: 		TFT_Write_Strobe();
0x1542	0x2200    MOVS	R2, #0
0x1544	0xB252    SXTB	R2, R2
0x1546	0x4906    LDR	R1, [PC, #24]
0x1548	0x600A    STR	R2, [R1, #0]
0x154A	0xBF00    NOP
0x154C	0x2201    MOVS	R2, #1
0x154E	0xB252    SXTB	R2, R2
0x1550	0x4903    LDR	R1, [PC, #12]
0x1552	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 313 :: 		}
L_end_TFT_16bit_Write_Data:
0x1554	0xB001    ADD	SP, SP, #4
0x1556	0x4770    BX	LR
0x1558	0x01B04223  	TFT_RS+0
0x155C	0x180C4001  	TFT_DataPort+0
0x1560	0x01AC4223  	TFT_WR+0
; end of _TFT_16bit_Write_Data
_TFT_SSD1963_8bit_Write_Data:
;__Lib_TFT_Defs.c, 2909 :: 		void TFT_SSD1963_8bit_Write_Data(unsigned int color) {
; color start address is: 0 (R0)
0x1574	0xB081    SUB	SP, SP, #4
0x1576	0xF8CDE000  STR	LR, [SP, #0]
0x157A	0xB283    UXTH	R3, R0
; color end address is: 0 (R0)
; color start address is: 12 (R3)
;__Lib_TFT_Defs.c, 2911 :: 		temp = (color>>11);
0x157C	0x0AD9    LSRS	R1, R3, #11
; temp start address is: 0 (R0)
0x157E	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 2912 :: 		temp = (temp<<3);
0x1580	0x00C1    LSLS	R1, R0, #3
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x1582	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 2913 :: 		if ((temp>>7) == 1) {
0x1584	0x09E1    LSRS	R1, R4, #7
0x1586	0xB2C9    UXTB	R1, R1
0x1588	0x2901    CMP	R1, #1
0x158A	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data195
;__Lib_TFT_Defs.c, 2914 :: 		temp += 7;
0x158C	0x1DE1    ADDS	R1, R4, #7
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x158E	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 2915 :: 		}
0x1590	0xE000    B	L_TFT_SSD1963_8bit_Write_Data171
L__TFT_SSD1963_8bit_Write_Data195:
;__Lib_TFT_Defs.c, 2913 :: 		if ((temp>>7) == 1) {
0x1592	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 2915 :: 		}
L_TFT_SSD1963_8bit_Write_Data171:
;__Lib_TFT_Defs.c, 2916 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x1594	0xF7FEFFA6  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 2917 :: 		temp = (color>>5);
0x1598	0x0959    LSRS	R1, R3, #5
; temp start address is: 0 (R0)
0x159A	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 2918 :: 		temp = (temp<<2);
0x159C	0x0081    LSLS	R1, R0, #2
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x159E	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 2919 :: 		if ((temp>>7) == 1) {
0x15A0	0x09E1    LSRS	R1, R4, #7
0x15A2	0xB2C9    UXTB	R1, R1
0x15A4	0x2901    CMP	R1, #1
0x15A6	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data196
;__Lib_TFT_Defs.c, 2920 :: 		temp += 3;
0x15A8	0x1CE1    ADDS	R1, R4, #3
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x15AA	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 2921 :: 		}
0x15AC	0xE000    B	L_TFT_SSD1963_8bit_Write_Data172
L__TFT_SSD1963_8bit_Write_Data196:
;__Lib_TFT_Defs.c, 2919 :: 		if ((temp>>7) == 1) {
0x15AE	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 2921 :: 		}
L_TFT_SSD1963_8bit_Write_Data172:
;__Lib_TFT_Defs.c, 2922 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x15B0	0xF7FEFF98  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 2923 :: 		temp = (color<<3);
0x15B4	0x00D9    LSLS	R1, R3, #3
; color end address is: 12 (R3)
; temp start address is: 12 (R3)
0x15B6	0xB2CB    UXTB	R3, R1
;__Lib_TFT_Defs.c, 2924 :: 		if ((temp>>7) == 1) {
0x15B8	0x09D9    LSRS	R1, R3, #7
0x15BA	0xB2C9    UXTB	R1, R1
0x15BC	0x2901    CMP	R1, #1
0x15BE	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data197
;__Lib_TFT_Defs.c, 2925 :: 		temp += 7;
0x15C0	0x1DD9    ADDS	R1, R3, #7
; temp end address is: 12 (R3)
; temp start address is: 0 (R0)
0x15C2	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 2926 :: 		}
0x15C4	0xE000    B	L_TFT_SSD1963_8bit_Write_Data173
L__TFT_SSD1963_8bit_Write_Data197:
;__Lib_TFT_Defs.c, 2924 :: 		if ((temp>>7) == 1) {
0x15C6	0xB2D8    UXTB	R0, R3
;__Lib_TFT_Defs.c, 2926 :: 		}
L_TFT_SSD1963_8bit_Write_Data173:
;__Lib_TFT_Defs.c, 2927 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x15C8	0xF7FEFF8C  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 2928 :: 		}
L_end_TFT_SSD1963_8bit_Write_Data:
0x15CC	0xF8DDE000  LDR	LR, [SP, #0]
0x15D0	0xB001    ADD	SP, SP, #4
0x15D2	0x4770    BX	LR
; end of _TFT_SSD1963_8bit_Write_Data
__Lib_TFT_Is_SSD1963_Set:
;__Lib_TFT.c, 140 :: 		
0x1564	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 141 :: 		
0x1566	0x4802    LDR	R0, [PC, #8]
0x1568	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT.c, 142 :: 		
L_end_Is_SSD1963_Set:
0x156A	0xB001    ADD	SP, SP, #4
0x156C	0x4770    BX	LR
0x156E	0xBF00    NOP
0x1570	0x01AB2000  	__Lib_TFT___SSD1963_controller+0
; end of __Lib_TFT_Is_SSD1963_Set
_TFT_Line:
;__Lib_TFT.c, 648 :: 		
; y2 start address is: 12 (R3)
; x2 start address is: 8 (R2)
0x47EC	0xB088    SUB	SP, SP, #32
0x47EE	0xF8CDE000  STR	LR, [SP, #0]
0x47F2	0xF8AD0018  STRH	R0, [SP, #24]
0x47F6	0xF8AD101C  STRH	R1, [SP, #28]
0x47FA	0xB215    SXTH	R5, R2
; y2 end address is: 12 (R3)
; x2 end address is: 8 (R2)
; x2 start address is: 20 (R5)
; y2 start address is: 12 (R3)
;__Lib_TFT.c, 658 :: 		
0x47FC	0xB299    UXTH	R1, R3
0x47FE	0xB2A8    UXTH	R0, R5
0x4800	0xF7FFFAB6  BL	_TFT_Move_Cursor+0
;__Lib_TFT.c, 661 :: 		
0x4804	0xF9BD4018  LDRSH	R4, [SP, #24]
0x4808	0x42AC    CMP	R4, R5
0x480A	0xD107    BNE	L_TFT_Line53
; x2 end address is: 20 (R5)
;__Lib_TFT.c, 662 :: 		
0x480C	0xF9BD2018  LDRSH	R2, [SP, #24]
0x4810	0xB219    SXTH	R1, R3
; y2 end address is: 12 (R3)
0x4812	0xF9BD001C  LDRSH	R0, [SP, #28]
0x4816	0xF7FCFB6D  BL	_TFT_V_Line+0
;__Lib_TFT.c, 663 :: 		
0x481A	0xE12A    B	L_end_TFT_Line
;__Lib_TFT.c, 664 :: 		
L_TFT_Line53:
;__Lib_TFT.c, 666 :: 		
; y2 start address is: 12 (R3)
; x2 start address is: 20 (R5)
0x481C	0xF9BD401C  LDRSH	R4, [SP, #28]
0x4820	0x429C    CMP	R4, R3
0x4822	0xD107    BNE	L_TFT_Line54
; y2 end address is: 12 (R3)
;__Lib_TFT.c, 667 :: 		
0x4824	0xF9BD201C  LDRSH	R2, [SP, #28]
0x4828	0xB229    SXTH	R1, R5
; x2 end address is: 20 (R5)
0x482A	0xF9BD0018  LDRSH	R0, [SP, #24]
0x482E	0xF7FCFD65  BL	_TFT_H_Line+0
;__Lib_TFT.c, 668 :: 		
0x4832	0xE11E    B	L_end_TFT_Line
;__Lib_TFT.c, 669 :: 		
L_TFT_Line54:
;__Lib_TFT.c, 672 :: 		
; y2 start address is: 12 (R3)
; x2 start address is: 20 (R5)
0x4834	0x2400    MOVS	R4, #0
0x4836	0xF8AD4012  STRH	R4, [SP, #18]
;__Lib_TFT.c, 673 :: 		
0x483A	0xF9BD4018  LDRSH	R4, [SP, #24]
0x483E	0x1B2C    SUB	R4, R5, R4
0x4840	0xB224    SXTH	R4, R4
; x2 end address is: 20 (R5)
0x4842	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 674 :: 		
0x4846	0x2C00    CMP	R4, #0
0x4848	0xDA0A    BGE	L_TFT_Line55
;__Lib_TFT.c, 675 :: 		
0x484A	0xF9BD4008  LDRSH	R4, [SP, #8]
0x484E	0x4264    RSBS	R4, R4, #0
0x4850	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 676 :: 		
0x4854	0xF8BD4012  LDRH	R4, [SP, #18]
0x4858	0x1E64    SUBS	R4, R4, #1
0x485A	0xF8AD4012  STRH	R4, [SP, #18]
;__Lib_TFT.c, 677 :: 		
0x485E	0xE004    B	L_TFT_Line56
L_TFT_Line55:
;__Lib_TFT.c, 678 :: 		
0x4860	0xF8BD4012  LDRH	R4, [SP, #18]
0x4864	0x1C64    ADDS	R4, R4, #1
0x4866	0xF8AD4012  STRH	R4, [SP, #18]
;__Lib_TFT.c, 679 :: 		
L_TFT_Line56:
;__Lib_TFT.c, 681 :: 		
0x486A	0x2400    MOVS	R4, #0
0x486C	0xF8AD4014  STRH	R4, [SP, #20]
;__Lib_TFT.c, 682 :: 		
0x4870	0xF9BD401C  LDRSH	R4, [SP, #28]
0x4874	0x1B1C    SUB	R4, R3, R4
0x4876	0xB224    SXTH	R4, R4
; y2 end address is: 12 (R3)
0x4878	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 683 :: 		
0x487C	0x2C00    CMP	R4, #0
0x487E	0xDA0A    BGE	L_TFT_Line57
;__Lib_TFT.c, 684 :: 		
0x4880	0xF9BD400A  LDRSH	R4, [SP, #10]
0x4884	0x4264    RSBS	R4, R4, #0
0x4886	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 685 :: 		
0x488A	0xF8BD4014  LDRH	R4, [SP, #20]
0x488E	0x1E64    SUBS	R4, R4, #1
0x4890	0xF8AD4014  STRH	R4, [SP, #20]
;__Lib_TFT.c, 686 :: 		
0x4894	0xE004    B	L_TFT_Line58
L_TFT_Line57:
;__Lib_TFT.c, 687 :: 		
0x4896	0xF8BD4014  LDRH	R4, [SP, #20]
0x489A	0x1C64    ADDS	R4, R4, #1
0x489C	0xF8AD4014  STRH	R4, [SP, #20]
;__Lib_TFT.c, 688 :: 		
L_TFT_Line58:
;__Lib_TFT.c, 690 :: 		
0x48A0	0x2400    MOVS	R4, #0
0x48A2	0xF8AD4016  STRH	R4, [SP, #22]
;__Lib_TFT.c, 691 :: 		
0x48A6	0xF9BD500A  LDRSH	R5, [SP, #10]
0x48AA	0xF9BD4008  LDRSH	R4, [SP, #8]
0x48AE	0x42AC    CMP	R4, R5
0x48B0	0xDA46    BGE	L_TFT_Line59
;__Lib_TFT.c, 692 :: 		
0x48B2	0xF8BD4016  LDRH	R4, [SP, #22]
0x48B6	0x1C64    ADDS	R4, R4, #1
0x48B8	0xF8AD4016  STRH	R4, [SP, #22]
;__Lib_TFT.c, 693 :: 		
; temp start address is: 0 (R0)
0x48BC	0xF9BD0008  LDRSH	R0, [SP, #8]
;__Lib_TFT.c, 694 :: 		
0x48C0	0xF9BD400A  LDRSH	R4, [SP, #10]
0x48C4	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 695 :: 		
0x48C8	0xF8AD000A  STRH	R0, [SP, #10]
;__Lib_TFT.c, 696 :: 		
0x48CC	0xF9BD0018  LDRSH	R0, [SP, #24]
;__Lib_TFT.c, 697 :: 		
0x48D0	0xF9BD401C  LDRSH	R4, [SP, #28]
0x48D4	0xF8AD4018  STRH	R4, [SP, #24]
;__Lib_TFT.c, 698 :: 		
0x48D8	0xF8AD001C  STRH	R0, [SP, #28]
;__Lib_TFT.c, 699 :: 		
0x48DC	0xF8BD0012  LDRH	R0, [SP, #18]
;__Lib_TFT.c, 700 :: 		
0x48E0	0xF8BD4014  LDRH	R4, [SP, #20]
0x48E4	0xF8AD4012  STRH	R4, [SP, #18]
;__Lib_TFT.c, 701 :: 		
0x48E8	0xF8AD0014  STRH	R0, [SP, #20]
; temp end address is: 0 (R0)
;__Lib_TFT.c, 702 :: 		
; thick start address is: 40 (R10)
0x48EC	0xF2400A01  MOVW	R10, #1
; thick end address is: 40 (R10)
0x48F0	0xFA5FF08A  UXTB	R0, R10
L_TFT_Line60:
; thick start address is: 0 (R0)
0x48F4	0x4C61    LDR	R4, [PC, #388]
0x48F6	0x7824    LDRB	R4, [R4, #0]
0x48F8	0x42A0    CMP	R0, R4
0x48FA	0xD820    BHI	L_TFT_Line61
;__Lib_TFT.c, 703 :: 		
; offset start address is: 4 (R1)
0x48FC	0xB2C1    UXTB	R1, R0
;__Lib_TFT.c, 704 :: 		
0x48FE	0xF0010401  AND	R4, R1, #1
0x4902	0xB224    SXTH	R4, R4
0x4904	0xB91C    CBNZ	R4, L__TFT_Line962
;__Lib_TFT.c, 705 :: 		
0x4906	0x424A    RSBS	R2, R1, #0
0x4908	0xB212    SXTH	R2, R2
; offset end address is: 4 (R1)
; offset start address is: 8 (R2)
; offset end address is: 8 (R2)
0x490A	0xB211    SXTH	R1, R2
0x490C	0xE7FF    B	L_TFT_Line63
L__TFT_Line962:
;__Lib_TFT.c, 704 :: 		
;__Lib_TFT.c, 705 :: 		
L_TFT_Line63:
;__Lib_TFT.c, 706 :: 		
; offset start address is: 4 (R1)
0x490E	0x104E    ASRS	R6, R1, #1
0x4910	0xB236    SXTH	R6, R6
; offset end address is: 4 (R1)
;__Lib_TFT.c, 708 :: 		
0x4912	0x4C5B    LDR	R4, [PC, #364]
0x4914	0x8825    LDRH	R5, [R4, #0]
0x4916	0xF9BD401C  LDRSH	R4, [SP, #28]
0x491A	0x19A4    ADDS	R4, R4, R6
0x491C	0xF88D0004  STRB	R0, [SP, #4]
0x4920	0xB2AA    UXTH	R2, R5
0x4922	0xF9BD1018  LDRSH	R1, [SP, #24]
0x4926	0xB220    SXTH	R0, R4
0x4928	0xF7FBFD46  BL	_TFT_Dot+0
0x492C	0xF89D0004  LDRB	R0, [SP, #4]
;__Lib_TFT.c, 702 :: 		
0x4930	0xF1000A01  ADD	R10, R0, #1
0x4934	0xFA5FFA8A  UXTB	R10, R10
; thick end address is: 0 (R0)
; thick start address is: 40 (R10)
;__Lib_TFT.c, 709 :: 		
0x4938	0xFA5FF08A  UXTB	R0, R10
; thick end address is: 40 (R10)
0x493C	0xE7DA    B	L_TFT_Line60
L_TFT_Line61:
;__Lib_TFT.c, 710 :: 		
0x493E	0xE027    B	L_TFT_Line64
L_TFT_Line59:
;__Lib_TFT.c, 711 :: 		
; thick start address is: 40 (R10)
0x4940	0xF2400A01  MOVW	R10, #1
; thick end address is: 40 (R10)
0x4944	0xFA5FF08A  UXTB	R0, R10
L_TFT_Line65:
; thick start address is: 0 (R0)
0x4948	0x4C4C    LDR	R4, [PC, #304]
0x494A	0x7824    LDRB	R4, [R4, #0]
0x494C	0x42A0    CMP	R0, R4
0x494E	0xD81F    BHI	L_TFT_Line66
;__Lib_TFT.c, 712 :: 		
; offset start address is: 4 (R1)
0x4950	0xB2C1    UXTB	R1, R0
;__Lib_TFT.c, 713 :: 		
0x4952	0xF0010401  AND	R4, R1, #1
0x4956	0xB224    SXTH	R4, R4
0x4958	0xB91C    CBNZ	R4, L__TFT_Line963
;__Lib_TFT.c, 714 :: 		
0x495A	0x424C    RSBS	R4, R1, #0
; offset end address is: 4 (R1)
; offset start address is: 8 (R2)
0x495C	0xB222    SXTH	R2, R4
; offset end address is: 8 (R2)
0x495E	0xB211    SXTH	R1, R2
0x4960	0xE7FF    B	L_TFT_Line68
L__TFT_Line963:
;__Lib_TFT.c, 713 :: 		
;__Lib_TFT.c, 714 :: 		
L_TFT_Line68:
;__Lib_TFT.c, 715 :: 		
; offset start address is: 4 (R1)
0x4962	0x104E    ASRS	R6, R1, #1
0x4964	0xB236    SXTH	R6, R6
; offset end address is: 4 (R1)
;__Lib_TFT.c, 717 :: 		
0x4966	0x4C46    LDR	R4, [PC, #280]
0x4968	0x8825    LDRH	R5, [R4, #0]
0x496A	0xF9BD401C  LDRSH	R4, [SP, #28]
0x496E	0x19A4    ADDS	R4, R4, R6
0x4970	0xF88D0004  STRB	R0, [SP, #4]
0x4974	0xB2AA    UXTH	R2, R5
0x4976	0xB221    SXTH	R1, R4
0x4978	0xF9BD0018  LDRSH	R0, [SP, #24]
0x497C	0xF7FBFD1C  BL	_TFT_Dot+0
0x4980	0xF89D0004  LDRB	R0, [SP, #4]
;__Lib_TFT.c, 711 :: 		
0x4984	0x1C44    ADDS	R4, R0, #1
; thick end address is: 0 (R0)
; thick start address is: 40 (R10)
0x4986	0xFA5FFA84  UXTB	R10, R4
;__Lib_TFT.c, 718 :: 		
0x498A	0xFA5FF08A  UXTB	R0, R10
; thick end address is: 40 (R10)
0x498E	0xE7DB    B	L_TFT_Line65
L_TFT_Line66:
;__Lib_TFT.c, 719 :: 		
L_TFT_Line64:
;__Lib_TFT.c, 722 :: 		
0x4990	0xF9BD4008  LDRSH	R4, [SP, #8]
0x4994	0x0064    LSLS	R4, R4, #1
0x4996	0xF8AD4010  STRH	R4, [SP, #16]
;__Lib_TFT.c, 725 :: 		
0x499A	0xF9BD400A  LDRSH	R4, [SP, #10]
0x499E	0x0065    LSLS	R5, R4, #1
0x49A0	0xB22D    SXTH	R5, R5
0x49A2	0xF8AD500E  STRH	R5, [SP, #14]
;__Lib_TFT.c, 728 :: 		
0x49A6	0xF9BD4008  LDRSH	R4, [SP, #8]
0x49AA	0x1B2C    SUB	R4, R5, R4
0x49AC	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 730 :: 		
L_TFT_Line69:
0x49B0	0xF9BD4008  LDRSH	R4, [SP, #8]
0x49B4	0x1E64    SUBS	R4, R4, #1
0x49B6	0xB224    SXTH	R4, R4
0x49B8	0xF8AD4008  STRH	R4, [SP, #8]
0x49BC	0x2C00    CMP	R4, #0
0x49BE	0xDB58    BLT	L_TFT_Line70
;__Lib_TFT.c, 731 :: 		
0x49C0	0xF9BD400C  LDRSH	R4, [SP, #12]
0x49C4	0x2C00    CMP	R4, #0
0x49C6	0xDB0D    BLT	L_TFT_Line71
;__Lib_TFT.c, 732 :: 		
0x49C8	0xF8BD5014  LDRH	R5, [SP, #20]
0x49CC	0xF9BD401C  LDRSH	R4, [SP, #28]
0x49D0	0x1964    ADDS	R4, R4, R5
0x49D2	0xF8AD401C  STRH	R4, [SP, #28]
;__Lib_TFT.c, 733 :: 		
0x49D6	0xF9BD5010  LDRSH	R5, [SP, #16]
0x49DA	0xF9BD400C  LDRSH	R4, [SP, #12]
0x49DE	0x1B64    SUB	R4, R4, R5
0x49E0	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 734 :: 		
L_TFT_Line71:
;__Lib_TFT.c, 736 :: 		
0x49E4	0xF8BD5012  LDRH	R5, [SP, #18]
0x49E8	0xF9BD4018  LDRSH	R4, [SP, #24]
0x49EC	0x1964    ADDS	R4, R4, R5
0x49EE	0xF8AD4018  STRH	R4, [SP, #24]
;__Lib_TFT.c, 737 :: 		
0x49F2	0xF9BD500E  LDRSH	R5, [SP, #14]
0x49F6	0xF9BD400C  LDRSH	R4, [SP, #12]
0x49FA	0x1964    ADDS	R4, R4, R5
0x49FC	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 739 :: 		
; thick start address is: 0 (R0)
0x4A00	0x2001    MOVS	R0, #1
; thick end address is: 0 (R0)
L_TFT_Line72:
; thick start address is: 0 (R0)
0x4A02	0x4C1E    LDR	R4, [PC, #120]
0x4A04	0x7824    LDRB	R4, [R4, #0]
0x4A06	0x42A0    CMP	R0, R4
0x4A08	0xD832    BHI	L_TFT_Line73
;__Lib_TFT.c, 740 :: 		
; offset start address is: 20 (R5)
0x4A0A	0xB2C5    UXTB	R5, R0
;__Lib_TFT.c, 741 :: 		
0x4A0C	0xF0050401  AND	R4, R5, #1
0x4A10	0xB224    SXTH	R4, R4
0x4A12	0xB914    CBNZ	R4, L__TFT_Line964
;__Lib_TFT.c, 742 :: 		
0x4A14	0x4269    RSBS	R1, R5, #0
0x4A16	0xB209    SXTH	R1, R1
; offset end address is: 20 (R5)
; offset start address is: 4 (R1)
; offset end address is: 4 (R1)
0x4A18	0xE000    B	L_TFT_Line75
L__TFT_Line964:
;__Lib_TFT.c, 741 :: 		
0x4A1A	0xB229    SXTH	R1, R5
;__Lib_TFT.c, 742 :: 		
L_TFT_Line75:
;__Lib_TFT.c, 743 :: 		
; offset start address is: 4 (R1)
0x4A1C	0x1049    ASRS	R1, R1, #1
0x4A1E	0xB209    SXTH	R1, R1
;__Lib_TFT.c, 745 :: 		
0x4A20	0xF8BD4016  LDRH	R4, [SP, #22]
0x4A24	0xB17C    CBZ	R4, L_TFT_Line76
;__Lib_TFT.c, 746 :: 		
0x4A26	0x4C16    LDR	R4, [PC, #88]
0x4A28	0x8825    LDRH	R5, [R4, #0]
0x4A2A	0xF9BD401C  LDRSH	R4, [SP, #28]
0x4A2E	0x1864    ADDS	R4, R4, R1
; offset end address is: 4 (R1)
0x4A30	0xF88D0004  STRB	R0, [SP, #4]
0x4A34	0xB2AA    UXTH	R2, R5
0x4A36	0xF9BD1018  LDRSH	R1, [SP, #24]
0x4A3A	0xB220    SXTH	R0, R4
0x4A3C	0xF7FBFCBC  BL	_TFT_Dot+0
0x4A40	0xF89D0004  LDRB	R0, [SP, #4]
0x4A44	0xE00E    B	L_TFT_Line77
L_TFT_Line76:
;__Lib_TFT.c, 748 :: 		
; offset start address is: 4 (R1)
0x4A46	0x4C0E    LDR	R4, [PC, #56]
0x4A48	0x8825    LDRH	R5, [R4, #0]
0x4A4A	0xF9BD401C  LDRSH	R4, [SP, #28]
0x4A4E	0x1864    ADDS	R4, R4, R1
; offset end address is: 4 (R1)
0x4A50	0xF88D0004  STRB	R0, [SP, #4]
0x4A54	0xB2AA    UXTH	R2, R5
0x4A56	0xB221    SXTH	R1, R4
0x4A58	0xF9BD0018  LDRSH	R0, [SP, #24]
0x4A5C	0xF7FBFCAC  BL	_TFT_Dot+0
0x4A60	0xF89D0004  LDRB	R0, [SP, #4]
L_TFT_Line77:
;__Lib_TFT.c, 739 :: 		
0x4A64	0x1C44    ADDS	R4, R0, #1
; thick end address is: 0 (R0)
; thick start address is: 32 (R8)
0x4A66	0xFA5FF884  UXTB	R8, R4
;__Lib_TFT.c, 750 :: 		
0x4A6A	0xFA5FF088  UXTB	R0, R8
; thick end address is: 32 (R8)
0x4A6E	0xE7C8    B	L_TFT_Line72
L_TFT_Line73:
;__Lib_TFT.c, 751 :: 		
0x4A70	0xE79E    B	L_TFT_Line69
L_TFT_Line70:
;__Lib_TFT.c, 752 :: 		
L_end_TFT_Line:
0x4A72	0xF8DDE000  LDR	LR, [SP, #0]
0x4A76	0xB008    ADD	SP, SP, #32
0x4A78	0x4770    BX	LR
0x4A7A	0xBF00    NOP
0x4A7C	0x04CD2000  	__Lib_TFT_PenWidth+0
0x4A80	0x05522000  	__Lib_TFT_PenColor+0
; end of _TFT_Line
_TFT_V_Line:
;__Lib_TFT.c, 612 :: 		
; x_pos start address is: 8 (R2)
; y_end start address is: 4 (R1)
; y_start start address is: 0 (R0)
0x0EF4	0xB086    SUB	SP, SP, #24
0x0EF6	0xF8CDE000  STR	LR, [SP, #0]
0x0EFA	0xF8AD1004  STRH	R1, [SP, #4]
0x0EFE	0xB201    SXTH	R1, R0
0x0F00	0xF9BD0004  LDRSH	R0, [SP, #4]
; x_pos end address is: 8 (R2)
; y_end end address is: 4 (R1)
; y_start end address is: 0 (R0)
; y_start start address is: 4 (R1)
; y_end start address is: 0 (R0)
; x_pos start address is: 8 (R2)
;__Lib_TFT.c, 617 :: 		
0x0F04	0x4281    CMP	R1, R0
0x0F06	0xDD03    BLE	L__TFT_V_Line959
;__Lib_TFT.c, 618 :: 		
; loc start address is: 12 (R3)
0x0F08	0xB28B    UXTH	R3, R1
;__Lib_TFT.c, 619 :: 		
0x0F0A	0xB201    SXTH	R1, R0
;__Lib_TFT.c, 620 :: 		
0x0F0C	0xB218    SXTH	R0, R3
; loc end address is: 12 (R3)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 621 :: 		
0x0F0E	0xE7FF    B	L_TFT_V_Line36
L__TFT_V_Line959:
;__Lib_TFT.c, 617 :: 		
;__Lib_TFT.c, 621 :: 		
L_TFT_V_Line36:
;__Lib_TFT.c, 623 :: 		
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
0x0F10	0x2900    CMP	R1, #0
0x0F12	0xDA02    BGE	L_TFT_V_Line37
;__Lib_TFT.c, 624 :: 		
0x0F14	0x2100    MOVS	R1, #0
0x0F16	0xB209    SXTH	R1, R1
0x0F18	0xE004    B	L_TFT_V_Line38
L_TFT_V_Line37:
;__Lib_TFT.c, 625 :: 		
0x0F1A	0x4B2F    LDR	R3, [PC, #188]
0x0F1C	0x881B    LDRH	R3, [R3, #0]
0x0F1E	0x4299    CMP	R1, R3
0x0F20	0xD300    BCC	L_TFT_V_Line39
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 626 :: 		
0x0F22	0xE055    B	L_end_TFT_V_Line
L_TFT_V_Line39:
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
; y_start end address is: 4 (R1)
; x_pos start address is: 8 (R2)
L_TFT_V_Line38:
;__Lib_TFT.c, 628 :: 		
; y_start start address is: 4 (R1)
0x0F24	0x2800    CMP	R0, #0
0x0F26	0xDA00    BGE	L_TFT_V_Line40
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 629 :: 		
0x0F28	0xE052    B	L_end_TFT_V_Line
L_TFT_V_Line40:
;__Lib_TFT.c, 630 :: 		
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
; x_pos start address is: 8 (R2)
0x0F2A	0x4B2B    LDR	R3, [PC, #172]
0x0F2C	0x881B    LDRH	R3, [R3, #0]
0x0F2E	0x4298    CMP	R0, R3
0x0F30	0xD305    BCC	L__TFT_V_Line960
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 631 :: 		
0x0F32	0x4B29    LDR	R3, [PC, #164]
0x0F34	0x881B    LDRH	R3, [R3, #0]
0x0F36	0x1E5B    SUBS	R3, R3, #1
; y_end start address is: 0 (R0)
0x0F38	0xB218    SXTH	R0, R3
; y_end end address is: 0 (R0)
0x0F3A	0xB203    SXTH	R3, R0
0x0F3C	0xE000    B	L_TFT_V_Line42
L__TFT_V_Line960:
;__Lib_TFT.c, 630 :: 		
0x0F3E	0xB203    SXTH	R3, R0
;__Lib_TFT.c, 631 :: 		
L_TFT_V_Line42:
;__Lib_TFT.c, 633 :: 		
; y_end start address is: 12 (R3)
; thick start address is: 0 (R0)
0x0F40	0x2001    MOVS	R0, #1
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 12 (R3)
; thick end address is: 0 (R0)
0x0F42	0xB215    SXTH	R5, R2
0x0F44	0xB20A    SXTH	R2, R1
0x0F46	0xB219    SXTH	R1, R3
L_TFT_V_Line43:
; thick start address is: 0 (R0)
; y_end start address is: 4 (R1)
; y_start start address is: 8 (R2)
; x_pos start address is: 20 (R5)
0x0F48	0x4B24    LDR	R3, [PC, #144]
0x0F4A	0x781B    LDRB	R3, [R3, #0]
0x0F4C	0x4298    CMP	R0, R3
0x0F4E	0xD83F    BHI	L_TFT_V_Line44
;__Lib_TFT.c, 634 :: 		
; offset start address is: 16 (R4)
0x0F50	0xB2C4    UXTB	R4, R0
;__Lib_TFT.c, 635 :: 		
0x0F52	0xF0040301  AND	R3, R4, #1
0x0F56	0xB21B    SXTH	R3, R3
0x0F58	0xB913    CBNZ	R3, L__TFT_V_Line961
;__Lib_TFT.c, 636 :: 		
0x0F5A	0x4264    RSBS	R4, R4, #0
0x0F5C	0xB224    SXTH	R4, R4
; offset end address is: 16 (R4)
0x0F5E	0xE7FF    B	L_TFT_V_Line46
L__TFT_V_Line961:
;__Lib_TFT.c, 635 :: 		
;__Lib_TFT.c, 636 :: 		
L_TFT_V_Line46:
;__Lib_TFT.c, 637 :: 		
; offset start address is: 16 (R4)
0x0F60	0x1063    ASRS	R3, R4, #1
0x0F62	0xB21B    SXTH	R3, R3
; offset end address is: 16 (R4)
; offset start address is: 24 (R6)
0x0F64	0xB21E    SXTH	R6, R3
;__Lib_TFT.c, 639 :: 		
0x0F66	0x18EB    ADDS	R3, R5, R3
0x0F68	0xB21B    SXTH	R3, R3
0x0F6A	0x2B00    CMP	R3, #0
0x0F6C	0xDB06    BLT	L__TFT_V_Line958
0x0F6E	0x19AC    ADDS	R4, R5, R6
0x0F70	0xB224    SXTH	R4, R4
0x0F72	0x4B1B    LDR	R3, [PC, #108]
0x0F74	0x881B    LDRH	R3, [R3, #0]
0x0F76	0x429C    CMP	R4, R3
0x0F78	0xD200    BCS	L__TFT_V_Line957
0x0F7A	0xE000    B	L_TFT_V_Line49
; offset end address is: 24 (R6)
L__TFT_V_Line958:
L__TFT_V_Line957:
;__Lib_TFT.c, 640 :: 		
0x0F7C	0xE025    B	L_TFT_V_Line45
L_TFT_V_Line49:
;__Lib_TFT.c, 642 :: 		
; loc start address is: 28 (R7)
; offset start address is: 24 (R6)
0x0F7E	0xB297    UXTH	R7, R2
; loc end address is: 28 (R7)
; x_pos end address is: 20 (R5)
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
L_TFT_V_Line50:
; loc start address is: 28 (R7)
; offset start address is: 24 (R6)
; offset end address is: 24 (R6)
; x_pos start address is: 20 (R5)
; y_start start address is: 8 (R2)
; y_end start address is: 4 (R1)
; thick start address is: 0 (R0)
0x0F80	0x428F    CMP	R7, R1
0x0F82	0xD822    BHI	L_TFT_V_Line51
; offset end address is: 24 (R6)
;__Lib_TFT.c, 643 :: 		
; offset start address is: 24 (R6)
0x0F84	0x4B17    LDR	R3, [PC, #92]
0x0F86	0x881C    LDRH	R4, [R3, #0]
0x0F88	0x19AB    ADDS	R3, R5, R6
0x0F8A	0xF88D0004  STRB	R0, [SP, #4]
0x0F8E	0xF8AD1008  STRH	R1, [SP, #8]
0x0F92	0xF8AD200C  STRH	R2, [SP, #12]
0x0F96	0xF8AD5010  STRH	R5, [SP, #16]
0x0F9A	0xF8AD6012  STRH	R6, [SP, #18]
0x0F9E	0xF8AD7014  STRH	R7, [SP, #20]
0x0FA2	0xB2A2    UXTH	R2, R4
0x0FA4	0xB239    SXTH	R1, R7
0x0FA6	0xB218    SXTH	R0, R3
0x0FA8	0xF7FFFA06  BL	_TFT_Dot+0
0x0FAC	0xF8BD7014  LDRH	R7, [SP, #20]
0x0FB0	0xF9BD6012  LDRSH	R6, [SP, #18]
0x0FB4	0xF9BD5010  LDRSH	R5, [SP, #16]
0x0FB8	0xF9BD200C  LDRSH	R2, [SP, #12]
0x0FBC	0xF9BD1008  LDRSH	R1, [SP, #8]
0x0FC0	0xF89D0004  LDRB	R0, [SP, #4]
;__Lib_TFT.c, 642 :: 		
0x0FC4	0x1C7F    ADDS	R7, R7, #1
0x0FC6	0xB2BF    UXTH	R7, R7
;__Lib_TFT.c, 644 :: 		
; offset end address is: 24 (R6)
; loc end address is: 28 (R7)
0x0FC8	0xE7DA    B	L_TFT_V_Line50
L_TFT_V_Line51:
;__Lib_TFT.c, 645 :: 		
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
L_TFT_V_Line45:
; x_pos end address is: 20 (R5)
;__Lib_TFT.c, 633 :: 		
; x_pos start address is: 20 (R5)
; y_start start address is: 8 (R2)
; y_end start address is: 4 (R1)
; thick start address is: 0 (R0)
0x0FCA	0x1C40    ADDS	R0, R0, #1
0x0FCC	0xB2C0    UXTB	R0, R0
;__Lib_TFT.c, 645 :: 		
; x_pos end address is: 20 (R5)
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
0x0FCE	0xE7BB    B	L_TFT_V_Line43
L_TFT_V_Line44:
;__Lib_TFT.c, 646 :: 		
L_end_TFT_V_Line:
0x0FD0	0xF8DDE000  LDR	LR, [SP, #0]
0x0FD4	0xB006    ADD	SP, SP, #24
0x0FD6	0x4770    BX	LR
0x0FD8	0x05602000  	_TFT_DISP_HEIGHT+0
0x0FDC	0x04CD2000  	__Lib_TFT_PenWidth+0
0x0FE0	0x04D62000  	_TFT_DISP_WIDTH+0
0x0FE4	0x05522000  	__Lib_TFT_PenColor+0
; end of _TFT_V_Line
_TFT_Dot:
;__Lib_TFT.c, 544 :: 		
; y start address is: 4 (R1)
; x start address is: 0 (R0)
0x03B8	0xB082    SUB	SP, SP, #8
0x03BA	0xF8CDE000  STR	LR, [SP, #0]
0x03BE	0xF8AD2004  STRH	R2, [SP, #4]
0x03C2	0xB20A    SXTH	R2, R1
0x03C4	0xB201    SXTH	R1, R0
; y end address is: 4 (R1)
; x end address is: 0 (R0)
; x start address is: 4 (R1)
; y start address is: 8 (R2)
;__Lib_TFT.c, 546 :: 		
0x03C6	0x2900    CMP	R1, #0
0x03C8	0xDB04    BLT	L__TFT_Dot949
0x03CA	0x4B17    LDR	R3, [PC, #92]
0x03CC	0x881B    LDRH	R3, [R3, #0]
0x03CE	0x4299    CMP	R1, R3
0x03D0	0xD200    BCS	L__TFT_Dot948
0x03D2	0xE000    B	L_TFT_Dot6
; x end address is: 4 (R1)
; y end address is: 8 (R2)
L__TFT_Dot949:
L__TFT_Dot948:
;__Lib_TFT.c, 547 :: 		
0x03D4	0xE024    B	L_end_TFT_Dot
L_TFT_Dot6:
;__Lib_TFT.c, 548 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x03D6	0x2A00    CMP	R2, #0
0x03D8	0xDB04    BLT	L__TFT_Dot951
0x03DA	0x4B14    LDR	R3, [PC, #80]
0x03DC	0x881B    LDRH	R3, [R3, #0]
0x03DE	0x429A    CMP	R2, R3
0x03E0	0xD200    BCS	L__TFT_Dot950
0x03E2	0xE000    B	L_TFT_Dot9
; x end address is: 4 (R1)
; y end address is: 8 (R2)
L__TFT_Dot951:
L__TFT_Dot950:
;__Lib_TFT.c, 549 :: 		
0x03E4	0xE01C    B	L_end_TFT_Dot
L_TFT_Dot9:
;__Lib_TFT.c, 551 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x03E6	0x2400    MOVS	R4, #0
0x03E8	0xB264    SXTB	R4, R4
0x03EA	0x4B11    LDR	R3, [PC, #68]
0x03EC	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 552 :: 		
0x03EE	0xF001F8B9  BL	__Lib_TFT_Is_SSD1963_Set+0
0x03F2	0xB138    CBZ	R0, L_TFT_Dot10
;__Lib_TFT.c, 553 :: 		
0x03F4	0xB293    UXTH	R3, R2
0x03F6	0xB28A    UXTH	R2, R1
0x03F8	0xB299    UXTH	R1, R3
; y end address is: 8 (R2)
0x03FA	0xB290    UXTH	R0, R2
; x end address is: 4 (R1)
0x03FC	0x4C0D    LDR	R4, [PC, #52]
0x03FE	0x6824    LDR	R4, [R4, #0]
0x0400	0x47A0    BLX	R4
0x0402	0xE004    B	L_TFT_Dot11
L_TFT_Dot10:
;__Lib_TFT.c, 555 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x0404	0xB288    UXTH	R0, R1
; y end address is: 8 (R2)
0x0406	0xB291    UXTH	R1, R2
; x end address is: 4 (R1)
0x0408	0x4C0B    LDR	R4, [PC, #44]
0x040A	0x6824    LDR	R4, [R4, #0]
0x040C	0x47A0    BLX	R4
L_TFT_Dot11:
;__Lib_TFT.c, 556 :: 		
0x040E	0xF8BD0004  LDRH	R0, [SP, #4]
0x0412	0x4C0A    LDR	R4, [PC, #40]
0x0414	0x6824    LDR	R4, [R4, #0]
0x0416	0x47A0    BLX	R4
;__Lib_TFT.c, 557 :: 		
0x0418	0x2401    MOVS	R4, #1
0x041A	0xB264    SXTB	R4, R4
0x041C	0x4B04    LDR	R3, [PC, #16]
0x041E	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 558 :: 		
L_end_TFT_Dot:
0x0420	0xF8DDE000  LDR	LR, [SP, #0]
0x0424	0xB002    ADD	SP, SP, #8
0x0426	0x4770    BX	LR
0x0428	0x04D62000  	_TFT_DISP_WIDTH+0
0x042C	0x05602000  	_TFT_DISP_HEIGHT+0
0x0430	0x01BC4223  	TFT_CS+0
0x0434	0x055C2000  	_TFT_SSD1963_Set_Address_Ptr+0
0x0438	0x05642000  	_TFT_Set_Address_Ptr+0
0x043C	0x05682000  	_TFT_Write_Data_Ptr+0
; end of _TFT_Dot
_TFT_H_Line:
;__Lib_TFT.c, 562 :: 		
0x12FC	0xB086    SUB	SP, SP, #24
0x12FE	0xF8CDE000  STR	LR, [SP, #0]
0x1302	0xF8AD000C  STRH	R0, [SP, #12]
0x1306	0xF8AD1010  STRH	R1, [SP, #16]
0x130A	0xF8AD2014  STRH	R2, [SP, #20]
;__Lib_TFT.c, 567 :: 		
0x130E	0xF9BD4010  LDRSH	R4, [SP, #16]
0x1312	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1316	0x42A3    CMP	R3, R4
0x1318	0xDD07    BLE	L_TFT_H_Line12
;__Lib_TFT.c, 568 :: 		
; loc start address is: 0 (R0)
0x131A	0xF9BD000C  LDRSH	R0, [SP, #12]
;__Lib_TFT.c, 569 :: 		
0x131E	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1322	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_TFT.c, 570 :: 		
0x1326	0xF8AD0010  STRH	R0, [SP, #16]
; loc end address is: 0 (R0)
;__Lib_TFT.c, 571 :: 		
L_TFT_H_Line12:
;__Lib_TFT.c, 573 :: 		
0x132A	0xF9BD300C  LDRSH	R3, [SP, #12]
0x132E	0x2B00    CMP	R3, #0
0x1330	0xDA04    BGE	L_TFT_H_Line13
;__Lib_TFT.c, 574 :: 		
0x1332	0x2300    MOVS	R3, #0
0x1334	0xB21B    SXTH	R3, R3
0x1336	0xF8AD300C  STRH	R3, [SP, #12]
0x133A	0xE006    B	L_TFT_H_Line14
L_TFT_H_Line13:
;__Lib_TFT.c, 575 :: 		
0x133C	0x4B4B    LDR	R3, [PC, #300]
0x133E	0x881C    LDRH	R4, [R3, #0]
0x1340	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1344	0x42A3    CMP	R3, R4
0x1346	0xD300    BCC	L_TFT_H_Line15
;__Lib_TFT.c, 576 :: 		
0x1348	0xE08C    B	L_end_TFT_H_Line
L_TFT_H_Line15:
L_TFT_H_Line14:
;__Lib_TFT.c, 578 :: 		
0x134A	0xF9BD3010  LDRSH	R3, [SP, #16]
0x134E	0x2B00    CMP	R3, #0
0x1350	0xDA00    BGE	L_TFT_H_Line16
;__Lib_TFT.c, 579 :: 		
0x1352	0xE087    B	L_end_TFT_H_Line
L_TFT_H_Line16:
;__Lib_TFT.c, 580 :: 		
0x1354	0x4B45    LDR	R3, [PC, #276]
0x1356	0x881C    LDRH	R4, [R3, #0]
0x1358	0xF9BD3010  LDRSH	R3, [SP, #16]
0x135C	0x42A3    CMP	R3, R4
0x135E	0xD304    BCC	L_TFT_H_Line18
;__Lib_TFT.c, 581 :: 		
0x1360	0x4B42    LDR	R3, [PC, #264]
0x1362	0x881B    LDRH	R3, [R3, #0]
0x1364	0x1E5B    SUBS	R3, R3, #1
0x1366	0xF8AD3010  STRH	R3, [SP, #16]
L_TFT_H_Line18:
;__Lib_TFT.c, 583 :: 		
0x136A	0x2301    MOVS	R3, #1
0x136C	0xF88D3008  STRB	R3, [SP, #8]
L_TFT_H_Line19:
0x1370	0x4B3F    LDR	R3, [PC, #252]
0x1372	0x781C    LDRB	R4, [R3, #0]
0x1374	0xF89D3008  LDRB	R3, [SP, #8]
0x1378	0x42A3    CMP	R3, R4
0x137A	0xF2008073  BHI	L_TFT_H_Line20
;__Lib_TFT.c, 584 :: 		
; offset start address is: 0 (R0)
0x137E	0xF89D0008  LDRB	R0, [SP, #8]
;__Lib_TFT.c, 585 :: 		
0x1382	0xF0000301  AND	R3, R0, #1
0x1386	0xB21B    SXTH	R3, R3
0x1388	0xB91B    CBNZ	R3, L__TFT_H_Line955
;__Lib_TFT.c, 586 :: 		
0x138A	0x4241    RSBS	R1, R0, #0
0x138C	0xB209    SXTH	R1, R1
; offset end address is: 0 (R0)
; offset start address is: 4 (R1)
; offset end address is: 4 (R1)
0x138E	0xB208    SXTH	R0, R1
0x1390	0xE7FF    B	L_TFT_H_Line22
L__TFT_H_Line955:
;__Lib_TFT.c, 585 :: 		
;__Lib_TFT.c, 586 :: 		
L_TFT_H_Line22:
;__Lib_TFT.c, 587 :: 		
; offset start address is: 0 (R0)
0x1392	0x1044    ASRS	R4, R0, #1
0x1394	0xB224    SXTH	R4, R4
; offset end address is: 0 (R0)
; offset start address is: 4 (R1)
0x1396	0xB221    SXTH	R1, R4
;__Lib_TFT.c, 589 :: 		
0x1398	0xF9BD3014  LDRSH	R3, [SP, #20]
0x139C	0x191B    ADDS	R3, R3, R4
0x139E	0xB21B    SXTH	R3, R3
0x13A0	0x2B00    CMP	R3, #0
0x13A2	0xDB08    BLT	L__TFT_H_Line954
0x13A4	0xF9BD3014  LDRSH	R3, [SP, #20]
0x13A8	0x185C    ADDS	R4, R3, R1
0x13AA	0xB224    SXTH	R4, R4
0x13AC	0x4B31    LDR	R3, [PC, #196]
0x13AE	0x881B    LDRH	R3, [R3, #0]
0x13B0	0x429C    CMP	R4, R3
0x13B2	0xD200    BCS	L__TFT_H_Line953
0x13B4	0xE000    B	L_TFT_H_Line25
; offset end address is: 4 (R1)
L__TFT_H_Line954:
L__TFT_H_Line953:
;__Lib_TFT.c, 590 :: 		
0x13B6	0xE04F    B	L_TFT_H_Line21
L_TFT_H_Line25:
;__Lib_TFT.c, 592 :: 		
; offset start address is: 4 (R1)
0x13B8	0x4B2F    LDR	R3, [PC, #188]
0x13BA	0x781B    LDRB	R3, [R3, #0]
0x13BC	0x2B00    CMP	R3, #0
0x13BE	0xD135    BNE	L_TFT_H_Line26
;__Lib_TFT.c, 593 :: 		
0x13C0	0x2400    MOVS	R4, #0
0x13C2	0xB264    SXTB	R4, R4
0x13C4	0x4B2D    LDR	R3, [PC, #180]
0x13C6	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 594 :: 		
0x13C8	0xF000F8CC  BL	__Lib_TFT_Is_SSD1963_Set+0
0x13CC	0xB160    CBZ	R0, L_TFT_H_Line27
;__Lib_TFT.c, 595 :: 		
0x13CE	0xF9BD3014  LDRSH	R3, [SP, #20]
0x13D2	0x185C    ADDS	R4, R3, R1
; offset end address is: 4 (R1)
0x13D4	0xB2A3    UXTH	R3, R4
0x13D6	0xF9BD2010  LDRSH	R2, [SP, #16]
0x13DA	0xB2A1    UXTH	R1, R4
0x13DC	0xF9BD000C  LDRSH	R0, [SP, #12]
0x13E0	0x4C27    LDR	R4, [PC, #156]
0x13E2	0x6824    LDR	R4, [R4, #0]
0x13E4	0x47A0    BLX	R4
0x13E6	0xE008    B	L_TFT_H_Line28
L_TFT_H_Line27:
;__Lib_TFT.c, 597 :: 		
; offset start address is: 4 (R1)
0x13E8	0xF9BD3014  LDRSH	R3, [SP, #20]
0x13EC	0x185C    ADDS	R4, R3, R1
; offset end address is: 4 (R1)
0x13EE	0xB2A1    UXTH	R1, R4
0x13F0	0xF9BD000C  LDRSH	R0, [SP, #12]
0x13F4	0x4C23    LDR	R4, [PC, #140]
0x13F6	0x6824    LDR	R4, [R4, #0]
0x13F8	0x47A0    BLX	R4
L_TFT_H_Line28:
;__Lib_TFT.c, 598 :: 		
; loc start address is: 0 (R0)
0x13FA	0xF9BD000C  LDRSH	R0, [SP, #12]
; loc end address is: 0 (R0)
L_TFT_H_Line29:
; loc start address is: 0 (R0)
0x13FE	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1402	0x4298    CMP	R0, R3
0x1404	0xD80D    BHI	L_TFT_H_Line30
;__Lib_TFT.c, 599 :: 		
0x1406	0x4B20    LDR	R3, [PC, #128]
0x1408	0x881C    LDRH	R4, [R3, #0]
0x140A	0xF8AD0004  STRH	R0, [SP, #4]
0x140E	0xB2A0    UXTH	R0, R4
0x1410	0x4C1E    LDR	R4, [PC, #120]
0x1412	0x6824    LDR	R4, [R4, #0]
0x1414	0x47A0    BLX	R4
0x1416	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 598 :: 		
0x141A	0x1C41    ADDS	R1, R0, #1
0x141C	0xB289    UXTH	R1, R1
; loc end address is: 0 (R0)
; loc start address is: 4 (R1)
;__Lib_TFT.c, 600 :: 		
0x141E	0xB288    UXTH	R0, R1
; loc end address is: 4 (R1)
0x1420	0xE7ED    B	L_TFT_H_Line29
L_TFT_H_Line30:
;__Lib_TFT.c, 601 :: 		
0x1422	0x2401    MOVS	R4, #1
0x1424	0xB264    SXTB	R4, R4
0x1426	0x4B15    LDR	R3, [PC, #84]
0x1428	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 602 :: 		
0x142A	0xE015    B	L_TFT_H_Line32
L_TFT_H_Line26:
;__Lib_TFT.c, 603 :: 		
; loc start address is: 0 (R0)
0x142C	0xF9BD000C  LDRSH	R0, [SP, #12]
; loc end address is: 0 (R0)
L_TFT_H_Line33:
; loc start address is: 0 (R0)
0x1430	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1434	0x4298    CMP	R0, R3
0x1436	0xD80F    BHI	L_TFT_H_Line34
;__Lib_TFT.c, 604 :: 		
0x1438	0x4B13    LDR	R3, [PC, #76]
0x143A	0x881B    LDRH	R3, [R3, #0]
0x143C	0xF8AD0004  STRH	R0, [SP, #4]
0x1440	0xB29A    UXTH	R2, R3
0x1442	0xF9BD1014  LDRSH	R1, [SP, #20]
0x1446	0xB200    SXTH	R0, R0
0x1448	0xF7FEFFB6  BL	_TFT_Dot+0
0x144C	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 603 :: 		
0x1450	0x1C43    ADDS	R3, R0, #1
; loc end address is: 0 (R0)
; loc start address is: 4 (R1)
0x1452	0xB299    UXTH	R1, R3
;__Lib_TFT.c, 605 :: 		
0x1454	0xB288    UXTH	R0, R1
; loc end address is: 4 (R1)
0x1456	0xE7EB    B	L_TFT_H_Line33
L_TFT_H_Line34:
;__Lib_TFT.c, 606 :: 		
L_TFT_H_Line32:
;__Lib_TFT.c, 607 :: 		
L_TFT_H_Line21:
;__Lib_TFT.c, 583 :: 		
0x1458	0xF89D3008  LDRB	R3, [SP, #8]
0x145C	0x1C5B    ADDS	R3, R3, #1
0x145E	0xF88D3008  STRB	R3, [SP, #8]
;__Lib_TFT.c, 607 :: 		
0x1462	0xE785    B	L_TFT_H_Line19
L_TFT_H_Line20:
;__Lib_TFT.c, 608 :: 		
L_end_TFT_H_Line:
0x1464	0xF8DDE000  LDR	LR, [SP, #0]
0x1468	0xB006    ADD	SP, SP, #24
0x146A	0x4770    BX	LR
0x146C	0x04D62000  	_TFT_DISP_WIDTH+0
0x1470	0x04CD2000  	__Lib_TFT_PenWidth+0
0x1474	0x05602000  	_TFT_DISP_HEIGHT+0
0x1478	0x01AF2000  	__Lib_TFT___no_acceleration+0
0x147C	0x01BC4223  	TFT_CS+0
0x1480	0x055C2000  	_TFT_SSD1963_Set_Address_Ptr+0
0x1484	0x05642000  	_TFT_Set_Address_Ptr+0
0x1488	0x05522000  	__Lib_TFT_PenColor+0
0x148C	0x05682000  	_TFT_Write_Data_Ptr+0
; end of _TFT_H_Line
_TFT_Write_Text:
;__Lib_TFT.c, 1266 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x4764	0xB083    SUB	SP, SP, #12
0x4766	0xF8CDE000  STR	LR, [SP, #0]
0x476A	0x9002    STR	R0, [SP, #8]
; y end address is: 8 (R2)
; x end address is: 4 (R1)
; x start address is: 4 (R1)
; y start address is: 8 (R2)
;__Lib_TFT.c, 1269 :: 		
0x476C	0x4B1C    LDR	R3, [PC, #112]
0x476E	0x881B    LDRH	R3, [R3, #0]
0x4770	0x4299    CMP	R1, R3
0x4772	0xD300    BCC	L_TFT_Write_Text194
; x end address is: 4 (R1)
; y end address is: 8 (R2)
;__Lib_TFT.c, 1270 :: 		
0x4774	0xE02F    B	L_end_TFT_Write_Text
L_TFT_Write_Text194:
;__Lib_TFT.c, 1271 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x4776	0x4B1B    LDR	R3, [PC, #108]
0x4778	0x881B    LDRH	R3, [R3, #0]
0x477A	0x429A    CMP	R2, R3
0x477C	0xD300    BCC	L_TFT_Write_Text195
; x end address is: 4 (R1)
; y end address is: 8 (R2)
;__Lib_TFT.c, 1272 :: 		
0x477E	0xE02A    B	L_end_TFT_Write_Text
L_TFT_Write_Text195:
;__Lib_TFT.c, 1274 :: 		
; i start address is: 0 (R0)
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x4780	0x2000    MOVS	R0, #0
;__Lib_TFT.c, 1275 :: 		
0x4782	0xF8AD0004  STRH	R0, [SP, #4]
; y end address is: 8 (R2)
0x4786	0xB288    UXTH	R0, R1
0x4788	0xB291    UXTH	R1, R2
; x end address is: 4 (R1)
0x478A	0xF7FFFAF1  BL	_TFT_Move_Cursor+0
; i end address is: 0 (R0)
0x478E	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 1276 :: 		
L_TFT_Write_Text196:
; i start address is: 0 (R0)
0x4792	0x9B02    LDR	R3, [SP, #8]
0x4794	0x181B    ADDS	R3, R3, R0
0x4796	0x781B    LDRB	R3, [R3, #0]
0x4798	0xB1EB    CBZ	R3, L_TFT_Write_Text197
;__Lib_TFT.c, 1277 :: 		
0x479A	0x4B13    LDR	R3, [PC, #76]
0x479C	0x781B    LDRB	R3, [R3, #0]
0x479E	0xB163    CBZ	R3, L_TFT_Write_Text198
;__Lib_TFT.c, 1278 :: 		
0x47A0	0x9B02    LDR	R3, [SP, #8]
0x47A2	0x181B    ADDS	R3, R3, R0
0x47A4	0x781B    LDRB	R3, [R3, #0]
0x47A6	0xF8AD0004  STRH	R0, [SP, #4]
0x47AA	0xB298    UXTH	R0, R3
0x47AC	0xF7FCFC1C  BL	__Lib_TFT__TFT_Write_Char_E+0
0x47B0	0xF8BD0004  LDRH	R0, [SP, #4]
0x47B4	0x1C41    ADDS	R1, R0, #1
0x47B6	0xB289    UXTH	R1, R1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
; i end address is: 4 (R1)
0x47B8	0xE00B    B	L_TFT_Write_Text199
L_TFT_Write_Text198:
;__Lib_TFT.c, 1280 :: 		
; i start address is: 0 (R0)
0x47BA	0x9B02    LDR	R3, [SP, #8]
0x47BC	0x181B    ADDS	R3, R3, R0
0x47BE	0x781B    LDRB	R3, [R3, #0]
0x47C0	0xF8AD0004  STRH	R0, [SP, #4]
0x47C4	0xB298    UXTH	R0, R3
0x47C6	0xF7FEFB51  BL	__Lib_TFT__TFT_Write_Char+0
0x47CA	0xF8BD0004  LDRH	R0, [SP, #4]
0x47CE	0x1C41    ADDS	R1, R0, #1
0x47D0	0xB289    UXTH	R1, R1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
; i end address is: 4 (R1)
L_TFT_Write_Text199:
; i start address is: 4 (R1)
0x47D2	0xB288    UXTH	R0, R1
; i end address is: 4 (R1)
0x47D4	0xE7DD    B	L_TFT_Write_Text196
L_TFT_Write_Text197:
;__Lib_TFT.c, 1281 :: 		
L_end_TFT_Write_Text:
0x47D6	0xF8DDE000  LDR	LR, [SP, #0]
0x47DA	0xB003    ADD	SP, SP, #12
0x47DC	0x4770    BX	LR
0x47DE	0xBF00    NOP
0x47E0	0x04D62000  	_TFT_DISP_WIDTH+0
0x47E4	0x05602000  	_TFT_DISP_HEIGHT+0
0x47E8	0x05762000  	_ExternalFontSet+0
; end of _TFT_Write_Text
__Lib_TFT__TFT_Write_Char_E:
;__Lib_TFT.c, 3361 :: 		
; ch start address is: 0 (R0)
0x0FE8	0xB08B    SUB	SP, SP, #44
0x0FEA	0xF8CDE000  STR	LR, [SP, #0]
; ch end address is: 0 (R0)
; ch start address is: 0 (R0)
;__Lib_TFT.c, 3363 :: 		
;__Lib_TFT.c, 3365 :: 		
0x0FEE	0xF2400100  MOVW	R1, #0
0x0FF2	0xF8AD1026  STRH	R1, [SP, #38]
0x0FF6	0x2100    MOVS	R1, #0
0x0FF8	0xF88D1028  STRB	R1, [SP, #40]
;__Lib_TFT.c, 3366 :: 		
;__Lib_TFT.c, 3373 :: 		
0x0FFC	0x49B5    LDR	R1, [PC, #724]
0x0FFE	0x8809    LDRH	R1, [R1, #0]
0x1000	0x4288    CMP	R0, R1
0x1002	0xD200    BCS	L___Lib_TFT__TFT_Write_Char_E687
; ch end address is: 0 (R0)
;__Lib_TFT.c, 3374 :: 		
0x1004	0xE162    B	L_end__TFT_Write_Char_E
L___Lib_TFT__TFT_Write_Char_E687:
;__Lib_TFT.c, 3375 :: 		
; ch start address is: 0 (R0)
0x1006	0x49B4    LDR	R1, [PC, #720]
0x1008	0x8809    LDRH	R1, [R1, #0]
0x100A	0x4288    CMP	R0, R1
0x100C	0xD900    BLS	L___Lib_TFT__TFT_Write_Char_E688
; ch end address is: 0 (R0)
;__Lib_TFT.c, 3376 :: 		
0x100E	0xE15D    B	L_end__TFT_Write_Char_E
L___Lib_TFT__TFT_Write_Char_E688:
;__Lib_TFT.c, 3379 :: 		
; ch start address is: 0 (R0)
0x1010	0x49B0    LDR	R1, [PC, #704]
0x1012	0x8809    LDRH	R1, [R1, #0]
0x1014	0x1A41    SUB	R1, R0, R1
0x1016	0xB289    UXTH	R1, R1
; ch end address is: 0 (R0)
0x1018	0x008A    LSLS	R2, R1, #2
0x101A	0xB292    UXTH	R2, R2
;__Lib_TFT.c, 3380 :: 		
0x101C	0x49AF    LDR	R1, [PC, #700]
0x101E	0x6809    LDR	R1, [R1, #0]
0x1020	0x3108    ADDS	R1, #8
0x1022	0x1889    ADDS	R1, R1, R2
;__Lib_TFT.c, 3383 :: 		
0x1024	0x4608    MOV	R0, R1
0x1026	0x2104    MOVS	R1, #4
0x1028	0xF7FFFA1C  BL	__Lib_TFT__TFT_getHeader+0
;__Lib_TFT.c, 3384 :: 		
; ptr start address is: 0 (R0)
0x102C	0x48AC    LDR	R0, [PC, #688]
;__Lib_TFT.c, 3386 :: 		
0x102E	0x7803    LDRB	R3, [R0, #0]
0x1030	0xF88D3024  STRB	R3, [SP, #36]
;__Lib_TFT.c, 3388 :: 		
0x1034	0x1C41    ADDS	R1, R0, #1
0x1036	0x7809    LDRB	R1, [R1, #0]
0x1038	0xB2CA    UXTB	R2, R1
0x103A	0x1C81    ADDS	R1, R0, #2
0x103C	0x7809    LDRB	R1, [R1, #0]
0x103E	0x0209    LSLS	R1, R1, #8
0x1040	0x1852    ADDS	R2, R2, R1
0x1042	0x1CC1    ADDS	R1, R0, #3
; ptr end address is: 0 (R0)
0x1044	0x7809    LDRB	R1, [R1, #0]
0x1046	0x0409    LSLS	R1, R1, #16
0x1048	0x1852    ADDS	R2, R2, R1
;__Lib_TFT.c, 3390 :: 		
0x104A	0x49A4    LDR	R1, [PC, #656]
0x104C	0x6809    LDR	R1, [R1, #0]
0x104E	0x1889    ADDS	R1, R1, R2
0x1050	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3392 :: 		
0x1052	0x08DA    LSRS	R2, R3, #3
0x1054	0xB2D2    UXTB	R2, R2
0x1056	0x49A3    LDR	R1, [PC, #652]
0x1058	0x8809    LDRH	R1, [R1, #0]
0x105A	0x4351    MULS	R1, R2, R1
0x105C	0xB289    UXTH	R1, R1
0x105E	0x9106    STR	R1, [SP, #24]
;__Lib_TFT.c, 3393 :: 		
0x1060	0xF0030107  AND	R1, R3, #7
0x1064	0xB2C9    UXTB	R1, R1
0x1066	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E689
;__Lib_TFT.c, 3394 :: 		
0x1068	0x499E    LDR	R1, [PC, #632]
0x106A	0x880A    LDRH	R2, [R1, #0]
0x106C	0x9906    LDR	R1, [SP, #24]
0x106E	0x1889    ADDS	R1, R1, R2
0x1070	0x9106    STR	R1, [SP, #24]
L___Lib_TFT__TFT_Write_Char_E689:
;__Lib_TFT.c, 3395 :: 		
0x1072	0x9906    LDR	R1, [SP, #24]
0x1074	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3396 :: 		
0x1076	0xAC05    ADD	R4, SP, #20
0x1078	0x4622    MOV	R2, R4
0x107A	0x9906    LDR	R1, [SP, #24]
0x107C	0x9804    LDR	R0, [SP, #16]
0x107E	0x4C9A    LDR	R4, [PC, #616]
0x1080	0x6824    LDR	R4, [R4, #0]
0x1082	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x1084	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3397 :: 		
0x1086	0x9A05    LDR	R2, [SP, #20]
0x1088	0x9904    LDR	R1, [SP, #16]
0x108A	0x1889    ADDS	R1, R1, R2
0x108C	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3398 :: 		
0x108E	0x9A05    LDR	R2, [SP, #20]
0x1090	0x9906    LDR	R1, [SP, #24]
0x1092	0x1A89    SUB	R1, R1, R2
0x1094	0x9106    STR	R1, [SP, #24]
;__Lib_TFT.c, 3400 :: 		
0x1096	0x2100    MOVS	R1, #0
0x1098	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3401 :: 		
0x109A	0x4994    LDR	R1, [PC, #592]
0x109C	0x7809    LDRB	R1, [R1, #0]
0x109E	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E974
0x10A0	0x4992    LDR	R1, [PC, #584]
0x10A2	0x7809    LDRB	R1, [R1, #0]
0x10A4	0x2902    CMP	R1, #2
0x10A6	0xD000    BEQ	L___Lib_TFT__TFT_Write_Char_E973
0x10A8	0xE08C    B	L___Lib_TFT__TFT_Write_Char_E692
L___Lib_TFT__TFT_Write_Char_E974:
L___Lib_TFT__TFT_Write_Char_E973:
;__Lib_TFT.c, 3402 :: 		
0x10AA	0x4991    LDR	R1, [PC, #580]
0x10AC	0x8809    LDRH	R1, [R1, #0]
0x10AE	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3403 :: 		
0x10B2	0x2100    MOVS	R1, #0
0x10B4	0xF88D1009  STRB	R1, [SP, #9]
; ptr end address is: 16 (R4)
0x10B8	0x4620    MOV	R0, R4
L___Lib_TFT__TFT_Write_Char_E693:
; ptr start address is: 0 (R0)
0x10BA	0x498A    LDR	R1, [PC, #552]
0x10BC	0x880A    LDRH	R2, [R1, #0]
0x10BE	0xF89D1009  LDRB	R1, [SP, #9]
0x10C2	0x4291    CMP	R1, R2
0x10C4	0xF0808070  BCS	L___Lib_TFT__TFT_Write_Char_E694
;__Lib_TFT.c, 3404 :: 		
0x10C8	0x498A    LDR	R1, [PC, #552]
0x10CA	0x8809    LDRH	R1, [R1, #0]
0x10CC	0xF8AD1026  STRH	R1, [SP, #38]
;__Lib_TFT.c, 3405 :: 		
0x10D0	0x2100    MOVS	R1, #0
0x10D2	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3406 :: 		
0x10D6	0x2100    MOVS	R1, #0
0x10D8	0xF88D1008  STRB	R1, [SP, #8]
; ptr end address is: 0 (R0)
0x10DC	0x4604    MOV	R4, R0
L___Lib_TFT__TFT_Write_Char_E696:
; ptr start address is: 16 (R4)
0x10DE	0xF89D2024  LDRB	R2, [SP, #36]
0x10E2	0xF89D1008  LDRB	R1, [SP, #8]
0x10E6	0x4291    CMP	R1, R2
0x10E8	0xD252    BCS	L___Lib_TFT__TFT_Write_Char_E697
;__Lib_TFT.c, 3407 :: 		
0x10EA	0xF89D100C  LDRB	R1, [SP, #12]
0x10EE	0xBB59    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E977
;__Lib_TFT.c, 3408 :: 		
0x10F0	0x9907    LDR	R1, [SP, #28]
0x10F2	0x1C49    ADDS	R1, R1, #1
0x10F4	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3409 :: 		
0x10F6	0x9A08    LDR	R2, [SP, #32]
0x10F8	0x9905    LDR	R1, [SP, #20]
0x10FA	0x4291    CMP	R1, R2
0x10FC	0xD21B    BCS	L___Lib_TFT__TFT_Write_Char_E976
;__Lib_TFT.c, 3410 :: 		
0x10FE	0x9A05    LDR	R2, [SP, #20]
0x1100	0x9907    LDR	R1, [SP, #28]
0x1102	0x4291    CMP	R1, R2
0x1104	0xD915    BLS	L___Lib_TFT__TFT_Write_Char_E975
; ptr end address is: 16 (R4)
;__Lib_TFT.c, 3411 :: 		
0x1106	0x2101    MOVS	R1, #1
0x1108	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3412 :: 		
0x110A	0xAC05    ADD	R4, SP, #20
0x110C	0x4622    MOV	R2, R4
0x110E	0x9906    LDR	R1, [SP, #24]
0x1110	0x9804    LDR	R0, [SP, #16]
0x1112	0x4C75    LDR	R4, [PC, #468]
0x1114	0x6824    LDR	R4, [R4, #0]
0x1116	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x1118	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3413 :: 		
0x111A	0x9906    LDR	R1, [SP, #24]
0x111C	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3414 :: 		
0x111E	0x9A05    LDR	R2, [SP, #20]
0x1120	0x9904    LDR	R1, [SP, #16]
0x1122	0x1889    ADDS	R1, R1, R2
0x1124	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3415 :: 		
0x1126	0x9A05    LDR	R2, [SP, #20]
0x1128	0x9906    LDR	R1, [SP, #24]
0x112A	0x1A89    SUB	R1, R1, R2
0x112C	0x9106    STR	R1, [SP, #24]
; ptr end address is: 16 (R4)
0x112E	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3416 :: 		
0x1130	0xE000    B	L___Lib_TFT__TFT_Write_Char_E701
L___Lib_TFT__TFT_Write_Char_E975:
;__Lib_TFT.c, 3410 :: 		
0x1132	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3416 :: 		
L___Lib_TFT__TFT_Write_Char_E701:
;__Lib_TFT.c, 3417 :: 		
; ptr start address is: 0 (R0)
; ptr end address is: 0 (R0)
0x1134	0xE000    B	L___Lib_TFT__TFT_Write_Char_E700
L___Lib_TFT__TFT_Write_Char_E976:
;__Lib_TFT.c, 3409 :: 		
0x1136	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3417 :: 		
L___Lib_TFT__TFT_Write_Char_E700:
;__Lib_TFT.c, 3418 :: 		
; ptr start address is: 0 (R0)
0x1138	0x7801    LDRB	R1, [R0, #0]
0x113A	0xF88D1028  STRB	R1, [SP, #40]
0x113E	0x1C40    ADDS	R0, R0, #1
;__Lib_TFT.c, 3419 :: 		
0x1140	0x2101    MOVS	R1, #1
0x1142	0xF88D100C  STRB	R1, [SP, #12]
; ptr end address is: 0 (R0)
;__Lib_TFT.c, 3420 :: 		
0x1146	0xE000    B	L___Lib_TFT__TFT_Write_Char_E699
L___Lib_TFT__TFT_Write_Char_E977:
;__Lib_TFT.c, 3407 :: 		
0x1148	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3420 :: 		
L___Lib_TFT__TFT_Write_Char_E699:
;__Lib_TFT.c, 3422 :: 		
; ptr start address is: 0 (R0)
0x114A	0xF89D200C  LDRB	R2, [SP, #12]
0x114E	0xF89D1028  LDRB	R1, [SP, #40]
0x1152	0x4011    ANDS	R1, R2
0x1154	0xB2C9    UXTB	R1, R1
0x1156	0xB151    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E702
;__Lib_TFT.c, 3423 :: 		
0x1158	0x4967    LDR	R1, [PC, #412]
0x115A	0x8809    LDRH	R1, [R1, #0]
0x115C	0x9001    STR	R0, [SP, #4]
0x115E	0xB28A    UXTH	R2, R1
0x1160	0xF8BD100A  LDRH	R1, [SP, #10]
0x1164	0xF8BD0026  LDRH	R0, [SP, #38]
0x1168	0xF7FFF926  BL	_TFT_Dot+0
0x116C	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT.c, 3424 :: 		
L___Lib_TFT__TFT_Write_Char_E702:
;__Lib_TFT.c, 3426 :: 		
0x116E	0xF8BD1026  LDRH	R1, [SP, #38]
0x1172	0x1C49    ADDS	R1, R1, #1
0x1174	0xF8AD1026  STRH	R1, [SP, #38]
;__Lib_TFT.c, 3427 :: 		
0x1178	0xF89D100C  LDRB	R1, [SP, #12]
0x117C	0x0049    LSLS	R1, R1, #1
0x117E	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3406 :: 		
0x1182	0xF89D1008  LDRB	R1, [SP, #8]
0x1186	0x1C49    ADDS	R1, R1, #1
0x1188	0xF88D1008  STRB	R1, [SP, #8]
;__Lib_TFT.c, 3428 :: 		
0x118C	0x4604    MOV	R4, R0
; ptr end address is: 0 (R0)
0x118E	0xE7A6    B	L___Lib_TFT__TFT_Write_Char_E696
L___Lib_TFT__TFT_Write_Char_E697:
;__Lib_TFT.c, 3429 :: 		
; ptr start address is: 16 (R4)
0x1190	0xF8BD100A  LDRH	R1, [SP, #10]
0x1194	0x1C49    ADDS	R1, R1, #1
0x1196	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3403 :: 		
0x119A	0xF89D1009  LDRB	R1, [SP, #9]
0x119E	0x1C49    ADDS	R1, R1, #1
0x11A0	0xF88D1009  STRB	R1, [SP, #9]
;__Lib_TFT.c, 3430 :: 		
0x11A4	0x4620    MOV	R0, R4
; ptr end address is: 16 (R4)
0x11A6	0xE788    B	L___Lib_TFT__TFT_Write_Char_E693
L___Lib_TFT__TFT_Write_Char_E694:
;__Lib_TFT.c, 3432 :: 		
0x11A8	0x4950    LDR	R1, [PC, #320]
0x11AA	0x7809    LDRB	R1, [R1, #0]
0x11AC	0xB929    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E703
;__Lib_TFT.c, 3433 :: 		
0x11AE	0xF8BD1026  LDRH	R1, [SP, #38]
0x11B2	0x1C4A    ADDS	R2, R1, #1
0x11B4	0x494F    LDR	R1, [PC, #316]
0x11B6	0x800A    STRH	R2, [R1, #0]
0x11B8	0xE003    B	L___Lib_TFT__TFT_Write_Char_E704
L___Lib_TFT__TFT_Write_Char_E703:
;__Lib_TFT.c, 3435 :: 		
0x11BA	0xF8BD200A  LDRH	R2, [SP, #10]
0x11BE	0x494C    LDR	R1, [PC, #304]
0x11C0	0x800A    STRH	R2, [R1, #0]
L___Lib_TFT__TFT_Write_Char_E704:
;__Lib_TFT.c, 3436 :: 		
0x11C2	0xE083    B	L___Lib_TFT__TFT_Write_Char_E705
L___Lib_TFT__TFT_Write_Char_E692:
;__Lib_TFT.c, 3437 :: 		
; ptr start address is: 16 (R4)
0x11C4	0x494B    LDR	R1, [PC, #300]
0x11C6	0x8809    LDRH	R1, [R1, #0]
0x11C8	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3438 :: 		
0x11CC	0x2100    MOVS	R1, #0
0x11CE	0xF88D1009  STRB	R1, [SP, #9]
; ptr end address is: 16 (R4)
0x11D2	0x4620    MOV	R0, R4
L___Lib_TFT__TFT_Write_Char_E706:
; ptr start address is: 0 (R0)
0x11D4	0x4943    LDR	R1, [PC, #268]
0x11D6	0x880A    LDRH	R2, [R1, #0]
0x11D8	0xF89D1009  LDRB	R1, [SP, #9]
0x11DC	0x4291    CMP	R1, R2
0x11DE	0xF0808070  BCS	L___Lib_TFT__TFT_Write_Char_E707
;__Lib_TFT.c, 3439 :: 		
0x11E2	0x4943    LDR	R1, [PC, #268]
0x11E4	0x8809    LDRH	R1, [R1, #0]
0x11E6	0xF8AD1026  STRH	R1, [SP, #38]
;__Lib_TFT.c, 3440 :: 		
0x11EA	0x2100    MOVS	R1, #0
0x11EC	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3441 :: 		
0x11F0	0x2100    MOVS	R1, #0
0x11F2	0xF88D1008  STRB	R1, [SP, #8]
; ptr end address is: 0 (R0)
0x11F6	0x4604    MOV	R4, R0
L___Lib_TFT__TFT_Write_Char_E709:
; ptr start address is: 16 (R4)
0x11F8	0xF89D2024  LDRB	R2, [SP, #36]
0x11FC	0xF89D1008  LDRB	R1, [SP, #8]
0x1200	0x4291    CMP	R1, R2
0x1202	0xD252    BCS	L___Lib_TFT__TFT_Write_Char_E710
;__Lib_TFT.c, 3442 :: 		
0x1204	0xF89D100C  LDRB	R1, [SP, #12]
0x1208	0xBB59    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E980
;__Lib_TFT.c, 3443 :: 		
0x120A	0x9907    LDR	R1, [SP, #28]
0x120C	0x1C49    ADDS	R1, R1, #1
0x120E	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3444 :: 		
0x1210	0x9A08    LDR	R2, [SP, #32]
0x1212	0x9905    LDR	R1, [SP, #20]
0x1214	0x4291    CMP	R1, R2
0x1216	0xD21B    BCS	L___Lib_TFT__TFT_Write_Char_E979
;__Lib_TFT.c, 3445 :: 		
0x1218	0x9A05    LDR	R2, [SP, #20]
0x121A	0x9907    LDR	R1, [SP, #28]
0x121C	0x4291    CMP	R1, R2
0x121E	0xD915    BLS	L___Lib_TFT__TFT_Write_Char_E978
; ptr end address is: 16 (R4)
;__Lib_TFT.c, 3446 :: 		
0x1220	0x2101    MOVS	R1, #1
0x1222	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3447 :: 		
0x1224	0xAC05    ADD	R4, SP, #20
0x1226	0x4622    MOV	R2, R4
0x1228	0x9906    LDR	R1, [SP, #24]
0x122A	0x9804    LDR	R0, [SP, #16]
0x122C	0x4C2E    LDR	R4, [PC, #184]
0x122E	0x6824    LDR	R4, [R4, #0]
0x1230	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x1232	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3448 :: 		
0x1234	0x9906    LDR	R1, [SP, #24]
0x1236	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3449 :: 		
0x1238	0x9A05    LDR	R2, [SP, #20]
0x123A	0x9904    LDR	R1, [SP, #16]
0x123C	0x1889    ADDS	R1, R1, R2
0x123E	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3450 :: 		
0x1240	0x9A05    LDR	R2, [SP, #20]
0x1242	0x9906    LDR	R1, [SP, #24]
0x1244	0x1A89    SUB	R1, R1, R2
0x1246	0x9106    STR	R1, [SP, #24]
; ptr end address is: 16 (R4)
0x1248	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3451 :: 		
0x124A	0xE000    B	L___Lib_TFT__TFT_Write_Char_E714
L___Lib_TFT__TFT_Write_Char_E978:
;__Lib_TFT.c, 3445 :: 		
0x124C	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3451 :: 		
L___Lib_TFT__TFT_Write_Char_E714:
;__Lib_TFT.c, 3452 :: 		
; ptr start address is: 0 (R0)
; ptr end address is: 0 (R0)
0x124E	0xE000    B	L___Lib_TFT__TFT_Write_Char_E713
L___Lib_TFT__TFT_Write_Char_E979:
;__Lib_TFT.c, 3444 :: 		
0x1250	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3452 :: 		
L___Lib_TFT__TFT_Write_Char_E713:
;__Lib_TFT.c, 3453 :: 		
; ptr start address is: 0 (R0)
0x1252	0x7801    LDRB	R1, [R0, #0]
0x1254	0xF88D1028  STRB	R1, [SP, #40]
0x1258	0x1C40    ADDS	R0, R0, #1
;__Lib_TFT.c, 3454 :: 		
0x125A	0x2101    MOVS	R1, #1
0x125C	0xF88D100C  STRB	R1, [SP, #12]
; ptr end address is: 0 (R0)
;__Lib_TFT.c, 3455 :: 		
0x1260	0xE000    B	L___Lib_TFT__TFT_Write_Char_E712
L___Lib_TFT__TFT_Write_Char_E980:
;__Lib_TFT.c, 3442 :: 		
0x1262	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3455 :: 		
L___Lib_TFT__TFT_Write_Char_E712:
;__Lib_TFT.c, 3457 :: 		
; ptr start address is: 0 (R0)
0x1264	0xF89D200C  LDRB	R2, [SP, #12]
0x1268	0xF89D1028  LDRB	R1, [SP, #40]
0x126C	0x4011    ANDS	R1, R2
0x126E	0xB2C9    UXTB	R1, R1
0x1270	0xB151    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E715
;__Lib_TFT.c, 3458 :: 		
0x1272	0x4921    LDR	R1, [PC, #132]
0x1274	0x8809    LDRH	R1, [R1, #0]
0x1276	0x9001    STR	R0, [SP, #4]
0x1278	0xB28A    UXTH	R2, R1
0x127A	0xF8BD1026  LDRH	R1, [SP, #38]
0x127E	0xF8BD000A  LDRH	R0, [SP, #10]
0x1282	0xF7FFF899  BL	_TFT_Dot+0
0x1286	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT.c, 3459 :: 		
L___Lib_TFT__TFT_Write_Char_E715:
;__Lib_TFT.c, 3461 :: 		
0x1288	0xF8BD1026  LDRH	R1, [SP, #38]
0x128C	0x1E49    SUBS	R1, R1, #1
0x128E	0xF8AD1026  STRH	R1, [SP, #38]
;__Lib_TFT.c, 3462 :: 		
0x1292	0xF89D100C  LDRB	R1, [SP, #12]
0x1296	0x0049    LSLS	R1, R1, #1
0x1298	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3441 :: 		
0x129C	0xF89D1008  LDRB	R1, [SP, #8]
0x12A0	0x1C49    ADDS	R1, R1, #1
0x12A2	0xF88D1008  STRB	R1, [SP, #8]
;__Lib_TFT.c, 3463 :: 		
0x12A6	0x4604    MOV	R4, R0
; ptr end address is: 0 (R0)
0x12A8	0xE7A6    B	L___Lib_TFT__TFT_Write_Char_E709
L___Lib_TFT__TFT_Write_Char_E710:
;__Lib_TFT.c, 3465 :: 		
; ptr start address is: 16 (R4)
0x12AA	0xF8BD100A  LDRH	R1, [SP, #10]
0x12AE	0x1C49    ADDS	R1, R1, #1
0x12B0	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3438 :: 		
0x12B4	0xF89D1009  LDRB	R1, [SP, #9]
0x12B8	0x1C49    ADDS	R1, R1, #1
0x12BA	0xF88D1009  STRB	R1, [SP, #9]
;__Lib_TFT.c, 3466 :: 		
0x12BE	0x4620    MOV	R0, R4
; ptr end address is: 16 (R4)
0x12C0	0xE788    B	L___Lib_TFT__TFT_Write_Char_E706
L___Lib_TFT__TFT_Write_Char_E707:
;__Lib_TFT.c, 3469 :: 		
0x12C2	0xF8BD1026  LDRH	R1, [SP, #38]
0x12C6	0x1E4A    SUBS	R2, R1, #1
0x12C8	0x4909    LDR	R1, [PC, #36]
0x12CA	0x800A    STRH	R2, [R1, #0]
;__Lib_TFT.c, 3470 :: 		
L___Lib_TFT__TFT_Write_Char_E705:
;__Lib_TFT.c, 3471 :: 		
L_end__TFT_Write_Char_E:
0x12CC	0xF8DDE000  LDR	LR, [SP, #0]
0x12D0	0xB00B    ADD	SP, SP, #44
0x12D2	0x4770    BX	LR
0x12D4	0x05622000  	__Lib_TFT__fontFirstChar+0
0x12D8	0x05702000  	__Lib_TFT__fontLastChar+0
0x12DC	0x057C2000  	__Lib_TFT_activeExtFont+0
0x12E0	0x05802000  	__Lib_TFT_headerBuffer+0
0x12E4	0x05722000  	__Lib_TFT__fontHeight+0
0x12E8	0x058C2000  	_TFT_Get_Ext_Data_Ptr+0
0x12EC	0x05552000  	__Lib_TFT_FontOrientation+0
0x12F0	0x057A2000  	__Lib_TFT_y_cord+0
0x12F4	0x05782000  	__Lib_TFT_x_cord+0
0x12F8	0x05742000  	__Lib_TFT_FontColor+0
; end of __Lib_TFT__TFT_Write_Char_E
__Lib_TFT__TFT_getHeader:
;__Lib_TFT.c, 3325 :: 		
; count start address is: 4 (R1)
; offset start address is: 0 (R0)
0x0464	0xB085    SUB	SP, SP, #20
0x0466	0xF8CDE000  STR	LR, [SP, #0]
; count end address is: 4 (R1)
; offset end address is: 0 (R0)
; offset start address is: 0 (R0)
; count start address is: 4 (R1)
;__Lib_TFT.c, 3329 :: 		
; ptrH start address is: 20 (R5)
0x046A	0x4D15    LDR	R5, [PC, #84]
; offset end address is: 0 (R0)
; ptrH end address is: 20 (R5)
; count end address is: 4 (R1)
0x046C	0x4603    MOV	R3, R0
;__Lib_TFT.c, 3330 :: 		
L___Lib_TFT__TFT_getHeader682:
; ptrH start address is: 20 (R5)
; count start address is: 4 (R1)
; offset start address is: 12 (R3)
0x046E	0x2900    CMP	R1, #0
0x0470	0xD922    BLS	L___Lib_TFT__TFT_getHeader683
;__Lib_TFT.c, 3331 :: 		
0x0472	0xAC04    ADD	R4, SP, #16
0x0474	0x9301    STR	R3, [SP, #4]
0x0476	0xF8AD1008  STRH	R1, [SP, #8]
0x047A	0x9503    STR	R5, [SP, #12]
0x047C	0x4622    MOV	R2, R4
0x047E	0x4618    MOV	R0, R3
0x0480	0x4C10    LDR	R4, [PC, #64]
0x0482	0x6824    LDR	R4, [R4, #0]
0x0484	0x47A0    BLX	R4
0x0486	0x9D03    LDR	R5, [SP, #12]
0x0488	0xF8BD1008  LDRH	R1, [SP, #8]
0x048C	0x9B01    LDR	R3, [SP, #4]
; ptr start address is: 16 (R4)
0x048E	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3332 :: 		
; i start address is: 0 (R0)
0x0490	0x2000    MOVS	R0, #0
; ptrH end address is: 20 (R5)
; ptr end address is: 16 (R4)
; i end address is: 0 (R0)
; count end address is: 4 (R1)
; offset end address is: 12 (R3)
L___Lib_TFT__TFT_getHeader684:
; i start address is: 0 (R0)
; ptr start address is: 16 (R4)
; offset start address is: 12 (R3)
; count start address is: 4 (R1)
; ptrH start address is: 20 (R5)
0x0492	0xF8BD2010  LDRH	R2, [SP, #16]
0x0496	0x4290    CMP	R0, R2
0x0498	0xD206    BCS	L___Lib_TFT__TFT_getHeader685
;__Lib_TFT.c, 3333 :: 		
0x049A	0x7822    LDRB	R2, [R4, #0]
0x049C	0x702A    STRB	R2, [R5, #0]
;__Lib_TFT.c, 3334 :: 		
0x049E	0x1C6D    ADDS	R5, R5, #1
;__Lib_TFT.c, 3335 :: 		
0x04A0	0x1C64    ADDS	R4, R4, #1
;__Lib_TFT.c, 3332 :: 		
0x04A2	0x1C40    ADDS	R0, R0, #1
0x04A4	0xB280    UXTH	R0, R0
;__Lib_TFT.c, 3336 :: 		
; ptr end address is: 16 (R4)
; i end address is: 0 (R0)
0x04A6	0xE7F4    B	L___Lib_TFT__TFT_getHeader684
L___Lib_TFT__TFT_getHeader685:
;__Lib_TFT.c, 3337 :: 		
0x04A8	0xF8BD2010  LDRH	R2, [SP, #16]
0x04AC	0x1A89    SUB	R1, R1, R2
0x04AE	0xB289    UXTH	R1, R1
;__Lib_TFT.c, 3338 :: 		
0x04B0	0xF8BD2010  LDRH	R2, [SP, #16]
0x04B4	0x189B    ADDS	R3, R3, R2
;__Lib_TFT.c, 3339 :: 		
; ptrH end address is: 20 (R5)
; count end address is: 4 (R1)
; offset end address is: 12 (R3)
0x04B6	0xE7DA    B	L___Lib_TFT__TFT_getHeader682
L___Lib_TFT__TFT_getHeader683:
;__Lib_TFT.c, 3341 :: 		
L_end__TFT_getHeader:
0x04B8	0xF8DDE000  LDR	LR, [SP, #0]
0x04BC	0xB005    ADD	SP, SP, #20
0x04BE	0x4770    BX	LR
0x04C0	0x05802000  	__Lib_TFT_headerBuffer+0
0x04C4	0x058C2000  	_TFT_Get_Ext_Data_Ptr+0
; end of __Lib_TFT__TFT_getHeader
__Lib_TFT__TFT_Write_Char:
;__Lib_TFT.c, 1149 :: 		
; ch start address is: 0 (R0)
0x2E6C	0xB086    SUB	SP, SP, #24
0x2E6E	0xF8CDE000  STR	LR, [SP, #0]
0x2E72	0xB287    UXTH	R7, R0
; ch end address is: 0 (R0)
; ch start address is: 28 (R7)
;__Lib_TFT.c, 1151 :: 		
;__Lib_TFT.c, 1153 :: 		
; x start address is: 20 (R5)
0x2E74	0xF2400500  MOVW	R5, #0
;__Lib_TFT.c, 1154 :: 		
; temp start address is: 24 (R6)
0x2E78	0x2600    MOVS	R6, #0
;__Lib_TFT.c, 1160 :: 		
0x2E7A	0x4972    LDR	R1, [PC, #456]
0x2E7C	0x7809    LDRB	R1, [R1, #0]
0x2E7E	0xB949    CBNZ	R1, L___Lib_TFT__TFT_Write_Char162
;__Lib_TFT.c, 1161 :: 		
0x2E80	0x4971    LDR	R1, [PC, #452]
0x2E82	0x2200    MOVS	R2, #0
0x2E84	0x4608    MOV	R0, R1
0x2E86	0xF2400100  MOVW	R1, #0
0x2E8A	0xF001FBD3  BL	_TFT_Set_Font+0
;__Lib_TFT.c, 1162 :: 		
0x2E8E	0x2201    MOVS	R2, #1
0x2E90	0x496C    LDR	R1, [PC, #432]
0x2E92	0x700A    STRB	R2, [R1, #0]
;__Lib_TFT.c, 1163 :: 		
L___Lib_TFT__TFT_Write_Char162:
;__Lib_TFT.c, 1165 :: 		
0x2E94	0x496D    LDR	R1, [PC, #436]
0x2E96	0x8809    LDRH	R1, [R1, #0]
0x2E98	0x428F    CMP	R7, R1
0x2E9A	0xD200    BCS	L___Lib_TFT__TFT_Write_Char163
; ch end address is: 28 (R7)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
;__Lib_TFT.c, 1166 :: 		
0x2E9C	0xE0CE    B	L_end__TFT_Write_Char
L___Lib_TFT__TFT_Write_Char163:
;__Lib_TFT.c, 1167 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; ch start address is: 28 (R7)
0x2E9E	0x496C    LDR	R1, [PC, #432]
0x2EA0	0x8809    LDRH	R1, [R1, #0]
0x2EA2	0x428F    CMP	R7, R1
0x2EA4	0xD900    BLS	L___Lib_TFT__TFT_Write_Char164
; ch end address is: 28 (R7)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
;__Lib_TFT.c, 1168 :: 		
0x2EA6	0xE0C9    B	L_end__TFT_Write_Char
L___Lib_TFT__TFT_Write_Char164:
;__Lib_TFT.c, 1171 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; ch start address is: 28 (R7)
0x2EA8	0x4968    LDR	R1, [PC, #416]
0x2EAA	0x8809    LDRH	R1, [R1, #0]
0x2EAC	0x1A79    SUB	R1, R7, R1
0x2EAE	0xB289    UXTH	R1, R1
; ch end address is: 28 (R7)
0x2EB0	0x008A    LSLS	R2, R1, #2
0x2EB2	0xB292    UXTH	R2, R2
;__Lib_TFT.c, 1172 :: 		
0x2EB4	0x4C67    LDR	R4, [PC, #412]
0x2EB6	0x6821    LDR	R1, [R4, #0]
0x2EB8	0x3108    ADDS	R1, #8
0x2EBA	0x188B    ADDS	R3, R1, R2
;__Lib_TFT.c, 1173 :: 		
0x2EBC	0x7818    LDRB	R0, [R3, #0]
; chWidth start address is: 0 (R0)
;__Lib_TFT.c, 1175 :: 		
0x2EBE	0x1C59    ADDS	R1, R3, #1
0x2EC0	0x7809    LDRB	R1, [R1, #0]
0x2EC2	0xB2CA    UXTB	R2, R1
0x2EC4	0x1C99    ADDS	R1, R3, #2
0x2EC6	0x7809    LDRB	R1, [R1, #0]
0x2EC8	0x0209    LSLS	R1, R1, #8
0x2ECA	0x1852    ADDS	R2, R2, R1
0x2ECC	0x1CD9    ADDS	R1, R3, #3
0x2ECE	0x7809    LDRB	R1, [R1, #0]
0x2ED0	0x0409    LSLS	R1, R1, #16
0x2ED2	0x1852    ADDS	R2, R2, R1
;__Lib_TFT.c, 1177 :: 		
0x2ED4	0x4621    MOV	R1, R4
0x2ED6	0x6809    LDR	R1, [R1, #0]
0x2ED8	0x188C    ADDS	R4, R1, R2
; pChBitMap start address is: 16 (R4)
;__Lib_TFT.c, 1179 :: 		
0x2EDA	0x495F    LDR	R1, [PC, #380]
0x2EDC	0x7809    LDRB	R1, [R1, #0]
0x2EDE	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char969
0x2EE0	0x495D    LDR	R1, [PC, #372]
0x2EE2	0x7809    LDRB	R1, [R1, #0]
0x2EE4	0x2902    CMP	R1, #2
0x2EE6	0xD000    BEQ	L___Lib_TFT__TFT_Write_Char968
0x2EE8	0xE057    B	L___Lib_TFT__TFT_Write_Char167
L___Lib_TFT__TFT_Write_Char969:
L___Lib_TFT__TFT_Write_Char968:
;__Lib_TFT.c, 1180 :: 		
0x2EEA	0x495C    LDR	R1, [PC, #368]
; y start address is: 12 (R3)
0x2EEC	0x880B    LDRH	R3, [R1, #0]
;__Lib_TFT.c, 1181 :: 		
; yCnt start address is: 8 (R2)
0x2EEE	0x2200    MOVS	R2, #0
; pChBitMap end address is: 16 (R4)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x2EF0	0x46A0    MOV	R8, R4
0x2EF2	0xB2AC    UXTH	R4, R5
L___Lib_TFT__TFT_Write_Char168:
; yCnt start address is: 8 (R2)
; y start address is: 12 (R3)
; pChBitMap start address is: 32 (R8)
; chWidth start address is: 0 (R0)
; temp start address is: 24 (R6)
; x start address is: 16 (R4)
0x2EF4	0x495A    LDR	R1, [PC, #360]
0x2EF6	0x8809    LDRH	R1, [R1, #0]
0x2EF8	0x428A    CMP	R2, R1
0x2EFA	0xD244    BCS	L___Lib_TFT__TFT_Write_Char169
; x end address is: 16 (R4)
;__Lib_TFT.c, 1182 :: 		
0x2EFC	0x4959    LDR	R1, [PC, #356]
; x start address is: 20 (R5)
0x2EFE	0x880D    LDRH	R5, [R1, #0]
;__Lib_TFT.c, 1183 :: 		
; mask start address is: 28 (R7)
0x2F00	0x2700    MOVS	R7, #0
;__Lib_TFT.c, 1184 :: 		
; xCnt start address is: 16 (R4)
0x2F02	0x2400    MOVS	R4, #0
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
L___Lib_TFT__TFT_Write_Char171:
; xCnt start address is: 16 (R4)
; mask start address is: 28 (R7)
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 32 (R8)
; y start address is: 12 (R3)
; yCnt start address is: 8 (R2)
0x2F04	0x4284    CMP	R4, R0
0x2F06	0xD238    BCS	L___Lib_TFT__TFT_Write_Char172
;__Lib_TFT.c, 1185 :: 		
0x2F08	0xB92F    CBNZ	R7, L___Lib_TFT__TFT_Write_Char970
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1186 :: 		
0x2F0A	0xF8986000  LDRB	R6, [R8, #0]
; temp start address is: 24 (R6)
0x2F0E	0xF1080801  ADD	R8, R8, #1
;__Lib_TFT.c, 1187 :: 		
; mask start address is: 28 (R7)
0x2F12	0x2701    MOVS	R7, #1
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1188 :: 		
0x2F14	0xE7FF    B	L___Lib_TFT__TFT_Write_Char174
L___Lib_TFT__TFT_Write_Char970:
;__Lib_TFT.c, 1185 :: 		
;__Lib_TFT.c, 1188 :: 		
L___Lib_TFT__TFT_Write_Char174:
;__Lib_TFT.c, 1190 :: 		
; mask start address is: 28 (R7)
; pChBitMap start address is: 32 (R8)
; temp start address is: 24 (R6)
0x2F16	0xEA060107  AND	R1, R6, R7, LSL #0
0x2F1A	0xB2C9    UXTB	R1, R1
0x2F1C	0xB331    CBZ	R1, L___Lib_TFT__TFT_Write_Char175
;__Lib_TFT.c, 1191 :: 		
0x2F1E	0x4952    LDR	R1, [PC, #328]
0x2F20	0x8809    LDRH	R1, [R1, #0]
0x2F22	0xF88D6004  STRB	R6, [SP, #4]
0x2F26	0xF8CD8008  STR	R8, [SP, #8]
0x2F2A	0xF88D700C  STRB	R7, [SP, #12]
0x2F2E	0xF88D200D  STRB	R2, [SP, #13]
0x2F32	0xF8AD300E  STRH	R3, [SP, #14]
0x2F36	0xF88D0010  STRB	R0, [SP, #16]
0x2F3A	0xF8AD5012  STRH	R5, [SP, #18]
0x2F3E	0xF88D4014  STRB	R4, [SP, #20]
0x2F42	0xB28A    UXTH	R2, R1
0x2F44	0xB219    SXTH	R1, R3
0x2F46	0xB228    SXTH	R0, R5
0x2F48	0xF7FDFA36  BL	_TFT_Dot+0
0x2F4C	0xF89D4014  LDRB	R4, [SP, #20]
0x2F50	0xF8BD5012  LDRH	R5, [SP, #18]
0x2F54	0xF89D0010  LDRB	R0, [SP, #16]
0x2F58	0xF8BD300E  LDRH	R3, [SP, #14]
0x2F5C	0xF89D200D  LDRB	R2, [SP, #13]
0x2F60	0xF89D700C  LDRB	R7, [SP, #12]
0x2F64	0xF8DD8008  LDR	R8, [SP, #8]
0x2F68	0xF89D6004  LDRB	R6, [SP, #4]
;__Lib_TFT.c, 1192 :: 		
L___Lib_TFT__TFT_Write_Char175:
;__Lib_TFT.c, 1194 :: 		
0x2F6C	0x1C6D    ADDS	R5, R5, #1
0x2F6E	0xB2AD    UXTH	R5, R5
;__Lib_TFT.c, 1195 :: 		
0x2F70	0x0079    LSLS	R1, R7, #1
0x2F72	0xB2CF    UXTB	R7, R1
;__Lib_TFT.c, 1184 :: 		
0x2F74	0x1C64    ADDS	R4, R4, #1
0x2F76	0xB2E4    UXTB	R4, R4
;__Lib_TFT.c, 1196 :: 		
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
0x2F78	0xE7C4    B	L___Lib_TFT__TFT_Write_Char171
L___Lib_TFT__TFT_Write_Char172:
;__Lib_TFT.c, 1197 :: 		
0x2F7A	0x1C5B    ADDS	R3, R3, #1
0x2F7C	0xB29B    UXTH	R3, R3
;__Lib_TFT.c, 1181 :: 		
0x2F7E	0x1C52    ADDS	R2, R2, #1
0x2F80	0xB2D2    UXTB	R2, R2
;__Lib_TFT.c, 1198 :: 		
0x2F82	0xB2AC    UXTH	R4, R5
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; yCnt end address is: 8 (R2)
0x2F84	0xE7B6    B	L___Lib_TFT__TFT_Write_Char168
L___Lib_TFT__TFT_Write_Char169:
;__Lib_TFT.c, 1200 :: 		
; x start address is: 16 (R4)
0x2F86	0x4934    LDR	R1, [PC, #208]
0x2F88	0x7809    LDRB	R1, [R1, #0]
0x2F8A	0xB919    CBNZ	R1, L___Lib_TFT__TFT_Write_Char176
; y end address is: 12 (R3)
;__Lib_TFT.c, 1201 :: 		
0x2F8C	0x1C62    ADDS	R2, R4, #1
; x end address is: 16 (R4)
0x2F8E	0x4935    LDR	R1, [PC, #212]
0x2F90	0x800A    STRH	R2, [R1, #0]
0x2F92	0xE001    B	L___Lib_TFT__TFT_Write_Char177
L___Lib_TFT__TFT_Write_Char176:
;__Lib_TFT.c, 1203 :: 		
; y start address is: 12 (R3)
0x2F94	0x4931    LDR	R1, [PC, #196]
0x2F96	0x800B    STRH	R3, [R1, #0]
; y end address is: 12 (R3)
L___Lib_TFT__TFT_Write_Char177:
;__Lib_TFT.c, 1204 :: 		
0x2F98	0xE050    B	L___Lib_TFT__TFT_Write_Char178
L___Lib_TFT__TFT_Write_Char167:
;__Lib_TFT.c, 1205 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 16 (R4)
0x2F9A	0x4932    LDR	R1, [PC, #200]
; y start address is: 12 (R3)
0x2F9C	0x880B    LDRH	R3, [R1, #0]
;__Lib_TFT.c, 1206 :: 		
; yCnt start address is: 8 (R2)
0x2F9E	0x2200    MOVS	R2, #0
; pChBitMap end address is: 16 (R4)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
L___Lib_TFT__TFT_Write_Char179:
; yCnt start address is: 8 (R2)
; y start address is: 12 (R3)
; pChBitMap start address is: 16 (R4)
; chWidth start address is: 0 (R0)
; temp start address is: 24 (R6)
; x start address is: 20 (R5)
0x2FA0	0x492F    LDR	R1, [PC, #188]
0x2FA2	0x8809    LDRH	R1, [R1, #0]
0x2FA4	0x428A    CMP	R2, R1
0x2FA6	0xD246    BCS	L___Lib_TFT__TFT_Write_Char180
; x end address is: 20 (R5)
;__Lib_TFT.c, 1207 :: 		
0x2FA8	0x492C    LDR	R1, [PC, #176]
; x start address is: 20 (R5)
0x2FAA	0x880D    LDRH	R5, [R1, #0]
;__Lib_TFT.c, 1208 :: 		
; mask start address is: 28 (R7)
0x2FAC	0x2700    MOVS	R7, #0
;__Lib_TFT.c, 1209 :: 		
; xCnt start address is: 4 (R1)
0x2FAE	0x2100    MOVS	R1, #0
; pChBitMap end address is: 16 (R4)
; xCnt end address is: 4 (R1)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; mask end address is: 28 (R7)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x2FB0	0x46A0    MOV	R8, R4
0x2FB2	0xB2CC    UXTB	R4, R1
L___Lib_TFT__TFT_Write_Char182:
; xCnt start address is: 16 (R4)
; mask start address is: 28 (R7)
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 32 (R8)
; y start address is: 12 (R3)
; yCnt start address is: 8 (R2)
0x2FB4	0x4284    CMP	R4, R0
0x2FB6	0xD238    BCS	L___Lib_TFT__TFT_Write_Char183
;__Lib_TFT.c, 1210 :: 		
0x2FB8	0xB92F    CBNZ	R7, L___Lib_TFT__TFT_Write_Char971
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1211 :: 		
0x2FBA	0xF8986000  LDRB	R6, [R8, #0]
; temp start address is: 24 (R6)
0x2FBE	0xF1080801  ADD	R8, R8, #1
;__Lib_TFT.c, 1212 :: 		
; mask start address is: 28 (R7)
0x2FC2	0x2701    MOVS	R7, #1
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1213 :: 		
0x2FC4	0xE7FF    B	L___Lib_TFT__TFT_Write_Char185
L___Lib_TFT__TFT_Write_Char971:
;__Lib_TFT.c, 1210 :: 		
;__Lib_TFT.c, 1213 :: 		
L___Lib_TFT__TFT_Write_Char185:
;__Lib_TFT.c, 1215 :: 		
; mask start address is: 28 (R7)
; pChBitMap start address is: 32 (R8)
; temp start address is: 24 (R6)
0x2FC6	0xEA060107  AND	R1, R6, R7, LSL #0
0x2FCA	0xB2C9    UXTB	R1, R1
0x2FCC	0xB331    CBZ	R1, L___Lib_TFT__TFT_Write_Char186
;__Lib_TFT.c, 1216 :: 		
0x2FCE	0x4926    LDR	R1, [PC, #152]
0x2FD0	0x8809    LDRH	R1, [R1, #0]
0x2FD2	0xF88D6004  STRB	R6, [SP, #4]
0x2FD6	0xF8CD8008  STR	R8, [SP, #8]
0x2FDA	0xF88D700C  STRB	R7, [SP, #12]
0x2FDE	0xF88D200D  STRB	R2, [SP, #13]
0x2FE2	0xF8AD300E  STRH	R3, [SP, #14]
0x2FE6	0xF88D0010  STRB	R0, [SP, #16]
0x2FEA	0xF8AD5012  STRH	R5, [SP, #18]
0x2FEE	0xF88D4014  STRB	R4, [SP, #20]
0x2FF2	0xB28A    UXTH	R2, R1
0x2FF4	0xB229    SXTH	R1, R5
0x2FF6	0xB218    SXTH	R0, R3
0x2FF8	0xF7FDF9DE  BL	_TFT_Dot+0
0x2FFC	0xF89D4014  LDRB	R4, [SP, #20]
0x3000	0xF8BD5012  LDRH	R5, [SP, #18]
0x3004	0xF89D0010  LDRB	R0, [SP, #16]
0x3008	0xF8BD300E  LDRH	R3, [SP, #14]
0x300C	0xF89D200D  LDRB	R2, [SP, #13]
0x3010	0xF89D700C  LDRB	R7, [SP, #12]
0x3014	0xF8DD8008  LDR	R8, [SP, #8]
0x3018	0xF89D6004  LDRB	R6, [SP, #4]
;__Lib_TFT.c, 1217 :: 		
L___Lib_TFT__TFT_Write_Char186:
;__Lib_TFT.c, 1219 :: 		
0x301C	0x1E6D    SUBS	R5, R5, #1
0x301E	0xB2AD    UXTH	R5, R5
;__Lib_TFT.c, 1220 :: 		
0x3020	0x0079    LSLS	R1, R7, #1
0x3022	0xB2CF    UXTB	R7, R1
;__Lib_TFT.c, 1209 :: 		
0x3024	0x1C64    ADDS	R4, R4, #1
0x3026	0xB2E4    UXTB	R4, R4
;__Lib_TFT.c, 1221 :: 		
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
0x3028	0xE7C4    B	L___Lib_TFT__TFT_Write_Char182
L___Lib_TFT__TFT_Write_Char183:
;__Lib_TFT.c, 1223 :: 		
0x302A	0x1C5B    ADDS	R3, R3, #1
0x302C	0xB29B    UXTH	R3, R3
;__Lib_TFT.c, 1206 :: 		
0x302E	0x1C52    ADDS	R2, R2, #1
0x3030	0xB2D2    UXTB	R2, R2
;__Lib_TFT.c, 1224 :: 		
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x3032	0x4644    MOV	R4, R8
0x3034	0xE7B4    B	L___Lib_TFT__TFT_Write_Char179
L___Lib_TFT__TFT_Write_Char180:
;__Lib_TFT.c, 1227 :: 		
0x3036	0x1E6A    SUBS	R2, R5, #1
; x end address is: 20 (R5)
0x3038	0x4908    LDR	R1, [PC, #32]
0x303A	0x800A    STRH	R2, [R1, #0]
;__Lib_TFT.c, 1228 :: 		
L___Lib_TFT__TFT_Write_Char178:
;__Lib_TFT.c, 1229 :: 		
L_end__TFT_Write_Char:
0x303C	0xF8DDE000  LDR	LR, [SP, #0]
0x3040	0xB006    ADD	SP, SP, #24
0x3042	0x4770    BX	LR
0x3044	0x01AE2000  	__Lib_TFT_FontInitialized+0
0x3048	0x7C2E0000  	_TFT_defaultFont+0
0x304C	0x05622000  	__Lib_TFT__fontFirstChar+0
0x3050	0x05702000  	__Lib_TFT__fontLastChar+0
0x3054	0x056C2000  	__Lib_TFT__font+0
0x3058	0x05552000  	__Lib_TFT_FontOrientation+0
0x305C	0x057A2000  	__Lib_TFT_y_cord+0
0x3060	0x05722000  	__Lib_TFT__fontHeight+0
0x3064	0x05782000  	__Lib_TFT_x_cord+0
0x3068	0x05742000  	__Lib_TFT_FontColor+0
; end of __Lib_TFT__TFT_Write_Char
_lora_init:
;lora.c, 238 :: 		)
; CTS_line start address is: 4 (R1)
; RTS_line start address is: 0 (R0)
0x4D20	0xB083    SUB	SP, SP, #12
0x4D22	0xF8CDE000  STR	LR, [SP, #0]
0x4D26	0xF88D2004  STRB	R2, [SP, #4]
0x4D2A	0x9302    STR	R3, [SP, #8]
; CTS_line end address is: 4 (R1)
; RTS_line end address is: 0 (R0)
; RTS_line start address is: 0 (R0)
; CTS_line start address is: 4 (R1)
;lora.c, 240 :: 		lora_hal_init( RTS_line, CTS_line );
; CTS_line end address is: 4 (R1)
; RTS_line end address is: 0 (R0)
0x4D2C	0xF7FFFEBC  BL	_lora_hal_init+0
;lora.c, 241 :: 		lora_hal_rst( 1 );
0x4D30	0x2001    MOVS	R0, #1
0x4D32	0xB200    SXTH	R0, R0
0x4D34	0xF7FFFEA6  BL	_lora_hal_rst+0
;lora.c, 242 :: 		Delay_ms( 100 );
0x4D38	0xF644777F  MOVW	R7, #20351
0x4D3C	0xF2C00712  MOVT	R7, #18
L_lora_init26:
0x4D40	0x1E7F    SUBS	R7, R7, #1
0x4D42	0xD1FD    BNE	L_lora_init26
0x4D44	0xBF00    NOP
0x4D46	0xBF00    NOP
0x4D48	0xBF00    NOP
0x4D4A	0xBF00    NOP
0x4D4C	0xBF00    NOP
;lora.c, 243 :: 		lora_hal_rst( 0 );
0x4D4E	0x2000    MOVS	R0, #0
0x4D50	0xB200    SXTH	R0, R0
0x4D52	0xF7FFFE97  BL	_lora_hal_rst+0
;lora.c, 244 :: 		Delay_ms( 100 );
0x4D56	0xF644777F  MOVW	R7, #20351
0x4D5A	0xF2C00712  MOVT	R7, #18
0x4D5E	0xBF00    NOP
0x4D60	0xBF00    NOP
L_lora_init28:
0x4D62	0x1E7F    SUBS	R7, R7, #1
0x4D64	0xD1FD    BNE	L_lora_init28
0x4D66	0xBF00    NOP
0x4D68	0xBF00    NOP
0x4D6A	0xBF00    NOP
;lora.c, 245 :: 		lora_hal_rst( 1 );
0x4D6C	0x2001    MOVS	R0, #1
0x4D6E	0xB200    SXTH	R0, R0
0x4D70	0xF7FFFE88  BL	_lora_hal_rst+0
;lora.c, 246 :: 		Delay_ms( 500 );
0x4D74	0xF648577F  MOVW	R7, #36223
0x4D78	0xF2C0075B  MOVT	R7, #91
0x4D7C	0xBF00    NOP
0x4D7E	0xBF00    NOP
L_lora_init30:
0x4D80	0x1E7F    SUBS	R7, R7, #1
0x4D82	0xD1FD    BNE	L_lora_init30
0x4D84	0xBF00    NOP
0x4D86	0xBF00    NOP
0x4D88	0xBF00    NOP
;lora.c, 247 :: 		lora_hal_cts( 1 );
0x4D8A	0x2001    MOVS	R0, #1
0x4D8C	0xB200    SXTH	R0, R0
0x4D8E	0xF7FFFCCF  BL	_lora_hal_cts+0
;lora.c, 249 :: 		memset( _tx_buffer, 0, MAX_CMD_SIZE + MAX_DATA_SIZE );
0x4D92	0xF2401240  MOVW	R2, #320
0x4D96	0xB212    SXTH	R2, R2
0x4D98	0x2100    MOVS	R1, #0
0x4D9A	0x4819    LDR	R0, [PC, #100]
0x4D9C	0xF7FFFC3A  BL	_memset+0
;lora.c, 250 :: 		memset( _rx_buffer, 0, MAX_RSP_SIZE + MAX_DATA_SIZE );
0x4DA0	0xF2401214  MOVW	R2, #276
0x4DA4	0xB212    SXTH	R2, R2
0x4DA6	0x2100    MOVS	R1, #0
0x4DA8	0x4816    LDR	R0, [PC, #88]
0x4DAA	0xF7FFFC33  BL	_memset+0
;lora.c, 252 :: 		_timer_max          = TIMER_EXPIRED;
0x4DAE	0xF6446520  MOVW	R5, #20000
0x4DB2	0x4C15    LDR	R4, [PC, #84]
0x4DB4	0x6025    STR	R5, [R4, #0]
;lora.c, 253 :: 		_rx_buffer_len      = 0;
0x4DB6	0x2500    MOVS	R5, #0
0x4DB8	0xB22D    SXTH	R5, R5
0x4DBA	0x4C14    LDR	R4, [PC, #80]
0x4DBC	0x8025    STRH	R5, [R4, #0]
;lora.c, 254 :: 		_ticker             = 0;
0x4DBE	0x2500    MOVS	R5, #0
0x4DC0	0x4C13    LDR	R4, [PC, #76]
0x4DC2	0x6025    STR	R5, [R4, #0]
;lora.c, 255 :: 		_timer_f            = false;
0x4DC4	0x2500    MOVS	R5, #0
0x4DC6	0x4C13    LDR	R4, [PC, #76]
0x4DC8	0x7025    STRB	R5, [R4, #0]
;lora.c, 256 :: 		_timeout_f          = false;
0x4DCA	0x2500    MOVS	R5, #0
0x4DCC	0x4C12    LDR	R4, [PC, #72]
0x4DCE	0x7025    STRB	R5, [R4, #0]
;lora.c, 257 :: 		_timer_use_f        = false;
0x4DD0	0x2500    MOVS	R5, #0
0x4DD2	0x4C12    LDR	R4, [PC, #72]
0x4DD4	0x7025    STRB	R5, [R4, #0]
;lora.c, 258 :: 		_rsp_f              = false;
0x4DD6	0x2500    MOVS	R5, #0
0x4DD8	0x4C11    LDR	R4, [PC, #68]
0x4DDA	0x7025    STRB	R5, [R4, #0]
;lora.c, 259 :: 		_rsp_rdy_f          = false;
0x4DDC	0x2500    MOVS	R5, #0
0x4DDE	0x4C11    LDR	R4, [PC, #68]
0x4DE0	0x7025    STRB	R5, [R4, #0]
;lora.c, 260 :: 		_lora_rdy_f         = true;
0x4DE2	0x2501    MOVS	R5, #1
0x4DE4	0x4C10    LDR	R4, [PC, #64]
0x4DE6	0x7025    STRB	R5, [R4, #0]
;lora.c, 261 :: 		_callback_resp      = response_p;
0x4DE8	0x9D02    LDR	R5, [SP, #8]
0x4DEA	0x4C10    LDR	R4, [PC, #64]
0x4DEC	0x6025    STR	R5, [R4, #0]
;lora.c, 262 :: 		_callback_default   = CB_default;
0x4DEE	0xF89D5004  LDRB	R5, [SP, #4]
0x4DF2	0x4C0F    LDR	R4, [PC, #60]
0x4DF4	0x7025    STRB	R5, [R4, #0]
;lora.c, 263 :: 		}
L_end_lora_init:
0x4DF6	0xF8DDE000  LDR	LR, [SP, #0]
0x4DFA	0xB003    ADD	SP, SP, #12
0x4DFC	0x4770    BX	LR
0x4DFE	0xBF00    NOP
0x4E00	0x01B52000  	lora__tx_buffer+0
0x4E04	0x033C2000  	lora__rx_buffer+0
0x4E08	0x04BC2000  	lora__timer_max+0
0x4E0C	0x04C02000  	lora__rx_buffer_len+0
0x4E10	0x04C42000  	lora__ticker+0
0x4E14	0x03372000  	lora__timer_f+0
0x4E18	0x03362000  	lora__timeout_f+0
0x4E1C	0x04C22000  	lora__timer_use_f+0
0x4E20	0x04C32000  	lora__rsp_f+0
0x4E24	0x03352000  	lora__rsp_rdy_f+0
0x4E28	0x01B42000  	lora__lora_rdy_f+0
0x4E2C	0x04C82000  	lora__callback_resp+0
0x4E30	0x04CC2000  	lora__callback_default+0
; end of _lora_init
_lora_hal_init:
;lora_hal.c, 146 :: 		)
; cts_use start address is: 4 (R1)
; rts_use start address is: 0 (R0)
0x4AA8	0xB081    SUB	SP, SP, #4
; cts_use end address is: 4 (R1)
; rts_use end address is: 0 (R0)
; rts_use start address is: 0 (R0)
; cts_use start address is: 4 (R1)
;lora_hal.c, 155 :: 		write_uart_p = UART_Wr_Ptr;
0x4AAA	0x4A05    LDR	R2, [PC, #20]
0x4AAC	0x6813    LDR	R3, [R2, #0]
0x4AAE	0x4A05    LDR	R2, [PC, #20]
0x4AB0	0x6013    STR	R3, [R2, #0]
;lora_hal.c, 158 :: 		use_rts = rts_use;
0x4AB2	0x4A05    LDR	R2, [PC, #20]
0x4AB4	0x8010    STRH	R0, [R2, #0]
; rts_use end address is: 0 (R0)
;lora_hal.c, 159 :: 		use_cts = cts_use;
0x4AB6	0x4A05    LDR	R2, [PC, #20]
0x4AB8	0x8011    STRH	R1, [R2, #0]
; cts_use end address is: 4 (R1)
;lora_hal.c, 160 :: 		}
L_end_lora_hal_init:
0x4ABA	0xB001    ADD	SP, SP, #4
0x4ABC	0x4770    BX	LR
0x4ABE	0xBF00    NOP
0x4AC0	0x04D82000  	_UART_Wr_Ptr+0
0x4AC4	0x04D02000  	lora_hal_write_uart_p+0
0x4AC8	0x04CE2000  	lora_hal_use_rts+0
0x4ACC	0x04D42000  	lora_hal_use_cts+0
; end of _lora_hal_init
_lora_hal_rst:
;lora_hal.c, 72 :: 		)
; logic start address is: 0 (R0)
0x4A84	0xB081    SUB	SP, SP, #4
; logic end address is: 0 (R0)
; logic start address is: 0 (R0)
;lora_hal.c, 81 :: 		if( logic )
0x4A86	0xB120    CBZ	R0, L_lora_hal_rst0
; logic end address is: 0 (R0)
;lora_hal.c, 82 :: 		LORA_RST = 1;
0x4A88	0x2201    MOVS	R2, #1
0x4A8A	0xB252    SXTB	R2, R2
0x4A8C	0x4904    LDR	R1, [PC, #16]
0x4A8E	0x600A    STR	R2, [R1, #0]
0x4A90	0xE003    B	L_lora_hal_rst1
L_lora_hal_rst0:
;lora_hal.c, 84 :: 		LORA_RTS = 0;
0x4A92	0x2200    MOVS	R2, #0
0x4A94	0xB252    SXTB	R2, R2
0x4A96	0x4903    LDR	R1, [PC, #12]
0x4A98	0x600A    STR	R2, [R1, #0]
L_lora_hal_rst1:
;lora_hal.c, 86 :: 		}
L_end_lora_hal_rst:
0x4A9A	0xB001    ADD	SP, SP, #4
0x4A9C	0x4770    BX	LR
0x4A9E	0xBF00    NOP
0x4AA0	0x01884222  	LORA_RST+0
0x4AA4	0x81B44222  	LORA_RTS+0
; end of _lora_hal_rst
_lora_hal_cts:
;lora_hal.c, 112 :: 		)
; stop start address is: 0 (R0)
0x4730	0xB081    SUB	SP, SP, #4
; stop end address is: 0 (R0)
; stop start address is: 0 (R0)
;lora_hal.c, 114 :: 		if( use_cts )
0x4732	0x490A    LDR	R1, [PC, #40]
0x4734	0xF9B11000  LDRSH	R1, [R1, #0]
0x4738	0xB151    CBZ	R1, L_lora_hal_cts4
;lora_hal.c, 123 :: 		if( stop )
0x473A	0xB120    CBZ	R0, L_lora_hal_cts5
; stop end address is: 0 (R0)
;lora_hal.c, 124 :: 		LORA_CTS = 1;
0x473C	0x2201    MOVS	R2, #1
0x473E	0xB252    SXTB	R2, R2
0x4740	0x4907    LDR	R1, [PC, #28]
0x4742	0x600A    STR	R2, [R1, #0]
0x4744	0xE003    B	L_lora_hal_cts6
L_lora_hal_cts5:
;lora_hal.c, 126 :: 		LORA_CTS = 0;
0x4746	0x2200    MOVS	R2, #0
0x4748	0xB252    SXTB	R2, R2
0x474A	0x4905    LDR	R1, [PC, #20]
0x474C	0x600A    STR	R2, [R1, #0]
L_lora_hal_cts6:
;lora_hal.c, 128 :: 		}
0x474E	0xE003    B	L_lora_hal_cts7
L_lora_hal_cts4:
;lora_hal.c, 137 :: 		LORA_CTS = 0;
0x4750	0x2200    MOVS	R2, #0
0x4752	0xB252    SXTB	R2, R2
0x4754	0x4902    LDR	R1, [PC, #8]
0x4756	0x600A    STR	R2, [R1, #0]
;lora_hal.c, 139 :: 		}
L_lora_hal_cts7:
;lora_hal.c, 140 :: 		}
L_end_lora_hal_cts:
0x4758	0xB001    ADD	SP, SP, #4
0x475A	0x4770    BX	LR
0x475C	0x04D42000  	lora_hal_use_cts+0
0x4760	0x81284222  	LORA_CTS+0
; end of _lora_hal_cts
_memset:
;__Lib_CString.c, 84 :: 		
; n start address is: 8 (R2)
; character start address is: 4 (R1)
; p1 start address is: 0 (R0)
0x4614	0xB081    SUB	SP, SP, #4
0x4616	0xB213    SXTH	R3, R2
0x4618	0x4602    MOV	R2, R0
0x461A	0xB2C8    UXTB	R0, R1
; n end address is: 8 (R2)
; character end address is: 4 (R1)
; p1 end address is: 0 (R0)
; p1 start address is: 8 (R2)
; character start address is: 0 (R0)
; n start address is: 12 (R3)
;__Lib_CString.c, 87 :: 		
; pp start address is: 4 (R1)
0x461C	0x4611    MOV	R1, R2
; n end address is: 12 (R3)
; p1 end address is: 8 (R2)
; pp end address is: 4 (R1)
0x461E	0xB21D    SXTH	R5, R3
;__Lib_CString.c, 88 :: 		
L_memset20:
; pp start address is: 4 (R1)
; n start address is: 20 (R5)
; n start address is: 20 (R5)
; character start address is: 0 (R0)
; character end address is: 0 (R0)
; p1 start address is: 8 (R2)
0x4620	0xB22C    SXTH	R4, R5
0x4622	0x1E6B    SUBS	R3, R5, #1
0x4624	0xB21D    SXTH	R5, R3
; n end address is: 20 (R5)
0x4626	0xB114    CBZ	R4, L_memset21
; character end address is: 0 (R0)
; n end address is: 20 (R5)
;__Lib_CString.c, 89 :: 		
; n start address is: 20 (R5)
; character start address is: 0 (R0)
0x4628	0x7008    STRB	R0, [R1, #0]
0x462A	0x1C49    ADDS	R1, R1, #1
; character end address is: 0 (R0)
; n end address is: 20 (R5)
; pp end address is: 4 (R1)
0x462C	0xE7F8    B	L_memset20
L_memset21:
;__Lib_CString.c, 90 :: 		
0x462E	0x4610    MOV	R0, R2
; p1 end address is: 8 (R2)
;__Lib_CString.c, 91 :: 		
L_end_memset:
0x4630	0xB001    ADD	SP, SP, #4
0x4632	0x4770    BX	LR
; end of _memset
_lora_cmd:
;lora.c, 282 :: 		)
0x5270	0xB084    SUB	SP, SP, #16
0x5272	0xF8CDE000  STR	LR, [SP, #0]
0x5276	0x9001    STR	R0, [SP, #4]
0x5278	0x9102    STR	R1, [SP, #8]
0x527A	0x9203    STR	R2, [SP, #12]
;lora.c, 284 :: 		while( !_lora_rdy_f )
L_lora_cmd34:
0x527C	0x4B12    LDR	R3, [PC, #72]
0x527E	0x781B    LDRB	R3, [R3, #0]
0x5280	0xB913    CBNZ	R3, L_lora_cmd35
;lora.c, 285 :: 		lora_process();
0x5282	0xF7FFF9B1  BL	_lora_process+0
0x5286	0xE7F9    B	L_lora_cmd34
L_lora_cmd35:
;lora.c, 287 :: 		strcpy( _tx_buffer, cmd );
0x5288	0x9901    LDR	R1, [SP, #4]
0x528A	0x4810    LDR	R0, [PC, #64]
0x528C	0xF7FBF872  BL	_strcpy+0
;lora.c, 289 :: 		if( *args != 0 )
0x5290	0x9B02    LDR	R3, [SP, #8]
0x5292	0x781B    LDRB	R3, [R3, #0]
0x5294	0xB143    CBZ	R3, L_lora_cmd36
;lora.c, 291 :: 		strcat( _tx_buffer, " " );
0x5296	0x4B0E    LDR	R3, [PC, #56]
0x5298	0x4619    MOV	R1, R3
0x529A	0x480C    LDR	R0, [PC, #48]
0x529C	0xF7FFFC18  BL	_strcat+0
;lora.c, 292 :: 		strcat( _tx_buffer, args );
0x52A0	0x9902    LDR	R1, [SP, #8]
0x52A2	0x480A    LDR	R0, [PC, #40]
0x52A4	0xF7FFFC14  BL	_strcat+0
;lora.c, 293 :: 		}
L_lora_cmd36:
;lora.c, 295 :: 		_rsp_buffer = &response;
0x52A8	0xAC03    ADD	R4, SP, #12
0x52AA	0x4B0A    LDR	R3, [PC, #40]
0x52AC	0x601C    STR	R4, [R3, #0]
;lora.c, 296 :: 		_lora_write();
0x52AE	0xF7FFFCB3  BL	lora__lora_write+0
;lora.c, 298 :: 		while( !_lora_rdy_f )
L_lora_cmd37:
0x52B2	0x4B05    LDR	R3, [PC, #20]
0x52B4	0x781B    LDRB	R3, [R3, #0]
0x52B6	0xB913    CBNZ	R3, L_lora_cmd38
;lora.c, 299 :: 		lora_process();
0x52B8	0xF7FFF996  BL	_lora_process+0
0x52BC	0xE7F9    B	L_lora_cmd37
L_lora_cmd38:
;lora.c, 300 :: 		}
L_end_lora_cmd:
0x52BE	0xF8DDE000  LDR	LR, [SP, #0]
0x52C2	0xB004    ADD	SP, SP, #16
0x52C4	0x4770    BX	LR
0x52C6	0xBF00    NOP
0x52C8	0x01B42000  	lora__lora_rdy_f+0
0x52CC	0x01B52000  	lora__tx_buffer+0
0x52D0	0x00002000  	?lstr19_lora+0
0x52D4	0x03382000  	lora__rsp_buffer+0
; end of _lora_cmd
_lora_process:
;lora.c, 268 :: 		)
0x45E8	0xB081    SUB	SP, SP, #4
0x45EA	0xF8CDE000  STR	LR, [SP, #0]
;lora.c, 270 :: 		if ( _rsp_rdy_f )
0x45EE	0x4807    LDR	R0, [PC, #28]
0x45F0	0x7800    LDRB	R0, [R0, #0]
0x45F2	0xB108    CBZ	R0, L_lora_process32
;lora.c, 271 :: 		_lora_read();
0x45F4	0xF7FEFBF8  BL	lora__lora_read+0
L_lora_process32:
;lora.c, 273 :: 		if ( _timeout_f )
0x45F8	0x4805    LDR	R0, [PC, #20]
0x45FA	0x7800    LDRB	R0, [R0, #0]
0x45FC	0xB108    CBZ	R0, L_lora_process33
;lora.c, 274 :: 		_lora_read();
0x45FE	0xF7FEFBF3  BL	lora__lora_read+0
L_lora_process33:
;lora.c, 275 :: 		}
L_end_lora_process:
0x4602	0xF8DDE000  LDR	LR, [SP, #0]
0x4606	0xB001    ADD	SP, SP, #4
0x4608	0x4770    BX	LR
0x460A	0xBF00    NOP
0x460C	0x03352000  	lora__rsp_rdy_f+0
0x4610	0x03362000  	lora__timeout_f+0
; end of _lora_process
lora__lora_read:
;lora.c, 208 :: 		)
0x2DE8	0xB081    SUB	SP, SP, #4
0x2DEA	0xF8CDE000  STR	LR, [SP, #0]
;lora.c, 210 :: 		if( !_rsp_f )
0x2DEE	0x4818    LDR	R0, [PC, #96]
0x2DF0	0x7800    LDRB	R0, [R0, #0]
0x2DF2	0xB960    CBNZ	R0, L_lora__lora_read23
;lora.c, 212 :: 		lora_hal_cts( true );
0x2DF4	0x2001    MOVS	R0, #1
0x2DF6	0xB200    SXTH	R0, R0
0x2DF8	0xF001FC9A  BL	_lora_hal_cts+0
;lora.c, 213 :: 		_callback_resp( _rx_buffer );
0x2DFC	0x4815    LDR	R0, [PC, #84]
0x2DFE	0x4C16    LDR	R4, [PC, #88]
0x2E00	0x6824    LDR	R4, [R4, #0]
0x2E02	0x47A0    BLX	R4
;lora.c, 214 :: 		lora_hal_cts( false );
0x2E04	0x2000    MOVS	R0, #0
0x2E06	0xB200    SXTH	R0, R0
0x2E08	0xF001FC92  BL	_lora_hal_cts+0
;lora.c, 216 :: 		} else if( _rsp_f ) {
0x2E0C	0xE010    B	L_lora__lora_read24
L_lora__lora_read23:
0x2E0E	0x4810    LDR	R0, [PC, #64]
0x2E10	0x7800    LDRB	R0, [R0, #0]
0x2E12	0xB168    CBZ	R0, L_lora__lora_read25
;lora.c, 218 :: 		lora_hal_cts( true );
0x2E14	0x2001    MOVS	R0, #1
0x2E16	0xB200    SXTH	R0, R0
0x2E18	0xF001FC8A  BL	_lora_hal_cts+0
;lora.c, 219 :: 		strcpy( *_rsp_buffer, _rx_buffer );
0x2E1C	0x480F    LDR	R0, [PC, #60]
0x2E1E	0x6800    LDR	R0, [R0, #0]
0x2E20	0x6800    LDR	R0, [R0, #0]
0x2E22	0x490C    LDR	R1, [PC, #48]
0x2E24	0xF7FDFAA6  BL	_strcpy+0
;lora.c, 220 :: 		lora_hal_cts( false );
0x2E28	0x2000    MOVS	R0, #0
0x2E2A	0xB200    SXTH	R0, R0
0x2E2C	0xF001FC80  BL	_lora_hal_cts+0
;lora.c, 221 :: 		}
L_lora__lora_read25:
L_lora__lora_read24:
;lora.c, 223 :: 		_lora_rdy_f     = true;
0x2E30	0x2101    MOVS	R1, #1
0x2E32	0x480B    LDR	R0, [PC, #44]
0x2E34	0x7001    STRB	R1, [R0, #0]
;lora.c, 224 :: 		_rsp_rdy_f      = false;
0x2E36	0x2100    MOVS	R1, #0
0x2E38	0x480A    LDR	R0, [PC, #40]
0x2E3A	0x7001    STRB	R1, [R0, #0]
;lora.c, 225 :: 		_timer_f        = false;
0x2E3C	0x2100    MOVS	R1, #0
0x2E3E	0x480A    LDR	R0, [PC, #40]
0x2E40	0x7001    STRB	R1, [R0, #0]
;lora.c, 226 :: 		_rsp_f          = false;
0x2E42	0x2100    MOVS	R1, #0
0x2E44	0x4802    LDR	R0, [PC, #8]
0x2E46	0x7001    STRB	R1, [R0, #0]
;lora.c, 227 :: 		}
L_end__lora_read:
0x2E48	0xF8DDE000  LDR	LR, [SP, #0]
0x2E4C	0xB001    ADD	SP, SP, #4
0x2E4E	0x4770    BX	LR
0x2E50	0x04C32000  	lora__rsp_f+0
0x2E54	0x033C2000  	lora__rx_buffer+0
0x2E58	0x04C82000  	lora__callback_resp+0
0x2E5C	0x03382000  	lora__rsp_buffer+0
0x2E60	0x01B42000  	lora__lora_rdy_f+0
0x2E64	0x03352000  	lora__rsp_rdy_f+0
0x2E68	0x03372000  	lora__timer_f+0
; end of lora__lora_read
_lora_cbk:
;TX_NODE_M4.c, 118 :: 		void lora_cbk( char* response )
0x036C	0xB081    SUB	SP, SP, #4
;TX_NODE_M4.c, 121 :: 		}
L_end_lora_cbk:
0x036E	0xB001    ADD	SP, SP, #4
0x0370	0x4770    BX	LR
; end of _lora_cbk
_strcpy:
;__Lib_CString.c, 133 :: 		
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x0374	0xB081    SUB	SP, SP, #4
0x0376	0x9100    STR	R1, [SP, #0]
0x0378	0x4601    MOV	R1, R0
0x037A	0x9800    LDR	R0, [SP, #0]
; from end address is: 4 (R1)
; to end address is: 0 (R0)
; to start address is: 4 (R1)
; from start address is: 0 (R0)
;__Lib_CString.c, 136 :: 		
; cp start address is: 12 (R3)
0x037C	0x460B    MOV	R3, R1
; cp end address is: 12 (R3)
; to end address is: 4 (R1)
;__Lib_CString.c, 137 :: 		
L_strcpy34:
; cp start address is: 20 (R5)
; cp start address is: 12 (R3)
; from start address is: 0 (R0)
; to start address is: 4 (R1)
0x037E	0x461C    MOV	R4, R3
0x0380	0x1C5A    ADDS	R2, R3, #1
; cp end address is: 12 (R3)
; cp start address is: 20 (R5)
0x0382	0x4615    MOV	R5, R2
; cp end address is: 20 (R5)
0x0384	0x4603    MOV	R3, R0
0x0386	0x1C42    ADDS	R2, R0, #1
0x0388	0x4610    MOV	R0, R2
; from end address is: 0 (R0)
0x038A	0x781A    LDRB	R2, [R3, #0]
0x038C	0x7022    STRB	R2, [R4, #0]
0x038E	0x7822    LDRB	R2, [R4, #0]
0x0390	0xB10A    CBZ	R2, L_strcpy35
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
;__Lib_CString.c, 138 :: 		
; from start address is: 0 (R0)
; cp start address is: 20 (R5)
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
0x0392	0x462B    MOV	R3, R5
0x0394	0xE7F3    B	L_strcpy34
L_strcpy35:
;__Lib_CString.c, 139 :: 		
0x0396	0x4608    MOV	R0, R1
; to end address is: 4 (R1)
;__Lib_CString.c, 140 :: 		
L_end_strcpy:
0x0398	0xB001    ADD	SP, SP, #4
0x039A	0x4770    BX	LR
; end of _strcpy
_strcat:
;__Lib_CString.c, 94 :: 		
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x4AD0	0xB081    SUB	SP, SP, #4
; from end address is: 4 (R1)
; to end address is: 0 (R0)
; to start address is: 0 (R0)
; from start address is: 4 (R1)
;__Lib_CString.c, 97 :: 		
; cp start address is: 12 (R3)
0x4AD2	0x4603    MOV	R3, R0
; to end address is: 0 (R0)
; cp end address is: 12 (R3)
; from end address is: 4 (R1)
;__Lib_CString.c, 98 :: 		
L_strcat22:
; cp start address is: 12 (R3)
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x4AD4	0x781A    LDRB	R2, [R3, #0]
0x4AD6	0xB10A    CBZ	R2, L_strcat23
;__Lib_CString.c, 99 :: 		
0x4AD8	0x1C5B    ADDS	R3, R3, #1
0x4ADA	0xE7FB    B	L_strcat22
L_strcat23:
;__Lib_CString.c, 100 :: 		
; cp end address is: 12 (R3)
L_strcat24:
; to end address is: 0 (R0)
; cp start address is: 20 (R5)
; to start address is: 0 (R0)
; from start address is: 4 (R1)
; cp start address is: 12 (R3)
0x4ADC	0x461C    MOV	R4, R3
0x4ADE	0x1C5A    ADDS	R2, R3, #1
; cp end address is: 12 (R3)
; cp start address is: 20 (R5)
0x4AE0	0x4615    MOV	R5, R2
; cp end address is: 20 (R5)
0x4AE2	0x460B    MOV	R3, R1
0x4AE4	0x1C4A    ADDS	R2, R1, #1
0x4AE6	0x4611    MOV	R1, R2
; from end address is: 4 (R1)
0x4AE8	0x781A    LDRB	R2, [R3, #0]
0x4AEA	0x7022    STRB	R2, [R4, #0]
0x4AEC	0x7822    LDRB	R2, [R4, #0]
0x4AEE	0xB10A    CBZ	R2, L_strcat25
; cp end address is: 20 (R5)
; from end address is: 4 (R1)
;__Lib_CString.c, 101 :: 		
; from start address is: 4 (R1)
; cp start address is: 20 (R5)
0x4AF0	0x462B    MOV	R3, R5
; cp end address is: 20 (R5)
; from end address is: 4 (R1)
0x4AF2	0xE7F3    B	L_strcat24
L_strcat25:
;__Lib_CString.c, 102 :: 		
; to end address is: 0 (R0)
;__Lib_CString.c, 103 :: 		
L_end_strcat:
0x4AF4	0xB001    ADD	SP, SP, #4
0x4AF6	0x4770    BX	LR
; end of _strcat
lora__lora_write:
;lora.c, 187 :: 		)
0x4C18	0xB082    SUB	SP, SP, #8
0x4C1A	0xF8CDE000  STR	LR, [SP, #0]
;lora.c, 189 :: 		char *ptr = _tx_buffer;
; ptr start address is: 4 (R1)
0x4C1E	0x4915    LDR	R1, [PC, #84]
; ptr end address is: 4 (R1)
;lora.c, 191 :: 		while( *ptr )
L_lora__lora_write20:
; ptr start address is: 4 (R1)
0x4C20	0x7808    LDRB	R0, [R1, #0]
0x4C22	0xB160    CBZ	R0, L_lora__lora_write21
;lora.c, 192 :: 		if( !lora_hal_rts() )
0x4C24	0x9101    STR	R1, [SP, #4]
0x4C26	0xF7FDFF7D  BL	_lora_hal_rts+0
0x4C2A	0x9901    LDR	R1, [SP, #4]
0x4C2C	0xB930    CBNZ	R0, L_lora__lora_write86
;lora.c, 193 :: 		lora_hal_write( *ptr++ );
0x4C2E	0x7808    LDRB	R0, [R1, #0]
0x4C30	0x9101    STR	R1, [SP, #4]
0x4C32	0xF7FDFF87  BL	_lora_hal_write+0
0x4C36	0x9901    LDR	R1, [SP, #4]
0x4C38	0x1C49    ADDS	R1, R1, #1
; ptr end address is: 4 (R1)
0x4C3A	0xE7FF    B	L_lora__lora_write22
L_lora__lora_write86:
;lora.c, 192 :: 		if( !lora_hal_rts() )
;lora.c, 193 :: 		lora_hal_write( *ptr++ );
L_lora__lora_write22:
; ptr start address is: 4 (R1)
; ptr end address is: 4 (R1)
0x4C3C	0xE7F0    B	L_lora__lora_write20
L_lora__lora_write21:
;lora.c, 195 :: 		lora_hal_write( '\r' );
0x4C3E	0x200D    MOVS	R0, #13
0x4C40	0xF7FDFF80  BL	_lora_hal_write+0
;lora.c, 196 :: 		lora_hal_write( '\n' );
0x4C44	0x200A    MOVS	R0, #10
0x4C46	0xF7FDFF7D  BL	_lora_hal_write+0
;lora.c, 198 :: 		_rx_buffer_len  = 0;
0x4C4A	0x2100    MOVS	R1, #0
0x4C4C	0xB209    SXTH	R1, R1
0x4C4E	0x480A    LDR	R0, [PC, #40]
0x4C50	0x8001    STRH	R1, [R0, #0]
;lora.c, 199 :: 		_lora_rdy_f     = false;
0x4C52	0x2100    MOVS	R1, #0
0x4C54	0x4809    LDR	R0, [PC, #36]
0x4C56	0x7001    STRB	R1, [R0, #0]
;lora.c, 200 :: 		_rsp_rdy_f      = false;
0x4C58	0x2100    MOVS	R1, #0
0x4C5A	0x4809    LDR	R0, [PC, #36]
0x4C5C	0x7001    STRB	R1, [R0, #0]
;lora.c, 201 :: 		_timer_f        = true;
0x4C5E	0x2101    MOVS	R1, #1
0x4C60	0x4808    LDR	R0, [PC, #32]
0x4C62	0x7001    STRB	R1, [R0, #0]
;lora.c, 202 :: 		_rsp_f          = true;
0x4C64	0x2101    MOVS	R1, #1
0x4C66	0x4808    LDR	R0, [PC, #32]
0x4C68	0x7001    STRB	R1, [R0, #0]
;lora.c, 203 :: 		}
L_end__lora_write:
0x4C6A	0xF8DDE000  LDR	LR, [SP, #0]
0x4C6E	0xB002    ADD	SP, SP, #8
0x4C70	0x4770    BX	LR
0x4C72	0xBF00    NOP
0x4C74	0x01B52000  	lora__tx_buffer+0
0x4C78	0x04C02000  	lora__rx_buffer_len+0
0x4C7C	0x01B42000  	lora__lora_rdy_f+0
0x4C80	0x03352000  	lora__rsp_rdy_f+0
0x4C84	0x03372000  	lora__timer_f+0
0x4C88	0x04C32000  	lora__rsp_f+0
; end of lora__lora_write
_lora_hal_rts:
;lora_hal.c, 91 :: 		)
0x2B24	0xB081    SUB	SP, SP, #4
;lora_hal.c, 93 :: 		if( use_rts )
0x2B26	0x4805    LDR	R0, [PC, #20]
0x2B28	0xF9B00000  LDRSH	R0, [R0, #0]
0x2B2C	0xB110    CBZ	R0, L_lora_hal_rts2
;lora_hal.c, 102 :: 		return ( int )LORA_RTS;
0x2B2E	0x4904    LDR	R1, [PC, #16]
0x2B30	0x6808    LDR	R0, [R1, #0]
0x2B32	0xE001    B	L_end_lora_hal_rts
;lora_hal.c, 104 :: 		}
L_lora_hal_rts2:
;lora_hal.c, 106 :: 		return 0;
0x2B34	0x2000    MOVS	R0, #0
0x2B36	0xB200    SXTH	R0, R0
;lora_hal.c, 107 :: 		}
L_end_lora_hal_rts:
0x2B38	0xB001    ADD	SP, SP, #4
0x2B3A	0x4770    BX	LR
0x2B3C	0x04CE2000  	lora_hal_use_rts+0
0x2B40	0x81B44222  	LORA_RTS+0
; end of _lora_hal_rts
_lora_hal_write:
;lora_hal.c, 165 :: 		)
; ch start address is: 0 (R0)
0x2B44	0xB081    SUB	SP, SP, #4
0x2B46	0xF8CDE000  STR	LR, [SP, #0]
; ch end address is: 0 (R0)
; ch start address is: 0 (R0)
;lora_hal.c, 167 :: 		write_uart_p( ch );
; ch end address is: 0 (R0)
0x2B4A	0x4C03    LDR	R4, [PC, #12]
0x2B4C	0x6824    LDR	R4, [R4, #0]
0x2B4E	0x47A0    BLX	R4
;lora_hal.c, 168 :: 		}
L_end_lora_hal_write:
0x2B50	0xF8DDE000  LDR	LR, [SP, #0]
0x2B54	0xB001    ADD	SP, SP, #4
0x2B56	0x4770    BX	LR
0x2B58	0x04D02000  	lora_hal_write_uart_p+0
; end of _lora_hal_write
_Button:
;__Lib_Button.c, 6 :: 		
; active_state start address is: 12 (R3)
; time_ms start address is: 8 (R2)
; pin start address is: 4 (R1)
; port start address is: 0 (R0)
0x5204	0xB082    SUB	SP, SP, #8
0x5206	0xF8CDE000  STR	LR, [SP, #0]
0x520A	0x460D    MOV	R5, R1
0x520C	0x4611    MOV	R1, R2
; active_state end address is: 12 (R3)
; time_ms end address is: 8 (R2)
; pin end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin start address is: 20 (R5)
; time_ms start address is: 4 (R1)
; active_state start address is: 12 (R3)
;__Lib_Button.c, 8 :: 		
; rslt start address is: 8 (R2)
0x520E	0xF04F0200  MOV	R2, #0
;__Lib_Button.c, 11 :: 		
0x5212	0x2401    MOVS	R4, #1
0x5214	0xB224    SXTH	R4, R4
0x5216	0x40AC    LSLS	R4, R5
0x5218	0xB224    SXTH	R4, R4
; pin end address is: 20 (R5)
; pMask start address is: 20 (R5)
0x521A	0xB225    SXTH	R5, R4
;__Lib_Button.c, 13 :: 		
0x521C	0x6804    LDR	R4, [R0, #0]
0x521E	0x402C    ANDS	R4, R5
0x5220	0x2C00    CMP	R4, #0
0x5222	0xF2400400  MOVW	R4, #0
0x5226	0xD100    BNE	L__Button7
0x5228	0x2401    MOVS	R4, #1
L__Button7:
0x522A	0xB2E4    UXTB	R4, R4
0x522C	0x405C    EORS	R4, R3
0x522E	0xB1C4    CBZ	R4, L__Button5
; time_ms end address is: 4 (R1)
; pMask end address is: 20 (R5)
; rslt end address is: 8 (R2)
; active_state end address is: 12 (R3)
; port end address is: 0 (R0)
0x5230	0x9501    STR	R5, [SP, #4]
0x5232	0x460D    MOV	R5, R1
0x5234	0x9901    LDR	R1, [SP, #4]
;__Lib_Button.c, 15 :: 		
L_Button1:
; pMask start address is: 4 (R1)
; rslt start address is: 8 (R2)
; active_state start address is: 12 (R3)
; time_ms start address is: 20 (R5)
; port start address is: 0 (R0)
0x5236	0x2D00    CMP	R5, #0
0x5238	0xD905    BLS	L_Button2
;__Lib_Button.c, 16 :: 		
0x523A	0xF7FFFD29  BL	_Delay_500us+0
;__Lib_Button.c, 17 :: 		
0x523E	0xF7FFFD27  BL	_Delay_500us+0
;__Lib_Button.c, 18 :: 		
0x5242	0x1E6D    SUBS	R5, R5, #1
;__Lib_Button.c, 19 :: 		
; time_ms end address is: 20 (R5)
0x5244	0xE7F7    B	L_Button1
L_Button2:
;__Lib_Button.c, 21 :: 		
0x5246	0x6804    LDR	R4, [R0, #0]
; port end address is: 0 (R0)
0x5248	0x400C    ANDS	R4, R1
; pMask end address is: 4 (R1)
0x524A	0x2C00    CMP	R4, #0
0x524C	0xF2400400  MOVW	R4, #0
0x5250	0xD100    BNE	L__Button8
0x5252	0x2401    MOVS	R4, #1
L__Button8:
0x5254	0xB2E4    UXTB	R4, R4
0x5256	0x405C    EORS	R4, R3
; active_state end address is: 12 (R3)
0x5258	0xB10C    CBZ	R4, L__Button4
; rslt end address is: 8 (R2)
;__Lib_Button.c, 22 :: 		
; rslt start address is: 0 (R0)
0x525A	0x20FF    MOVS	R0, #255
; rslt end address is: 0 (R0)
0x525C	0xE000    B	L_Button3
L__Button4:
;__Lib_Button.c, 21 :: 		
0x525E	0x4610    MOV	R0, R2
;__Lib_Button.c, 22 :: 		
L_Button3:
;__Lib_Button.c, 23 :: 		
; rslt start address is: 0 (R0)
; rslt end address is: 0 (R0)
0x5260	0xE000    B	L_Button0
L__Button5:
;__Lib_Button.c, 13 :: 		
0x5262	0x4610    MOV	R0, R2
;__Lib_Button.c, 23 :: 		
L_Button0:
;__Lib_Button.c, 25 :: 		
; rslt start address is: 0 (R0)
0x5264	0xB280    UXTH	R0, R0
; rslt end address is: 0 (R0)
;__Lib_Button.c, 26 :: 		
L_end_Button:
0x5266	0xF8DDE000  LDR	LR, [SP, #0]
0x526A	0xB002    ADD	SP, SP, #8
0x526C	0x4770    BX	LR
; end of _Button
_Delay_500us:
;__Lib_Delays.c, 33 :: 		void Delay_500us() {
0x4C90	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 34 :: 		Delay_us(498);
0x4C92	0xF2417757  MOVW	R7, #5975
0x4C96	0xF2C00700  MOVT	R7, #0
L_Delay_500us10:
0x4C9A	0x1E7F    SUBS	R7, R7, #1
0x4C9C	0xD1FD    BNE	L_Delay_500us10
0x4C9E	0xBF00    NOP
0x4CA0	0xBF00    NOP
0x4CA2	0xBF00    NOP
0x4CA4	0xBF00    NOP
0x4CA6	0xBF00    NOP
;__Lib_Delays.c, 35 :: 		}
L_end_Delay_500us:
0x4CA8	0xB001    ADD	SP, SP, #4
0x4CAA	0x4770    BX	LR
; end of _Delay_500us
_measure_temp:
;TX_NODE_M4.c, 97 :: 		void measure_temp()
0x5040	0xB082    SUB	SP, SP, #8
0x5042	0xF8CDE000  STR	LR, [SP, #0]
;TX_NODE_M4.c, 101 :: 		uint8_t tmp_data[ 2 ] = { 0x00 };
0x5046	0x2000    MOVS	R0, #0
0x5048	0xF88D0004  STRB	R0, [SP, #4]
0x504C	0x2000    MOVS	R0, #0
0x504E	0xF88D0005  STRB	R0, [SP, #5]
;TX_NODE_M4.c, 103 :: 		I2C1_Start();
0x5052	0xF7FFFDC3  BL	_I2C1_Start+0
;TX_NODE_M4.c, 104 :: 		I2C1_Write( TMP102_I2C_ADDR, tmp_data, 1, END_MODE_RESTART );
0x5056	0xA801    ADD	R0, SP, #4
0x5058	0xF2400300  MOVW	R3, #0
0x505C	0x2201    MOVS	R2, #1
0x505E	0x4601    MOV	R1, R0
0x5060	0x2048    MOVS	R0, #72
0x5062	0xF7FFFDC7  BL	_I2C1_Write+0
;TX_NODE_M4.c, 105 :: 		I2C1_Read( TMP102_I2C_ADDR, tmp_data, 2, END_MODE_STOP );
0x5066	0xA801    ADD	R0, SP, #4
0x5068	0xF2400301  MOVW	R3, #1
0x506C	0x2202    MOVS	R2, #2
0x506E	0x4601    MOV	R1, R0
0x5070	0x2048    MOVS	R0, #72
0x5072	0xF7FFFD41  BL	_I2C1_Read+0
;TX_NODE_M4.c, 106 :: 		raw_temp = ( ( tmp_data[ 0 ] << 8 ) | tmp_data[ 1 ] ) >> 4;
0x5076	0xAA01    ADD	R2, SP, #4
0x5078	0x7810    LDRB	R0, [R2, #0]
0x507A	0x0201    LSLS	R1, R0, #8
0x507C	0xB289    UXTH	R1, R1
0x507E	0x1C50    ADDS	R0, R2, #1
0x5080	0x7800    LDRB	R0, [R0, #0]
0x5082	0xEA410000  ORR	R0, R1, R0, LSL #0
0x5086	0xB280    UXTH	R0, R0
0x5088	0x0900    LSRS	R0, R0, #4
; raw_temp start address is: 4 (R1)
0x508A	0xB201    SXTH	R1, R0
;TX_NODE_M4.c, 108 :: 		if( raw_temp & ( 1 << 11 ) )
0x508C	0xB200    SXTH	R0, R0
0x508E	0xF4006000  AND	R0, R0, #2048
0x5092	0xB200    SXTH	R0, R0
0x5094	0xB120    CBZ	R0, L__measure_temp19
;TX_NODE_M4.c, 109 :: 		raw_temp |= 0xF800;
0x5096	0xF4414078  ORR	R0, R1, #63488
0x509A	0xB201    SXTH	R1, R0
; raw_temp end address is: 4 (R1)
0x509C	0xB20E    SXTH	R6, R1
0x509E	0xE000    B	L_measure_temp10
L__measure_temp19:
;TX_NODE_M4.c, 108 :: 		if( raw_temp & ( 1 << 11 ) )
0x50A0	0xB20E    SXTH	R6, R1
;TX_NODE_M4.c, 109 :: 		raw_temp |= 0xF800;
L_measure_temp10:
;TX_NODE_M4.c, 111 :: 		IntToHex( raw_temp, tmp_txt );
; raw_temp start address is: 24 (R6)
0x50A2	0x490D    LDR	R1, [PC, #52]
0x50A4	0xB230    SXTH	R0, R6
0x50A6	0xF7FFF843  BL	_IntToHex+0
;TX_NODE_M4.c, 112 :: 		Ltrim( tmp_txt );
0x50AA	0x480B    LDR	R0, [PC, #44]
0x50AC	0xF7FFF824  BL	_Ltrim+0
;TX_NODE_M4.c, 114 :: 		real_temp = ( float )( raw_temp * 0.0625 );
0x50B0	0xB230    SXTH	R0, R6
0x50B2	0xF7FFFA0D  BL	__SignedIntegralToFloat+0
; raw_temp end address is: 24 (R6)
0x50B6	0xF04F5276  MOV	R2, #1031798784
0x50BA	0xF7FBF851  BL	__Mul_FP+0
;TX_NODE_M4.c, 115 :: 		sprintf( tmp_int, "%2.1f C", real_temp );
0x50BE	0x4602    MOV	R2, R0
0x50C0	0x4906    LDR	R1, [PC, #24]
0x50C2	0x4807    LDR	R0, [PC, #28]
0x50C4	0xB404    PUSH	(R2)
0x50C6	0xB402    PUSH	(R1)
0x50C8	0xB401    PUSH	(R0)
0x50CA	0xF7FFF86D  BL	_sprintf+0
0x50CE	0xB003    ADD	SP, SP, #12
;TX_NODE_M4.c, 116 :: 		}
L_end_measure_temp:
0x50D0	0xF8DDE000  LDR	LR, [SP, #0]
0x50D4	0xB002    ADD	SP, SP, #8
0x50D6	0x4770    BX	LR
0x50D8	0x04DC2000  	_tmp_txt+0
0x50DC	0x8F6A0000  	?lstr_6_TX_NODE_M4+0
0x50E0	0x050E2000  	_tmp_int+0
; end of _measure_temp
_I2C1_Start:
;__Lib_I2C_12.c, 300 :: 		
0x4BDC	0xB081    SUB	SP, SP, #4
0x4BDE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_12.c, 301 :: 		
0x4BE2	0x4803    LDR	R0, [PC, #12]
0x4BE4	0xF7FCFD08  BL	_I2Cx_Start+0
;__Lib_I2C_12.c, 302 :: 		
L_end_I2C1_Start:
0x4BE8	0xF8DDE000  LDR	LR, [SP, #0]
0x4BEC	0xB001    ADD	SP, SP, #4
0x4BEE	0x4770    BX	LR
0x4BF0	0x54004000  	I2C1_CR1+0
; end of _I2C1_Start
_I2Cx_Start:
;__Lib_I2C_12.c, 157 :: 		
; I2C_BASE start address is: 0 (R0)
0x15F8	0xB081    SUB	SP, SP, #4
0x15FA	0xF8CDE000  STR	LR, [SP, #0]
0x15FE	0x4604    MOV	R4, R0
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 16 (R4)
;__Lib_I2C_12.c, 158 :: 		
0x1600	0x4620    MOV	R0, R4
0x1602	0xF7FEFECB  BL	__Lib_I2C_12_I2Cx_Wait_For_Idle+0
;__Lib_I2C_12.c, 161 :: 		
0x1606	0x2201    MOVS	R2, #1
0x1608	0x6821    LDR	R1, [R4, #0]
0x160A	0xF3622108  BFI	R1, R2, #8, #1
0x160E	0x6021    STR	R1, [R4, #0]
;__Lib_I2C_12.c, 163 :: 		
0x1610	0xF2040114  ADDW	R1, R4, #20
0x1614	0x680A    LDR	R2, [R1, #0]
0x1616	0xF3C22140  UBFX	R1, R2, #9, #1
0x161A	0xB111    CBZ	R1, L_I2Cx_Start2
; I2C_BASE end address is: 16 (R4)
;__Lib_I2C_12.c, 164 :: 		
0x161C	0xF64F70FF  MOVW	R0, #65535
0x1620	0xE006    B	L_end_I2Cx_Start
;__Lib_I2C_12.c, 165 :: 		
L_I2Cx_Start2:
;__Lib_I2C_12.c, 166 :: 		
; I2C_BASE start address is: 16 (R4)
L_I2Cx_Start3:
; I2C_BASE end address is: 16 (R4)
; I2C_BASE start address is: 16 (R4)
0x1622	0x4905    LDR	R1, [PC, #20]
0x1624	0x4620    MOV	R0, R4
0x1626	0xF7FEFF0B  BL	_ChekXForEvent+0
0x162A	0xB900    CBNZ	R0, L_I2Cx_Start4
;__Lib_I2C_12.c, 167 :: 		
; I2C_BASE end address is: 16 (R4)
0x162C	0xE7F9    B	L_I2Cx_Start3
L_I2Cx_Start4:
;__Lib_I2C_12.c, 168 :: 		
0x162E	0x2000    MOVS	R0, #0
;__Lib_I2C_12.c, 169 :: 		
L_end_I2Cx_Start:
0x1630	0xF8DDE000  LDR	LR, [SP, #0]
0x1634	0xB001    ADD	SP, SP, #4
0x1636	0x4770    BX	LR
0x1638	0x00010003  	#196609
; end of _I2Cx_Start
__Lib_I2C_12_I2Cx_Wait_For_Idle:
;__Lib_I2C_12.c, 147 :: 		
; I2C_BASE start address is: 0 (R0)
0x039C	0xB081    SUB	SP, SP, #4
0x039E	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
0x03A2	0x4603    MOV	R3, R0
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_12.c, 148 :: 		
L___Lib_I2C_12_I2Cx_Wait_For_Idle0:
; I2C_BASE start address is: 12 (R3)
0x03A4	0x4618    MOV	R0, R3
0x03A6	0xF7FFFF8B  BL	_I2Cx_Is_Idle+0
0x03AA	0xB900    CBNZ	R0, L___Lib_I2C_12_I2Cx_Wait_For_Idle1
;__Lib_I2C_12.c, 149 :: 		
; I2C_BASE end address is: 12 (R3)
0x03AC	0xE7FA    B	L___Lib_I2C_12_I2Cx_Wait_For_Idle0
L___Lib_I2C_12_I2Cx_Wait_For_Idle1:
;__Lib_I2C_12.c, 150 :: 		
L_end_I2Cx_Wait_For_Idle:
0x03AE	0xF8DDE000  LDR	LR, [SP, #0]
0x03B2	0xB001    ADD	SP, SP, #4
0x03B4	0x4770    BX	LR
; end of __Lib_I2C_12_I2Cx_Wait_For_Idle
_I2Cx_Is_Idle:
;__Lib_I2C_12.c, 142 :: 		
; I2C_BASE start address is: 0 (R0)
0x02C0	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_12.c, 143 :: 		
0x02C2	0xF2000118  ADDW	R1, R0, #24
; I2C_BASE end address is: 0 (R0)
0x02C6	0x680A    LDR	R2, [R1, #0]
0x02C8	0xF3C20140  UBFX	R1, R2, #1, #1
0x02CC	0xF0810101  EOR	R1, R1, #1
0x02D0	0xB2C9    UXTB	R1, R1
0x02D2	0xB2C8    UXTB	R0, R1
;__Lib_I2C_12.c, 144 :: 		
L_end_I2Cx_Is_Idle:
0x02D4	0xB001    ADD	SP, SP, #4
0x02D6	0x4770    BX	LR
; end of _I2Cx_Is_Idle
_ChekXForEvent:
;__Lib_I2C_12.c, 152 :: 		
; Event start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0440	0xB081    SUB	SP, SP, #4
0x0442	0xF8CDE000  STR	LR, [SP, #0]
0x0446	0x460B    MOV	R3, R1
; Event end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; Event start address is: 12 (R3)
;__Lib_I2C_12.c, 153 :: 		
; I2C_BASE end address is: 0 (R0)
0x0448	0xF7FFFF2C  BL	_I2Cx_Get_Status+0
0x044C	0xEA000203  AND	R2, R0, R3, LSL #0
0x0450	0x429A    CMP	R2, R3
0x0452	0xF2400200  MOVW	R2, #0
0x0456	0xD100    BNE	L__ChekXForEvent80
0x0458	0x2201    MOVS	R2, #1
L__ChekXForEvent80:
; Event end address is: 12 (R3)
0x045A	0xB2D0    UXTB	R0, R2
;__Lib_I2C_12.c, 154 :: 		
L_end_ChekXForEvent:
0x045C	0xF8DDE000  LDR	LR, [SP, #0]
0x0460	0xB001    ADD	SP, SP, #4
0x0462	0x4770    BX	LR
; end of _ChekXForEvent
_I2Cx_Get_Status:
;__Lib_I2C_12.c, 129 :: 		
; I2C_BASE start address is: 0 (R0)
0x02A4	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_12.c, 132 :: 		
0x02A6	0xF2000114  ADDW	R1, R0, #20
0x02AA	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_12.c, 133 :: 		
0x02AC	0xF2000118  ADDW	R1, R0, #24
; I2C_BASE end address is: 0 (R0)
0x02B0	0x6809    LDR	R1, [R1, #0]
;__Lib_I2C_12.c, 135 :: 		
0x02B2	0x0409    LSLS	R1, R1, #16
0x02B4	0xEA420101  ORR	R1, R2, R1, LSL #0
0x02B8	0x4608    MOV	R0, R1
;__Lib_I2C_12.c, 136 :: 		
L_end_I2Cx_Get_Status:
0x02BA	0xB001    ADD	SP, SP, #4
0x02BC	0x4770    BX	LR
; end of _I2Cx_Get_Status
_I2C1_Write:
;__Lib_I2C_12.c, 321 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x4BF4	0xB081    SUB	SP, SP, #4
0x4BF6	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_12.c, 322 :: 		
0x4BFA	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x4BFC	0x4613    MOV	R3, R2
0x4BFE	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x4C00	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x4C02	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x4C04	0xF7FEFA32  BL	_I2Cx_Write+0
0x4C08	0xB001    ADD	SP, SP, #4
;__Lib_I2C_12.c, 323 :: 		
L_end_I2C1_Write:
0x4C0A	0xF8DDE000  LDR	LR, [SP, #0]
0x4C0E	0xB001    ADD	SP, SP, #4
0x4C10	0x4770    BX	LR
0x4C12	0xBF00    NOP
0x4C14	0x54004000  	I2C1_CR1+0
; end of _I2C1_Write
_I2Cx_Write:
;__Lib_I2C_12.c, 175 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x306C	0xB081    SUB	SP, SP, #4
0x306E	0xF8CDE000  STR	LR, [SP, #0]
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; slave_address start address is: 4 (R1)
; buf start address is: 8 (R2)
; count start address is: 12 (R3)
; END_mode start address is: 24 (R6)
0x3072	0x9E01    LDR	R6, [SP, #4]
;__Lib_I2C_12.c, 177 :: 		
0x3074	0xF2000510  ADDW	R5, R0, #16
0x3078	0x004C    LSLS	R4, R1, #1
0x307A	0xB2A4    UXTH	R4, R4
; slave_address end address is: 4 (R1)
0x307C	0x602C    STR	R4, [R5, #0]
; I2C_BASE end address is: 0 (R0)
; buf end address is: 8 (R2)
; count end address is: 12 (R3)
; END_mode end address is: 24 (R6)
0x307E	0x4634    MOV	R4, R6
0x3080	0x4606    MOV	R6, R0
0x3082	0x4690    MOV	R8, R2
0x3084	0x461F    MOV	R7, R3
;__Lib_I2C_12.c, 178 :: 		
L_I2Cx_Write5:
; END_mode start address is: 16 (R4)
; count start address is: 28 (R7)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 24 (R6)
0x3086	0x4922    LDR	R1, [PC, #136]
0x3088	0x4630    MOV	R0, R6
0x308A	0xF7FDF9D9  BL	_ChekXForEvent+0
0x308E	0xB900    CBNZ	R0, L_I2Cx_Write6
;__Lib_I2C_12.c, 179 :: 		
0x3090	0xE7F9    B	L_I2Cx_Write5
L_I2Cx_Write6:
;__Lib_I2C_12.c, 180 :: 		
; i start address is: 0 (R0)
0x3092	0x2000    MOVS	R0, #0
; count end address is: 28 (R7)
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
; END_mode end address is: 16 (R4)
; I2C_BASE end address is: 24 (R6)
0x3094	0x4621    MOV	R1, R4
L_I2Cx_Write7:
; i start address is: 0 (R0)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 32 (R8)
; count start address is: 28 (R7)
; END_mode start address is: 4 (R1)
0x3096	0x1E7C    SUBS	R4, R7, #1
0x3098	0x42A0    CMP	R0, R4
0x309A	0xD212    BCS	L_I2Cx_Write8
;__Lib_I2C_12.c, 181 :: 		
0x309C	0xF2060510  ADDW	R5, R6, #16
0x30A0	0xEB080400  ADD	R4, R8, R0, LSL #0
0x30A4	0x7824    LDRB	R4, [R4, #0]
0x30A6	0x602C    STR	R4, [R5, #0]
; END_mode end address is: 4 (R1)
; count end address is: 28 (R7)
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
; I2C_BASE end address is: 24 (R6)
0x30A8	0x4681    MOV	R9, R0
0x30AA	0x460D    MOV	R5, R1
;__Lib_I2C_12.c, 182 :: 		
L_I2Cx_Write10:
; END_mode start address is: 20 (R5)
; count start address is: 28 (R7)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 24 (R6)
; i start address is: 36 (R9)
0x30AC	0x4919    LDR	R1, [PC, #100]
0x30AE	0x4630    MOV	R0, R6
0x30B0	0xF7FDF9C6  BL	_ChekXForEvent+0
0x30B4	0xB900    CBNZ	R0, L_I2Cx_Write11
;__Lib_I2C_12.c, 183 :: 		
0x30B6	0xE7F9    B	L_I2Cx_Write10
L_I2Cx_Write11:
;__Lib_I2C_12.c, 180 :: 		
0x30B8	0xF1090401  ADD	R4, R9, #1
; i end address is: 36 (R9)
; i start address is: 0 (R0)
0x30BC	0x4620    MOV	R0, R4
;__Lib_I2C_12.c, 184 :: 		
0x30BE	0x4629    MOV	R1, R5
; END_mode end address is: 20 (R5)
; count end address is: 28 (R7)
0x30C0	0xE7E9    B	L_I2Cx_Write7
L_I2Cx_Write8:
;__Lib_I2C_12.c, 186 :: 		
; END_mode start address is: 4 (R1)
0x30C2	0xF2060510  ADDW	R5, R6, #16
0x30C6	0xEB080400  ADD	R4, R8, R0, LSL #0
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
0x30CA	0x7824    LDRB	R4, [R4, #0]
0x30CC	0x602C    STR	R4, [R5, #0]
; END_mode end address is: 4 (R1)
; I2C_BASE end address is: 24 (R6)
0x30CE	0x460C    MOV	R4, R1
;__Lib_I2C_12.c, 187 :: 		
L_I2Cx_Write12:
; END_mode start address is: 16 (R4)
; I2C_BASE start address is: 24 (R6)
0x30D0	0x4911    LDR	R1, [PC, #68]
0x30D2	0x4630    MOV	R0, R6
0x30D4	0xF7FDF9B4  BL	_ChekXForEvent+0
0x30D8	0xB900    CBNZ	R0, L_I2Cx_Write13
;__Lib_I2C_12.c, 188 :: 		
0x30DA	0xE7F9    B	L_I2Cx_Write12
L_I2Cx_Write13:
;__Lib_I2C_12.c, 189 :: 		
0x30DC	0x2C01    CMP	R4, #1
0x30DE	0xD105    BNE	L_I2Cx_Write14
; END_mode end address is: 16 (R4)
;__Lib_I2C_12.c, 190 :: 		
0x30E0	0x2501    MOVS	R5, #1
0x30E2	0x6834    LDR	R4, [R6, #0]
0x30E4	0xF3652449  BFI	R4, R5, #9, #1
0x30E8	0x6034    STR	R4, [R6, #0]
; I2C_BASE end address is: 24 (R6)
0x30EA	0xE00B    B	L_I2Cx_Write15
L_I2Cx_Write14:
;__Lib_I2C_12.c, 192 :: 		
; I2C_BASE start address is: 24 (R6)
0x30EC	0x2501    MOVS	R5, #1
0x30EE	0x6834    LDR	R4, [R6, #0]
0x30F0	0xF3652408  BFI	R4, R5, #8, #1
0x30F4	0x6034    STR	R4, [R6, #0]
; I2C_BASE end address is: 24 (R6)
0x30F6	0x4634    MOV	R4, R6
;__Lib_I2C_12.c, 193 :: 		
L_I2Cx_Write16:
; I2C_BASE start address is: 16 (R4)
0x30F8	0x4908    LDR	R1, [PC, #32]
0x30FA	0x4620    MOV	R0, R4
0x30FC	0xF7FDF9A0  BL	_ChekXForEvent+0
0x3100	0xB900    CBNZ	R0, L_I2Cx_Write17
;__Lib_I2C_12.c, 194 :: 		
; I2C_BASE end address is: 16 (R4)
0x3102	0xE7F9    B	L_I2Cx_Write16
L_I2Cx_Write17:
;__Lib_I2C_12.c, 195 :: 		
L_I2Cx_Write15:
;__Lib_I2C_12.c, 196 :: 		
0x3104	0x2000    MOVS	R0, #0
;__Lib_I2C_12.c, 197 :: 		
L_end_I2Cx_Write:
0x3106	0xF8DDE000  LDR	LR, [SP, #0]
0x310A	0xB001    ADD	SP, SP, #4
0x310C	0x4770    BX	LR
0x310E	0xBF00    NOP
0x3110	0x00820007  	#458882
0x3114	0x00800007  	#458880
0x3118	0x00840007  	#458884
0x311C	0x00010003  	#196609
; end of _I2Cx_Write
_I2C1_Read:
;__Lib_I2C_12.c, 317 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x4AF8	0xB081    SUB	SP, SP, #4
0x4AFA	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_12.c, 318 :: 		
0x4AFE	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x4B00	0x4613    MOV	R3, R2
0x4B02	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x4B04	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x4B06	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x4B08	0xF7FEF828  BL	_I2Cx_Read+0
0x4B0C	0xB001    ADD	SP, SP, #4
;__Lib_I2C_12.c, 319 :: 		
L_end_I2C1_Read:
0x4B0E	0xF8DDE000  LDR	LR, [SP, #0]
0x4B12	0xB001    ADD	SP, SP, #4
0x4B14	0x4770    BX	LR
0x4B16	0xBF00    NOP
0x4B18	0x54004000  	I2C1_CR1+0
; end of _I2C1_Read
_I2Cx_Read:
;__Lib_I2C_12.c, 201 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x2B5C	0xB082    SUB	SP, SP, #8
0x2B5E	0xF8CDE000  STR	LR, [SP, #0]
0x2B62	0x461F    MOV	R7, R3
0x2B64	0xB2CB    UXTB	R3, R1
0x2B66	0x4601    MOV	R1, R0
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 4 (R1)
; slave_address start address is: 12 (R3)
; buf start address is: 8 (R2)
; count start address is: 28 (R7)
; END_mode start address is: 24 (R6)
0x2B68	0x9E02    LDR	R6, [SP, #8]
;__Lib_I2C_12.c, 203 :: 		
; i start address is: 32 (R8)
0x2B6A	0xF04F0800  MOV	R8, #0
;__Lib_I2C_12.c, 204 :: 		
0x2B6E	0xE129    B	L_I2Cx_Read18
; count end address is: 28 (R7)
;__Lib_I2C_12.c, 205 :: 		
L_I2Cx_Read20:
;__Lib_I2C_12.c, 206 :: 		
0x2B70	0xF2010510  ADDW	R5, R1, #16
0x2B74	0x005C    LSLS	R4, R3, #1
0x2B76	0xB2A4    UXTH	R4, R4
; slave_address end address is: 12 (R3)
0x2B78	0xF0440401  ORR	R4, R4, #1
0x2B7C	0xB2A4    UXTH	R4, R4
0x2B7E	0x602C    STR	R4, [R5, #0]
; END_mode end address is: 24 (R6)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
; i end address is: 32 (R8)
0x2B80	0x4633    MOV	R3, R6
0x2B82	0x4616    MOV	R6, R2
0x2B84	0x4642    MOV	R2, R8
;__Lib_I2C_12.c, 207 :: 		
L_I2Cx_Read21:
; i start address is: 8 (R2)
; END_mode start address is: 12 (R3)
; buf start address is: 24 (R6)
; I2C_BASE start address is: 4 (R1)
0x2B86	0xF2010414  ADDW	R4, R1, #20
0x2B8A	0x6825    LDR	R5, [R4, #0]
0x2B8C	0xF3C50440  UBFX	R4, R5, #1, #1
0x2B90	0xB904    CBNZ	R4, L_I2Cx_Read22
;__Lib_I2C_12.c, 208 :: 		
0x2B92	0xE7F8    B	L_I2Cx_Read21
L_I2Cx_Read22:
;__Lib_I2C_12.c, 209 :: 		
0x2B94	0x2500    MOVS	R5, #0
0x2B96	0x680C    LDR	R4, [R1, #0]
0x2B98	0xF365248A  BFI	R4, R5, #10, #1
0x2B9C	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 210 :: 		
0x2B9E	0xF2010414  ADDW	R4, R1, #20
0x2BA2	0x6820    LDR	R0, [R4, #0]
; temp start address is: 0 (R0)
;__Lib_I2C_12.c, 211 :: 		
0x2BA4	0xBF00    NOP
;__Lib_I2C_12.c, 212 :: 		
0x2BA6	0xF2010418  ADDW	R4, R1, #24
0x2BAA	0x6824    LDR	R4, [R4, #0]
0x2BAC	0x0424    LSLS	R4, R4, #16
0x2BAE	0xEA400404  ORR	R4, R0, R4, LSL #0
0x2BB2	0x4620    MOV	R0, R4
; temp end address is: 0 (R0)
;__Lib_I2C_12.c, 213 :: 		
0x2BB4	0x2B01    CMP	R3, #1
0x2BB6	0xD105    BNE	L_I2Cx_Read23
;__Lib_I2C_12.c, 214 :: 		
0x2BB8	0x2501    MOVS	R5, #1
0x2BBA	0x680C    LDR	R4, [R1, #0]
0x2BBC	0xF3652449  BFI	R4, R5, #9, #1
0x2BC0	0x600C    STR	R4, [R1, #0]
0x2BC2	0xE004    B	L_I2Cx_Read24
L_I2Cx_Read23:
;__Lib_I2C_12.c, 216 :: 		
0x2BC4	0x2501    MOVS	R5, #1
0x2BC6	0x680C    LDR	R4, [R1, #0]
0x2BC8	0xF3652408  BFI	R4, R5, #8, #1
0x2BCC	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 217 :: 		
L_I2Cx_Read24:
;__Lib_I2C_12.c, 218 :: 		
0x2BCE	0x4690    MOV	R8, R2
; END_mode end address is: 12 (R3)
; buf end address is: 24 (R6)
; I2C_BASE end address is: 4 (R1)
0x2BD0	0x461F    MOV	R7, R3
0x2BD2	0x4634    MOV	R4, R6
0x2BD4	0x460E    MOV	R6, R1
L_I2Cx_Read25:
; i end address is: 8 (R2)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 16 (R4)
; END_mode start address is: 28 (R7)
; i start address is: 32 (R8)
0x2BD6	0x4981    LDR	R1, [PC, #516]
0x2BD8	0x4630    MOV	R0, R6
0x2BDA	0xF7FDFC31  BL	_ChekXForEvent+0
0x2BDE	0xB900    CBNZ	R0, L_I2Cx_Read26
;__Lib_I2C_12.c, 219 :: 		
0x2BE0	0xE7F9    B	L_I2Cx_Read25
L_I2Cx_Read26:
;__Lib_I2C_12.c, 220 :: 		
0x2BE2	0xEB040508  ADD	R5, R4, R8, LSL #0
; buf end address is: 16 (R4)
; i end address is: 32 (R8)
0x2BE6	0xF2060410  ADDW	R4, R6, #16
0x2BEA	0x6824    LDR	R4, [R4, #0]
0x2BEC	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_12.c, 221 :: 		
0x2BEE	0x2F01    CMP	R7, #1
0x2BF0	0xD107    BNE	L_I2Cx_Read27
; I2C_BASE end address is: 24 (R6)
; END_mode end address is: 28 (R7)
0x2BF2	0x4630    MOV	R0, R6
;__Lib_I2C_12.c, 222 :: 		
L_I2Cx_Read28:
; I2C_BASE start address is: 0 (R0)
0x2BF4	0x6805    LDR	R5, [R0, #0]
0x2BF6	0xF3C52440  UBFX	R4, R5, #9, #1
0x2BFA	0x2C00    CMP	R4, #0
0x2BFC	0xD100    BNE	L_I2Cx_Read29
;__Lib_I2C_12.c, 223 :: 		
; I2C_BASE end address is: 0 (R0)
0x2BFE	0xE7F9    B	L_I2Cx_Read28
L_I2Cx_Read29:
;__Lib_I2C_12.c, 224 :: 		
0x2C00	0xE006    B	L_I2Cx_Read30
L_I2Cx_Read27:
;__Lib_I2C_12.c, 226 :: 		
; I2C_BASE start address is: 24 (R6)
0x2C02	0x4630    MOV	R0, R6
L_I2Cx_Read31:
; I2C_BASE end address is: 24 (R6)
; I2C_BASE start address is: 0 (R0)
0x2C04	0x6805    LDR	R5, [R0, #0]
0x2C06	0xF3C52400  UBFX	R4, R5, #8, #1
0x2C0A	0x2C00    CMP	R4, #0
0x2C0C	0xD100    BNE	L_I2Cx_Read32
;__Lib_I2C_12.c, 227 :: 		
; I2C_BASE end address is: 0 (R0)
0x2C0E	0xE7F9    B	L_I2Cx_Read31
L_I2Cx_Read32:
;__Lib_I2C_12.c, 228 :: 		
L_I2Cx_Read30:
;__Lib_I2C_12.c, 229 :: 		
0x2C10	0xE0DF    B	L_I2Cx_Read19
;__Lib_I2C_12.c, 231 :: 		
L_I2Cx_Read33:
;__Lib_I2C_12.c, 232 :: 		
; i start address is: 32 (R8)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; END_mode start address is: 24 (R6)
; slave_address start address is: 12 (R3)
0x2C12	0x2501    MOVS	R5, #1
0x2C14	0x680C    LDR	R4, [R1, #0]
0x2C16	0xF365248A  BFI	R4, R5, #10, #1
0x2C1A	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 233 :: 		
0x2C1C	0x2501    MOVS	R5, #1
0x2C1E	0x680C    LDR	R4, [R1, #0]
0x2C20	0xF36524CB  BFI	R4, R5, #11, #1
0x2C24	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 234 :: 		
0x2C26	0xF2010510  ADDW	R5, R1, #16
0x2C2A	0x005C    LSLS	R4, R3, #1
0x2C2C	0xB2A4    UXTH	R4, R4
; slave_address end address is: 12 (R3)
0x2C2E	0xF0440401  ORR	R4, R4, #1
0x2C32	0xB2A4    UXTH	R4, R4
0x2C34	0x602C    STR	R4, [R5, #0]
; END_mode end address is: 24 (R6)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
; i end address is: 32 (R8)
0x2C36	0x4643    MOV	R3, R8
;__Lib_I2C_12.c, 235 :: 		
L_I2Cx_Read34:
; i start address is: 12 (R3)
; END_mode start address is: 24 (R6)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x2C38	0xF2010414  ADDW	R4, R1, #20
0x2C3C	0x6825    LDR	R5, [R4, #0]
0x2C3E	0xF3C50440  UBFX	R4, R5, #1, #1
0x2C42	0xB904    CBNZ	R4, L_I2Cx_Read35
;__Lib_I2C_12.c, 236 :: 		
0x2C44	0xE7F8    B	L_I2Cx_Read34
L_I2Cx_Read35:
;__Lib_I2C_12.c, 237 :: 		
0x2C46	0xF2010414  ADDW	R4, R1, #20
0x2C4A	0x6820    LDR	R0, [R4, #0]
; temp start address is: 0 (R0)
;__Lib_I2C_12.c, 238 :: 		
0x2C4C	0xBF00    NOP
;__Lib_I2C_12.c, 239 :: 		
0x2C4E	0xF2010418  ADDW	R4, R1, #24
0x2C52	0x6824    LDR	R4, [R4, #0]
0x2C54	0x0424    LSLS	R4, R4, #16
0x2C56	0x4320    ORRS	R0, R4
; temp end address is: 0 (R0)
;__Lib_I2C_12.c, 240 :: 		
0x2C58	0x2500    MOVS	R5, #0
0x2C5A	0x680C    LDR	R4, [R1, #0]
0x2C5C	0xF365248A  BFI	R4, R5, #10, #1
0x2C60	0x600C    STR	R4, [R1, #0]
; i end address is: 12 (R3)
; END_mode end address is: 24 (R6)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
0x2C62	0x9601    STR	R6, [SP, #4]
0x2C64	0x461E    MOV	R6, R3
0x2C66	0x9B01    LDR	R3, [SP, #4]
;__Lib_I2C_12.c, 241 :: 		
L_I2Cx_Read36:
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
0x2C68	0xF2010414  ADDW	R4, R1, #20
0x2C6C	0x6825    LDR	R5, [R4, #0]
0x2C6E	0xF3C50480  UBFX	R4, R5, #2, #1
0x2C72	0xB904    CBNZ	R4, L_I2Cx_Read37
;__Lib_I2C_12.c, 242 :: 		
0x2C74	0xE7F8    B	L_I2Cx_Read36
L_I2Cx_Read37:
;__Lib_I2C_12.c, 243 :: 		
0x2C76	0x2B01    CMP	R3, #1
0x2C78	0xD105    BNE	L_I2Cx_Read38
;__Lib_I2C_12.c, 244 :: 		
0x2C7A	0x2501    MOVS	R5, #1
0x2C7C	0x680C    LDR	R4, [R1, #0]
0x2C7E	0xF3652449  BFI	R4, R5, #9, #1
0x2C82	0x600C    STR	R4, [R1, #0]
0x2C84	0xE004    B	L_I2Cx_Read39
L_I2Cx_Read38:
;__Lib_I2C_12.c, 246 :: 		
0x2C86	0x2501    MOVS	R5, #1
0x2C88	0x680C    LDR	R4, [R1, #0]
0x2C8A	0xF3652408  BFI	R4, R5, #8, #1
0x2C8E	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 247 :: 		
L_I2Cx_Read39:
;__Lib_I2C_12.c, 248 :: 		
0x2C90	0x1995    ADDS	R5, R2, R6
0x2C92	0xF2010410  ADDW	R4, R1, #16
0x2C96	0x6824    LDR	R4, [R4, #0]
0x2C98	0x702C    STRB	R4, [R5, #0]
0x2C9A	0x1C74    ADDS	R4, R6, #1
; i end address is: 24 (R6)
;__Lib_I2C_12.c, 249 :: 		
0x2C9C	0x1915    ADDS	R5, R2, R4
; buf end address is: 8 (R2)
0x2C9E	0xF2010410  ADDW	R4, R1, #16
0x2CA2	0x6824    LDR	R4, [R4, #0]
0x2CA4	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_12.c, 250 :: 		
0x2CA6	0x2B01    CMP	R3, #1
0x2CA8	0xD106    BNE	L_I2Cx_Read40
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 251 :: 		
L_I2Cx_Read41:
; I2C_BASE start address is: 4 (R1)
0x2CAA	0x680D    LDR	R5, [R1, #0]
0x2CAC	0xF3C52440  UBFX	R4, R5, #9, #1
0x2CB0	0xB904    CBNZ	R4, L_I2Cx_Read42
;__Lib_I2C_12.c, 252 :: 		
0x2CB2	0xE7FA    B	L_I2Cx_Read41
L_I2Cx_Read42:
;__Lib_I2C_12.c, 253 :: 		
0x2CB4	0x4608    MOV	R0, R1
0x2CB6	0xE005    B	L_I2Cx_Read43
L_I2Cx_Read40:
;__Lib_I2C_12.c, 255 :: 		
L_I2Cx_Read44:
; I2C_BASE end address is: 4 (R1)
; I2C_BASE start address is: 4 (R1)
0x2CB8	0x680D    LDR	R5, [R1, #0]
0x2CBA	0xF3C52400  UBFX	R4, R5, #8, #1
0x2CBE	0xB904    CBNZ	R4, L_I2Cx_Read45
;__Lib_I2C_12.c, 256 :: 		
0x2CC0	0xE7FA    B	L_I2Cx_Read44
L_I2Cx_Read45:
;__Lib_I2C_12.c, 257 :: 		
0x2CC2	0x4608    MOV	R0, R1
L_I2Cx_Read43:
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 259 :: 		
; I2C_BASE start address is: 0 (R0)
0x2CC4	0x2500    MOVS	R5, #0
0x2CC6	0x6804    LDR	R4, [R0, #0]
0x2CC8	0xF36524CB  BFI	R4, R5, #11, #1
0x2CCC	0x6004    STR	R4, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_12.c, 261 :: 		
0x2CCE	0xE080    B	L_I2Cx_Read19
;__Lib_I2C_12.c, 263 :: 		
L_I2Cx_Read46:
;__Lib_I2C_12.c, 264 :: 		
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; END_mode start address is: 24 (R6)
; count start address is: 28 (R7)
; slave_address start address is: 12 (R3)
0x2CD0	0x2501    MOVS	R5, #1
0x2CD2	0x680C    LDR	R4, [R1, #0]
0x2CD4	0xF365248A  BFI	R4, R5, #10, #1
0x2CD8	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 265 :: 		
0x2CDA	0xF2010510  ADDW	R5, R1, #16
0x2CDE	0x005C    LSLS	R4, R3, #1
0x2CE0	0xB2A4    UXTH	R4, R4
; slave_address end address is: 12 (R3)
0x2CE2	0xF0440401  ORR	R4, R4, #1
0x2CE6	0xB2A4    UXTH	R4, R4
0x2CE8	0x602C    STR	R4, [R5, #0]
; count end address is: 28 (R7)
; END_mode end address is: 24 (R6)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
0x2CEA	0x460D    MOV	R5, R1
0x2CEC	0x4614    MOV	R4, R2
0x2CEE	0x46B9    MOV	R9, R7
0x2CF0	0x46B0    MOV	R8, R6
;__Lib_I2C_12.c, 266 :: 		
L_I2Cx_Read47:
; END_mode start address is: 32 (R8)
; count start address is: 36 (R9)
; buf start address is: 16 (R4)
; I2C_BASE start address is: 20 (R5)
0x2CF2	0x493B    LDR	R1, [PC, #236]
0x2CF4	0x4628    MOV	R0, R5
0x2CF6	0xF7FDFBA3  BL	_ChekXForEvent+0
0x2CFA	0xB900    CBNZ	R0, L_I2Cx_Read48
;__Lib_I2C_12.c, 267 :: 		
0x2CFC	0xE7F9    B	L_I2Cx_Read47
L_I2Cx_Read48:
;__Lib_I2C_12.c, 268 :: 		
; i start address is: 4 (R1)
0x2CFE	0x2100    MOVS	R1, #0
; END_mode end address is: 32 (R8)
; count end address is: 36 (R9)
; i end address is: 4 (R1)
; I2C_BASE end address is: 20 (R5)
; buf end address is: 16 (R4)
0x2D00	0x4623    MOV	R3, R4
0x2D02	0x462A    MOV	R2, R5
;__Lib_I2C_12.c, 269 :: 		
L_I2Cx_Read49:
; i start address is: 4 (R1)
; I2C_BASE start address is: 8 (R2)
; buf start address is: 12 (R3)
; count start address is: 36 (R9)
; END_mode start address is: 32 (R8)
0x2D04	0xF1A90403  SUB	R4, R9, #3
0x2D08	0x42A1    CMP	R1, R4
0x2D0A	0xD214    BCS	L_I2Cx_Read50
; buf end address is: 12 (R3)
; END_mode end address is: 32 (R8)
; count end address is: 36 (R9)
; i end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
0x2D0C	0x468A    MOV	R10, R1
0x2D0E	0x4617    MOV	R7, R2
0x2D10	0x461E    MOV	R6, R3
;__Lib_I2C_12.c, 270 :: 		
L_I2Cx_Read51:
; END_mode start address is: 32 (R8)
; count start address is: 36 (R9)
; buf start address is: 24 (R6)
; I2C_BASE start address is: 28 (R7)
; i start address is: 40 (R10)
0x2D12	0x4932    LDR	R1, [PC, #200]
0x2D14	0x4638    MOV	R0, R7
0x2D16	0xF7FDFB93  BL	_ChekXForEvent+0
0x2D1A	0xB900    CBNZ	R0, L_I2Cx_Read52
;__Lib_I2C_12.c, 271 :: 		
0x2D1C	0xE7F9    B	L_I2Cx_Read51
L_I2Cx_Read52:
;__Lib_I2C_12.c, 272 :: 		
0x2D1E	0xEB06050A  ADD	R5, R6, R10, LSL #0
0x2D22	0xF2070410  ADDW	R4, R7, #16
0x2D26	0x6824    LDR	R4, [R4, #0]
0x2D28	0x702C    STRB	R4, [R5, #0]
0x2D2A	0xF10A0401  ADD	R4, R10, #1
; i end address is: 40 (R10)
; i start address is: 4 (R1)
0x2D2E	0x4621    MOV	R1, R4
;__Lib_I2C_12.c, 273 :: 		
; count end address is: 36 (R9)
; I2C_BASE end address is: 28 (R7)
; buf end address is: 24 (R6)
0x2D30	0x4633    MOV	R3, R6
0x2D32	0x463A    MOV	R2, R7
0x2D34	0xE7E6    B	L_I2Cx_Read49
L_I2Cx_Read50:
;__Lib_I2C_12.c, 274 :: 		
; I2C_BASE start address is: 8 (R2)
; buf start address is: 12 (R3)
0x2D36	0x9301    STR	R3, [SP, #4]
; END_mode end address is: 32 (R8)
; i end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
0x2D38	0x460B    MOV	R3, R1
0x2D3A	0x4616    MOV	R6, R2
0x2D3C	0x4642    MOV	R2, R8
0x2D3E	0x9901    LDR	R1, [SP, #4]
L_I2Cx_Read53:
; buf end address is: 12 (R3)
; END_mode start address is: 8 (R2)
; buf start address is: 4 (R1)
; I2C_BASE start address is: 24 (R6)
; i start address is: 12 (R3)
0x2D40	0xF2060414  ADDW	R4, R6, #20
0x2D44	0x6825    LDR	R5, [R4, #0]
0x2D46	0xF3C50480  UBFX	R4, R5, #2, #1
0x2D4A	0xB904    CBNZ	R4, L_I2Cx_Read54
;__Lib_I2C_12.c, 275 :: 		
0x2D4C	0xE7F8    B	L_I2Cx_Read53
L_I2Cx_Read54:
;__Lib_I2C_12.c, 276 :: 		
0x2D4E	0x2500    MOVS	R5, #0
0x2D50	0x6834    LDR	R4, [R6, #0]
0x2D52	0xF365248A  BFI	R4, R5, #10, #1
0x2D56	0x6034    STR	R4, [R6, #0]
;__Lib_I2C_12.c, 277 :: 		
0x2D58	0x18CD    ADDS	R5, R1, R3
0x2D5A	0xF2060410  ADDW	R4, R6, #16
0x2D5E	0x6824    LDR	R4, [R4, #0]
0x2D60	0x702C    STRB	R4, [R5, #0]
0x2D62	0x1C58    ADDS	R0, R3, #1
; i end address is: 12 (R3)
; i start address is: 0 (R0)
; END_mode end address is: 8 (R2)
; i end address is: 0 (R0)
; buf end address is: 4 (R1)
; I2C_BASE end address is: 24 (R6)
0x2D64	0x4613    MOV	R3, R2
0x2D66	0x4602    MOV	R2, R0
;__Lib_I2C_12.c, 278 :: 		
L_I2Cx_Read55:
; i start address is: 8 (R2)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 4 (R1)
; END_mode start address is: 12 (R3)
0x2D68	0xF2060414  ADDW	R4, R6, #20
0x2D6C	0x6825    LDR	R5, [R4, #0]
0x2D6E	0xF3C50480  UBFX	R4, R5, #2, #1
0x2D72	0xB904    CBNZ	R4, L_I2Cx_Read56
;__Lib_I2C_12.c, 279 :: 		
0x2D74	0xE7F8    B	L_I2Cx_Read55
L_I2Cx_Read56:
;__Lib_I2C_12.c, 280 :: 		
0x2D76	0x2B01    CMP	R3, #1
0x2D78	0xD107    BNE	L_I2Cx_Read57
; END_mode end address is: 12 (R3)
;__Lib_I2C_12.c, 281 :: 		
0x2D7A	0x2501    MOVS	R5, #1
0x2D7C	0x6834    LDR	R4, [R6, #0]
0x2D7E	0xF3652449  BFI	R4, R5, #9, #1
0x2D82	0x6034    STR	R4, [R6, #0]
0x2D84	0x4610    MOV	R0, R2
0x2D86	0x4632    MOV	R2, R6
0x2D88	0xE010    B	L_I2Cx_Read58
L_I2Cx_Read57:
;__Lib_I2C_12.c, 283 :: 		
0x2D8A	0x2501    MOVS	R5, #1
0x2D8C	0x6834    LDR	R4, [R6, #0]
0x2D8E	0xF3652408  BFI	R4, R5, #8, #1
0x2D92	0x6034    STR	R4, [R6, #0]
; buf end address is: 4 (R1)
; i end address is: 8 (R2)
; I2C_BASE end address is: 24 (R6)
0x2D94	0x4635    MOV	R5, R6
0x2D96	0x4616    MOV	R6, R2
0x2D98	0x460C    MOV	R4, R1
;__Lib_I2C_12.c, 284 :: 		
L_I2Cx_Read59:
; buf start address is: 16 (R4)
; I2C_BASE start address is: 20 (R5)
; i start address is: 24 (R6)
0x2D9A	0x4912    LDR	R1, [PC, #72]
0x2D9C	0x4628    MOV	R0, R5
0x2D9E	0xF7FDFB4F  BL	_ChekXForEvent+0
0x2DA2	0xB900    CBNZ	R0, L_I2Cx_Read60
;__Lib_I2C_12.c, 285 :: 		
0x2DA4	0xE7F9    B	L_I2Cx_Read59
L_I2Cx_Read60:
;__Lib_I2C_12.c, 286 :: 		
0x2DA6	0x4621    MOV	R1, R4
; i end address is: 24 (R6)
; buf end address is: 16 (R4)
0x2DA8	0x462A    MOV	R2, R5
0x2DAA	0x4630    MOV	R0, R6
L_I2Cx_Read58:
; I2C_BASE end address is: 20 (R5)
;__Lib_I2C_12.c, 287 :: 		
; i start address is: 0 (R0)
; I2C_BASE start address is: 8 (R2)
; buf start address is: 4 (R1)
0x2DAC	0x180D    ADDS	R5, R1, R0
0x2DAE	0xF2020410  ADDW	R4, R2, #16
0x2DB2	0x6824    LDR	R4, [R4, #0]
0x2DB4	0x702C    STRB	R4, [R5, #0]
0x2DB6	0x1C44    ADDS	R4, R0, #1
; i end address is: 0 (R0)
;__Lib_I2C_12.c, 288 :: 		
0x2DB8	0x190D    ADDS	R5, R1, R4
; buf end address is: 4 (R1)
0x2DBA	0xF2020410  ADDW	R4, R2, #16
; I2C_BASE end address is: 8 (R2)
0x2DBE	0x6824    LDR	R4, [R4, #0]
0x2DC0	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_12.c, 289 :: 		
0x2DC2	0xE006    B	L_I2Cx_Read19
;__Lib_I2C_12.c, 291 :: 		
L_I2Cx_Read18:
; i start address is: 32 (R8)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; END_mode start address is: 24 (R6)
; count start address is: 28 (R7)
; slave_address start address is: 12 (R3)
0x2DC4	0x2F01    CMP	R7, #1
0x2DC6	0xF43FAED3  BEQ	L_I2Cx_Read20
0x2DCA	0x2F02    CMP	R7, #2
0x2DCC	0xF43FAF21  BEQ	L_I2Cx_Read33
; i end address is: 32 (R8)
0x2DD0	0xE77E    B	L_I2Cx_Read46
; slave_address end address is: 12 (R3)
; count end address is: 28 (R7)
; END_mode end address is: 24 (R6)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
L_I2Cx_Read19:
;__Lib_I2C_12.c, 292 :: 		
L_end_I2Cx_Read:
0x2DD2	0xF8DDE000  LDR	LR, [SP, #0]
0x2DD6	0xB002    ADD	SP, SP, #8
0x2DD8	0x4770    BX	LR
0x2DDA	0xBF00    NOP
0x2DDC	0x00400003  	#196672
0x2DE0	0x00020003  	#196610
0x2DE4	0x00010003  	#196609
; end of _I2Cx_Read
_IntToHex:
;__Lib_Conversions.c, 25 :: 		
; output start address is: 4 (R1)
0x4130	0xB082    SUB	SP, SP, #8
0x4132	0xF8AD0004  STRH	R0, [SP, #4]
; output end address is: 4 (R1)
; output start address is: 4 (R1)
;__Lib_Conversions.c, 26 :: 		
0x4136	0xAD01    ADD	R5, SP, #4
0x4138	0x1C6A    ADDS	R2, R5, #1
0x413A	0x7812    LDRB	R2, [R2, #0]
0x413C	0x0913    LSRS	R3, R2, #4
0x413E	0xB2DB    UXTB	R3, R3
0x4140	0x4A11    LDR	R2, [PC, #68]
0x4142	0x18D2    ADDS	R2, R2, R3
0x4144	0x7812    LDRB	R2, [R2, #0]
0x4146	0x700A    STRB	R2, [R1, #0]
;__Lib_Conversions.c, 27 :: 		
0x4148	0x1C4C    ADDS	R4, R1, #1
0x414A	0x1C6A    ADDS	R2, R5, #1
0x414C	0x7812    LDRB	R2, [R2, #0]
0x414E	0xF002030F  AND	R3, R2, #15
0x4152	0xB2DB    UXTB	R3, R3
0x4154	0x4A0C    LDR	R2, [PC, #48]
0x4156	0x18D2    ADDS	R2, R2, R3
0x4158	0x7812    LDRB	R2, [R2, #0]
0x415A	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 28 :: 		
0x415C	0x1C8C    ADDS	R4, R1, #2
0x415E	0x782A    LDRB	R2, [R5, #0]
0x4160	0x0913    LSRS	R3, R2, #4
0x4162	0xB2DB    UXTB	R3, R3
0x4164	0x4A08    LDR	R2, [PC, #32]
0x4166	0x18D2    ADDS	R2, R2, R3
0x4168	0x7812    LDRB	R2, [R2, #0]
0x416A	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 29 :: 		
0x416C	0x1CCC    ADDS	R4, R1, #3
0x416E	0x782A    LDRB	R2, [R5, #0]
0x4170	0xF002030F  AND	R3, R2, #15
0x4174	0xB2DB    UXTB	R3, R3
0x4176	0x4A04    LDR	R2, [PC, #16]
0x4178	0x18D2    ADDS	R2, R2, R3
0x417A	0x7812    LDRB	R2, [R2, #0]
0x417C	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 30 :: 		
0x417E	0x1D0B    ADDS	R3, R1, #4
; output end address is: 4 (R1)
0x4180	0x2200    MOVS	R2, #0
0x4182	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 31 :: 		
L_end_IntToHex:
0x4184	0xB002    ADD	SP, SP, #8
0x4186	0x4770    BX	LR
0x4188	0x8F5A0000  	__Lib_Conversions_Digits+0
; end of _IntToHex
_Ltrim:
;__Lib_Conversions.c, 531 :: 		
; string start address is: 0 (R0)
0x40F8	0xB081    SUB	SP, SP, #4
0x40FA	0x4601    MOV	R1, R0
; string end address is: 0 (R0)
; string start address is: 4 (R1)
;__Lib_Conversions.c, 535 :: 		
; trimmed start address is: 20 (R5)
0x40FC	0xF2400500  MOVW	R5, #0
0x4100	0xB22D    SXTH	R5, R5
;__Lib_Conversions.c, 536 :: 		
; original start address is: 0 (R0)
0x4102	0x4608    MOV	R0, R1
;__Lib_Conversions.c, 537 :: 		
; p start address is: 16 (R4)
0x4104	0x460C    MOV	R4, R1
; string end address is: 4 (R1)
; p end address is: 16 (R4)
; trimmed end address is: 20 (R5)
; original end address is: 0 (R0)
0x4106	0x460B    MOV	R3, R1
;__Lib_Conversions.c, 538 :: 		
0x4108	0xE7FF    B	L_Ltrim111
L__Ltrim175:
;__Lib_Conversions.c, 544 :: 		
;__Lib_Conversions.c, 538 :: 		
L_Ltrim111:
;__Lib_Conversions.c, 539 :: 		
; p start address is: 16 (R4)
; string start address is: 12 (R3)
; original start address is: 0 (R0)
; trimmed start address is: 20 (R5)
; string start address is: 12 (R3)
; string end address is: 12 (R3)
0x410A	0x7801    LDRB	R1, [R0, #0]
0x410C	0x2920    CMP	R1, #32
0x410E	0xD101    BNE	L__Ltrim174
; string end address is: 12 (R3)
; string start address is: 12 (R3)
0x4110	0xB905    CBNZ	R5, L__Ltrim173
; trimmed end address is: 20 (R5)
0x4112	0xE004    B	L_Ltrim116
L__Ltrim174:
L__Ltrim173:
;__Lib_Conversions.c, 540 :: 		
; trimmed start address is: 20 (R5)
0x4114	0x2501    MOVS	R5, #1
0x4116	0xB22D    SXTH	R5, R5
;__Lib_Conversions.c, 541 :: 		
0x4118	0x7801    LDRB	R1, [R0, #0]
0x411A	0x7021    STRB	R1, [R4, #0]
0x411C	0x1C64    ADDS	R4, R4, #1
; p end address is: 16 (R4)
; trimmed end address is: 20 (R5)
;__Lib_Conversions.c, 542 :: 		
L_Ltrim116:
;__Lib_Conversions.c, 544 :: 		
; p start address is: 16 (R4)
; trimmed start address is: 20 (R5)
0x411E	0x4602    MOV	R2, R0
0x4120	0x1C40    ADDS	R0, R0, #1
0x4122	0x7811    LDRB	R1, [R2, #0]
0x4124	0x2900    CMP	R1, #0
0x4126	0xD1F0    BNE	L__Ltrim175
; p end address is: 16 (R4)
; trimmed end address is: 20 (R5)
; original end address is: 0 (R0)
;__Lib_Conversions.c, 545 :: 		
0x4128	0x4618    MOV	R0, R3
; string end address is: 12 (R3)
;__Lib_Conversions.c, 546 :: 		
L_end_Ltrim:
0x412A	0xB001    ADD	SP, SP, #4
0x412C	0x4770    BX	LR
; end of _Ltrim
_sprintf:
;__Lib_Sprintf.c, 727 :: 		
0x41A8	0xB082    SUB	SP, SP, #8
0x41AA	0xF8CDE000  STR	LR, [SP, #0]
; wh start address is: 40 (R10)
0x41AE	0xF8DDA008  LDR	R10, [SP, #8]
0x41B2	0x9803    LDR	R0, [SP, #12]
0x41B4	0x9003    STR	R0, [SP, #12]
;__Lib_Sprintf.c, 732 :: 		
0x41B6	0xA901    ADD	R1, SP, #4
0x41B8	0xA803    ADD	R0, SP, #12
0x41BA	0x1D00    ADDS	R0, R0, #4
0x41BC	0x6008    STR	R0, [R1, #0]
;__Lib_Sprintf.c, 733 :: 		
0x41BE	0x460A    MOV	R2, R1
0x41C0	0x9903    LDR	R1, [SP, #12]
0x41C2	0x4650    MOV	R0, R10
0x41C4	0xF7FDFA3A  BL	__Lib_Sprintf__doprntf+0
; cnt start address is: 8 (R2)
0x41C8	0xB202    SXTH	R2, R0
;__Lib_Sprintf.c, 734 :: 		
0x41CA	0xEB0A0100  ADD	R1, R10, R0, LSL #0
; wh end address is: 40 (R10)
0x41CE	0x2000    MOVS	R0, #0
0x41D0	0x7008    STRB	R0, [R1, #0]
;__Lib_Sprintf.c, 735 :: 		
0x41D2	0xB210    SXTH	R0, R2
; cnt end address is: 8 (R2)
;__Lib_Sprintf.c, 736 :: 		
L_end_sprintf:
0x41D4	0xF8DDE000  LDR	LR, [SP, #0]
0x41D8	0xB002    ADD	SP, SP, #8
0x41DA	0x4770    BX	LR
; end of _sprintf
__Lib_Sprintf__doprntf:
;__Lib_Sprintf.c, 187 :: 		
; pb start address is: 0 (R0)
0x163C	0xB08F    SUB	SP, SP, #60
0x163E	0xF8CDE000  STR	LR, [SP, #0]
0x1642	0x910B    STR	R1, [SP, #44]
0x1644	0x920C    STR	R2, [SP, #48]
; pb end address is: 0 (R0)
; pb start address is: 0 (R0)
;__Lib_Sprintf.c, 193 :: 		
0x1646	0xF2400300  MOVW	R3, #0
0x164A	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 0 (R0)
0x164E	0x4602    MOV	R2, R0
;__Lib_Sprintf.c, 223 :: 		
L___Lib_Sprintf__doprntf10:
; pb start address is: 8 (R2)
0x1650	0x9C0B    LDR	R4, [SP, #44]
0x1652	0x9B0B    LDR	R3, [SP, #44]
0x1654	0x1C5B    ADDS	R3, R3, #1
0x1656	0x930B    STR	R3, [SP, #44]
0x1658	0x7823    LDRB	R3, [R4, #0]
0x165A	0xF88D3012  STRB	R3, [SP, #18]
0x165E	0x2B00    CMP	R3, #0
0x1660	0xF0018251  BEQ	L___Lib_Sprintf__doprntf11
;__Lib_Sprintf.c, 224 :: 		
0x1664	0xF89D3012  LDRB	R3, [SP, #18]
0x1668	0x2B25    CMP	R3, #37
0x166A	0xD00A    BEQ	L___Lib_Sprintf__doprntf12
;__Lib_Sprintf.c, 225 :: 		
0x166C	0xF89D3012  LDRB	R3, [SP, #18]
0x1670	0x7013    STRB	R3, [R2, #0]
0x1672	0x1C50    ADDS	R0, R2, #1
; pb end address is: 8 (R2)
; pb start address is: 0 (R0)
0x1674	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1678	0x1C5B    ADDS	R3, R3, #1
0x167A	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 226 :: 		
0x167E	0x4602    MOV	R2, R0
; pb end address is: 0 (R0)
0x1680	0xE7E6    B	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 227 :: 		
L___Lib_Sprintf__doprntf12:
;__Lib_Sprintf.c, 228 :: 		
; pb start address is: 8 (R2)
0x1682	0x2300    MOVS	R3, #0
0x1684	0xB21B    SXTH	R3, R3
0x1686	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 229 :: 		
0x168A	0x2300    MOVS	R3, #0
0x168C	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 230 :: 		
L___Lib_Sprintf__doprntf13:
;__Lib_Sprintf.c, 231 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x1690	0xE031    B	L___Lib_Sprintf__doprntf16
; pb end address is: 8 (R2)
;__Lib_Sprintf.c, 232 :: 		
L___Lib_Sprintf__doprntf18:
;__Lib_Sprintf.c, 233 :: 		
; pb start address is: 8 (R2)
0x1692	0xF8BD3016  LDRH	R3, [SP, #22]
0x1696	0xF0430308  ORR	R3, R3, #8
0x169A	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 234 :: 		
0x169E	0x9B0B    LDR	R3, [SP, #44]
0x16A0	0x1C5B    ADDS	R3, R3, #1
0x16A2	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 235 :: 		
0x16A4	0xE03C    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 237 :: 		
L___Lib_Sprintf__doprntf19:
;__Lib_Sprintf.c, 238 :: 		
0x16A6	0xF8BD3016  LDRH	R3, [SP, #22]
0x16AA	0xF0430301  ORR	R3, R3, #1
0x16AE	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 239 :: 		
0x16B2	0x9B0B    LDR	R3, [SP, #44]
0x16B4	0x1C5B    ADDS	R3, R3, #1
0x16B6	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 240 :: 		
0x16B8	0xE032    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 242 :: 		
L___Lib_Sprintf__doprntf20:
;__Lib_Sprintf.c, 243 :: 		
0x16BA	0xF8BD3016  LDRH	R3, [SP, #22]
0x16BE	0xF0430302  ORR	R3, R3, #2
0x16C2	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 244 :: 		
0x16C6	0x9B0B    LDR	R3, [SP, #44]
0x16C8	0x1C5B    ADDS	R3, R3, #1
0x16CA	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 245 :: 		
0x16CC	0xE028    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 247 :: 		
L___Lib_Sprintf__doprntf21:
;__Lib_Sprintf.c, 248 :: 		
0x16CE	0xF8BD3016  LDRH	R3, [SP, #22]
0x16D2	0xF4436300  ORR	R3, R3, #2048
0x16D6	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 249 :: 		
0x16DA	0x9B0B    LDR	R3, [SP, #44]
0x16DC	0x1C5B    ADDS	R3, R3, #1
0x16DE	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 250 :: 		
0x16E0	0xE01E    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 252 :: 		
L___Lib_Sprintf__doprntf22:
;__Lib_Sprintf.c, 253 :: 		
0x16E2	0xF8BD3016  LDRH	R3, [SP, #22]
0x16E6	0xF0430304  ORR	R3, R3, #4
0x16EA	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 254 :: 		
0x16EE	0x9B0B    LDR	R3, [SP, #44]
0x16F0	0x1C5B    ADDS	R3, R3, #1
0x16F2	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 255 :: 		
0x16F4	0xE014    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 256 :: 		
L___Lib_Sprintf__doprntf16:
0x16F6	0x9B0B    LDR	R3, [SP, #44]
0x16F8	0x781B    LDRB	R3, [R3, #0]
0x16FA	0x2B2D    CMP	R3, #45
0x16FC	0xD0C9    BEQ	L___Lib_Sprintf__doprntf18
0x16FE	0x9B0B    LDR	R3, [SP, #44]
0x1700	0x781B    LDRB	R3, [R3, #0]
0x1702	0x2B20    CMP	R3, #32
0x1704	0xD0CF    BEQ	L___Lib_Sprintf__doprntf19
0x1706	0x9B0B    LDR	R3, [SP, #44]
0x1708	0x781B    LDRB	R3, [R3, #0]
0x170A	0x2B2B    CMP	R3, #43
0x170C	0xD0D5    BEQ	L___Lib_Sprintf__doprntf20
0x170E	0x9B0B    LDR	R3, [SP, #44]
0x1710	0x781B    LDRB	R3, [R3, #0]
0x1712	0x2B23    CMP	R3, #35
0x1714	0xD0DB    BEQ	L___Lib_Sprintf__doprntf21
0x1716	0x9B0B    LDR	R3, [SP, #44]
0x1718	0x781B    LDRB	R3, [R3, #0]
0x171A	0x2B30    CMP	R3, #48
0x171C	0xD0E1    BEQ	L___Lib_Sprintf__doprntf22
;__Lib_Sprintf.c, 257 :: 		
0x171E	0xE000    B	L___Lib_Sprintf__doprntf14
;__Lib_Sprintf.c, 258 :: 		
L___Lib_Sprintf__doprntf15:
0x1720	0xE7B6    B	L___Lib_Sprintf__doprntf13
L___Lib_Sprintf__doprntf14:
;__Lib_Sprintf.c, 259 :: 		
0x1722	0xF8BD3016  LDRH	R3, [SP, #22]
0x1726	0xF0030302  AND	R3, R3, #2
0x172A	0xB29B    UXTH	R3, R3
0x172C	0xB13B    CBZ	R3, L___Lib_Sprintf__doprntf23
;__Lib_Sprintf.c, 260 :: 		
0x172E	0xF8BD4016  LDRH	R4, [SP, #22]
0x1732	0xF64F73FE  MOVW	R3, #65534
0x1736	0xEA040303  AND	R3, R4, R3, LSL #0
0x173A	0xF8AD3016  STRH	R3, [SP, #22]
L___Lib_Sprintf__doprntf23:
;__Lib_Sprintf.c, 261 :: 		
0x173E	0xF8BD3016  LDRH	R3, [SP, #22]
0x1742	0xF0030308  AND	R3, R3, #8
0x1746	0xB29B    UXTH	R3, R3
0x1748	0xB13B    CBZ	R3, L___Lib_Sprintf__doprntf24
;__Lib_Sprintf.c, 262 :: 		
0x174A	0xF8BD4016  LDRH	R4, [SP, #22]
0x174E	0xF64F73FB  MOVW	R3, #65531
0x1752	0xEA040303  AND	R3, R4, R3, LSL #0
0x1756	0xF8AD3016  STRH	R3, [SP, #22]
L___Lib_Sprintf__doprntf24:
;__Lib_Sprintf.c, 263 :: 		
0x175A	0x9B0B    LDR	R3, [SP, #44]
0x175C	0x781B    LDRB	R3, [R3, #0]
0x175E	0xB2D8    UXTB	R0, R3
0x1760	0xF7FFFB78  BL	_isdigit+0
0x1764	0xB1E8    CBZ	R0, L___Lib_Sprintf__doprntf25
;__Lib_Sprintf.c, 264 :: 		
0x1766	0x2300    MOVS	R3, #0
0x1768	0xB21B    SXTH	R3, R3
0x176A	0xF8AD3014  STRH	R3, [SP, #20]
; pb end address is: 8 (R2)
0x176E	0x4615    MOV	R5, R2
;__Lib_Sprintf.c, 265 :: 		
0x1770	0xE7FF    B	L___Lib_Sprintf__doprntf26
L___Lib_Sprintf__doprntf354:
;__Lib_Sprintf.c, 267 :: 		
;__Lib_Sprintf.c, 265 :: 		
L___Lib_Sprintf__doprntf26:
;__Lib_Sprintf.c, 266 :: 		
; pb start address is: 20 (R5)
; pb start address is: 20 (R5)
; pb end address is: 20 (R5)
0x1772	0xF9BD4014  LDRSH	R4, [SP, #20]
0x1776	0x230A    MOVS	R3, #10
0x1778	0xB21B    SXTH	R3, R3
0x177A	0x435C    MULS	R4, R3, R4
0x177C	0xB224    SXTH	R4, R4
0x177E	0x9B0B    LDR	R3, [SP, #44]
0x1780	0x781B    LDRB	R3, [R3, #0]
0x1782	0x18E3    ADDS	R3, R4, R3
0x1784	0xB21B    SXTH	R3, R3
0x1786	0x3B30    SUBS	R3, #48
0x1788	0xF8AD3014  STRH	R3, [SP, #20]
0x178C	0x9B0B    LDR	R3, [SP, #44]
0x178E	0x1C5B    ADDS	R3, R3, #1
0x1790	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 267 :: 		
0x1792	0x781B    LDRB	R3, [R3, #0]
0x1794	0xB2D8    UXTB	R0, R3
0x1796	0xF7FFFB5D  BL	_isdigit+0
0x179A	0x2800    CMP	R0, #0
0x179C	0xD1E9    BNE	L___Lib_Sprintf__doprntf354
; pb end address is: 20 (R5)
;__Lib_Sprintf.c, 268 :: 		
; pb start address is: 20 (R5)
0x179E	0x462F    MOV	R7, R5
; pb end address is: 20 (R5)
0x17A0	0xE010    B	L___Lib_Sprintf__doprntf29
L___Lib_Sprintf__doprntf25:
;__Lib_Sprintf.c, 270 :: 		
; pb start address is: 8 (R2)
0x17A2	0x9B0B    LDR	R3, [SP, #44]
0x17A4	0x781B    LDRB	R3, [R3, #0]
0x17A6	0x2B2A    CMP	R3, #42
0x17A8	0xD10B    BNE	L___Lib_Sprintf__doprntf30
;__Lib_Sprintf.c, 271 :: 		
0x17AA	0x9B0C    LDR	R3, [SP, #48]
0x17AC	0x681D    LDR	R5, [R3, #0]
0x17AE	0x1D2C    ADDS	R4, R5, #4
0x17B0	0x9B0C    LDR	R3, [SP, #48]
0x17B2	0x601C    STR	R4, [R3, #0]
0x17B4	0xF9B53000  LDRSH	R3, [R5, #0]
0x17B8	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 272 :: 		
0x17BC	0x9B0B    LDR	R3, [SP, #44]
0x17BE	0x1C5B    ADDS	R3, R3, #1
0x17C0	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 273 :: 		
L___Lib_Sprintf__doprntf30:
0x17C2	0x4617    MOV	R7, R2
; pb end address is: 8 (R2)
L___Lib_Sprintf__doprntf29:
;__Lib_Sprintf.c, 274 :: 		
; pb start address is: 28 (R7)
0x17C4	0x9B0B    LDR	R3, [SP, #44]
0x17C6	0x781B    LDRB	R3, [R3, #0]
0x17C8	0x2B2E    CMP	R3, #46
0x17CA	0xD131    BNE	L___Lib_Sprintf__doprntf31
;__Lib_Sprintf.c, 275 :: 		
0x17CC	0x9B0B    LDR	R3, [SP, #44]
0x17CE	0x1C5B    ADDS	R3, R3, #1
0x17D0	0x930B    STR	R3, [SP, #44]
0x17D2	0x781B    LDRB	R3, [R3, #0]
0x17D4	0x2B2A    CMP	R3, #42
0x17D6	0xD10D    BNE	L___Lib_Sprintf__doprntf32
;__Lib_Sprintf.c, 276 :: 		
0x17D8	0x9B0C    LDR	R3, [SP, #48]
0x17DA	0x681D    LDR	R5, [R3, #0]
0x17DC	0x1D2C    ADDS	R4, R5, #4
0x17DE	0x9B0C    LDR	R3, [SP, #48]
0x17E0	0x601C    STR	R4, [R3, #0]
0x17E2	0xF9B53000  LDRSH	R3, [R5, #0]
0x17E6	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 277 :: 		
0x17EA	0x9B0B    LDR	R3, [SP, #44]
0x17EC	0x1C5B    ADDS	R3, R3, #1
0x17EE	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 278 :: 		
0x17F0	0x46BC    MOV	R12, R7
0x17F2	0xE01C    B	L___Lib_Sprintf__doprntf33
L___Lib_Sprintf__doprntf32:
;__Lib_Sprintf.c, 279 :: 		
0x17F4	0x2300    MOVS	R3, #0
0x17F6	0xB21B    SXTH	R3, R3
0x17F8	0xF8AD3010  STRH	R3, [SP, #16]
; pb end address is: 28 (R7)
0x17FC	0x463A    MOV	R2, R7
;__Lib_Sprintf.c, 280 :: 		
L___Lib_Sprintf__doprntf34:
; pb start address is: 8 (R2)
0x17FE	0x9B0B    LDR	R3, [SP, #44]
0x1800	0x781B    LDRB	R3, [R3, #0]
0x1802	0xB2D8    UXTB	R0, R3
0x1804	0xF7FFFB26  BL	_isdigit+0
0x1808	0xB180    CBZ	R0, L___Lib_Sprintf__doprntf35
;__Lib_Sprintf.c, 281 :: 		
0x180A	0xF9BD4010  LDRSH	R4, [SP, #16]
0x180E	0x230A    MOVS	R3, #10
0x1810	0xB21B    SXTH	R3, R3
0x1812	0x435C    MULS	R4, R3, R4
0x1814	0xB224    SXTH	R4, R4
0x1816	0x9B0B    LDR	R3, [SP, #44]
0x1818	0x781B    LDRB	R3, [R3, #0]
0x181A	0x18E3    ADDS	R3, R4, R3
0x181C	0xB21B    SXTH	R3, R3
0x181E	0x3B30    SUBS	R3, #48
0x1820	0xF8AD3010  STRH	R3, [SP, #16]
0x1824	0x9B0B    LDR	R3, [SP, #44]
0x1826	0x1C5B    ADDS	R3, R3, #1
0x1828	0x930B    STR	R3, [SP, #44]
0x182A	0xE7E8    B	L___Lib_Sprintf__doprntf34
L___Lib_Sprintf__doprntf35:
;__Lib_Sprintf.c, 282 :: 		
0x182C	0x4694    MOV	R12, R2
L___Lib_Sprintf__doprntf33:
; pb end address is: 8 (R2)
; pb start address is: 48 (R12)
; pb end address is: 48 (R12)
0x182E	0xE00A    B	L___Lib_Sprintf__doprntf36
L___Lib_Sprintf__doprntf31:
;__Lib_Sprintf.c, 284 :: 		
; pb start address is: 28 (R7)
0x1830	0x2300    MOVS	R3, #0
0x1832	0xB21B    SXTH	R3, R3
0x1834	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 286 :: 		
0x1838	0xF8BD3016  LDRH	R3, [SP, #22]
0x183C	0xF4435380  ORR	R3, R3, #4096
0x1840	0xF8AD3016  STRH	R3, [SP, #22]
; pb end address is: 28 (R7)
0x1844	0x46BC    MOV	R12, R7
;__Lib_Sprintf.c, 288 :: 		
L___Lib_Sprintf__doprntf36:
;__Lib_Sprintf.c, 290 :: 		
; pb start address is: 48 (R12)
____doprntf_loop:
;__Lib_Sprintf.c, 292 :: 		
; pb start address is: 48 (R12)
; pb end address is: 48 (R12)
0x1846	0x9C0B    LDR	R4, [SP, #44]
0x1848	0x9B0B    LDR	R3, [SP, #44]
0x184A	0x1C5B    ADDS	R3, R3, #1
0x184C	0x930B    STR	R3, [SP, #44]
0x184E	0x7823    LDRB	R3, [R4, #0]
0x1850	0xF88D3012  STRB	R3, [SP, #18]
0x1854	0xE0D9    B	L___Lib_Sprintf__doprntf37
; pb end address is: 48 (R12)
;__Lib_Sprintf.c, 293 :: 		
L___Lib_Sprintf__doprntf39:
;__Lib_Sprintf.c, 294 :: 		
0x1856	0xF9BD0028  LDRSH	R0, [SP, #40]
0x185A	0xF001B956  B	L_end__doprntf
;__Lib_Sprintf.c, 295 :: 		
L___Lib_Sprintf__doprntf40:
;__Lib_Sprintf.c, 296 :: 		
; pb start address is: 48 (R12)
L___Lib_Sprintf__doprntf41:
;__Lib_Sprintf.c, 298 :: 		
0x185E	0xF8BD3016  LDRH	R3, [SP, #22]
0x1862	0xF0430310  ORR	R3, R3, #16
0x1866	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 299 :: 		
0x186A	0xE7EC    B	____doprntf_loop
;__Lib_Sprintf.c, 313 :: 		
L___Lib_Sprintf__doprntf42:
;__Lib_Sprintf.c, 314 :: 		
0x186C	0xF8BD3016  LDRH	R3, [SP, #22]
0x1870	0xF4436380  ORR	R3, R3, #1024
0x1874	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 315 :: 		
0x1878	0xE116    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 317 :: 		
L___Lib_Sprintf__doprntf43:
;__Lib_Sprintf.c, 318 :: 		
0x187A	0xF8BD3016  LDRH	R3, [SP, #22]
0x187E	0xF0430320  ORR	R3, R3, #32
0x1882	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 319 :: 		
L___Lib_Sprintf__doprntf44:
;__Lib_Sprintf.c, 320 :: 		
0x1886	0xF8BD3016  LDRH	R3, [SP, #22]
0x188A	0xF4437380  ORR	R3, R3, #256
0x188E	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 321 :: 		
0x1892	0xE109    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 322 :: 		
L___Lib_Sprintf__doprntf45:
;__Lib_Sprintf.c, 323 :: 		
0x1894	0xF8BD3016  LDRH	R3, [SP, #22]
0x1898	0xF4437300  ORR	R3, R3, #512
0x189C	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 324 :: 		
0x18A0	0xE102    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 326 :: 		
L___Lib_Sprintf__doprntf46:
;__Lib_Sprintf.c, 327 :: 		
0x18A2	0xF8BD3016  LDRH	R3, [SP, #22]
0x18A6	0xF0430340  ORR	R3, R3, #64
0x18AA	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 328 :: 		
0x18AE	0xE0FB    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 330 :: 		
L___Lib_Sprintf__doprntf47:
;__Lib_Sprintf.c, 331 :: 		
L___Lib_Sprintf__doprntf48:
;__Lib_Sprintf.c, 332 :: 		
0x18B0	0xE0FA    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 334 :: 		
L___Lib_Sprintf__doprntf49:
;__Lib_Sprintf.c, 336 :: 		
L___Lib_Sprintf__doprntf50:
;__Lib_Sprintf.c, 337 :: 		
0x18B2	0xF8BD3016  LDRH	R3, [SP, #22]
0x18B6	0xF0430320  ORR	R3, R3, #32
0x18BA	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 338 :: 		
L___Lib_Sprintf__doprntf51:
;__Lib_Sprintf.c, 339 :: 		
0x18BE	0xF8BD3016  LDRH	R3, [SP, #22]
0x18C2	0xF0430380  ORR	R3, R3, #128
0x18C6	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 340 :: 		
0x18CA	0xE0ED    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 342 :: 		
L___Lib_Sprintf__doprntf52:
;__Lib_Sprintf.c, 343 :: 		
0x18CC	0x9B0C    LDR	R3, [SP, #48]
0x18CE	0x681D    LDR	R5, [R3, #0]
0x18D0	0x1D2C    ADDS	R4, R5, #4
0x18D2	0x9B0C    LDR	R3, [SP, #48]
0x18D4	0x601C    STR	R4, [R3, #0]
0x18D6	0x682B    LDR	R3, [R5, #0]
0x18D8	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 347 :: 		
0x18DA	0xB90B    CBNZ	R3, L___Lib_Sprintf__doprntf53
;__Lib_Sprintf.c, 348 :: 		
0x18DC	0x4BFA    LDR	R3, [PC, #1000]
0x18DE	0x9308    STR	R3, [SP, #32]
L___Lib_Sprintf__doprntf53:
;__Lib_Sprintf.c, 349 :: 		
0x18E0	0x2300    MOVS	R3, #0
0x18E2	0xF8AD3024  STRH	R3, [SP, #36]
; pb end address is: 48 (R12)
0x18E6	0x4665    MOV	R5, R12
;__Lib_Sprintf.c, 350 :: 		
L___Lib_Sprintf__doprntf54:
; pb start address is: 20 (R5)
0x18E8	0xF8BD4024  LDRH	R4, [SP, #36]
0x18EC	0x9B08    LDR	R3, [SP, #32]
0x18EE	0x191B    ADDS	R3, R3, R4
0x18F0	0x781B    LDRB	R3, [R3, #0]
0x18F2	0xB12B    CBZ	R3, L___Lib_Sprintf__doprntf55
;__Lib_Sprintf.c, 351 :: 		
0x18F4	0xF8BD3024  LDRH	R3, [SP, #36]
0x18F8	0x1C5B    ADDS	R3, R3, #1
0x18FA	0xF8AD3024  STRH	R3, [SP, #36]
0x18FE	0xE7F3    B	L___Lib_Sprintf__doprntf54
L___Lib_Sprintf__doprntf55:
;__Lib_Sprintf.c, 352 :: 		
0x1900	0x462F    MOV	R7, R5
____doprntf_dostring:
; pb end address is: 20 (R5)
;__Lib_Sprintf.c, 353 :: 		
; pb start address is: 28 (R7)
0x1902	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1906	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf318
0x1908	0xF8BD4024  LDRH	R4, [SP, #36]
0x190C	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1910	0x42A3    CMP	R3, R4
0x1912	0xD203    BCS	L___Lib_Sprintf__doprntf317
L___Lib_Sprintf__doprntf316:
;__Lib_Sprintf.c, 354 :: 		
0x1914	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1918	0xF8AD3024  STRH	R3, [SP, #36]
;__Lib_Sprintf.c, 353 :: 		
L___Lib_Sprintf__doprntf318:
L___Lib_Sprintf__doprntf317:
;__Lib_Sprintf.c, 355 :: 		
0x191C	0xF8BD4024  LDRH	R4, [SP, #36]
0x1920	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1924	0x42A3    CMP	R3, R4
0x1926	0xD907    BLS	L___Lib_Sprintf__doprntf59
;__Lib_Sprintf.c, 356 :: 		
0x1928	0xF8BD4024  LDRH	R4, [SP, #36]
0x192C	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1930	0x1B1B    SUB	R3, R3, R4
0x1932	0xF8AD3014  STRH	R3, [SP, #20]
0x1936	0xE003    B	L___Lib_Sprintf__doprntf60
L___Lib_Sprintf__doprntf59:
;__Lib_Sprintf.c, 358 :: 		
0x1938	0x2300    MOVS	R3, #0
0x193A	0xB21B    SXTH	R3, R3
0x193C	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf60:
;__Lib_Sprintf.c, 359 :: 		
0x1940	0xF8BD3016  LDRH	R3, [SP, #22]
0x1944	0xF0030308  AND	R3, R3, #8
0x1948	0xB29B    UXTH	R3, R3
0x194A	0xB99B    CBNZ	R3, L___Lib_Sprintf__doprntf355
; pb end address is: 28 (R7)
0x194C	0x463E    MOV	R6, R7
;__Lib_Sprintf.c, 360 :: 		
L___Lib_Sprintf__doprntf62:
; pb start address is: 24 (R6)
0x194E	0xF9BD4014  LDRSH	R4, [SP, #20]
0x1952	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1956	0x1E5B    SUBS	R3, R3, #1
0x1958	0xF8AD3014  STRH	R3, [SP, #20]
0x195C	0xB14C    CBZ	R4, L___Lib_Sprintf__doprntf63
;__Lib_Sprintf.c, 361 :: 		
0x195E	0x2320    MOVS	R3, #32
0x1960	0x7033    STRB	R3, [R6, #0]
0x1962	0x1C77    ADDS	R7, R6, #1
; pb end address is: 24 (R6)
; pb start address is: 28 (R7)
0x1964	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1968	0x1C5B    ADDS	R3, R3, #1
0x196A	0xF8AD3028  STRH	R3, [SP, #40]
0x196E	0x463E    MOV	R6, R7
; pb end address is: 28 (R7)
0x1970	0xE7ED    B	L___Lib_Sprintf__doprntf62
L___Lib_Sprintf__doprntf63:
; pb start address is: 24 (R6)
0x1972	0xE000    B	L___Lib_Sprintf__doprntf61
; pb end address is: 24 (R6)
L___Lib_Sprintf__doprntf355:
;__Lib_Sprintf.c, 359 :: 		
0x1974	0x463E    MOV	R6, R7
;__Lib_Sprintf.c, 361 :: 		
L___Lib_Sprintf__doprntf61:
;__Lib_Sprintf.c, 362 :: 		
; pb start address is: 24 (R6)
; pb end address is: 24 (R6)
L___Lib_Sprintf__doprntf64:
; pb start address is: 24 (R6)
0x1976	0xF8BD4024  LDRH	R4, [SP, #36]
0x197A	0xF8BD3024  LDRH	R3, [SP, #36]
0x197E	0x1E5B    SUBS	R3, R3, #1
0x1980	0xF8AD3024  STRH	R3, [SP, #36]
0x1984	0xB16C    CBZ	R4, L___Lib_Sprintf__doprntf65
;__Lib_Sprintf.c, 363 :: 		
0x1986	0x9B08    LDR	R3, [SP, #32]
0x1988	0x781B    LDRB	R3, [R3, #0]
0x198A	0x7033    STRB	R3, [R6, #0]
0x198C	0x1C70    ADDS	R0, R6, #1
; pb end address is: 24 (R6)
; pb start address is: 0 (R0)
0x198E	0x9B08    LDR	R3, [SP, #32]
0x1990	0x1C5B    ADDS	R3, R3, #1
0x1992	0x9308    STR	R3, [SP, #32]
0x1994	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1998	0x1C5B    ADDS	R3, R3, #1
0x199A	0xF8AD3028  STRH	R3, [SP, #40]
0x199E	0x4606    MOV	R6, R0
; pb end address is: 0 (R0)
0x19A0	0xE7E9    B	L___Lib_Sprintf__doprntf64
L___Lib_Sprintf__doprntf65:
;__Lib_Sprintf.c, 365 :: 		
; pb start address is: 24 (R6)
0x19A2	0xF8BD3016  LDRH	R3, [SP, #22]
0x19A6	0xF0030308  AND	R3, R3, #8
0x19AA	0xB29B    UXTH	R3, R3
0x19AC	0xB19B    CBZ	R3, L___Lib_Sprintf__doprntf356
; pb end address is: 24 (R6)
0x19AE	0x4632    MOV	R2, R6
;__Lib_Sprintf.c, 366 :: 		
L___Lib_Sprintf__doprntf67:
; pb start address is: 8 (R2)
0x19B0	0xF9BD4014  LDRSH	R4, [SP, #20]
0x19B4	0xF9BD3014  LDRSH	R3, [SP, #20]
0x19B8	0x1E5B    SUBS	R3, R3, #1
0x19BA	0xF8AD3014  STRH	R3, [SP, #20]
0x19BE	0xB14C    CBZ	R4, L___Lib_Sprintf__doprntf68
;__Lib_Sprintf.c, 367 :: 		
0x19C0	0x2320    MOVS	R3, #32
0x19C2	0x7013    STRB	R3, [R2, #0]
0x19C4	0x1C56    ADDS	R6, R2, #1
; pb end address is: 8 (R2)
; pb start address is: 24 (R6)
0x19C6	0xF9BD3028  LDRSH	R3, [SP, #40]
0x19CA	0x1C5B    ADDS	R3, R3, #1
0x19CC	0xF8AD3028  STRH	R3, [SP, #40]
0x19D0	0x4632    MOV	R2, R6
; pb end address is: 24 (R6)
0x19D2	0xE7ED    B	L___Lib_Sprintf__doprntf67
L___Lib_Sprintf__doprntf68:
; pb start address is: 8 (R2)
0x19D4	0xE000    B	L___Lib_Sprintf__doprntf66
; pb end address is: 8 (R2)
L___Lib_Sprintf__doprntf356:
;__Lib_Sprintf.c, 365 :: 		
0x19D6	0x4632    MOV	R2, R6
;__Lib_Sprintf.c, 367 :: 		
L___Lib_Sprintf__doprntf66:
;__Lib_Sprintf.c, 368 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x19D8	0xE63A    B	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 369 :: 		
L___Lib_Sprintf__doprntf69:
;__Lib_Sprintf.c, 370 :: 		
; pb start address is: 48 (R12)
0x19DA	0x9B0C    LDR	R3, [SP, #48]
0x19DC	0x681D    LDR	R5, [R3, #0]
0x19DE	0x1D2C    ADDS	R4, R5, #4
0x19E0	0x9B0C    LDR	R3, [SP, #48]
0x19E2	0x601C    STR	R4, [R3, #0]
0x19E4	0xF9B53000  LDRSH	R3, [R5, #0]
0x19E8	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 371 :: 		
L___Lib_Sprintf__doprntf70:
;__Lib_Sprintf.c, 372 :: 		
0x19EC	0xF10D0312  ADD	R3, SP, #18
0x19F0	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 373 :: 		
0x19F2	0x2301    MOVS	R3, #1
0x19F4	0xF8AD3024  STRH	R3, [SP, #36]
;__Lib_Sprintf.c, 374 :: 		
0x19F8	0x4667    MOV	R7, R12
0x19FA	0xE782    B	____doprntf_dostring
;__Lib_Sprintf.c, 376 :: 		
L___Lib_Sprintf__doprntf71:
;__Lib_Sprintf.c, 377 :: 		
0x19FC	0xF8BD3016  LDRH	R3, [SP, #22]
0x1A00	0xF04303C0  ORR	R3, R3, #192
0x1A04	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 378 :: 		
0x1A08	0xE04E    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 380 :: 		
L___Lib_Sprintf__doprntf37:
0x1A0A	0xF89D3012  LDRB	R3, [SP, #18]
0x1A0E	0x2B00    CMP	R3, #0
0x1A10	0xF43FAF21  BEQ	L___Lib_Sprintf__doprntf39
0x1A14	0xF89D3012  LDRB	R3, [SP, #18]
0x1A18	0x2B6C    CMP	R3, #108
0x1A1A	0xF43FAF20  BEQ	L___Lib_Sprintf__doprntf40
0x1A1E	0xF89D3012  LDRB	R3, [SP, #18]
0x1A22	0x2B4C    CMP	R3, #76
0x1A24	0xF43FAF1B  BEQ	L___Lib_Sprintf__doprntf41
0x1A28	0xF89D3012  LDRB	R3, [SP, #18]
0x1A2C	0x2B66    CMP	R3, #102
0x1A2E	0xF43FAF1D  BEQ	L___Lib_Sprintf__doprntf42
0x1A32	0xF89D3012  LDRB	R3, [SP, #18]
0x1A36	0x2B45    CMP	R3, #69
0x1A38	0xF43FAF1F  BEQ	L___Lib_Sprintf__doprntf43
0x1A3C	0xF89D3012  LDRB	R3, [SP, #18]
0x1A40	0x2B65    CMP	R3, #101
0x1A42	0xF43FAF20  BEQ	L___Lib_Sprintf__doprntf44
0x1A46	0xF89D3012  LDRB	R3, [SP, #18]
0x1A4A	0x2B67    CMP	R3, #103
0x1A4C	0xF43FAF22  BEQ	L___Lib_Sprintf__doprntf45
0x1A50	0xF89D3012  LDRB	R3, [SP, #18]
0x1A54	0x2B6F    CMP	R3, #111
0x1A56	0xF43FAF24  BEQ	L___Lib_Sprintf__doprntf46
0x1A5A	0xF89D3012  LDRB	R3, [SP, #18]
0x1A5E	0x2B64    CMP	R3, #100
0x1A60	0xF43FAF26  BEQ	L___Lib_Sprintf__doprntf47
0x1A64	0xF89D3012  LDRB	R3, [SP, #18]
0x1A68	0x2B69    CMP	R3, #105
0x1A6A	0xF43FAF21  BEQ	L___Lib_Sprintf__doprntf48
0x1A6E	0xF89D3012  LDRB	R3, [SP, #18]
0x1A72	0x2B70    CMP	R3, #112
0x1A74	0xF43FAF1D  BEQ	L___Lib_Sprintf__doprntf49
0x1A78	0xF89D3012  LDRB	R3, [SP, #18]
0x1A7C	0x2B58    CMP	R3, #88
0x1A7E	0xF43FAF18  BEQ	L___Lib_Sprintf__doprntf50
0x1A82	0xF89D3012  LDRB	R3, [SP, #18]
0x1A86	0x2B78    CMP	R3, #120
0x1A88	0xF43FAF19  BEQ	L___Lib_Sprintf__doprntf51
0x1A8C	0xF89D3012  LDRB	R3, [SP, #18]
0x1A90	0x2B73    CMP	R3, #115
0x1A92	0xF43FAF1B  BEQ	L___Lib_Sprintf__doprntf52
0x1A96	0xF89D3012  LDRB	R3, [SP, #18]
0x1A9A	0x2B63    CMP	R3, #99
0x1A9C	0xD09D    BEQ	L___Lib_Sprintf__doprntf69
0x1A9E	0xF89D3012  LDRB	R3, [SP, #18]
0x1AA2	0x2B75    CMP	R3, #117
0x1AA4	0xD0AA    BEQ	L___Lib_Sprintf__doprntf71
0x1AA6	0xE7A1    B	L___Lib_Sprintf__doprntf70
L___Lib_Sprintf__doprntf38:
;__Lib_Sprintf.c, 382 :: 		
0x1AA8	0xF8BD3016  LDRH	R3, [SP, #22]
0x1AAC	0xF40363E0  AND	R3, R3, #1792
0x1AB0	0xB29B    UXTH	R3, R3
0x1AB2	0x2B00    CMP	R3, #0
0x1AB4	0xF000857A  BEQ	L___Lib_Sprintf__doprntf72
;__Lib_Sprintf.c, 383 :: 		
0x1AB8	0xF8BD3016  LDRH	R3, [SP, #22]
0x1ABC	0xF4035380  AND	R3, R3, #4096
0x1AC0	0xB29B    UXTH	R3, R3
0x1AC2	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf73
;__Lib_Sprintf.c, 384 :: 		
0x1AC4	0x2306    MOVS	R3, #6
0x1AC6	0xB21B    SXTH	R3, R3
0x1AC8	0xF8AD3010  STRH	R3, [SP, #16]
L___Lib_Sprintf__doprntf73:
;__Lib_Sprintf.c, 385 :: 		
0x1ACC	0x9B0C    LDR	R3, [SP, #48]
0x1ACE	0x681D    LDR	R5, [R3, #0]
0x1AD0	0x1D2C    ADDS	R4, R5, #4
0x1AD2	0x9B0C    LDR	R3, [SP, #48]
0x1AD4	0x601C    STR	R4, [R3, #0]
0x1AD6	0x682A    LDR	R2, [R5, #0]
0x1AD8	0x9206    STR	R2, [SP, #24]
;__Lib_Sprintf.c, 386 :: 		
0x1ADA	0xF04F0000  MOV	R0, #0
0x1ADE	0xF7FFF9D5  BL	__Compare_FP+0
0x1AE2	0xF2400000  MOVW	R0, #0
0x1AE6	0xDD00    BLE	L___Lib_Sprintf__doprntf386
0x1AE8	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf386:
0x1AEA	0xB148    CBZ	R0, L___Lib_Sprintf__doprntf74
;__Lib_Sprintf.c, 387 :: 		
0x1AEC	0x9B06    LDR	R3, [SP, #24]
0x1AEE	0xF0834300  EOR	R3, R3, #-2147483648
0x1AF2	0x9306    STR	R3, [SP, #24]
;__Lib_Sprintf.c, 388 :: 		
0x1AF4	0xF8BD3016  LDRH	R3, [SP, #22]
0x1AF8	0xF0430303  ORR	R3, R3, #3
0x1AFC	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 389 :: 		
L___Lib_Sprintf__doprntf74:
;__Lib_Sprintf.c, 390 :: 		
0x1B00	0x2300    MOVS	R3, #0
0x1B02	0xB21B    SXTH	R3, R3
0x1B04	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 391 :: 		
0x1B08	0x9A06    LDR	R2, [SP, #24]
0x1B0A	0xF04F0000  MOV	R0, #0
0x1B0E	0xF7FFF9BD  BL	__Compare_FP+0
0x1B12	0xF2400000  MOVW	R0, #0
0x1B16	0xD000    BEQ	L___Lib_Sprintf__doprntf387
0x1B18	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf387:
0x1B1A	0x2800    CMP	R0, #0
0x1B1C	0xD049    BEQ	L___Lib_Sprintf__doprntf75
;__Lib_Sprintf.c, 392 :: 		
0x1B1E	0xAC07    ADD	R4, SP, #28
0x1B20	0xAB06    ADD	R3, SP, #24
0x1B22	0x681B    LDR	R3, [R3, #0]
0x1B24	0x0DDB    LSRS	R3, R3, #23
0x1B26	0xF00303FF  AND	R3, R3, #255
0x1B2A	0x3B7E    SUBS	R3, #126
0x1B2C	0x8023    STRH	R3, [R4, #0]
;__Lib_Sprintf.c, 393 :: 		
0x1B2E	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1B32	0x1E5C    SUBS	R4, R3, #1
0x1B34	0xB224    SXTH	R4, R4
0x1B36	0xF8AD401C  STRH	R4, [SP, #28]
;__Lib_Sprintf.c, 394 :: 		
0x1B3A	0x2303    MOVS	R3, #3
0x1B3C	0xB21B    SXTH	R3, R3
0x1B3E	0x435C    MULS	R4, R3, R4
0x1B40	0xB224    SXTH	R4, R4
0x1B42	0xF8AD401C  STRH	R4, [SP, #28]
;__Lib_Sprintf.c, 395 :: 		
0x1B46	0x230A    MOVS	R3, #10
0x1B48	0xB21B    SXTH	R3, R3
0x1B4A	0xFB94F3F3  SDIV	R3, R4, R3
0x1B4E	0xB21B    SXTH	R3, R3
0x1B50	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 396 :: 		
0x1B54	0x2B00    CMP	R3, #0
0x1B56	0xDA04    BGE	L___Lib_Sprintf__doprntf76
;__Lib_Sprintf.c, 397 :: 		
0x1B58	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1B5C	0x1E5B    SUBS	R3, R3, #1
0x1B5E	0xF8AD301C  STRH	R3, [SP, #28]
L___Lib_Sprintf__doprntf76:
;__Lib_Sprintf.c, 398 :: 		
0x1B62	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1B66	0x425B    RSBS	R3, R3, #0
0x1B68	0xB258    SXTB	R0, R3
0x1B6A	0xF7FFF8B5  BL	__Lib_Sprintf_scale+0
0x1B6E	0x9A06    LDR	R2, [SP, #24]
0x1B70	0xF7FEFAF6  BL	__Mul_FP+0
0x1B74	0x9008    STR	R0, [SP, #32]
;__Lib_Sprintf.c, 399 :: 		
0x1B76	0x9A08    LDR	R2, [SP, #32]
0x1B78	0xF04F507E  MOV	R0, #1065353216
0x1B7C	0xF7FFF986  BL	__Compare_FP+0
0x1B80	0xF2400000  MOVW	R0, #0
0x1B84	0xDD00    BLE	L___Lib_Sprintf__doprntf388
0x1B86	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf388:
0x1B88	0xB128    CBZ	R0, L___Lib_Sprintf__doprntf77
;__Lib_Sprintf.c, 400 :: 		
0x1B8A	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1B8E	0x1E5B    SUBS	R3, R3, #1
0x1B90	0xF8AD301C  STRH	R3, [SP, #28]
0x1B94	0xE00D    B	L___Lib_Sprintf__doprntf78
L___Lib_Sprintf__doprntf77:
;__Lib_Sprintf.c, 402 :: 		
0x1B96	0x9A08    LDR	R2, [SP, #32]
0x1B98	0x484C    LDR	R0, [PC, #304]
0x1B9A	0xF7FFF977  BL	__Compare_FP+0
0x1B9E	0xF2400000  MOVW	R0, #0
0x1BA2	0xDC00    BGT	L___Lib_Sprintf__doprntf389
0x1BA4	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf389:
0x1BA6	0xB120    CBZ	R0, L___Lib_Sprintf__doprntf79
;__Lib_Sprintf.c, 403 :: 		
0x1BA8	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1BAC	0x1C5B    ADDS	R3, R3, #1
0x1BAE	0xF8AD301C  STRH	R3, [SP, #28]
L___Lib_Sprintf__doprntf79:
L___Lib_Sprintf__doprntf78:
;__Lib_Sprintf.c, 404 :: 		
L___Lib_Sprintf__doprntf75:
;__Lib_Sprintf.c, 405 :: 		
0x1BB2	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1BB6	0x2B00    CMP	R3, #0
0x1BB8	0xDC03    BGT	L___Lib_Sprintf__doprntf80
;__Lib_Sprintf.c, 406 :: 		
0x1BBA	0x2301    MOVS	R3, #1
0x1BBC	0xF88D3012  STRB	R3, [SP, #18]
0x1BC0	0xE003    B	L___Lib_Sprintf__doprntf81
L___Lib_Sprintf__doprntf80:
;__Lib_Sprintf.c, 408 :: 		
0x1BC2	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1BC6	0xF88D3012  STRB	R3, [SP, #18]
L___Lib_Sprintf__doprntf81:
;__Lib_Sprintf.c, 409 :: 		
0x1BCA	0xF8BD3016  LDRH	R3, [SP, #22]
0x1BCE	0xF4037380  AND	R3, R3, #256
0x1BD2	0xB29B    UXTH	R3, R3
0x1BD4	0xB9A3    CBNZ	R3, L___Lib_Sprintf__doprntf322
0x1BD6	0xF8BD3016  LDRH	R3, [SP, #22]
0x1BDA	0xF4037300  AND	R3, R3, #512
0x1BDE	0xB29B    UXTH	R3, R3
0x1BE0	0xB16B    CBZ	R3, L___Lib_Sprintf__doprntf321
0x1BE2	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1BE6	0xF06F0303  MVN	R3, #3
0x1BEA	0x429C    CMP	R4, R3
0x1BEC	0xDB06    BLT	L___Lib_Sprintf__doprntf320
0x1BEE	0xF9BD4010  LDRSH	R4, [SP, #16]
0x1BF2	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1BF6	0x42A3    CMP	R3, R4
0x1BF8	0xDA00    BGE	L___Lib_Sprintf__doprntf319
0x1BFA	0xE000    B	L___Lib_Sprintf__doprntf314
L___Lib_Sprintf__doprntf320:
L___Lib_Sprintf__doprntf319:
0x1BFC	0xE000    B	L___Lib_Sprintf__doprntf313
L___Lib_Sprintf__doprntf314:
L___Lib_Sprintf__doprntf321:
0x1BFE	0xE27B    B	L___Lib_Sprintf__doprntf88
L___Lib_Sprintf__doprntf313:
L___Lib_Sprintf__doprntf322:
;__Lib_Sprintf.c, 410 :: 		
0x1C00	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1C04	0xB153    CBZ	R3, L___Lib_Sprintf__doprntf324
0x1C06	0xF8BD3016  LDRH	R3, [SP, #22]
0x1C0A	0xF4037300  AND	R3, R3, #512
0x1C0E	0xB29B    UXTH	R3, R3
0x1C10	0xB123    CBZ	R3, L___Lib_Sprintf__doprntf323
L___Lib_Sprintf__doprntf312:
;__Lib_Sprintf.c, 411 :: 		
0x1C12	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1C16	0x1E5B    SUBS	R3, R3, #1
0x1C18	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 410 :: 		
L___Lib_Sprintf__doprntf324:
L___Lib_Sprintf__doprntf323:
;__Lib_Sprintf.c, 412 :: 		
0x1C1C	0xF8BD3010  LDRH	R3, [SP, #16]
0x1C20	0x2B08    CMP	R3, #8
0x1C22	0xD903    BLS	L___Lib_Sprintf__doprntf92
;__Lib_Sprintf.c, 413 :: 		
0x1C24	0x2308    MOVS	R3, #8
0x1C26	0xF88D3012  STRB	R3, [SP, #18]
0x1C2A	0xE003    B	L___Lib_Sprintf__doprntf93
L___Lib_Sprintf__doprntf92:
;__Lib_Sprintf.c, 415 :: 		
0x1C2C	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1C30	0xF88D3012  STRB	R3, [SP, #18]
L___Lib_Sprintf__doprntf93:
;__Lib_Sprintf.c, 416 :: 		
0x1C34	0x9A06    LDR	R2, [SP, #24]
0x1C36	0xF04F0000  MOV	R0, #0
0x1C3A	0xF7FFF927  BL	__Compare_FP+0
0x1C3E	0xF2400000  MOVW	R0, #0
0x1C42	0xD000    BEQ	L___Lib_Sprintf__doprntf390
0x1C44	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf390:
0x1C46	0x2800    CMP	R0, #0
0x1C48	0xD064    BEQ	L___Lib_Sprintf__doprntf94
;__Lib_Sprintf.c, 417 :: 		
0x1C4A	0xF9BD001C  LDRSH	R0, [SP, #28]
0x1C4E	0xF7FFF843  BL	__Lib_Sprintf_scale+0
0x1C52	0x900D    STR	R0, [SP, #52]
0x1C54	0x9A0D    LDR	R2, [SP, #52]
0x1C56	0x9806    LDR	R0, [SP, #24]
0x1C58	0xF7FEFD2C  BL	__Div_FP+0
0x1C5C	0x9006    STR	R0, [SP, #24]
;__Lib_Sprintf.c, 418 :: 		
0x1C5E	0xF89D3012  LDRB	R3, [SP, #18]
0x1C62	0x425B    RSBS	R3, R3, #0
0x1C64	0xB258    SXTB	R0, R3
0x1C66	0xF7FFF837  BL	__Lib_Sprintf_scale+0
0x1C6A	0x900D    STR	R0, [SP, #52]
0x1C6C	0x9A0D    LDR	R2, [SP, #52]
0x1C6E	0x9806    LDR	R0, [SP, #24]
0x1C70	0xF7FEFD20  BL	__Div_FP+0
0x1C74	0x9006    STR	R0, [SP, #24]
;__Lib_Sprintf.c, 419 :: 		
0x1C76	0xF7FEFD6F  BL	__FloatToUnsignedIntegral+0
0x1C7A	0xF7FEFF95  BL	__UnsignedIntegralToFloat+0
0x1C7E	0x900D    STR	R0, [SP, #52]
0x1C80	0x9A0D    LDR	R2, [SP, #52]
0x1C82	0x9806    LDR	R0, [SP, #24]
0x1C84	0xF7FEFFA6  BL	__Sub_FP+0
0x1C88	0xF04F527C  MOV	R2, #1056964608
0x1C8C	0xF7FFF8FE  BL	__Compare_FP+0
0x1C90	0xF2400000  MOVW	R0, #0
0x1C94	0xDB00    BLT	L___Lib_Sprintf__doprntf391
0x1C96	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf391:
0x1C98	0xB128    CBZ	R0, L___Lib_Sprintf__doprntf95
;__Lib_Sprintf.c, 420 :: 		
0x1C9A	0x9806    LDR	R0, [SP, #24]
0x1C9C	0xF04F527C  MOV	R2, #1056964608
0x1CA0	0xF7FEFEA0  BL	__Add_FP+0
0x1CA4	0x9006    STR	R0, [SP, #24]
L___Lib_Sprintf__doprntf95:
;__Lib_Sprintf.c, 421 :: 		
0x1CA6	0x9806    LDR	R0, [SP, #24]
0x1CA8	0xF7FEFD56  BL	__FloatToUnsignedIntegral+0
0x1CAC	0xF89D3012  LDRB	R3, [SP, #18]
0x1CB0	0x1C5B    ADDS	R3, R3, #1
0x1CB2	0xB21B    SXTH	R3, R3
0x1CB4	0x009C    LSLS	R4, R3, #2
0x1CB6	0x4B06    LDR	R3, [PC, #24]
0x1CB8	0x191B    ADDS	R3, R3, R4
0x1CBA	0x681B    LDR	R3, [R3, #0]
0x1CBC	0x4298    CMP	R0, R3
0x1CBE	0xD314    BCC	L___Lib_Sprintf__doprntf96
;__Lib_Sprintf.c, 422 :: 		
0x1CC0	0x9A06    LDR	R2, [SP, #24]
0x1CC2	0x4804    LDR	R0, [PC, #16]
0x1CC4	0xF000B808  B	#16
0x1CC8	0x01A42000  	?lstr1___Lib_Sprintf+0
0x1CCC	0x00004120  	#1092616192
0x1CD0	0x8EE00000  	__Lib_Sprintf_dpowers+0
0x1CD4	0xCCCD3DCC  	#1036831949
0x1CD8	0xF7FEFA42  BL	__Mul_FP+0
0x1CDC	0x9006    STR	R0, [SP, #24]
;__Lib_Sprintf.c, 423 :: 		
0x1CDE	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1CE2	0x1C5B    ADDS	R3, R3, #1
0x1CE4	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 424 :: 		
0x1CE8	0xE014    B	L___Lib_Sprintf__doprntf97
L___Lib_Sprintf__doprntf96:
;__Lib_Sprintf.c, 426 :: 		
0x1CEA	0x9806    LDR	R0, [SP, #24]
0x1CEC	0xF7FEFD34  BL	__FloatToUnsignedIntegral+0
0x1CF0	0xF89D3012  LDRB	R3, [SP, #18]
0x1CF4	0x009C    LSLS	R4, R3, #2
0x1CF6	0x4BFA    LDR	R3, [PC, #1000]
0x1CF8	0x191B    ADDS	R3, R3, R4
0x1CFA	0x681B    LDR	R3, [R3, #0]
0x1CFC	0x4298    CMP	R0, R3
0x1CFE	0xD209    BCS	L___Lib_Sprintf__doprntf98
;__Lib_Sprintf.c, 427 :: 		
0x1D00	0x9A06    LDR	R2, [SP, #24]
0x1D02	0x48F8    LDR	R0, [PC, #992]
0x1D04	0xF7FEFA2C  BL	__Mul_FP+0
0x1D08	0x9006    STR	R0, [SP, #24]
;__Lib_Sprintf.c, 428 :: 		
0x1D0A	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1D0E	0x1E5B    SUBS	R3, R3, #1
0x1D10	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 429 :: 		
L___Lib_Sprintf__doprntf98:
L___Lib_Sprintf__doprntf97:
;__Lib_Sprintf.c, 430 :: 		
L___Lib_Sprintf__doprntf94:
;__Lib_Sprintf.c, 431 :: 		
0x1D14	0xF8BD3016  LDRH	R3, [SP, #22]
0x1D18	0xF4037300  AND	R3, R3, #512
0x1D1C	0xB29B    UXTH	R3, R3
0x1D1E	0x2B00    CMP	R3, #0
0x1D20	0xD043    BEQ	L___Lib_Sprintf__doprntf357
0x1D22	0xF8BD3016  LDRH	R3, [SP, #22]
0x1D26	0xF4036300  AND	R3, R3, #2048
0x1D2A	0xB29B    UXTH	R3, R3
0x1D2C	0x2B00    CMP	R3, #0
0x1D2E	0xD13E    BNE	L___Lib_Sprintf__doprntf358
L___Lib_Sprintf__doprntf311:
;__Lib_Sprintf.c, 432 :: 		
0x1D30	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1D34	0x2B0A    CMP	R3, #10
0x1D36	0xDD03    BLE	L___Lib_Sprintf__doprntf102
;__Lib_Sprintf.c, 433 :: 		
0x1D38	0x230A    MOVS	R3, #10
0x1D3A	0xB21B    SXTH	R3, R3
0x1D3C	0xF8AD3010  STRH	R3, [SP, #16]
L___Lib_Sprintf__doprntf102:
;__Lib_Sprintf.c, 434 :: 		
0x1D40	0x9806    LDR	R0, [SP, #24]
0x1D42	0xF7FEFD09  BL	__FloatToUnsignedIntegral+0
0x1D46	0x9008    STR	R0, [SP, #32]
; pb end address is: 48 (R12)
0x1D48	0x4661    MOV	R1, R12
;__Lib_Sprintf.c, 435 :: 		
L___Lib_Sprintf__doprntf103:
; pb start address is: 4 (R1)
0x1D4A	0x9B08    LDR	R3, [SP, #32]
0x1D4C	0xB18B    CBZ	R3, L___Lib_Sprintf__doprntf326
0x1D4E	0x9D08    LDR	R5, [SP, #32]
0x1D50	0x240A    MOVS	R4, #10
0x1D52	0xFBB5F3F4  UDIV	R3, R5, R4
0x1D56	0xFB045313  MLS	R3, R4, R3, R5
0x1D5A	0xB953    CBNZ	R3, L___Lib_Sprintf__doprntf325
L___Lib_Sprintf__doprntf310:
;__Lib_Sprintf.c, 436 :: 		
0x1D5C	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1D60	0x1E5B    SUBS	R3, R3, #1
0x1D62	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 437 :: 		
0x1D66	0x9C08    LDR	R4, [SP, #32]
0x1D68	0x230A    MOVS	R3, #10
0x1D6A	0xFBB4F3F3  UDIV	R3, R4, R3
0x1D6E	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 438 :: 		
0x1D70	0xE7EB    B	L___Lib_Sprintf__doprntf103
;__Lib_Sprintf.c, 435 :: 		
L___Lib_Sprintf__doprntf326:
L___Lib_Sprintf__doprntf325:
;__Lib_Sprintf.c, 439 :: 		
0x1D72	0xF89D4012  LDRB	R4, [SP, #18]
0x1D76	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1D7A	0x42A3    CMP	R3, R4
0x1D7C	0xDA13    BGE	L___Lib_Sprintf__doprntf107
;__Lib_Sprintf.c, 440 :: 		
0x1D7E	0xF9BD4010  LDRSH	R4, [SP, #16]
0x1D82	0xF89D3012  LDRB	R3, [SP, #18]
0x1D86	0x1B1B    SUB	R3, R3, R4
0x1D88	0x9101    STR	R1, [SP, #4]
0x1D8A	0xB258    SXTB	R0, R3
0x1D8C	0xF7FEFFA4  BL	__Lib_Sprintf_scale+0
0x1D90	0x900D    STR	R0, [SP, #52]
0x1D92	0x9A0D    LDR	R2, [SP, #52]
0x1D94	0x9806    LDR	R0, [SP, #24]
0x1D96	0xF7FEFC8D  BL	__Div_FP+0
0x1D9A	0x9901    LDR	R1, [SP, #4]
0x1D9C	0x9006    STR	R0, [SP, #24]
;__Lib_Sprintf.c, 441 :: 		
0x1D9E	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1DA2	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 442 :: 		
L___Lib_Sprintf__doprntf107:
;__Lib_Sprintf.c, 431 :: 		
0x1DA6	0x460E    MOV	R6, R1
0x1DA8	0xE000    B	L___Lib_Sprintf__doprntf328
; pb end address is: 4 (R1)
L___Lib_Sprintf__doprntf357:
0x1DAA	0x4666    MOV	R6, R12
L___Lib_Sprintf__doprntf328:
; pb start address is: 24 (R6)
; pb end address is: 24 (R6)
0x1DAC	0xE000    B	L___Lib_Sprintf__doprntf327
L___Lib_Sprintf__doprntf358:
0x1DAE	0x4666    MOV	R6, R12
L___Lib_Sprintf__doprntf327:
;__Lib_Sprintf.c, 444 :: 		
; pb start address is: 24 (R6)
0x1DB0	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1DB4	0x1D5C    ADDS	R4, R3, #5
0x1DB6	0xB224    SXTH	R4, R4
0x1DB8	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1DBC	0x1B1B    SUB	R3, R3, R4
0x1DBE	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 445 :: 		
0x1DC2	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1DC6	0xB933    CBNZ	R3, L___Lib_Sprintf__doprntf330
0x1DC8	0xF8BD3016  LDRH	R3, [SP, #22]
0x1DCC	0xF4036300  AND	R3, R3, #2048
0x1DD0	0xB29B    UXTH	R3, R3
0x1DD2	0xB903    CBNZ	R3, L___Lib_Sprintf__doprntf329
0x1DD4	0xE004    B	L___Lib_Sprintf__doprntf110
L___Lib_Sprintf__doprntf330:
L___Lib_Sprintf__doprntf329:
;__Lib_Sprintf.c, 446 :: 		
0x1DD6	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1DDA	0x1E5B    SUBS	R3, R3, #1
0x1DDC	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf110:
;__Lib_Sprintf.c, 447 :: 		
0x1DE0	0xF8BD3016  LDRH	R3, [SP, #22]
0x1DE4	0xF0030303  AND	R3, R3, #3
0x1DE8	0xB29B    UXTH	R3, R3
0x1DEA	0xB123    CBZ	R3, L___Lib_Sprintf__doprntf111
;__Lib_Sprintf.c, 448 :: 		
0x1DEC	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1DF0	0x1E5B    SUBS	R3, R3, #1
0x1DF2	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf111:
;__Lib_Sprintf.c, 449 :: 		
0x1DF6	0xF8BD3016  LDRH	R3, [SP, #22]
0x1DFA	0xF0030304  AND	R3, R3, #4
0x1DFE	0xB29B    UXTH	R3, R3
0x1E00	0x2B00    CMP	R3, #0
0x1E02	0xD045    BEQ	L___Lib_Sprintf__doprntf112
;__Lib_Sprintf.c, 450 :: 		
0x1E04	0xF8BD3016  LDRH	R3, [SP, #22]
0x1E08	0xF0030302  AND	R3, R3, #2
0x1E0C	0xB29B    UXTH	R3, R3
0x1E0E	0xB1B3    CBZ	R3, L___Lib_Sprintf__doprntf113
;__Lib_Sprintf.c, 451 :: 		
0x1E10	0xF8BD3016  LDRH	R3, [SP, #22]
0x1E14	0xF0030301  AND	R3, R3, #1
0x1E18	0xB29B    UXTH	R3, R3
0x1E1A	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf114
0x1E1C	0x232D    MOVS	R3, #45
0x1E1E	0xF88D3008  STRB	R3, [SP, #8]
0x1E22	0xE002    B	L___Lib_Sprintf__doprntf115
L___Lib_Sprintf__doprntf114:
0x1E24	0x232B    MOVS	R3, #43
0x1E26	0xF88D3008  STRB	R3, [SP, #8]
L___Lib_Sprintf__doprntf115:
0x1E2A	0xF89D3008  LDRB	R3, [SP, #8]
0x1E2E	0x7033    STRB	R3, [R6, #0]
0x1E30	0x1C77    ADDS	R7, R6, #1
; pb end address is: 24 (R6)
; pb start address is: 28 (R7)
0x1E32	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1E36	0x1C5B    ADDS	R3, R3, #1
0x1E38	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 28 (R7)
0x1E3C	0xE010    B	L___Lib_Sprintf__doprntf116
L___Lib_Sprintf__doprntf113:
;__Lib_Sprintf.c, 453 :: 		
; pb start address is: 24 (R6)
0x1E3E	0xF8BD3016  LDRH	R3, [SP, #22]
0x1E42	0xF0030301  AND	R3, R3, #1
0x1E46	0xB29B    UXTH	R3, R3
0x1E48	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf359
;__Lib_Sprintf.c, 454 :: 		
0x1E4A	0x2320    MOVS	R3, #32
0x1E4C	0x7033    STRB	R3, [R6, #0]
0x1E4E	0x1C70    ADDS	R0, R6, #1
; pb end address is: 24 (R6)
; pb start address is: 0 (R0)
0x1E50	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1E54	0x1C5B    ADDS	R3, R3, #1
0x1E56	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 0 (R0)
0x1E5A	0x4607    MOV	R7, R0
0x1E5C	0xE000    B	L___Lib_Sprintf__doprntf117
L___Lib_Sprintf__doprntf359:
;__Lib_Sprintf.c, 453 :: 		
0x1E5E	0x4637    MOV	R7, R6
;__Lib_Sprintf.c, 454 :: 		
L___Lib_Sprintf__doprntf117:
; pb start address is: 28 (R7)
; pb end address is: 28 (R7)
L___Lib_Sprintf__doprntf116:
;__Lib_Sprintf.c, 455 :: 		
; pb start address is: 28 (R7)
0x1E60	0x46BB    MOV	R11, R7
; pb end address is: 28 (R7)
L___Lib_Sprintf__doprntf118:
; pb start address is: 44 (R11)
0x1E62	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1E66	0x2B00    CMP	R3, #0
0x1E68	0xDD10    BLE	L___Lib_Sprintf__doprntf119
;__Lib_Sprintf.c, 456 :: 		
0x1E6A	0x2330    MOVS	R3, #48
0x1E6C	0xF88B3000  STRB	R3, [R11, #0]
0x1E70	0xF10B0701  ADD	R7, R11, #1
; pb end address is: 44 (R11)
; pb start address is: 28 (R7)
0x1E74	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1E78	0x1C5B    ADDS	R3, R3, #1
0x1E7A	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 457 :: 		
0x1E7E	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1E82	0x1E5B    SUBS	R3, R3, #1
0x1E84	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 458 :: 		
0x1E88	0x46BB    MOV	R11, R7
; pb end address is: 28 (R7)
0x1E8A	0xE7EA    B	L___Lib_Sprintf__doprntf118
L___Lib_Sprintf__doprntf119:
;__Lib_Sprintf.c, 459 :: 		
; pb start address is: 44 (R11)
0x1E8C	0x465D    MOV	R5, R11
; pb end address is: 44 (R11)
0x1E8E	0xE04D    B	L___Lib_Sprintf__doprntf120
L___Lib_Sprintf__doprntf112:
;__Lib_Sprintf.c, 461 :: 		
; pb start address is: 24 (R6)
0x1E90	0xF8BD3016  LDRH	R3, [SP, #22]
0x1E94	0xF0030308  AND	R3, R3, #8
0x1E98	0xB29B    UXTH	R3, R3
0x1E9A	0xB9B3    CBNZ	R3, L___Lib_Sprintf__doprntf360
; pb end address is: 24 (R6)
0x1E9C	0x4632    MOV	R2, R6
;__Lib_Sprintf.c, 462 :: 		
L___Lib_Sprintf__doprntf122:
; pb start address is: 8 (R2)
0x1E9E	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1EA2	0x2B00    CMP	R3, #0
0x1EA4	0xDD0F    BLE	L___Lib_Sprintf__doprntf123
;__Lib_Sprintf.c, 463 :: 		
0x1EA6	0x2320    MOVS	R3, #32
0x1EA8	0x7013    STRB	R3, [R2, #0]
0x1EAA	0x1C53    ADDS	R3, R2, #1
; pb end address is: 8 (R2)
; pb start address is: 24 (R6)
0x1EAC	0x461E    MOV	R6, R3
0x1EAE	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1EB2	0x1C5B    ADDS	R3, R3, #1
0x1EB4	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 464 :: 		
0x1EB8	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1EBC	0x1E5B    SUBS	R3, R3, #1
0x1EBE	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 465 :: 		
0x1EC2	0x4632    MOV	R2, R6
; pb end address is: 24 (R6)
0x1EC4	0xE7EB    B	L___Lib_Sprintf__doprntf122
L___Lib_Sprintf__doprntf123:
; pb start address is: 8 (R2)
0x1EC6	0x4611    MOV	R1, R2
0x1EC8	0xE000    B	L___Lib_Sprintf__doprntf121
; pb end address is: 8 (R2)
L___Lib_Sprintf__doprntf360:
;__Lib_Sprintf.c, 461 :: 		
0x1ECA	0x4631    MOV	R1, R6
;__Lib_Sprintf.c, 465 :: 		
L___Lib_Sprintf__doprntf121:
;__Lib_Sprintf.c, 466 :: 		
; pb start address is: 4 (R1)
0x1ECC	0xF8BD3016  LDRH	R3, [SP, #22]
0x1ED0	0xF0030302  AND	R3, R3, #2
0x1ED4	0xB29B    UXTH	R3, R3
0x1ED6	0xB1BB    CBZ	R3, L___Lib_Sprintf__doprntf124
;__Lib_Sprintf.c, 467 :: 		
0x1ED8	0xF8BD3016  LDRH	R3, [SP, #22]
0x1EDC	0xF0030301  AND	R3, R3, #1
0x1EE0	0xB29B    UXTH	R3, R3
0x1EE2	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf125
0x1EE4	0x232D    MOVS	R3, #45
0x1EE6	0xF88D3009  STRB	R3, [SP, #9]
0x1EEA	0xE002    B	L___Lib_Sprintf__doprntf126
L___Lib_Sprintf__doprntf125:
0x1EEC	0x232B    MOVS	R3, #43
0x1EEE	0xF88D3009  STRB	R3, [SP, #9]
L___Lib_Sprintf__doprntf126:
0x1EF2	0xF89D3009  LDRB	R3, [SP, #9]
0x1EF6	0x700B    STRB	R3, [R1, #0]
0x1EF8	0xF1010B01  ADD	R11, R1, #1
; pb end address is: 4 (R1)
; pb start address is: 44 (R11)
0x1EFC	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1F00	0x1C5B    ADDS	R3, R3, #1
0x1F02	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 44 (R11)
0x1F06	0xE010    B	L___Lib_Sprintf__doprntf127
L___Lib_Sprintf__doprntf124:
;__Lib_Sprintf.c, 469 :: 		
; pb start address is: 4 (R1)
0x1F08	0xF8BD3016  LDRH	R3, [SP, #22]
0x1F0C	0xF0030301  AND	R3, R3, #1
0x1F10	0xB29B    UXTH	R3, R3
0x1F12	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf361
;__Lib_Sprintf.c, 470 :: 		
0x1F14	0x2320    MOVS	R3, #32
0x1F16	0x700B    STRB	R3, [R1, #0]
0x1F18	0x1C48    ADDS	R0, R1, #1
; pb end address is: 4 (R1)
; pb start address is: 0 (R0)
0x1F1A	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1F1E	0x1C5B    ADDS	R3, R3, #1
0x1F20	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 0 (R0)
0x1F24	0x4683    MOV	R11, R0
0x1F26	0xE000    B	L___Lib_Sprintf__doprntf128
L___Lib_Sprintf__doprntf361:
;__Lib_Sprintf.c, 469 :: 		
0x1F28	0x468B    MOV	R11, R1
;__Lib_Sprintf.c, 470 :: 		
L___Lib_Sprintf__doprntf128:
; pb start address is: 44 (R11)
; pb end address is: 44 (R11)
L___Lib_Sprintf__doprntf127:
;__Lib_Sprintf.c, 471 :: 		
; pb start address is: 44 (R11)
0x1F2A	0x465D    MOV	R5, R11
; pb end address is: 44 (R11)
L___Lib_Sprintf__doprntf120:
;__Lib_Sprintf.c, 472 :: 		
; pb start address is: 20 (R5)
0x1F2C	0x9806    LDR	R0, [SP, #24]
0x1F2E	0xF7FEFC13  BL	__FloatToUnsignedIntegral+0
0x1F32	0x9008    STR	R0, [SP, #32]
;__Lib_Sprintf.c, 473 :: 		
0x1F34	0xF89D3012  LDRB	R3, [SP, #18]
0x1F38	0x009C    LSLS	R4, R3, #2
0x1F3A	0x4B69    LDR	R3, [PC, #420]
0x1F3C	0x191B    ADDS	R3, R3, R4
0x1F3E	0x681C    LDR	R4, [R3, #0]
0x1F40	0x9B08    LDR	R3, [SP, #32]
0x1F42	0xFBB3F3F4  UDIV	R3, R3, R4
0x1F46	0x3330    ADDS	R3, #48
0x1F48	0x702B    STRB	R3, [R5, #0]
0x1F4A	0x1C68    ADDS	R0, R5, #1
; pb end address is: 20 (R5)
; pb start address is: 0 (R0)
0x1F4C	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1F50	0x1C5B    ADDS	R3, R3, #1
0x1F52	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 474 :: 		
0x1F56	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1F5A	0xB933    CBNZ	R3, L___Lib_Sprintf__doprntf332
0x1F5C	0xF8BD3016  LDRH	R3, [SP, #22]
0x1F60	0xF4036300  AND	R3, R3, #2048
0x1F64	0xB29B    UXTH	R3, R3
0x1F66	0xB903    CBNZ	R3, L___Lib_Sprintf__doprntf331
0x1F68	0xE045    B	L___Lib_Sprintf__doprntf131
L___Lib_Sprintf__doprntf332:
L___Lib_Sprintf__doprntf331:
;__Lib_Sprintf.c, 475 :: 		
0x1F6A	0x232E    MOVS	R3, #46
0x1F6C	0x7003    STRB	R3, [R0, #0]
0x1F6E	0xF1000901  ADD	R9, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 36 (R9)
0x1F72	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1F76	0x1C5B    ADDS	R3, R3, #1
0x1F78	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 476 :: 		
0x1F7C	0xF89D4012  LDRB	R4, [SP, #18]
0x1F80	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1F84	0x1B1B    SUB	R3, R3, R4
0x1F86	0xF8AD3010  STRH	R3, [SP, #16]
; pb end address is: 36 (R9)
;__Lib_Sprintf.c, 477 :: 		
L___Lib_Sprintf__doprntf132:
; pb start address is: 36 (R9)
0x1F8A	0xF89D3012  LDRB	R3, [SP, #18]
0x1F8E	0xB1EB    CBZ	R3, L___Lib_Sprintf__doprntf133
;__Lib_Sprintf.c, 478 :: 		
0x1F90	0xF89D3012  LDRB	R3, [SP, #18]
0x1F94	0x1E5B    SUBS	R3, R3, #1
0x1F96	0xB2DB    UXTB	R3, R3
0x1F98	0xF88D3012  STRB	R3, [SP, #18]
0x1F9C	0x009C    LSLS	R4, R3, #2
0x1F9E	0x4B50    LDR	R3, [PC, #320]
0x1FA0	0x191B    ADDS	R3, R3, R4
0x1FA2	0x681C    LDR	R4, [R3, #0]
0x1FA4	0x9B08    LDR	R3, [SP, #32]
0x1FA6	0xFBB3F5F4  UDIV	R5, R3, R4
0x1FAA	0x240A    MOVS	R4, #10
0x1FAC	0xFBB5F3F4  UDIV	R3, R5, R4
0x1FB0	0xFB045313  MLS	R3, R4, R3, R5
0x1FB4	0x3330    ADDS	R3, #48
0x1FB6	0xF8893000  STRB	R3, [R9, #0]
0x1FBA	0xF1090001  ADD	R0, R9, #1
; pb end address is: 36 (R9)
; pb start address is: 0 (R0)
0x1FBE	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1FC2	0x1C5B    ADDS	R3, R3, #1
0x1FC4	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 479 :: 		
0x1FC8	0x4681    MOV	R9, R0
; pb end address is: 0 (R0)
0x1FCA	0xE7DE    B	L___Lib_Sprintf__doprntf132
L___Lib_Sprintf__doprntf133:
;__Lib_Sprintf.c, 480 :: 		
; pb start address is: 36 (R9)
L___Lib_Sprintf__doprntf134:
; pb end address is: 36 (R9)
; pb start address is: 36 (R9)
0x1FCC	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1FD0	0xB183    CBZ	R3, L___Lib_Sprintf__doprntf135
;__Lib_Sprintf.c, 481 :: 		
0x1FD2	0x2330    MOVS	R3, #48
0x1FD4	0xF8893000  STRB	R3, [R9, #0]
0x1FD8	0xF1090001  ADD	R0, R9, #1
; pb end address is: 36 (R9)
; pb start address is: 0 (R0)
0x1FDC	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1FE0	0x1C5B    ADDS	R3, R3, #1
0x1FE2	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 482 :: 		
0x1FE6	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1FEA	0x1E5B    SUBS	R3, R3, #1
0x1FEC	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 483 :: 		
0x1FF0	0x4681    MOV	R9, R0
; pb end address is: 0 (R0)
0x1FF2	0xE7EB    B	L___Lib_Sprintf__doprntf134
L___Lib_Sprintf__doprntf135:
;__Lib_Sprintf.c, 484 :: 		
; pb start address is: 36 (R9)
0x1FF4	0x4648    MOV	R0, R9
L___Lib_Sprintf__doprntf131:
; pb end address is: 36 (R9)
;__Lib_Sprintf.c, 485 :: 		
; pb start address is: 0 (R0)
0x1FF6	0xF8BD3016  LDRH	R3, [SP, #22]
0x1FFA	0xF0030320  AND	R3, R3, #32
0x1FFE	0xB29B    UXTH	R3, R3
0x2000	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf136
;__Lib_Sprintf.c, 486 :: 		
0x2002	0x2345    MOVS	R3, #69
0x2004	0x7003    STRB	R3, [R0, #0]
0x2006	0x1C45    ADDS	R5, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 20 (R5)
0x2008	0xF9BD3028  LDRSH	R3, [SP, #40]
0x200C	0x1C5B    ADDS	R3, R3, #1
0x200E	0xF8AD3028  STRH	R3, [SP, #40]
0x2012	0x4628    MOV	R0, R5
; pb end address is: 20 (R5)
0x2014	0xE008    B	L___Lib_Sprintf__doprntf137
L___Lib_Sprintf__doprntf136:
;__Lib_Sprintf.c, 488 :: 		
; pb start address is: 0 (R0)
0x2016	0x2365    MOVS	R3, #101
0x2018	0x7003    STRB	R3, [R0, #0]
0x201A	0x1C45    ADDS	R5, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 20 (R5)
0x201C	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2020	0x1C5B    ADDS	R3, R3, #1
0x2022	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 20 (R5)
0x2026	0x4628    MOV	R0, R5
L___Lib_Sprintf__doprntf137:
;__Lib_Sprintf.c, 489 :: 		
; pb start address is: 0 (R0)
0x2028	0xF9BD301C  LDRSH	R3, [SP, #28]
0x202C	0x2B00    CMP	R3, #0
0x202E	0xDA0F    BGE	L___Lib_Sprintf__doprntf138
;__Lib_Sprintf.c, 490 :: 		
0x2030	0xF9BD301C  LDRSH	R3, [SP, #28]
0x2034	0x425B    RSBS	R3, R3, #0
0x2036	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 491 :: 		
0x203A	0x232D    MOVS	R3, #45
0x203C	0x7003    STRB	R3, [R0, #0]
0x203E	0xF1000801  ADD	R8, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 32 (R8)
0x2042	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2046	0x1C5B    ADDS	R3, R3, #1
0x2048	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 492 :: 		
0x204C	0x4640    MOV	R0, R8
; pb end address is: 32 (R8)
0x204E	0xE009    B	L___Lib_Sprintf__doprntf139
L___Lib_Sprintf__doprntf138:
;__Lib_Sprintf.c, 494 :: 		
; pb start address is: 0 (R0)
0x2050	0x232B    MOVS	R3, #43
0x2052	0x7003    STRB	R3, [R0, #0]
0x2054	0x1C43    ADDS	R3, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 32 (R8)
0x2056	0x4698    MOV	R8, R3
0x2058	0xF9BD3028  LDRSH	R3, [SP, #40]
0x205C	0x1C5B    ADDS	R3, R3, #1
0x205E	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 32 (R8)
0x2062	0x4640    MOV	R0, R8
L___Lib_Sprintf__doprntf139:
;__Lib_Sprintf.c, 495 :: 		
; pb start address is: 0 (R0)
0x2064	0xF9BD401C  LDRSH	R4, [SP, #28]
0x2068	0x230A    MOVS	R3, #10
0x206A	0xB21B    SXTH	R3, R3
0x206C	0xFB94F3F3  SDIV	R3, R4, R3
0x2070	0xB21B    SXTH	R3, R3
0x2072	0x3330    ADDS	R3, #48
0x2074	0x7003    STRB	R3, [R0, #0]
0x2076	0x1C46    ADDS	R6, R0, #1
0x2078	0x4630    MOV	R0, R6
0x207A	0xF9BD3028  LDRSH	R3, [SP, #40]
0x207E	0x1C5B    ADDS	R3, R3, #1
0x2080	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 496 :: 		
0x2084	0xF9BD501C  LDRSH	R5, [SP, #28]
0x2088	0x240A    MOVS	R4, #10
0x208A	0xB224    SXTH	R4, R4
0x208C	0xFB95F3F4  SDIV	R3, R5, R4
0x2090	0xFB045313  MLS	R3, R4, R3, R5
0x2094	0xB21B    SXTH	R3, R3
0x2096	0x3330    ADDS	R3, #48
0x2098	0x7033    STRB	R3, [R6, #0]
0x209A	0x1C44    ADDS	R4, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 16 (R4)
0x209C	0xF9BD3028  LDRSH	R3, [SP, #40]
0x20A0	0x1C5B    ADDS	R3, R3, #1
0x20A2	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 497 :: 		
0x20A6	0xF8BD3016  LDRH	R3, [SP, #22]
0x20AA	0xF0030308  AND	R3, R3, #8
0x20AE	0xB29B    UXTH	R3, R3
0x20B0	0xB1EB    CBZ	R3, L___Lib_Sprintf__doprntf363
0x20B2	0xF9BD3014  LDRSH	R3, [SP, #20]
0x20B6	0x2B00    CMP	R3, #0
0x20B8	0xDD1B    BLE	L___Lib_Sprintf__doprntf364
L___Lib_Sprintf__doprntf307:
;__Lib_Sprintf.c, 498 :: 		
0x20BA	0x4620    MOV	R0, R4
0x20BC	0xE7FF    B	L___Lib_Sprintf__doprntf143
; pb end address is: 16 (R4)
L___Lib_Sprintf__doprntf362:
;__Lib_Sprintf.c, 500 :: 		
;__Lib_Sprintf.c, 498 :: 		
L___Lib_Sprintf__doprntf143:
;__Lib_Sprintf.c, 499 :: 		
; pb start address is: 0 (R0)
; pb start address is: 0 (R0)
0x20BE	0x2320    MOVS	R3, #32
0x20C0	0x7003    STRB	R3, [R0, #0]
0x20C2	0x1C40    ADDS	R0, R0, #1
; pb end address is: 0 (R0)
0x20C4	0xF9BD3028  LDRSH	R3, [SP, #40]
0x20C8	0x1C5B    ADDS	R3, R3, #1
0x20CA	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 500 :: 		
0x20CE	0xF9BD3014  LDRSH	R3, [SP, #20]
0x20D2	0x1E5B    SUBS	R3, R3, #1
0x20D4	0xB21B    SXTH	R3, R3
0x20D6	0xF8AD3014  STRH	R3, [SP, #20]
0x20DA	0x2B00    CMP	R3, #0
0x20DC	0xF000B804  B	#8
0x20E0	0x8EE00000  	__Lib_Sprintf_dpowers+0
0x20E4	0x00004120  	#1092616192
0x20E8	0xD1E9    BNE	L___Lib_Sprintf__doprntf362
; pb end address is: 0 (R0)
0x20EA	0x4602    MOV	R2, R0
;__Lib_Sprintf.c, 497 :: 		
0x20EC	0xE000    B	L___Lib_Sprintf__doprntf334
L___Lib_Sprintf__doprntf363:
0x20EE	0x4622    MOV	R2, R4
L___Lib_Sprintf__doprntf334:
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x20F0	0xE000    B	L___Lib_Sprintf__doprntf333
L___Lib_Sprintf__doprntf364:
0x20F2	0x4622    MOV	R2, R4
L___Lib_Sprintf__doprntf333:
;__Lib_Sprintf.c, 501 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x20F4	0xF7FFBAAC  B	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 502 :: 		
L___Lib_Sprintf__doprntf88:
;__Lib_Sprintf.c, 505 :: 		
; pb start address is: 48 (R12)
0x20F8	0xF8BD3016  LDRH	R3, [SP, #22]
0x20FC	0xF4037300  AND	R3, R3, #512
0x2100	0xB29B    UXTH	R3, R3
0x2102	0x2B00    CMP	R3, #0
0x2104	0xD05C    BEQ	L___Lib_Sprintf__doprntf365
;__Lib_Sprintf.c, 506 :: 		
0x2106	0xF9BD301C  LDRSH	R3, [SP, #28]
0x210A	0x2B00    CMP	R3, #0
0x210C	0xDA08    BGE	L___Lib_Sprintf__doprntf147
;__Lib_Sprintf.c, 507 :: 		
0x210E	0xF9BD301C  LDRSH	R3, [SP, #28]
0x2112	0x1E5C    SUBS	R4, R3, #1
0x2114	0xB224    SXTH	R4, R4
0x2116	0xF9BD3010  LDRSH	R3, [SP, #16]
0x211A	0x1B1B    SUB	R3, R3, R4
0x211C	0xF8AD3010  STRH	R3, [SP, #16]
L___Lib_Sprintf__doprntf147:
;__Lib_Sprintf.c, 508 :: 		
0x2120	0x9806    LDR	R0, [SP, #24]
0x2122	0xF7FEFB19  BL	__FloatToUnsignedIntegral+0
0x2126	0x9008    STR	R0, [SP, #32]
;__Lib_Sprintf.c, 509 :: 		
0x2128	0x2301    MOVS	R3, #1
0x212A	0xF88D3012  STRB	R3, [SP, #18]
; pb end address is: 48 (R12)
L___Lib_Sprintf__doprntf148:
; pb start address is: 48 (R12)
0x212E	0xF89D3012  LDRB	R3, [SP, #18]
0x2132	0x2B0A    CMP	R3, #10
0x2134	0xD00F    BEQ	L___Lib_Sprintf__doprntf149
;__Lib_Sprintf.c, 510 :: 		
0x2136	0xF89D3012  LDRB	R3, [SP, #18]
0x213A	0x009C    LSLS	R4, R3, #2
0x213C	0x4BF8    LDR	R3, [PC, #992]
0x213E	0x191B    ADDS	R3, R3, R4
0x2140	0x681C    LDR	R4, [R3, #0]
0x2142	0x9B08    LDR	R3, [SP, #32]
0x2144	0x42A3    CMP	R3, R4
0x2146	0xD200    BCS	L___Lib_Sprintf__doprntf151
;__Lib_Sprintf.c, 511 :: 		
0x2148	0xE005    B	L___Lib_Sprintf__doprntf149
L___Lib_Sprintf__doprntf151:
;__Lib_Sprintf.c, 509 :: 		
0x214A	0xF89D3012  LDRB	R3, [SP, #18]
0x214E	0x1C5B    ADDS	R3, R3, #1
0x2150	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 511 :: 		
0x2154	0xE7EB    B	L___Lib_Sprintf__doprntf148
L___Lib_Sprintf__doprntf149:
;__Lib_Sprintf.c, 512 :: 		
0x2156	0xF89D4012  LDRB	R4, [SP, #18]
0x215A	0xF9BD3010  LDRSH	R3, [SP, #16]
0x215E	0x1B1B    SUB	R3, R3, R4
0x2160	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 513 :: 		
0x2164	0x9808    LDR	R0, [SP, #32]
0x2166	0xF7FEFD1F  BL	__UnsignedIntegralToFloat+0
0x216A	0x900D    STR	R0, [SP, #52]
0x216C	0x9A0D    LDR	R2, [SP, #52]
0x216E	0x9806    LDR	R0, [SP, #24]
0x2170	0xF7FEFD30  BL	__Sub_FP+0
0x2174	0x900E    STR	R0, [SP, #56]
0x2176	0xF9BD0010  LDRSH	R0, [SP, #16]
0x217A	0xF7FEFDAD  BL	__Lib_Sprintf_scale+0
0x217E	0x9A0E    LDR	R2, [SP, #56]
0x2180	0xF7FDFFEE  BL	__Mul_FP+0
0x2184	0xF04F527C  MOV	R2, #1056964608
0x2188	0xF7FEFC2C  BL	__Add_FP+0
0x218C	0xF7FEFAE4  BL	__FloatToUnsignedIntegral+0
0x2190	0x9008    STR	R0, [SP, #32]
; pb end address is: 48 (R12)
;__Lib_Sprintf.c, 514 :: 		
L___Lib_Sprintf__doprntf152:
; pb start address is: 48 (R12)
0x2192	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2196	0xB18B    CBZ	R3, L___Lib_Sprintf__doprntf336
0x2198	0x9D08    LDR	R5, [SP, #32]
0x219A	0x240A    MOVS	R4, #10
0x219C	0xFBB5F3F4  UDIV	R3, R5, R4
0x21A0	0xFB045313  MLS	R3, R4, R3, R5
0x21A4	0xB953    CBNZ	R3, L___Lib_Sprintf__doprntf335
L___Lib_Sprintf__doprntf306:
;__Lib_Sprintf.c, 515 :: 		
0x21A6	0x9C08    LDR	R4, [SP, #32]
0x21A8	0x230A    MOVS	R3, #10
0x21AA	0xFBB4F3F3  UDIV	R3, R4, R3
0x21AE	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 516 :: 		
0x21B0	0xF9BD3010  LDRSH	R3, [SP, #16]
0x21B4	0x1E5B    SUBS	R3, R3, #1
0x21B6	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 517 :: 		
0x21BA	0xE7EA    B	L___Lib_Sprintf__doprntf152
;__Lib_Sprintf.c, 514 :: 		
L___Lib_Sprintf__doprntf336:
L___Lib_Sprintf__doprntf335:
;__Lib_Sprintf.c, 518 :: 		
0x21BC	0x46E1    MOV	R9, R12
0x21BE	0xE000    B	L___Lib_Sprintf__doprntf146
; pb end address is: 48 (R12)
L___Lib_Sprintf__doprntf365:
;__Lib_Sprintf.c, 505 :: 		
0x21C0	0x46E1    MOV	R9, R12
;__Lib_Sprintf.c, 518 :: 		
L___Lib_Sprintf__doprntf146:
;__Lib_Sprintf.c, 519 :: 		
; pb start address is: 36 (R9)
0x21C2	0xF9BD3010  LDRSH	R3, [SP, #16]
0x21C6	0x2B0C    CMP	R3, #12
0x21C8	0xDC07    BGT	L___Lib_Sprintf__doprntf156
;__Lib_Sprintf.c, 520 :: 		
0x21CA	0xF9BD0010  LDRSH	R0, [SP, #16]
0x21CE	0xF7FEFC89  BL	__Lib_Sprintf_fround+0
0x21D2	0x9A06    LDR	R2, [SP, #24]
0x21D4	0xF7FEFC06  BL	__Add_FP+0
0x21D8	0x9006    STR	R0, [SP, #24]
L___Lib_Sprintf__doprntf156:
;__Lib_Sprintf.c, 523 :: 		
0x21DA	0x9A06    LDR	R2, [SP, #24]
0x21DC	0xF04F0000  MOV	R0, #0
0x21E0	0xF7FEFE54  BL	__Compare_FP+0
0x21E4	0xF2400000  MOVW	R0, #0
0x21E8	0xD000    BEQ	L___Lib_Sprintf__doprntf392
0x21EA	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf392:
0x21EC	0x2800    CMP	R0, #0
0x21EE	0xD033    BEQ	L___Lib_Sprintf__doprntf339
0x21F0	0x9806    LDR	R0, [SP, #24]
0x21F2	0xF7FEFAB1  BL	__FloatToUnsignedIntegral+0
0x21F6	0xBB78    CBNZ	R0, L___Lib_Sprintf__doprntf338
0x21F8	0xF9BD301C  LDRSH	R3, [SP, #28]
0x21FC	0x2B01    CMP	R3, #1
0x21FE	0xDD2B    BLE	L___Lib_Sprintf__doprntf337
L___Lib_Sprintf__doprntf305:
;__Lib_Sprintf.c, 526 :: 		
0x2200	0xF9BD001C  LDRSH	R0, [SP, #28]
0x2204	0xF7FEFD68  BL	__Lib_Sprintf_scale+0
0x2208	0x900D    STR	R0, [SP, #52]
0x220A	0x9A0D    LDR	R2, [SP, #52]
0x220C	0x9806    LDR	R0, [SP, #24]
0x220E	0xF7FEFA51  BL	__Div_FP+0
0x2212	0x4AC4    LDR	R2, [PC, #784]
0x2214	0xF7FEFE3A  BL	__Compare_FP+0
0x2218	0xF2400000  MOVW	R0, #0
0x221C	0xDA00    BGE	L___Lib_Sprintf__doprntf393
0x221E	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf393:
0x2220	0xB128    CBZ	R0, L___Lib_Sprintf__doprntf160
;__Lib_Sprintf.c, 527 :: 		
0x2222	0xF9BD301C  LDRSH	R3, [SP, #28]
0x2226	0x3B09    SUBS	R3, #9
0x2228	0xF8AD301C  STRH	R3, [SP, #28]
0x222C	0xE004    B	L___Lib_Sprintf__doprntf161
L___Lib_Sprintf__doprntf160:
;__Lib_Sprintf.c, 529 :: 		
0x222E	0xF9BD301C  LDRSH	R3, [SP, #28]
0x2232	0x3B08    SUBS	R3, #8
0x2234	0xF8AD301C  STRH	R3, [SP, #28]
L___Lib_Sprintf__doprntf161:
;__Lib_Sprintf.c, 530 :: 		
0x2238	0xF9BD001C  LDRSH	R0, [SP, #28]
0x223C	0xF7FEFD4C  BL	__Lib_Sprintf_scale+0
0x2240	0x900D    STR	R0, [SP, #52]
0x2242	0x9A0D    LDR	R2, [SP, #52]
0x2244	0x9806    LDR	R0, [SP, #24]
0x2246	0xF7FEFA35  BL	__Div_FP+0
0x224A	0xF7FEFA85  BL	__FloatToUnsignedIntegral+0
0x224E	0x9008    STR	R0, [SP, #32]
;__Lib_Sprintf.c, 531 :: 		
0x2250	0xF04F0300  MOV	R3, #0
0x2254	0x9306    STR	R3, [SP, #24]
;__Lib_Sprintf.c, 532 :: 		
0x2256	0xE010    B	L___Lib_Sprintf__doprntf162
;__Lib_Sprintf.c, 523 :: 		
L___Lib_Sprintf__doprntf339:
L___Lib_Sprintf__doprntf338:
L___Lib_Sprintf__doprntf337:
;__Lib_Sprintf.c, 534 :: 		
0x2258	0x9806    LDR	R0, [SP, #24]
0x225A	0xF7FEFA7D  BL	__FloatToUnsignedIntegral+0
0x225E	0x9008    STR	R0, [SP, #32]
;__Lib_Sprintf.c, 535 :: 		
0x2260	0x9808    LDR	R0, [SP, #32]
0x2262	0xF7FEFCA1  BL	__UnsignedIntegralToFloat+0
0x2266	0x900D    STR	R0, [SP, #52]
0x2268	0x9A0D    LDR	R2, [SP, #52]
0x226A	0x9806    LDR	R0, [SP, #24]
0x226C	0xF7FEFCB2  BL	__Sub_FP+0
0x2270	0x9006    STR	R0, [SP, #24]
;__Lib_Sprintf.c, 536 :: 		
0x2272	0x2300    MOVS	R3, #0
0x2274	0xB21B    SXTH	R3, R3
0x2276	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 537 :: 		
L___Lib_Sprintf__doprntf162:
;__Lib_Sprintf.c, 538 :: 		
0x227A	0x2301    MOVS	R3, #1
0x227C	0xF88D3012  STRB	R3, [SP, #18]
; pb end address is: 36 (R9)
0x2280	0x464F    MOV	R7, R9
L___Lib_Sprintf__doprntf163:
; pb start address is: 28 (R7)
0x2282	0xF89D3012  LDRB	R3, [SP, #18]
0x2286	0x2B0A    CMP	R3, #10
0x2288	0xD00F    BEQ	L___Lib_Sprintf__doprntf164
;__Lib_Sprintf.c, 539 :: 		
0x228A	0xF89D3012  LDRB	R3, [SP, #18]
0x228E	0x009C    LSLS	R4, R3, #2
0x2290	0x4BA3    LDR	R3, [PC, #652]
0x2292	0x191B    ADDS	R3, R3, R4
0x2294	0x681C    LDR	R4, [R3, #0]
0x2296	0x9B08    LDR	R3, [SP, #32]
0x2298	0x42A3    CMP	R3, R4
0x229A	0xD200    BCS	L___Lib_Sprintf__doprntf166
;__Lib_Sprintf.c, 540 :: 		
0x229C	0xE005    B	L___Lib_Sprintf__doprntf164
L___Lib_Sprintf__doprntf166:
;__Lib_Sprintf.c, 538 :: 		
0x229E	0xF89D3012  LDRB	R3, [SP, #18]
0x22A2	0x1C5B    ADDS	R3, R3, #1
0x22A4	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 540 :: 		
0x22A8	0xE7EB    B	L___Lib_Sprintf__doprntf163
L___Lib_Sprintf__doprntf164:
;__Lib_Sprintf.c, 541 :: 		
0x22AA	0xF89D4012  LDRB	R4, [SP, #18]
0x22AE	0xF9BD3010  LDRSH	R3, [SP, #16]
0x22B2	0x191C    ADDS	R4, R3, R4
0x22B4	0xB224    SXTH	R4, R4
0x22B6	0xF9BD301C  LDRSH	R3, [SP, #28]
0x22BA	0x18E4    ADDS	R4, R4, R3
0x22BC	0xB224    SXTH	R4, R4
0x22BE	0xF9BD3014  LDRSH	R3, [SP, #20]
0x22C2	0x1B1B    SUB	R3, R3, R4
0x22C4	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 542 :: 		
0x22C8	0xF8BD3016  LDRH	R3, [SP, #22]
0x22CC	0xF4036300  AND	R3, R3, #2048
0x22D0	0xB29B    UXTH	R3, R3
0x22D2	0xB91B    CBNZ	R3, L___Lib_Sprintf__doprntf341
0x22D4	0xF9BD3010  LDRSH	R3, [SP, #16]
0x22D8	0xB903    CBNZ	R3, L___Lib_Sprintf__doprntf340
0x22DA	0xE004    B	L___Lib_Sprintf__doprntf169
L___Lib_Sprintf__doprntf341:
L___Lib_Sprintf__doprntf340:
;__Lib_Sprintf.c, 543 :: 		
0x22DC	0xF9BD3014  LDRSH	R3, [SP, #20]
0x22E0	0x1E5B    SUBS	R3, R3, #1
0x22E2	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf169:
;__Lib_Sprintf.c, 544 :: 		
0x22E6	0xF8BD3016  LDRH	R3, [SP, #22]
0x22EA	0xF0030303  AND	R3, R3, #3
0x22EE	0xB29B    UXTH	R3, R3
0x22F0	0xB123    CBZ	R3, L___Lib_Sprintf__doprntf170
;__Lib_Sprintf.c, 545 :: 		
0x22F2	0xF9BD3014  LDRSH	R3, [SP, #20]
0x22F6	0x1E5B    SUBS	R3, R3, #1
0x22F8	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf170:
;__Lib_Sprintf.c, 546 :: 		
0x22FC	0xF8BD3016  LDRH	R3, [SP, #22]
0x2300	0xF0030304  AND	R3, R3, #4
0x2304	0xB29B    UXTH	R3, R3
0x2306	0x2B00    CMP	R3, #0
0x2308	0xD041    BEQ	L___Lib_Sprintf__doprntf171
;__Lib_Sprintf.c, 547 :: 		
0x230A	0xF8BD3016  LDRH	R3, [SP, #22]
0x230E	0xF0030302  AND	R3, R3, #2
0x2312	0xB29B    UXTH	R3, R3
0x2314	0xB1B3    CBZ	R3, L___Lib_Sprintf__doprntf172
;__Lib_Sprintf.c, 548 :: 		
0x2316	0xF8BD3016  LDRH	R3, [SP, #22]
0x231A	0xF0030301  AND	R3, R3, #1
0x231E	0xB29B    UXTH	R3, R3
0x2320	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf173
0x2322	0x232D    MOVS	R3, #45
0x2324	0xF88D300A  STRB	R3, [SP, #10]
0x2328	0xE002    B	L___Lib_Sprintf__doprntf174
L___Lib_Sprintf__doprntf173:
0x232A	0x232B    MOVS	R3, #43
0x232C	0xF88D300A  STRB	R3, [SP, #10]
L___Lib_Sprintf__doprntf174:
0x2330	0xF89D300A  LDRB	R3, [SP, #10]
0x2334	0x703B    STRB	R3, [R7, #0]
0x2336	0x1C7F    ADDS	R7, R7, #1
0x2338	0xF9BD3028  LDRSH	R3, [SP, #40]
0x233C	0x1C5B    ADDS	R3, R3, #1
0x233E	0xF8AD3028  STRH	R3, [SP, #40]
0x2342	0xE00F    B	L___Lib_Sprintf__doprntf175
L___Lib_Sprintf__doprntf172:
;__Lib_Sprintf.c, 550 :: 		
0x2344	0xF8BD3016  LDRH	R3, [SP, #22]
0x2348	0xF0030301  AND	R3, R3, #1
0x234C	0xB29B    UXTH	R3, R3
0x234E	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf366
;__Lib_Sprintf.c, 551 :: 		
0x2350	0x2320    MOVS	R3, #32
0x2352	0x703B    STRB	R3, [R7, #0]
0x2354	0x1C7E    ADDS	R6, R7, #1
; pb end address is: 28 (R7)
; pb start address is: 24 (R6)
0x2356	0xF9BD3028  LDRSH	R3, [SP, #40]
0x235A	0x1C5B    ADDS	R3, R3, #1
0x235C	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 24 (R6)
0x2360	0x4637    MOV	R7, R6
0x2362	0xE7FF    B	L___Lib_Sprintf__doprntf176
L___Lib_Sprintf__doprntf366:
;__Lib_Sprintf.c, 550 :: 		
;__Lib_Sprintf.c, 551 :: 		
L___Lib_Sprintf__doprntf176:
; pb start address is: 28 (R7)
; pb end address is: 28 (R7)
L___Lib_Sprintf__doprntf175:
;__Lib_Sprintf.c, 552 :: 		
; pb start address is: 28 (R7)
0x2364	0x463A    MOV	R2, R7
; pb end address is: 28 (R7)
L___Lib_Sprintf__doprntf177:
; pb start address is: 8 (R2)
0x2366	0xF9BD3014  LDRSH	R3, [SP, #20]
0x236A	0x2B00    CMP	R3, #0
0x236C	0xDD0E    BLE	L___Lib_Sprintf__doprntf178
;__Lib_Sprintf.c, 553 :: 		
0x236E	0x2330    MOVS	R3, #48
0x2370	0x7013    STRB	R3, [R2, #0]
0x2372	0x1C57    ADDS	R7, R2, #1
; pb end address is: 8 (R2)
; pb start address is: 28 (R7)
0x2374	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2378	0x1C5B    ADDS	R3, R3, #1
0x237A	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 554 :: 		
0x237E	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2382	0x1E5B    SUBS	R3, R3, #1
0x2384	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 555 :: 		
0x2388	0x463A    MOV	R2, R7
; pb end address is: 28 (R7)
0x238A	0xE7EC    B	L___Lib_Sprintf__doprntf177
L___Lib_Sprintf__doprntf178:
;__Lib_Sprintf.c, 556 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x238C	0xE04B    B	L___Lib_Sprintf__doprntf179
L___Lib_Sprintf__doprntf171:
;__Lib_Sprintf.c, 558 :: 		
; pb start address is: 28 (R7)
0x238E	0xF8BD3016  LDRH	R3, [SP, #22]
0x2392	0xF0030308  AND	R3, R3, #8
0x2396	0xB29B    UXTH	R3, R3
0x2398	0xB9A3    CBNZ	R3, L___Lib_Sprintf__doprntf367
; pb end address is: 28 (R7)
0x239A	0x4638    MOV	R0, R7
;__Lib_Sprintf.c, 559 :: 		
L___Lib_Sprintf__doprntf181:
; pb start address is: 0 (R0)
0x239C	0xF9BD3014  LDRSH	R3, [SP, #20]
0x23A0	0x2B00    CMP	R3, #0
0x23A2	0xDD0E    BLE	L___Lib_Sprintf__doprntf182
;__Lib_Sprintf.c, 560 :: 		
0x23A4	0x2320    MOVS	R3, #32
0x23A6	0x7003    STRB	R3, [R0, #0]
0x23A8	0x1C47    ADDS	R7, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 28 (R7)
0x23AA	0xF9BD3028  LDRSH	R3, [SP, #40]
0x23AE	0x1C5B    ADDS	R3, R3, #1
0x23B0	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 561 :: 		
0x23B4	0xF9BD3014  LDRSH	R3, [SP, #20]
0x23B8	0x1E5B    SUBS	R3, R3, #1
0x23BA	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 562 :: 		
0x23BE	0x4638    MOV	R0, R7
; pb end address is: 28 (R7)
0x23C0	0xE7EC    B	L___Lib_Sprintf__doprntf181
L___Lib_Sprintf__doprntf182:
; pb start address is: 0 (R0)
0x23C2	0xE000    B	L___Lib_Sprintf__doprntf180
; pb end address is: 0 (R0)
L___Lib_Sprintf__doprntf367:
;__Lib_Sprintf.c, 558 :: 		
0x23C4	0x4638    MOV	R0, R7
;__Lib_Sprintf.c, 562 :: 		
L___Lib_Sprintf__doprntf180:
;__Lib_Sprintf.c, 563 :: 		
; pb start address is: 0 (R0)
0x23C6	0xF8BD3016  LDRH	R3, [SP, #22]
0x23CA	0xF0030302  AND	R3, R3, #2
0x23CE	0xB29B    UXTH	R3, R3
0x23D0	0xB1BB    CBZ	R3, L___Lib_Sprintf__doprntf183
;__Lib_Sprintf.c, 564 :: 		
0x23D2	0xF8BD3016  LDRH	R3, [SP, #22]
0x23D6	0xF0030301  AND	R3, R3, #1
0x23DA	0xB29B    UXTH	R3, R3
0x23DC	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf184
0x23DE	0x232D    MOVS	R3, #45
0x23E0	0xF88D300B  STRB	R3, [SP, #11]
0x23E4	0xE002    B	L___Lib_Sprintf__doprntf185
L___Lib_Sprintf__doprntf184:
0x23E6	0x232B    MOVS	R3, #43
0x23E8	0xF88D300B  STRB	R3, [SP, #11]
L___Lib_Sprintf__doprntf185:
0x23EC	0xF89D300B  LDRB	R3, [SP, #11]
0x23F0	0x7003    STRB	R3, [R0, #0]
0x23F2	0x1C46    ADDS	R6, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 24 (R6)
0x23F4	0xF9BD3028  LDRSH	R3, [SP, #40]
0x23F8	0x1C5B    ADDS	R3, R3, #1
0x23FA	0xF8AD3028  STRH	R3, [SP, #40]
0x23FE	0x4632    MOV	R2, R6
; pb end address is: 24 (R6)
0x2400	0xE011    B	L___Lib_Sprintf__doprntf186
L___Lib_Sprintf__doprntf183:
;__Lib_Sprintf.c, 566 :: 		
; pb start address is: 0 (R0)
0x2402	0xF8BD3016  LDRH	R3, [SP, #22]
0x2406	0xF0030301  AND	R3, R3, #1
0x240A	0xB29B    UXTH	R3, R3
0x240C	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf368
;__Lib_Sprintf.c, 567 :: 		
0x240E	0x2320    MOVS	R3, #32
0x2410	0x7003    STRB	R3, [R0, #0]
0x2412	0x1C41    ADDS	R1, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 4 (R1)
0x2414	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2418	0x1C5B    ADDS	R3, R3, #1
0x241A	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 4 (R1)
0x241E	0x460E    MOV	R6, R1
0x2420	0xE000    B	L___Lib_Sprintf__doprntf187
L___Lib_Sprintf__doprntf368:
;__Lib_Sprintf.c, 566 :: 		
0x2422	0x4606    MOV	R6, R0
;__Lib_Sprintf.c, 567 :: 		
L___Lib_Sprintf__doprntf187:
; pb start address is: 24 (R6)
0x2424	0x4632    MOV	R2, R6
; pb end address is: 24 (R6)
L___Lib_Sprintf__doprntf186:
;__Lib_Sprintf.c, 568 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
L___Lib_Sprintf__doprntf179:
;__Lib_Sprintf.c, 569 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
L___Lib_Sprintf__doprntf188:
; pb start address is: 8 (R2)
0x2426	0xF89D4012  LDRB	R4, [SP, #18]
0x242A	0xF89D3012  LDRB	R3, [SP, #18]
0x242E	0x1E5B    SUBS	R3, R3, #1
0x2430	0xF88D3012  STRB	R3, [SP, #18]
0x2434	0xB1BC    CBZ	R4, L___Lib_Sprintf__doprntf189
;__Lib_Sprintf.c, 570 :: 		
0x2436	0xF89D3012  LDRB	R3, [SP, #18]
0x243A	0x009C    LSLS	R4, R3, #2
0x243C	0x4B38    LDR	R3, [PC, #224]
0x243E	0x191B    ADDS	R3, R3, R4
0x2440	0x681C    LDR	R4, [R3, #0]
0x2442	0x9B08    LDR	R3, [SP, #32]
0x2444	0xFBB3F5F4  UDIV	R5, R3, R4
0x2448	0x240A    MOVS	R4, #10
0x244A	0xFBB5F3F4  UDIV	R3, R5, R4
0x244E	0xFB045313  MLS	R3, R4, R3, R5
0x2452	0x3330    ADDS	R3, #48
0x2454	0x7013    STRB	R3, [R2, #0]
0x2456	0x1C50    ADDS	R0, R2, #1
; pb end address is: 8 (R2)
; pb start address is: 0 (R0)
0x2458	0xF9BD3028  LDRSH	R3, [SP, #40]
0x245C	0x1C5B    ADDS	R3, R3, #1
0x245E	0xF8AD3028  STRH	R3, [SP, #40]
0x2462	0x4602    MOV	R2, R0
; pb end address is: 0 (R0)
0x2464	0xE7DF    B	L___Lib_Sprintf__doprntf188
L___Lib_Sprintf__doprntf189:
;__Lib_Sprintf.c, 571 :: 		
; pb start address is: 8 (R2)
0x2466	0x4610    MOV	R0, R2
L___Lib_Sprintf__doprntf190:
; pb end address is: 8 (R2)
; pb start address is: 0 (R0)
0x2468	0xF9BD301C  LDRSH	R3, [SP, #28]
0x246C	0x2B00    CMP	R3, #0
0x246E	0xDD0E    BLE	L___Lib_Sprintf__doprntf191
;__Lib_Sprintf.c, 572 :: 		
0x2470	0x2330    MOVS	R3, #48
0x2472	0x7003    STRB	R3, [R0, #0]
0x2474	0x1C42    ADDS	R2, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 8 (R2)
0x2476	0xF9BD3028  LDRSH	R3, [SP, #40]
0x247A	0x1C5B    ADDS	R3, R3, #1
0x247C	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 573 :: 		
0x2480	0xF9BD301C  LDRSH	R3, [SP, #28]
0x2484	0x1E5B    SUBS	R3, R3, #1
0x2486	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 574 :: 		
0x248A	0x4610    MOV	R0, R2
; pb end address is: 8 (R2)
0x248C	0xE7EC    B	L___Lib_Sprintf__doprntf190
L___Lib_Sprintf__doprntf191:
;__Lib_Sprintf.c, 575 :: 		
; pb start address is: 0 (R0)
0x248E	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2492	0x2B08    CMP	R3, #8
0x2494	0xDD03    BLE	L___Lib_Sprintf__doprntf192
;__Lib_Sprintf.c, 576 :: 		
0x2496	0x2308    MOVS	R3, #8
0x2498	0xF88D3012  STRB	R3, [SP, #18]
0x249C	0xE003    B	L___Lib_Sprintf__doprntf193
L___Lib_Sprintf__doprntf192:
;__Lib_Sprintf.c, 578 :: 		
0x249E	0xF9BD3010  LDRSH	R3, [SP, #16]
0x24A2	0xF88D3012  STRB	R3, [SP, #18]
L___Lib_Sprintf__doprntf193:
;__Lib_Sprintf.c, 579 :: 		
0x24A6	0xF89D4012  LDRB	R4, [SP, #18]
0x24AA	0xF9BD3010  LDRSH	R3, [SP, #16]
0x24AE	0x1B1B    SUB	R3, R3, R4
0x24B0	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 580 :: 		
0x24B4	0xF89D3012  LDRB	R3, [SP, #18]
0x24B8	0xB93B    CBNZ	R3, L___Lib_Sprintf__doprntf343
0x24BA	0xF8BD3016  LDRH	R3, [SP, #22]
0x24BE	0xF4036300  AND	R3, R3, #2048
0x24C2	0xB29B    UXTH	R3, R3
0x24C4	0xB90B    CBNZ	R3, L___Lib_Sprintf__doprntf342
0x24C6	0x4681    MOV	R9, R0
0x24C8	0xE008    B	L___Lib_Sprintf__doprntf196
L___Lib_Sprintf__doprntf343:
L___Lib_Sprintf__doprntf342:
;__Lib_Sprintf.c, 581 :: 		
0x24CA	0x232E    MOVS	R3, #46
0x24CC	0x7003    STRB	R3, [R0, #0]
0x24CE	0x1C44    ADDS	R4, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 16 (R4)
0x24D0	0xF9BD3028  LDRSH	R3, [SP, #40]
0x24D4	0x1C5B    ADDS	R3, R3, #1
0x24D6	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 16 (R4)
0x24DA	0x46A1    MOV	R9, R4
L___Lib_Sprintf__doprntf196:
;__Lib_Sprintf.c, 583 :: 		
; pb start address is: 36 (R9)
0x24DC	0xF89D0012  LDRB	R0, [SP, #18]
0x24E0	0xF7FEFBFA  BL	__Lib_Sprintf_scale+0
0x24E4	0x9A06    LDR	R2, [SP, #24]
0x24E6	0xF7FDFE3B  BL	__Mul_FP+0
0x24EA	0xF7FDFF03  BL	__FloatToSignedIntegral+0
0x24EE	0x9008    STR	R0, [SP, #32]
; pb end address is: 36 (R9)
0x24F0	0x464F    MOV	R7, R9
;__Lib_Sprintf.c, 584 :: 		
L___Lib_Sprintf__doprntf197:
; pb start address is: 28 (R7)
0x24F2	0xF89D3012  LDRB	R3, [SP, #18]
0x24F6	0xB313    CBZ	R3, L___Lib_Sprintf__doprntf198
;__Lib_Sprintf.c, 585 :: 		
0x24F8	0xF89D3012  LDRB	R3, [SP, #18]
0x24FC	0x1E5B    SUBS	R3, R3, #1
0x24FE	0xB2DB    UXTB	R3, R3
0x2500	0xF88D3012  STRB	R3, [SP, #18]
0x2504	0x009C    LSLS	R4, R3, #2
0x2506	0x4B06    LDR	R3, [PC, #24]
0x2508	0x191B    ADDS	R3, R3, R4
0x250A	0x681C    LDR	R4, [R3, #0]
0x250C	0x9B08    LDR	R3, [SP, #32]
0x250E	0xFBB3F5F4  UDIV	R5, R3, R4
0x2512	0x240A    MOVS	R4, #10
0x2514	0xFBB5F3F4  UDIV	R3, R5, R4
0x2518	0xFB045313  MLS	R3, R4, R3, R5
0x251C	0xF000B804  B	#8
0x2520	0x8EE00000  	__Lib_Sprintf_dpowers+0
0x2524	0x705F4089  	#1082749023
0x2528	0x3330    ADDS	R3, #48
0x252A	0x703B    STRB	R3, [R7, #0]
0x252C	0xF1070901  ADD	R9, R7, #1
; pb end address is: 28 (R7)
; pb start address is: 36 (R9)
0x2530	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2534	0x1C5B    ADDS	R3, R3, #1
0x2536	0xF8AD3028  STRH	R3, [SP, #40]
0x253A	0x464F    MOV	R7, R9
; pb end address is: 36 (R9)
0x253C	0xE7D9    B	L___Lib_Sprintf__doprntf197
L___Lib_Sprintf__doprntf198:
;__Lib_Sprintf.c, 587 :: 		
; pb start address is: 28 (R7)
0x253E	0x463A    MOV	R2, R7
L___Lib_Sprintf__doprntf199:
; pb end address is: 28 (R7)
; pb start address is: 8 (R2)
0x2540	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2544	0xB173    CBZ	R3, L___Lib_Sprintf__doprntf200
;__Lib_Sprintf.c, 588 :: 		
0x2546	0x2330    MOVS	R3, #48
0x2548	0x7013    STRB	R3, [R2, #0]
0x254A	0x1C57    ADDS	R7, R2, #1
; pb end address is: 8 (R2)
; pb start address is: 28 (R7)
0x254C	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2550	0x1C5B    ADDS	R3, R3, #1
0x2552	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 589 :: 		
0x2556	0xF9BD3010  LDRSH	R3, [SP, #16]
0x255A	0x1E5B    SUBS	R3, R3, #1
0x255C	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 590 :: 		
0x2560	0x463A    MOV	R2, R7
; pb end address is: 28 (R7)
0x2562	0xE7ED    B	L___Lib_Sprintf__doprntf199
L___Lib_Sprintf__doprntf200:
;__Lib_Sprintf.c, 591 :: 		
; pb start address is: 8 (R2)
0x2564	0xF8BD3016  LDRH	R3, [SP, #22]
0x2568	0xF0030308  AND	R3, R3, #8
0x256C	0xB29B    UXTH	R3, R3
0x256E	0xB1C3    CBZ	R3, L___Lib_Sprintf__doprntf370
0x2570	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2574	0x2B00    CMP	R3, #0
0x2576	0xDD17    BLE	L___Lib_Sprintf__doprntf371
L___Lib_Sprintf__doprntf302:
;__Lib_Sprintf.c, 592 :: 		
0x2578	0x4610    MOV	R0, R2
0x257A	0xE000    B	L___Lib_Sprintf__doprntf204
; pb end address is: 8 (R2)
L___Lib_Sprintf__doprntf369:
;__Lib_Sprintf.c, 594 :: 		
0x257C	0x4628    MOV	R0, R5
;__Lib_Sprintf.c, 592 :: 		
L___Lib_Sprintf__doprntf204:
;__Lib_Sprintf.c, 593 :: 		
; pb start address is: 0 (R0)
; pb start address is: 20 (R5)
0x257E	0x2320    MOVS	R3, #32
0x2580	0x7003    STRB	R3, [R0, #0]
0x2582	0x1C45    ADDS	R5, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 20 (R5)
; pb end address is: 20 (R5)
0x2584	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2588	0x1C5B    ADDS	R3, R3, #1
0x258A	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 594 :: 		
0x258E	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2592	0x1E5B    SUBS	R3, R3, #1
0x2594	0xB21B    SXTH	R3, R3
0x2596	0xF8AD3014  STRH	R3, [SP, #20]
0x259A	0x2B00    CMP	R3, #0
0x259C	0xD1EE    BNE	L___Lib_Sprintf__doprntf369
; pb end address is: 20 (R5)
0x259E	0x462B    MOV	R3, R5
;__Lib_Sprintf.c, 591 :: 		
0x25A0	0xE000    B	L___Lib_Sprintf__doprntf345
L___Lib_Sprintf__doprntf370:
0x25A2	0x4613    MOV	R3, R2
L___Lib_Sprintf__doprntf345:
; pb start address is: 12 (R3)
0x25A4	0x461A    MOV	R2, R3
; pb end address is: 12 (R3)
0x25A6	0xE7FF    B	L___Lib_Sprintf__doprntf344
L___Lib_Sprintf__doprntf371:
L___Lib_Sprintf__doprntf344:
;__Lib_Sprintf.c, 595 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x25A8	0xF7FFB852  B	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 596 :: 		
L___Lib_Sprintf__doprntf72:
;__Lib_Sprintf.c, 598 :: 		
; pb start address is: 48 (R12)
0x25AC	0xF8BD3016  LDRH	R3, [SP, #22]
0x25B0	0xF00303C0  AND	R3, R3, #192
0x25B4	0xB29B    UXTH	R3, R3
0x25B6	0xBB13    CBNZ	R3, L___Lib_Sprintf__doprntf207
;__Lib_Sprintf.c, 600 :: 		
0x25B8	0xF8BD3016  LDRH	R3, [SP, #22]
0x25BC	0xF0030310  AND	R3, R3, #16
0x25C0	0xB29B    UXTH	R3, R3
0x25C2	0xB13B    CBZ	R3, L___Lib_Sprintf__doprntf208
;__Lib_Sprintf.c, 601 :: 		
0x25C4	0x9B0C    LDR	R3, [SP, #48]
0x25C6	0x681D    LDR	R5, [R3, #0]
0x25C8	0x1D2C    ADDS	R4, R5, #4
0x25CA	0x9B0C    LDR	R3, [SP, #48]
0x25CC	0x601C    STR	R4, [R3, #0]
0x25CE	0x682B    LDR	R3, [R5, #0]
0x25D0	0x9308    STR	R3, [SP, #32]
0x25D2	0xE007    B	L___Lib_Sprintf__doprntf209
L___Lib_Sprintf__doprntf208:
;__Lib_Sprintf.c, 604 :: 		
0x25D4	0x9B0C    LDR	R3, [SP, #48]
0x25D6	0x681D    LDR	R5, [R3, #0]
0x25D8	0x1D2C    ADDS	R4, R5, #4
0x25DA	0x9B0C    LDR	R3, [SP, #48]
0x25DC	0x601C    STR	R4, [R3, #0]
0x25DE	0xF9B53000  LDRSH	R3, [R5, #0]
0x25E2	0x9308    STR	R3, [SP, #32]
L___Lib_Sprintf__doprntf209:
;__Lib_Sprintf.c, 605 :: 		
0x25E4	0x9B08    LDR	R3, [SP, #32]
0x25E6	0x2B00    CMP	R3, #0
0x25E8	0xDA08    BGE	L___Lib_Sprintf__doprntf210
;__Lib_Sprintf.c, 606 :: 		
0x25EA	0xF8BD3016  LDRH	R3, [SP, #22]
0x25EE	0xF0430303  ORR	R3, R3, #3
0x25F2	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 607 :: 		
0x25F6	0x9B08    LDR	R3, [SP, #32]
0x25F8	0x425B    RSBS	R3, R3, #0
0x25FA	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 608 :: 		
L___Lib_Sprintf__doprntf210:
;__Lib_Sprintf.c, 609 :: 		
0x25FC	0xE014    B	L___Lib_Sprintf__doprntf211
L___Lib_Sprintf__doprntf207:
;__Lib_Sprintf.c, 612 :: 		
0x25FE	0xF8BD3016  LDRH	R3, [SP, #22]
0x2602	0xF0030310  AND	R3, R3, #16
0x2606	0xB29B    UXTH	R3, R3
0x2608	0xB13B    CBZ	R3, L___Lib_Sprintf__doprntf212
;__Lib_Sprintf.c, 613 :: 		
0x260A	0x9B0C    LDR	R3, [SP, #48]
0x260C	0x681D    LDR	R5, [R3, #0]
0x260E	0x1D2C    ADDS	R4, R5, #4
0x2610	0x9B0C    LDR	R3, [SP, #48]
0x2612	0x601C    STR	R4, [R3, #0]
0x2614	0x682B    LDR	R3, [R5, #0]
0x2616	0x9308    STR	R3, [SP, #32]
0x2618	0xE006    B	L___Lib_Sprintf__doprntf213
L___Lib_Sprintf__doprntf212:
;__Lib_Sprintf.c, 616 :: 		
0x261A	0x9B0C    LDR	R3, [SP, #48]
0x261C	0x681D    LDR	R5, [R3, #0]
0x261E	0x1D2C    ADDS	R4, R5, #4
0x2620	0x9B0C    LDR	R3, [SP, #48]
0x2622	0x601C    STR	R4, [R3, #0]
0x2624	0x882B    LDRH	R3, [R5, #0]
0x2626	0x9308    STR	R3, [SP, #32]
L___Lib_Sprintf__doprntf213:
;__Lib_Sprintf.c, 617 :: 		
L___Lib_Sprintf__doprntf211:
;__Lib_Sprintf.c, 618 :: 		
0x2628	0xF9BD3010  LDRSH	R3, [SP, #16]
0x262C	0xB933    CBNZ	R3, L___Lib_Sprintf__doprntf347
0x262E	0x9B08    LDR	R3, [SP, #32]
0x2630	0xB923    CBNZ	R3, L___Lib_Sprintf__doprntf346
L___Lib_Sprintf__doprntf301:
;__Lib_Sprintf.c, 619 :: 		
0x2632	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2636	0x1C5B    ADDS	R3, R3, #1
0x2638	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 618 :: 		
L___Lib_Sprintf__doprntf347:
L___Lib_Sprintf__doprntf346:
;__Lib_Sprintf.c, 620 :: 		
0x263C	0xF8BD3016  LDRH	R3, [SP, #22]
0x2640	0xF00303C0  AND	R3, R3, #192
0x2644	0xB2DD    UXTB	R5, R3
0x2646	0xE04A    B	L___Lib_Sprintf__doprntf217
;__Lib_Sprintf.c, 621 :: 		
L___Lib_Sprintf__doprntf219:
;__Lib_Sprintf.c, 622 :: 		
L___Lib_Sprintf__doprntf220:
;__Lib_Sprintf.c, 623 :: 		
0x2648	0x2301    MOVS	R3, #1
0x264A	0xF88D3012  STRB	R3, [SP, #18]
; pb end address is: 48 (R12)
0x264E	0x4667    MOV	R7, R12
L___Lib_Sprintf__doprntf221:
; pb start address is: 28 (R7)
0x2650	0xF89D3012  LDRB	R3, [SP, #18]
0x2654	0x2B0A    CMP	R3, #10
0x2656	0xD00F    BEQ	L___Lib_Sprintf__doprntf222
;__Lib_Sprintf.c, 624 :: 		
0x2658	0xF89D3012  LDRB	R3, [SP, #18]
0x265C	0x009C    LSLS	R4, R3, #2
0x265E	0x4BF8    LDR	R3, [PC, #992]
0x2660	0x191B    ADDS	R3, R3, R4
0x2662	0x681C    LDR	R4, [R3, #0]
0x2664	0x9B08    LDR	R3, [SP, #32]
0x2666	0x42A3    CMP	R3, R4
0x2668	0xD200    BCS	L___Lib_Sprintf__doprntf224
;__Lib_Sprintf.c, 625 :: 		
0x266A	0xE005    B	L___Lib_Sprintf__doprntf222
L___Lib_Sprintf__doprntf224:
;__Lib_Sprintf.c, 623 :: 		
0x266C	0xF89D3012  LDRB	R3, [SP, #18]
0x2670	0x1C5B    ADDS	R3, R3, #1
0x2672	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 625 :: 		
0x2676	0xE7EB    B	L___Lib_Sprintf__doprntf221
L___Lib_Sprintf__doprntf222:
;__Lib_Sprintf.c, 626 :: 		
; pb end address is: 28 (R7)
0x2678	0xE03A    B	L___Lib_Sprintf__doprntf218
;__Lib_Sprintf.c, 628 :: 		
L___Lib_Sprintf__doprntf225:
;__Lib_Sprintf.c, 629 :: 		
; pb start address is: 48 (R12)
0x267A	0x2301    MOVS	R3, #1
0x267C	0xF88D3012  STRB	R3, [SP, #18]
; pb end address is: 48 (R12)
0x2680	0x4667    MOV	R7, R12
L___Lib_Sprintf__doprntf226:
; pb start address is: 28 (R7)
0x2682	0xF89D3012  LDRB	R3, [SP, #18]
0x2686	0x2B08    CMP	R3, #8
0x2688	0xD00F    BEQ	L___Lib_Sprintf__doprntf227
;__Lib_Sprintf.c, 630 :: 		
0x268A	0xF89D3012  LDRB	R3, [SP, #18]
0x268E	0x009C    LSLS	R4, R3, #2
0x2690	0x4BEC    LDR	R3, [PC, #944]
0x2692	0x191B    ADDS	R3, R3, R4
0x2694	0x681C    LDR	R4, [R3, #0]
0x2696	0x9B08    LDR	R3, [SP, #32]
0x2698	0x42A3    CMP	R3, R4
0x269A	0xD200    BCS	L___Lib_Sprintf__doprntf229
;__Lib_Sprintf.c, 631 :: 		
0x269C	0xE005    B	L___Lib_Sprintf__doprntf227
L___Lib_Sprintf__doprntf229:
;__Lib_Sprintf.c, 629 :: 		
0x269E	0xF89D3012  LDRB	R3, [SP, #18]
0x26A2	0x1C5B    ADDS	R3, R3, #1
0x26A4	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 631 :: 		
0x26A8	0xE7EB    B	L___Lib_Sprintf__doprntf226
L___Lib_Sprintf__doprntf227:
;__Lib_Sprintf.c, 632 :: 		
; pb end address is: 28 (R7)
0x26AA	0xE021    B	L___Lib_Sprintf__doprntf218
;__Lib_Sprintf.c, 634 :: 		
L___Lib_Sprintf__doprntf230:
;__Lib_Sprintf.c, 635 :: 		
; pb start address is: 48 (R12)
0x26AC	0x2301    MOVS	R3, #1
0x26AE	0xF88D3012  STRB	R3, [SP, #18]
; pb end address is: 48 (R12)
0x26B2	0x4667    MOV	R7, R12
L___Lib_Sprintf__doprntf231:
; pb start address is: 28 (R7)
0x26B4	0xF89D3012  LDRB	R3, [SP, #18]
0x26B8	0x2B0C    CMP	R3, #12
0x26BA	0xD00F    BEQ	L___Lib_Sprintf__doprntf232
;__Lib_Sprintf.c, 636 :: 		
0x26BC	0xF89D3012  LDRB	R3, [SP, #18]
0x26C0	0x009C    LSLS	R4, R3, #2
0x26C2	0x4BE1    LDR	R3, [PC, #900]
0x26C4	0x191B    ADDS	R3, R3, R4
0x26C6	0x681C    LDR	R4, [R3, #0]
0x26C8	0x9B08    LDR	R3, [SP, #32]
0x26CA	0x42A3    CMP	R3, R4
0x26CC	0xD200    BCS	L___Lib_Sprintf__doprntf234
;__Lib_Sprintf.c, 637 :: 		
0x26CE	0xE005    B	L___Lib_Sprintf__doprntf232
L___Lib_Sprintf__doprntf234:
;__Lib_Sprintf.c, 635 :: 		
0x26D0	0xF89D3012  LDRB	R3, [SP, #18]
0x26D4	0x1C5B    ADDS	R3, R3, #1
0x26D6	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 637 :: 		
0x26DA	0xE7EB    B	L___Lib_Sprintf__doprntf231
L___Lib_Sprintf__doprntf232:
;__Lib_Sprintf.c, 638 :: 		
; pb end address is: 28 (R7)
0x26DC	0xE008    B	L___Lib_Sprintf__doprntf218
;__Lib_Sprintf.c, 639 :: 		
L___Lib_Sprintf__doprntf217:
; pb start address is: 48 (R12)
0x26DE	0x2D00    CMP	R5, #0
0x26E0	0xD0B2    BEQ	L___Lib_Sprintf__doprntf219
0x26E2	0x2DC0    CMP	R5, #192
0x26E4	0xD0B0    BEQ	L___Lib_Sprintf__doprntf220
0x26E6	0x2D80    CMP	R5, #128
0x26E8	0xD0C7    BEQ	L___Lib_Sprintf__doprntf225
0x26EA	0x2D40    CMP	R5, #64
0x26EC	0xD0DE    BEQ	L___Lib_Sprintf__doprntf230
; pb end address is: 48 (R12)
0x26EE	0x4667    MOV	R7, R12
L___Lib_Sprintf__doprntf218:
;__Lib_Sprintf.c, 640 :: 		
; pb start address is: 28 (R7)
0x26F0	0xF9BD4010  LDRSH	R4, [SP, #16]
0x26F4	0xF89D3012  LDRB	R3, [SP, #18]
0x26F8	0x42A3    CMP	R3, R4
0x26FA	0xDA04    BGE	L___Lib_Sprintf__doprntf235
;__Lib_Sprintf.c, 641 :: 		
0x26FC	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2700	0xF88D3012  STRB	R3, [SP, #18]
0x2704	0xE009    B	L___Lib_Sprintf__doprntf236
L___Lib_Sprintf__doprntf235:
;__Lib_Sprintf.c, 643 :: 		
0x2706	0xF89D4012  LDRB	R4, [SP, #18]
0x270A	0xF9BD3010  LDRSH	R3, [SP, #16]
0x270E	0x42A3    CMP	R3, R4
0x2710	0xDA03    BGE	L___Lib_Sprintf__doprntf237
;__Lib_Sprintf.c, 644 :: 		
0x2712	0xF89D3012  LDRB	R3, [SP, #18]
0x2716	0xF8AD3010  STRH	R3, [SP, #16]
L___Lib_Sprintf__doprntf237:
L___Lib_Sprintf__doprntf236:
;__Lib_Sprintf.c, 645 :: 		
0x271A	0xF9BD3014  LDRSH	R3, [SP, #20]
0x271E	0xB153    CBZ	R3, L___Lib_Sprintf__doprntf349
0x2720	0xF8BD3016  LDRH	R3, [SP, #22]
0x2724	0xF0030303  AND	R3, R3, #3
0x2728	0xB29B    UXTH	R3, R3
0x272A	0xB123    CBZ	R3, L___Lib_Sprintf__doprntf348
L___Lib_Sprintf__doprntf300:
;__Lib_Sprintf.c, 646 :: 		
0x272C	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2730	0x1E5B    SUBS	R3, R3, #1
0x2732	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 645 :: 		
L___Lib_Sprintf__doprntf349:
L___Lib_Sprintf__doprntf348:
;__Lib_Sprintf.c, 647 :: 		
0x2736	0xF9BD4010  LDRSH	R4, [SP, #16]
0x273A	0xF9BD3014  LDRSH	R3, [SP, #20]
0x273E	0x42A3    CMP	R3, R4
0x2740	0xDD07    BLE	L___Lib_Sprintf__doprntf241
;__Lib_Sprintf.c, 648 :: 		
0x2742	0xF9BD4010  LDRSH	R4, [SP, #16]
0x2746	0xF9BD3014  LDRSH	R3, [SP, #20]
0x274A	0x1B1B    SUB	R3, R3, R4
0x274C	0xF8AD3014  STRH	R3, [SP, #20]
0x2750	0xE003    B	L___Lib_Sprintf__doprntf242
L___Lib_Sprintf__doprntf241:
;__Lib_Sprintf.c, 650 :: 		
0x2752	0x2300    MOVS	R3, #0
0x2754	0xB21B    SXTH	R3, R3
0x2756	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf242:
;__Lib_Sprintf.c, 651 :: 		
0x275A	0xF8BD4016  LDRH	R4, [SP, #22]
0x275E	0xF64003C4  MOVW	R3, #2244
0x2762	0xEA040303  AND	R3, R4, R3, LSL #0
0x2766	0xB29B    UXTH	R3, R3
0x2768	0xF5B36F04  CMP	R3, #2112
0x276C	0xD108    BNE	L___Lib_Sprintf__doprntf243
;__Lib_Sprintf.c, 652 :: 		
0x276E	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2772	0xB123    CBZ	R3, L___Lib_Sprintf__doprntf244
;__Lib_Sprintf.c, 653 :: 		
0x2774	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2778	0x1E5B    SUBS	R3, R3, #1
0x277A	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf244:
;__Lib_Sprintf.c, 654 :: 		
0x277E	0xE015    B	L___Lib_Sprintf__doprntf245
L___Lib_Sprintf__doprntf243:
;__Lib_Sprintf.c, 656 :: 		
0x2780	0xF8BD3016  LDRH	R3, [SP, #22]
0x2784	0xF403630C  AND	R3, R3, #2240
0x2788	0xB29B    UXTH	R3, R3
0x278A	0xF5B36F08  CMP	R3, #2176
0x278E	0xD10D    BNE	L___Lib_Sprintf__doprntf246
;__Lib_Sprintf.c, 657 :: 		
0x2790	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2794	0x2B02    CMP	R3, #2
0x2796	0xDD05    BLE	L___Lib_Sprintf__doprntf247
;__Lib_Sprintf.c, 658 :: 		
0x2798	0xF9BD3014  LDRSH	R3, [SP, #20]
0x279C	0x1E9B    SUBS	R3, R3, #2
0x279E	0xF8AD3014  STRH	R3, [SP, #20]
0x27A2	0xE003    B	L___Lib_Sprintf__doprntf248
L___Lib_Sprintf__doprntf247:
;__Lib_Sprintf.c, 660 :: 		
0x27A4	0x2300    MOVS	R3, #0
0x27A6	0xB21B    SXTH	R3, R3
0x27A8	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf248:
;__Lib_Sprintf.c, 661 :: 		
L___Lib_Sprintf__doprntf246:
L___Lib_Sprintf__doprntf245:
;__Lib_Sprintf.c, 662 :: 		
0x27AC	0xF8BD3016  LDRH	R3, [SP, #22]
0x27B0	0xF0030304  AND	R3, R3, #4
0x27B4	0xB29B    UXTH	R3, R3
0x27B6	0x2B00    CMP	R3, #0
0x27B8	0xF0008071  BEQ	L___Lib_Sprintf__doprntf249
;__Lib_Sprintf.c, 663 :: 		
0x27BC	0xF8BD3016  LDRH	R3, [SP, #22]
0x27C0	0xF0030302  AND	R3, R3, #2
0x27C4	0xB29B    UXTH	R3, R3
0x27C6	0xB1B3    CBZ	R3, L___Lib_Sprintf__doprntf250
;__Lib_Sprintf.c, 664 :: 		
0x27C8	0xF8BD3016  LDRH	R3, [SP, #22]
0x27CC	0xF0030301  AND	R3, R3, #1
0x27D0	0xB29B    UXTH	R3, R3
0x27D2	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf251
0x27D4	0x232D    MOVS	R3, #45
0x27D6	0xF88D300C  STRB	R3, [SP, #12]
0x27DA	0xE002    B	L___Lib_Sprintf__doprntf252
L___Lib_Sprintf__doprntf251:
0x27DC	0x232B    MOVS	R3, #43
0x27DE	0xF88D300C  STRB	R3, [SP, #12]
L___Lib_Sprintf__doprntf252:
0x27E2	0xF89D300C  LDRB	R3, [SP, #12]
0x27E6	0x703B    STRB	R3, [R7, #0]
0x27E8	0x1C78    ADDS	R0, R7, #1
; pb end address is: 28 (R7)
; pb start address is: 0 (R0)
0x27EA	0xF9BD3028  LDRSH	R3, [SP, #40]
0x27EE	0x1C5B    ADDS	R3, R3, #1
0x27F0	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 0 (R0)
0x27F4	0xE039    B	L___Lib_Sprintf__doprntf253
L___Lib_Sprintf__doprntf250:
;__Lib_Sprintf.c, 666 :: 		
; pb start address is: 28 (R7)
0x27F6	0xF8BD3016  LDRH	R3, [SP, #22]
0x27FA	0xF0030301  AND	R3, R3, #1
0x27FE	0xB29B    UXTH	R3, R3
0x2800	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf254
;__Lib_Sprintf.c, 667 :: 		
0x2802	0x2320    MOVS	R3, #32
0x2804	0x703B    STRB	R3, [R7, #0]
0x2806	0x1C7D    ADDS	R5, R7, #1
; pb end address is: 28 (R7)
; pb start address is: 20 (R5)
0x2808	0xF9BD3028  LDRSH	R3, [SP, #40]
0x280C	0x1C5B    ADDS	R3, R3, #1
0x280E	0xF8AD3028  STRH	R3, [SP, #40]
0x2812	0x462B    MOV	R3, R5
; pb end address is: 20 (R5)
0x2814	0xE028    B	L___Lib_Sprintf__doprntf255
L___Lib_Sprintf__doprntf254:
;__Lib_Sprintf.c, 669 :: 		
; pb start address is: 28 (R7)
0x2816	0xF8BD3016  LDRH	R3, [SP, #22]
0x281A	0xF403630C  AND	R3, R3, #2240
0x281E	0xB29B    UXTH	R3, R3
0x2820	0xF5B36F08  CMP	R3, #2176
0x2824	0xD11E    BNE	L___Lib_Sprintf__doprntf372
;__Lib_Sprintf.c, 670 :: 		
0x2826	0x2330    MOVS	R3, #48
0x2828	0x703B    STRB	R3, [R7, #0]
0x282A	0x1C78    ADDS	R0, R7, #1
; pb end address is: 28 (R7)
; pb start address is: 0 (R0)
0x282C	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2830	0x1C5B    ADDS	R3, R3, #1
0x2832	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 671 :: 		
0x2836	0xF8BD3016  LDRH	R3, [SP, #22]
0x283A	0xF0030320  AND	R3, R3, #32
0x283E	0xB29B    UXTH	R3, R3
0x2840	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf257
0x2842	0x2358    MOVS	R3, #88
0x2844	0xF88D300D  STRB	R3, [SP, #13]
0x2848	0xE002    B	L___Lib_Sprintf__doprntf258
L___Lib_Sprintf__doprntf257:
0x284A	0x2378    MOVS	R3, #120
0x284C	0xF88D300D  STRB	R3, [SP, #13]
L___Lib_Sprintf__doprntf258:
0x2850	0xF89D300D  LDRB	R3, [SP, #13]
0x2854	0x7003    STRB	R3, [R0, #0]
0x2856	0x1C45    ADDS	R5, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 20 (R5)
0x2858	0xF9BD3028  LDRSH	R3, [SP, #40]
0x285C	0x1C5B    ADDS	R3, R3, #1
0x285E	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 20 (R5)
;__Lib_Sprintf.c, 672 :: 		
0x2862	0xE000    B	L___Lib_Sprintf__doprntf256
L___Lib_Sprintf__doprntf372:
;__Lib_Sprintf.c, 669 :: 		
0x2864	0x463D    MOV	R5, R7
;__Lib_Sprintf.c, 672 :: 		
L___Lib_Sprintf__doprntf256:
; pb start address is: 20 (R5)
0x2866	0x462B    MOV	R3, R5
; pb end address is: 20 (R5)
L___Lib_Sprintf__doprntf255:
; pb start address is: 12 (R3)
0x2868	0x4618    MOV	R0, R3
; pb end address is: 12 (R3)
L___Lib_Sprintf__doprntf253:
;__Lib_Sprintf.c, 673 :: 		
; pb start address is: 0 (R0)
0x286A	0xF9BD3014  LDRSH	R3, [SP, #20]
0x286E	0xB1A3    CBZ	R3, L___Lib_Sprintf__doprntf374
; pb end address is: 0 (R0)
;__Lib_Sprintf.c, 674 :: 		
0x2870	0xE000    B	L___Lib_Sprintf__doprntf260
L___Lib_Sprintf__doprntf373:
;__Lib_Sprintf.c, 676 :: 		
0x2872	0x4658    MOV	R0, R11
;__Lib_Sprintf.c, 674 :: 		
L___Lib_Sprintf__doprntf260:
;__Lib_Sprintf.c, 675 :: 		
; pb start address is: 44 (R11)
; pb start address is: 0 (R0)
0x2874	0x2330    MOVS	R3, #48
0x2876	0x7003    STRB	R3, [R0, #0]
0x2878	0x1C43    ADDS	R3, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 44 (R11)
0x287A	0x469B    MOV	R11, R3
; pb end address is: 44 (R11)
0x287C	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2880	0x1C5B    ADDS	R3, R3, #1
0x2882	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 676 :: 		
0x2886	0xF9BD3014  LDRSH	R3, [SP, #20]
0x288A	0x1E5B    SUBS	R3, R3, #1
0x288C	0xB21B    SXTH	R3, R3
0x288E	0xF8AD3014  STRH	R3, [SP, #20]
0x2892	0x2B00    CMP	R3, #0
0x2894	0xD1ED    BNE	L___Lib_Sprintf__doprntf373
; pb end address is: 44 (R11)
0x2896	0x465C    MOV	R4, R11
0x2898	0xE000    B	L___Lib_Sprintf__doprntf259
L___Lib_Sprintf__doprntf374:
;__Lib_Sprintf.c, 673 :: 		
0x289A	0x4604    MOV	R4, R0
;__Lib_Sprintf.c, 676 :: 		
L___Lib_Sprintf__doprntf259:
;__Lib_Sprintf.c, 677 :: 		
; pb start address is: 16 (R4)
; pb end address is: 16 (R4)
0x289C	0xE089    B	L___Lib_Sprintf__doprntf263
L___Lib_Sprintf__doprntf249:
;__Lib_Sprintf.c, 679 :: 		
; pb start address is: 28 (R7)
0x289E	0xF9BD3014  LDRSH	R3, [SP, #20]
0x28A2	0xB1C3    CBZ	R3, L___Lib_Sprintf__doprntf376
0x28A4	0xF8BD3016  LDRH	R3, [SP, #22]
0x28A8	0xF0030308  AND	R3, R3, #8
0x28AC	0xB29B    UXTH	R3, R3
0x28AE	0xB9AB    CBNZ	R3, L___Lib_Sprintf__doprntf377
L___Lib_Sprintf__doprntf299:
;__Lib_Sprintf.c, 680 :: 		
0x28B0	0x4638    MOV	R0, R7
0x28B2	0xE7FF    B	L___Lib_Sprintf__doprntf267
; pb end address is: 28 (R7)
L___Lib_Sprintf__doprntf375:
;__Lib_Sprintf.c, 682 :: 		
;__Lib_Sprintf.c, 680 :: 		
L___Lib_Sprintf__doprntf267:
;__Lib_Sprintf.c, 681 :: 		
; pb start address is: 0 (R0)
; pb start address is: 0 (R0)
0x28B4	0x2320    MOVS	R3, #32
0x28B6	0x7003    STRB	R3, [R0, #0]
0x28B8	0x1C40    ADDS	R0, R0, #1
; pb end address is: 0 (R0)
0x28BA	0xF9BD3028  LDRSH	R3, [SP, #40]
0x28BE	0x1C5B    ADDS	R3, R3, #1
0x28C0	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 682 :: 		
0x28C4	0xF9BD3014  LDRSH	R3, [SP, #20]
0x28C8	0x1E5B    SUBS	R3, R3, #1
0x28CA	0xB21B    SXTH	R3, R3
0x28CC	0xF8AD3014  STRH	R3, [SP, #20]
0x28D0	0x2B00    CMP	R3, #0
0x28D2	0xD1EF    BNE	L___Lib_Sprintf__doprntf375
; pb end address is: 0 (R0)
;__Lib_Sprintf.c, 679 :: 		
0x28D4	0xE000    B	L___Lib_Sprintf__doprntf351
L___Lib_Sprintf__doprntf376:
0x28D6	0x4638    MOV	R0, R7
L___Lib_Sprintf__doprntf351:
; pb start address is: 0 (R0)
0x28D8	0x4607    MOV	R7, R0
; pb end address is: 0 (R0)
0x28DA	0xE7FF    B	L___Lib_Sprintf__doprntf350
L___Lib_Sprintf__doprntf377:
L___Lib_Sprintf__doprntf350:
;__Lib_Sprintf.c, 683 :: 		
; pb start address is: 28 (R7)
0x28DC	0xF8BD3016  LDRH	R3, [SP, #22]
0x28E0	0xF0030302  AND	R3, R3, #2
0x28E4	0xB29B    UXTH	R3, R3
0x28E6	0xB1BB    CBZ	R3, L___Lib_Sprintf__doprntf270
;__Lib_Sprintf.c, 684 :: 		
0x28E8	0xF8BD3016  LDRH	R3, [SP, #22]
0x28EC	0xF0030301  AND	R3, R3, #1
0x28F0	0xB29B    UXTH	R3, R3
0x28F2	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf271
0x28F4	0x232D    MOVS	R3, #45
0x28F6	0xF88D300E  STRB	R3, [SP, #14]
0x28FA	0xE002    B	L___Lib_Sprintf__doprntf272
L___Lib_Sprintf__doprntf271:
0x28FC	0x232B    MOVS	R3, #43
0x28FE	0xF88D300E  STRB	R3, [SP, #14]
L___Lib_Sprintf__doprntf272:
0x2902	0xF89D300E  LDRB	R3, [SP, #14]
0x2906	0x703B    STRB	R3, [R7, #0]
0x2908	0x1C7F    ADDS	R7, R7, #1
0x290A	0xF9BD3028  LDRSH	R3, [SP, #40]
0x290E	0x1C5B    ADDS	R3, R3, #1
0x2910	0xF8AD3028  STRH	R3, [SP, #40]
0x2914	0x4638    MOV	R0, R7
0x2916	0xE010    B	L___Lib_Sprintf__doprntf273
L___Lib_Sprintf__doprntf270:
;__Lib_Sprintf.c, 686 :: 		
0x2918	0xF8BD3016  LDRH	R3, [SP, #22]
0x291C	0xF0030301  AND	R3, R3, #1
0x2920	0xB29B    UXTH	R3, R3
0x2922	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf378
;__Lib_Sprintf.c, 687 :: 		
0x2924	0x2320    MOVS	R3, #32
0x2926	0x703B    STRB	R3, [R7, #0]
0x2928	0x1C78    ADDS	R0, R7, #1
; pb end address is: 28 (R7)
; pb start address is: 0 (R0)
0x292A	0xF9BD3028  LDRSH	R3, [SP, #40]
0x292E	0x1C5B    ADDS	R3, R3, #1
0x2930	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 0 (R0)
0x2934	0x4607    MOV	R7, R0
0x2936	0xE7FF    B	L___Lib_Sprintf__doprntf274
L___Lib_Sprintf__doprntf378:
;__Lib_Sprintf.c, 686 :: 		
;__Lib_Sprintf.c, 687 :: 		
L___Lib_Sprintf__doprntf274:
; pb start address is: 28 (R7)
0x2938	0x4638    MOV	R0, R7
; pb end address is: 28 (R7)
L___Lib_Sprintf__doprntf273:
;__Lib_Sprintf.c, 688 :: 		
; pb start address is: 0 (R0)
0x293A	0xF8BD3016  LDRH	R3, [SP, #22]
0x293E	0xF403630C  AND	R3, R3, #2240
0x2942	0xB29B    UXTH	R3, R3
0x2944	0xF5B36F04  CMP	R3, #2112
0x2948	0xD109    BNE	L___Lib_Sprintf__doprntf275
;__Lib_Sprintf.c, 689 :: 		
0x294A	0x2330    MOVS	R3, #48
0x294C	0x7003    STRB	R3, [R0, #0]
0x294E	0x1C45    ADDS	R5, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 20 (R5)
0x2950	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2954	0x1C5B    ADDS	R3, R3, #1
0x2956	0xF8AD3028  STRH	R3, [SP, #40]
0x295A	0x462C    MOV	R4, R5
; pb end address is: 20 (R5)
0x295C	0xE029    B	L___Lib_Sprintf__doprntf276
L___Lib_Sprintf__doprntf275:
;__Lib_Sprintf.c, 691 :: 		
; pb start address is: 0 (R0)
0x295E	0xF8BD3016  LDRH	R3, [SP, #22]
0x2962	0xF403630C  AND	R3, R3, #2240
0x2966	0xB29B    UXTH	R3, R3
0x2968	0xF5B36F08  CMP	R3, #2176
0x296C	0xD11F    BNE	L___Lib_Sprintf__doprntf379
;__Lib_Sprintf.c, 692 :: 		
0x296E	0x2330    MOVS	R3, #48
0x2970	0x7003    STRB	R3, [R0, #0]
0x2972	0x1C40    ADDS	R0, R0, #1
0x2974	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2978	0x1C5B    ADDS	R3, R3, #1
0x297A	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 693 :: 		
0x297E	0xF8BD3016  LDRH	R3, [SP, #22]
0x2982	0xF0030320  AND	R3, R3, #32
0x2986	0xB29B    UXTH	R3, R3
0x2988	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf278
0x298A	0x2358    MOVS	R3, #88
0x298C	0xF88D300F  STRB	R3, [SP, #15]
0x2990	0xE002    B	L___Lib_Sprintf__doprntf279
L___Lib_Sprintf__doprntf278:
0x2992	0x2378    MOVS	R3, #120
0x2994	0xF88D300F  STRB	R3, [SP, #15]
L___Lib_Sprintf__doprntf279:
0x2998	0xF89D300F  LDRB	R3, [SP, #15]
0x299C	0x7003    STRB	R3, [R0, #0]
0x299E	0x1C40    ADDS	R0, R0, #1
0x29A0	0xF9BD3028  LDRSH	R3, [SP, #40]
0x29A4	0x1C5B    ADDS	R3, R3, #1
0x29A6	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 0 (R0)
0x29AA	0x4605    MOV	R5, R0
;__Lib_Sprintf.c, 694 :: 		
0x29AC	0xE000    B	L___Lib_Sprintf__doprntf277
L___Lib_Sprintf__doprntf379:
;__Lib_Sprintf.c, 691 :: 		
0x29AE	0x4605    MOV	R5, R0
;__Lib_Sprintf.c, 694 :: 		
L___Lib_Sprintf__doprntf277:
; pb start address is: 20 (R5)
0x29B0	0x462C    MOV	R4, R5
; pb end address is: 20 (R5)
L___Lib_Sprintf__doprntf276:
;__Lib_Sprintf.c, 695 :: 		
; pb start address is: 16 (R4)
; pb end address is: 16 (R4)
L___Lib_Sprintf__doprntf263:
;__Lib_Sprintf.c, 696 :: 		
; pb start address is: 16 (R4)
0x29B2	0x4621    MOV	R1, R4
; pb end address is: 16 (R4)
L___Lib_Sprintf__doprntf280:
; pb start address is: 4 (R1)
0x29B4	0xF89D4012  LDRB	R4, [SP, #18]
0x29B8	0xF9BD3010  LDRSH	R3, [SP, #16]
0x29BC	0x42A3    CMP	R3, R4
0x29BE	0xDD0A    BLE	L___Lib_Sprintf__doprntf281
;__Lib_Sprintf.c, 697 :: 		
0x29C0	0x2330    MOVS	R3, #48
0x29C2	0x700B    STRB	R3, [R1, #0]
0x29C4	0x1C4B    ADDS	R3, R1, #1
; pb end address is: 4 (R1)
; pb start address is: 16 (R4)
0x29C6	0x461C    MOV	R4, R3
0x29C8	0xF9BD3028  LDRSH	R3, [SP, #40]
0x29CC	0x1C5B    ADDS	R3, R3, #1
0x29CE	0xF8AD3028  STRH	R3, [SP, #40]
0x29D2	0x4621    MOV	R1, R4
; pb end address is: 16 (R4)
0x29D4	0xE7EE    B	L___Lib_Sprintf__doprntf280
L___Lib_Sprintf__doprntf281:
;__Lib_Sprintf.c, 698 :: 		
; pb start address is: 4 (R1)
L___Lib_Sprintf__doprntf282:
; pb end address is: 4 (R1)
; pb start address is: 4 (R1)
0x29D6	0xF9BD4010  LDRSH	R4, [SP, #16]
0x29DA	0xF9BD3010  LDRSH	R3, [SP, #16]
0x29DE	0x1E5B    SUBS	R3, R3, #1
0x29E0	0xF8AD3010  STRH	R3, [SP, #16]
0x29E4	0x2C00    CMP	R4, #0
0x29E6	0xF000806A  BEQ	L___Lib_Sprintf__doprntf283
;__Lib_Sprintf.c, 699 :: 		
0x29EA	0xF8BD3016  LDRH	R3, [SP, #22]
0x29EE	0xF00303C0  AND	R3, R3, #192
0x29F2	0xB2DE    UXTB	R6, R3
0x29F4	0xE050    B	L___Lib_Sprintf__doprntf284
;__Lib_Sprintf.c, 700 :: 		
L___Lib_Sprintf__doprntf286:
;__Lib_Sprintf.c, 701 :: 		
L___Lib_Sprintf__doprntf287:
;__Lib_Sprintf.c, 702 :: 		
0x29F6	0xF9BD3010  LDRSH	R3, [SP, #16]
0x29FA	0x009C    LSLS	R4, R3, #2
0x29FC	0x4B10    LDR	R3, [PC, #64]
0x29FE	0x191B    ADDS	R3, R3, R4
0x2A00	0x681C    LDR	R4, [R3, #0]
0x2A02	0x9B08    LDR	R3, [SP, #32]
0x2A04	0xFBB3F5F4  UDIV	R5, R3, R4
0x2A08	0x240A    MOVS	R4, #10
0x2A0A	0xFBB5F3F4  UDIV	R3, R5, R4
0x2A0E	0xFB045313  MLS	R3, R4, R3, R5
0x2A12	0x3330    ADDS	R3, #48
0x2A14	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 703 :: 		
0x2A18	0xE046    B	L___Lib_Sprintf__doprntf285
;__Lib_Sprintf.c, 705 :: 		
L___Lib_Sprintf__doprntf288:
;__Lib_Sprintf.c, 706 :: 		
0x2A1A	0xF8BD3016  LDRH	R3, [SP, #22]
0x2A1E	0xF0030320  AND	R3, R3, #32
0x2A22	0xB29B    UXTH	R3, R3
0x2A24	0xB1C3    CBZ	R3, L___Lib_Sprintf__doprntf289
;__Lib_Sprintf.c, 707 :: 		
0x2A26	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2A2A	0x009C    LSLS	R4, R3, #2
0x2A2C	0x4B05    LDR	R3, [PC, #20]
0x2A2E	0x191B    ADDS	R3, R3, R4
0x2A30	0x681C    LDR	R4, [R3, #0]
0x2A32	0x9B08    LDR	R3, [SP, #32]
0x2A34	0xFBB3F3F4  UDIV	R3, R3, R4
0x2A38	0xF003040F  AND	R4, R3, #15
0x2A3C	0xF000B806  B	#12
0x2A40	0x8EE00000  	__Lib_Sprintf_dpowers+0
0x2A44	0x8F080000  	__Lib_Sprintf_hexpowers+0
0x2A48	0x8EB00000  	__Lib_Sprintf_octpowers+0
0x2A4C	0x4B31    LDR	R3, [PC, #196]
0x2A4E	0x191B    ADDS	R3, R3, R4
0x2A50	0x781B    LDRB	R3, [R3, #0]
0x2A52	0xF88D3012  STRB	R3, [SP, #18]
0x2A56	0xE00F    B	L___Lib_Sprintf__doprntf290
L___Lib_Sprintf__doprntf289:
;__Lib_Sprintf.c, 709 :: 		
0x2A58	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2A5C	0x009C    LSLS	R4, R3, #2
0x2A5E	0x4B2E    LDR	R3, [PC, #184]
0x2A60	0x191B    ADDS	R3, R3, R4
0x2A62	0x681C    LDR	R4, [R3, #0]
0x2A64	0x9B08    LDR	R3, [SP, #32]
0x2A66	0xFBB3F3F4  UDIV	R3, R3, R4
0x2A6A	0xF003040F  AND	R4, R3, #15
0x2A6E	0x4B2B    LDR	R3, [PC, #172]
0x2A70	0x191B    ADDS	R3, R3, R4
0x2A72	0x781B    LDRB	R3, [R3, #0]
0x2A74	0xF88D3012  STRB	R3, [SP, #18]
L___Lib_Sprintf__doprntf290:
;__Lib_Sprintf.c, 710 :: 		
0x2A78	0xE016    B	L___Lib_Sprintf__doprntf285
;__Lib_Sprintf.c, 712 :: 		
L___Lib_Sprintf__doprntf291:
;__Lib_Sprintf.c, 713 :: 		
0x2A7A	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2A7E	0x009C    LSLS	R4, R3, #2
0x2A80	0x4B27    LDR	R3, [PC, #156]
0x2A82	0x191B    ADDS	R3, R3, R4
0x2A84	0x681C    LDR	R4, [R3, #0]
0x2A86	0x9B08    LDR	R3, [SP, #32]
0x2A88	0xFBB3F3F4  UDIV	R3, R3, R4
0x2A8C	0xF0030307  AND	R3, R3, #7
0x2A90	0x3330    ADDS	R3, #48
0x2A92	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 714 :: 		
0x2A96	0xE007    B	L___Lib_Sprintf__doprntf285
;__Lib_Sprintf.c, 715 :: 		
L___Lib_Sprintf__doprntf284:
0x2A98	0x2E00    CMP	R6, #0
0x2A9A	0xD0AC    BEQ	L___Lib_Sprintf__doprntf286
0x2A9C	0x2EC0    CMP	R6, #192
0x2A9E	0xD0AA    BEQ	L___Lib_Sprintf__doprntf287
0x2AA0	0x2E80    CMP	R6, #128
0x2AA2	0xD0BA    BEQ	L___Lib_Sprintf__doprntf288
0x2AA4	0x2E40    CMP	R6, #64
0x2AA6	0xD0E8    BEQ	L___Lib_Sprintf__doprntf291
L___Lib_Sprintf__doprntf285:
;__Lib_Sprintf.c, 716 :: 		
0x2AA8	0xF89D3012  LDRB	R3, [SP, #18]
0x2AAC	0x700B    STRB	R3, [R1, #0]
0x2AAE	0x1C48    ADDS	R0, R1, #1
; pb end address is: 4 (R1)
; pb start address is: 0 (R0)
0x2AB0	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2AB4	0x1C5B    ADDS	R3, R3, #1
0x2AB6	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 717 :: 		
0x2ABA	0x4601    MOV	R1, R0
; pb end address is: 0 (R0)
0x2ABC	0xE78B    B	L___Lib_Sprintf__doprntf282
L___Lib_Sprintf__doprntf283:
;__Lib_Sprintf.c, 718 :: 		
; pb start address is: 4 (R1)
0x2ABE	0xF8BD3016  LDRH	R3, [SP, #22]
0x2AC2	0xF0030308  AND	R3, R3, #8
0x2AC6	0xB29B    UXTH	R3, R3
0x2AC8	0xB1C3    CBZ	R3, L___Lib_Sprintf__doprntf381
0x2ACA	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2ACE	0x2B00    CMP	R3, #0
0x2AD0	0xDD16    BLE	L___Lib_Sprintf__doprntf382
L___Lib_Sprintf__doprntf298:
;__Lib_Sprintf.c, 719 :: 		
0x2AD2	0x4608    MOV	R0, R1
0x2AD4	0xE7FF    B	L___Lib_Sprintf__doprntf295
; pb end address is: 4 (R1)
L___Lib_Sprintf__doprntf380:
;__Lib_Sprintf.c, 721 :: 		
;__Lib_Sprintf.c, 719 :: 		
L___Lib_Sprintf__doprntf295:
;__Lib_Sprintf.c, 720 :: 		
; pb start address is: 0 (R0)
; pb start address is: 0 (R0)
0x2AD6	0x2320    MOVS	R3, #32
0x2AD8	0x7003    STRB	R3, [R0, #0]
0x2ADA	0x1C43    ADDS	R3, R0, #1
0x2ADC	0x4618    MOV	R0, R3
; pb end address is: 0 (R0)
0x2ADE	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2AE2	0x1C5B    ADDS	R3, R3, #1
0x2AE4	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 721 :: 		
0x2AE8	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2AEC	0x1E5B    SUBS	R3, R3, #1
0x2AEE	0xB21B    SXTH	R3, R3
0x2AF0	0xF8AD3014  STRH	R3, [SP, #20]
0x2AF4	0x2B00    CMP	R3, #0
0x2AF6	0xD1EE    BNE	L___Lib_Sprintf__doprntf380
; pb end address is: 0 (R0)
0x2AF8	0x4602    MOV	R2, R0
;__Lib_Sprintf.c, 718 :: 		
0x2AFA	0xE000    B	L___Lib_Sprintf__doprntf353
L___Lib_Sprintf__doprntf381:
0x2AFC	0x460A    MOV	R2, R1
L___Lib_Sprintf__doprntf353:
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x2AFE	0xE000    B	L___Lib_Sprintf__doprntf352
L___Lib_Sprintf__doprntf382:
0x2B00	0x460A    MOV	R2, R1
L___Lib_Sprintf__doprntf352:
;__Lib_Sprintf.c, 722 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x2B02	0xF7FEBDA5  B	L___Lib_Sprintf__doprntf10
L___Lib_Sprintf__doprntf11:
;__Lib_Sprintf.c, 723 :: 		
0x2B06	0xF9BD0028  LDRSH	R0, [SP, #40]
;__Lib_Sprintf.c, 725 :: 		
L_end__doprntf:
0x2B0A	0xF8DDE000  LDR	LR, [SP, #0]
0x2B0E	0xB00F    ADD	SP, SP, #60
0x2B10	0x4770    BX	LR
0x2B12	0xBF00    NOP
0x2B14	0x8F390000  	__Lib_Sprintf_hexb+0
0x2B18	0x8F080000  	__Lib_Sprintf_hexpowers+0
0x2B1C	0x8F280000  	__Lib_Sprintf_hexs+0
0x2B20	0x8EB00000  	__Lib_Sprintf_octpowers+0
; end of __Lib_Sprintf__doprntf
_isdigit:
;__Lib_CType.c, 23 :: 		
; character start address is: 0 (R0)
0x0E54	0xB081    SUB	SP, SP, #4
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_CType.c, 24 :: 		
0x0E56	0x2839    CMP	R0, #57
0x0E58	0xD803    BHI	L_isdigit9
0x0E5A	0x2830    CMP	R0, #48
0x0E5C	0xD301    BCC	L_isdigit9
; character end address is: 0 (R0)
0x0E5E	0x2101    MOVS	R1, #1
0x0E60	0xE000    B	L_isdigit8
L_isdigit9:
0x0E62	0x2100    MOVS	R1, #0
L_isdigit8:
0x0E64	0xB2C8    UXTB	R0, R1
;__Lib_CType.c, 25 :: 		
L_end_isdigit:
0x0E66	0xB001    ADD	SP, SP, #4
0x0E68	0x4770    BX	LR
; end of _isdigit
__Compare_FP:
;__Lib_MathDouble.c, 839 :: 		
0x0E8C	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 841 :: 		
0x0E8E	0xB510    PUSH	(R4, R14)
;__Lib_MathDouble.c, 843 :: 		
0x0E90	0x4290    CMP	R0, R2
;__Lib_MathDouble.c, 844 :: 		
0x0E92	0xBF08    IT	EQ
;__Lib_MathDouble.c, 846 :: 		
0x0E94	0xE02A    BEQ	__me_lab_end
;__Lib_MathDouble.c, 848 :: 		
0x0E96	0xEA400402  ORR	R4, R0, R2, LSL #0
;__Lib_MathDouble.c, 849 :: 		
0x0E9A	0xEA4F0444  LSL	R4, R4, #1
;__Lib_MathDouble.c, 850 :: 		
0x0E9E	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 851 :: 		
0x0EA0	0xBF08    IT	EQ
;__Lib_MathDouble.c, 853 :: 		
0x0EA2	0xE023    BEQ	__me_lab_end
;__Lib_MathDouble.c, 855 :: 		
0x0EA4	0x0044    LSLS	R4, R0, #1
;__Lib_MathDouble.c, 856 :: 		
0x0EA6	0xD104    BNE	__me_ct2_
;__Lib_MathDouble.c, 858 :: 		
0x0EA8	0x4294    CMP	R4, R2
;__Lib_MathDouble.c, 859 :: 		
0x0EAA	0xD401    BMI	__me_labop2_pos
;__Lib_MathDouble.c, 860 :: 		
0x0EAC	0x1CA4    ADDS	R4, R4, #2
;__Lib_MathDouble.c, 861 :: 		
0x0EAE	0x2C01    CMP	R4, #1
;__Lib_MathDouble.c, 862 :: 		
__me_labop2_pos:
;__Lib_MathDouble.c, 864 :: 		
0x0EB0	0xE01C    B	__me_lab_end
;__Lib_MathDouble.c, 866 :: 		
__me_ct2_:
0x0EB2	0xEA4F0440  LSL	R4, R0, #1
;__Lib_MathDouble.c, 867 :: 		
0x0EB6	0xEA4F6414  LSR	R4, R4, #24
;__Lib_MathDouble.c, 868 :: 		
0x0EBA	0x2CFF    CMP	R4, #255
;__Lib_MathDouble.c, 869 :: 		
0x0EBC	0xD10A    BNE	__me_ct1_
;__Lib_MathDouble.c, 870 :: 		
0x0EBE	0xEA4F0442  LSL	R4, R2, #1
;__Lib_MathDouble.c, 871 :: 		
0x0EC2	0xEA4F6414  LSR	R4, R4, #24
;__Lib_MathDouble.c, 872 :: 		
0x0EC6	0x2CFF    CMP	R4, #255
;__Lib_MathDouble.c, 873 :: 		
0x0EC8	0xD104    BNE	__me_ct1_
;__Lib_MathDouble.c, 875 :: 		
0x0ECA	0xEA4F74D2  LSR	R4, R2, #31
;__Lib_MathDouble.c, 876 :: 		
0x0ECE	0xEBB434D0  SUBS	R4, R4, R0, LSR #31
;__Lib_MathDouble.c, 878 :: 		
0x0ED2	0xE00B    B	__me_lab_end
;__Lib_MathDouble.c, 880 :: 		
__me_ct1_:
0x0ED4	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 881 :: 		
0x0ED6	0xD406    BMI	__me_op2_m
;__Lib_MathDouble.c, 883 :: 		
0x0ED8	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 884 :: 		
0x0EDA	0xDC02    BGT	__me_labop1_pos
;__Lib_MathDouble.c, 885 :: 		
0x0EDC	0x2400    MOVS	R4, #0
;__Lib_MathDouble.c, 886 :: 		
0x0EDE	0x2C01    CMP	R4, #1
;__Lib_MathDouble.c, 888 :: 		
0x0EE0	0xE004    B	__me_lab_end
;__Lib_MathDouble.c, 889 :: 		
__me_labop1_pos:
;__Lib_MathDouble.c, 890 :: 		
0x0EE2	0x4290    CMP	R0, R2
;__Lib_MathDouble.c, 892 :: 		
0x0EE4	0xE002    B	__me_lab_end
;__Lib_MathDouble.c, 893 :: 		
__me_op2_m:
0x0EE6	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 894 :: 		
0x0EE8	0xBF48    IT	MI
;__Lib_MathDouble.c, 895 :: 		
0x0EEA	0x4282    CMPMI	R2, R0
;__Lib_MathDouble.c, 896 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 897 :: 		
0x0EEC	0xE8BD4010  POP	(R4, R14)
;__Lib_MathDouble.c, 899 :: 		
L_end__Compare_FP:
0x0EF0	0xB001    ADD	SP, SP, #4
0x0EF2	0x4770    BX	LR
; end of __Compare_FP
__Lib_Sprintf_scale:
;__Lib_Sprintf.c, 145 :: 		
; scl start address is: 0 (R0)
0x0CD8	0xB081    SUB	SP, SP, #4
0x0CDA	0xF8CDE000  STR	LR, [SP, #0]
0x0CDE	0xFA4FF880  SXTB	R8, R0
; scl end address is: 0 (R0)
; scl start address is: 32 (R8)
;__Lib_Sprintf.c, 146 :: 		
0x0CE2	0xF1B80F00  CMP	R8, #0
0x0CE6	0xDA58    BGE	L___Lib_Sprintf_scale3
;__Lib_Sprintf.c, 147 :: 		
0x0CE8	0xF1C80100  RSB	R1, R8, #0
0x0CEC	0xFA4FF881  SXTB	R8, R1
;__Lib_Sprintf.c, 148 :: 		
0x0CF0	0xB249    SXTB	R1, R1
0x0CF2	0x296E    CMP	R1, #110
0x0CF4	0xDB2D    BLT	L___Lib_Sprintf_scale4
;__Lib_Sprintf.c, 149 :: 		
0x0CF6	0x2164    MOVS	R1, #100
0x0CF8	0xB249    SXTB	R1, R1
0x0CFA	0xFB98F1F1  SDIV	R1, R8, R1
0x0CFE	0xB249    SXTB	R1, R1
0x0D00	0x3112    ADDS	R1, #18
0x0D02	0xB209    SXTH	R1, R1
0x0D04	0x008A    LSLS	R2, R1, #2
0x0D06	0x4951    LDR	R1, [PC, #324]
0x0D08	0x1889    ADDS	R1, R1, R2
0x0D0A	0x680B    LDR	R3, [R1, #0]
0x0D0C	0x2164    MOVS	R1, #100
0x0D0E	0xB249    SXTB	R1, R1
0x0D10	0xFB98F2F1  SDIV	R2, R8, R1
0x0D14	0xFB018212  MLS	R2, R1, R2, R8
0x0D18	0xB252    SXTB	R2, R2
0x0D1A	0x210A    MOVS	R1, #10
0x0D1C	0xB249    SXTB	R1, R1
0x0D1E	0xFB92F1F1  SDIV	R1, R2, R1
0x0D22	0xB249    SXTB	R1, R1
0x0D24	0x3109    ADDS	R1, #9
0x0D26	0xB209    SXTH	R1, R1
0x0D28	0x008A    LSLS	R2, R1, #2
0x0D2A	0x4948    LDR	R1, [PC, #288]
0x0D2C	0x1889    ADDS	R1, R1, R2
0x0D2E	0x6808    LDR	R0, [R1, #0]
0x0D30	0x461A    MOV	R2, R3
0x0D32	0xF7FFFA15  BL	__Mul_FP+0
0x0D36	0x220A    MOVS	R2, #10
0x0D38	0xB252    SXTB	R2, R2
0x0D3A	0xFB98F1F2  SDIV	R1, R8, R2
0x0D3E	0xFB028111  MLS	R1, R2, R1, R8
0x0D42	0xB249    SXTB	R1, R1
; scl end address is: 32 (R8)
0x0D44	0x008A    LSLS	R2, R1, #2
0x0D46	0x4941    LDR	R1, [PC, #260]
0x0D48	0x1889    ADDS	R1, R1, R2
0x0D4A	0x680A    LDR	R2, [R1, #0]
0x0D4C	0xF7FFFA08  BL	__Mul_FP+0
0x0D50	0xE077    B	L_end_scale
L___Lib_Sprintf_scale4:
;__Lib_Sprintf.c, 151 :: 		
; scl start address is: 32 (R8)
0x0D52	0xF1B80F0A  CMP	R8, #10
0x0D56	0xDD19    BLE	L___Lib_Sprintf_scale6
;__Lib_Sprintf.c, 152 :: 		
0x0D58	0x210A    MOVS	R1, #10
0x0D5A	0xB249    SXTB	R1, R1
0x0D5C	0xFB98F1F1  SDIV	R1, R8, R1
0x0D60	0xB249    SXTB	R1, R1
0x0D62	0x3109    ADDS	R1, #9
0x0D64	0xB209    SXTH	R1, R1
0x0D66	0x008A    LSLS	R2, R1, #2
0x0D68	0x4938    LDR	R1, [PC, #224]
0x0D6A	0x1889    ADDS	R1, R1, R2
0x0D6C	0x680B    LDR	R3, [R1, #0]
0x0D6E	0x220A    MOVS	R2, #10
0x0D70	0xB252    SXTB	R2, R2
0x0D72	0xFB98F1F2  SDIV	R1, R8, R2
0x0D76	0xFB028111  MLS	R1, R2, R1, R8
0x0D7A	0xB249    SXTB	R1, R1
; scl end address is: 32 (R8)
0x0D7C	0x008A    LSLS	R2, R1, #2
0x0D7E	0x4933    LDR	R1, [PC, #204]
0x0D80	0x1889    ADDS	R1, R1, R2
0x0D82	0x6808    LDR	R0, [R1, #0]
0x0D84	0x461A    MOV	R2, R3
0x0D86	0xF7FFF9EB  BL	__Mul_FP+0
0x0D8A	0xE05A    B	L_end_scale
L___Lib_Sprintf_scale6:
;__Lib_Sprintf.c, 153 :: 		
; scl start address is: 32 (R8)
0x0D8C	0xEA4F0288  LSL	R2, R8, #2
; scl end address is: 32 (R8)
0x0D90	0x492E    LDR	R1, [PC, #184]
0x0D92	0x1889    ADDS	R1, R1, R2
0x0D94	0x6809    LDR	R1, [R1, #0]
0x0D96	0x4608    MOV	R0, R1
0x0D98	0xE053    B	L_end_scale
;__Lib_Sprintf.c, 154 :: 		
L___Lib_Sprintf_scale3:
;__Lib_Sprintf.c, 155 :: 		
; scl start address is: 32 (R8)
0x0D9A	0xF1B80F6E  CMP	R8, #110
0x0D9E	0xDB2D    BLT	L___Lib_Sprintf_scale7
;__Lib_Sprintf.c, 156 :: 		
0x0DA0	0x2164    MOVS	R1, #100
0x0DA2	0xB249    SXTB	R1, R1
0x0DA4	0xFB98F1F1  SDIV	R1, R8, R1
0x0DA8	0xB249    SXTB	R1, R1
0x0DAA	0x3112    ADDS	R1, #18
0x0DAC	0xB209    SXTH	R1, R1
0x0DAE	0x008A    LSLS	R2, R1, #2
0x0DB0	0x4927    LDR	R1, [PC, #156]
0x0DB2	0x1889    ADDS	R1, R1, R2
0x0DB4	0x680B    LDR	R3, [R1, #0]
0x0DB6	0x2164    MOVS	R1, #100
0x0DB8	0xB249    SXTB	R1, R1
0x0DBA	0xFB98F2F1  SDIV	R2, R8, R1
0x0DBE	0xFB018212  MLS	R2, R1, R2, R8
0x0DC2	0xB252    SXTB	R2, R2
0x0DC4	0x210A    MOVS	R1, #10
0x0DC6	0xB249    SXTB	R1, R1
0x0DC8	0xFB92F1F1  SDIV	R1, R2, R1
0x0DCC	0xB249    SXTB	R1, R1
0x0DCE	0x3109    ADDS	R1, #9
0x0DD0	0xB209    SXTH	R1, R1
0x0DD2	0x008A    LSLS	R2, R1, #2
0x0DD4	0x491E    LDR	R1, [PC, #120]
0x0DD6	0x1889    ADDS	R1, R1, R2
0x0DD8	0x6808    LDR	R0, [R1, #0]
0x0DDA	0x461A    MOV	R2, R3
0x0DDC	0xF7FFF9C0  BL	__Mul_FP+0
0x0DE0	0x220A    MOVS	R2, #10
0x0DE2	0xB252    SXTB	R2, R2
0x0DE4	0xFB98F1F2  SDIV	R1, R8, R2
0x0DE8	0xFB028111  MLS	R1, R2, R1, R8
0x0DEC	0xB249    SXTB	R1, R1
; scl end address is: 32 (R8)
0x0DEE	0x008A    LSLS	R2, R1, #2
0x0DF0	0x4917    LDR	R1, [PC, #92]
0x0DF2	0x1889    ADDS	R1, R1, R2
0x0DF4	0x680A    LDR	R2, [R1, #0]
0x0DF6	0xF7FFF9B3  BL	__Mul_FP+0
0x0DFA	0xE022    B	L_end_scale
L___Lib_Sprintf_scale7:
;__Lib_Sprintf.c, 158 :: 		
; scl start address is: 32 (R8)
0x0DFC	0xF1B80F0A  CMP	R8, #10
0x0E00	0xDD19    BLE	L___Lib_Sprintf_scale9
;__Lib_Sprintf.c, 159 :: 		
0x0E02	0x210A    MOVS	R1, #10
0x0E04	0xB249    SXTB	R1, R1
0x0E06	0xFB98F1F1  SDIV	R1, R8, R1
0x0E0A	0xB249    SXTB	R1, R1
0x0E0C	0x3109    ADDS	R1, #9
0x0E0E	0xB209    SXTH	R1, R1
0x0E10	0x008A    LSLS	R2, R1, #2
0x0E12	0x490F    LDR	R1, [PC, #60]
0x0E14	0x1889    ADDS	R1, R1, R2
0x0E16	0x680B    LDR	R3, [R1, #0]
0x0E18	0x220A    MOVS	R2, #10
0x0E1A	0xB252    SXTB	R2, R2
0x0E1C	0xFB98F1F2  SDIV	R1, R8, R2
0x0E20	0xFB028111  MLS	R1, R2, R1, R8
0x0E24	0xB249    SXTB	R1, R1
; scl end address is: 32 (R8)
0x0E26	0x008A    LSLS	R2, R1, #2
0x0E28	0x4909    LDR	R1, [PC, #36]
0x0E2A	0x1889    ADDS	R1, R1, R2
0x0E2C	0x6808    LDR	R0, [R1, #0]
0x0E2E	0x461A    MOV	R2, R3
0x0E30	0xF7FFF996  BL	__Mul_FP+0
0x0E34	0xE005    B	L_end_scale
L___Lib_Sprintf_scale9:
;__Lib_Sprintf.c, 160 :: 		
; scl start address is: 32 (R8)
0x0E36	0xEA4F0288  LSL	R2, R8, #2
; scl end address is: 32 (R8)
0x0E3A	0x4905    LDR	R1, [PC, #20]
0x0E3C	0x1889    ADDS	R1, R1, R2
0x0E3E	0x6809    LDR	R1, [R1, #0]
0x0E40	0x4608    MOV	R0, R1
;__Lib_Sprintf.c, 161 :: 		
L_end_scale:
0x0E42	0xF8DDE000  LDR	LR, [SP, #0]
0x0E46	0xB001    ADD	SP, SP, #4
0x0E48	0x4770    BX	LR
0x0E4A	0xBF00    NOP
0x0E4C	0x8E480000  	__Lib_Sprintf__npowers_+0
0x0E50	0x8E7C0000  	__Lib_Sprintf__powers_+0
; end of __Lib_Sprintf_scale
__Mul_FP:
;__Lib_MathDouble.c, 666 :: 		
0x0160	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 668 :: 		
0x0162	0xB5FA    PUSH	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 670 :: 		
0x0164	0xEA900602  EORS	R6, R0, R2, LSL #0
;__Lib_MathDouble.c, 671 :: 		
0x0168	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 672 :: 		
0x016A	0xF04F4600  MOVMI	R6, #-2147483648
;__Lib_MathDouble.c, 673 :: 		
0x016E	0xF04F0600  MOVPL	R6, #0
;__Lib_MathDouble.c, 675 :: 		
0x0172	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 676 :: 		
0x0176	0xEA4F0340  LSL	R3, R0, #1
;__Lib_MathDouble.c, 677 :: 		
0x017A	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 678 :: 		
0x017C	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 679 :: 		
0x017E	0xF0414100  ORRNE	R1, R1, #-2147483648
;__Lib_MathDouble.c, 681 :: 		
0x0182	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 683 :: 		
0x0186	0xE02C    BEQ	__me_lab_end
;__Lib_MathDouble.c, 685 :: 		
0x0188	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 686 :: 		
0x018A	0xD026    BEQ	__me_ovfl
;__Lib_MathDouble.c, 688 :: 		
0x018C	0xEA4F2402  LSL	R4, R2, #8
;__Lib_MathDouble.c, 689 :: 		
0x0190	0xEA4F0542  LSL	R5, R2, #1
;__Lib_MathDouble.c, 690 :: 		
0x0194	0x0E2D    LSRS	R5, R5, #24
;__Lib_MathDouble.c, 691 :: 		
0x0196	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 692 :: 		
0x0198	0xF0444400  ORRNE	R4, R4, #-2147483648
;__Lib_MathDouble.c, 694 :: 		
0x019C	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 696 :: 		
0x01A0	0xE01F    BEQ	__me_lab_end
;__Lib_MathDouble.c, 698 :: 		
0x01A2	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 699 :: 		
0x01A4	0xD019    BEQ	__me_ovfl
;__Lib_MathDouble.c, 701 :: 		
0x01A6	0x195B    ADDS	R3, R3, R5
;__Lib_MathDouble.c, 703 :: 		
0x01A8	0xFBA15404  UMULL	R5, R4, R1, R4
;__Lib_MathDouble.c, 705 :: 		
0x01AC	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 706 :: 		
0x01AE	0xBF5C    ITT	PL
;__Lib_MathDouble.c, 707 :: 		
0x01B0	0x0064    LSLPL	R4, R4, #1
;__Lib_MathDouble.c, 708 :: 		
0x01B2	0x1E5B    SUBPL	R3, R3, #1
;__Lib_MathDouble.c, 710 :: 		
0x01B4	0x3480    ADDS	R4, #128
;__Lib_MathDouble.c, 711 :: 		
0x01B6	0xBF24    ITT	CS
;__Lib_MathDouble.c, 712 :: 		
0x01B8	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 713 :: 		
0x01BA	0x0864    LSRCS	R4, R4, #1
;__Lib_MathDouble.c, 715 :: 		
0x01BC	0x3B7E    SUBS	R3, #126
;__Lib_MathDouble.c, 716 :: 		
0x01BE	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 717 :: 		
0x01C0	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 719 :: 		
0x01C4	0xE00D    BLE	__me_lab_end
;__Lib_MathDouble.c, 721 :: 		
0x01C6	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 722 :: 		
0x01C8	0xD207    BCS	__me_ovfl
;__Lib_MathDouble.c, 724 :: 		
0x01CA	0xEA4F2014  LSR	R0, R4, #8
;__Lib_MathDouble.c, 725 :: 		
0x01CE	0xF4300000  BICS	R0, R0, #8388608
;__Lib_MathDouble.c, 726 :: 		
0x01D2	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 727 :: 		
0x01D6	0x4330    ORRS	R0, R6
;__Lib_MathDouble.c, 730 :: 		
0x01D8	0xE003    B	__me_lab_end
;__Lib_MathDouble.c, 732 :: 		
__me_ovfl:
0x01DA	0x27FF    MOVS	R7, #255
;__Lib_MathDouble.c, 733 :: 		
0x01DC	0x05FF    LSLS	R7, R7, #23
;__Lib_MathDouble.c, 734 :: 		
0x01DE	0xEA460007  ORR	R0, R6, R7, LSL #0
;__Lib_MathDouble.c, 735 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 736 :: 		
0x01E2	0xE8BD40FA  POP	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 738 :: 		
L_end__Mul_FP:
0x01E6	0xB001    ADD	SP, SP, #4
0x01E8	0x4770    BX	LR
; end of __Mul_FP
__Div_FP:
;__Lib_MathDouble.c, 743 :: 		
0x06B4	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 745 :: 		
0x06B6	0xB5FA    PUSH	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 746 :: 		
0x06B8	0xEA900602  EORS	R6, R0, R2, LSL #0
;__Lib_MathDouble.c, 747 :: 		
0x06BC	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 748 :: 		
0x06BE	0xF04F4600  MOVMI	R6, #-2147483648
;__Lib_MathDouble.c, 749 :: 		
0x06C2	0xF04F0600  MOVPL	R6, #0
;__Lib_MathDouble.c, 751 :: 		
0x06C6	0x0201    LSLS	R1, R0, #8
;__Lib_MathDouble.c, 752 :: 		
0x06C8	0x0043    LSLS	R3, R0, #1
;__Lib_MathDouble.c, 753 :: 		
0x06CA	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 754 :: 		
0x06CC	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 755 :: 		
0x06CE	0xF0414100  ORRNE	R1, R1, #-2147483648
;__Lib_MathDouble.c, 757 :: 		
0x06D2	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 759 :: 		
0x06D6	0xE03B    BEQ	__me_lab_end
;__Lib_MathDouble.c, 761 :: 		
0x06D8	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 762 :: 		
0x06DA	0xD035    BEQ	__me_ovfl
;__Lib_MathDouble.c, 764 :: 		
0x06DC	0xEA5F2402  LSLS	R4, R2, #8
;__Lib_MathDouble.c, 765 :: 		
0x06E0	0xEA5F0542  LSLS	R5, R2, #1
;__Lib_MathDouble.c, 766 :: 		
0x06E4	0xEA5F6515  LSRS	R5, R5, #24
;__Lib_MathDouble.c, 767 :: 		
0x06E8	0xBF11    ITEEE	NE
;__Lib_MathDouble.c, 769 :: 		
0x06EA	0xF0444400  ORRNE	R4, R4, #-2147483648
;__Lib_MathDouble.c, 770 :: 		
0x06EE	0xF04F40FF  MOVEQ	R0, #2139095040
;__Lib_MathDouble.c, 771 :: 		
0x06F2	0x4330    ORREQ	R0, R6
;__Lib_MathDouble.c, 773 :: 		
0x06F4	0xE02C    BEQ	__me_lab_end
;__Lib_MathDouble.c, 775 :: 		
0x06F6	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 776 :: 		
0x06F8	0xD026    BEQ	__me_ovfl
;__Lib_MathDouble.c, 778 :: 		
0x06FA	0x1B5B    SUBS	R3, R3, R5
;__Lib_MathDouble.c, 781 :: 		
0x06FC	0x2000    MOVS	R0, #0
;__Lib_MathDouble.c, 782 :: 		
0x06FE	0x2720    MOVS	R7, #32
;__Lib_MathDouble.c, 783 :: 		
0x0700	0x0864    LSRS	R4, R4, #1
;__Lib_MathDouble.c, 784 :: 		
0x0702	0x0849    LSRS	R1, R1, #1
;__Lib_MathDouble.c, 786 :: 		
__me_fdiv_:
;__Lib_MathDouble.c, 788 :: 		
0x0704	0x42A1    CMP	R1, R4
;__Lib_MathDouble.c, 790 :: 		
0x0706	0xEB400000  ADC	R0, R0, R0, LSL #0
;__Lib_MathDouble.c, 791 :: 		
0x070A	0xBF28    IT	CS
;__Lib_MathDouble.c, 792 :: 		
0x070C	0x1B09    SUBCS	R1, R1, R4
;__Lib_MathDouble.c, 793 :: 		
0x070E	0x1E7F    SUBS	R7, R7, #1
;__Lib_MathDouble.c, 794 :: 		
0x0710	0xD004    BEQ	__me_flb1_
;__Lib_MathDouble.c, 795 :: 		
0x0712	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 796 :: 		
0x0714	0xBF18    IT	NE
;__Lib_MathDouble.c, 797 :: 		
0x0716	0x0049    LSLNE	R1, R1, #1
;__Lib_MathDouble.c, 798 :: 		
0x0718	0xD1F4    BNE	__me_fdiv_
;__Lib_MathDouble.c, 800 :: 		
0x071A	0x40B8    LSLS	R0, R7
;__Lib_MathDouble.c, 802 :: 		
__me_flb1_:
0x071C	0xF0104F00  TST	R0, #-2147483648
;__Lib_MathDouble.c, 803 :: 		
0x0720	0xBF04    ITT	EQ
;__Lib_MathDouble.c, 804 :: 		
0x0722	0x0040    LSLEQ	R0, R0, #1
;__Lib_MathDouble.c, 805 :: 		
0x0724	0xF1B30301  SUBSEQ	R3, R3, #1
;__Lib_MathDouble.c, 807 :: 		
0x0728	0x3080    ADDS	R0, #128
;__Lib_MathDouble.c, 808 :: 		
0x072A	0xBF2C    ITE	CS
;__Lib_MathDouble.c, 809 :: 		
0x072C	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 810 :: 		
0x072E	0x0040    LSLCC	R0, R0, #1
;__Lib_MathDouble.c, 812 :: 		
__me_flb2_:
0x0730	0x337F    ADDS	R3, #127
;__Lib_MathDouble.c, 813 :: 		
0x0732	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 814 :: 		
0x0734	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 816 :: 		
0x0738	0xE00A    BLE	__me_lab_end
;__Lib_MathDouble.c, 818 :: 		
0x073A	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 819 :: 		
0x073C	0xD204    BCS	__me_ovfl
;__Lib_MathDouble.c, 821 :: 		
0x073E	0x0A40    LSRS	R0, R0, #9
;__Lib_MathDouble.c, 822 :: 		
0x0740	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 823 :: 		
0x0744	0x4330    ORRS	R0, R6
;__Lib_MathDouble.c, 826 :: 		
0x0746	0xE003    B	__me_lab_end
;__Lib_MathDouble.c, 828 :: 		
__me_ovfl:
0x0748	0x27FF    MOVS	R7, #255
;__Lib_MathDouble.c, 829 :: 		
0x074A	0x05FF    LSLS	R7, R7, #23
;__Lib_MathDouble.c, 830 :: 		
0x074C	0xEA560007  ORRS	R0, R6, R7, LSL #0
;__Lib_MathDouble.c, 831 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 832 :: 		
0x0750	0xE8BD40FA  POP	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 834 :: 		
L_end__Div_FP:
0x0754	0xB001    ADD	SP, SP, #4
0x0756	0x4770    BX	LR
; end of __Div_FP
__FloatToUnsignedIntegral:
;__Lib_MathDouble.c, 45 :: 		
0x0758	0xB081    SUB	SP, SP, #4
0x075A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_MathDouble.c, 47 :: 		
0x075E	0xB502    PUSH	(R1, R14)
;__Lib_MathDouble.c, 49 :: 		
0x0760	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 50 :: 		
0x0762	0xD502    BPL	__me_label_pos
;__Lib_MathDouble.c, 51 :: 		
0x0764	0xF7FFFDC6  BL	__FloatToSignedIntegral+0
;__Lib_MathDouble.c, 52 :: 		
0x0768	0xE013    B	__me_endLab
;__Lib_MathDouble.c, 55 :: 		
__me_label_pos:
0x076A	0xEA4F0140  LSL	R1, R0, #1
;__Lib_MathDouble.c, 56 :: 		
0x076E	0xEA4F6111  LSR	R1, R1, #24
;__Lib_MathDouble.c, 58 :: 		
0x0772	0x397F    SUBS	R1, #127
;__Lib_MathDouble.c, 59 :: 		
0x0774	0xBF3C    ITT	CC
;__Lib_MathDouble.c, 60 :: 		
0x0776	0xF04F0000  MOVCC	R0, #0
;__Lib_MathDouble.c, 62 :: 		
0x077A	0xE00A    BCC	__me_endLab
;__Lib_MathDouble.c, 64 :: 		
0x077C	0xF1D1011F  RSBS	R1, R1, #31
;__Lib_MathDouble.c, 65 :: 		
0x0780	0xD305    BCC	__me_ovfl
;__Lib_MathDouble.c, 67 :: 		
0x0782	0xEA4F2000  LSL	R0, R0, #8
;__Lib_MathDouble.c, 68 :: 		
0x0786	0xF0404000  ORR	R0, R0, #-2147483648
;__Lib_MathDouble.c, 70 :: 		
0x078A	0x40C8    LSRS	R0, R1
;__Lib_MathDouble.c, 73 :: 		
0x078C	0xE001    B	__me_endLab
;__Lib_MathDouble.c, 75 :: 		
__me_ovfl:
0x078E	0x2000    MOVS	R0, #0
;__Lib_MathDouble.c, 76 :: 		
0x0790	0x1E40    SUBS	R0, R0, #1
;__Lib_MathDouble.c, 78 :: 		
__me_endLab:
;__Lib_MathDouble.c, 79 :: 		
0x0792	0xE8BD4002  POP	(R1, R14)
;__Lib_MathDouble.c, 82 :: 		
L_end__FloatToUnsignedIntegral:
0x0796	0xF8DDE000  LDR	LR, [SP, #0]
0x079A	0xB001    ADD	SP, SP, #4
0x079C	0x4770    BX	LR
; end of __FloatToUnsignedIntegral
__FloatToSignedIntegral:
;__Lib_MathDouble.c, 4 :: 		
0x02F4	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 6 :: 		
0x02F6	0xB506    PUSH	(R1, R2, R14)
;__Lib_MathDouble.c, 8 :: 		
0x02F8	0xEA4F0240  LSL	R2, R0, #1
;__Lib_MathDouble.c, 9 :: 		
0x02FC	0xEA4F6212  LSR	R2, R2, #24
;__Lib_MathDouble.c, 11 :: 		
0x0300	0x3A7F    SUBS	R2, #127
;__Lib_MathDouble.c, 12 :: 		
0x0302	0xBF44    ITT	MI
;__Lib_MathDouble.c, 13 :: 		
0x0304	0xF04F0000  MOVMI	R0, #0
;__Lib_MathDouble.c, 15 :: 		
0x0308	0xE011    BMI	__me_lab_end
;__Lib_MathDouble.c, 17 :: 		
0x030A	0xF1D2021F  RSBS	R2, R2, #31
;__Lib_MathDouble.c, 18 :: 		
0x030E	0xD909    BLS	__me_ovfl
;__Lib_MathDouble.c, 20 :: 		
0x0310	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 21 :: 		
0x0314	0xF0414100  ORR	R1, R1, #-2147483648
;__Lib_MathDouble.c, 23 :: 		
0x0318	0x40D1    LSRS	R1, R2
;__Lib_MathDouble.c, 25 :: 		
0x031A	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 26 :: 		
0x031C	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 27 :: 		
0x031E	0x4248    RSBMI	R0, R1, #0
;__Lib_MathDouble.c, 28 :: 		
0x0320	0x4608    MOVPL	R0, R1
;__Lib_MathDouble.c, 31 :: 		
0x0322	0xE004    B	__me_lab_end
;__Lib_MathDouble.c, 33 :: 		
__me_ovfl:
0x0324	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 34 :: 		
0x0326	0xF04F4000  MOV	R0, #-2147483648
;__Lib_MathDouble.c, 35 :: 		
0x032A	0xBF58    IT	PL
;__Lib_MathDouble.c, 36 :: 		
0x032C	0x1E40    SUBPL	R0, R0, #1
;__Lib_MathDouble.c, 37 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 38 :: 		
0x032E	0xE8BD4006  POP	(R1, R2, R14)
;__Lib_MathDouble.c, 40 :: 		
L_end__FloatToSignedIntegral:
0x0332	0xB001    ADD	SP, SP, #4
0x0334	0x4770    BX	LR
; end of __FloatToSignedIntegral
__UnsignedIntegralToFloat:
;__Lib_MathDouble.c, 262 :: 		
0x0BA8	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 264 :: 		
0x0BAA	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 265 :: 		
0x0BAC	0xBF08    IT	EQ
;__Lib_MathDouble.c, 267 :: 		
0x0BAE	0xE00F    BEQ	__me_lab_end
;__Lib_MathDouble.c, 269 :: 		
0x0BB0	0xB502    PUSH	(R1, R14)
;__Lib_MathDouble.c, 271 :: 		
0x0BB2	0xF04F029E  MOV	R2, #158
;__Lib_MathDouble.c, 272 :: 		
0x0BB6	0xD402    BMI	__me_label_cont
;__Lib_MathDouble.c, 274 :: 		
__me_loop:
0x0BB8	0x1E52    SUBS	R2, R2, #1
;__Lib_MathDouble.c, 275 :: 		
0x0BBA	0x0040    LSLS	R0, R0, #1
;__Lib_MathDouble.c, 277 :: 		
0x0BBC	0xD5FC    BPL	__me_loop
;__Lib_MathDouble.c, 279 :: 		
__me_label_cont:
0x0BBE	0x3080    ADDS	R0, #128
;__Lib_MathDouble.c, 280 :: 		
0x0BC0	0xBF2C    ITE	CS
;__Lib_MathDouble.c, 281 :: 		
0x0BC2	0x1C52    ADDCS	R2, R2, #1
;__Lib_MathDouble.c, 282 :: 		
0x0BC4	0x0040    LSLCC	R0, R0, #1
;__Lib_MathDouble.c, 284 :: 		
0x0BC6	0x0A40    LSRS	R0, R0, #9
;__Lib_MathDouble.c, 285 :: 		
0x0BC8	0xEA4050C2  ORR	R0, R0, R2, LSL #23
;__Lib_MathDouble.c, 287 :: 		
0x0BCC	0xE8BD4002  POP	(R1, R14)
;__Lib_MathDouble.c, 288 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 290 :: 		
L_end__UnsignedIntegralToFloat:
0x0BD0	0xB001    ADD	SP, SP, #4
0x0BD2	0x4770    BX	LR
; end of __UnsignedIntegralToFloat
__Sub_FP:
;__Lib_MathDouble.c, 539 :: 		
0x0BD4	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 541 :: 		
0x0BD6	0xF0824200  EOR	R2, R2, #-2147483648
;__Lib_MathDouble.c, 542 :: 		
0x0BDA	0xE92D41FA  PUSH	(R1, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 544 :: 		
0x0BDE	0xEA4F2402  LSL	R4, R2, #8
;__Lib_MathDouble.c, 545 :: 		
0x0BE2	0xEA4F0542  LSL	R5, R2, #1
;__Lib_MathDouble.c, 546 :: 		
0x0BE6	0x0E2D    LSRS	R5, R5, #24
;__Lib_MathDouble.c, 547 :: 		
0x0BE8	0xD104    BNE	__me_lab1
;__Lib_MathDouble.c, 549 :: 		
0x0BEA	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 550 :: 		
0x0BEC	0xBF18    IT	NE
;__Lib_MathDouble.c, 551 :: 		
0x0BEE	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 553 :: 		
0x0BF2	0xE06C    B	__me_lab_end
;__Lib_MathDouble.c, 555 :: 		
__me_lab1:
0x0BF4	0xF0444400  ORR	R4, R4, #-2147483648
;__Lib_MathDouble.c, 557 :: 		
0x0BF8	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 559 :: 		
0x0BFA	0xD05F    BEQ	__me_ovfl1
;__Lib_MathDouble.c, 561 :: 		
0x0BFC	0xEA4F0494  LSR	R4, R4, #2
;__Lib_MathDouble.c, 562 :: 		
0x0C00	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 563 :: 		
0x0C02	0xBF48    IT	MI
;__Lib_MathDouble.c, 564 :: 		
0x0C04	0x4264    RSBMI	R4, R4, #0
;__Lib_MathDouble.c, 566 :: 		
0x0C06	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 567 :: 		
0x0C0A	0xEA4F0340  LSL	R3, R0, #1
;__Lib_MathDouble.c, 568 :: 		
0x0C0E	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 569 :: 		
0x0C10	0xD105    BNE	__me_lab2
;__Lib_MathDouble.c, 571 :: 		
0x0C12	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 572 :: 		
0x0C14	0xBF14    ITE	NE
;__Lib_MathDouble.c, 573 :: 		
0x0C16	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 574 :: 		
0x0C1A	0x4610    MOVEQ	R0, R2
;__Lib_MathDouble.c, 576 :: 		
0x0C1C	0xE057    B	__me_lab_end
;__Lib_MathDouble.c, 578 :: 		
__me_lab2:
0x0C1E	0xF0414100  ORR	R1, R1, #-2147483648
;__Lib_MathDouble.c, 580 :: 		
0x0C22	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 581 :: 		
0x0C24	0xD04B    BEQ	__me_ovfl0
;__Lib_MathDouble.c, 583 :: 		
0x0C26	0xEA4F0191  LSR	R1, R1, #2
;__Lib_MathDouble.c, 584 :: 		
0x0C2A	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 585 :: 		
0x0C2C	0xBF48    IT	MI
;__Lib_MathDouble.c, 586 :: 		
0x0C2E	0x4249    RSBMI	R1, R1, #0
;__Lib_MathDouble.c, 588 :: 		
0x0C30	0x1B5E    SUBS	R6, R3, R5
;__Lib_MathDouble.c, 589 :: 		
0x0C32	0xBF41    ITTTT	MI
;__Lib_MathDouble.c, 590 :: 		
0x0C34	0x460F    MOVMI	R7, R1
;__Lib_MathDouble.c, 591 :: 		
0x0C36	0x4621    MOVMI	R1, R4
;__Lib_MathDouble.c, 592 :: 		
0x0C38	0x463C    MOVMI	R4, R7
;__Lib_MathDouble.c, 593 :: 		
0x0C3A	0x4276    RSBMI	R6, R6, #0
;__Lib_MathDouble.c, 594 :: 		
0x0C3C	0xBF48    IT	MI
;__Lib_MathDouble.c, 595 :: 		
0x0C3E	0x462B    MOVMI	R3, R5
;__Lib_MathDouble.c, 597 :: 		
0x0C40	0x2E19    CMP	R6, #25
;__Lib_MathDouble.c, 598 :: 		
0x0C42	0xBF47    ITTEE	MI
;__Lib_MathDouble.c, 599 :: 		
0x0C44	0xFA44F706  ASRMI	R7, R4, R6
;__Lib_MathDouble.c, 600 :: 		
0x0C48	0x19C9    ADDMI	R1, R1, R7
;__Lib_MathDouble.c, 601 :: 		
0x0C4A	0xF04F0800  MOVPL	R8, #0
;__Lib_MathDouble.c, 602 :: 		
0x0C4E	0xE003    BPL	__me_skip_sticky
;__Lib_MathDouble.c, 603 :: 		
0x0C50	0xF1C6071C  RSB	R7, R6, #28
;__Lib_MathDouble.c, 604 :: 		
0x0C54	0xFA04F807  LSL	R8, R4, R7
;__Lib_MathDouble.c, 606 :: 		
__me_skip_sticky:
;__Lib_MathDouble.c, 607 :: 		
0x0C58	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 608 :: 		
0x0C5A	0xBF04    ITT	EQ
;__Lib_MathDouble.c, 609 :: 		
0x0C5C	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 611 :: 		
0x0C60	0xE035    BEQ	__me_lab_end
;__Lib_MathDouble.c, 612 :: 		
0x0C62	0xBF46    ITTE	MI
;__Lib_MathDouble.c, 613 :: 		
0x0C64	0x4249    RSBMI	R1, R1, #0
;__Lib_MathDouble.c, 614 :: 		
0x0C66	0xF04F0701  MOVMI	R7, #1
;__Lib_MathDouble.c, 615 :: 		
0x0C6A	0xF04F0700  MOVPL	R7, #0
;__Lib_MathDouble.c, 617 :: 		
__me_loop:
0x0C6E	0xF1A30301  SUB	R3, R3, #1
;__Lib_MathDouble.c, 618 :: 		
0x0C72	0x0049    LSLS	R1, R1, #1
;__Lib_MathDouble.c, 619 :: 		
0x0C74	0xD5FB    BPL	__me_loop
;__Lib_MathDouble.c, 621 :: 		
0x0C76	0xF0110480  ANDS	R4, R1, #128
;__Lib_MathDouble.c, 622 :: 		
0x0C7A	0xD00D    BEQ	__me_no_round
;__Lib_MathDouble.c, 623 :: 		
0x0C7C	0xF0010520  AND	R5, R1, #32
;__Lib_MathDouble.c, 624 :: 		
0x0C80	0xEA480805  ORR	R8, R8, R5, LSL #0
;__Lib_MathDouble.c, 625 :: 		
0x0C84	0x3180    ADDS	R1, #128
;__Lib_MathDouble.c, 626 :: 		
0x0C86	0xBF28    IT	CS
;__Lib_MathDouble.c, 627 :: 		
0x0C88	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 628 :: 		
0x0C8A	0xF0010440  AND	R4, R1, #64
;__Lib_MathDouble.c, 629 :: 		
0x0C8E	0xEA580804  ORRS	R8, R8, R4, LSL #0
;__Lib_MathDouble.c, 630 :: 		
0x0C92	0xBF08    IT	EQ
;__Lib_MathDouble.c, 631 :: 		
0x0C94	0xF4217180  BICEQ	R1, R1, #256
;__Lib_MathDouble.c, 633 :: 		
__me_no_round:
;__Lib_MathDouble.c, 634 :: 		
0x0C98	0x1C9B    ADDS	R3, R3, #2
;__Lib_MathDouble.c, 635 :: 		
0x0C9A	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 636 :: 		
0x0C9C	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 638 :: 		
0x0CA0	0xE015    BLE	__me_lab_end
;__Lib_MathDouble.c, 639 :: 		
0x0CA2	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 640 :: 		
0x0CA4	0xD20D    BCS	__me_ovfl
;__Lib_MathDouble.c, 642 :: 		
0x0CA6	0xF02101FF  BIC	R1, R1, #255
;__Lib_MathDouble.c, 643 :: 		
0x0CAA	0xEA4F0141  LSL	R1, R1, #1
;__Lib_MathDouble.c, 645 :: 		
0x0CAE	0xEA4F2051  LSR	R0, R1, #9
;__Lib_MathDouble.c, 646 :: 		
0x0CB2	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 647 :: 		
0x0CB6	0xEA4070C7  ORR	R0, R0, R7, LSL #31
;__Lib_MathDouble.c, 650 :: 		
0x0CBA	0xE008    B	__me_lab_end
;__Lib_MathDouble.c, 652 :: 		
__me_ovfl1:
0x0CBC	0x4610    MOV	R0, R2
;__Lib_MathDouble.c, 653 :: 		
__me_ovfl0:
0x0CBE	0xEA4F77D0  LSR	R7, R0, #31
;__Lib_MathDouble.c, 654 :: 		
__me_ovfl:
0x0CC2	0xEA4F77C7  LSL	R7, R7, #31
;__Lib_MathDouble.c, 655 :: 		
0x0CC6	0x20FF    MOVS	R0, #255
;__Lib_MathDouble.c, 656 :: 		
0x0CC8	0xEA4F50C0  LSL	R0, R0, #23
;__Lib_MathDouble.c, 657 :: 		
0x0CCC	0x4338    ORRS	R0, R7
;__Lib_MathDouble.c, 658 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 659 :: 		
0x0CCE	0xE8BD41FA  POP	(R1, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 661 :: 		
L_end__Sub_FP:
0x0CD2	0xB001    ADD	SP, SP, #4
0x0CD4	0x4770    BX	LR
; end of __Sub_FP
__Add_FP:
;__Lib_MathDouble.c, 413 :: 		
0x09E4	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 415 :: 		
0x09E6	0xE92D41FA  PUSH	(R1, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 417 :: 		
0x09EA	0xEA4F2402  LSL	R4, R2, #8
;__Lib_MathDouble.c, 418 :: 		
0x09EE	0xEA4F0542  LSL	R5, R2, #1
;__Lib_MathDouble.c, 419 :: 		
0x09F2	0x0E2D    LSRS	R5, R5, #24
;__Lib_MathDouble.c, 420 :: 		
0x09F4	0xD104    BNE	__me_lab1
;__Lib_MathDouble.c, 422 :: 		
0x09F6	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 423 :: 		
0x09F8	0xBF18    IT	NE
;__Lib_MathDouble.c, 424 :: 		
0x09FA	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 426 :: 		
0x09FE	0xE06C    B	__me_lab_end
;__Lib_MathDouble.c, 428 :: 		
__me_lab1:
0x0A00	0xF0444400  ORR	R4, R4, #-2147483648
;__Lib_MathDouble.c, 430 :: 		
0x0A04	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 432 :: 		
0x0A06	0xD05F    BEQ	__me_ovfl1
;__Lib_MathDouble.c, 434 :: 		
0x0A08	0xEA4F0494  LSR	R4, R4, #2
;__Lib_MathDouble.c, 435 :: 		
0x0A0C	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 436 :: 		
0x0A0E	0xBF48    IT	MI
;__Lib_MathDouble.c, 437 :: 		
0x0A10	0x4264    RSBMI	R4, R4, #0
;__Lib_MathDouble.c, 439 :: 		
0x0A12	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 440 :: 		
0x0A16	0xEA4F0340  LSL	R3, R0, #1
;__Lib_MathDouble.c, 441 :: 		
0x0A1A	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 442 :: 		
0x0A1C	0xD105    BNE	__me_lab2
;__Lib_MathDouble.c, 444 :: 		
0x0A1E	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 445 :: 		
0x0A20	0xBF14    ITE	NE
;__Lib_MathDouble.c, 446 :: 		
0x0A22	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 447 :: 		
0x0A26	0x4610    MOVEQ	R0, R2
;__Lib_MathDouble.c, 449 :: 		
0x0A28	0xE057    B	__me_lab_end
;__Lib_MathDouble.c, 451 :: 		
__me_lab2:
0x0A2A	0xF0414100  ORR	R1, R1, #-2147483648
;__Lib_MathDouble.c, 453 :: 		
0x0A2E	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 454 :: 		
0x0A30	0xD04B    BEQ	__me_ovfl0
;__Lib_MathDouble.c, 456 :: 		
0x0A32	0xEA4F0191  LSR	R1, R1, #2
;__Lib_MathDouble.c, 457 :: 		
0x0A36	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 458 :: 		
0x0A38	0xBF48    IT	MI
;__Lib_MathDouble.c, 459 :: 		
0x0A3A	0x4249    RSBMI	R1, R1, #0
;__Lib_MathDouble.c, 461 :: 		
0x0A3C	0x1B5E    SUBS	R6, R3, R5
;__Lib_MathDouble.c, 462 :: 		
0x0A3E	0xBF41    ITTTT	MI
;__Lib_MathDouble.c, 463 :: 		
0x0A40	0x460F    MOVMI	R7, R1
;__Lib_MathDouble.c, 464 :: 		
0x0A42	0x4621    MOVMI	R1, R4
;__Lib_MathDouble.c, 465 :: 		
0x0A44	0x463C    MOVMI	R4, R7
;__Lib_MathDouble.c, 466 :: 		
0x0A46	0x4276    RSBMI	R6, R6, #0
;__Lib_MathDouble.c, 467 :: 		
0x0A48	0xBF48    IT	MI
;__Lib_MathDouble.c, 468 :: 		
0x0A4A	0x462B    MOVMI	R3, R5
;__Lib_MathDouble.c, 470 :: 		
0x0A4C	0x2E19    CMP	R6, #25
;__Lib_MathDouble.c, 471 :: 		
0x0A4E	0xBF47    ITTEE	MI
;__Lib_MathDouble.c, 472 :: 		
0x0A50	0xFA44F706  ASRMI	R7, R4, R6
;__Lib_MathDouble.c, 473 :: 		
0x0A54	0x19C9    ADDMI	R1, R1, R7
;__Lib_MathDouble.c, 474 :: 		
0x0A56	0xF04F0800  MOVPL	R8, #0
;__Lib_MathDouble.c, 475 :: 		
0x0A5A	0xE003    BPL	__me_skip_sticky
;__Lib_MathDouble.c, 476 :: 		
0x0A5C	0xF1C6071C  RSB	R7, R6, #28
;__Lib_MathDouble.c, 477 :: 		
0x0A60	0xFA04F807  LSL	R8, R4, R7
;__Lib_MathDouble.c, 479 :: 		
__me_skip_sticky:
;__Lib_MathDouble.c, 480 :: 		
0x0A64	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 481 :: 		
0x0A66	0xBF04    ITT	EQ
;__Lib_MathDouble.c, 482 :: 		
0x0A68	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 484 :: 		
0x0A6C	0xE035    BEQ	__me_lab_end
;__Lib_MathDouble.c, 485 :: 		
0x0A6E	0xBF46    ITTE	MI
;__Lib_MathDouble.c, 486 :: 		
0x0A70	0x4249    RSBMI	R1, R1, #0
;__Lib_MathDouble.c, 487 :: 		
0x0A72	0xF04F0701  MOVMI	R7, #1
;__Lib_MathDouble.c, 488 :: 		
0x0A76	0xF04F0700  MOVPL	R7, #0
;__Lib_MathDouble.c, 490 :: 		
__me_loop:
0x0A7A	0xF1A30301  SUB	R3, R3, #1
;__Lib_MathDouble.c, 491 :: 		
0x0A7E	0x0049    LSLS	R1, R1, #1
;__Lib_MathDouble.c, 492 :: 		
0x0A80	0xD5FB    BPL	__me_loop
;__Lib_MathDouble.c, 494 :: 		
0x0A82	0xF0110480  ANDS	R4, R1, #128
;__Lib_MathDouble.c, 495 :: 		
0x0A86	0xD00D    BEQ	__me_no_round
;__Lib_MathDouble.c, 496 :: 		
0x0A88	0xF0010520  AND	R5, R1, #32
;__Lib_MathDouble.c, 497 :: 		
0x0A8C	0xEA480805  ORR	R8, R8, R5, LSL #0
;__Lib_MathDouble.c, 498 :: 		
0x0A90	0x3180    ADDS	R1, #128
;__Lib_MathDouble.c, 499 :: 		
0x0A92	0xBF28    IT	CS
;__Lib_MathDouble.c, 500 :: 		
0x0A94	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 501 :: 		
0x0A96	0xF0010440  AND	R4, R1, #64
;__Lib_MathDouble.c, 502 :: 		
0x0A9A	0xEA580804  ORRS	R8, R8, R4, LSL #0
;__Lib_MathDouble.c, 503 :: 		
0x0A9E	0xBF08    IT	EQ
;__Lib_MathDouble.c, 504 :: 		
0x0AA0	0xF4217180  BICEQ	R1, R1, #256
;__Lib_MathDouble.c, 506 :: 		
__me_no_round:
;__Lib_MathDouble.c, 507 :: 		
0x0AA4	0x1C9B    ADDS	R3, R3, #2
;__Lib_MathDouble.c, 508 :: 		
0x0AA6	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 509 :: 		
0x0AA8	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 511 :: 		
0x0AAC	0xE015    BLE	__me_lab_end
;__Lib_MathDouble.c, 512 :: 		
0x0AAE	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 513 :: 		
0x0AB0	0xD20D    BCS	__me_ovfl
;__Lib_MathDouble.c, 515 :: 		
0x0AB2	0xF02101FF  BIC	R1, R1, #255
;__Lib_MathDouble.c, 516 :: 		
0x0AB6	0xEA4F0141  LSL	R1, R1, #1
;__Lib_MathDouble.c, 518 :: 		
0x0ABA	0xEA4F2051  LSR	R0, R1, #9
;__Lib_MathDouble.c, 519 :: 		
0x0ABE	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 520 :: 		
0x0AC2	0xEA4070C7  ORR	R0, R0, R7, LSL #31
;__Lib_MathDouble.c, 523 :: 		
0x0AC6	0xE008    B	__me_lab_end
;__Lib_MathDouble.c, 525 :: 		
__me_ovfl1:
0x0AC8	0x4610    MOV	R0, R2
;__Lib_MathDouble.c, 526 :: 		
__me_ovfl0:
0x0ACA	0xEA4F77D0  LSR	R7, R0, #31
;__Lib_MathDouble.c, 527 :: 		
__me_ovfl:
0x0ACE	0xEA4F77C7  LSL	R7, R7, #31
;__Lib_MathDouble.c, 528 :: 		
0x0AD2	0x20FF    MOVS	R0, #255
;__Lib_MathDouble.c, 529 :: 		
0x0AD4	0xEA4F50C0  LSL	R0, R0, #23
;__Lib_MathDouble.c, 530 :: 		
0x0AD8	0x4338    ORRS	R0, R7
;__Lib_MathDouble.c, 531 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 532 :: 		
0x0ADA	0xE8BD41FA  POP	(R1, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 534 :: 		
L_end__Add_FP:
0x0ADE	0xB001    ADD	SP, SP, #4
0x0AE0	0x4770    BX	LR
; end of __Add_FP
__Lib_Sprintf_fround:
;__Lib_Sprintf.c, 132 :: 		
; prec start address is: 0 (R0)
0x0AE4	0xB081    SUB	SP, SP, #4
0x0AE6	0xF8CDE000  STR	LR, [SP, #0]
0x0AEA	0xFA5FF880  UXTB	R8, R0
; prec end address is: 0 (R0)
; prec start address is: 32 (R8)
;__Lib_Sprintf.c, 134 :: 		
0x0AEE	0xF1B80F6E  CMP	R8, #110
0x0AF2	0xD32C    BCC	L___Lib_Sprintf_fround0
;__Lib_Sprintf.c, 135 :: 		
0x0AF4	0x2164    MOVS	R1, #100
0x0AF6	0xFBB8F1F1  UDIV	R1, R8, R1
0x0AFA	0xB2C9    UXTB	R1, R1
0x0AFC	0x3112    ADDS	R1, #18
0x0AFE	0xB209    SXTH	R1, R1
0x0B00	0x008A    LSLS	R2, R1, #2
0x0B02	0x4928    LDR	R1, [PC, #160]
0x0B04	0x1889    ADDS	R1, R1, R2
0x0B06	0x680A    LDR	R2, [R1, #0]
0x0B08	0xF04F507C  MOV	R0, #1056964608
0x0B0C	0xF7FFFB28  BL	__Mul_FP+0
0x0B10	0x2164    MOVS	R1, #100
0x0B12	0xFBB8F2F1  UDIV	R2, R8, R1
0x0B16	0xFB018212  MLS	R2, R1, R2, R8
0x0B1A	0xB2D2    UXTB	R2, R2
0x0B1C	0x210A    MOVS	R1, #10
0x0B1E	0xFBB2F1F1  UDIV	R1, R2, R1
0x0B22	0xB2C9    UXTB	R1, R1
0x0B24	0x3109    ADDS	R1, #9
0x0B26	0xB209    SXTH	R1, R1
0x0B28	0x008A    LSLS	R2, R1, #2
0x0B2A	0x491E    LDR	R1, [PC, #120]
0x0B2C	0x1889    ADDS	R1, R1, R2
0x0B2E	0x680A    LDR	R2, [R1, #0]
0x0B30	0xF7FFFB16  BL	__Mul_FP+0
0x0B34	0x220A    MOVS	R2, #10
0x0B36	0xFBB8F1F2  UDIV	R1, R8, R2
0x0B3A	0xFB028111  MLS	R1, R2, R1, R8
0x0B3E	0xB2C9    UXTB	R1, R1
; prec end address is: 32 (R8)
0x0B40	0x008A    LSLS	R2, R1, #2
0x0B42	0x4918    LDR	R1, [PC, #96]
0x0B44	0x1889    ADDS	R1, R1, R2
0x0B46	0x680A    LDR	R2, [R1, #0]
0x0B48	0xF7FFFB0A  BL	__Mul_FP+0
0x0B4C	0xE026    B	L_end_fround
L___Lib_Sprintf_fround0:
;__Lib_Sprintf.c, 137 :: 		
; prec start address is: 32 (R8)
0x0B4E	0xF1B80F0A  CMP	R8, #10
0x0B52	0xD91A    BLS	L___Lib_Sprintf_fround2
;__Lib_Sprintf.c, 138 :: 		
0x0B54	0x210A    MOVS	R1, #10
0x0B56	0xFBB8F1F1  UDIV	R1, R8, R1
0x0B5A	0xB2C9    UXTB	R1, R1
0x0B5C	0x3109    ADDS	R1, #9
0x0B5E	0xB209    SXTH	R1, R1
0x0B60	0x008A    LSLS	R2, R1, #2
0x0B62	0x4910    LDR	R1, [PC, #64]
0x0B64	0x1889    ADDS	R1, R1, R2
0x0B66	0x680A    LDR	R2, [R1, #0]
0x0B68	0xF04F507C  MOV	R0, #1056964608
0x0B6C	0xF7FFFAF8  BL	__Mul_FP+0
0x0B70	0x220A    MOVS	R2, #10
0x0B72	0xFBB8F1F2  UDIV	R1, R8, R2
0x0B76	0xFB028111  MLS	R1, R2, R1, R8
0x0B7A	0xB2C9    UXTB	R1, R1
; prec end address is: 32 (R8)
0x0B7C	0x008A    LSLS	R2, R1, #2
0x0B7E	0x4909    LDR	R1, [PC, #36]
0x0B80	0x1889    ADDS	R1, R1, R2
0x0B82	0x680A    LDR	R2, [R1, #0]
0x0B84	0xF7FFFAEC  BL	__Mul_FP+0
0x0B88	0xE008    B	L_end_fround
L___Lib_Sprintf_fround2:
;__Lib_Sprintf.c, 139 :: 		
; prec start address is: 32 (R8)
0x0B8A	0xEA4F0288  LSL	R2, R8, #2
; prec end address is: 32 (R8)
0x0B8E	0x4905    LDR	R1, [PC, #20]
0x0B90	0x1889    ADDS	R1, R1, R2
0x0B92	0x680A    LDR	R2, [R1, #0]
0x0B94	0xF04F507C  MOV	R0, #1056964608
0x0B98	0xF7FFFAE2  BL	__Mul_FP+0
;__Lib_Sprintf.c, 140 :: 		
L_end_fround:
0x0B9C	0xF8DDE000  LDR	LR, [SP, #0]
0x0BA0	0xB001    ADD	SP, SP, #4
0x0BA2	0x4770    BX	LR
0x0BA4	0x8E480000  	__Lib_Sprintf__npowers_+0
; end of __Lib_Sprintf_fround
__SignedIntegralToFloat:
;__Lib_MathDouble.c, 186 :: 		
0x44D0	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 188 :: 		
0x44D2	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 189 :: 		
0x44D4	0xBF08    IT	EQ
;__Lib_MathDouble.c, 191 :: 		
0x44D6	0xE019    BEQ	__me_lab_end
;__Lib_MathDouble.c, 193 :: 		
0x44D8	0xB506    PUSH	(R1, R2, R14)
;__Lib_MathDouble.c, 195 :: 		
0x44DA	0xBF54    ITE	PL
;__Lib_MathDouble.c, 196 :: 		
0x44DC	0x4601    MOVPL	R1, R0
;__Lib_MathDouble.c, 197 :: 		
0x44DE	0xF1D00100  RSBSMI	R1, R0, #0
;__Lib_MathDouble.c, 199 :: 		
0x44E2	0xF04F029E  MOV	R2, #158
;__Lib_MathDouble.c, 201 :: 		
0x44E6	0xD402    BMI	__me_lab1
;__Lib_MathDouble.c, 202 :: 		
__me_loop:
0x44E8	0x1E52    SUBS	R2, R2, #1
;__Lib_MathDouble.c, 203 :: 		
0x44EA	0x0049    LSLS	R1, R1, #1
;__Lib_MathDouble.c, 204 :: 		
0x44EC	0xD5FC    BPL	__me_loop
;__Lib_MathDouble.c, 206 :: 		
__me_lab1:
0x44EE	0x3180    ADDS	R1, #128
;__Lib_MathDouble.c, 207 :: 		
0x44F0	0xBF2C    ITE	CS
;__Lib_MathDouble.c, 208 :: 		
0x44F2	0x1C52    ADDCS	R2, R2, #1
;__Lib_MathDouble.c, 209 :: 		
0x44F4	0x0049    LSLCC	R1, R1, #1
;__Lib_MathDouble.c, 211 :: 		
0x44F6	0xEA4F2151  LSR	R1, R1, #9
;__Lib_MathDouble.c, 212 :: 		
0x44FA	0xEA4151C2  ORR	R1, R1, R2, LSL #23
;__Lib_MathDouble.c, 213 :: 		
0x44FE	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 214 :: 		
0x4500	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 215 :: 		
0x4502	0xF0414000  ORRMI	R0, R1, #-2147483648
;__Lib_MathDouble.c, 216 :: 		
0x4506	0x4608    MOVPL	R0, R1
;__Lib_MathDouble.c, 218 :: 		
0x4508	0xE8BD4006  POP	(R1, R2, R14)
;__Lib_MathDouble.c, 219 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 221 :: 		
L_end__SignedIntegralToFloat:
0x450C	0xB001    ADD	SP, SP, #4
0x450E	0x4770    BX	LR
; end of __SignedIntegralToFloat
_TFT_Rectangle:
;__Lib_TFT.c, 916 :: 		
0x5328	0xB088    SUB	SP, SP, #32
0x532A	0xF8CDE000  STR	LR, [SP, #0]
0x532E	0xF8AD0010  STRH	R0, [SP, #16]
0x5332	0xF8AD1014  STRH	R1, [SP, #20]
0x5336	0xF8AD2018  STRH	R2, [SP, #24]
0x533A	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_TFT.c, 922 :: 		
0x533E	0x4C8C    LDR	R4, [PC, #560]
0x5340	0x7824    LDRB	R4, [R4, #0]
0x5342	0x0865    LSRS	R5, R4, #1
0x5344	0xB2ED    UXTB	R5, R5
0x5346	0xF9BD4010  LDRSH	R4, [SP, #16]
0x534A	0x1B64    SUB	R4, R4, R5
0x534C	0xB224    SXTH	R4, R4
; loc_x_up_lft start address is: 12 (R3)
0x534E	0xB223    SXTH	R3, R4
;__Lib_TFT.c, 923 :: 		
0x5350	0x2C00    CMP	R4, #0
0x5352	0xDA03    BGE	L_TFT_Rectangle103
;__Lib_TFT.c, 924 :: 		
0x5354	0x2300    MOVS	R3, #0
0x5356	0xB21B    SXTH	R3, R3
0x5358	0xB218    SXTH	R0, R3
0x535A	0xE009    B	L_TFT_Rectangle104
L_TFT_Rectangle103:
;__Lib_TFT.c, 925 :: 		
0x535C	0x4C85    LDR	R4, [PC, #532]
0x535E	0x8824    LDRH	R4, [R4, #0]
0x5360	0x42A3    CMP	R3, R4
0x5362	0xD304    BCC	L__TFT_Rectangle965
; loc_x_up_lft end address is: 12 (R3)
;__Lib_TFT.c, 926 :: 		
0x5364	0x4C83    LDR	R4, [PC, #524]
0x5366	0x8824    LDRH	R4, [R4, #0]
0x5368	0x1E63    SUBS	R3, R4, #1
0x536A	0xB21B    SXTH	R3, R3
; loc_x_up_lft start address is: 12 (R3)
; loc_x_up_lft end address is: 12 (R3)
0x536C	0xE7FF    B	L_TFT_Rectangle105
L__TFT_Rectangle965:
;__Lib_TFT.c, 925 :: 		
;__Lib_TFT.c, 926 :: 		
L_TFT_Rectangle105:
; loc_x_up_lft start address is: 12 (R3)
0x536E	0xB218    SXTH	R0, R3
; loc_x_up_lft end address is: 12 (R3)
L_TFT_Rectangle104:
;__Lib_TFT.c, 928 :: 		
; loc_x_up_lft start address is: 0 (R0)
0x5370	0x4C7F    LDR	R4, [PC, #508]
0x5372	0x7824    LDRB	R4, [R4, #0]
0x5374	0x1E64    SUBS	R4, R4, #1
0x5376	0xB224    SXTH	R4, R4
0x5378	0x1065    ASRS	R5, R4, #1
0x537A	0xB22D    SXTH	R5, R5
0x537C	0xF9BD4018  LDRSH	R4, [SP, #24]
0x5380	0x1964    ADDS	R4, R4, R5
0x5382	0xB224    SXTH	R4, R4
; loc_x_bt_rght start address is: 20 (R5)
0x5384	0xB225    SXTH	R5, R4
;__Lib_TFT.c, 929 :: 		
0x5386	0x2C00    CMP	R4, #0
0x5388	0xDA03    BGE	L_TFT_Rectangle106
;__Lib_TFT.c, 930 :: 		
0x538A	0x2500    MOVS	R5, #0
0x538C	0xB22D    SXTH	R5, R5
0x538E	0xB229    SXTH	R1, R5
0x5390	0xE009    B	L_TFT_Rectangle107
L_TFT_Rectangle106:
;__Lib_TFT.c, 931 :: 		
0x5392	0x4C78    LDR	R4, [PC, #480]
0x5394	0x8824    LDRH	R4, [R4, #0]
0x5396	0x42A5    CMP	R5, R4
0x5398	0xD304    BCC	L__TFT_Rectangle966
; loc_x_bt_rght end address is: 20 (R5)
;__Lib_TFT.c, 932 :: 		
0x539A	0x4C76    LDR	R4, [PC, #472]
0x539C	0x8824    LDRH	R4, [R4, #0]
0x539E	0x1E65    SUBS	R5, R4, #1
0x53A0	0xB22D    SXTH	R5, R5
; loc_x_bt_rght start address is: 20 (R5)
; loc_x_bt_rght end address is: 20 (R5)
0x53A2	0xE7FF    B	L_TFT_Rectangle108
L__TFT_Rectangle966:
;__Lib_TFT.c, 931 :: 		
;__Lib_TFT.c, 932 :: 		
L_TFT_Rectangle108:
; loc_x_bt_rght start address is: 20 (R5)
0x53A4	0xB229    SXTH	R1, R5
; loc_x_bt_rght end address is: 20 (R5)
L_TFT_Rectangle107:
;__Lib_TFT.c, 934 :: 		
; loc_x_bt_rght start address is: 4 (R1)
0x53A6	0x4C72    LDR	R4, [PC, #456]
0x53A8	0x7824    LDRB	R4, [R4, #0]
0x53AA	0xB1FC    CBZ	R4, L_TFT_Rectangle109
;__Lib_TFT.c, 935 :: 		
0x53AC	0xF8AD1004  STRH	R1, [SP, #4]
0x53B0	0xF8AD0006  STRH	R0, [SP, #6]
0x53B4	0xF9BD2014  LDRSH	R2, [SP, #20]
0x53B8	0xF7FBFFA0  BL	_TFT_H_Line+0
0x53BC	0xF9BD0006  LDRSH	R0, [SP, #6]
0x53C0	0xF9BD1004  LDRSH	R1, [SP, #4]
;__Lib_TFT.c, 936 :: 		
0x53C4	0xF9BD201C  LDRSH	R2, [SP, #28]
; loc_x_bt_rght end address is: 4 (R1)
; loc_x_up_lft end address is: 0 (R0)
0x53C8	0xF7FBFF98  BL	_TFT_H_Line+0
;__Lib_TFT.c, 937 :: 		
0x53CC	0xF9BD2010  LDRSH	R2, [SP, #16]
0x53D0	0xF9BD101C  LDRSH	R1, [SP, #28]
0x53D4	0xF9BD0014  LDRSH	R0, [SP, #20]
0x53D8	0xF7FBFD8C  BL	_TFT_V_Line+0
;__Lib_TFT.c, 938 :: 		
0x53DC	0xF9BD2018  LDRSH	R2, [SP, #24]
0x53E0	0xF9BD101C  LDRSH	R1, [SP, #28]
0x53E4	0xF9BD0014  LDRSH	R0, [SP, #20]
0x53E8	0xF7FBFD84  BL	_TFT_V_Line+0
;__Lib_TFT.c, 939 :: 		
L_TFT_Rectangle109:
;__Lib_TFT.c, 941 :: 		
0x53EC	0x4C62    LDR	R4, [PC, #392]
0x53EE	0x7824    LDRB	R4, [R4, #0]
0x53F0	0x2C00    CMP	R4, #0
0x53F2	0xF00080B8  BEQ	L_TFT_Rectangle110
;__Lib_TFT.c, 942 :: 		
0x53F6	0x4C61    LDR	R4, [PC, #388]
0x53F8	0x8824    LDRH	R4, [R4, #0]
0x53FA	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 943 :: 		
0x53FE	0x4F5C    LDR	R7, [PC, #368]
0x5400	0x783C    LDRB	R4, [R7, #0]
0x5402	0xF88D400E  STRB	R4, [SP, #14]
;__Lib_TFT.c, 945 :: 		
0x5406	0x463C    MOV	R4, R7
0x5408	0x7824    LDRB	R4, [R4, #0]
0x540A	0x1C64    ADDS	R4, R4, #1
0x540C	0xB224    SXTH	R4, R4
0x540E	0x1066    ASRS	R6, R4, #1
;__Lib_TFT.c, 946 :: 		
0x5410	0xB2B5    UXTH	R5, R6
0x5412	0xF9BD4010  LDRSH	R4, [SP, #16]
0x5416	0x1964    ADDS	R4, R4, R5
0x5418	0xF8AD4010  STRH	R4, [SP, #16]
;__Lib_TFT.c, 947 :: 		
0x541C	0xB2B5    UXTH	R5, R6
0x541E	0xF9BD4014  LDRSH	R4, [SP, #20]
0x5422	0x1964    ADDS	R4, R4, R5
0x5424	0xF8AD4014  STRH	R4, [SP, #20]
;__Lib_TFT.c, 949 :: 		
0x5428	0x463C    MOV	R4, R7
0x542A	0x7824    LDRB	R4, [R4, #0]
0x542C	0x1CA4    ADDS	R4, R4, #2
0x542E	0xB224    SXTH	R4, R4
0x5430	0x1066    ASRS	R6, R4, #1
;__Lib_TFT.c, 950 :: 		
0x5432	0xB2B5    UXTH	R5, R6
0x5434	0xF9BD4018  LDRSH	R4, [SP, #24]
0x5438	0x1B64    SUB	R4, R4, R5
0x543A	0xF8AD4018  STRH	R4, [SP, #24]
;__Lib_TFT.c, 951 :: 		
0x543E	0xB2B5    UXTH	R5, R6
0x5440	0xF9BD401C  LDRSH	R4, [SP, #28]
0x5444	0x1B64    SUB	R4, R4, R5
0x5446	0xF8AD401C  STRH	R4, [SP, #28]
;__Lib_TFT.c, 953 :: 		
0x544A	0x4C4D    LDR	R4, [PC, #308]
0x544C	0x7824    LDRB	R4, [R4, #0]
0x544E	0x2C00    CMP	R4, #0
0x5450	0xF0008063  BEQ	L_TFT_Rectangle111
;__Lib_TFT.c, 954 :: 		
0x5454	0x4C4B    LDR	R4, [PC, #300]
0x5456	0x7824    LDRB	R4, [R4, #0]
0x5458	0xBB7C    CBNZ	R4, L_TFT_Rectangle112
;__Lib_TFT.c, 955 :: 		
0x545A	0xF9BD4014  LDRSH	R4, [SP, #20]
0x545E	0xF8AD400A  STRH	R4, [SP, #10]
L_TFT_Rectangle113:
0x5462	0xF9BD501C  LDRSH	R5, [SP, #28]
0x5466	0xF8BD400A  LDRH	R4, [SP, #10]
0x546A	0x42AC    CMP	R4, R5
0x546C	0xD824    BHI	L_TFT_Rectangle114
;__Lib_TFT.c, 956 :: 		
0x546E	0xF9BD5014  LDRSH	R5, [SP, #20]
0x5472	0xF9BD401C  LDRSH	R4, [SP, #28]
0x5476	0x1B67    SUB	R7, R4, R5
0x5478	0xF9BD5014  LDRSH	R5, [SP, #20]
0x547C	0xF8BD400A  LDRH	R4, [SP, #10]
0x5480	0x1B66    SUB	R6, R4, R5
0x5482	0x4C41    LDR	R4, [PC, #260]
0x5484	0x8825    LDRH	R5, [R4, #0]
0x5486	0x4C41    LDR	R4, [PC, #260]
0x5488	0x8824    LDRH	R4, [R4, #0]
0x548A	0xB2BB    UXTH	R3, R7
0x548C	0xB2B2    UXTH	R2, R6
0x548E	0xB2A9    UXTH	R1, R5
0x5490	0xB2A0    UXTH	R0, R4
0x5492	0xF7FEFEC9  BL	_TFT_GetCurrentColor+0
;__Lib_TFT.c, 957 :: 		
0x5496	0x2101    MOVS	R1, #1
0x5498	0xF7FEF97E  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 958 :: 		
0x549C	0xF8BD200A  LDRH	R2, [SP, #10]
0x54A0	0xF9BD1018  LDRSH	R1, [SP, #24]
0x54A4	0xF9BD0010  LDRSH	R0, [SP, #16]
0x54A8	0xF7FBFF28  BL	_TFT_H_Line+0
;__Lib_TFT.c, 955 :: 		
0x54AC	0xF8BD400A  LDRH	R4, [SP, #10]
0x54B0	0x1C64    ADDS	R4, R4, #1
0x54B2	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 959 :: 		
0x54B6	0xE7D4    B	L_TFT_Rectangle113
L_TFT_Rectangle114:
;__Lib_TFT.c, 960 :: 		
0x54B8	0xE02E    B	L_TFT_Rectangle116
L_TFT_Rectangle112:
;__Lib_TFT.c, 961 :: 		
0x54BA	0xF9BD4010  LDRSH	R4, [SP, #16]
0x54BE	0xF8AD4008  STRH	R4, [SP, #8]
L_TFT_Rectangle117:
0x54C2	0xF9BD5018  LDRSH	R5, [SP, #24]
0x54C6	0xF8BD4008  LDRH	R4, [SP, #8]
0x54CA	0x42AC    CMP	R4, R5
0x54CC	0xD824    BHI	L_TFT_Rectangle118
;__Lib_TFT.c, 962 :: 		
0x54CE	0xF9BD5010  LDRSH	R5, [SP, #16]
0x54D2	0xF9BD4018  LDRSH	R4, [SP, #24]
0x54D6	0x1B67    SUB	R7, R4, R5
0x54D8	0xF9BD5010  LDRSH	R5, [SP, #16]
0x54DC	0xF8BD4008  LDRH	R4, [SP, #8]
0x54E0	0x1B66    SUB	R6, R4, R5
0x54E2	0x4C29    LDR	R4, [PC, #164]
0x54E4	0x8825    LDRH	R5, [R4, #0]
0x54E6	0x4C29    LDR	R4, [PC, #164]
0x54E8	0x8824    LDRH	R4, [R4, #0]
0x54EA	0xB2BB    UXTH	R3, R7
0x54EC	0xB2B2    UXTH	R2, R6
0x54EE	0xB2A9    UXTH	R1, R5
0x54F0	0xB2A0    UXTH	R0, R4
0x54F2	0xF7FEFE99  BL	_TFT_GetCurrentColor+0
;__Lib_TFT.c, 963 :: 		
0x54F6	0x2101    MOVS	R1, #1
0x54F8	0xF7FEF94E  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 964 :: 		
0x54FC	0xF8BD2008  LDRH	R2, [SP, #8]
0x5500	0xF9BD101C  LDRSH	R1, [SP, #28]
0x5504	0xF9BD0014  LDRSH	R0, [SP, #20]
0x5508	0xF7FBFCF4  BL	_TFT_V_Line+0
;__Lib_TFT.c, 961 :: 		
0x550C	0xF8BD4008  LDRH	R4, [SP, #8]
0x5510	0x1C64    ADDS	R4, R4, #1
0x5512	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 965 :: 		
0x5516	0xE7D4    B	L_TFT_Rectangle117
L_TFT_Rectangle118:
;__Lib_TFT.c, 966 :: 		
L_TFT_Rectangle116:
;__Lib_TFT.c, 967 :: 		
0x5518	0xE01D    B	L_TFT_Rectangle120
L_TFT_Rectangle111:
;__Lib_TFT.c, 968 :: 		
0x551A	0x4C1D    LDR	R4, [PC, #116]
0x551C	0x8824    LDRH	R4, [R4, #0]
0x551E	0x2101    MOVS	R1, #1
0x5520	0xB2A0    UXTH	R0, R4
0x5522	0xF7FEF939  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 969 :: 		
0x5526	0xF9BD4014  LDRSH	R4, [SP, #20]
0x552A	0xF8AD400A  STRH	R4, [SP, #10]
L_TFT_Rectangle121:
0x552E	0xF9BD501C  LDRSH	R5, [SP, #28]
0x5532	0xF8BD400A  LDRH	R4, [SP, #10]
0x5536	0x42AC    CMP	R4, R5
0x5538	0xD80D    BHI	L_TFT_Rectangle122
;__Lib_TFT.c, 970 :: 		
0x553A	0xF8BD200A  LDRH	R2, [SP, #10]
0x553E	0xF9BD1018  LDRSH	R1, [SP, #24]
0x5542	0xF9BD0010  LDRSH	R0, [SP, #16]
0x5546	0xF7FBFED9  BL	_TFT_H_Line+0
;__Lib_TFT.c, 969 :: 		
0x554A	0xF8BD400A  LDRH	R4, [SP, #10]
0x554E	0x1C64    ADDS	R4, R4, #1
0x5550	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 970 :: 		
0x5554	0xE7EB    B	L_TFT_Rectangle121
L_TFT_Rectangle122:
;__Lib_TFT.c, 971 :: 		
L_TFT_Rectangle120:
;__Lib_TFT.c, 973 :: 		
0x5556	0xF8BD500C  LDRH	R5, [SP, #12]
0x555A	0x4C08    LDR	R4, [PC, #32]
0x555C	0x8025    STRH	R5, [R4, #0]
;__Lib_TFT.c, 974 :: 		
0x555E	0xF89D500E  LDRB	R5, [SP, #14]
0x5562	0x4C03    LDR	R4, [PC, #12]
0x5564	0x7025    STRB	R5, [R4, #0]
;__Lib_TFT.c, 975 :: 		
L_TFT_Rectangle110:
;__Lib_TFT.c, 976 :: 		
L_end_TFT_Rectangle:
0x5566	0xF8DDE000  LDR	LR, [SP, #0]
0x556A	0xB008    ADD	SP, SP, #32
0x556C	0x4770    BX	LR
0x556E	0xBF00    NOP
0x5570	0x04CD2000  	__Lib_TFT_PenWidth+0
0x5574	0x04D62000  	_TFT_DISP_WIDTH+0
0x5578	0x05502000  	__Lib_TFT_BrushEnabled+0
0x557C	0x05522000  	__Lib_TFT_PenColor+0
0x5580	0x05512000  	__Lib_TFT_GradientEnabled+0
0x5584	0x05542000  	__Lib_TFT_GradientOrientation+0
0x5588	0x05582000  	__Lib_TFT_GradColorTo+0
0x558C	0x05562000  	__Lib_TFT_GradColorFrom+0
0x5590	0x055A2000  	__Lib_TFT_BrushColor+0
; end of _TFT_Rectangle
_TFT_GetCurrentColor:
;__Lib_TFT.c, 222 :: 		
; range start address is: 12 (R3)
; distance start address is: 8 (R2)
; end_color start address is: 4 (R1)
; start_color start address is: 0 (R0)
0x4228	0xB083    SUB	SP, SP, #12
0x422A	0xF8CDE000  STR	LR, [SP, #0]
0x422E	0xB287    UXTH	R7, R0
0x4230	0xFA1FF881  UXTH	R8, R1
0x4234	0xFA1FF982  UXTH	R9, R2
0x4238	0xFA1FFA83  UXTH	R10, R3
; range end address is: 12 (R3)
; distance end address is: 8 (R2)
; end_color end address is: 4 (R1)
; start_color end address is: 0 (R0)
; start_color start address is: 28 (R7)
; end_color start address is: 32 (R8)
; distance start address is: 36 (R9)
; range start address is: 40 (R10)
;__Lib_TFT.c, 228 :: 		
0x423C	0xF1B90F00  CMP	R9, #0
0x4240	0xD101    BNE	L_TFT_GetCurrentColor0
; end_color end address is: 32 (R8)
; distance end address is: 36 (R9)
; range end address is: 40 (R10)
;__Lib_TFT.c, 229 :: 		
0x4242	0xB2B8    UXTH	R0, R7
; start_color end address is: 28 (R7)
0x4244	0xE04C    B	L_end_TFT_GetCurrentColor
L_TFT_GetCurrentColor0:
;__Lib_TFT.c, 230 :: 		
; range start address is: 40 (R10)
; distance start address is: 36 (R9)
; end_color start address is: 32 (R8)
; start_color start address is: 28 (R7)
0x4246	0x45D1    CMP	R9, R10
0x4248	0xD102    BNE	L_TFT_GetCurrentColor2
; start_color end address is: 28 (R7)
; distance end address is: 36 (R9)
; range end address is: 40 (R10)
;__Lib_TFT.c, 231 :: 		
0x424A	0xFA1FF088  UXTH	R0, R8
; end_color end address is: 32 (R8)
0x424E	0xE047    B	L_end_TFT_GetCurrentColor
L_TFT_GetCurrentColor2:
;__Lib_TFT.c, 233 :: 		
; range start address is: 40 (R10)
; distance start address is: 36 (R9)
; end_color start address is: 32 (R8)
; start_color start address is: 28 (R7)
0x4250	0xAE02    ADD	R6, SP, #8
0x4252	0xF10D0506  ADD	R5, SP, #6
0x4256	0xAC01    ADD	R4, SP, #4
0x4258	0x4633    MOV	R3, R6
0x425A	0x462A    MOV	R2, R5
0x425C	0x4621    MOV	R1, R4
0x425E	0xB2B8    UXTH	R0, R7
; start_color end address is: 28 (R7)
0x4260	0xF7FEFF5E  BL	_TFT_Color16bitToRGB+0
;__Lib_TFT.c, 234 :: 		
0x4264	0xF10D0609  ADD	R6, SP, #9
0x4268	0xF10D0507  ADD	R5, SP, #7
0x426C	0xF10D0405  ADD	R4, SP, #5
0x4270	0x4633    MOV	R3, R6
0x4272	0x462A    MOV	R2, R5
0x4274	0x4621    MOV	R1, R4
0x4276	0xFA1FF088  UXTH	R0, R8
; end_color end address is: 32 (R8)
0x427A	0xF7FEFF51  BL	_TFT_Color16bitToRGB+0
;__Lib_TFT.c, 236 :: 		
0x427E	0xFA1FF689  UXTH	R6, R9
0x4282	0xF89D5005  LDRB	R5, [SP, #5]
0x4286	0xF89D4004  LDRB	R4, [SP, #4]
0x428A	0x1B2C    SUB	R4, R5, R4
0x428C	0xB224    SXTH	R4, R4
0x428E	0x4374    MULS	R4, R6, R4
0x4290	0xFB94F5FA  SDIV	R5, R4, R10
0x4294	0xF89D4004  LDRB	R4, [SP, #4]
0x4298	0xEB040805  ADD	R8, R4, R5, LSL #0
;__Lib_TFT.c, 237 :: 		
0x429C	0xFA1FF689  UXTH	R6, R9
0x42A0	0xF89D5007  LDRB	R5, [SP, #7]
0x42A4	0xF89D4006  LDRB	R4, [SP, #6]
0x42A8	0x1B2C    SUB	R4, R5, R4
0x42AA	0xB224    SXTH	R4, R4
0x42AC	0x4374    MULS	R4, R6, R4
0x42AE	0xFB94F5FA  SDIV	R5, R4, R10
0x42B2	0xF89D4006  LDRB	R4, [SP, #6]
0x42B6	0x1967    ADDS	R7, R4, R5
;__Lib_TFT.c, 238 :: 		
0x42B8	0xFA1FF689  UXTH	R6, R9
; distance end address is: 36 (R9)
0x42BC	0xF89D5009  LDRB	R5, [SP, #9]
0x42C0	0xF89D4008  LDRB	R4, [SP, #8]
0x42C4	0x1B2C    SUB	R4, R5, R4
0x42C6	0xB224    SXTH	R4, R4
0x42C8	0x4374    MULS	R4, R6, R4
0x42CA	0xFB94F5FA  SDIV	R5, R4, R10
; range end address is: 40 (R10)
0x42CE	0xF89D4008  LDRB	R4, [SP, #8]
0x42D2	0x1964    ADDS	R4, R4, R5
;__Lib_TFT.c, 239 :: 		
0x42D4	0xB2E2    UXTB	R2, R4
0x42D6	0xB2F9    UXTB	R1, R7
0x42D8	0xFA5FF088  UXTB	R0, R8
0x42DC	0xF7FDF97A  BL	_TFT_RGBToColor16bit+0
;__Lib_TFT.c, 241 :: 		
L_end_TFT_GetCurrentColor:
0x42E0	0xF8DDE000  LDR	LR, [SP, #0]
0x42E4	0xB003    ADD	SP, SP, #12
0x42E6	0x4770    BX	LR
; end of _TFT_GetCurrentColor
_TFT_Color16bitToRGB:
;__Lib_TFT.c, 215 :: 		
; rgb_blue start address is: 12 (R3)
; rgb_green start address is: 8 (R2)
; rgb_red start address is: 4 (R1)
; color start address is: 0 (R0)
0x3120	0xB081    SUB	SP, SP, #4
; rgb_blue end address is: 12 (R3)
; rgb_green end address is: 8 (R2)
; rgb_red end address is: 4 (R1)
; color end address is: 0 (R0)
; color start address is: 0 (R0)
; rgb_red start address is: 4 (R1)
; rgb_green start address is: 8 (R2)
; rgb_blue start address is: 12 (R3)
;__Lib_TFT.c, 216 :: 		
0x3122	0x0AC4    LSRS	R4, R0, #11
0x3124	0xB2A4    UXTH	R4, R4
0x3126	0x00E4    LSLS	R4, R4, #3
0x3128	0x700C    STRB	R4, [R1, #0]
; rgb_red end address is: 4 (R1)
;__Lib_TFT.c, 217 :: 		
0x312A	0x0944    LSRS	R4, R0, #5
0x312C	0xB2A4    UXTH	R4, R4
0x312E	0x00A4    LSLS	R4, R4, #2
0x3130	0x7014    STRB	R4, [R2, #0]
; rgb_green end address is: 8 (R2)
;__Lib_TFT.c, 218 :: 		
0x3132	0x00C4    LSLS	R4, R0, #3
; color end address is: 0 (R0)
0x3134	0x701C    STRB	R4, [R3, #0]
; rgb_blue end address is: 12 (R3)
;__Lib_TFT.c, 219 :: 		
L_end_TFT_Color16bitToRGB:
0x3136	0xB001    ADD	SP, SP, #4
0x3138	0x4770    BX	LR
; end of _TFT_Color16bitToRGB
_TFT_RGBToColor16bit:
;__Lib_TFT.c, 199 :: 		
; rgb_blue start address is: 8 (R2)
; rgb_green start address is: 4 (R1)
; rgb_red start address is: 0 (R0)
0x15D4	0xB081    SUB	SP, SP, #4
; rgb_blue end address is: 8 (R2)
; rgb_green end address is: 4 (R1)
; rgb_red end address is: 0 (R0)
; rgb_red start address is: 0 (R0)
; rgb_green start address is: 4 (R1)
; rgb_blue start address is: 8 (R2)
;__Lib_TFT.c, 202 :: 		
0x15D6	0x08C3    LSRS	R3, R0, #3
0x15D8	0xB2DB    UXTB	R3, R3
; rgb_red end address is: 0 (R0)
;__Lib_TFT.c, 203 :: 		
0x15DA	0x02DC    LSLS	R4, R3, #11
0x15DC	0xB2A4    UXTH	R4, R4
;__Lib_TFT.c, 205 :: 		
0x15DE	0x088B    LSRS	R3, R1, #2
0x15E0	0xB2DB    UXTB	R3, R3
; rgb_green end address is: 4 (R1)
;__Lib_TFT.c, 206 :: 		
0x15E2	0x015B    LSLS	R3, R3, #5
0x15E4	0xB29B    UXTH	R3, R3
0x15E6	0x431C    ORRS	R4, R3
0x15E8	0xB2A4    UXTH	R4, R4
;__Lib_TFT.c, 209 :: 		
0x15EA	0x08D3    LSRS	R3, R2, #3
0x15EC	0xB2DB    UXTB	R3, R3
; rgb_blue end address is: 8 (R2)
;__Lib_TFT.c, 211 :: 		
0x15EE	0xEA440303  ORR	R3, R4, R3, LSL #0
;__Lib_TFT.c, 212 :: 		
0x15F2	0xB298    UXTH	R0, R3
;__Lib_TFT.c, 213 :: 		
L_end_TFT_RGBToColor16bit:
0x15F4	0xB001    ADD	SP, SP, #4
0x15F6	0x4770    BX	LR
; end of _TFT_RGBToColor16bit
_lora_tx:
;lora.c, 408 :: 		)
0x4CAC	0xB082    SUB	SP, SP, #8
0x4CAE	0xF8CDE000  STR	LR, [SP, #0]
0x4CB2	0x9001    STR	R0, [SP, #4]
;lora.c, 410 :: 		int res 	  = 0;
;lora.c, 412 :: 		while( !_lora_rdy_f )
L_lora_tx63:
0x4CB4	0x4916    LDR	R1, [PC, #88]
0x4CB6	0x7809    LDRB	R1, [R1, #0]
0x4CB8	0xB911    CBNZ	R1, L_lora_tx64
;lora.c, 413 :: 		lora_process();
0x4CBA	0xF7FFFC95  BL	_lora_process+0
0x4CBE	0xE7F9    B	L_lora_tx63
L_lora_tx64:
;lora.c, 415 :: 		_strcpy_const( _tx_buffer, ( char* )LORA_RADIO_TX );
0x4CC0	0x4914    LDR	R1, [PC, #80]
0x4CC2	0x4815    LDR	R0, [PC, #84]
0x4CC4	0xF7FFFA9E  BL	lora__strcpy_const+0
;lora.c, 416 :: 		strcat( _tx_buffer, buffer );
0x4CC8	0x9901    LDR	R1, [SP, #4]
0x4CCA	0x4813    LDR	R0, [PC, #76]
0x4CCC	0xF7FFFF00  BL	_strcat+0
;lora.c, 418 :: 		_rsp_buffer = &buffer;
0x4CD0	0xAA01    ADD	R2, SP, #4
0x4CD2	0x4912    LDR	R1, [PC, #72]
0x4CD4	0x600A    STR	R2, [R1, #0]
;lora.c, 419 :: 		_lora_write();
0x4CD6	0xF7FFFF9F  BL	lora__lora_write+0
;lora.c, 421 :: 		while( !_lora_rdy_f )
L_lora_tx65:
0x4CDA	0x490D    LDR	R1, [PC, #52]
0x4CDC	0x7809    LDRB	R1, [R1, #0]
0x4CDE	0xB911    CBNZ	R1, L_lora_tx66
;lora.c, 422 :: 		lora_process();
0x4CE0	0xF7FFFC82  BL	_lora_process+0
0x4CE4	0xE7F9    B	L_lora_tx65
L_lora_tx66:
;lora.c, 424 :: 		if( ( res = _lora_par() ) )
0x4CE6	0xF7FFFAFF  BL	lora__lora_par+0
; res start address is: 4 (R1)
0x4CEA	0xB201    SXTH	R1, R0
0x4CEC	0xB108    CBZ	R0, L_lora_tx67
;lora.c, 425 :: 		return res;
0x4CEE	0xB208    SXTH	R0, R1
; res end address is: 4 (R1)
0x4CF0	0xE009    B	L_end_lora_tx
L_lora_tx67:
;lora.c, 427 :: 		_lora_resp();
0x4CF2	0xF7FFFBD5  BL	lora__lora_resp+0
;lora.c, 429 :: 		while( !_lora_rdy_f )
L_lora_tx68:
0x4CF6	0x4906    LDR	R1, [PC, #24]
0x4CF8	0x7809    LDRB	R1, [R1, #0]
0x4CFA	0xB911    CBNZ	R1, L_lora_tx69
;lora.c, 430 :: 		lora_process();
0x4CFC	0xF7FFFC74  BL	_lora_process+0
0x4D00	0xE7F9    B	L_lora_tx68
L_lora_tx69:
;lora.c, 432 :: 		return _lora_repar();
0x4D02	0xF7FFFB5F  BL	lora__lora_repar+0
;lora.c, 433 :: 		}
L_end_lora_tx:
0x4D06	0xF8DDE000  LDR	LR, [SP, #0]
0x4D0A	0xB002    ADD	SP, SP, #8
0x4D0C	0x4770    BX	LR
0x4D0E	0xBF00    NOP
0x4D10	0x01B42000  	lora__lora_rdy_f+0
0x4D14	0x005B2000  	?lstr24_lora+0
0x4D18	0x01B52000  	lora__tx_buffer+0
0x4D1C	0x03382000  	lora__rsp_buffer+0
; end of _lora_tx
lora__strcpy_const:
;lora.c, 107 :: 		)
; src start address is: 4 (R1)
; dst start address is: 0 (R0)
0x4204	0xB081    SUB	SP, SP, #4
; src end address is: 4 (R1)
; dst end address is: 0 (R0)
; dst start address is: 0 (R0)
; src start address is: 4 (R1)
0x4206	0x9100    STR	R1, [SP, #0]
; dst end address is: 0 (R0)
; src end address is: 4 (R1)
0x4208	0x4601    MOV	R1, R0
0x420A	0x9800    LDR	R0, [SP, #0]
;lora.c, 109 :: 		while ( ( *dst++ = *src++ ) != '\0' );
L_lora__strcpy_const0:
; src start address is: 0 (R0)
; src start address is: 0 (R0)
; dst start address is: 4 (R1)
; dst start address is: 4 (R1)
0x420C	0x460C    MOV	R4, R1
0x420E	0x1C4A    ADDS	R2, R1, #1
0x4210	0x4611    MOV	R1, R2
; dst end address is: 4 (R1)
0x4212	0x4603    MOV	R3, R0
0x4214	0x1C42    ADDS	R2, R0, #1
0x4216	0x4610    MOV	R0, R2
; src end address is: 0 (R0)
0x4218	0x781A    LDRB	R2, [R3, #0]
0x421A	0x7022    STRB	R2, [R4, #0]
0x421C	0x7822    LDRB	R2, [R4, #0]
0x421E	0xB102    CBZ	R2, L_lora__strcpy_const1
; dst end address is: 4 (R1)
; src end address is: 0 (R0)
; src start address is: 0 (R0)
; dst start address is: 4 (R1)
; dst end address is: 4 (R1)
; src end address is: 0 (R0)
0x4220	0xE7F4    B	L_lora__strcpy_const0
L_lora__strcpy_const1:
;lora.c, 110 :: 		}
L_end__strcpy_const:
0x4222	0xB001    ADD	SP, SP, #4
0x4224	0x4770    BX	LR
; end of lora__strcpy_const
lora__lora_par:
;lora.c, 135 :: 		)
0x42E8	0xB081    SUB	SP, SP, #4
0x42EA	0xF8CDE000  STR	LR, [SP, #0]
;lora.c, 137 :: 		if( !strcmp( _rx_buffer, "invalid_param" ) )
0x42EE	0x482B    LDR	R0, [PC, #172]
0x42F0	0x4601    MOV	R1, R0
0x42F2	0x482B    LDR	R0, [PC, #172]
0x42F4	0xF7FDF8CC  BL	_strcmp+0
0x42F8	0xB910    CBNZ	R0, L_lora__lora_par2
;lora.c, 138 :: 		return 1;
0x42FA	0x2001    MOVS	R0, #1
0x42FC	0xB200    SXTH	R0, R0
0x42FE	0xE049    B	L_end__lora_par
L_lora__lora_par2:
;lora.c, 139 :: 		if( !strcmp( _rx_buffer, "not_joined" ) )
0x4300	0x4828    LDR	R0, [PC, #160]
0x4302	0x4601    MOV	R1, R0
0x4304	0x4826    LDR	R0, [PC, #152]
0x4306	0xF7FDF8C3  BL	_strcmp+0
0x430A	0xB910    CBNZ	R0, L_lora__lora_par3
;lora.c, 140 :: 		return 2;
0x430C	0x2002    MOVS	R0, #2
0x430E	0xB200    SXTH	R0, R0
0x4310	0xE040    B	L_end__lora_par
L_lora__lora_par3:
;lora.c, 141 :: 		if( !strcmp( _rx_buffer, "no_free_ch" ) )
0x4312	0x4825    LDR	R0, [PC, #148]
0x4314	0x4601    MOV	R1, R0
0x4316	0x4822    LDR	R0, [PC, #136]
0x4318	0xF7FDF8BA  BL	_strcmp+0
0x431C	0xB910    CBNZ	R0, L_lora__lora_par4
;lora.c, 142 :: 		return 3;
0x431E	0x2003    MOVS	R0, #3
0x4320	0xB200    SXTH	R0, R0
0x4322	0xE037    B	L_end__lora_par
L_lora__lora_par4:
;lora.c, 143 :: 		if( !strcmp( _rx_buffer, "silent" ) )
0x4324	0x4821    LDR	R0, [PC, #132]
0x4326	0x4601    MOV	R1, R0
0x4328	0x481D    LDR	R0, [PC, #116]
0x432A	0xF7FDF8B1  BL	_strcmp+0
0x432E	0xB910    CBNZ	R0, L_lora__lora_par5
;lora.c, 144 :: 		return 4;
0x4330	0x2004    MOVS	R0, #4
0x4332	0xB200    SXTH	R0, R0
0x4334	0xE02E    B	L_end__lora_par
L_lora__lora_par5:
;lora.c, 145 :: 		if( !strcmp( _rx_buffer, "frame_counter_err_rejoin_needed" ) )
0x4336	0x481E    LDR	R0, [PC, #120]
0x4338	0x4601    MOV	R1, R0
0x433A	0x4819    LDR	R0, [PC, #100]
0x433C	0xF7FDF8A8  BL	_strcmp+0
0x4340	0xB910    CBNZ	R0, L_lora__lora_par6
;lora.c, 146 :: 		return 5;
0x4342	0x2005    MOVS	R0, #5
0x4344	0xB200    SXTH	R0, R0
0x4346	0xE025    B	L_end__lora_par
L_lora__lora_par6:
;lora.c, 147 :: 		if( !strcmp( _rx_buffer, "busy" ) )
0x4348	0x481A    LDR	R0, [PC, #104]
0x434A	0x4601    MOV	R1, R0
0x434C	0x4814    LDR	R0, [PC, #80]
0x434E	0xF7FDF89F  BL	_strcmp+0
0x4352	0xB910    CBNZ	R0, L_lora__lora_par7
;lora.c, 148 :: 		return 6;
0x4354	0x2006    MOVS	R0, #6
0x4356	0xB200    SXTH	R0, R0
0x4358	0xE01C    B	L_end__lora_par
L_lora__lora_par7:
;lora.c, 149 :: 		if( !strcmp( _rx_buffer, "mac_paused" ) )
0x435A	0x4817    LDR	R0, [PC, #92]
0x435C	0x4601    MOV	R1, R0
0x435E	0x4810    LDR	R0, [PC, #64]
0x4360	0xF7FDF896  BL	_strcmp+0
0x4364	0xB910    CBNZ	R0, L_lora__lora_par8
;lora.c, 150 :: 		return 7;
0x4366	0x2007    MOVS	R0, #7
0x4368	0xB200    SXTH	R0, R0
0x436A	0xE013    B	L_end__lora_par
L_lora__lora_par8:
;lora.c, 151 :: 		if( !strcmp( _rx_buffer, "invalid_data_len" ) )
0x436C	0x4813    LDR	R0, [PC, #76]
0x436E	0x4601    MOV	R1, R0
0x4370	0x480B    LDR	R0, [PC, #44]
0x4372	0xF7FDF88D  BL	_strcmp+0
0x4376	0xB910    CBNZ	R0, L_lora__lora_par9
;lora.c, 152 :: 		return 8;
0x4378	0x2008    MOVS	R0, #8
0x437A	0xB200    SXTH	R0, R0
0x437C	0xE00A    B	L_end__lora_par
L_lora__lora_par9:
;lora.c, 153 :: 		if( !strcmp( _rx_buffer, "keys_not_init" ) )
0x437E	0x4810    LDR	R0, [PC, #64]
0x4380	0x4601    MOV	R1, R0
0x4382	0x4807    LDR	R0, [PC, #28]
0x4384	0xF7FDF884  BL	_strcmp+0
0x4388	0xB910    CBNZ	R0, L_lora__lora_par10
;lora.c, 154 :: 		return 9;
0x438A	0x2009    MOVS	R0, #9
0x438C	0xB200    SXTH	R0, R0
0x438E	0xE001    B	L_end__lora_par
L_lora__lora_par10:
;lora.c, 155 :: 		return 0;
0x4390	0x2000    MOVS	R0, #0
0x4392	0xB200    SXTH	R0, R0
;lora.c, 156 :: 		}
L_end__lora_par:
0x4394	0xF8DDE000  LDR	LR, [SP, #0]
0x4398	0xB001    ADD	SP, SP, #4
0x439A	0x4770    BX	LR
0x439C	0x00652000  	?lstr1_lora+0
0x43A0	0x033C2000  	lora__rx_buffer+0
0x43A4	0x00732000  	?lstr2_lora+0
0x43A8	0x007E2000  	?lstr3_lora+0
0x43AC	0x00892000  	?lstr4_lora+0
0x43B0	0x00902000  	?lstr5_lora+0
0x43B4	0x00B02000  	?lstr6_lora+0
0x43B8	0x00B52000  	?lstr7_lora+0
0x43BC	0x00C02000  	?lstr8_lora+0
0x43C0	0x00D12000  	?lstr9_lora+0
; end of lora__lora_par
_strcmp:
;__Lib_CString.c, 122 :: 		
; s2 start address is: 4 (R1)
; s1 start address is: 0 (R0)
0x1490	0xB081    SUB	SP, SP, #4
; s2 end address is: 4 (R1)
; s1 end address is: 0 (R0)
; s1 start address is: 0 (R0)
; s2 start address is: 4 (R1)
0x1492	0x9100    STR	R1, [SP, #0]
; s1 end address is: 0 (R0)
; s2 end address is: 4 (R1)
0x1494	0x4601    MOV	R1, R0
0x1496	0x9800    LDR	R0, [SP, #0]
;__Lib_CString.c, 124 :: 		
L_strcmp30:
; s2 start address is: 0 (R0)
; s1 start address is: 4 (R1)
0x1498	0x780A    LDRB	R2, [R1, #0]
0x149A	0xB132    CBZ	R2, L__strcmp89
0x149C	0x780B    LDRB	R3, [R1, #0]
0x149E	0x7802    LDRB	R2, [R0, #0]
0x14A0	0x4293    CMP	R3, R2
0x14A2	0xD102    BNE	L__strcmp88
L__strcmp87:
;__Lib_CString.c, 125 :: 		
0x14A4	0x1C49    ADDS	R1, R1, #1
0x14A6	0x1C40    ADDS	R0, R0, #1
0x14A8	0xE7F6    B	L_strcmp30
;__Lib_CString.c, 124 :: 		
L__strcmp89:
L__strcmp88:
;__Lib_CString.c, 127 :: 		
0x14AA	0x780B    LDRB	R3, [R1, #0]
; s1 end address is: 4 (R1)
0x14AC	0x7802    LDRB	R2, [R0, #0]
; s2 end address is: 0 (R0)
0x14AE	0x1A9A    SUB	R2, R3, R2
0x14B0	0xB210    SXTH	R0, R2
;__Lib_CString.c, 128 :: 		
L_end_strcmp:
0x14B2	0xB001    ADD	SP, SP, #4
0x14B4	0x4770    BX	LR
; end of _strcmp
lora__lora_resp:
;lora.c, 124 :: 		)
0x44A0	0xB081    SUB	SP, SP, #4
;lora.c, 126 :: 		_rx_buffer_len  = 0;
0x44A2	0x2100    MOVS	R1, #0
0x44A4	0xB209    SXTH	R1, R1
0x44A6	0x4806    LDR	R0, [PC, #24]
0x44A8	0x8001    STRH	R1, [R0, #0]
;lora.c, 127 :: 		_lora_rdy_f     = false;
0x44AA	0x2100    MOVS	R1, #0
0x44AC	0x4805    LDR	R0, [PC, #20]
0x44AE	0x7001    STRB	R1, [R0, #0]
;lora.c, 128 :: 		_rsp_rdy_f      = false;
0x44B0	0x2100    MOVS	R1, #0
0x44B2	0x4805    LDR	R0, [PC, #20]
0x44B4	0x7001    STRB	R1, [R0, #0]
;lora.c, 129 :: 		_rsp_f      	= true;
0x44B6	0x2101    MOVS	R1, #1
0x44B8	0x4804    LDR	R0, [PC, #16]
0x44BA	0x7001    STRB	R1, [R0, #0]
;lora.c, 130 :: 		}
L_end__lora_resp:
0x44BC	0xB001    ADD	SP, SP, #4
0x44BE	0x4770    BX	LR
0x44C0	0x04C02000  	lora__rx_buffer_len+0
0x44C4	0x01B42000  	lora__lora_rdy_f+0
0x44C8	0x03352000  	lora__rsp_rdy_f+0
0x44CC	0x04C32000  	lora__rsp_f+0
; end of lora__lora_resp
lora__lora_repar:
;lora.c, 161 :: 		)
0x43C4	0xB081    SUB	SP, SP, #4
0x43C6	0xF8CDE000  STR	LR, [SP, #0]
;lora.c, 163 :: 		if( !strcmp( _rx_buffer, "mac_err" ) )
0x43CA	0x482B    LDR	R0, [PC, #172]
0x43CC	0x4601    MOV	R1, R0
0x43CE	0x482B    LDR	R0, [PC, #172]
0x43D0	0xF7FDF85E  BL	_strcmp+0
0x43D4	0xB910    CBNZ	R0, L_lora__lora_repar11
;lora.c, 164 :: 		return 10;
0x43D6	0x200A    MOVS	R0, #10
0x43D8	0xB200    SXTH	R0, R0
0x43DA	0xE049    B	L_end__lora_repar
L_lora__lora_repar11:
;lora.c, 165 :: 		if( !strcmp( _rx_buffer, "mac_tx_ok" ) )
0x43DC	0x4828    LDR	R0, [PC, #160]
0x43DE	0x4601    MOV	R1, R0
0x43E0	0x4826    LDR	R0, [PC, #152]
0x43E2	0xF7FDF855  BL	_strcmp+0
0x43E6	0xB910    CBNZ	R0, L_lora__lora_repar12
;lora.c, 166 :: 		return 0;
0x43E8	0x2000    MOVS	R0, #0
0x43EA	0xB200    SXTH	R0, R0
0x43EC	0xE040    B	L_end__lora_repar
L_lora__lora_repar12:
;lora.c, 167 :: 		if( !strcmp( _rx_buffer, "mac_rx" ) )
0x43EE	0x4825    LDR	R0, [PC, #148]
0x43F0	0x4601    MOV	R1, R0
0x43F2	0x4822    LDR	R0, [PC, #136]
0x43F4	0xF7FDF84C  BL	_strcmp+0
0x43F8	0xB910    CBNZ	R0, L_lora__lora_repar13
;lora.c, 168 :: 		return 12;
0x43FA	0x200C    MOVS	R0, #12
0x43FC	0xB200    SXTH	R0, R0
0x43FE	0xE037    B	L_end__lora_repar
L_lora__lora_repar13:
;lora.c, 169 :: 		if( !strcmp( _rx_buffer, "invalid_data_len" ) )
0x4400	0x4821    LDR	R0, [PC, #132]
0x4402	0x4601    MOV	R1, R0
0x4404	0x481D    LDR	R0, [PC, #116]
0x4406	0xF7FDF843  BL	_strcmp+0
0x440A	0xB910    CBNZ	R0, L_lora__lora_repar14
;lora.c, 170 :: 		return 13;
0x440C	0x200D    MOVS	R0, #13
0x440E	0xB200    SXTH	R0, R0
0x4410	0xE02E    B	L_end__lora_repar
L_lora__lora_repar14:
;lora.c, 171 :: 		if( !strcmp( _rx_buffer, "radio_err" ) )
0x4412	0x481E    LDR	R0, [PC, #120]
0x4414	0x4601    MOV	R1, R0
0x4416	0x4819    LDR	R0, [PC, #100]
0x4418	0xF7FDF83A  BL	_strcmp+0
0x441C	0xB910    CBNZ	R0, L_lora__lora_repar15
;lora.c, 172 :: 		return 14;
0x441E	0x200E    MOVS	R0, #14
0x4420	0xB200    SXTH	R0, R0
0x4422	0xE025    B	L_end__lora_repar
L_lora__lora_repar15:
;lora.c, 173 :: 		if( !strcmp( _rx_buffer, "radio_tx_ok" ) )
0x4424	0x481A    LDR	R0, [PC, #104]
0x4426	0x4601    MOV	R1, R0
0x4428	0x4814    LDR	R0, [PC, #80]
0x442A	0xF7FDF831  BL	_strcmp+0
0x442E	0xB910    CBNZ	R0, L_lora__lora_repar16
;lora.c, 174 :: 		return 0;
0x4430	0x2000    MOVS	R0, #0
0x4432	0xB200    SXTH	R0, R0
0x4434	0xE01C    B	L_end__lora_repar
L_lora__lora_repar16:
;lora.c, 175 :: 		if( !strcmp( _rx_buffer, "radio_rx" ) )
0x4436	0x4817    LDR	R0, [PC, #92]
0x4438	0x4601    MOV	R1, R0
0x443A	0x4810    LDR	R0, [PC, #64]
0x443C	0xF7FDF828  BL	_strcmp+0
0x4440	0xB910    CBNZ	R0, L_lora__lora_repar17
;lora.c, 176 :: 		return 0;
0x4442	0x2000    MOVS	R0, #0
0x4444	0xB200    SXTH	R0, R0
0x4446	0xE013    B	L_end__lora_repar
L_lora__lora_repar17:
;lora.c, 177 :: 		if( !strcmp( _rx_buffer, "accepted" ) )
0x4448	0x4813    LDR	R0, [PC, #76]
0x444A	0x4601    MOV	R1, R0
0x444C	0x480B    LDR	R0, [PC, #44]
0x444E	0xF7FDF81F  BL	_strcmp+0
0x4452	0xB910    CBNZ	R0, L_lora__lora_repar18
;lora.c, 178 :: 		return 0;
0x4454	0x2000    MOVS	R0, #0
0x4456	0xB200    SXTH	R0, R0
0x4458	0xE00A    B	L_end__lora_repar
L_lora__lora_repar18:
;lora.c, 179 :: 		if( !strcmp( _rx_buffer, "denied" ) )
0x445A	0x4810    LDR	R0, [PC, #64]
0x445C	0x4601    MOV	R1, R0
0x445E	0x4807    LDR	R0, [PC, #28]
0x4460	0xF7FDF816  BL	_strcmp+0
0x4464	0xB910    CBNZ	R0, L_lora__lora_repar19
;lora.c, 180 :: 		return 18;
0x4466	0x2012    MOVS	R0, #18
0x4468	0xB200    SXTH	R0, R0
0x446A	0xE001    B	L_end__lora_repar
L_lora__lora_repar19:
;lora.c, 181 :: 		return 0;
0x446C	0x2000    MOVS	R0, #0
0x446E	0xB200    SXTH	R0, R0
;lora.c, 182 :: 		}
L_end__lora_repar:
0x4470	0xF8DDE000  LDR	LR, [SP, #0]
0x4474	0xB001    ADD	SP, SP, #4
0x4476	0x4770    BX	LR
0x4478	0x00022000  	?lstr10_lora+0
0x447C	0x033C2000  	lora__rx_buffer+0
0x4480	0x000A2000  	?lstr11_lora+0
0x4484	0x00142000  	?lstr12_lora+0
0x4488	0x001B2000  	?lstr13_lora+0
0x448C	0x002C2000  	?lstr14_lora+0
0x4490	0x00362000  	?lstr15_lora+0
0x4494	0x00422000  	?lstr16_lora+0
0x4498	0x004B2000  	?lstr17_lora+0
0x449C	0x00542000  	?lstr18_lora+0
; end of lora__lora_repar
__Lib_System_105_107_InitialSetUpRCCRCC2:
;__Lib_System_105_107.c, 374 :: 		
0x5750	0xB081    SUB	SP, SP, #4
0x5752	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_105_107.c, 377 :: 		
; ulRCC_CR start address is: 8 (R2)
0x5756	0x4A46    LDR	R2, [PC, #280]
;__Lib_System_105_107.c, 378 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x5758	0x4B46    LDR	R3, [PC, #280]
;__Lib_System_105_107.c, 379 :: 		
; ulRCC_CFGR2 start address is: 16 (R4)
0x575A	0x4C47    LDR	R4, [PC, #284]
;__Lib_System_105_107.c, 380 :: 		
; Fosc_kHz start address is: 4 (R1)
0x575C	0x4947    LDR	R1, [PC, #284]
;__Lib_System_105_107.c, 387 :: 		
0x575E	0xF64B3080  MOVW	R0, #48000
0x5762	0x4281    CMP	R1, R0
0x5764	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC231
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 388 :: 		
0x5766	0x4846    LDR	R0, [PC, #280]
0x5768	0x6800    LDR	R0, [R0, #0]
0x576A	0xF0400102  ORR	R1, R0, #2
0x576E	0x4844    LDR	R0, [PC, #272]
0x5770	0x6001    STR	R1, [R0, #0]
0x5772	0xE011    B	L___Lib_System_105_107_InitialSetUpRCCRCC232
L___Lib_System_105_107_InitialSetUpRCCRCC231:
;__Lib_System_105_107.c, 389 :: 		
; Fosc_kHz start address is: 4 (R1)
0x5774	0xF64550C0  MOVW	R0, #24000
0x5778	0x4281    CMP	R1, R0
0x577A	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC233
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 390 :: 		
0x577C	0x4840    LDR	R0, [PC, #256]
0x577E	0x6800    LDR	R0, [R0, #0]
0x5780	0xF0400101  ORR	R1, R0, #1
0x5784	0x483E    LDR	R0, [PC, #248]
0x5786	0x6001    STR	R1, [R0, #0]
0x5788	0xE006    B	L___Lib_System_105_107_InitialSetUpRCCRCC234
L___Lib_System_105_107_InitialSetUpRCCRCC233:
;__Lib_System_105_107.c, 392 :: 		
0x578A	0x483D    LDR	R0, [PC, #244]
0x578C	0x6801    LDR	R1, [R0, #0]
0x578E	0xF06F0007  MVN	R0, #7
0x5792	0x4001    ANDS	R1, R0
0x5794	0x483A    LDR	R0, [PC, #232]
0x5796	0x6001    STR	R1, [R0, #0]
L___Lib_System_105_107_InitialSetUpRCCRCC234:
L___Lib_System_105_107_InitialSetUpRCCRCC232:
;__Lib_System_105_107.c, 394 :: 		
0x5798	0xF7FFFB88  BL	__Lib_System_105_107_SystemClockSetDefault+0
;__Lib_System_105_107.c, 396 :: 		
0x579C	0x4839    LDR	R0, [PC, #228]
0x579E	0x6003    STR	R3, [R0, #0]
;__Lib_System_105_107.c, 397 :: 		
0x57A0	0x4839    LDR	R0, [PC, #228]
0x57A2	0x6004    STR	R4, [R0, #0]
; ulRCC_CFGR2 end address is: 16 (R4)
;__Lib_System_105_107.c, 398 :: 		
0x57A4	0x4839    LDR	R0, [PC, #228]
0x57A6	0xEA020100  AND	R1, R2, R0, LSL #0
0x57AA	0x4839    LDR	R0, [PC, #228]
0x57AC	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 400 :: 		
0x57AE	0xF0020001  AND	R0, R2, #1
0x57B2	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC252
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x57B4	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 401 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC236:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x57B6	0x4836    LDR	R0, [PC, #216]
0x57B8	0x6800    LDR	R0, [R0, #0]
0x57BA	0xF0000002  AND	R0, R0, #2
0x57BE	0x2800    CMP	R0, #0
0x57C0	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC237
;__Lib_System_105_107.c, 402 :: 		
0x57C2	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC236
L___Lib_System_105_107_InitialSetUpRCCRCC237:
;__Lib_System_105_107.c, 403 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x57C4	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC235
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC252:
;__Lib_System_105_107.c, 400 :: 		
0x57C6	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 403 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC235:
;__Lib_System_105_107.c, 405 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x57C8	0xF4023080  AND	R0, R2, #65536
0x57CC	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC253
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
0x57CE	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 406 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC239:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x57D0	0x482F    LDR	R0, [PC, #188]
0x57D2	0x6800    LDR	R0, [R0, #0]
0x57D4	0xF4003000  AND	R0, R0, #131072
0x57D8	0x2800    CMP	R0, #0
0x57DA	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC240
;__Lib_System_105_107.c, 407 :: 		
0x57DC	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC239
L___Lib_System_105_107_InitialSetUpRCCRCC240:
;__Lib_System_105_107.c, 408 :: 		
; ulRCC_CR end address is: 8 (R2)
0x57DE	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC238
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC253:
;__Lib_System_105_107.c, 405 :: 		
0x57E0	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 408 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC238:
;__Lib_System_105_107.c, 410 :: 		
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x57E2	0xF0025080  AND	R0, R2, #268435456
0x57E6	0xB168    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC254
;__Lib_System_105_107.c, 411 :: 		
0x57E8	0x4829    LDR	R0, [PC, #164]
0x57EA	0x6800    LDR	R0, [R0, #0]
0x57EC	0xF0405180  ORR	R1, R0, #268435456
0x57F0	0x4827    LDR	R0, [PC, #156]
0x57F2	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
;__Lib_System_105_107.c, 412 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC242:
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x57F4	0x4826    LDR	R0, [PC, #152]
0x57F6	0x6800    LDR	R0, [R0, #0]
0x57F8	0xF0005000  AND	R0, R0, #536870912
0x57FC	0x2800    CMP	R0, #0
0x57FE	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC243
;__Lib_System_105_107.c, 413 :: 		
0x5800	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC242
L___Lib_System_105_107_InitialSetUpRCCRCC243:
;__Lib_System_105_107.c, 414 :: 		
; ulRCC_CR end address is: 8 (R2)
0x5802	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC241
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC254:
;__Lib_System_105_107.c, 410 :: 		
;__Lib_System_105_107.c, 414 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC241:
;__Lib_System_105_107.c, 416 :: 		
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x5804	0xF0026080  AND	R0, R2, #67108864
0x5808	0xB178    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC255
;__Lib_System_105_107.c, 417 :: 		
0x580A	0x4821    LDR	R0, [PC, #132]
0x580C	0x6800    LDR	R0, [R0, #0]
0x580E	0xF0406180  ORR	R1, R0, #67108864
0x5812	0x481F    LDR	R0, [PC, #124]
0x5814	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x5816	0x4611    MOV	R1, R2
0x5818	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 418 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC245:
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x581A	0x481D    LDR	R0, [PC, #116]
0x581C	0x6800    LDR	R0, [R0, #0]
0x581E	0xF0006000  AND	R0, R0, #134217728
0x5822	0x2800    CMP	R0, #0
0x5824	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC246
;__Lib_System_105_107.c, 419 :: 		
0x5826	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC245
L___Lib_System_105_107_InitialSetUpRCCRCC246:
;__Lib_System_105_107.c, 420 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x5828	0xE001    B	L___Lib_System_105_107_InitialSetUpRCCRCC244
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC255:
;__Lib_System_105_107.c, 416 :: 		
0x582A	0x4611    MOV	R1, R2
0x582C	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 420 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC244:
;__Lib_System_105_107.c, 422 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x582E	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x5832	0xB170    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC256
;__Lib_System_105_107.c, 423 :: 		
0x5834	0x4816    LDR	R0, [PC, #88]
0x5836	0x6800    LDR	R0, [R0, #0]
0x5838	0xF0407180  ORR	R1, R0, #16777216
0x583C	0x4814    LDR	R0, [PC, #80]
0x583E	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x5840	0x4611    MOV	R1, R2
;__Lib_System_105_107.c, 424 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC248:
; ulRCC_CFGR start address is: 4 (R1)
0x5842	0x4813    LDR	R0, [PC, #76]
0x5844	0x6800    LDR	R0, [R0, #0]
0x5846	0xF0007000  AND	R0, R0, #33554432
0x584A	0xB900    CBNZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC249
;__Lib_System_105_107.c, 425 :: 		
0x584C	0xE7F9    B	L___Lib_System_105_107_InitialSetUpRCCRCC248
L___Lib_System_105_107_InitialSetUpRCCRCC249:
;__Lib_System_105_107.c, 426 :: 		
0x584E	0x460A    MOV	R2, R1
0x5850	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC247
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC256:
;__Lib_System_105_107.c, 422 :: 		
;__Lib_System_105_107.c, 426 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC247:
;__Lib_System_105_107.c, 430 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC250:
; ulRCC_CFGR start address is: 8 (R2)
0x5852	0x480C    LDR	R0, [PC, #48]
0x5854	0x6800    LDR	R0, [R0, #0]
0x5856	0xF000010C  AND	R1, R0, #12
0x585A	0x0090    LSLS	R0, R2, #2
0x585C	0xF000000C  AND	R0, R0, #12
0x5860	0x4281    CMP	R1, R0
0x5862	0xD000    BEQ	L___Lib_System_105_107_InitialSetUpRCCRCC251
;__Lib_System_105_107.c, 431 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x5864	0xE7F5    B	L___Lib_System_105_107_InitialSetUpRCCRCC250
L___Lib_System_105_107_InitialSetUpRCCRCC251:
;__Lib_System_105_107.c, 432 :: 		
L_end_InitialSetUpRCCRCC2:
0x5866	0xF8DDE000  LDR	LR, [SP, #0]
0x586A	0xB001    ADD	SP, SP, #4
0x586C	0x4770    BX	LR
0x586E	0xBF00    NOP
0x5870	0x00810501  	#83951745
0x5874	0x8402001D  	#1934338
0x5878	0x06440001  	#67140
0x587C	0x19400001  	#72000
0x5880	0x20004002  	FLASH_ACR+0
0x5884	0x10044002  	RCC_CFGR+0
0x5888	0x102C4002  	RCC_CFGR2+0
0x588C	0xFFFF000F  	#1048575
0x5890	0x10004002  	RCC_CR+0
; end of __Lib_System_105_107_InitialSetUpRCCRCC2
__Lib_System_105_107_SystemClockSetDefault:
;__Lib_System_105_107.c, 347 :: 		
0x4EAC	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 350 :: 		
0x4EAE	0x4815    LDR	R0, [PC, #84]
0x4EB0	0x6800    LDR	R0, [R0, #0]
0x4EB2	0xF0400101  ORR	R1, R0, #1
0x4EB6	0x4813    LDR	R0, [PC, #76]
0x4EB8	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 353 :: 		
0x4EBA	0x4913    LDR	R1, [PC, #76]
0x4EBC	0x4813    LDR	R0, [PC, #76]
0x4EBE	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 356 :: 		
0x4EC0	0x4810    LDR	R0, [PC, #64]
0x4EC2	0x6801    LDR	R1, [R0, #0]
0x4EC4	0x4812    LDR	R0, [PC, #72]
0x4EC6	0x4001    ANDS	R1, R0
0x4EC8	0x480E    LDR	R0, [PC, #56]
0x4ECA	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 359 :: 		
0x4ECC	0x480D    LDR	R0, [PC, #52]
0x4ECE	0x6801    LDR	R1, [R0, #0]
0x4ED0	0xF46F2080  MVN	R0, #262144
0x4ED4	0x4001    ANDS	R1, R0
0x4ED6	0x480B    LDR	R0, [PC, #44]
0x4ED8	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 362 :: 		
0x4EDA	0x480C    LDR	R0, [PC, #48]
0x4EDC	0x6801    LDR	R1, [R0, #0]
0x4EDE	0xF46F00FE  MVN	R0, #8323072
0x4EE2	0x4001    ANDS	R1, R0
0x4EE4	0x4809    LDR	R0, [PC, #36]
0x4EE6	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 365 :: 		
0x4EE8	0x4806    LDR	R0, [PC, #24]
0x4EEA	0x6801    LDR	R1, [R0, #0]
0x4EEC	0xF06F50A0  MVN	R0, #335544320
0x4EF0	0x4001    ANDS	R1, R0
0x4EF2	0x4804    LDR	R0, [PC, #16]
0x4EF4	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 368 :: 		
0x4EF6	0xF04F0100  MOV	R1, #0
0x4EFA	0x4806    LDR	R0, [PC, #24]
0x4EFC	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 372 :: 		
L_end_SystemClockSetDefault:
0x4EFE	0xB001    ADD	SP, SP, #4
0x4F00	0x4770    BX	LR
0x4F02	0xBF00    NOP
0x4F04	0x10004002  	RCC_CR+0
0x4F08	0x0000F0FF  	#-251723776
0x4F0C	0x10044002  	RCC_CFGR+0
0x4F10	0xFFFFFEF6  	#-17367041
0x4F14	0x102C4002  	RCC_CFGR2+0
; end of __Lib_System_105_107_SystemClockSetDefault
__Lib_System_105_107_InitialSetUpFosc:
;__Lib_System_105_107.c, 434 :: 		
0x5894	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 435 :: 		
0x5896	0x4902    LDR	R1, [PC, #8]
0x5898	0x4802    LDR	R0, [PC, #8]
0x589A	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 436 :: 		
L_end_InitialSetUpFosc:
0x589C	0xB001    ADD	SP, SP, #4
0x589E	0x4770    BX	LR
0x58A0	0x19400001  	#72000
0x58A4	0x05402000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_105_107_InitialSetUpFosc
___GenExcept:
;__Lib_System_105_107.c, 298 :: 		
0x5748	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 299 :: 		
L___GenExcept27:
0x574A	0xE7FE    B	L___GenExcept27
;__Lib_System_105_107.c, 300 :: 		
L_end___GenExcept:
0x574C	0xB001    ADD	SP, SP, #4
0x574E	0x4770    BX	LR
; end of ___GenExcept
0x8F74	0xB500    PUSH	(R14)
0x8F76	0xF8DFB014  LDR	R11, [PC, #20]
0x8F7A	0xF8DFA014  LDR	R10, [PC, #20]
0x8F7E	0xF8DFC014  LDR	R12, [PC, #20]
0x8F82	0xF7FCF9C7  BL	21268
0x8F86	0xBD00    POP	(R15)
0x8F88	0x4770    BX	LR
0x8F8A	0xBF00    NOP
0x8F8C	0x00002000  	#536870912
0x8F90	0x01B42000  	#536871348
0x8F94	0x8B4F0000  	#35663
0x8FF4	0xB500    PUSH	(R14)
0x8FF6	0xF8DFB010  LDR	R11, [PC, #16]
0x8FFA	0xF8DFA010  LDR	R10, [PC, #16]
0x8FFE	0xF7FCF96B  BL	21208
0x9002	0xBD00    POP	(R15)
0x9004	0x4770    BX	LR
0x9006	0xBF00    NOP
0x9008	0x00002000  	#536870912
0x900C	0x05A42000  	#536872356
_LO_RX_ISR:
;TX_NODE_M4.c, 178 :: 		void LO_RX_ISR() iv IVT_INT_USART3 ics ICS_AUTO
0x5594	0xB081    SUB	SP, SP, #4
0x5596	0xF8CDE000  STR	LR, [SP, #0]
;TX_NODE_M4.c, 180 :: 		if( RXNE_USART3_SR_bit )
0x559A	0x4905    LDR	R1, [PC, #20]
0x559C	0x6808    LDR	R0, [R1, #0]
0x559E	0xB118    CBZ	R0, L_LO_RX_ISR18
;TX_NODE_M4.c, 182 :: 		char tmp = USART3_DR;
0x55A0	0x4804    LDR	R0, [PC, #16]
; tmp start address is: 0 (R0)
0x55A2	0x6800    LDR	R0, [R0, #0]
;TX_NODE_M4.c, 183 :: 		lora_rx_isr( tmp );
; tmp end address is: 0 (R0)
0x55A4	0xF7FFFC46  BL	_lora_rx_isr+0
;TX_NODE_M4.c, 184 :: 		}
L_LO_RX_ISR18:
;TX_NODE_M4.c, 185 :: 		}
L_end_LO_RX_ISR:
0x55A8	0xF8DDE000  LDR	LR, [SP, #0]
0x55AC	0xB001    ADD	SP, SP, #4
0x55AE	0x4770    BX	LR
0x55B0	0x00144209  	RXNE_USART3_SR_bit+0
0x55B4	0x48044000  	USART3_DR+0
; end of _LO_RX_ISR
_lora_rx_isr:
;lora.c, 435 :: 		void lora_rx_isr( char rx_input )
; rx_input start address is: 0 (R0)
0x4E34	0xB081    SUB	SP, SP, #4
; rx_input end address is: 0 (R0)
; rx_input start address is: 0 (R0)
;lora.c, 439 :: 		if( rx_input != '\r' && rx_input != '\n' )
0x4E36	0x280D    CMP	R0, #13
0x4E38	0xD00E    BEQ	L__lora_rx_isr90
0x4E3A	0x280A    CMP	R0, #10
0x4E3C	0xD00C    BEQ	L__lora_rx_isr89
L__lora_rx_isr88:
;lora.c, 441 :: 		_rx_buffer[ _rx_buffer_len++ ] = rx_input;
0x4E3E	0x4917    LDR	R1, [PC, #92]
0x4E40	0xF9B12000  LDRSH	R2, [R1, #0]
0x4E44	0x4916    LDR	R1, [PC, #88]
0x4E46	0x1889    ADDS	R1, R1, R2
0x4E48	0x7008    STRB	R0, [R1, #0]
; rx_input end address is: 0 (R0)
0x4E4A	0x4914    LDR	R1, [PC, #80]
0x4E4C	0xF9B11000  LDRSH	R1, [R1, #0]
0x4E50	0x1C4A    ADDS	R2, R1, #1
0x4E52	0x4912    LDR	R1, [PC, #72]
0x4E54	0x800A    STRH	R2, [R1, #0]
;lora.c, 443 :: 		} else if ( rx_input == '\r' ) {
0x4E56	0xE01E    B	L_lora_rx_isr73
;lora.c, 439 :: 		if( rx_input != '\r' && rx_input != '\n' )
L__lora_rx_isr90:
; rx_input start address is: 0 (R0)
L__lora_rx_isr89:
;lora.c, 443 :: 		} else if ( rx_input == '\r' ) {
0x4E58	0x280D    CMP	R0, #13
0x4E5A	0xD103    BNE	L_lora_rx_isr74
; rx_input end address is: 0 (R0)
;lora.c, 445 :: 		_rx_sentence_f = true;
0x4E5C	0x2201    MOVS	R2, #1
0x4E5E	0x4911    LDR	R1, [PC, #68]
0x4E60	0x700A    STRB	R2, [R1, #0]
;lora.c, 447 :: 		} else if ( rx_input == '\n' && _rx_sentence_f ) {
0x4E62	0xE018    B	L_lora_rx_isr75
L_lora_rx_isr74:
; rx_input start address is: 0 (R0)
0x4E64	0x280A    CMP	R0, #10
0x4E66	0xD116    BNE	L__lora_rx_isr92
; rx_input end address is: 0 (R0)
0x4E68	0x490E    LDR	R1, [PC, #56]
0x4E6A	0x7809    LDRB	R1, [R1, #0]
0x4E6C	0xB199    CBZ	R1, L__lora_rx_isr91
L__lora_rx_isr87:
;lora.c, 449 :: 		_rx_buffer[ _rx_buffer_len++ ] = '\0';
0x4E6E	0x490B    LDR	R1, [PC, #44]
0x4E70	0xF9B12000  LDRSH	R2, [R1, #0]
0x4E74	0x490A    LDR	R1, [PC, #40]
0x4E76	0x188A    ADDS	R2, R1, R2
0x4E78	0x2100    MOVS	R1, #0
0x4E7A	0x7011    STRB	R1, [R2, #0]
0x4E7C	0x4907    LDR	R1, [PC, #28]
0x4E7E	0xF9B11000  LDRSH	R1, [R1, #0]
0x4E82	0x1C4A    ADDS	R2, R1, #1
0x4E84	0x4905    LDR	R1, [PC, #20]
0x4E86	0x800A    STRH	R2, [R1, #0]
;lora.c, 450 :: 		_rx_sentence_f = false;
0x4E88	0x2200    MOVS	R2, #0
0x4E8A	0x4906    LDR	R1, [PC, #24]
0x4E8C	0x700A    STRB	R2, [R1, #0]
;lora.c, 451 :: 		_rsp_rdy_f = true;
0x4E8E	0x2201    MOVS	R2, #1
0x4E90	0x4905    LDR	R1, [PC, #20]
0x4E92	0x700A    STRB	R2, [R1, #0]
;lora.c, 453 :: 		} else {
0x4E94	0xE7FF    B	L_lora_rx_isr79
;lora.c, 447 :: 		} else if ( rx_input == '\n' && _rx_sentence_f ) {
L__lora_rx_isr92:
L__lora_rx_isr91:
;lora.c, 455 :: 		}
L_lora_rx_isr79:
L_lora_rx_isr75:
L_lora_rx_isr73:
;lora.c, 456 :: 		}
L_end_lora_rx_isr:
0x4E96	0xB001    ADD	SP, SP, #4
0x4E98	0x4770    BX	LR
0x4E9A	0xBF00    NOP
0x4E9C	0x04C02000  	lora__rx_buffer_len+0
0x4EA0	0x033C2000  	lora__rx_buffer+0
0x4EA4	0x05772000  	lora_rx_isr__rx_sentence_f_L0+0
0x4EA8	0x03352000  	lora__rsp_rdy_f+0
; end of _lora_rx_isr
;__Lib_System_105_107.c,439 :: __Lib_System_105_107_ADCPrescTable [4]
0x01EA	0x08060402 ;__Lib_System_105_107_ADCPrescTable+0
; end of __Lib_System_105_107_ADCPrescTable
;TX_NODE_M4.c,403 :: _Tahoma15x16_Bold [4984]
0x58A8	0x00200000 ;_Tahoma15x16_Bold+0
0x58AC	0x101000FF ;_Tahoma15x16_Bold+4
0x58B0	0x00038803 ;_Tahoma15x16_Bold+8
0x58B4	0x00039803 ;_Tahoma15x16_Bold+12
0x58B8	0x0003A805 ;_Tahoma15x16_Bold+16
0x58BC	0x0003B808 ;_Tahoma15x16_Bold+20
0x58C0	0x0003C807 ;_Tahoma15x16_Bold+24
0x58C4	0x0003D80D ;_Tahoma15x16_Bold+28
0x58C8	0x0003F80A ;_Tahoma15x16_Bold+32
0x58CC	0x00041803 ;_Tahoma15x16_Bold+36
0x58D0	0x00042805 ;_Tahoma15x16_Bold+40
0x58D4	0x00043805 ;_Tahoma15x16_Bold+44
0x58D8	0x00044807 ;_Tahoma15x16_Bold+48
0x58DC	0x00045809 ;_Tahoma15x16_Bold+52
0x58E0	0x00047803 ;_Tahoma15x16_Bold+56
0x58E4	0x00048805 ;_Tahoma15x16_Bold+60
0x58E8	0x00049803 ;_Tahoma15x16_Bold+64
0x58EC	0x0004A806 ;_Tahoma15x16_Bold+68
0x58F0	0x0004B807 ;_Tahoma15x16_Bold+72
0x58F4	0x0004C807 ;_Tahoma15x16_Bold+76
0x58F8	0x0004D807 ;_Tahoma15x16_Bold+80
0x58FC	0x0004E807 ;_Tahoma15x16_Bold+84
0x5900	0x0004F807 ;_Tahoma15x16_Bold+88
0x5904	0x00050807 ;_Tahoma15x16_Bold+92
0x5908	0x00051807 ;_Tahoma15x16_Bold+96
0x590C	0x00052807 ;_Tahoma15x16_Bold+100
0x5910	0x00053807 ;_Tahoma15x16_Bold+104
0x5914	0x00054807 ;_Tahoma15x16_Bold+108
0x5918	0x00055803 ;_Tahoma15x16_Bold+112
0x591C	0x00056803 ;_Tahoma15x16_Bold+116
0x5920	0x00057809 ;_Tahoma15x16_Bold+120
0x5924	0x00059809 ;_Tahoma15x16_Bold+124
0x5928	0x0005B809 ;_Tahoma15x16_Bold+128
0x592C	0x0005D806 ;_Tahoma15x16_Bold+132
0x5930	0x0005E809 ;_Tahoma15x16_Bold+136
0x5934	0x00060809 ;_Tahoma15x16_Bold+140
0x5938	0x00062807 ;_Tahoma15x16_Bold+144
0x593C	0x00063807 ;_Tahoma15x16_Bold+148
0x5940	0x00064808 ;_Tahoma15x16_Bold+152
0x5944	0x00065806 ;_Tahoma15x16_Bold+156
0x5948	0x00066806 ;_Tahoma15x16_Bold+160
0x594C	0x00067807 ;_Tahoma15x16_Bold+164
0x5950	0x00068808 ;_Tahoma15x16_Bold+168
0x5954	0x00069804 ;_Tahoma15x16_Bold+172
0x5958	0x0006A805 ;_Tahoma15x16_Bold+176
0x595C	0x0006B807 ;_Tahoma15x16_Bold+180
0x5960	0x0006C806 ;_Tahoma15x16_Bold+184
0x5964	0x0006D80A ;_Tahoma15x16_Bold+188
0x5968	0x0006F807 ;_Tahoma15x16_Bold+192
0x596C	0x00070808 ;_Tahoma15x16_Bold+196
0x5970	0x00071807 ;_Tahoma15x16_Bold+200
0x5974	0x00072808 ;_Tahoma15x16_Bold+204
0x5978	0x00073808 ;_Tahoma15x16_Bold+208
0x597C	0x00074807 ;_Tahoma15x16_Bold+212
0x5980	0x00075806 ;_Tahoma15x16_Bold+216
0x5984	0x00076807 ;_Tahoma15x16_Bold+220
0x5988	0x00077808 ;_Tahoma15x16_Bold+224
0x598C	0x0007880C ;_Tahoma15x16_Bold+228
0x5990	0x0007A808 ;_Tahoma15x16_Bold+232
0x5994	0x0007B808 ;_Tahoma15x16_Bold+236
0x5998	0x0007C806 ;_Tahoma15x16_Bold+240
0x599C	0x0007D805 ;_Tahoma15x16_Bold+244
0x59A0	0x0007E806 ;_Tahoma15x16_Bold+248
0x59A4	0x0007F805 ;_Tahoma15x16_Bold+252
0x59A8	0x00080809 ;_Tahoma15x16_Bold+256
0x59AC	0x00082808 ;_Tahoma15x16_Bold+260
0x59B0	0x00083805 ;_Tahoma15x16_Bold+264
0x59B4	0x00084807 ;_Tahoma15x16_Bold+268
0x59B8	0x00085807 ;_Tahoma15x16_Bold+272
0x59BC	0x00086806 ;_Tahoma15x16_Bold+276
0x59C0	0x00087807 ;_Tahoma15x16_Bold+280
0x59C4	0x00088807 ;_Tahoma15x16_Bold+284
0x59C8	0x00089805 ;_Tahoma15x16_Bold+288
0x59CC	0x0008A807 ;_Tahoma15x16_Bold+292
0x59D0	0x0008B807 ;_Tahoma15x16_Bold+296
0x59D4	0x0008C802 ;_Tahoma15x16_Bold+300
0x59D8	0x0008D803 ;_Tahoma15x16_Bold+304
0x59DC	0x0008E806 ;_Tahoma15x16_Bold+308
0x59E0	0x0008F802 ;_Tahoma15x16_Bold+312
0x59E4	0x0009080A ;_Tahoma15x16_Bold+316
0x59E8	0x00092807 ;_Tahoma15x16_Bold+320
0x59EC	0x00093807 ;_Tahoma15x16_Bold+324
0x59F0	0x00094807 ;_Tahoma15x16_Bold+328
0x59F4	0x00095807 ;_Tahoma15x16_Bold+332
0x59F8	0x00096805 ;_Tahoma15x16_Bold+336
0x59FC	0x00097806 ;_Tahoma15x16_Bold+340
0x5A00	0x00098805 ;_Tahoma15x16_Bold+344
0x5A04	0x00099807 ;_Tahoma15x16_Bold+348
0x5A08	0x0009A807 ;_Tahoma15x16_Bold+352
0x5A0C	0x0009B80A ;_Tahoma15x16_Bold+356
0x5A10	0x0009D806 ;_Tahoma15x16_Bold+360
0x5A14	0x0009E807 ;_Tahoma15x16_Bold+364
0x5A18	0x0009F806 ;_Tahoma15x16_Bold+368
0x5A1C	0x000A0806 ;_Tahoma15x16_Bold+372
0x5A20	0x000A1804 ;_Tahoma15x16_Bold+376
0x5A24	0x000A2806 ;_Tahoma15x16_Bold+380
0x5A28	0x000A380A ;_Tahoma15x16_Bold+384
0x5A2C	0x000A5804 ;_Tahoma15x16_Bold+388
0x5A30	0x000A6801 ;_Tahoma15x16_Bold+392
0x5A34	0x000A7801 ;_Tahoma15x16_Bold+396
0x5A38	0x000A8801 ;_Tahoma15x16_Bold+400
0x5A3C	0x000A9801 ;_Tahoma15x16_Bold+404
0x5A40	0x000AA801 ;_Tahoma15x16_Bold+408
0x5A44	0x000AB801 ;_Tahoma15x16_Bold+412
0x5A48	0x000AC801 ;_Tahoma15x16_Bold+416
0x5A4C	0x000AD801 ;_Tahoma15x16_Bold+420
0x5A50	0x000AE801 ;_Tahoma15x16_Bold+424
0x5A54	0x000AF801 ;_Tahoma15x16_Bold+428
0x5A58	0x000B0801 ;_Tahoma15x16_Bold+432
0x5A5C	0x000B1801 ;_Tahoma15x16_Bold+436
0x5A60	0x000B2801 ;_Tahoma15x16_Bold+440
0x5A64	0x000B3801 ;_Tahoma15x16_Bold+444
0x5A68	0x000B4801 ;_Tahoma15x16_Bold+448
0x5A6C	0x000B5801 ;_Tahoma15x16_Bold+452
0x5A70	0x000B6801 ;_Tahoma15x16_Bold+456
0x5A74	0x000B7801 ;_Tahoma15x16_Bold+460
0x5A78	0x000B8801 ;_Tahoma15x16_Bold+464
0x5A7C	0x000B9801 ;_Tahoma15x16_Bold+468
0x5A80	0x000BA801 ;_Tahoma15x16_Bold+472
0x5A84	0x000BB801 ;_Tahoma15x16_Bold+476
0x5A88	0x000BC801 ;_Tahoma15x16_Bold+480
0x5A8C	0x000BD801 ;_Tahoma15x16_Bold+484
0x5A90	0x000BE801 ;_Tahoma15x16_Bold+488
0x5A94	0x000BF801 ;_Tahoma15x16_Bold+492
0x5A98	0x000C0801 ;_Tahoma15x16_Bold+496
0x5A9C	0x000C1801 ;_Tahoma15x16_Bold+500
0x5AA0	0x000C2801 ;_Tahoma15x16_Bold+504
0x5AA4	0x000C3801 ;_Tahoma15x16_Bold+508
0x5AA8	0x000C4801 ;_Tahoma15x16_Bold+512
0x5AAC	0x000C5801 ;_Tahoma15x16_Bold+516
0x5AB0	0x000C6801 ;_Tahoma15x16_Bold+520
0x5AB4	0x000C7803 ;_Tahoma15x16_Bold+524
0x5AB8	0x000C8807 ;_Tahoma15x16_Bold+528
0x5ABC	0x000C9807 ;_Tahoma15x16_Bold+532
0x5AC0	0x000CA807 ;_Tahoma15x16_Bold+536
0x5AC4	0x000CB807 ;_Tahoma15x16_Bold+540
0x5AC8	0x000CC804 ;_Tahoma15x16_Bold+544
0x5ACC	0x000CD807 ;_Tahoma15x16_Bold+548
0x5AD0	0x000CE806 ;_Tahoma15x16_Bold+552
0x5AD4	0x000CF80B ;_Tahoma15x16_Bold+556
0x5AD8	0x000D1806 ;_Tahoma15x16_Bold+560
0x5ADC	0x000D2808 ;_Tahoma15x16_Bold+564
0x5AE0	0x000D3809 ;_Tahoma15x16_Bold+568
0x5AE4	0x000D5805 ;_Tahoma15x16_Bold+572
0x5AE8	0x000D680B ;_Tahoma15x16_Bold+576
0x5AEC	0x000D8808 ;_Tahoma15x16_Bold+580
0x5AF0	0x000D9806 ;_Tahoma15x16_Bold+584
0x5AF4	0x000DA809 ;_Tahoma15x16_Bold+588
0x5AF8	0x000DC806 ;_Tahoma15x16_Bold+592
0x5AFC	0x000DD806 ;_Tahoma15x16_Bold+596
0x5B00	0x000DE805 ;_Tahoma15x16_Bold+600
0x5B04	0x000DF807 ;_Tahoma15x16_Bold+604
0x5B08	0x000E0807 ;_Tahoma15x16_Bold+608
0x5B0C	0x000E1803 ;_Tahoma15x16_Bold+612
0x5B10	0x000E2805 ;_Tahoma15x16_Bold+616
0x5B14	0x000E3806 ;_Tahoma15x16_Bold+620
0x5B18	0x000E4806 ;_Tahoma15x16_Bold+624
0x5B1C	0x000E5808 ;_Tahoma15x16_Bold+628
0x5B20	0x000E680E ;_Tahoma15x16_Bold+632
0x5B24	0x000E880E ;_Tahoma15x16_Bold+636
0x5B28	0x000EA80E ;_Tahoma15x16_Bold+640
0x5B2C	0x000EC806 ;_Tahoma15x16_Bold+644
0x5B30	0x000ED809 ;_Tahoma15x16_Bold+648
0x5B34	0x000EF809 ;_Tahoma15x16_Bold+652
0x5B38	0x000F1809 ;_Tahoma15x16_Bold+656
0x5B3C	0x000F3809 ;_Tahoma15x16_Bold+660
0x5B40	0x000F5809 ;_Tahoma15x16_Bold+664
0x5B44	0x000F7809 ;_Tahoma15x16_Bold+668
0x5B48	0x000F980C ;_Tahoma15x16_Bold+672
0x5B4C	0x000FB807 ;_Tahoma15x16_Bold+676
0x5B50	0x000FC806 ;_Tahoma15x16_Bold+680
0x5B54	0x000FD806 ;_Tahoma15x16_Bold+684
0x5B58	0x000FE806 ;_Tahoma15x16_Bold+688
0x5B5C	0x000FF806 ;_Tahoma15x16_Bold+692
0x5B60	0x00100804 ;_Tahoma15x16_Bold+696
0x5B64	0x00101804 ;_Tahoma15x16_Bold+700
0x5B68	0x00102805 ;_Tahoma15x16_Bold+704
0x5B6C	0x00103805 ;_Tahoma15x16_Bold+708
0x5B70	0x00104809 ;_Tahoma15x16_Bold+712
0x5B74	0x00106807 ;_Tahoma15x16_Bold+716
0x5B78	0x00107808 ;_Tahoma15x16_Bold+720
0x5B7C	0x00108808 ;_Tahoma15x16_Bold+724
0x5B80	0x00109808 ;_Tahoma15x16_Bold+728
0x5B84	0x0010A808 ;_Tahoma15x16_Bold+732
0x5B88	0x0010B808 ;_Tahoma15x16_Bold+736
0x5B8C	0x0010C808 ;_Tahoma15x16_Bold+740
0x5B90	0x0010D808 ;_Tahoma15x16_Bold+744
0x5B94	0x0010E807 ;_Tahoma15x16_Bold+748
0x5B98	0x0010F807 ;_Tahoma15x16_Bold+752
0x5B9C	0x00110807 ;_Tahoma15x16_Bold+756
0x5BA0	0x00111807 ;_Tahoma15x16_Bold+760
0x5BA4	0x00112808 ;_Tahoma15x16_Bold+764
0x5BA8	0x00113808 ;_Tahoma15x16_Bold+768
0x5BAC	0x00114807 ;_Tahoma15x16_Bold+772
0x5BB0	0x00115807 ;_Tahoma15x16_Bold+776
0x5BB4	0x00116807 ;_Tahoma15x16_Bold+780
0x5BB8	0x00117807 ;_Tahoma15x16_Bold+784
0x5BBC	0x00118807 ;_Tahoma15x16_Bold+788
0x5BC0	0x00119807 ;_Tahoma15x16_Bold+792
0x5BC4	0x0011A807 ;_Tahoma15x16_Bold+796
0x5BC8	0x0011B80B ;_Tahoma15x16_Bold+800
0x5BCC	0x0011D806 ;_Tahoma15x16_Bold+804
0x5BD0	0x0011E807 ;_Tahoma15x16_Bold+808
0x5BD4	0x0011F807 ;_Tahoma15x16_Bold+812
0x5BD8	0x00120807 ;_Tahoma15x16_Bold+816
0x5BDC	0x00121807 ;_Tahoma15x16_Bold+820
0x5BE0	0x00122802 ;_Tahoma15x16_Bold+824
0x5BE4	0x00123803 ;_Tahoma15x16_Bold+828
0x5BE8	0x00124803 ;_Tahoma15x16_Bold+832
0x5BEC	0x00125804 ;_Tahoma15x16_Bold+836
0x5BF0	0x00126807 ;_Tahoma15x16_Bold+840
0x5BF4	0x00127807 ;_Tahoma15x16_Bold+844
0x5BF8	0x00128807 ;_Tahoma15x16_Bold+848
0x5BFC	0x00129807 ;_Tahoma15x16_Bold+852
0x5C00	0x0012A807 ;_Tahoma15x16_Bold+856
0x5C04	0x0012B807 ;_Tahoma15x16_Bold+860
0x5C08	0x0012C807 ;_Tahoma15x16_Bold+864
0x5C0C	0x0012D809 ;_Tahoma15x16_Bold+868
0x5C10	0x0012F807 ;_Tahoma15x16_Bold+872
0x5C14	0x00130807 ;_Tahoma15x16_Bold+876
0x5C18	0x00131807 ;_Tahoma15x16_Bold+880
0x5C1C	0x00132807 ;_Tahoma15x16_Bold+884
0x5C20	0x00133807 ;_Tahoma15x16_Bold+888
0x5C24	0x00134807 ;_Tahoma15x16_Bold+892
0x5C28	0x00135807 ;_Tahoma15x16_Bold+896
0x5C2C	0x00136807 ;_Tahoma15x16_Bold+900
0x5C30	0x00000000 ;_Tahoma15x16_Bold+904
0x5C34	0x00000000 ;_Tahoma15x16_Bold+908
0x5C38	0x00000000 ;_Tahoma15x16_Bold+912
0x5C3C	0x00000000 ;_Tahoma15x16_Bold+916
0x5C40	0x00000000 ;_Tahoma15x16_Bold+920
0x5C44	0x06060606 ;_Tahoma15x16_Bold+924
0x5C48	0x06000606 ;_Tahoma15x16_Bold+928
0x5C4C	0x00000006 ;_Tahoma15x16_Bold+932
0x5C50	0x1B000000 ;_Tahoma15x16_Bold+936
0x5C54	0x001B1B1B ;_Tahoma15x16_Bold+940
0x5C58	0x00000000 ;_Tahoma15x16_Bold+944
0x5C5C	0x00000000 ;_Tahoma15x16_Bold+948
0x5C60	0x00000000 ;_Tahoma15x16_Bold+952
0x5C64	0xFEFE4848 ;_Tahoma15x16_Bold+956
0x5C68	0x127F7F24 ;_Tahoma15x16_Bold+960
0x5C6C	0x00000012 ;_Tahoma15x16_Bold+964
0x5C70	0x08080000 ;_Tahoma15x16_Bold+968
0x5C74	0x0B0B4B3E ;_Tahoma15x16_Bold+972
0x5C78	0x6968683E ;_Tahoma15x16_Bold+976
0x5C7C	0x0008083E ;_Tahoma15x16_Bold+980
0x5C80	0x00000000 ;_Tahoma15x16_Bold+984
0x5C84	0x00000000 ;_Tahoma15x16_Bold+988
0x5C88	0x0233001E ;_Tahoma15x16_Bold+992
0x5C8C	0x00B30133 ;_Tahoma15x16_Bold+996
0x5C90	0x19A00F5E ;_Tahoma15x16_Bold+1000
0x5C94	0x19881990 ;_Tahoma15x16_Bold+1004
0x5C98	0x00000F00 ;_Tahoma15x16_Bold+1008
0x5C9C	0x00000000 ;_Tahoma15x16_Bold+1012
0x5CA0	0x00000000 ;_Tahoma15x16_Bold+1016
0x5CA4	0x00000000 ;_Tahoma15x16_Bold+1020
0x5CA8	0x0066003C ;_Tahoma15x16_Bold+1024
0x5CAC	0x00660066 ;_Tahoma15x16_Bold+1028
0x5CB0	0x0366033C ;_Tahoma15x16_Bold+1032
0x5CB4	0x00C601C6 ;_Tahoma15x16_Bold+1036
0x5CB8	0x000003BC ;_Tahoma15x16_Bold+1040
0x5CBC	0x00000000 ;_Tahoma15x16_Bold+1044
0x5CC0	0x06000000 ;_Tahoma15x16_Bold+1048
0x5CC4	0x00060606 ;_Tahoma15x16_Bold+1052
0x5CC8	0x00000000 ;_Tahoma15x16_Bold+1056
0x5CCC	0x00000000 ;_Tahoma15x16_Bold+1060
0x5CD0	0x18000000 ;_Tahoma15x16_Bold+1064
0x5CD4	0x06060C0C ;_Tahoma15x16_Bold+1068
0x5CD8	0x06060606 ;_Tahoma15x16_Bold+1072
0x5CDC	0x180C0C06 ;_Tahoma15x16_Bold+1076
0x5CE0	0x06000000 ;_Tahoma15x16_Bold+1080
0x5CE4	0x18180C0C ;_Tahoma15x16_Bold+1084
0x5CE8	0x18181818 ;_Tahoma15x16_Bold+1088
0x5CEC	0x060C0C18 ;_Tahoma15x16_Bold+1092
0x5CF0	0x18000000 ;_Tahoma15x16_Bold+1096
0x5CF4	0x185A3C5A ;_Tahoma15x16_Bold+1100
0x5CF8	0x00000000 ;_Tahoma15x16_Bold+1104
0x5CFC	0x00000000 ;_Tahoma15x16_Bold+1108
0x5D00	0x00000000 ;_Tahoma15x16_Bold+1112
0x5D04	0x00000000 ;_Tahoma15x16_Bold+1116
0x5D08	0x00200000 ;_Tahoma15x16_Bold+1120
0x5D0C	0x00200020 ;_Tahoma15x16_Bold+1124
0x5D10	0x002001FC ;_Tahoma15x16_Bold+1128
0x5D14	0x00200020 ;_Tahoma15x16_Bold+1132
0x5D18	0x00000000 ;_Tahoma15x16_Bold+1136
0x5D1C	0x00000000 ;_Tahoma15x16_Bold+1140
0x5D20	0x00000000 ;_Tahoma15x16_Bold+1144
0x5D24	0x00000000 ;_Tahoma15x16_Bold+1148
0x5D28	0x06000000 ;_Tahoma15x16_Bold+1152
0x5D2C	0x00030306 ;_Tahoma15x16_Bold+1156
0x5D30	0x00000000 ;_Tahoma15x16_Bold+1160
0x5D34	0x00000000 ;_Tahoma15x16_Bold+1164
0x5D38	0x0000001F ;_Tahoma15x16_Bold+1168
0x5D3C	0x00000000 ;_Tahoma15x16_Bold+1172
0x5D40	0x00000000 ;_Tahoma15x16_Bold+1176
0x5D44	0x00000000 ;_Tahoma15x16_Bold+1180
0x5D48	0x06000000 ;_Tahoma15x16_Bold+1184
0x5D4C	0x00000006 ;_Tahoma15x16_Bold+1188
0x5D50	0x20000000 ;_Tahoma15x16_Bold+1192
0x5D54	0x08101020 ;_Tahoma15x16_Bold+1196
0x5D58	0x02040408 ;_Tahoma15x16_Bold+1200
0x5D5C	0x00010102 ;_Tahoma15x16_Bold+1204
0x5D60	0x00000000 ;_Tahoma15x16_Bold+1208
0x5D64	0x6363633E ;_Tahoma15x16_Bold+1212
0x5D68	0x63636363 ;_Tahoma15x16_Bold+1216
0x5D6C	0x0000003E ;_Tahoma15x16_Bold+1220
0x5D70	0x00000000 ;_Tahoma15x16_Bold+1224
0x5D74	0x18181E18 ;_Tahoma15x16_Bold+1228
0x5D78	0x18181818 ;_Tahoma15x16_Bold+1232
0x5D7C	0x0000007E ;_Tahoma15x16_Bold+1236
0x5D80	0x00000000 ;_Tahoma15x16_Bold+1240
0x5D84	0x6061613E ;_Tahoma15x16_Bold+1244
0x5D88	0x060C1830 ;_Tahoma15x16_Bold+1248
0x5D8C	0x0000007F ;_Tahoma15x16_Bold+1252
0x5D90	0x00000000 ;_Tahoma15x16_Bold+1256
0x5D94	0x6060613E ;_Tahoma15x16_Bold+1260
0x5D98	0x6160603C ;_Tahoma15x16_Bold+1264
0x5D9C	0x0000003E ;_Tahoma15x16_Bold+1268
0x5DA0	0x00000000 ;_Tahoma15x16_Bold+1272
0x5DA4	0x32343830 ;_Tahoma15x16_Bold+1276
0x5DA8	0x30307F31 ;_Tahoma15x16_Bold+1280
0x5DAC	0x00000030 ;_Tahoma15x16_Bold+1284
0x5DB0	0x00000000 ;_Tahoma15x16_Bold+1288
0x5DB4	0x3E06067E ;_Tahoma15x16_Bold+1292
0x5DB8	0x61606060 ;_Tahoma15x16_Bold+1296
0x5DBC	0x0000003E ;_Tahoma15x16_Bold+1300
0x5DC0	0x00000000 ;_Tahoma15x16_Bold+1304
0x5DC4	0x3F03063C ;_Tahoma15x16_Bold+1308
0x5DC8	0x63636363 ;_Tahoma15x16_Bold+1312
0x5DCC	0x0000003E ;_Tahoma15x16_Bold+1316
0x5DD0	0x00000000 ;_Tahoma15x16_Bold+1320
0x5DD4	0x3030607F ;_Tahoma15x16_Bold+1324
0x5DD8	0x0C0C1818 ;_Tahoma15x16_Bold+1328
0x5DDC	0x0000000C ;_Tahoma15x16_Bold+1332
0x5DE0	0x00000000 ;_Tahoma15x16_Bold+1336
0x5DE4	0x6363633E ;_Tahoma15x16_Bold+1340
0x5DE8	0x6363633E ;_Tahoma15x16_Bold+1344
0x5DEC	0x0000003E ;_Tahoma15x16_Bold+1348
0x5DF0	0x00000000 ;_Tahoma15x16_Bold+1352
0x5DF4	0x6363633E ;_Tahoma15x16_Bold+1356
0x5DF8	0x30607E63 ;_Tahoma15x16_Bold+1360
0x5DFC	0x0000001E ;_Tahoma15x16_Bold+1364
0x5E00	0x00000000 ;_Tahoma15x16_Bold+1368
0x5E04	0x06060000 ;_Tahoma15x16_Bold+1372
0x5E08	0x06000000 ;_Tahoma15x16_Bold+1376
0x5E0C	0x00000006 ;_Tahoma15x16_Bold+1380
0x5E10	0x00000000 ;_Tahoma15x16_Bold+1384
0x5E14	0x06060000 ;_Tahoma15x16_Bold+1388
0x5E18	0x06000000 ;_Tahoma15x16_Bold+1392
0x5E1C	0x00030306 ;_Tahoma15x16_Bold+1396
0x5E20	0x00000000 ;_Tahoma15x16_Bold+1400
0x5E24	0x00000000 ;_Tahoma15x16_Bold+1404
0x5E28	0x01800000 ;_Tahoma15x16_Bold+1408
0x5E2C	0x00180060 ;_Tahoma15x16_Bold+1412
0x5E30	0x00060006 ;_Tahoma15x16_Bold+1416
0x5E34	0x00600018 ;_Tahoma15x16_Bold+1420
0x5E38	0x00000180 ;_Tahoma15x16_Bold+1424
0x5E3C	0x00000000 ;_Tahoma15x16_Bold+1428
0x5E40	0x00000000 ;_Tahoma15x16_Bold+1432
0x5E44	0x00000000 ;_Tahoma15x16_Bold+1436
0x5E48	0x00000000 ;_Tahoma15x16_Bold+1440
0x5E4C	0x000001FE ;_Tahoma15x16_Bold+1444
0x5E50	0x01FE0000 ;_Tahoma15x16_Bold+1448
0x5E54	0x00000000 ;_Tahoma15x16_Bold+1452
0x5E58	0x00000000 ;_Tahoma15x16_Bold+1456
0x5E5C	0x00000000 ;_Tahoma15x16_Bold+1460
0x5E60	0x00000000 ;_Tahoma15x16_Bold+1464
0x5E64	0x00000000 ;_Tahoma15x16_Bold+1468
0x5E68	0x00060000 ;_Tahoma15x16_Bold+1472
0x5E6C	0x00600018 ;_Tahoma15x16_Bold+1476
0x5E70	0x01800180 ;_Tahoma15x16_Bold+1480
0x5E74	0x00180060 ;_Tahoma15x16_Bold+1484
0x5E78	0x00000006 ;_Tahoma15x16_Bold+1488
0x5E7C	0x00000000 ;_Tahoma15x16_Bold+1492
0x5E80	0x00000000 ;_Tahoma15x16_Bold+1496
0x5E84	0x1830311E ;_Tahoma15x16_Bold+1500
0x5E88	0x0C000C0C ;_Tahoma15x16_Bold+1504
0x5E8C	0x0000000C ;_Tahoma15x16_Bold+1508
0x5E90	0x00000000 ;_Tahoma15x16_Bold+1512
0x5E94	0x00000000 ;_Tahoma15x16_Bold+1516
0x5E98	0x0082007C ;_Tahoma15x16_Bold+1520
0x5E9C	0x016D0179 ;_Tahoma15x16_Bold+1524
0x5EA0	0x016D016D ;_Tahoma15x16_Bold+1528
0x5EA4	0x00D9016D ;_Tahoma15x16_Bold+1532
0x5EA8	0x00FC0002 ;_Tahoma15x16_Bold+1536
0x5EAC	0x00000000 ;_Tahoma15x16_Bold+1540
0x5EB0	0x00000000 ;_Tahoma15x16_Bold+1544
0x5EB4	0x00000000 ;_Tahoma15x16_Bold+1548
0x5EB8	0x00380038 ;_Tahoma15x16_Bold+1552
0x5EBC	0x006C006C ;_Tahoma15x16_Bold+1556
0x5EC0	0x00FE00C6 ;_Tahoma15x16_Bold+1560
0x5EC4	0x018300C6 ;_Tahoma15x16_Bold+1564
0x5EC8	0x00000183 ;_Tahoma15x16_Bold+1568
0x5ECC	0x00000000 ;_Tahoma15x16_Bold+1572
0x5ED0	0x00000000 ;_Tahoma15x16_Bold+1576
0x5ED4	0x6363633F ;_Tahoma15x16_Bold+1580
0x5ED8	0x6363633F ;_Tahoma15x16_Bold+1584
0x5EDC	0x0000003F ;_Tahoma15x16_Bold+1588
0x5EE0	0x00000000 ;_Tahoma15x16_Bold+1592
0x5EE4	0x0343433E ;_Tahoma15x16_Bold+1596
0x5EE8	0x43430303 ;_Tahoma15x16_Bold+1600
0x5EEC	0x0000003E ;_Tahoma15x16_Bold+1604
0x5EF0	0x00000000 ;_Tahoma15x16_Bold+1608
0x5EF4	0xC3C3633F ;_Tahoma15x16_Bold+1612
0x5EF8	0x63C3C3C3 ;_Tahoma15x16_Bold+1616
0x5EFC	0x0000003F ;_Tahoma15x16_Bold+1620
0x5F00	0x00000000 ;_Tahoma15x16_Bold+1624
0x5F04	0x0303033F ;_Tahoma15x16_Bold+1628
0x5F08	0x0303031F ;_Tahoma15x16_Bold+1632
0x5F0C	0x0000003F ;_Tahoma15x16_Bold+1636
0x5F10	0x00000000 ;_Tahoma15x16_Bold+1640
0x5F14	0x0303033F ;_Tahoma15x16_Bold+1644
0x5F18	0x0303031F ;_Tahoma15x16_Bold+1648
0x5F1C	0x00000003 ;_Tahoma15x16_Bold+1652
0x5F20	0x00000000 ;_Tahoma15x16_Bold+1656
0x5F24	0x0343433E ;_Tahoma15x16_Bold+1660
0x5F28	0x63636373 ;_Tahoma15x16_Bold+1664
0x5F2C	0x0000007E ;_Tahoma15x16_Bold+1668
0x5F30	0x00000000 ;_Tahoma15x16_Bold+1672
0x5F34	0xC3C3C3C3 ;_Tahoma15x16_Bold+1676
0x5F38	0xC3C3C3FF ;_Tahoma15x16_Bold+1680
0x5F3C	0x000000C3 ;_Tahoma15x16_Bold+1684
0x5F40	0x00000000 ;_Tahoma15x16_Bold+1688
0x5F44	0x0606060F ;_Tahoma15x16_Bold+1692
0x5F48	0x06060606 ;_Tahoma15x16_Bold+1696
0x5F4C	0x0000000F ;_Tahoma15x16_Bold+1700
0x5F50	0x00000000 ;_Tahoma15x16_Bold+1704
0x5F54	0x1818181E ;_Tahoma15x16_Bold+1708
0x5F58	0x18181818 ;_Tahoma15x16_Bold+1712
0x5F5C	0x0000000F ;_Tahoma15x16_Bold+1716
0x5F60	0x00000000 ;_Tahoma15x16_Bold+1720
0x5F64	0x0F1B3363 ;_Tahoma15x16_Bold+1724
0x5F68	0x331B0F07 ;_Tahoma15x16_Bold+1728
0x5F6C	0x00000063 ;_Tahoma15x16_Bold+1732
0x5F70	0x00000000 ;_Tahoma15x16_Bold+1736
0x5F74	0x03030303 ;_Tahoma15x16_Bold+1740
0x5F78	0x03030303 ;_Tahoma15x16_Bold+1744
0x5F7C	0x0000003F ;_Tahoma15x16_Bold+1748
0x5F80	0x00000000 ;_Tahoma15x16_Bold+1752
0x5F84	0x00000000 ;_Tahoma15x16_Bold+1756
0x5F88	0x03870387 ;_Tahoma15x16_Bold+1760
0x5F8C	0x034D034D ;_Tahoma15x16_Bold+1764
0x5F90	0x03390339 ;_Tahoma15x16_Bold+1768
0x5F94	0x03110311 ;_Tahoma15x16_Bold+1772
0x5F98	0x00000301 ;_Tahoma15x16_Bold+1776
0x5F9C	0x00000000 ;_Tahoma15x16_Bold+1780
0x5FA0	0x00000000 ;_Tahoma15x16_Bold+1784
0x5FA4	0x4D4D4747 ;_Tahoma15x16_Bold+1788
0x5FA8	0x71715959 ;_Tahoma15x16_Bold+1792
0x5FAC	0x00000061 ;_Tahoma15x16_Bold+1796
0x5FB0	0x00000000 ;_Tahoma15x16_Bold+1800
0x5FB4	0xC3C3C37E ;_Tahoma15x16_Bold+1804
0x5FB8	0xC3C3C3C3 ;_Tahoma15x16_Bold+1808
0x5FBC	0x0000007E ;_Tahoma15x16_Bold+1812
0x5FC0	0x00000000 ;_Tahoma15x16_Bold+1816
0x5FC4	0x6363633F ;_Tahoma15x16_Bold+1820
0x5FC8	0x03033F63 ;_Tahoma15x16_Bold+1824
0x5FCC	0x00000003 ;_Tahoma15x16_Bold+1828
0x5FD0	0x00000000 ;_Tahoma15x16_Bold+1832
0x5FD4	0xC3C3C37E ;_Tahoma15x16_Bold+1836
0x5FD8	0xC3C3C3C3 ;_Tahoma15x16_Bold+1840
0x5FDC	0x00C0607E ;_Tahoma15x16_Bold+1844
0x5FE0	0x00000000 ;_Tahoma15x16_Bold+1848
0x5FE4	0x6363633F ;_Tahoma15x16_Bold+1852
0x5FE8	0x63331B3F ;_Tahoma15x16_Bold+1856
0x5FEC	0x000000C3 ;_Tahoma15x16_Bold+1860
0x5FF0	0x00000000 ;_Tahoma15x16_Bold+1864
0x5FF4	0x0343433E ;_Tahoma15x16_Bold+1868
0x5FF8	0x6161603E ;_Tahoma15x16_Bold+1872
0x5FFC	0x0000003E ;_Tahoma15x16_Bold+1876
0x6000	0x00000000 ;_Tahoma15x16_Bold+1880
0x6004	0x0C0C0C3F ;_Tahoma15x16_Bold+1884
0x6008	0x0C0C0C0C ;_Tahoma15x16_Bold+1888
0x600C	0x0000000C ;_Tahoma15x16_Bold+1892
0x6010	0x00000000 ;_Tahoma15x16_Bold+1896
0x6014	0x63636363 ;_Tahoma15x16_Bold+1900
0x6018	0x63636363 ;_Tahoma15x16_Bold+1904
0x601C	0x0000003E ;_Tahoma15x16_Bold+1908
0x6020	0x00000000 ;_Tahoma15x16_Bold+1912
0x6024	0x66C3C3C3 ;_Tahoma15x16_Bold+1916
0x6028	0x183C3C66 ;_Tahoma15x16_Bold+1920
0x602C	0x00000018 ;_Tahoma15x16_Bold+1924
0x6030	0x00000000 ;_Tahoma15x16_Bold+1928
0x6034	0x00000000 ;_Tahoma15x16_Bold+1932
0x6038	0x0C630C63 ;_Tahoma15x16_Bold+1936
0x603C	0x0CF30C63 ;_Tahoma15x16_Bold+1940
0x6040	0x079E06F6 ;_Tahoma15x16_Bold+1944
0x6044	0x030C079E ;_Tahoma15x16_Bold+1948
0x6048	0x0000030C ;_Tahoma15x16_Bold+1952
0x604C	0x00000000 ;_Tahoma15x16_Bold+1956
0x6050	0x00000000 ;_Tahoma15x16_Bold+1960
0x6054	0x3C66C3C3 ;_Tahoma15x16_Bold+1964
0x6058	0xC3663C18 ;_Tahoma15x16_Bold+1968
0x605C	0x000000C3 ;_Tahoma15x16_Bold+1972
0x6060	0x00000000 ;_Tahoma15x16_Bold+1976
0x6064	0x6666C3C3 ;_Tahoma15x16_Bold+1980
0x6068	0x1818183C ;_Tahoma15x16_Bold+1984
0x606C	0x00000018 ;_Tahoma15x16_Bold+1988
0x6070	0x00000000 ;_Tahoma15x16_Bold+1992
0x6074	0x1830303F ;_Tahoma15x16_Bold+1996
0x6078	0x0303060C ;_Tahoma15x16_Bold+2000
0x607C	0x0000003F ;_Tahoma15x16_Bold+2004
0x6080	0x1E000000 ;_Tahoma15x16_Bold+2008
0x6084	0x06060606 ;_Tahoma15x16_Bold+2012
0x6088	0x06060606 ;_Tahoma15x16_Bold+2016
0x608C	0x001E0606 ;_Tahoma15x16_Bold+2020
0x6090	0x01000000 ;_Tahoma15x16_Bold+2024
0x6094	0x04020201 ;_Tahoma15x16_Bold+2028
0x6098	0x10080804 ;_Tahoma15x16_Bold+2032
0x609C	0x00202010 ;_Tahoma15x16_Bold+2036
0x60A0	0x1E000000 ;_Tahoma15x16_Bold+2040
0x60A4	0x18181818 ;_Tahoma15x16_Bold+2044
0x60A8	0x18181818 ;_Tahoma15x16_Bold+2048
0x60AC	0x001E1818 ;_Tahoma15x16_Bold+2052
0x60B0	0x00000000 ;_Tahoma15x16_Bold+2056
0x60B4	0x00000000 ;_Tahoma15x16_Bold+2060
0x60B8	0x00480030 ;_Tahoma15x16_Bold+2064
0x60BC	0x01020084 ;_Tahoma15x16_Bold+2068
0x60C0	0x00000000 ;_Tahoma15x16_Bold+2072
0x60C4	0x00000000 ;_Tahoma15x16_Bold+2076
0x60C8	0x00000000 ;_Tahoma15x16_Bold+2080
0x60CC	0x00000000 ;_Tahoma15x16_Bold+2084
0x60D0	0x00000000 ;_Tahoma15x16_Bold+2088
0x60D4	0x00000000 ;_Tahoma15x16_Bold+2092
0x60D8	0x00000000 ;_Tahoma15x16_Bold+2096
0x60DC	0x00FF0000 ;_Tahoma15x16_Bold+2100
0x60E0	0x0C000000 ;_Tahoma15x16_Bold+2104
0x60E4	0x00000018 ;_Tahoma15x16_Bold+2108
0x60E8	0x00000000 ;_Tahoma15x16_Bold+2112
0x60EC	0x00000000 ;_Tahoma15x16_Bold+2116
0x60F0	0x00000000 ;_Tahoma15x16_Bold+2120
0x60F4	0x623C0000 ;_Tahoma15x16_Bold+2124
0x60F8	0x63637E60 ;_Tahoma15x16_Bold+2128
0x60FC	0x0000007E ;_Tahoma15x16_Bold+2132
0x6100	0x03000000 ;_Tahoma15x16_Bold+2136
0x6104	0x673B0303 ;_Tahoma15x16_Bold+2140
0x6108	0x63636363 ;_Tahoma15x16_Bold+2144
0x610C	0x0000003F ;_Tahoma15x16_Bold+2148
0x6110	0x00000000 ;_Tahoma15x16_Bold+2152
0x6114	0x231E0000 ;_Tahoma15x16_Bold+2156
0x6118	0x23030303 ;_Tahoma15x16_Bold+2160
0x611C	0x0000001E ;_Tahoma15x16_Bold+2164
0x6120	0x60000000 ;_Tahoma15x16_Bold+2168
0x6124	0x637E6060 ;_Tahoma15x16_Bold+2172
0x6128	0x73636363 ;_Tahoma15x16_Bold+2176
0x612C	0x0000006E ;_Tahoma15x16_Bold+2180
0x6130	0x00000000 ;_Tahoma15x16_Bold+2184
0x6134	0x633E0000 ;_Tahoma15x16_Bold+2188
0x6138	0x43037F63 ;_Tahoma15x16_Bold+2192
0x613C	0x0000003E ;_Tahoma15x16_Bold+2196
0x6140	0x1C000000 ;_Tahoma15x16_Bold+2200
0x6144	0x060F0606 ;_Tahoma15x16_Bold+2204
0x6148	0x06060606 ;_Tahoma15x16_Bold+2208
0x614C	0x00000006 ;_Tahoma15x16_Bold+2212
0x6150	0x00000000 ;_Tahoma15x16_Bold+2216
0x6154	0x637E0000 ;_Tahoma15x16_Bold+2220
0x6158	0x73636363 ;_Tahoma15x16_Bold+2224
0x615C	0x3E61606E ;_Tahoma15x16_Bold+2228
0x6160	0x03000000 ;_Tahoma15x16_Bold+2232
0x6164	0x673B0303 ;_Tahoma15x16_Bold+2236
0x6168	0x63636363 ;_Tahoma15x16_Bold+2240
0x616C	0x00000063 ;_Tahoma15x16_Bold+2244
0x6170	0x03000000 ;_Tahoma15x16_Bold+2248
0x6174	0x03030003 ;_Tahoma15x16_Bold+2252
0x6178	0x03030303 ;_Tahoma15x16_Bold+2256
0x617C	0x00000003 ;_Tahoma15x16_Bold+2260
0x6180	0x06000000 ;_Tahoma15x16_Bold+2264
0x6184	0x06070006 ;_Tahoma15x16_Bold+2268
0x6188	0x06060606 ;_Tahoma15x16_Bold+2272
0x618C	0x03060606 ;_Tahoma15x16_Bold+2276
0x6190	0x03000000 ;_Tahoma15x16_Bold+2280
0x6194	0x1B330303 ;_Tahoma15x16_Bold+2284
0x6198	0x1B0F070F ;_Tahoma15x16_Bold+2288
0x619C	0x00000033 ;_Tahoma15x16_Bold+2292
0x61A0	0x03000000 ;_Tahoma15x16_Bold+2296
0x61A4	0x03030303 ;_Tahoma15x16_Bold+2300
0x61A8	0x03030303 ;_Tahoma15x16_Bold+2304
0x61AC	0x00000003 ;_Tahoma15x16_Bold+2308
0x61B0	0x00000000 ;_Tahoma15x16_Bold+2312
0x61B4	0x00000000 ;_Tahoma15x16_Bold+2316
0x61B8	0x00000000 ;_Tahoma15x16_Bold+2320
0x61BC	0x033301DF ;_Tahoma15x16_Bold+2324
0x61C0	0x03330333 ;_Tahoma15x16_Bold+2328
0x61C4	0x03330333 ;_Tahoma15x16_Bold+2332
0x61C8	0x00000333 ;_Tahoma15x16_Bold+2336
0x61CC	0x00000000 ;_Tahoma15x16_Bold+2340
0x61D0	0x00000000 ;_Tahoma15x16_Bold+2344
0x61D4	0x673B0000 ;_Tahoma15x16_Bold+2348
0x61D8	0x63636363 ;_Tahoma15x16_Bold+2352
0x61DC	0x00000063 ;_Tahoma15x16_Bold+2356
0x61E0	0x00000000 ;_Tahoma15x16_Bold+2360
0x61E4	0x633E0000 ;_Tahoma15x16_Bold+2364
0x61E8	0x63636363 ;_Tahoma15x16_Bold+2368
0x61EC	0x0000003E ;_Tahoma15x16_Bold+2372
0x61F0	0x00000000 ;_Tahoma15x16_Bold+2376
0x61F4	0x673B0000 ;_Tahoma15x16_Bold+2380
0x61F8	0x63636363 ;_Tahoma15x16_Bold+2384
0x61FC	0x0303033F ;_Tahoma15x16_Bold+2388
0x6200	0x00000000 ;_Tahoma15x16_Bold+2392
0x6204	0x637E0000 ;_Tahoma15x16_Bold+2396
0x6208	0x73636363 ;_Tahoma15x16_Bold+2400
0x620C	0x6060606E ;_Tahoma15x16_Bold+2404
0x6210	0x00000000 ;_Tahoma15x16_Bold+2408
0x6214	0x1F1B0000 ;_Tahoma15x16_Bold+2412
0x6218	0x03030303 ;_Tahoma15x16_Bold+2416
0x621C	0x00000003 ;_Tahoma15x16_Bold+2420
0x6220	0x00000000 ;_Tahoma15x16_Bold+2424
0x6224	0x231E0000 ;_Tahoma15x16_Bold+2428
0x6228	0x31381E07 ;_Tahoma15x16_Bold+2432
0x622C	0x0000001E ;_Tahoma15x16_Bold+2436
0x6230	0x00000000 ;_Tahoma15x16_Bold+2440
0x6234	0x061F0606 ;_Tahoma15x16_Bold+2444
0x6238	0x06060606 ;_Tahoma15x16_Bold+2448
0x623C	0x0000001C ;_Tahoma15x16_Bold+2452
0x6240	0x00000000 ;_Tahoma15x16_Bold+2456
0x6244	0x63630000 ;_Tahoma15x16_Bold+2460
0x6248	0x73636363 ;_Tahoma15x16_Bold+2464
0x624C	0x0000006E ;_Tahoma15x16_Bold+2468
0x6250	0x00000000 ;_Tahoma15x16_Bold+2472
0x6254	0x63630000 ;_Tahoma15x16_Bold+2476
0x6258	0x1C363663 ;_Tahoma15x16_Bold+2480
0x625C	0x0000001C ;_Tahoma15x16_Bold+2484
0x6260	0x00000000 ;_Tahoma15x16_Bold+2488
0x6264	0x00000000 ;_Tahoma15x16_Bold+2492
0x6268	0x00000000 ;_Tahoma15x16_Bold+2496
0x626C	0x03330333 ;_Tahoma15x16_Bold+2500
0x6270	0x01B601B6 ;_Tahoma15x16_Bold+2504
0x6274	0x00CC01CE ;_Tahoma15x16_Bold+2508
0x6278	0x000000CC ;_Tahoma15x16_Bold+2512
0x627C	0x00000000 ;_Tahoma15x16_Bold+2516
0x6280	0x00000000 ;_Tahoma15x16_Bold+2520
0x6284	0x33330000 ;_Tahoma15x16_Bold+2524
0x6288	0x331E0C1E ;_Tahoma15x16_Bold+2528
0x628C	0x00000033 ;_Tahoma15x16_Bold+2532
0x6290	0x00000000 ;_Tahoma15x16_Bold+2536
0x6294	0x63630000 ;_Tahoma15x16_Bold+2540
0x6298	0x1C363663 ;_Tahoma15x16_Bold+2544
0x629C	0x0C0C181C ;_Tahoma15x16_Bold+2548
0x62A0	0x00000000 ;_Tahoma15x16_Bold+2552
0x62A4	0x303F0000 ;_Tahoma15x16_Bold+2556
0x62A8	0x03060C18 ;_Tahoma15x16_Bold+2560
0x62AC	0x0000003F ;_Tahoma15x16_Bold+2564
0x62B0	0x38000000 ;_Tahoma15x16_Bold+2568
0x62B4	0x0C0C0C0C ;_Tahoma15x16_Bold+2572
0x62B8	0x0C0C0C07 ;_Tahoma15x16_Bold+2576
0x62BC	0x00380C0C ;_Tahoma15x16_Bold+2580
0x62C0	0x0C000000 ;_Tahoma15x16_Bold+2584
0x62C4	0x0C0C0C0C ;_Tahoma15x16_Bold+2588
0x62C8	0x0C0C0C0C ;_Tahoma15x16_Bold+2592
0x62CC	0x000C0C0C ;_Tahoma15x16_Bold+2596
0x62D0	0x07000000 ;_Tahoma15x16_Bold+2600
0x62D4	0x0C0C0C0C ;_Tahoma15x16_Bold+2604
0x62D8	0x0C0C0C38 ;_Tahoma15x16_Bold+2608
0x62DC	0x00070C0C ;_Tahoma15x16_Bold+2612
0x62E0	0x00000000 ;_Tahoma15x16_Bold+2616
0x62E4	0x00000000 ;_Tahoma15x16_Bold+2620
0x62E8	0x00000000 ;_Tahoma15x16_Bold+2624
0x62EC	0x021E0000 ;_Tahoma15x16_Bold+2628
0x62F0	0x03F1023F ;_Tahoma15x16_Bold+2632
0x62F4	0x000001E1 ;_Tahoma15x16_Bold+2636
0x62F8	0x00000000 ;_Tahoma15x16_Bold+2640
0x62FC	0x00000000 ;_Tahoma15x16_Bold+2644
0x6300	0x0F000000 ;_Tahoma15x16_Bold+2648
0x6304	0x03030303 ;_Tahoma15x16_Bold+2652
0x6308	0x03030303 ;_Tahoma15x16_Bold+2656
0x630C	0x0000000F ;_Tahoma15x16_Bold+2660
0x6310	0x00000000 ;_Tahoma15x16_Bold+2664
0x6314	0x00000000 ;_Tahoma15x16_Bold+2668
0x6318	0x00000000 ;_Tahoma15x16_Bold+2672
0x631C	0x00000000 ;_Tahoma15x16_Bold+2676
0x6320	0x00000000 ;_Tahoma15x16_Bold+2680
0x6324	0x00000000 ;_Tahoma15x16_Bold+2684
0x6328	0x00000000 ;_Tahoma15x16_Bold+2688
0x632C	0x00000000 ;_Tahoma15x16_Bold+2692
0x6330	0x00000000 ;_Tahoma15x16_Bold+2696
0x6334	0x00000000 ;_Tahoma15x16_Bold+2700
0x6338	0x00000000 ;_Tahoma15x16_Bold+2704
0x633C	0x00000000 ;_Tahoma15x16_Bold+2708
0x6340	0x00000000 ;_Tahoma15x16_Bold+2712
0x6344	0x00000000 ;_Tahoma15x16_Bold+2716
0x6348	0x00000000 ;_Tahoma15x16_Bold+2720
0x634C	0x00000000 ;_Tahoma15x16_Bold+2724
0x6350	0x00000000 ;_Tahoma15x16_Bold+2728
0x6354	0x00000000 ;_Tahoma15x16_Bold+2732
0x6358	0x00000000 ;_Tahoma15x16_Bold+2736
0x635C	0x00000000 ;_Tahoma15x16_Bold+2740
0x6360	0x00000000 ;_Tahoma15x16_Bold+2744
0x6364	0x00000000 ;_Tahoma15x16_Bold+2748
0x6368	0x00000000 ;_Tahoma15x16_Bold+2752
0x636C	0x00000000 ;_Tahoma15x16_Bold+2756
0x6370	0x00000000 ;_Tahoma15x16_Bold+2760
0x6374	0x00000000 ;_Tahoma15x16_Bold+2764
0x6378	0x00000000 ;_Tahoma15x16_Bold+2768
0x637C	0x00000000 ;_Tahoma15x16_Bold+2772
0x6380	0x00000000 ;_Tahoma15x16_Bold+2776
0x6384	0x00000000 ;_Tahoma15x16_Bold+2780
0x6388	0x00000000 ;_Tahoma15x16_Bold+2784
0x638C	0x00000000 ;_Tahoma15x16_Bold+2788
0x6390	0x00000000 ;_Tahoma15x16_Bold+2792
0x6394	0x00000000 ;_Tahoma15x16_Bold+2796
0x6398	0x00000000 ;_Tahoma15x16_Bold+2800
0x639C	0x00000000 ;_Tahoma15x16_Bold+2804
0x63A0	0x00000000 ;_Tahoma15x16_Bold+2808
0x63A4	0x00000000 ;_Tahoma15x16_Bold+2812
0x63A8	0x00000000 ;_Tahoma15x16_Bold+2816
0x63AC	0x00000000 ;_Tahoma15x16_Bold+2820
0x63B0	0x00000000 ;_Tahoma15x16_Bold+2824
0x63B4	0x00000000 ;_Tahoma15x16_Bold+2828
0x63B8	0x00000000 ;_Tahoma15x16_Bold+2832
0x63BC	0x00000000 ;_Tahoma15x16_Bold+2836
0x63C0	0x00000000 ;_Tahoma15x16_Bold+2840
0x63C4	0x00000000 ;_Tahoma15x16_Bold+2844
0x63C8	0x00000000 ;_Tahoma15x16_Bold+2848
0x63CC	0x00000000 ;_Tahoma15x16_Bold+2852
0x63D0	0x00000000 ;_Tahoma15x16_Bold+2856
0x63D4	0x00000000 ;_Tahoma15x16_Bold+2860
0x63D8	0x00000000 ;_Tahoma15x16_Bold+2864
0x63DC	0x00000000 ;_Tahoma15x16_Bold+2868
0x63E0	0x00000000 ;_Tahoma15x16_Bold+2872
0x63E4	0x00000000 ;_Tahoma15x16_Bold+2876
0x63E8	0x00000000 ;_Tahoma15x16_Bold+2880
0x63EC	0x00000000 ;_Tahoma15x16_Bold+2884
0x63F0	0x00000000 ;_Tahoma15x16_Bold+2888
0x63F4	0x00000000 ;_Tahoma15x16_Bold+2892
0x63F8	0x00000000 ;_Tahoma15x16_Bold+2896
0x63FC	0x00000000 ;_Tahoma15x16_Bold+2900
0x6400	0x00000000 ;_Tahoma15x16_Bold+2904
0x6404	0x00000000 ;_Tahoma15x16_Bold+2908
0x6408	0x00000000 ;_Tahoma15x16_Bold+2912
0x640C	0x00000000 ;_Tahoma15x16_Bold+2916
0x6410	0x00000000 ;_Tahoma15x16_Bold+2920
0x6414	0x00000000 ;_Tahoma15x16_Bold+2924
0x6418	0x00000000 ;_Tahoma15x16_Bold+2928
0x641C	0x00000000 ;_Tahoma15x16_Bold+2932
0x6420	0x00000000 ;_Tahoma15x16_Bold+2936
0x6424	0x00000000 ;_Tahoma15x16_Bold+2940
0x6428	0x00000000 ;_Tahoma15x16_Bold+2944
0x642C	0x00000000 ;_Tahoma15x16_Bold+2948
0x6430	0x00000000 ;_Tahoma15x16_Bold+2952
0x6434	0x00000000 ;_Tahoma15x16_Bold+2956
0x6438	0x00000000 ;_Tahoma15x16_Bold+2960
0x643C	0x00000000 ;_Tahoma15x16_Bold+2964
0x6440	0x00000000 ;_Tahoma15x16_Bold+2968
0x6444	0x00000000 ;_Tahoma15x16_Bold+2972
0x6448	0x00000000 ;_Tahoma15x16_Bold+2976
0x644C	0x00000000 ;_Tahoma15x16_Bold+2980
0x6450	0x00000000 ;_Tahoma15x16_Bold+2984
0x6454	0x00000000 ;_Tahoma15x16_Bold+2988
0x6458	0x00000000 ;_Tahoma15x16_Bold+2992
0x645C	0x00000000 ;_Tahoma15x16_Bold+2996
0x6460	0x00000000 ;_Tahoma15x16_Bold+3000
0x6464	0x00000000 ;_Tahoma15x16_Bold+3004
0x6468	0x00000000 ;_Tahoma15x16_Bold+3008
0x646C	0x00000000 ;_Tahoma15x16_Bold+3012
0x6470	0x00000000 ;_Tahoma15x16_Bold+3016
0x6474	0x00000000 ;_Tahoma15x16_Bold+3020
0x6478	0x00000000 ;_Tahoma15x16_Bold+3024
0x647C	0x00000000 ;_Tahoma15x16_Bold+3028
0x6480	0x00000000 ;_Tahoma15x16_Bold+3032
0x6484	0x00000000 ;_Tahoma15x16_Bold+3036
0x6488	0x00000000 ;_Tahoma15x16_Bold+3040
0x648C	0x00000000 ;_Tahoma15x16_Bold+3044
0x6490	0x00000000 ;_Tahoma15x16_Bold+3048
0x6494	0x00000000 ;_Tahoma15x16_Bold+3052
0x6498	0x00000000 ;_Tahoma15x16_Bold+3056
0x649C	0x00000000 ;_Tahoma15x16_Bold+3060
0x64A0	0x00000000 ;_Tahoma15x16_Bold+3064
0x64A4	0x00000000 ;_Tahoma15x16_Bold+3068
0x64A8	0x00000000 ;_Tahoma15x16_Bold+3072
0x64AC	0x00000000 ;_Tahoma15x16_Bold+3076
0x64B0	0x00000000 ;_Tahoma15x16_Bold+3080
0x64B4	0x00000000 ;_Tahoma15x16_Bold+3084
0x64B8	0x00000000 ;_Tahoma15x16_Bold+3088
0x64BC	0x00000000 ;_Tahoma15x16_Bold+3092
0x64C0	0x00000000 ;_Tahoma15x16_Bold+3096
0x64C4	0x00000000 ;_Tahoma15x16_Bold+3100
0x64C8	0x00000000 ;_Tahoma15x16_Bold+3104
0x64CC	0x00000000 ;_Tahoma15x16_Bold+3108
0x64D0	0x00000000 ;_Tahoma15x16_Bold+3112
0x64D4	0x00000000 ;_Tahoma15x16_Bold+3116
0x64D8	0x00000000 ;_Tahoma15x16_Bold+3120
0x64DC	0x00000000 ;_Tahoma15x16_Bold+3124
0x64E0	0x00000000 ;_Tahoma15x16_Bold+3128
0x64E4	0x00000000 ;_Tahoma15x16_Bold+3132
0x64E8	0x00000000 ;_Tahoma15x16_Bold+3136
0x64EC	0x00000000 ;_Tahoma15x16_Bold+3140
0x64F0	0x00000000 ;_Tahoma15x16_Bold+3144
0x64F4	0x00000000 ;_Tahoma15x16_Bold+3148
0x64F8	0x00000000 ;_Tahoma15x16_Bold+3152
0x64FC	0x00000000 ;_Tahoma15x16_Bold+3156
0x6500	0x00000000 ;_Tahoma15x16_Bold+3160
0x6504	0x00000000 ;_Tahoma15x16_Bold+3164
0x6508	0x00000000 ;_Tahoma15x16_Bold+3168
0x650C	0x00000000 ;_Tahoma15x16_Bold+3172
0x6510	0x00000000 ;_Tahoma15x16_Bold+3176
0x6514	0x00000000 ;_Tahoma15x16_Bold+3180
0x6518	0x00000000 ;_Tahoma15x16_Bold+3184
0x651C	0x00000000 ;_Tahoma15x16_Bold+3188
0x6520	0x00000000 ;_Tahoma15x16_Bold+3192
0x6524	0x06000606 ;_Tahoma15x16_Bold+3196
0x6528	0x06060606 ;_Tahoma15x16_Bold+3200
0x652C	0x00000006 ;_Tahoma15x16_Bold+3204
0x6530	0x00000000 ;_Tahoma15x16_Bold+3208
0x6534	0x563C1010 ;_Tahoma15x16_Bold+3212
0x6538	0x56161616 ;_Tahoma15x16_Bold+3216
0x653C	0x0010103C ;_Tahoma15x16_Bold+3220
0x6540	0x00000000 ;_Tahoma15x16_Bold+3224
0x6544	0x0C0C4C38 ;_Tahoma15x16_Bold+3228
0x6548	0x060C0C3E ;_Tahoma15x16_Bold+3232
0x654C	0x0000007E ;_Tahoma15x16_Bold+3236
0x6550	0x00000000 ;_Tahoma15x16_Bold+3240
0x6554	0x223E4100 ;_Tahoma15x16_Bold+3244
0x6558	0x413E2222 ;_Tahoma15x16_Bold+3248
0x655C	0x00000000 ;_Tahoma15x16_Bold+3252
0x6560	0x00000000 ;_Tahoma15x16_Bold+3256
0x6564	0x3C3C6666 ;_Tahoma15x16_Bold+3260
0x6568	0x18187E18 ;_Tahoma15x16_Bold+3264
0x656C	0x00000018 ;_Tahoma15x16_Bold+3268
0x6570	0x0C000000 ;_Tahoma15x16_Bold+3272
0x6574	0x0C0C0C0C ;_Tahoma15x16_Bold+3276
0x6578	0x0C0C0000 ;_Tahoma15x16_Bold+3280
0x657C	0x000C0C0C ;_Tahoma15x16_Bold+3284
0x6580	0x00000000 ;_Tahoma15x16_Bold+3288
0x6584	0x3E03433E ;_Tahoma15x16_Bold+3292
0x6588	0x3E636363 ;_Tahoma15x16_Bold+3296
0x658C	0x003E6160 ;_Tahoma15x16_Bold+3300
0x6590	0x36000000 ;_Tahoma15x16_Bold+3304
0x6594	0x00000036 ;_Tahoma15x16_Bold+3308
0x6598	0x00000000 ;_Tahoma15x16_Bold+3312
0x659C	0x00000000 ;_Tahoma15x16_Bold+3316
0x65A0	0x00000000 ;_Tahoma15x16_Bold+3320
0x65A4	0x00000000 ;_Tahoma15x16_Bold+3324
0x65A8	0x010400F8 ;_Tahoma15x16_Bold+3328
0x65AC	0x04F10202 ;_Tahoma15x16_Bold+3332
0x65B0	0x04190419 ;_Tahoma15x16_Bold+3336
0x65B4	0x04F10419 ;_Tahoma15x16_Bold+3340
0x65B8	0x01040202 ;_Tahoma15x16_Bold+3344
0x65BC	0x000000F8 ;_Tahoma15x16_Bold+3348
0x65C0	0x00000000 ;_Tahoma15x16_Bold+3352
0x65C4	0x333E301E ;_Tahoma15x16_Bold+3356
0x65C8	0x00003E33 ;_Tahoma15x16_Bold+3360
0x65CC	0x00000000 ;_Tahoma15x16_Bold+3364
0x65D0	0x00000000 ;_Tahoma15x16_Bold+3368
0x65D4	0xCC880000 ;_Tahoma15x16_Bold+3372
0x65D8	0x88CC6666 ;_Tahoma15x16_Bold+3376
0x65DC	0x00000000 ;_Tahoma15x16_Bold+3380
0x65E0	0x00000000 ;_Tahoma15x16_Bold+3384
0x65E4	0x00000000 ;_Tahoma15x16_Bold+3388
0x65E8	0x00000000 ;_Tahoma15x16_Bold+3392
0x65EC	0x00000000 ;_Tahoma15x16_Bold+3396
0x65F0	0x010001FE ;_Tahoma15x16_Bold+3400
0x65F4	0x01000100 ;_Tahoma15x16_Bold+3404
0x65F8	0x00000100 ;_Tahoma15x16_Bold+3408
0x65FC	0x00000000 ;_Tahoma15x16_Bold+3412
0x6600	0x00000000 ;_Tahoma15x16_Bold+3416
0x6604	0x00000000 ;_Tahoma15x16_Bold+3420
0x6608	0x0000001F ;_Tahoma15x16_Bold+3424
0x660C	0x00000000 ;_Tahoma15x16_Bold+3428
0x6610	0x00000000 ;_Tahoma15x16_Bold+3432
0x6614	0x00000000 ;_Tahoma15x16_Bold+3436
0x6618	0x010400F8 ;_Tahoma15x16_Bold+3440
0x661C	0x04790202 ;_Tahoma15x16_Bold+3444
0x6620	0x047904D9 ;_Tahoma15x16_Bold+3448
0x6624	0x059904D9 ;_Tahoma15x16_Bold+3452
0x6628	0x01040202 ;_Tahoma15x16_Bold+3456
0x662C	0x000000F8 ;_Tahoma15x16_Bold+3460
0x6630	0x0000FF00 ;_Tahoma15x16_Bold+3464
0x6634	0x00000000 ;_Tahoma15x16_Bold+3468
0x6638	0x00000000 ;_Tahoma15x16_Bold+3472
0x663C	0x00000000 ;_Tahoma15x16_Bold+3476
0x6640	0x00000000 ;_Tahoma15x16_Bold+3480
0x6644	0x2222221C ;_Tahoma15x16_Bold+3484
0x6648	0x0000001C ;_Tahoma15x16_Bold+3488
0x664C	0x00000000 ;_Tahoma15x16_Bold+3492
0x6650	0x00000000 ;_Tahoma15x16_Bold+3496
0x6654	0x00000000 ;_Tahoma15x16_Bold+3500
0x6658	0x00200000 ;_Tahoma15x16_Bold+3504
0x665C	0x00200020 ;_Tahoma15x16_Bold+3508
0x6660	0x002001FC ;_Tahoma15x16_Bold+3512
0x6664	0x00200020 ;_Tahoma15x16_Bold+3516
0x6668	0x000001FC ;_Tahoma15x16_Bold+3520
0x666C	0x00000000 ;_Tahoma15x16_Bold+3524
0x6670	0x00000000 ;_Tahoma15x16_Bold+3528
0x6674	0x1830321C ;_Tahoma15x16_Bold+3532
0x6678	0x00003E0C ;_Tahoma15x16_Bold+3536
0x667C	0x00000000 ;_Tahoma15x16_Bold+3540
0x6680	0x00000000 ;_Tahoma15x16_Bold+3544
0x6684	0x3018321C ;_Tahoma15x16_Bold+3548
0x6688	0x00001C32 ;_Tahoma15x16_Bold+3552
0x668C	0x00000000 ;_Tahoma15x16_Bold+3556
0x6690	0x18000000 ;_Tahoma15x16_Bold+3560
0x6694	0x0000000C ;_Tahoma15x16_Bold+3564
0x6698	0x00000000 ;_Tahoma15x16_Bold+3568
0x669C	0x00000000 ;_Tahoma15x16_Bold+3572
0x66A0	0x00000000 ;_Tahoma15x16_Bold+3576
0x66A4	0x63630000 ;_Tahoma15x16_Bold+3580
0x66A8	0x73636363 ;_Tahoma15x16_Bold+3584
0x66AC	0x0303036F ;_Tahoma15x16_Bold+3588
0x66B0	0x00000000 ;_Tahoma15x16_Bold+3592
0x66B4	0x5F5F5F7E ;_Tahoma15x16_Bold+3596
0x66B8	0x50505E5F ;_Tahoma15x16_Bold+3600
0x66BC	0x00505050 ;_Tahoma15x16_Bold+3604
0x66C0	0x00000000 ;_Tahoma15x16_Bold+3608
0x66C4	0x06060000 ;_Tahoma15x16_Bold+3612
0x66C8	0x00000000 ;_Tahoma15x16_Bold+3616
0x66CC	0x00000000 ;_Tahoma15x16_Bold+3620
0x66D0	0x00000000 ;_Tahoma15x16_Bold+3624
0x66D4	0x00000000 ;_Tahoma15x16_Bold+3628
0x66D8	0x00000000 ;_Tahoma15x16_Bold+3632
0x66DC	0x0C101000 ;_Tahoma15x16_Bold+3636
0x66E0	0x00000000 ;_Tahoma15x16_Bold+3640
0x66E4	0x18181C18 ;_Tahoma15x16_Bold+3644
0x66E8	0x00003C18 ;_Tahoma15x16_Bold+3648
0x66EC	0x00000000 ;_Tahoma15x16_Bold+3652
0x66F0	0x00000000 ;_Tahoma15x16_Bold+3656
0x66F4	0x3333331E ;_Tahoma15x16_Bold+3660
0x66F8	0x00001E33 ;_Tahoma15x16_Bold+3664
0x66FC	0x00000000 ;_Tahoma15x16_Bold+3668
0x6700	0x00000000 ;_Tahoma15x16_Bold+3672
0x6704	0x66220000 ;_Tahoma15x16_Bold+3676
0x6708	0x2266CCCC ;_Tahoma15x16_Bold+3680
0x670C	0x00000000 ;_Tahoma15x16_Bold+3684
0x6710	0x00000000 ;_Tahoma15x16_Bold+3688
0x6714	0x00000000 ;_Tahoma15x16_Bold+3692
0x6718	0x010E020C ;_Tahoma15x16_Bold+3696
0x671C	0x188C008C ;_Tahoma15x16_Bold+3700
0x6720	0x1A2C1C4C ;_Tahoma15x16_Bold+3704
0x6724	0x3F101920 ;_Tahoma15x16_Bold+3708
0x6728	0x00001808 ;_Tahoma15x16_Bold+3712
0x672C	0x00000000 ;_Tahoma15x16_Bold+3716
0x6730	0x00000000 ;_Tahoma15x16_Bold+3720
0x6734	0x00000000 ;_Tahoma15x16_Bold+3724
0x6738	0x010E020C ;_Tahoma15x16_Bold+3728
0x673C	0x1C8C008C ;_Tahoma15x16_Bold+3732
0x6740	0x302C324C ;_Tahoma15x16_Bold+3736
0x6744	0x0C101820 ;_Tahoma15x16_Bold+3740
0x6748	0x00003E08 ;_Tahoma15x16_Bold+3744
0x674C	0x00000000 ;_Tahoma15x16_Bold+3748
0x6750	0x00000000 ;_Tahoma15x16_Bold+3752
0x6754	0x00000000 ;_Tahoma15x16_Bold+3756
0x6758	0x0232041C ;_Tahoma15x16_Bold+3760
0x675C	0x19300118 ;_Tahoma15x16_Bold+3764
0x6760	0x1A5C1CB2 ;_Tahoma15x16_Bold+3768
0x6764	0x3F201940 ;_Tahoma15x16_Bold+3772
0x6768	0x00001810 ;_Tahoma15x16_Bold+3776
0x676C	0x00000000 ;_Tahoma15x16_Bold+3780
0x6770	0x00000000 ;_Tahoma15x16_Bold+3784
0x6774	0x0C000C0C ;_Tahoma15x16_Bold+3788
0x6778	0x2303060C ;_Tahoma15x16_Bold+3792
0x677C	0x0000001E ;_Tahoma15x16_Bold+3796
0x6780	0x000C0000 ;_Tahoma15x16_Bold+3800
0x6784	0x00000018 ;_Tahoma15x16_Bold+3804
0x6788	0x00380038 ;_Tahoma15x16_Bold+3808
0x678C	0x006C006C ;_Tahoma15x16_Bold+3812
0x6790	0x00FE00C6 ;_Tahoma15x16_Bold+3816
0x6794	0x018300C6 ;_Tahoma15x16_Bold+3820
0x6798	0x00000183 ;_Tahoma15x16_Bold+3824
0x679C	0x00000000 ;_Tahoma15x16_Bold+3828
0x67A0	0x00600000 ;_Tahoma15x16_Bold+3832
0x67A4	0x00000030 ;_Tahoma15x16_Bold+3836
0x67A8	0x00380038 ;_Tahoma15x16_Bold+3840
0x67AC	0x006C006C ;_Tahoma15x16_Bold+3844
0x67B0	0x00FE00C6 ;_Tahoma15x16_Bold+3848
0x67B4	0x018300C6 ;_Tahoma15x16_Bold+3852
0x67B8	0x00000183 ;_Tahoma15x16_Bold+3856
0x67BC	0x00000000 ;_Tahoma15x16_Bold+3860
0x67C0	0x00380000 ;_Tahoma15x16_Bold+3864
0x67C4	0x0000006C ;_Tahoma15x16_Bold+3868
0x67C8	0x00380038 ;_Tahoma15x16_Bold+3872
0x67CC	0x006C006C ;_Tahoma15x16_Bold+3876
0x67D0	0x00FE00C6 ;_Tahoma15x16_Bold+3880
0x67D4	0x018300C6 ;_Tahoma15x16_Bold+3884
0x67D8	0x00000183 ;_Tahoma15x16_Bold+3888
0x67DC	0x00000000 ;_Tahoma15x16_Bold+3892
0x67E0	0x00980000 ;_Tahoma15x16_Bold+3896
0x67E4	0x00000064 ;_Tahoma15x16_Bold+3900
0x67E8	0x00380038 ;_Tahoma15x16_Bold+3904
0x67EC	0x006C006C ;_Tahoma15x16_Bold+3908
0x67F0	0x00FE00C6 ;_Tahoma15x16_Bold+3912
0x67F4	0x018300C6 ;_Tahoma15x16_Bold+3916
0x67F8	0x00000183 ;_Tahoma15x16_Bold+3920
0x67FC	0x00000000 ;_Tahoma15x16_Bold+3924
0x6800	0x006C0000 ;_Tahoma15x16_Bold+3928
0x6804	0x0000006C ;_Tahoma15x16_Bold+3932
0x6808	0x00380038 ;_Tahoma15x16_Bold+3936
0x680C	0x006C006C ;_Tahoma15x16_Bold+3940
0x6810	0x00FE00C6 ;_Tahoma15x16_Bold+3944
0x6814	0x018300C6 ;_Tahoma15x16_Bold+3948
0x6818	0x00000183 ;_Tahoma15x16_Bold+3952
0x681C	0x00000000 ;_Tahoma15x16_Bold+3956
0x6820	0x00380000 ;_Tahoma15x16_Bold+3960
0x6824	0x00440044 ;_Tahoma15x16_Bold+3964
0x6828	0x00380038 ;_Tahoma15x16_Bold+3968
0x682C	0x006C006C ;_Tahoma15x16_Bold+3972
0x6830	0x00FE00C6 ;_Tahoma15x16_Bold+3976
0x6834	0x018300C6 ;_Tahoma15x16_Bold+3980
0x6838	0x00000183 ;_Tahoma15x16_Bold+3984
0x683C	0x00000000 ;_Tahoma15x16_Bold+3988
0x6840	0x00000000 ;_Tahoma15x16_Bold+3992
0x6844	0x00000000 ;_Tahoma15x16_Bold+3996
0x6848	0x00CC0FF8 ;_Tahoma15x16_Bold+4000
0x684C	0x00CC00CC ;_Tahoma15x16_Bold+4004
0x6850	0x00FE0FC6 ;_Tahoma15x16_Bold+4008
0x6854	0x00C300C6 ;_Tahoma15x16_Bold+4012
0x6858	0x00000FC3 ;_Tahoma15x16_Bold+4016
0x685C	0x00000000 ;_Tahoma15x16_Bold+4020
0x6860	0x00000000 ;_Tahoma15x16_Bold+4024
0x6864	0x0343433E ;_Tahoma15x16_Bold+4028
0x6868	0x43430303 ;_Tahoma15x16_Bold+4032
0x686C	0x0C10103E ;_Tahoma15x16_Bold+4036
0x6870	0x000C0600 ;_Tahoma15x16_Bold+4040
0x6874	0x0303033F ;_Tahoma15x16_Bold+4044
0x6878	0x0303031F ;_Tahoma15x16_Bold+4048
0x687C	0x0000003F ;_Tahoma15x16_Bold+4052
0x6880	0x000C1800 ;_Tahoma15x16_Bold+4056
0x6884	0x0303033F ;_Tahoma15x16_Bold+4060
0x6888	0x0303031F ;_Tahoma15x16_Bold+4064
0x688C	0x0000003F ;_Tahoma15x16_Bold+4068
0x6890	0x00361C00 ;_Tahoma15x16_Bold+4072
0x6894	0x0303033F ;_Tahoma15x16_Bold+4076
0x6898	0x0303031F ;_Tahoma15x16_Bold+4080
0x689C	0x0000003F ;_Tahoma15x16_Bold+4084
0x68A0	0x00363600 ;_Tahoma15x16_Bold+4088
0x68A4	0x0303033F ;_Tahoma15x16_Bold+4092
0x68A8	0x0303031F ;_Tahoma15x16_Bold+4096
0x68AC	0x0000003F ;_Tahoma15x16_Bold+4100
0x68B0	0x00060300 ;_Tahoma15x16_Bold+4104
0x68B4	0x0606060F ;_Tahoma15x16_Bold+4108
0x68B8	0x06060606 ;_Tahoma15x16_Bold+4112
0x68BC	0x0000000F ;_Tahoma15x16_Bold+4116
0x68C0	0x00060C00 ;_Tahoma15x16_Bold+4120
0x68C4	0x0606060F ;_Tahoma15x16_Bold+4124
0x68C8	0x06060606 ;_Tahoma15x16_Bold+4128
0x68CC	0x0000000F ;_Tahoma15x16_Bold+4132
0x68D0	0x001B0E00 ;_Tahoma15x16_Bold+4136
0x68D4	0x0606060F ;_Tahoma15x16_Bold+4140
0x68D8	0x06060606 ;_Tahoma15x16_Bold+4144
0x68DC	0x0000000F ;_Tahoma15x16_Bold+4148
0x68E0	0x00191900 ;_Tahoma15x16_Bold+4152
0x68E4	0x0606060F ;_Tahoma15x16_Bold+4156
0x68E8	0x06060606 ;_Tahoma15x16_Bold+4160
0x68EC	0x0000000F ;_Tahoma15x16_Bold+4164
0x68F0	0x00000000 ;_Tahoma15x16_Bold+4168
0x68F4	0x00000000 ;_Tahoma15x16_Bold+4172
0x68F8	0x00C6007E ;_Tahoma15x16_Bold+4176
0x68FC	0x01860186 ;_Tahoma15x16_Bold+4180
0x6900	0x0186019F ;_Tahoma15x16_Bold+4184
0x6904	0x00C60186 ;_Tahoma15x16_Bold+4188
0x6908	0x0000007E ;_Tahoma15x16_Bold+4192
0x690C	0x00000000 ;_Tahoma15x16_Bold+4196
0x6910	0x00324C00 ;_Tahoma15x16_Bold+4200
0x6914	0x4D4D4747 ;_Tahoma15x16_Bold+4204
0x6918	0x71715959 ;_Tahoma15x16_Bold+4208
0x691C	0x00000061 ;_Tahoma15x16_Bold+4212
0x6920	0x00180C00 ;_Tahoma15x16_Bold+4216
0x6924	0xC3C3C37E ;_Tahoma15x16_Bold+4220
0x6928	0xC3C3C3C3 ;_Tahoma15x16_Bold+4224
0x692C	0x0000007E ;_Tahoma15x16_Bold+4228
0x6930	0x00183000 ;_Tahoma15x16_Bold+4232
0x6934	0xC3C3C37E ;_Tahoma15x16_Bold+4236
0x6938	0xC3C3C3C3 ;_Tahoma15x16_Bold+4240
0x693C	0x0000007E ;_Tahoma15x16_Bold+4244
0x6940	0x006C3800 ;_Tahoma15x16_Bold+4248
0x6944	0xC3C3C37E ;_Tahoma15x16_Bold+4252
0x6948	0xC3C3C3C3 ;_Tahoma15x16_Bold+4256
0x694C	0x0000007E ;_Tahoma15x16_Bold+4260
0x6950	0x00324C00 ;_Tahoma15x16_Bold+4264
0x6954	0xC3C3C37E ;_Tahoma15x16_Bold+4268
0x6958	0xC3C3C3C3 ;_Tahoma15x16_Bold+4272
0x695C	0x0000007E ;_Tahoma15x16_Bold+4276
0x6960	0x00666600 ;_Tahoma15x16_Bold+4280
0x6964	0xC3C3C37E ;_Tahoma15x16_Bold+4284
0x6968	0xC3C3C3C3 ;_Tahoma15x16_Bold+4288
0x696C	0x0000007E ;_Tahoma15x16_Bold+4292
0x6970	0x00000000 ;_Tahoma15x16_Bold+4296
0x6974	0x50880000 ;_Tahoma15x16_Bold+4300
0x6978	0x00885020 ;_Tahoma15x16_Bold+4304
0x697C	0x00000000 ;_Tahoma15x16_Bold+4308
0x6980	0x80000000 ;_Tahoma15x16_Bold+4312
0x6984	0xD3D3E37E ;_Tahoma15x16_Bold+4316
0x6988	0xC7CBCBCB ;_Tahoma15x16_Bold+4320
0x698C	0x0000017E ;_Tahoma15x16_Bold+4324
0x6990	0x00180C00 ;_Tahoma15x16_Bold+4328
0x6994	0x63636363 ;_Tahoma15x16_Bold+4332
0x6998	0x63636363 ;_Tahoma15x16_Bold+4336
0x699C	0x0000003E ;_Tahoma15x16_Bold+4340
0x69A0	0x000C1800 ;_Tahoma15x16_Bold+4344
0x69A4	0x63636363 ;_Tahoma15x16_Bold+4348
0x69A8	0x63636363 ;_Tahoma15x16_Bold+4352
0x69AC	0x0000003E ;_Tahoma15x16_Bold+4356
0x69B0	0x00361C00 ;_Tahoma15x16_Bold+4360
0x69B4	0x63636363 ;_Tahoma15x16_Bold+4364
0x69B8	0x63636363 ;_Tahoma15x16_Bold+4368
0x69BC	0x0000003E ;_Tahoma15x16_Bold+4372
0x69C0	0x00363600 ;_Tahoma15x16_Bold+4376
0x69C4	0x63636363 ;_Tahoma15x16_Bold+4380
0x69C8	0x63636363 ;_Tahoma15x16_Bold+4384
0x69CC	0x0000003E ;_Tahoma15x16_Bold+4388
0x69D0	0x00183000 ;_Tahoma15x16_Bold+4392
0x69D4	0x6666C3C3 ;_Tahoma15x16_Bold+4396
0x69D8	0x1818183C ;_Tahoma15x16_Bold+4400
0x69DC	0x00000018 ;_Tahoma15x16_Bold+4404
0x69E0	0x00000000 ;_Tahoma15x16_Bold+4408
0x69E4	0xC3C37F03 ;_Tahoma15x16_Bold+4412
0x69E8	0x037FC3C3 ;_Tahoma15x16_Bold+4416
0x69EC	0x00000003 ;_Tahoma15x16_Bold+4420
0x69F0	0x1E000000 ;_Tahoma15x16_Bold+4424
0x69F4	0x3B333333 ;_Tahoma15x16_Bold+4428
0x69F8	0x63636363 ;_Tahoma15x16_Bold+4432
0x69FC	0x0000003B ;_Tahoma15x16_Bold+4436
0x6A00	0x0C000000 ;_Tahoma15x16_Bold+4440
0x6A04	0x623C0018 ;_Tahoma15x16_Bold+4444
0x6A08	0x63637E60 ;_Tahoma15x16_Bold+4448
0x6A0C	0x0000007E ;_Tahoma15x16_Bold+4452
0x6A10	0x30000000 ;_Tahoma15x16_Bold+4456
0x6A14	0x623C0018 ;_Tahoma15x16_Bold+4460
0x6A18	0x63637E60 ;_Tahoma15x16_Bold+4464
0x6A1C	0x0000007E ;_Tahoma15x16_Bold+4468
0x6A20	0x1C000000 ;_Tahoma15x16_Bold+4472
0x6A24	0x623C0036 ;_Tahoma15x16_Bold+4476
0x6A28	0x63637E60 ;_Tahoma15x16_Bold+4480
0x6A2C	0x0000007E ;_Tahoma15x16_Bold+4484
0x6A30	0x4C000000 ;_Tahoma15x16_Bold+4488
0x6A34	0x623C0032 ;_Tahoma15x16_Bold+4492
0x6A38	0x63637E60 ;_Tahoma15x16_Bold+4496
0x6A3C	0x0000007E ;_Tahoma15x16_Bold+4500
0x6A40	0x36000000 ;_Tahoma15x16_Bold+4504
0x6A44	0x623C0036 ;_Tahoma15x16_Bold+4508
0x6A48	0x63637E60 ;_Tahoma15x16_Bold+4512
0x6A4C	0x0000007E ;_Tahoma15x16_Bold+4516
0x6A50	0x24180000 ;_Tahoma15x16_Bold+4520
0x6A54	0x623C1824 ;_Tahoma15x16_Bold+4524
0x6A58	0x63637E60 ;_Tahoma15x16_Bold+4528
0x6A5C	0x0000007E ;_Tahoma15x16_Bold+4532
0x6A60	0x00000000 ;_Tahoma15x16_Bold+4536
0x6A64	0x00000000 ;_Tahoma15x16_Bold+4540
0x6A68	0x00000000 ;_Tahoma15x16_Bold+4544
0x6A6C	0x063203DC ;_Tahoma15x16_Bold+4548
0x6A70	0x07FE0630 ;_Tahoma15x16_Bold+4552
0x6A74	0x04330033 ;_Tahoma15x16_Bold+4556
0x6A78	0x000003CE ;_Tahoma15x16_Bold+4560
0x6A7C	0x00000000 ;_Tahoma15x16_Bold+4564
0x6A80	0x00000000 ;_Tahoma15x16_Bold+4568
0x6A84	0x231E0000 ;_Tahoma15x16_Bold+4572
0x6A88	0x23030303 ;_Tahoma15x16_Bold+4576
0x6A8C	0x0C10101E ;_Tahoma15x16_Bold+4580
0x6A90	0x06000000 ;_Tahoma15x16_Bold+4584
0x6A94	0x633E000C ;_Tahoma15x16_Bold+4588
0x6A98	0x43037F63 ;_Tahoma15x16_Bold+4592
0x6A9C	0x0000003E ;_Tahoma15x16_Bold+4596
0x6AA0	0x30000000 ;_Tahoma15x16_Bold+4600
0x6AA4	0x633E0018 ;_Tahoma15x16_Bold+4604
0x6AA8	0x43037F63 ;_Tahoma15x16_Bold+4608
0x6AAC	0x0000003E ;_Tahoma15x16_Bold+4612
0x6AB0	0x1C000000 ;_Tahoma15x16_Bold+4616
0x6AB4	0x633E0036 ;_Tahoma15x16_Bold+4620
0x6AB8	0x43037F63 ;_Tahoma15x16_Bold+4624
0x6ABC	0x0000003E ;_Tahoma15x16_Bold+4628
0x6AC0	0x36000000 ;_Tahoma15x16_Bold+4632
0x6AC4	0x633E0036 ;_Tahoma15x16_Bold+4636
0x6AC8	0x43037F63 ;_Tahoma15x16_Bold+4640
0x6ACC	0x0000003E ;_Tahoma15x16_Bold+4644
0x6AD0	0x01000000 ;_Tahoma15x16_Bold+4648
0x6AD4	0x03030003 ;_Tahoma15x16_Bold+4652
0x6AD8	0x03030303 ;_Tahoma15x16_Bold+4656
0x6ADC	0x00000003 ;_Tahoma15x16_Bold+4660
0x6AE0	0x06000000 ;_Tahoma15x16_Bold+4664
0x6AE4	0x03030003 ;_Tahoma15x16_Bold+4668
0x6AE8	0x03030303 ;_Tahoma15x16_Bold+4672
0x6AEC	0x00000003 ;_Tahoma15x16_Bold+4676
0x6AF0	0x03000000 ;_Tahoma15x16_Bold+4680
0x6AF4	0x03030004 ;_Tahoma15x16_Bold+4684
0x6AF8	0x03030303 ;_Tahoma15x16_Bold+4688
0x6AFC	0x00000003 ;_Tahoma15x16_Bold+4692
0x6B00	0x0C000000 ;_Tahoma15x16_Bold+4696
0x6B04	0x0303000C ;_Tahoma15x16_Bold+4700
0x6B08	0x03030303 ;_Tahoma15x16_Bold+4704
0x6B0C	0x00000003 ;_Tahoma15x16_Bold+4708
0x6B10	0x2C000000 ;_Tahoma15x16_Bold+4712
0x6B14	0x7E603418 ;_Tahoma15x16_Bold+4716
0x6B18	0x63636363 ;_Tahoma15x16_Bold+4720
0x6B1C	0x0000003E ;_Tahoma15x16_Bold+4724
0x6B20	0x4C000000 ;_Tahoma15x16_Bold+4728
0x6B24	0x673B0032 ;_Tahoma15x16_Bold+4732
0x6B28	0x63636363 ;_Tahoma15x16_Bold+4736
0x6B2C	0x00000063 ;_Tahoma15x16_Bold+4740
0x6B30	0x06000000 ;_Tahoma15x16_Bold+4744
0x6B34	0x633E000C ;_Tahoma15x16_Bold+4748
0x6B38	0x63636363 ;_Tahoma15x16_Bold+4752
0x6B3C	0x0000003E ;_Tahoma15x16_Bold+4756
0x6B40	0x30000000 ;_Tahoma15x16_Bold+4760
0x6B44	0x633E0018 ;_Tahoma15x16_Bold+4764
0x6B48	0x63636363 ;_Tahoma15x16_Bold+4768
0x6B4C	0x0000003E ;_Tahoma15x16_Bold+4772
0x6B50	0x1C000000 ;_Tahoma15x16_Bold+4776
0x6B54	0x633E0036 ;_Tahoma15x16_Bold+4780
0x6B58	0x63636363 ;_Tahoma15x16_Bold+4784
0x6B5C	0x0000003E ;_Tahoma15x16_Bold+4788
0x6B60	0x4C000000 ;_Tahoma15x16_Bold+4792
0x6B64	0x633E0032 ;_Tahoma15x16_Bold+4796
0x6B68	0x63636363 ;_Tahoma15x16_Bold+4800
0x6B6C	0x0000003E ;_Tahoma15x16_Bold+4804
0x6B70	0x36000000 ;_Tahoma15x16_Bold+4808
0x6B74	0x633E0036 ;_Tahoma15x16_Bold+4812
0x6B78	0x63636363 ;_Tahoma15x16_Bold+4816
0x6B7C	0x0000003E ;_Tahoma15x16_Bold+4820
0x6B80	0x00000000 ;_Tahoma15x16_Bold+4824
0x6B84	0x00000000 ;_Tahoma15x16_Bold+4828
0x6B88	0x00300000 ;_Tahoma15x16_Bold+4832
0x6B8C	0x00000030 ;_Tahoma15x16_Bold+4836
0x6B90	0x000001FE ;_Tahoma15x16_Bold+4840
0x6B94	0x00300030 ;_Tahoma15x16_Bold+4844
0x6B98	0x00000000 ;_Tahoma15x16_Bold+4848
0x6B9C	0x00000000 ;_Tahoma15x16_Bold+4852
0x6BA0	0x00000000 ;_Tahoma15x16_Bold+4856
0x6BA4	0x733E4000 ;_Tahoma15x16_Bold+4860
0x6BA8	0x67676B73 ;_Tahoma15x16_Bold+4864
0x6BAC	0x0000013E ;_Tahoma15x16_Bold+4868
0x6BB0	0x06000000 ;_Tahoma15x16_Bold+4872
0x6BB4	0x6363000C ;_Tahoma15x16_Bold+4876
0x6BB8	0x73636363 ;_Tahoma15x16_Bold+4880
0x6BBC	0x0000006E ;_Tahoma15x16_Bold+4884
0x6BC0	0x30000000 ;_Tahoma15x16_Bold+4888
0x6BC4	0x63630018 ;_Tahoma15x16_Bold+4892
0x6BC8	0x73636363 ;_Tahoma15x16_Bold+4896
0x6BCC	0x0000006E ;_Tahoma15x16_Bold+4900
0x6BD0	0x1C000000 ;_Tahoma15x16_Bold+4904
0x6BD4	0x63630036 ;_Tahoma15x16_Bold+4908
0x6BD8	0x73636363 ;_Tahoma15x16_Bold+4912
0x6BDC	0x0000006E ;_Tahoma15x16_Bold+4916
0x6BE0	0x36000000 ;_Tahoma15x16_Bold+4920
0x6BE4	0x63630036 ;_Tahoma15x16_Bold+4924
0x6BE8	0x73636363 ;_Tahoma15x16_Bold+4928
0x6BEC	0x0000006E ;_Tahoma15x16_Bold+4932
0x6BF0	0x30000000 ;_Tahoma15x16_Bold+4936
0x6BF4	0x63630018 ;_Tahoma15x16_Bold+4940
0x6BF8	0x1C363663 ;_Tahoma15x16_Bold+4944
0x6BFC	0x0C0C181C ;_Tahoma15x16_Bold+4948
0x6C00	0x03000000 ;_Tahoma15x16_Bold+4952
0x6C04	0x673B0303 ;_Tahoma15x16_Bold+4956
0x6C08	0x63636363 ;_Tahoma15x16_Bold+4960
0x6C0C	0x0303033F ;_Tahoma15x16_Bold+4964
0x6C10	0x36000000 ;_Tahoma15x16_Bold+4968
0x6C14	0x63630036 ;_Tahoma15x16_Bold+4972
0x6C18	0x1C363663 ;_Tahoma15x16_Bold+4976
0x6C1C	0x0C0C181C ;_Tahoma15x16_Bold+4980
; end of _Tahoma15x16_Bold
;TX_NODE_M4.c,1 :: _HandelGothic_BT21x22_Regular [4110]
0x6C20	0x00200000 ;_HandelGothic_BT21x22_Regular+0
0x6C24	0x0016007F ;_HandelGothic_BT21x22_Regular+4
0x6C28	0x00018801 ;_HandelGothic_BT21x22_Regular+8
0x6C2C	0x00019E05 ;_HandelGothic_BT21x22_Regular+12
0x6C30	0x0001B406 ;_HandelGothic_BT21x22_Regular+16
0x6C34	0x0001CA0E ;_HandelGothic_BT21x22_Regular+20
0x6C38	0x0001F60E ;_HandelGothic_BT21x22_Regular+24
0x6C3C	0x00022211 ;_HandelGothic_BT21x22_Regular+28
0x6C40	0x0002640F ;_HandelGothic_BT21x22_Regular+32
0x6C44	0x00029003 ;_HandelGothic_BT21x22_Regular+36
0x6C48	0x0002A606 ;_HandelGothic_BT21x22_Regular+40
0x6C4C	0x0002BC06 ;_HandelGothic_BT21x22_Regular+44
0x6C50	0x0002D209 ;_HandelGothic_BT21x22_Regular+48
0x6C54	0x0002FE0E ;_HandelGothic_BT21x22_Regular+52
0x6C58	0x00032A03 ;_HandelGothic_BT21x22_Regular+56
0x6C5C	0x00034006 ;_HandelGothic_BT21x22_Regular+60
0x6C60	0x00035603 ;_HandelGothic_BT21x22_Regular+64
0x6C64	0x00036C08 ;_HandelGothic_BT21x22_Regular+68
0x6C68	0x0003820E ;_HandelGothic_BT21x22_Regular+72
0x6C6C	0x0003AE04 ;_HandelGothic_BT21x22_Regular+76
0x6C70	0x0003C40C ;_HandelGothic_BT21x22_Regular+80
0x6C74	0x0003F00B ;_HandelGothic_BT21x22_Regular+84
0x6C78	0x00041C0F ;_HandelGothic_BT21x22_Regular+88
0x6C7C	0x0004480C ;_HandelGothic_BT21x22_Regular+92
0x6C80	0x0004740E ;_HandelGothic_BT21x22_Regular+96
0x6C84	0x0004A00C ;_HandelGothic_BT21x22_Regular+100
0x6C88	0x0004CC0D ;_HandelGothic_BT21x22_Regular+104
0x6C8C	0x0004F80D ;_HandelGothic_BT21x22_Regular+108
0x6C90	0x00052403 ;_HandelGothic_BT21x22_Regular+112
0x6C94	0x00053A03 ;_HandelGothic_BT21x22_Regular+116
0x6C98	0x0005500D ;_HandelGothic_BT21x22_Regular+120
0x6C9C	0x00057C0D ;_HandelGothic_BT21x22_Regular+124
0x6CA0	0x0005A80D ;_HandelGothic_BT21x22_Regular+128
0x6CA4	0x0005D40D ;_HandelGothic_BT21x22_Regular+132
0x6CA8	0x00060012 ;_HandelGothic_BT21x22_Regular+136
0x6CAC	0x0006420F ;_HandelGothic_BT21x22_Regular+140
0x6CB0	0x00066E0D ;_HandelGothic_BT21x22_Regular+144
0x6CB4	0x00069A0C ;_HandelGothic_BT21x22_Regular+148
0x6CB8	0x0006C60E ;_HandelGothic_BT21x22_Regular+152
0x6CBC	0x0006F20C ;_HandelGothic_BT21x22_Regular+156
0x6CC0	0x00071E0C ;_HandelGothic_BT21x22_Regular+160
0x6CC4	0x00074A0E ;_HandelGothic_BT21x22_Regular+164
0x6CC8	0x0007760C ;_HandelGothic_BT21x22_Regular+168
0x6CCC	0x0007A204 ;_HandelGothic_BT21x22_Regular+172
0x6CD0	0x0007B809 ;_HandelGothic_BT21x22_Regular+176
0x6CD4	0x0007E40D ;_HandelGothic_BT21x22_Regular+180
0x6CD8	0x0008100A ;_HandelGothic_BT21x22_Regular+184
0x6CDC	0x00083C10 ;_HandelGothic_BT21x22_Regular+188
0x6CE0	0x0008680D ;_HandelGothic_BT21x22_Regular+192
0x6CE4	0x0008940F ;_HandelGothic_BT21x22_Regular+196
0x6CE8	0x0008C00D ;_HandelGothic_BT21x22_Regular+200
0x6CEC	0x0008EC10 ;_HandelGothic_BT21x22_Regular+204
0x6CF0	0x0009180E ;_HandelGothic_BT21x22_Regular+208
0x6CF4	0x0009440E ;_HandelGothic_BT21x22_Regular+212
0x6CF8	0x0009700B ;_HandelGothic_BT21x22_Regular+216
0x6CFC	0x00099C0D ;_HandelGothic_BT21x22_Regular+220
0x6D00	0x0009C80E ;_HandelGothic_BT21x22_Regular+224
0x6D04	0x0009F415 ;_HandelGothic_BT21x22_Regular+228
0x6D08	0x000A360D ;_HandelGothic_BT21x22_Regular+232
0x6D0C	0x000A620C ;_HandelGothic_BT21x22_Regular+236
0x6D10	0x000A8E0D ;_HandelGothic_BT21x22_Regular+240
0x6D14	0x000ABA06 ;_HandelGothic_BT21x22_Regular+244
0x6D18	0x000AD008 ;_HandelGothic_BT21x22_Regular+248
0x6D1C	0x000AE605 ;_HandelGothic_BT21x22_Regular+252
0x6D20	0x000AFC0F ;_HandelGothic_BT21x22_Regular+256
0x6D24	0x000B280A ;_HandelGothic_BT21x22_Regular+260
0x6D28	0x000B5407 ;_HandelGothic_BT21x22_Regular+264
0x6D2C	0x000B6A0B ;_HandelGothic_BT21x22_Regular+268
0x6D30	0x000B960B ;_HandelGothic_BT21x22_Regular+272
0x6D34	0x000BC20A ;_HandelGothic_BT21x22_Regular+276
0x6D38	0x000BEE0B ;_HandelGothic_BT21x22_Regular+280
0x6D3C	0x000C1A0A ;_HandelGothic_BT21x22_Regular+284
0x6D40	0x000C4608 ;_HandelGothic_BT21x22_Regular+288
0x6D44	0x000C5C0B ;_HandelGothic_BT21x22_Regular+292
0x6D48	0x000C880A ;_HandelGothic_BT21x22_Regular+296
0x6D4C	0x000CB404 ;_HandelGothic_BT21x22_Regular+300
0x6D50	0x000CCA04 ;_HandelGothic_BT21x22_Regular+304
0x6D54	0x000CE00B ;_HandelGothic_BT21x22_Regular+308
0x6D58	0x000D0C04 ;_HandelGothic_BT21x22_Regular+312
0x6D5C	0x000D220E ;_HandelGothic_BT21x22_Regular+316
0x6D60	0x000D4E0A ;_HandelGothic_BT21x22_Regular+320
0x6D64	0x000D7A0C ;_HandelGothic_BT21x22_Regular+324
0x6D68	0x000DA60B ;_HandelGothic_BT21x22_Regular+328
0x6D6C	0x000DD20B ;_HandelGothic_BT21x22_Regular+332
0x6D70	0x000DFE08 ;_HandelGothic_BT21x22_Regular+336
0x6D74	0x000E140B ;_HandelGothic_BT21x22_Regular+340
0x6D78	0x000E4008 ;_HandelGothic_BT21x22_Regular+344
0x6D7C	0x000E560A ;_HandelGothic_BT21x22_Regular+348
0x6D80	0x000E820B ;_HandelGothic_BT21x22_Regular+352
0x6D84	0x000EAE11 ;_HandelGothic_BT21x22_Regular+356
0x6D88	0x000EF00A ;_HandelGothic_BT21x22_Regular+360
0x6D8C	0x000F1C0A ;_HandelGothic_BT21x22_Regular+364
0x6D90	0x000F480A ;_HandelGothic_BT21x22_Regular+368
0x6D94	0x000F7408 ;_HandelGothic_BT21x22_Regular+372
0x6D98	0x000F8A06 ;_HandelGothic_BT21x22_Regular+376
0x6D9C	0x000FA007 ;_HandelGothic_BT21x22_Regular+380
0x6DA0	0x000FB60D ;_HandelGothic_BT21x22_Regular+384
0x6DA4	0x000FE20B ;_HandelGothic_BT21x22_Regular+388
0x6DA8	0x00000000 ;_HandelGothic_BT21x22_Regular+392
0x6DAC	0x00000000 ;_HandelGothic_BT21x22_Regular+396
0x6DB0	0x00000000 ;_HandelGothic_BT21x22_Regular+400
0x6DB4	0x00000000 ;_HandelGothic_BT21x22_Regular+404
0x6DB8	0x00000000 ;_HandelGothic_BT21x22_Regular+408
0x6DBC	0x00000000 ;_HandelGothic_BT21x22_Regular+412
0x6DC0	0x1C1C0000 ;_HandelGothic_BT21x22_Regular+416
0x6DC4	0x1C1C1C1C ;_HandelGothic_BT21x22_Regular+420
0x6DC8	0x1C1C1C1C ;_HandelGothic_BT21x22_Regular+424
0x6DCC	0x1C1C001C ;_HandelGothic_BT21x22_Regular+428
0x6DD0	0x00000000 ;_HandelGothic_BT21x22_Regular+432
0x6DD4	0x00000000 ;_HandelGothic_BT21x22_Regular+436
0x6DD8	0x36363600 ;_HandelGothic_BT21x22_Regular+440
0x6DDC	0x00003636 ;_HandelGothic_BT21x22_Regular+444
0x6DE0	0x00000000 ;_HandelGothic_BT21x22_Regular+448
0x6DE4	0x00000000 ;_HandelGothic_BT21x22_Regular+452
0x6DE8	0x00000000 ;_HandelGothic_BT21x22_Regular+456
0x6DEC	0x00000000 ;_HandelGothic_BT21x22_Regular+460
0x6DF0	0x1CC00000 ;_HandelGothic_BT21x22_Regular+464
0x6DF4	0x0C600CC0 ;_HandelGothic_BT21x22_Regular+468
0x6DF8	0x3FFC0E60 ;_HandelGothic_BT21x22_Regular+472
0x6DFC	0x03321FFC ;_HandelGothic_BT21x22_Regular+476
0x6E00	0x1FFE0330 ;_HandelGothic_BT21x22_Regular+480
0x6E04	0x01980FFF ;_HandelGothic_BT21x22_Regular+484
0x6E08	0x00CC018C ;_HandelGothic_BT21x22_Regular+488
0x6E0C	0x000000CE ;_HandelGothic_BT21x22_Regular+492
0x6E10	0x00000000 ;_HandelGothic_BT21x22_Regular+496
0x6E14	0x00000000 ;_HandelGothic_BT21x22_Regular+500
0x6E18	0x00000000 ;_HandelGothic_BT21x22_Regular+504
0x6E1C	0x1FF80080 ;_HandelGothic_BT21x22_Regular+508
0x6E20	0x009E1FFC ;_HandelGothic_BT21x22_Regular+512
0x6E24	0x008E008E ;_HandelGothic_BT21x22_Regular+516
0x6E28	0x0FFC009E ;_HandelGothic_BT21x22_Regular+520
0x6E2C	0x38801FF8 ;_HandelGothic_BT21x22_Regular+524
0x6E30	0x38803880 ;_HandelGothic_BT21x22_Regular+528
0x6E34	0x1FFC3C80 ;_HandelGothic_BT21x22_Regular+532
0x6E38	0x00800FFC ;_HandelGothic_BT21x22_Regular+536
0x6E3C	0x00000000 ;_HandelGothic_BT21x22_Regular+540
0x6E40	0x00000000 ;_HandelGothic_BT21x22_Regular+544
0x6E44	0x00000000 ;_HandelGothic_BT21x22_Regular+548
0x6E48	0x00000000 ;_HandelGothic_BT21x22_Regular+552
0x6E4C	0x083E0000 ;_HandelGothic_BT21x22_Regular+556
0x6E50	0x000C7F00 ;_HandelGothic_BT21x22_Regular+560
0x6E54	0x63000463 ;_HandelGothic_BT21x22_Regular+564
0x6E58	0x02630006 ;_HandelGothic_BT21x22_Regular+568
0x6E5C	0x00037F00 ;_HandelGothic_BT21x22_Regular+572
0x6E60	0x8000013E ;_HandelGothic_BT21x22_Regular+576
0x6E64	0xFD8000F9 ;_HandelGothic_BT21x22_Regular+580
0x6E68	0x018C8001 ;_HandelGothic_BT21x22_Regular+584
0x6E6C	0x40018CC0 ;_HandelGothic_BT21x22_Regular+588
0x6E70	0xFC60018C ;_HandelGothic_BT21x22_Regular+592
0x6E74	0x00F82001 ;_HandelGothic_BT21x22_Regular+596
0x6E78	0x00000000 ;_HandelGothic_BT21x22_Regular+600
0x6E7C	0x00000000 ;_HandelGothic_BT21x22_Regular+604
0x6E80	0x00000000 ;_HandelGothic_BT21x22_Regular+608
0x6E84	0x00000000 ;_HandelGothic_BT21x22_Regular+612
0x6E88	0x00000000 ;_HandelGothic_BT21x22_Regular+616
0x6E8C	0x03FC03F8 ;_HandelGothic_BT21x22_Regular+620
0x6E90	0x000E001E ;_HandelGothic_BT21x22_Regular+624
0x6E94	0x001E000E ;_HandelGothic_BT21x22_Regular+628
0x6E98	0x7E7C7E7C ;_HandelGothic_BT21x22_Regular+632
0x6E9C	0x1C0E1C1E ;_HandelGothic_BT21x22_Regular+636
0x6EA0	0x0F1E0E0E ;_HandelGothic_BT21x22_Regular+640
0x6EA4	0x01F807FC ;_HandelGothic_BT21x22_Regular+644
0x6EA8	0x00000000 ;_HandelGothic_BT21x22_Regular+648
0x6EAC	0x00000000 ;_HandelGothic_BT21x22_Regular+652
0x6EB0	0x00000000 ;_HandelGothic_BT21x22_Regular+656
0x6EB4	0x06060600 ;_HandelGothic_BT21x22_Regular+660
0x6EB8	0x00000606 ;_HandelGothic_BT21x22_Regular+664
0x6EBC	0x00000000 ;_HandelGothic_BT21x22_Regular+668
0x6EC0	0x00000000 ;_HandelGothic_BT21x22_Regular+672
0x6EC4	0x00000000 ;_HandelGothic_BT21x22_Regular+676
0x6EC8	0x18380000 ;_HandelGothic_BT21x22_Regular+680
0x6ECC	0x060C0C0C ;_HandelGothic_BT21x22_Regular+684
0x6ED0	0x06060606 ;_HandelGothic_BT21x22_Regular+688
0x6ED4	0x0C0C0C06 ;_HandelGothic_BT21x22_Regular+692
0x6ED8	0x00003818 ;_HandelGothic_BT21x22_Regular+696
0x6EDC	0x00000000 ;_HandelGothic_BT21x22_Regular+700
0x6EE0	0x18180C0E ;_HandelGothic_BT21x22_Regular+704
0x6EE4	0x30303018 ;_HandelGothic_BT21x22_Regular+708
0x6EE8	0x18303030 ;_HandelGothic_BT21x22_Regular+712
0x6EEC	0x0E0C1818 ;_HandelGothic_BT21x22_Regular+716
0x6EF0	0x00000000 ;_HandelGothic_BT21x22_Regular+720
0x6EF4	0x00000000 ;_HandelGothic_BT21x22_Regular+724
0x6EF8	0x00300000 ;_HandelGothic_BT21x22_Regular+728
0x6EFC	0x01FE00B4 ;_HandelGothic_BT21x22_Regular+732
0x6F00	0x01FE0078 ;_HandelGothic_BT21x22_Regular+736
0x6F04	0x003000B4 ;_HandelGothic_BT21x22_Regular+740
0x6F08	0x00000000 ;_HandelGothic_BT21x22_Regular+744
0x6F0C	0x00000000 ;_HandelGothic_BT21x22_Regular+748
0x6F10	0x00000000 ;_HandelGothic_BT21x22_Regular+752
0x6F14	0x00000000 ;_HandelGothic_BT21x22_Regular+756
0x6F18	0x00000000 ;_HandelGothic_BT21x22_Regular+760
0x6F1C	0x00000000 ;_HandelGothic_BT21x22_Regular+764
0x6F20	0x00000000 ;_HandelGothic_BT21x22_Regular+768
0x6F24	0x00000000 ;_HandelGothic_BT21x22_Regular+772
0x6F28	0x01800000 ;_HandelGothic_BT21x22_Regular+776
0x6F2C	0x01800180 ;_HandelGothic_BT21x22_Regular+780
0x6F30	0x01800180 ;_HandelGothic_BT21x22_Regular+784
0x6F34	0x3FFC3FFC ;_HandelGothic_BT21x22_Regular+788
0x6F38	0x01800180 ;_HandelGothic_BT21x22_Regular+792
0x6F3C	0x01800180 ;_HandelGothic_BT21x22_Regular+796
0x6F40	0x00000180 ;_HandelGothic_BT21x22_Regular+800
0x6F44	0x00000000 ;_HandelGothic_BT21x22_Regular+804
0x6F48	0x00000000 ;_HandelGothic_BT21x22_Regular+808
0x6F4C	0x00000000 ;_HandelGothic_BT21x22_Regular+812
0x6F50	0x00000000 ;_HandelGothic_BT21x22_Regular+816
0x6F54	0x00000000 ;_HandelGothic_BT21x22_Regular+820
0x6F58	0x06060000 ;_HandelGothic_BT21x22_Regular+824
0x6F5C	0x00000204 ;_HandelGothic_BT21x22_Regular+828
0x6F60	0x00000000 ;_HandelGothic_BT21x22_Regular+832
0x6F64	0x00000000 ;_HandelGothic_BT21x22_Regular+836
0x6F68	0x00000000 ;_HandelGothic_BT21x22_Regular+840
0x6F6C	0x00003F3F ;_HandelGothic_BT21x22_Regular+844
0x6F70	0x00000000 ;_HandelGothic_BT21x22_Regular+848
0x6F74	0x00000000 ;_HandelGothic_BT21x22_Regular+852
0x6F78	0x00000000 ;_HandelGothic_BT21x22_Regular+856
0x6F7C	0x00000000 ;_HandelGothic_BT21x22_Regular+860
0x6F80	0x00000000 ;_HandelGothic_BT21x22_Regular+864
0x6F84	0x06060000 ;_HandelGothic_BT21x22_Regular+868
0x6F88	0x00000000 ;_HandelGothic_BT21x22_Regular+872
0x6F8C	0x00000000 ;_HandelGothic_BT21x22_Regular+876
0x6F90	0x604040C0 ;_HandelGothic_BT21x22_Regular+880
0x6F94	0x18103020 ;_HandelGothic_BT21x22_Regular+884
0x6F98	0x040C0808 ;_HandelGothic_BT21x22_Regular+888
0x6F9C	0x03020206 ;_HandelGothic_BT21x22_Regular+892
0x6FA0	0x00000000 ;_HandelGothic_BT21x22_Regular+896
0x6FA4	0x00000000 ;_HandelGothic_BT21x22_Regular+900
0x6FA8	0x03F00000 ;_HandelGothic_BT21x22_Regular+904
0x6FAC	0x1E1E0FFC ;_HandelGothic_BT21x22_Regular+908
0x6FB0	0x38071C0E ;_HandelGothic_BT21x22_Regular+912
0x6FB4	0x38073807 ;_HandelGothic_BT21x22_Regular+916
0x6FB8	0x38073807 ;_HandelGothic_BT21x22_Regular+920
0x6FBC	0x1C0E3807 ;_HandelGothic_BT21x22_Regular+924
0x6FC0	0x0FFC1E1E ;_HandelGothic_BT21x22_Regular+928
0x6FC4	0x000003F0 ;_HandelGothic_BT21x22_Regular+932
0x6FC8	0x00000000 ;_HandelGothic_BT21x22_Regular+936
0x6FCC	0x00000000 ;_HandelGothic_BT21x22_Regular+940
0x6FD0	0x0E0E0000 ;_HandelGothic_BT21x22_Regular+944
0x6FD4	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+948
0x6FD8	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+952
0x6FDC	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+956
0x6FE0	0x00000000 ;_HandelGothic_BT21x22_Regular+960
0x6FE4	0x00000000 ;_HandelGothic_BT21x22_Regular+964
0x6FE8	0x00000000 ;_HandelGothic_BT21x22_Regular+968
0x6FEC	0x07FF03FF ;_HandelGothic_BT21x22_Regular+972
0x6FF0	0x0E000E00 ;_HandelGothic_BT21x22_Regular+976
0x6FF4	0x0E000E00 ;_HandelGothic_BT21x22_Regular+980
0x6FF8	0x03FE07FC ;_HandelGothic_BT21x22_Regular+984
0x6FFC	0x0007000F ;_HandelGothic_BT21x22_Regular+988
0x7000	0x00070007 ;_HandelGothic_BT21x22_Regular+992
0x7004	0x0FFF0FFF ;_HandelGothic_BT21x22_Regular+996
0x7008	0x00000000 ;_HandelGothic_BT21x22_Regular+1000
0x700C	0x00000000 ;_HandelGothic_BT21x22_Regular+1004
0x7010	0x00000000 ;_HandelGothic_BT21x22_Regular+1008
0x7014	0x00000000 ;_HandelGothic_BT21x22_Regular+1012
0x7018	0x03FF01FF ;_HandelGothic_BT21x22_Regular+1016
0x701C	0x07000780 ;_HandelGothic_BT21x22_Regular+1020
0x7020	0x07800700 ;_HandelGothic_BT21x22_Regular+1024
0x7024	0x03FE03FE ;_HandelGothic_BT21x22_Regular+1028
0x7028	0x07000780 ;_HandelGothic_BT21x22_Regular+1032
0x702C	0x07800700 ;_HandelGothic_BT21x22_Regular+1036
0x7030	0x01FF03FF ;_HandelGothic_BT21x22_Regular+1040
0x7034	0x00000000 ;_HandelGothic_BT21x22_Regular+1044
0x7038	0x00000000 ;_HandelGothic_BT21x22_Regular+1048
0x703C	0x00000000 ;_HandelGothic_BT21x22_Regular+1052
0x7040	0x00000000 ;_HandelGothic_BT21x22_Regular+1056
0x7044	0x1F001E00 ;_HandelGothic_BT21x22_Regular+1060
0x7048	0x1FC01F80 ;_HandelGothic_BT21x22_Regular+1064
0x704C	0x1CF01DE0 ;_HandelGothic_BT21x22_Regular+1068
0x7050	0x1C3C1C78 ;_HandelGothic_BT21x22_Regular+1072
0x7054	0x7FFE1C1E ;_HandelGothic_BT21x22_Regular+1076
0x7058	0x1C007FFE ;_HandelGothic_BT21x22_Regular+1080
0x705C	0x1C001C00 ;_HandelGothic_BT21x22_Regular+1084
0x7060	0x00000000 ;_HandelGothic_BT21x22_Regular+1088
0x7064	0x00000000 ;_HandelGothic_BT21x22_Regular+1092
0x7068	0x00000000 ;_HandelGothic_BT21x22_Regular+1096
0x706C	0x00000000 ;_HandelGothic_BT21x22_Regular+1100
0x7070	0x07FF07FF ;_HandelGothic_BT21x22_Regular+1104
0x7074	0x00070007 ;_HandelGothic_BT21x22_Regular+1108
0x7078	0x00070007 ;_HandelGothic_BT21x22_Regular+1112
0x707C	0x07FF03FF ;_HandelGothic_BT21x22_Regular+1116
0x7080	0x0E000E00 ;_HandelGothic_BT21x22_Regular+1120
0x7084	0x0E000E00 ;_HandelGothic_BT21x22_Regular+1124
0x7088	0x03FF07FF ;_HandelGothic_BT21x22_Regular+1128
0x708C	0x00000000 ;_HandelGothic_BT21x22_Regular+1132
0x7090	0x00000000 ;_HandelGothic_BT21x22_Regular+1136
0x7094	0x00000000 ;_HandelGothic_BT21x22_Regular+1140
0x7098	0x00000000 ;_HandelGothic_BT21x22_Regular+1144
0x709C	0x1FF81FE0 ;_HandelGothic_BT21x22_Regular+1148
0x70A0	0x001C003C ;_HandelGothic_BT21x22_Regular+1152
0x70A4	0x000E000E ;_HandelGothic_BT21x22_Regular+1156
0x70A8	0x1FFE0FFE ;_HandelGothic_BT21x22_Regular+1160
0x70AC	0x380E380E ;_HandelGothic_BT21x22_Regular+1164
0x70B0	0x3C3C381C ;_HandelGothic_BT21x22_Regular+1168
0x70B4	0x07E01FF8 ;_HandelGothic_BT21x22_Regular+1172
0x70B8	0x00000000 ;_HandelGothic_BT21x22_Regular+1176
0x70BC	0x00000000 ;_HandelGothic_BT21x22_Regular+1180
0x70C0	0x00000000 ;_HandelGothic_BT21x22_Regular+1184
0x70C4	0x00000000 ;_HandelGothic_BT21x22_Regular+1188
0x70C8	0x0FFF0FFF ;_HandelGothic_BT21x22_Regular+1192
0x70CC	0x07000F00 ;_HandelGothic_BT21x22_Regular+1196
0x70D0	0x03C00380 ;_HandelGothic_BT21x22_Regular+1200
0x70D4	0x00E001C0 ;_HandelGothic_BT21x22_Regular+1204
0x70D8	0x007800F0 ;_HandelGothic_BT21x22_Regular+1208
0x70DC	0x003C0038 ;_HandelGothic_BT21x22_Regular+1212
0x70E0	0x000F001E ;_HandelGothic_BT21x22_Regular+1216
0x70E4	0x00000000 ;_HandelGothic_BT21x22_Regular+1220
0x70E8	0x00000000 ;_HandelGothic_BT21x22_Regular+1224
0x70EC	0x00000000 ;_HandelGothic_BT21x22_Regular+1228
0x70F0	0x00000000 ;_HandelGothic_BT21x22_Regular+1232
0x70F4	0x0FFE07FC ;_HandelGothic_BT21x22_Regular+1236
0x70F8	0x1C071E0F ;_HandelGothic_BT21x22_Regular+1240
0x70FC	0x1E0F1C07 ;_HandelGothic_BT21x22_Regular+1244
0x7100	0x0FFE0FFE ;_HandelGothic_BT21x22_Regular+1248
0x7104	0x1C071E0F ;_HandelGothic_BT21x22_Regular+1252
0x7108	0x1E0F1C07 ;_HandelGothic_BT21x22_Regular+1256
0x710C	0x07FC0FFE ;_HandelGothic_BT21x22_Regular+1260
0x7110	0x00000000 ;_HandelGothic_BT21x22_Regular+1264
0x7114	0x00000000 ;_HandelGothic_BT21x22_Regular+1268
0x7118	0x00000000 ;_HandelGothic_BT21x22_Regular+1272
0x711C	0x00000000 ;_HandelGothic_BT21x22_Regular+1276
0x7120	0x07FE01F8 ;_HandelGothic_BT21x22_Regular+1280
0x7124	0x0E070F0F ;_HandelGothic_BT21x22_Regular+1284
0x7128	0x1C071C07 ;_HandelGothic_BT21x22_Regular+1288
0x712C	0x1FFC1FFE ;_HandelGothic_BT21x22_Regular+1292
0x7130	0x1C001C00 ;_HandelGothic_BT21x22_Regular+1296
0x7134	0x0F000E00 ;_HandelGothic_BT21x22_Regular+1300
0x7138	0x01FE07FE ;_HandelGothic_BT21x22_Regular+1304
0x713C	0x00000000 ;_HandelGothic_BT21x22_Regular+1308
0x7140	0x00000000 ;_HandelGothic_BT21x22_Regular+1312
0x7144	0x00000000 ;_HandelGothic_BT21x22_Regular+1316
0x7148	0x00000000 ;_HandelGothic_BT21x22_Regular+1320
0x714C	0x06000000 ;_HandelGothic_BT21x22_Regular+1324
0x7150	0x00000006 ;_HandelGothic_BT21x22_Regular+1328
0x7154	0x00000606 ;_HandelGothic_BT21x22_Regular+1332
0x7158	0x00000000 ;_HandelGothic_BT21x22_Regular+1336
0x715C	0x00000000 ;_HandelGothic_BT21x22_Regular+1340
0x7160	0x00000000 ;_HandelGothic_BT21x22_Regular+1344
0x7164	0x00060600 ;_HandelGothic_BT21x22_Regular+1348
0x7168	0x06060000 ;_HandelGothic_BT21x22_Regular+1352
0x716C	0x00000204 ;_HandelGothic_BT21x22_Regular+1356
0x7170	0x00000000 ;_HandelGothic_BT21x22_Regular+1360
0x7174	0x00000000 ;_HandelGothic_BT21x22_Regular+1364
0x7178	0x00000000 ;_HandelGothic_BT21x22_Regular+1368
0x717C	0x10000000 ;_HandelGothic_BT21x22_Regular+1372
0x7180	0x0F801E00 ;_HandelGothic_BT21x22_Regular+1376
0x7184	0x007C03E0 ;_HandelGothic_BT21x22_Regular+1380
0x7188	0x007C001C ;_HandelGothic_BT21x22_Regular+1384
0x718C	0x0F8003E0 ;_HandelGothic_BT21x22_Regular+1388
0x7190	0x10001E00 ;_HandelGothic_BT21x22_Regular+1392
0x7194	0x00000000 ;_HandelGothic_BT21x22_Regular+1396
0x7198	0x00000000 ;_HandelGothic_BT21x22_Regular+1400
0x719C	0x00000000 ;_HandelGothic_BT21x22_Regular+1404
0x71A0	0x00000000 ;_HandelGothic_BT21x22_Regular+1408
0x71A4	0x00000000 ;_HandelGothic_BT21x22_Regular+1412
0x71A8	0x00000000 ;_HandelGothic_BT21x22_Regular+1416
0x71AC	0x1FFC0000 ;_HandelGothic_BT21x22_Regular+1420
0x71B0	0x00001FFC ;_HandelGothic_BT21x22_Regular+1424
0x71B4	0x1FFC0000 ;_HandelGothic_BT21x22_Regular+1428
0x71B8	0x00001FFC ;_HandelGothic_BT21x22_Regular+1432
0x71BC	0x00000000 ;_HandelGothic_BT21x22_Regular+1436
0x71C0	0x00000000 ;_HandelGothic_BT21x22_Regular+1440
0x71C4	0x00000000 ;_HandelGothic_BT21x22_Regular+1444
0x71C8	0x00000000 ;_HandelGothic_BT21x22_Regular+1448
0x71CC	0x00000000 ;_HandelGothic_BT21x22_Regular+1452
0x71D0	0x00000000 ;_HandelGothic_BT21x22_Regular+1456
0x71D4	0x00040000 ;_HandelGothic_BT21x22_Regular+1460
0x71D8	0x00F8003C ;_HandelGothic_BT21x22_Regular+1464
0x71DC	0x1F0003E0 ;_HandelGothic_BT21x22_Regular+1468
0x71E0	0x1F001C00 ;_HandelGothic_BT21x22_Regular+1472
0x71E4	0x00F803E0 ;_HandelGothic_BT21x22_Regular+1476
0x71E8	0x0004003C ;_HandelGothic_BT21x22_Regular+1480
0x71EC	0x00000000 ;_HandelGothic_BT21x22_Regular+1484
0x71F0	0x00000000 ;_HandelGothic_BT21x22_Regular+1488
0x71F4	0x00000000 ;_HandelGothic_BT21x22_Regular+1492
0x71F8	0x00000000 ;_HandelGothic_BT21x22_Regular+1496
0x71FC	0x0FFE07FE ;_HandelGothic_BT21x22_Regular+1500
0x7200	0x1C001C00 ;_HandelGothic_BT21x22_Regular+1504
0x7204	0x1C001C00 ;_HandelGothic_BT21x22_Regular+1508
0x7208	0x07FC0FF8 ;_HandelGothic_BT21x22_Regular+1512
0x720C	0x000E001E ;_HandelGothic_BT21x22_Regular+1516
0x7210	0x0000000E ;_HandelGothic_BT21x22_Regular+1520
0x7214	0x000E000E ;_HandelGothic_BT21x22_Regular+1524
0x7218	0x00000000 ;_HandelGothic_BT21x22_Regular+1528
0x721C	0x00000000 ;_HandelGothic_BT21x22_Regular+1532
0x7220	0x00000000 ;_HandelGothic_BT21x22_Regular+1536
0x7224	0x00000000 ;_HandelGothic_BT21x22_Regular+1540
0x7228	0x00000000 ;_HandelGothic_BT21x22_Regular+1544
0x722C	0xE0001F80 ;_HandelGothic_BT21x22_Regular+1548
0x7230	0xE070007F ;_HandelGothic_BT21x22_Regular+1552
0x7234	0x01803800 ;_HandelGothic_BT21x22_Regular+1556
0x7238	0xCC03B79C ;_HandelGothic_BT21x22_Regular+1560
0x723C	0x18C60317 ;_HandelGothic_BT21x22_Regular+1564
0x7240	0x03186603 ;_HandelGothic_BT21x22_Regular+1568
0x7244	0x66031866 ;_HandelGothic_BT21x22_Regular+1572
0x7248	0xCC66018C ;_HandelGothic_BT21x22_Regular+1576
0x724C	0x00FBE601 ;_HandelGothic_BT21x22_Regular+1580
0x7250	0x1C0079CC ;_HandelGothic_BT21x22_Regular+1584
0x7254	0xE0780000 ;_HandelGothic_BT21x22_Regular+1588
0x7258	0x003FF000 ;_HandelGothic_BT21x22_Regular+1592
0x725C	0x00000FC0 ;_HandelGothic_BT21x22_Regular+1596
0x7260	0x00000000 ;_HandelGothic_BT21x22_Regular+1600
0x7264	0x00000000 ;_HandelGothic_BT21x22_Regular+1604
0x7268	0x01E00000 ;_HandelGothic_BT21x22_Regular+1608
0x726C	0x03E003E0 ;_HandelGothic_BT21x22_Regular+1612
0x7270	0x073003F0 ;_HandelGothic_BT21x22_Regular+1616
0x7274	0x0E380738 ;_HandelGothic_BT21x22_Regular+1620
0x7278	0x1FFC0E18 ;_HandelGothic_BT21x22_Regular+1624
0x727C	0x1C0E1FFC ;_HandelGothic_BT21x22_Regular+1628
0x7280	0x3806380E ;_HandelGothic_BT21x22_Regular+1632
0x7284	0x00007807 ;_HandelGothic_BT21x22_Regular+1636
0x7288	0x00000000 ;_HandelGothic_BT21x22_Regular+1640
0x728C	0x00000000 ;_HandelGothic_BT21x22_Regular+1644
0x7290	0x00000000 ;_HandelGothic_BT21x22_Regular+1648
0x7294	0x07FE0000 ;_HandelGothic_BT21x22_Regular+1652
0x7298	0x1C0E0FFE ;_HandelGothic_BT21x22_Regular+1656
0x729C	0x1C0E1C0E ;_HandelGothic_BT21x22_Regular+1660
0x72A0	0x0FFE1C0E ;_HandelGothic_BT21x22_Regular+1664
0x72A4	0x1C0E0FFE ;_HandelGothic_BT21x22_Regular+1668
0x72A8	0x1C0E1C0E ;_HandelGothic_BT21x22_Regular+1672
0x72AC	0x0FFE1C0E ;_HandelGothic_BT21x22_Regular+1676
0x72B0	0x000007FE ;_HandelGothic_BT21x22_Regular+1680
0x72B4	0x00000000 ;_HandelGothic_BT21x22_Regular+1684
0x72B8	0x00000000 ;_HandelGothic_BT21x22_Regular+1688
0x72BC	0x00000000 ;_HandelGothic_BT21x22_Regular+1692
0x72C0	0x0FF00000 ;_HandelGothic_BT21x22_Regular+1696
0x72C4	0x001C0FF8 ;_HandelGothic_BT21x22_Regular+1700
0x72C8	0x000E001C ;_HandelGothic_BT21x22_Regular+1704
0x72CC	0x000E000E ;_HandelGothic_BT21x22_Regular+1708
0x72D0	0x000E000E ;_HandelGothic_BT21x22_Regular+1712
0x72D4	0x000C000E ;_HandelGothic_BT21x22_Regular+1716
0x72D8	0x0FF8001C ;_HandelGothic_BT21x22_Regular+1720
0x72DC	0x00000FF0 ;_HandelGothic_BT21x22_Regular+1724
0x72E0	0x00000000 ;_HandelGothic_BT21x22_Regular+1728
0x72E4	0x00000000 ;_HandelGothic_BT21x22_Regular+1732
0x72E8	0x00000000 ;_HandelGothic_BT21x22_Regular+1736
0x72EC	0x07FE0000 ;_HandelGothic_BT21x22_Regular+1740
0x72F0	0x1C0E0FFE ;_HandelGothic_BT21x22_Regular+1744
0x72F4	0x380E1C0E ;_HandelGothic_BT21x22_Regular+1748
0x72F8	0x380E380E ;_HandelGothic_BT21x22_Regular+1752
0x72FC	0x380E380E ;_HandelGothic_BT21x22_Regular+1756
0x7300	0x1C0E380E ;_HandelGothic_BT21x22_Regular+1760
0x7304	0x0FFE1C0E ;_HandelGothic_BT21x22_Regular+1764
0x7308	0x000007FE ;_HandelGothic_BT21x22_Regular+1768
0x730C	0x00000000 ;_HandelGothic_BT21x22_Regular+1772
0x7310	0x00000000 ;_HandelGothic_BT21x22_Regular+1776
0x7314	0x00000000 ;_HandelGothic_BT21x22_Regular+1780
0x7318	0x0FF00000 ;_HandelGothic_BT21x22_Regular+1784
0x731C	0x001C0FF8 ;_HandelGothic_BT21x22_Regular+1788
0x7320	0x000E001C ;_HandelGothic_BT21x22_Regular+1792
0x7324	0x0FFE000E ;_HandelGothic_BT21x22_Regular+1796
0x7328	0x000E0FFE ;_HandelGothic_BT21x22_Regular+1800
0x732C	0x000C000E ;_HandelGothic_BT21x22_Regular+1804
0x7330	0x0FF8001C ;_HandelGothic_BT21x22_Regular+1808
0x7334	0x00000FF0 ;_HandelGothic_BT21x22_Regular+1812
0x7338	0x00000000 ;_HandelGothic_BT21x22_Regular+1816
0x733C	0x00000000 ;_HandelGothic_BT21x22_Regular+1820
0x7340	0x00000000 ;_HandelGothic_BT21x22_Regular+1824
0x7344	0x0FF00000 ;_HandelGothic_BT21x22_Regular+1828
0x7348	0x001C0FFC ;_HandelGothic_BT21x22_Regular+1832
0x734C	0x000E000E ;_HandelGothic_BT21x22_Regular+1836
0x7350	0x0FFE000E ;_HandelGothic_BT21x22_Regular+1840
0x7354	0x000E0FFE ;_HandelGothic_BT21x22_Regular+1844
0x7358	0x000E000E ;_HandelGothic_BT21x22_Regular+1848
0x735C	0x000E000E ;_HandelGothic_BT21x22_Regular+1852
0x7360	0x0000000E ;_HandelGothic_BT21x22_Regular+1856
0x7364	0x00000000 ;_HandelGothic_BT21x22_Regular+1860
0x7368	0x00000000 ;_HandelGothic_BT21x22_Regular+1864
0x736C	0x00000000 ;_HandelGothic_BT21x22_Regular+1868
0x7370	0x3FF00000 ;_HandelGothic_BT21x22_Regular+1872
0x7374	0x003C3FF8 ;_HandelGothic_BT21x22_Regular+1876
0x7378	0x000E001C ;_HandelGothic_BT21x22_Regular+1880
0x737C	0x3F8E000E ;_HandelGothic_BT21x22_Regular+1884
0x7380	0x380E3F8E ;_HandelGothic_BT21x22_Regular+1888
0x7384	0x381C380E ;_HandelGothic_BT21x22_Regular+1892
0x7388	0x3FF8383C ;_HandelGothic_BT21x22_Regular+1896
0x738C	0x00003FF0 ;_HandelGothic_BT21x22_Regular+1900
0x7390	0x00000000 ;_HandelGothic_BT21x22_Regular+1904
0x7394	0x00000000 ;_HandelGothic_BT21x22_Regular+1908
0x7398	0x00000000 ;_HandelGothic_BT21x22_Regular+1912
0x739C	0x0E0E0000 ;_HandelGothic_BT21x22_Regular+1916
0x73A0	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+1920
0x73A4	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+1924
0x73A8	0x0FFE0E0E ;_HandelGothic_BT21x22_Regular+1928
0x73AC	0x0E0E0FFE ;_HandelGothic_BT21x22_Regular+1932
0x73B0	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+1936
0x73B4	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+1940
0x73B8	0x00000E0E ;_HandelGothic_BT21x22_Regular+1944
0x73BC	0x00000000 ;_HandelGothic_BT21x22_Regular+1948
0x73C0	0x00000000 ;_HandelGothic_BT21x22_Regular+1952
0x73C4	0x0E0E0000 ;_HandelGothic_BT21x22_Regular+1956
0x73C8	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+1960
0x73CC	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+1964
0x73D0	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+1968
0x73D4	0x00000000 ;_HandelGothic_BT21x22_Regular+1972
0x73D8	0x00000000 ;_HandelGothic_BT21x22_Regular+1976
0x73DC	0x00000000 ;_HandelGothic_BT21x22_Regular+1980
0x73E0	0x01C001C0 ;_HandelGothic_BT21x22_Regular+1984
0x73E4	0x01C001C0 ;_HandelGothic_BT21x22_Regular+1988
0x73E8	0x01C001C0 ;_HandelGothic_BT21x22_Regular+1992
0x73EC	0x01C001C0 ;_HandelGothic_BT21x22_Regular+1996
0x73F0	0x01C001C0 ;_HandelGothic_BT21x22_Regular+2000
0x73F4	0x01E001C0 ;_HandelGothic_BT21x22_Regular+2004
0x73F8	0x007F00FF ;_HandelGothic_BT21x22_Regular+2008
0x73FC	0x00000000 ;_HandelGothic_BT21x22_Regular+2012
0x7400	0x00000000 ;_HandelGothic_BT21x22_Regular+2016
0x7404	0x00000000 ;_HandelGothic_BT21x22_Regular+2020
0x7408	0x00000000 ;_HandelGothic_BT21x22_Regular+2024
0x740C	0x0F0E1E0E ;_HandelGothic_BT21x22_Regular+2028
0x7410	0x038E078E ;_HandelGothic_BT21x22_Regular+2032
0x7414	0x00EE01CE ;_HandelGothic_BT21x22_Regular+2036
0x7418	0x00FE00FE ;_HandelGothic_BT21x22_Regular+2040
0x741C	0x01CE01EE ;_HandelGothic_BT21x22_Regular+2044
0x7420	0x078E038E ;_HandelGothic_BT21x22_Regular+2048
0x7424	0x1E0E0F0E ;_HandelGothic_BT21x22_Regular+2052
0x7428	0x00000000 ;_HandelGothic_BT21x22_Regular+2056
0x742C	0x00000000 ;_HandelGothic_BT21x22_Regular+2060
0x7430	0x00000000 ;_HandelGothic_BT21x22_Regular+2064
0x7434	0x00000000 ;_HandelGothic_BT21x22_Regular+2068
0x7438	0x000E000E ;_HandelGothic_BT21x22_Regular+2072
0x743C	0x000E000E ;_HandelGothic_BT21x22_Regular+2076
0x7440	0x000E000E ;_HandelGothic_BT21x22_Regular+2080
0x7444	0x000E000E ;_HandelGothic_BT21x22_Regular+2084
0x7448	0x000E000E ;_HandelGothic_BT21x22_Regular+2088
0x744C	0x001E000E ;_HandelGothic_BT21x22_Regular+2092
0x7450	0x03F803FC ;_HandelGothic_BT21x22_Regular+2096
0x7454	0x00000000 ;_HandelGothic_BT21x22_Regular+2100
0x7458	0x00000000 ;_HandelGothic_BT21x22_Regular+2104
0x745C	0x00000000 ;_HandelGothic_BT21x22_Regular+2108
0x7460	0x00000000 ;_HandelGothic_BT21x22_Regular+2112
0x7464	0xF83EF01E ;_HandelGothic_BT21x22_Regular+2116
0x7468	0xF83EF83E ;_HandelGothic_BT21x22_Regular+2120
0x746C	0xFC7EFC7E ;_HandelGothic_BT21x22_Regular+2124
0x7470	0xEE6EEC6E ;_HandelGothic_BT21x22_Regular+2128
0x7474	0xE6CEEEEE ;_HandelGothic_BT21x22_Regular+2132
0x7478	0xE7CEE6CE ;_HandelGothic_BT21x22_Regular+2136
0x747C	0xE38EE38E ;_HandelGothic_BT21x22_Regular+2140
0x7480	0x00000000 ;_HandelGothic_BT21x22_Regular+2144
0x7484	0x00000000 ;_HandelGothic_BT21x22_Regular+2148
0x7488	0x00000000 ;_HandelGothic_BT21x22_Regular+2152
0x748C	0x00000000 ;_HandelGothic_BT21x22_Regular+2156
0x7490	0x1C1E1C1E ;_HandelGothic_BT21x22_Regular+2160
0x7494	0x1C7E1C3E ;_HandelGothic_BT21x22_Regular+2164
0x7498	0x1CEE1C7E ;_HandelGothic_BT21x22_Regular+2168
0x749C	0x1DCE1CCE ;_HandelGothic_BT21x22_Regular+2172
0x74A0	0x1F8E1D8E ;_HandelGothic_BT21x22_Regular+2176
0x74A4	0x1F0E1F0E ;_HandelGothic_BT21x22_Regular+2180
0x74A8	0x1E0E1E0E ;_HandelGothic_BT21x22_Regular+2184
0x74AC	0x00000000 ;_HandelGothic_BT21x22_Regular+2188
0x74B0	0x00000000 ;_HandelGothic_BT21x22_Regular+2192
0x74B4	0x00000000 ;_HandelGothic_BT21x22_Regular+2196
0x74B8	0x00000000 ;_HandelGothic_BT21x22_Regular+2200
0x74BC	0x1FF807E0 ;_HandelGothic_BT21x22_Regular+2204
0x74C0	0x381C3C3C ;_HandelGothic_BT21x22_Regular+2208
0x74C4	0x700E700E ;_HandelGothic_BT21x22_Regular+2212
0x74C8	0x700E700E ;_HandelGothic_BT21x22_Regular+2216
0x74CC	0x700E700E ;_HandelGothic_BT21x22_Regular+2220
0x74D0	0x3C3C381C ;_HandelGothic_BT21x22_Regular+2224
0x74D4	0x07E01FF8 ;_HandelGothic_BT21x22_Regular+2228
0x74D8	0x00000000 ;_HandelGothic_BT21x22_Regular+2232
0x74DC	0x00000000 ;_HandelGothic_BT21x22_Regular+2236
0x74E0	0x00000000 ;_HandelGothic_BT21x22_Regular+2240
0x74E4	0x00000000 ;_HandelGothic_BT21x22_Regular+2244
0x74E8	0x0FFE07FE ;_HandelGothic_BT21x22_Regular+2248
0x74EC	0x1C0E1E0E ;_HandelGothic_BT21x22_Regular+2252
0x74F0	0x1C0E1C0E ;_HandelGothic_BT21x22_Regular+2256
0x74F4	0x0FFE1E0E ;_HandelGothic_BT21x22_Regular+2260
0x74F8	0x000E07FE ;_HandelGothic_BT21x22_Regular+2264
0x74FC	0x000E000E ;_HandelGothic_BT21x22_Regular+2268
0x7500	0x000E000E ;_HandelGothic_BT21x22_Regular+2272
0x7504	0x00000000 ;_HandelGothic_BT21x22_Regular+2276
0x7508	0x00000000 ;_HandelGothic_BT21x22_Regular+2280
0x750C	0x00000000 ;_HandelGothic_BT21x22_Regular+2284
0x7510	0x00000000 ;_HandelGothic_BT21x22_Regular+2288
0x7514	0x1FF807E0 ;_HandelGothic_BT21x22_Regular+2292
0x7518	0x381C3C3C ;_HandelGothic_BT21x22_Regular+2296
0x751C	0x700E700E ;_HandelGothic_BT21x22_Regular+2300
0x7520	0x700E700E ;_HandelGothic_BT21x22_Regular+2304
0x7524	0x700E700E ;_HandelGothic_BT21x22_Regular+2308
0x7528	0x3C3C781C ;_HandelGothic_BT21x22_Regular+2312
0x752C	0xF7E03FF8 ;_HandelGothic_BT21x22_Regular+2316
0x7530	0x00000000 ;_HandelGothic_BT21x22_Regular+2320
0x7534	0x00000000 ;_HandelGothic_BT21x22_Regular+2324
0x7538	0x00000000 ;_HandelGothic_BT21x22_Regular+2328
0x753C	0x00000000 ;_HandelGothic_BT21x22_Regular+2332
0x7540	0x0FFE07FE ;_HandelGothic_BT21x22_Regular+2336
0x7544	0x1C0E1C0E ;_HandelGothic_BT21x22_Regular+2340
0x7548	0x1C0E1C0E ;_HandelGothic_BT21x22_Regular+2344
0x754C	0x07FE0FFE ;_HandelGothic_BT21x22_Regular+2348
0x7550	0x070E070E ;_HandelGothic_BT21x22_Regular+2352
0x7554	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+2356
0x7558	0x3C0E1C0E ;_HandelGothic_BT21x22_Regular+2360
0x755C	0x00000000 ;_HandelGothic_BT21x22_Regular+2364
0x7560	0x00000000 ;_HandelGothic_BT21x22_Regular+2368
0x7564	0x00000000 ;_HandelGothic_BT21x22_Regular+2372
0x7568	0x00000000 ;_HandelGothic_BT21x22_Regular+2376
0x756C	0x1FFC1FF8 ;_HandelGothic_BT21x22_Regular+2380
0x7570	0x000E001E ;_HandelGothic_BT21x22_Regular+2384
0x7574	0x000E000E ;_HandelGothic_BT21x22_Regular+2388
0x7578	0x1FF80FFC ;_HandelGothic_BT21x22_Regular+2392
0x757C	0x38003800 ;_HandelGothic_BT21x22_Regular+2396
0x7580	0x38003800 ;_HandelGothic_BT21x22_Regular+2400
0x7584	0x0FFC1FFC ;_HandelGothic_BT21x22_Regular+2404
0x7588	0x00000000 ;_HandelGothic_BT21x22_Regular+2408
0x758C	0x00000000 ;_HandelGothic_BT21x22_Regular+2412
0x7590	0x00000000 ;_HandelGothic_BT21x22_Regular+2416
0x7594	0x00000000 ;_HandelGothic_BT21x22_Regular+2420
0x7598	0x07FF07FF ;_HandelGothic_BT21x22_Regular+2424
0x759C	0x00700070 ;_HandelGothic_BT21x22_Regular+2428
0x75A0	0x00700070 ;_HandelGothic_BT21x22_Regular+2432
0x75A4	0x00700070 ;_HandelGothic_BT21x22_Regular+2436
0x75A8	0x00700070 ;_HandelGothic_BT21x22_Regular+2440
0x75AC	0x00700070 ;_HandelGothic_BT21x22_Regular+2444
0x75B0	0x00700070 ;_HandelGothic_BT21x22_Regular+2448
0x75B4	0x00000000 ;_HandelGothic_BT21x22_Regular+2452
0x75B8	0x00000000 ;_HandelGothic_BT21x22_Regular+2456
0x75BC	0x00000000 ;_HandelGothic_BT21x22_Regular+2460
0x75C0	0x00000000 ;_HandelGothic_BT21x22_Regular+2464
0x75C4	0x1C0E1C0E ;_HandelGothic_BT21x22_Regular+2468
0x75C8	0x1C0E1C0E ;_HandelGothic_BT21x22_Regular+2472
0x75CC	0x1C0E1C0E ;_HandelGothic_BT21x22_Regular+2476
0x75D0	0x1C0E1C0E ;_HandelGothic_BT21x22_Regular+2480
0x75D4	0x1C0E1C0E ;_HandelGothic_BT21x22_Regular+2484
0x75D8	0x1E1E1C0E ;_HandelGothic_BT21x22_Regular+2488
0x75DC	0x03F00FFC ;_HandelGothic_BT21x22_Regular+2492
0x75E0	0x00000000 ;_HandelGothic_BT21x22_Regular+2496
0x75E4	0x00000000 ;_HandelGothic_BT21x22_Regular+2500
0x75E8	0x00000000 ;_HandelGothic_BT21x22_Regular+2504
0x75EC	0x00000000 ;_HandelGothic_BT21x22_Regular+2508
0x75F0	0x1C073807 ;_HandelGothic_BT21x22_Regular+2512
0x75F4	0x1E0F1C07 ;_HandelGothic_BT21x22_Regular+2516
0x75F8	0x0F1E0E0E ;_HandelGothic_BT21x22_Regular+2520
0x75FC	0x071C071C ;_HandelGothic_BT21x22_Regular+2524
0x7600	0x03B803B8 ;_HandelGothic_BT21x22_Regular+2528
0x7604	0x01F003F8 ;_HandelGothic_BT21x22_Regular+2532
0x7608	0x00E001F0 ;_HandelGothic_BT21x22_Regular+2536
0x760C	0x00000000 ;_HandelGothic_BT21x22_Regular+2540
0x7610	0x00000000 ;_HandelGothic_BT21x22_Regular+2544
0x7614	0x00000000 ;_HandelGothic_BT21x22_Regular+2548
0x7618	0x00000000 ;_HandelGothic_BT21x22_Regular+2552
0x761C	0x00000000 ;_HandelGothic_BT21x22_Regular+2556
0x7620	0x071C0E07 ;_HandelGothic_BT21x22_Regular+2560
0x7624	0x1F061C0F ;_HandelGothic_BT21x22_Regular+2564
0x7628	0x0E1F0E0E ;_HandelGothic_BT21x22_Regular+2568
0x762C	0x8C0E1B0E ;_HandelGothic_BT21x22_Regular+2572
0x7630	0x3B9C063B ;_HandelGothic_BT21x22_Regular+2576
0x7634	0x07399C07 ;_HandelGothic_BT21x22_Regular+2580
0x7638	0xF807319C ;_HandelGothic_BT21x22_Regular+2584
0x763C	0xF1F803F1 ;_HandelGothic_BT21x22_Regular+2588
0x7640	0x03F1F803 ;_HandelGothic_BT21x22_Regular+2592
0x7644	0xF001E0F0 ;_HandelGothic_BT21x22_Regular+2596
0x7648	0x000001E0 ;_HandelGothic_BT21x22_Regular+2600
0x764C	0x00000000 ;_HandelGothic_BT21x22_Regular+2604
0x7650	0x00000000 ;_HandelGothic_BT21x22_Regular+2608
0x7654	0x00000000 ;_HandelGothic_BT21x22_Regular+2612
0x7658	0x00000000 ;_HandelGothic_BT21x22_Regular+2616
0x765C	0x1E0F0000 ;_HandelGothic_BT21x22_Regular+2620
0x7660	0x071C0F0E ;_HandelGothic_BT21x22_Regular+2624
0x7664	0x03F803BC ;_HandelGothic_BT21x22_Regular+2628
0x7668	0x00F001F0 ;_HandelGothic_BT21x22_Regular+2632
0x766C	0x01F001F0 ;_HandelGothic_BT21x22_Regular+2636
0x7670	0x07BC03B8 ;_HandelGothic_BT21x22_Regular+2640
0x7674	0x0F0E071C ;_HandelGothic_BT21x22_Regular+2644
0x7678	0x00001E0F ;_HandelGothic_BT21x22_Regular+2648
0x767C	0x00000000 ;_HandelGothic_BT21x22_Regular+2652
0x7680	0x00000000 ;_HandelGothic_BT21x22_Regular+2656
0x7684	0x00000000 ;_HandelGothic_BT21x22_Regular+2660
0x7688	0x0F030000 ;_HandelGothic_BT21x22_Regular+2664
0x768C	0x038E0707 ;_HandelGothic_BT21x22_Regular+2668
0x7690	0x01DC038E ;_HandelGothic_BT21x22_Regular+2672
0x7694	0x00F800F8 ;_HandelGothic_BT21x22_Regular+2676
0x7698	0x00700070 ;_HandelGothic_BT21x22_Regular+2680
0x769C	0x00700070 ;_HandelGothic_BT21x22_Regular+2684
0x76A0	0x00700070 ;_HandelGothic_BT21x22_Regular+2688
0x76A4	0x00000070 ;_HandelGothic_BT21x22_Regular+2692
0x76A8	0x00000000 ;_HandelGothic_BT21x22_Regular+2696
0x76AC	0x00000000 ;_HandelGothic_BT21x22_Regular+2700
0x76B0	0x00000000 ;_HandelGothic_BT21x22_Regular+2704
0x76B4	0x1FFE0000 ;_HandelGothic_BT21x22_Regular+2708
0x76B8	0x1E001FFE ;_HandelGothic_BT21x22_Regular+2712
0x76BC	0x07800F00 ;_HandelGothic_BT21x22_Regular+2716
0x76C0	0x01E003C0 ;_HandelGothic_BT21x22_Regular+2720
0x76C4	0x00F001E0 ;_HandelGothic_BT21x22_Regular+2724
0x76C8	0x003C0078 ;_HandelGothic_BT21x22_Regular+2728
0x76CC	0x1FFE001E ;_HandelGothic_BT21x22_Regular+2732
0x76D0	0x00001FFE ;_HandelGothic_BT21x22_Regular+2736
0x76D4	0x00000000 ;_HandelGothic_BT21x22_Regular+2740
0x76D8	0x00000000 ;_HandelGothic_BT21x22_Regular+2744
0x76DC	0x3E3E0000 ;_HandelGothic_BT21x22_Regular+2748
0x76E0	0x06060606 ;_HandelGothic_BT21x22_Regular+2752
0x76E4	0x06060606 ;_HandelGothic_BT21x22_Regular+2756
0x76E8	0x06060606 ;_HandelGothic_BT21x22_Regular+2760
0x76EC	0x00003E3E ;_HandelGothic_BT21x22_Regular+2764
0x76F0	0x00000000 ;_HandelGothic_BT21x22_Regular+2768
0x76F4	0x06020203 ;_HandelGothic_BT21x22_Regular+2772
0x76F8	0x08080C04 ;_HandelGothic_BT21x22_Regular+2776
0x76FC	0x20301010 ;_HandelGothic_BT21x22_Regular+2780
0x7700	0xC0404060 ;_HandelGothic_BT21x22_Regular+2784
0x7704	0x00000000 ;_HandelGothic_BT21x22_Regular+2788
0x7708	0x1F1F0000 ;_HandelGothic_BT21x22_Regular+2792
0x770C	0x18181818 ;_HandelGothic_BT21x22_Regular+2796
0x7710	0x18181818 ;_HandelGothic_BT21x22_Regular+2800
0x7714	0x18181818 ;_HandelGothic_BT21x22_Regular+2804
0x7718	0x00001F1F ;_HandelGothic_BT21x22_Regular+2808
0x771C	0x00000000 ;_HandelGothic_BT21x22_Regular+2812
0x7720	0x00000000 ;_HandelGothic_BT21x22_Regular+2816
0x7724	0x0F800700 ;_HandelGothic_BT21x22_Regular+2820
0x7728	0x38E01DC0 ;_HandelGothic_BT21x22_Regular+2824
0x772C	0x00007070 ;_HandelGothic_BT21x22_Regular+2828
0x7730	0x00000000 ;_HandelGothic_BT21x22_Regular+2832
0x7734	0x00000000 ;_HandelGothic_BT21x22_Regular+2836
0x7738	0x00000000 ;_HandelGothic_BT21x22_Regular+2840
0x773C	0x00000000 ;_HandelGothic_BT21x22_Regular+2844
0x7740	0x00000000 ;_HandelGothic_BT21x22_Regular+2848
0x7744	0x00000000 ;_HandelGothic_BT21x22_Regular+2852
0x7748	0x00000000 ;_HandelGothic_BT21x22_Regular+2856
0x774C	0x00000000 ;_HandelGothic_BT21x22_Regular+2860
0x7750	0x00000000 ;_HandelGothic_BT21x22_Regular+2864
0x7754	0x00000000 ;_HandelGothic_BT21x22_Regular+2868
0x7758	0x00000000 ;_HandelGothic_BT21x22_Regular+2872
0x775C	0x00000000 ;_HandelGothic_BT21x22_Regular+2876
0x7760	0x00000000 ;_HandelGothic_BT21x22_Regular+2880
0x7764	0x00000000 ;_HandelGothic_BT21x22_Regular+2884
0x7768	0x00000000 ;_HandelGothic_BT21x22_Regular+2888
0x776C	0x00000000 ;_HandelGothic_BT21x22_Regular+2892
0x7770	0x03FF0000 ;_HandelGothic_BT21x22_Regular+2896
0x7774	0x00000000 ;_HandelGothic_BT21x22_Regular+2900
0x7778	0x0060301C ;_HandelGothic_BT21x22_Regular+2904
0x777C	0x00000000 ;_HandelGothic_BT21x22_Regular+2908
0x7780	0x00000000 ;_HandelGothic_BT21x22_Regular+2912
0x7784	0x00000000 ;_HandelGothic_BT21x22_Regular+2916
0x7788	0x00000000 ;_HandelGothic_BT21x22_Regular+2920
0x778C	0x00000000 ;_HandelGothic_BT21x22_Regular+2924
0x7790	0x00000000 ;_HandelGothic_BT21x22_Regular+2928
0x7794	0x00000000 ;_HandelGothic_BT21x22_Regular+2932
0x7798	0x01FC0000 ;_HandelGothic_BT21x22_Regular+2936
0x779C	0x070003FC ;_HandelGothic_BT21x22_Regular+2940
0x77A0	0x07FC0700 ;_HandelGothic_BT21x22_Regular+2944
0x77A4	0x070E07FE ;_HandelGothic_BT21x22_Regular+2948
0x77A8	0x07FE070E ;_HandelGothic_BT21x22_Regular+2952
0x77AC	0x000007FC ;_HandelGothic_BT21x22_Regular+2956
0x77B0	0x00000000 ;_HandelGothic_BT21x22_Regular+2960
0x77B4	0x00000000 ;_HandelGothic_BT21x22_Regular+2964
0x77B8	0x00000000 ;_HandelGothic_BT21x22_Regular+2968
0x77BC	0x000E0000 ;_HandelGothic_BT21x22_Regular+2972
0x77C0	0x000E000E ;_HandelGothic_BT21x22_Regular+2976
0x77C4	0x01FE000E ;_HandelGothic_BT21x22_Regular+2980
0x77C8	0x078E03FE ;_HandelGothic_BT21x22_Regular+2984
0x77CC	0x070E070E ;_HandelGothic_BT21x22_Regular+2988
0x77D0	0x070E070E ;_HandelGothic_BT21x22_Regular+2992
0x77D4	0x03FE038E ;_HandelGothic_BT21x22_Regular+2996
0x77D8	0x000001FE ;_HandelGothic_BT21x22_Regular+3000
0x77DC	0x00000000 ;_HandelGothic_BT21x22_Regular+3004
0x77E0	0x00000000 ;_HandelGothic_BT21x22_Regular+3008
0x77E4	0x00000000 ;_HandelGothic_BT21x22_Regular+3012
0x77E8	0x00000000 ;_HandelGothic_BT21x22_Regular+3016
0x77EC	0x00000000 ;_HandelGothic_BT21x22_Regular+3020
0x77F0	0x03F00000 ;_HandelGothic_BT21x22_Regular+3024
0x77F4	0x001C03FC ;_HandelGothic_BT21x22_Regular+3028
0x77F8	0x000E000E ;_HandelGothic_BT21x22_Regular+3032
0x77FC	0x000E000E ;_HandelGothic_BT21x22_Regular+3036
0x7800	0x03FC001C ;_HandelGothic_BT21x22_Regular+3040
0x7804	0x000003F0 ;_HandelGothic_BT21x22_Regular+3044
0x7808	0x00000000 ;_HandelGothic_BT21x22_Regular+3048
0x780C	0x00000000 ;_HandelGothic_BT21x22_Regular+3052
0x7810	0x00000000 ;_HandelGothic_BT21x22_Regular+3056
0x7814	0x07000000 ;_HandelGothic_BT21x22_Regular+3060
0x7818	0x07000700 ;_HandelGothic_BT21x22_Regular+3064
0x781C	0x07F80700 ;_HandelGothic_BT21x22_Regular+3068
0x7820	0x071E07FC ;_HandelGothic_BT21x22_Regular+3072
0x7824	0x070E070E ;_HandelGothic_BT21x22_Regular+3076
0x7828	0x070E070E ;_HandelGothic_BT21x22_Regular+3080
0x782C	0x07FC071C ;_HandelGothic_BT21x22_Regular+3084
0x7830	0x000007F8 ;_HandelGothic_BT21x22_Regular+3088
0x7834	0x00000000 ;_HandelGothic_BT21x22_Regular+3092
0x7838	0x00000000 ;_HandelGothic_BT21x22_Regular+3096
0x783C	0x00000000 ;_HandelGothic_BT21x22_Regular+3100
0x7840	0x00000000 ;_HandelGothic_BT21x22_Regular+3104
0x7844	0x00000000 ;_HandelGothic_BT21x22_Regular+3108
0x7848	0x03F80000 ;_HandelGothic_BT21x22_Regular+3112
0x784C	0x000E03FC ;_HandelGothic_BT21x22_Regular+3116
0x7850	0x03FE000E ;_HandelGothic_BT21x22_Regular+3120
0x7854	0x000E03FE ;_HandelGothic_BT21x22_Regular+3124
0x7858	0x03FC000E ;_HandelGothic_BT21x22_Regular+3128
0x785C	0x000003F8 ;_HandelGothic_BT21x22_Regular+3132
0x7860	0x00000000 ;_HandelGothic_BT21x22_Regular+3136
0x7864	0x00000000 ;_HandelGothic_BT21x22_Regular+3140
0x7868	0xFCF80000 ;_HandelGothic_BT21x22_Regular+3144
0x786C	0xFFFF1C1C ;_HandelGothic_BT21x22_Regular+3148
0x7870	0x1C1C1C1C ;_HandelGothic_BT21x22_Regular+3152
0x7874	0x1C1C1C1C ;_HandelGothic_BT21x22_Regular+3156
0x7878	0x00000000 ;_HandelGothic_BT21x22_Regular+3160
0x787C	0x00000000 ;_HandelGothic_BT21x22_Regular+3164
0x7880	0x00000000 ;_HandelGothic_BT21x22_Regular+3168
0x7884	0x00000000 ;_HandelGothic_BT21x22_Regular+3172
0x7888	0x00000000 ;_HandelGothic_BT21x22_Regular+3176
0x788C	0x07FC07F8 ;_HandelGothic_BT21x22_Regular+3180
0x7890	0x070E071C ;_HandelGothic_BT21x22_Regular+3184
0x7894	0x070E070E ;_HandelGothic_BT21x22_Regular+3188
0x7898	0x071E070E ;_HandelGothic_BT21x22_Regular+3192
0x789C	0x07F807FC ;_HandelGothic_BT21x22_Regular+3196
0x78A0	0x07000700 ;_HandelGothic_BT21x22_Regular+3200
0x78A4	0x01FC03FC ;_HandelGothic_BT21x22_Regular+3204
0x78A8	0x00000000 ;_HandelGothic_BT21x22_Regular+3208
0x78AC	0x00000000 ;_HandelGothic_BT21x22_Regular+3212
0x78B0	0x000E000E ;_HandelGothic_BT21x22_Regular+3216
0x78B4	0x000E000E ;_HandelGothic_BT21x22_Regular+3220
0x78B8	0x03FE01FE ;_HandelGothic_BT21x22_Regular+3224
0x78BC	0x038E038E ;_HandelGothic_BT21x22_Regular+3228
0x78C0	0x038E038E ;_HandelGothic_BT21x22_Regular+3232
0x78C4	0x038E038E ;_HandelGothic_BT21x22_Regular+3236
0x78C8	0x038E038E ;_HandelGothic_BT21x22_Regular+3240
0x78CC	0x00000000 ;_HandelGothic_BT21x22_Regular+3244
0x78D0	0x00000000 ;_HandelGothic_BT21x22_Regular+3248
0x78D4	0x00000000 ;_HandelGothic_BT21x22_Regular+3252
0x78D8	0x000E0E00 ;_HandelGothic_BT21x22_Regular+3256
0x78DC	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+3260
0x78E0	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+3264
0x78E4	0x00000E0E ;_HandelGothic_BT21x22_Regular+3268
0x78E8	0x00000000 ;_HandelGothic_BT21x22_Regular+3272
0x78EC	0x0E000000 ;_HandelGothic_BT21x22_Regular+3276
0x78F0	0x0E0E000E ;_HandelGothic_BT21x22_Regular+3280
0x78F4	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+3284
0x78F8	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+3288
0x78FC	0x07070E0E ;_HandelGothic_BT21x22_Regular+3292
0x7900	0x00000000 ;_HandelGothic_BT21x22_Regular+3296
0x7904	0x00000000 ;_HandelGothic_BT21x22_Regular+3300
0x7908	0x000E000E ;_HandelGothic_BT21x22_Regular+3304
0x790C	0x000E000E ;_HandelGothic_BT21x22_Regular+3308
0x7910	0x038E070E ;_HandelGothic_BT21x22_Regular+3312
0x7914	0x00EE01CE ;_HandelGothic_BT21x22_Regular+3316
0x7918	0x007E007E ;_HandelGothic_BT21x22_Regular+3320
0x791C	0x01CE00EE ;_HandelGothic_BT21x22_Regular+3324
0x7920	0x078E038E ;_HandelGothic_BT21x22_Regular+3328
0x7924	0x00000000 ;_HandelGothic_BT21x22_Regular+3332
0x7928	0x00000000 ;_HandelGothic_BT21x22_Regular+3336
0x792C	0x00000000 ;_HandelGothic_BT21x22_Regular+3340
0x7930	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+3344
0x7934	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+3348
0x7938	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+3352
0x793C	0x00000E0E ;_HandelGothic_BT21x22_Regular+3356
0x7940	0x00000000 ;_HandelGothic_BT21x22_Regular+3360
0x7944	0x00000000 ;_HandelGothic_BT21x22_Regular+3364
0x7948	0x00000000 ;_HandelGothic_BT21x22_Regular+3368
0x794C	0x00000000 ;_HandelGothic_BT21x22_Regular+3372
0x7950	0x1FFE0000 ;_HandelGothic_BT21x22_Regular+3376
0x7954	0x39CE3FFE ;_HandelGothic_BT21x22_Regular+3380
0x7958	0x39CE39CE ;_HandelGothic_BT21x22_Regular+3384
0x795C	0x39CE39CE ;_HandelGothic_BT21x22_Regular+3388
0x7960	0x39CE39CE ;_HandelGothic_BT21x22_Regular+3392
0x7964	0x000039CE ;_HandelGothic_BT21x22_Regular+3396
0x7968	0x00000000 ;_HandelGothic_BT21x22_Regular+3400
0x796C	0x00000000 ;_HandelGothic_BT21x22_Regular+3404
0x7970	0x00000000 ;_HandelGothic_BT21x22_Regular+3408
0x7974	0x00000000 ;_HandelGothic_BT21x22_Regular+3412
0x7978	0x00000000 ;_HandelGothic_BT21x22_Regular+3416
0x797C	0x01FE0000 ;_HandelGothic_BT21x22_Regular+3420
0x7980	0x038E03FE ;_HandelGothic_BT21x22_Regular+3424
0x7984	0x038E038E ;_HandelGothic_BT21x22_Regular+3428
0x7988	0x038E038E ;_HandelGothic_BT21x22_Regular+3432
0x798C	0x038E038E ;_HandelGothic_BT21x22_Regular+3436
0x7990	0x0000038E ;_HandelGothic_BT21x22_Regular+3440
0x7994	0x00000000 ;_HandelGothic_BT21x22_Regular+3444
0x7998	0x00000000 ;_HandelGothic_BT21x22_Regular+3448
0x799C	0x00000000 ;_HandelGothic_BT21x22_Regular+3452
0x79A0	0x00000000 ;_HandelGothic_BT21x22_Regular+3456
0x79A4	0x00000000 ;_HandelGothic_BT21x22_Regular+3460
0x79A8	0x01F00000 ;_HandelGothic_BT21x22_Regular+3464
0x79AC	0x071C07FC ;_HandelGothic_BT21x22_Regular+3468
0x79B0	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+3472
0x79B4	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+3476
0x79B8	0x07FC071C ;_HandelGothic_BT21x22_Regular+3480
0x79BC	0x000001F0 ;_HandelGothic_BT21x22_Regular+3484
0x79C0	0x00000000 ;_HandelGothic_BT21x22_Regular+3488
0x79C4	0x00000000 ;_HandelGothic_BT21x22_Regular+3492
0x79C8	0x00000000 ;_HandelGothic_BT21x22_Regular+3496
0x79CC	0x00000000 ;_HandelGothic_BT21x22_Regular+3500
0x79D0	0x00000000 ;_HandelGothic_BT21x22_Regular+3504
0x79D4	0x01FE0000 ;_HandelGothic_BT21x22_Regular+3508
0x79D8	0x038E03FE ;_HandelGothic_BT21x22_Regular+3512
0x79DC	0x070E070E ;_HandelGothic_BT21x22_Regular+3516
0x79E0	0x070E070E ;_HandelGothic_BT21x22_Regular+3520
0x79E4	0x03FE078E ;_HandelGothic_BT21x22_Regular+3524
0x79E8	0x000E01FE ;_HandelGothic_BT21x22_Regular+3528
0x79EC	0x000E000E ;_HandelGothic_BT21x22_Regular+3532
0x79F0	0x0000000E ;_HandelGothic_BT21x22_Regular+3536
0x79F4	0x00000000 ;_HandelGothic_BT21x22_Regular+3540
0x79F8	0x00000000 ;_HandelGothic_BT21x22_Regular+3544
0x79FC	0x00000000 ;_HandelGothic_BT21x22_Regular+3548
0x7A00	0x07F80000 ;_HandelGothic_BT21x22_Regular+3552
0x7A04	0x071C07FC ;_HandelGothic_BT21x22_Regular+3556
0x7A08	0x070E070E ;_HandelGothic_BT21x22_Regular+3560
0x7A0C	0x070E070E ;_HandelGothic_BT21x22_Regular+3564
0x7A10	0x07FC071E ;_HandelGothic_BT21x22_Regular+3568
0x7A14	0x070007F8 ;_HandelGothic_BT21x22_Regular+3572
0x7A18	0x07000700 ;_HandelGothic_BT21x22_Regular+3576
0x7A1C	0x00000700 ;_HandelGothic_BT21x22_Regular+3580
0x7A20	0x00000000 ;_HandelGothic_BT21x22_Regular+3584
0x7A24	0xFE7E0000 ;_HandelGothic_BT21x22_Regular+3588
0x7A28	0x0E0EEEEE ;_HandelGothic_BT21x22_Regular+3592
0x7A2C	0x0E0E0E0E ;_HandelGothic_BT21x22_Regular+3596
0x7A30	0x00000000 ;_HandelGothic_BT21x22_Regular+3600
0x7A34	0x00000000 ;_HandelGothic_BT21x22_Regular+3604
0x7A38	0x00000000 ;_HandelGothic_BT21x22_Regular+3608
0x7A3C	0x00000000 ;_HandelGothic_BT21x22_Regular+3612
0x7A40	0x00000000 ;_HandelGothic_BT21x22_Regular+3616
0x7A44	0x03FE03FC ;_HandelGothic_BT21x22_Regular+3620
0x7A48	0x000E000E ;_HandelGothic_BT21x22_Regular+3624
0x7A4C	0x07FC03FE ;_HandelGothic_BT21x22_Regular+3628
0x7A50	0x07000700 ;_HandelGothic_BT21x22_Regular+3632
0x7A54	0x03FE07FE ;_HandelGothic_BT21x22_Regular+3636
0x7A58	0x00000000 ;_HandelGothic_BT21x22_Regular+3640
0x7A5C	0x00000000 ;_HandelGothic_BT21x22_Regular+3644
0x7A60	0x00000000 ;_HandelGothic_BT21x22_Regular+3648
0x7A64	0x1C1C1C1C ;_HandelGothic_BT21x22_Regular+3652
0x7A68	0x1C1CFFFF ;_HandelGothic_BT21x22_Regular+3656
0x7A6C	0x1C1C1C1C ;_HandelGothic_BT21x22_Regular+3660
0x7A70	0x0000F8FC ;_HandelGothic_BT21x22_Regular+3664
0x7A74	0x00000000 ;_HandelGothic_BT21x22_Regular+3668
0x7A78	0x00000000 ;_HandelGothic_BT21x22_Regular+3672
0x7A7C	0x00000000 ;_HandelGothic_BT21x22_Regular+3676
0x7A80	0x00000000 ;_HandelGothic_BT21x22_Regular+3680
0x7A84	0x038E0000 ;_HandelGothic_BT21x22_Regular+3684
0x7A88	0x038E038E ;_HandelGothic_BT21x22_Regular+3688
0x7A8C	0x038E038E ;_HandelGothic_BT21x22_Regular+3692
0x7A90	0x038E038E ;_HandelGothic_BT21x22_Regular+3696
0x7A94	0x03FE038E ;_HandelGothic_BT21x22_Regular+3700
0x7A98	0x000003F8 ;_HandelGothic_BT21x22_Regular+3704
0x7A9C	0x00000000 ;_HandelGothic_BT21x22_Regular+3708
0x7AA0	0x00000000 ;_HandelGothic_BT21x22_Regular+3712
0x7AA4	0x00000000 ;_HandelGothic_BT21x22_Regular+3716
0x7AA8	0x00000000 ;_HandelGothic_BT21x22_Regular+3720
0x7AAC	0x00000000 ;_HandelGothic_BT21x22_Regular+3724
0x7AB0	0x07070000 ;_HandelGothic_BT21x22_Regular+3728
0x7AB4	0x038E0306 ;_HandelGothic_BT21x22_Regular+3732
0x7AB8	0x019C038E ;_HandelGothic_BT21x22_Regular+3736
0x7ABC	0x00D801DC ;_HandelGothic_BT21x22_Regular+3740
0x7AC0	0x00F800F8 ;_HandelGothic_BT21x22_Regular+3744
0x7AC4	0x00000070 ;_HandelGothic_BT21x22_Regular+3748
0x7AC8	0x00000000 ;_HandelGothic_BT21x22_Regular+3752
0x7ACC	0x00000000 ;_HandelGothic_BT21x22_Regular+3756
0x7AD0	0x00000000 ;_HandelGothic_BT21x22_Regular+3760
0x7AD4	0x00000000 ;_HandelGothic_BT21x22_Regular+3764
0x7AD8	0x00000000 ;_HandelGothic_BT21x22_Regular+3768
0x7ADC	0x00000000 ;_HandelGothic_BT21x22_Regular+3772
0x7AE0	0x00000000 ;_HandelGothic_BT21x22_Regular+3776
0x7AE4	0xC3830000 ;_HandelGothic_BT21x22_Regular+3780
0x7AE8	0x01C7C701 ;_HandelGothic_BT21x22_Regular+3784
0x7AEC	0xC600C7C6 ;_HandelGothic_BT21x22_Regular+3788
0x7AF0	0xEEEE00C6 ;_HandelGothic_BT21x22_Regular+3792
0x7AF4	0x006EEC00 ;_HandelGothic_BT21x22_Regular+3796
0x7AF8	0x7C006C6C ;_HandelGothic_BT21x22_Regular+3800
0x7AFC	0x3C78007C ;_HandelGothic_BT21x22_Regular+3804
0x7B00	0x00383800 ;_HandelGothic_BT21x22_Regular+3808
0x7B04	0x00000000 ;_HandelGothic_BT21x22_Regular+3812
0x7B08	0x00000000 ;_HandelGothic_BT21x22_Regular+3816
0x7B0C	0x00000000 ;_HandelGothic_BT21x22_Regular+3820
0x7B10	0x00000000 ;_HandelGothic_BT21x22_Regular+3824
0x7B14	0x00000000 ;_HandelGothic_BT21x22_Regular+3828
0x7B18	0x00000000 ;_HandelGothic_BT21x22_Regular+3832
0x7B1C	0x00000000 ;_HandelGothic_BT21x22_Regular+3836
0x7B20	0x01CE0387 ;_HandelGothic_BT21x22_Regular+3840
0x7B24	0x00FC00FC ;_HandelGothic_BT21x22_Regular+3844
0x7B28	0x00780078 ;_HandelGothic_BT21x22_Regular+3848
0x7B2C	0x00FC007C ;_HandelGothic_BT21x22_Regular+3852
0x7B30	0x038701CE ;_HandelGothic_BT21x22_Regular+3856
0x7B34	0x00000000 ;_HandelGothic_BT21x22_Regular+3860
0x7B38	0x00000000 ;_HandelGothic_BT21x22_Regular+3864
0x7B3C	0x00000000 ;_HandelGothic_BT21x22_Regular+3868
0x7B40	0x00000000 ;_HandelGothic_BT21x22_Regular+3872
0x7B44	0x00000000 ;_HandelGothic_BT21x22_Regular+3876
0x7B48	0x00000000 ;_HandelGothic_BT21x22_Regular+3880
0x7B4C	0x038E038E ;_HandelGothic_BT21x22_Regular+3884
0x7B50	0x038E038E ;_HandelGothic_BT21x22_Regular+3888
0x7B54	0x038E038E ;_HandelGothic_BT21x22_Regular+3892
0x7B58	0x038E038E ;_HandelGothic_BT21x22_Regular+3896
0x7B5C	0x03FC03FE ;_HandelGothic_BT21x22_Regular+3900
0x7B60	0x03800380 ;_HandelGothic_BT21x22_Regular+3904
0x7B64	0x00FE01FE ;_HandelGothic_BT21x22_Regular+3908
0x7B68	0x00000000 ;_HandelGothic_BT21x22_Regular+3912
0x7B6C	0x00000000 ;_HandelGothic_BT21x22_Regular+3916
0x7B70	0x00000000 ;_HandelGothic_BT21x22_Regular+3920
0x7B74	0x00000000 ;_HandelGothic_BT21x22_Regular+3924
0x7B78	0x03FE03FE ;_HandelGothic_BT21x22_Regular+3928
0x7B7C	0x01E003C0 ;_HandelGothic_BT21x22_Regular+3932
0x7B80	0x007800F0 ;_HandelGothic_BT21x22_Regular+3936
0x7B84	0x001E003C ;_HandelGothic_BT21x22_Regular+3940
0x7B88	0x03FE03FE ;_HandelGothic_BT21x22_Regular+3944
0x7B8C	0x00000000 ;_HandelGothic_BT21x22_Regular+3948
0x7B90	0x00000000 ;_HandelGothic_BT21x22_Regular+3952
0x7B94	0x00000000 ;_HandelGothic_BT21x22_Regular+3956
0x7B98	0x3030F0E0 ;_HandelGothic_BT21x22_Regular+3960
0x7B9C	0x30303030 ;_HandelGothic_BT21x22_Regular+3964
0x7BA0	0x30301C1C ;_HandelGothic_BT21x22_Regular+3968
0x7BA4	0x30303030 ;_HandelGothic_BT21x22_Regular+3972
0x7BA8	0x0000E0F0 ;_HandelGothic_BT21x22_Regular+3976
0x7BAC	0x30303000 ;_HandelGothic_BT21x22_Regular+3980
0x7BB0	0x30303030 ;_HandelGothic_BT21x22_Regular+3984
0x7BB4	0x30303030 ;_HandelGothic_BT21x22_Regular+3988
0x7BB8	0x30303030 ;_HandelGothic_BT21x22_Regular+3992
0x7BBC	0x30303030 ;_HandelGothic_BT21x22_Regular+3996
0x7BC0	0x00000000 ;_HandelGothic_BT21x22_Regular+4000
0x7BC4	0x18181E0E ;_HandelGothic_BT21x22_Regular+4004
0x7BC8	0x18181818 ;_HandelGothic_BT21x22_Regular+4008
0x7BCC	0x18187070 ;_HandelGothic_BT21x22_Regular+4012
0x7BD0	0x18181818 ;_HandelGothic_BT21x22_Regular+4016
0x7BD4	0x00000E1E ;_HandelGothic_BT21x22_Regular+4020
0x7BD8	0x00000000 ;_HandelGothic_BT21x22_Regular+4024
0x7BDC	0x00000000 ;_HandelGothic_BT21x22_Regular+4028
0x7BE0	0x00000000 ;_HandelGothic_BT21x22_Regular+4032
0x7BE4	0x00000000 ;_HandelGothic_BT21x22_Regular+4036
0x7BE8	0x00000000 ;_HandelGothic_BT21x22_Regular+4040
0x7BEC	0x1FFC10F8 ;_HandelGothic_BT21x22_Regular+4044
0x7BF0	0x00000F04 ;_HandelGothic_BT21x22_Regular+4048
0x7BF4	0x00000000 ;_HandelGothic_BT21x22_Regular+4052
0x7BF8	0x00000000 ;_HandelGothic_BT21x22_Regular+4056
0x7BFC	0x00000000 ;_HandelGothic_BT21x22_Regular+4060
0x7C00	0x00000000 ;_HandelGothic_BT21x22_Regular+4064
0x7C04	0x00000000 ;_HandelGothic_BT21x22_Regular+4068
0x7C08	0x00000000 ;_HandelGothic_BT21x22_Regular+4072
0x7C0C	0x040207FE ;_HandelGothic_BT21x22_Regular+4076
0x7C10	0x04020402 ;_HandelGothic_BT21x22_Regular+4080
0x7C14	0x04020402 ;_HandelGothic_BT21x22_Regular+4084
0x7C18	0x04020402 ;_HandelGothic_BT21x22_Regular+4088
0x7C1C	0x04020402 ;_HandelGothic_BT21x22_Regular+4092
0x7C20	0x04020402 ;_HandelGothic_BT21x22_Regular+4096
0x7C24	0x04020402 ;_HandelGothic_BT21x22_Regular+4100
0x7C28	0x04020402 ;_HandelGothic_BT21x22_Regular+4104
0x7C2C	0x07FE ;_HandelGothic_BT21x22_Regular+4108
; end of _HandelGothic_BT21x22_Regular
;__Lib_TFT.c,4303 :: _TFT_defaultFont [2168]
0x7C2E	0x00200000 ;_TFT_defaultFont+0
0x7C32	0x0010007F ;_TFT_defaultFont+4
0x7C36	0x00018801 ;_TFT_defaultFont+8
0x7C3A	0x00019803 ;_TFT_defaultFont+12
0x7C3E	0x0001A805 ;_TFT_defaultFont+16
0x7C42	0x0001B808 ;_TFT_defaultFont+20
0x7C46	0x0001C807 ;_TFT_defaultFont+24
0x7C4A	0x0001D80D ;_TFT_defaultFont+28
0x7C4E	0x0001F80A ;_TFT_defaultFont+32
0x7C52	0x00021803 ;_TFT_defaultFont+36
0x7C56	0x00022805 ;_TFT_defaultFont+40
0x7C5A	0x00023805 ;_TFT_defaultFont+44
0x7C5E	0x00024807 ;_TFT_defaultFont+48
0x7C62	0x00025809 ;_TFT_defaultFont+52
0x7C66	0x00027803 ;_TFT_defaultFont+56
0x7C6A	0x00028805 ;_TFT_defaultFont+60
0x7C6E	0x00029803 ;_TFT_defaultFont+64
0x7C72	0x0002A806 ;_TFT_defaultFont+68
0x7C76	0x0002B807 ;_TFT_defaultFont+72
0x7C7A	0x0002C807 ;_TFT_defaultFont+76
0x7C7E	0x0002D807 ;_TFT_defaultFont+80
0x7C82	0x0002E807 ;_TFT_defaultFont+84
0x7C86	0x0002F807 ;_TFT_defaultFont+88
0x7C8A	0x00030807 ;_TFT_defaultFont+92
0x7C8E	0x00031807 ;_TFT_defaultFont+96
0x7C92	0x00032807 ;_TFT_defaultFont+100
0x7C96	0x00033807 ;_TFT_defaultFont+104
0x7C9A	0x00034807 ;_TFT_defaultFont+108
0x7C9E	0x00035803 ;_TFT_defaultFont+112
0x7CA2	0x00036803 ;_TFT_defaultFont+116
0x7CA6	0x00037809 ;_TFT_defaultFont+120
0x7CAA	0x00039809 ;_TFT_defaultFont+124
0x7CAE	0x0003B809 ;_TFT_defaultFont+128
0x7CB2	0x0003D806 ;_TFT_defaultFont+132
0x7CB6	0x0003E809 ;_TFT_defaultFont+136
0x7CBA	0x00040809 ;_TFT_defaultFont+140
0x7CBE	0x00042807 ;_TFT_defaultFont+144
0x7CC2	0x00043807 ;_TFT_defaultFont+148
0x7CC6	0x00044808 ;_TFT_defaultFont+152
0x7CCA	0x00045806 ;_TFT_defaultFont+156
0x7CCE	0x00046806 ;_TFT_defaultFont+160
0x7CD2	0x00047807 ;_TFT_defaultFont+164
0x7CD6	0x00048808 ;_TFT_defaultFont+168
0x7CDA	0x00049804 ;_TFT_defaultFont+172
0x7CDE	0x0004A805 ;_TFT_defaultFont+176
0x7CE2	0x0004B807 ;_TFT_defaultFont+180
0x7CE6	0x0004C806 ;_TFT_defaultFont+184
0x7CEA	0x0004D80A ;_TFT_defaultFont+188
0x7CEE	0x0004F807 ;_TFT_defaultFont+192
0x7CF2	0x00050808 ;_TFT_defaultFont+196
0x7CF6	0x00051807 ;_TFT_defaultFont+200
0x7CFA	0x00052808 ;_TFT_defaultFont+204
0x7CFE	0x00053808 ;_TFT_defaultFont+208
0x7D02	0x00054807 ;_TFT_defaultFont+212
0x7D06	0x00055806 ;_TFT_defaultFont+216
0x7D0A	0x00056807 ;_TFT_defaultFont+220
0x7D0E	0x00057808 ;_TFT_defaultFont+224
0x7D12	0x0005880C ;_TFT_defaultFont+228
0x7D16	0x0005A808 ;_TFT_defaultFont+232
0x7D1A	0x0005B808 ;_TFT_defaultFont+236
0x7D1E	0x0005C806 ;_TFT_defaultFont+240
0x7D22	0x0005D805 ;_TFT_defaultFont+244
0x7D26	0x0005E806 ;_TFT_defaultFont+248
0x7D2A	0x0005F805 ;_TFT_defaultFont+252
0x7D2E	0x00060809 ;_TFT_defaultFont+256
0x7D32	0x00062808 ;_TFT_defaultFont+260
0x7D36	0x00063805 ;_TFT_defaultFont+264
0x7D3A	0x00064807 ;_TFT_defaultFont+268
0x7D3E	0x00065807 ;_TFT_defaultFont+272
0x7D42	0x00066806 ;_TFT_defaultFont+276
0x7D46	0x00067807 ;_TFT_defaultFont+280
0x7D4A	0x00068807 ;_TFT_defaultFont+284
0x7D4E	0x00069805 ;_TFT_defaultFont+288
0x7D52	0x0006A807 ;_TFT_defaultFont+292
0x7D56	0x0006B807 ;_TFT_defaultFont+296
0x7D5A	0x0006C802 ;_TFT_defaultFont+300
0x7D5E	0x0006D803 ;_TFT_defaultFont+304
0x7D62	0x0006E806 ;_TFT_defaultFont+308
0x7D66	0x0006F802 ;_TFT_defaultFont+312
0x7D6A	0x0007080A ;_TFT_defaultFont+316
0x7D6E	0x00072807 ;_TFT_defaultFont+320
0x7D72	0x00073807 ;_TFT_defaultFont+324
0x7D76	0x00074807 ;_TFT_defaultFont+328
0x7D7A	0x00075807 ;_TFT_defaultFont+332
0x7D7E	0x00076805 ;_TFT_defaultFont+336
0x7D82	0x00077806 ;_TFT_defaultFont+340
0x7D86	0x00078805 ;_TFT_defaultFont+344
0x7D8A	0x00079807 ;_TFT_defaultFont+348
0x7D8E	0x0007A807 ;_TFT_defaultFont+352
0x7D92	0x0007B80A ;_TFT_defaultFont+356
0x7D96	0x0007D806 ;_TFT_defaultFont+360
0x7D9A	0x0007E807 ;_TFT_defaultFont+364
0x7D9E	0x0007F806 ;_TFT_defaultFont+368
0x7DA2	0x00080806 ;_TFT_defaultFont+372
0x7DA6	0x00081804 ;_TFT_defaultFont+376
0x7DAA	0x00082806 ;_TFT_defaultFont+380
0x7DAE	0x0008380A ;_TFT_defaultFont+384
0x7DB2	0x0008580B ;_TFT_defaultFont+388
0x7DB6	0x00000000 ;_TFT_defaultFont+392
0x7DBA	0x00000000 ;_TFT_defaultFont+396
0x7DBE	0x00000000 ;_TFT_defaultFont+400
0x7DC2	0x00000000 ;_TFT_defaultFont+404
0x7DC6	0x00000000 ;_TFT_defaultFont+408
0x7DCA	0x06060606 ;_TFT_defaultFont+412
0x7DCE	0x06000606 ;_TFT_defaultFont+416
0x7DD2	0x00000006 ;_TFT_defaultFont+420
0x7DD6	0x1B000000 ;_TFT_defaultFont+424
0x7DDA	0x001B1B1B ;_TFT_defaultFont+428
0x7DDE	0x00000000 ;_TFT_defaultFont+432
0x7DE2	0x00000000 ;_TFT_defaultFont+436
0x7DE6	0x00000000 ;_TFT_defaultFont+440
0x7DEA	0xFEFE4848 ;_TFT_defaultFont+444
0x7DEE	0x127F7F24 ;_TFT_defaultFont+448
0x7DF2	0x00000012 ;_TFT_defaultFont+452
0x7DF6	0x08080000 ;_TFT_defaultFont+456
0x7DFA	0x0B0B4B3E ;_TFT_defaultFont+460
0x7DFE	0x6968683E ;_TFT_defaultFont+464
0x7E02	0x0008083E ;_TFT_defaultFont+468
0x7E06	0x00000000 ;_TFT_defaultFont+472
0x7E0A	0x00000000 ;_TFT_defaultFont+476
0x7E0E	0x0233001E ;_TFT_defaultFont+480
0x7E12	0x00B30133 ;_TFT_defaultFont+484
0x7E16	0x19A00F5E ;_TFT_defaultFont+488
0x7E1A	0x19881990 ;_TFT_defaultFont+492
0x7E1E	0x00000F00 ;_TFT_defaultFont+496
0x7E22	0x00000000 ;_TFT_defaultFont+500
0x7E26	0x00000000 ;_TFT_defaultFont+504
0x7E2A	0x00000000 ;_TFT_defaultFont+508
0x7E2E	0x0066003C ;_TFT_defaultFont+512
0x7E32	0x00660066 ;_TFT_defaultFont+516
0x7E36	0x0366033C ;_TFT_defaultFont+520
0x7E3A	0x00C601C6 ;_TFT_defaultFont+524
0x7E3E	0x000003BC ;_TFT_defaultFont+528
0x7E42	0x00000000 ;_TFT_defaultFont+532
0x7E46	0x06000000 ;_TFT_defaultFont+536
0x7E4A	0x00060606 ;_TFT_defaultFont+540
0x7E4E	0x00000000 ;_TFT_defaultFont+544
0x7E52	0x00000000 ;_TFT_defaultFont+548
0x7E56	0x18000000 ;_TFT_defaultFont+552
0x7E5A	0x06060C0C ;_TFT_defaultFont+556
0x7E5E	0x06060606 ;_TFT_defaultFont+560
0x7E62	0x180C0C06 ;_TFT_defaultFont+564
0x7E66	0x06000000 ;_TFT_defaultFont+568
0x7E6A	0x18180C0C ;_TFT_defaultFont+572
0x7E6E	0x18181818 ;_TFT_defaultFont+576
0x7E72	0x060C0C18 ;_TFT_defaultFont+580
0x7E76	0x18000000 ;_TFT_defaultFont+584
0x7E7A	0x185A3C5A ;_TFT_defaultFont+588
0x7E7E	0x00000000 ;_TFT_defaultFont+592
0x7E82	0x00000000 ;_TFT_defaultFont+596
0x7E86	0x00000000 ;_TFT_defaultFont+600
0x7E8A	0x00000000 ;_TFT_defaultFont+604
0x7E8E	0x00200000 ;_TFT_defaultFont+608
0x7E92	0x00200020 ;_TFT_defaultFont+612
0x7E96	0x002001FC ;_TFT_defaultFont+616
0x7E9A	0x00200020 ;_TFT_defaultFont+620
0x7E9E	0x00000000 ;_TFT_defaultFont+624
0x7EA2	0x00000000 ;_TFT_defaultFont+628
0x7EA6	0x00000000 ;_TFT_defaultFont+632
0x7EAA	0x00000000 ;_TFT_defaultFont+636
0x7EAE	0x06000000 ;_TFT_defaultFont+640
0x7EB2	0x00030306 ;_TFT_defaultFont+644
0x7EB6	0x00000000 ;_TFT_defaultFont+648
0x7EBA	0x00000000 ;_TFT_defaultFont+652
0x7EBE	0x0000001F ;_TFT_defaultFont+656
0x7EC2	0x00000000 ;_TFT_defaultFont+660
0x7EC6	0x00000000 ;_TFT_defaultFont+664
0x7ECA	0x00000000 ;_TFT_defaultFont+668
0x7ECE	0x06000000 ;_TFT_defaultFont+672
0x7ED2	0x00000006 ;_TFT_defaultFont+676
0x7ED6	0x20000000 ;_TFT_defaultFont+680
0x7EDA	0x08101020 ;_TFT_defaultFont+684
0x7EDE	0x02040408 ;_TFT_defaultFont+688
0x7EE2	0x00010102 ;_TFT_defaultFont+692
0x7EE6	0x00000000 ;_TFT_defaultFont+696
0x7EEA	0x6363633E ;_TFT_defaultFont+700
0x7EEE	0x63636363 ;_TFT_defaultFont+704
0x7EF2	0x0000003E ;_TFT_defaultFont+708
0x7EF6	0x00000000 ;_TFT_defaultFont+712
0x7EFA	0x18181E18 ;_TFT_defaultFont+716
0x7EFE	0x18181818 ;_TFT_defaultFont+720
0x7F02	0x0000007E ;_TFT_defaultFont+724
0x7F06	0x00000000 ;_TFT_defaultFont+728
0x7F0A	0x6061613E ;_TFT_defaultFont+732
0x7F0E	0x060C1830 ;_TFT_defaultFont+736
0x7F12	0x0000007F ;_TFT_defaultFont+740
0x7F16	0x00000000 ;_TFT_defaultFont+744
0x7F1A	0x6060613E ;_TFT_defaultFont+748
0x7F1E	0x6160603C ;_TFT_defaultFont+752
0x7F22	0x0000003E ;_TFT_defaultFont+756
0x7F26	0x00000000 ;_TFT_defaultFont+760
0x7F2A	0x32343830 ;_TFT_defaultFont+764
0x7F2E	0x30307F31 ;_TFT_defaultFont+768
0x7F32	0x00000030 ;_TFT_defaultFont+772
0x7F36	0x00000000 ;_TFT_defaultFont+776
0x7F3A	0x3E06067E ;_TFT_defaultFont+780
0x7F3E	0x61606060 ;_TFT_defaultFont+784
0x7F42	0x0000003E ;_TFT_defaultFont+788
0x7F46	0x00000000 ;_TFT_defaultFont+792
0x7F4A	0x3F03063C ;_TFT_defaultFont+796
0x7F4E	0x63636363 ;_TFT_defaultFont+800
0x7F52	0x0000003E ;_TFT_defaultFont+804
0x7F56	0x00000000 ;_TFT_defaultFont+808
0x7F5A	0x3030607F ;_TFT_defaultFont+812
0x7F5E	0x0C0C1818 ;_TFT_defaultFont+816
0x7F62	0x0000000C ;_TFT_defaultFont+820
0x7F66	0x00000000 ;_TFT_defaultFont+824
0x7F6A	0x6363633E ;_TFT_defaultFont+828
0x7F6E	0x6363633E ;_TFT_defaultFont+832
0x7F72	0x0000003E ;_TFT_defaultFont+836
0x7F76	0x00000000 ;_TFT_defaultFont+840
0x7F7A	0x6363633E ;_TFT_defaultFont+844
0x7F7E	0x30607E63 ;_TFT_defaultFont+848
0x7F82	0x0000001E ;_TFT_defaultFont+852
0x7F86	0x00000000 ;_TFT_defaultFont+856
0x7F8A	0x06060000 ;_TFT_defaultFont+860
0x7F8E	0x06000000 ;_TFT_defaultFont+864
0x7F92	0x00000006 ;_TFT_defaultFont+868
0x7F96	0x00000000 ;_TFT_defaultFont+872
0x7F9A	0x06060000 ;_TFT_defaultFont+876
0x7F9E	0x06000000 ;_TFT_defaultFont+880
0x7FA2	0x00030306 ;_TFT_defaultFont+884
0x7FA6	0x00000000 ;_TFT_defaultFont+888
0x7FAA	0x00000000 ;_TFT_defaultFont+892
0x7FAE	0x01800000 ;_TFT_defaultFont+896
0x7FB2	0x00180060 ;_TFT_defaultFont+900
0x7FB6	0x00060006 ;_TFT_defaultFont+904
0x7FBA	0x00600018 ;_TFT_defaultFont+908
0x7FBE	0x00000180 ;_TFT_defaultFont+912
0x7FC2	0x00000000 ;_TFT_defaultFont+916
0x7FC6	0x00000000 ;_TFT_defaultFont+920
0x7FCA	0x00000000 ;_TFT_defaultFont+924
0x7FCE	0x00000000 ;_TFT_defaultFont+928
0x7FD2	0x000001FE ;_TFT_defaultFont+932
0x7FD6	0x01FE0000 ;_TFT_defaultFont+936
0x7FDA	0x00000000 ;_TFT_defaultFont+940
0x7FDE	0x00000000 ;_TFT_defaultFont+944
0x7FE2	0x00000000 ;_TFT_defaultFont+948
0x7FE6	0x00000000 ;_TFT_defaultFont+952
0x7FEA	0x00000000 ;_TFT_defaultFont+956
0x7FEE	0x00060000 ;_TFT_defaultFont+960
0x7FF2	0x00600018 ;_TFT_defaultFont+964
0x7FF6	0x01800180 ;_TFT_defaultFont+968
0x7FFA	0x00180060 ;_TFT_defaultFont+972
0x7FFE	0x00000006 ;_TFT_defaultFont+976
0x8002	0x00000000 ;_TFT_defaultFont+980
0x8006	0x00000000 ;_TFT_defaultFont+984
0x800A	0x1830311E ;_TFT_defaultFont+988
0x800E	0x0C000C0C ;_TFT_defaultFont+992
0x8012	0x0000000C ;_TFT_defaultFont+996
0x8016	0x00000000 ;_TFT_defaultFont+1000
0x801A	0x00000000 ;_TFT_defaultFont+1004
0x801E	0x0082007C ;_TFT_defaultFont+1008
0x8022	0x016D0179 ;_TFT_defaultFont+1012
0x8026	0x016D016D ;_TFT_defaultFont+1016
0x802A	0x00D9016D ;_TFT_defaultFont+1020
0x802E	0x00FC0002 ;_TFT_defaultFont+1024
0x8032	0x00000000 ;_TFT_defaultFont+1028
0x8036	0x00000000 ;_TFT_defaultFont+1032
0x803A	0x00000000 ;_TFT_defaultFont+1036
0x803E	0x00380038 ;_TFT_defaultFont+1040
0x8042	0x006C006C ;_TFT_defaultFont+1044
0x8046	0x00FE00C6 ;_TFT_defaultFont+1048
0x804A	0x018300C6 ;_TFT_defaultFont+1052
0x804E	0x00000183 ;_TFT_defaultFont+1056
0x8052	0x00000000 ;_TFT_defaultFont+1060
0x8056	0x00000000 ;_TFT_defaultFont+1064
0x805A	0x6363633F ;_TFT_defaultFont+1068
0x805E	0x6363633F ;_TFT_defaultFont+1072
0x8062	0x0000003F ;_TFT_defaultFont+1076
0x8066	0x00000000 ;_TFT_defaultFont+1080
0x806A	0x0343433E ;_TFT_defaultFont+1084
0x806E	0x43430303 ;_TFT_defaultFont+1088
0x8072	0x0000003E ;_TFT_defaultFont+1092
0x8076	0x00000000 ;_TFT_defaultFont+1096
0x807A	0xC3C3633F ;_TFT_defaultFont+1100
0x807E	0x63C3C3C3 ;_TFT_defaultFont+1104
0x8082	0x0000003F ;_TFT_defaultFont+1108
0x8086	0x00000000 ;_TFT_defaultFont+1112
0x808A	0x0303033F ;_TFT_defaultFont+1116
0x808E	0x0303031F ;_TFT_defaultFont+1120
0x8092	0x0000003F ;_TFT_defaultFont+1124
0x8096	0x00000000 ;_TFT_defaultFont+1128
0x809A	0x0303033F ;_TFT_defaultFont+1132
0x809E	0x0303031F ;_TFT_defaultFont+1136
0x80A2	0x00000003 ;_TFT_defaultFont+1140
0x80A6	0x00000000 ;_TFT_defaultFont+1144
0x80AA	0x0343433E ;_TFT_defaultFont+1148
0x80AE	0x63636373 ;_TFT_defaultFont+1152
0x80B2	0x0000007E ;_TFT_defaultFont+1156
0x80B6	0x00000000 ;_TFT_defaultFont+1160
0x80BA	0xC3C3C3C3 ;_TFT_defaultFont+1164
0x80BE	0xC3C3C3FF ;_TFT_defaultFont+1168
0x80C2	0x000000C3 ;_TFT_defaultFont+1172
0x80C6	0x00000000 ;_TFT_defaultFont+1176
0x80CA	0x0606060F ;_TFT_defaultFont+1180
0x80CE	0x06060606 ;_TFT_defaultFont+1184
0x80D2	0x0000000F ;_TFT_defaultFont+1188
0x80D6	0x00000000 ;_TFT_defaultFont+1192
0x80DA	0x1818181E ;_TFT_defaultFont+1196
0x80DE	0x18181818 ;_TFT_defaultFont+1200
0x80E2	0x0000000F ;_TFT_defaultFont+1204
0x80E6	0x00000000 ;_TFT_defaultFont+1208
0x80EA	0x0F1B3363 ;_TFT_defaultFont+1212
0x80EE	0x331B0F07 ;_TFT_defaultFont+1216
0x80F2	0x00000063 ;_TFT_defaultFont+1220
0x80F6	0x00000000 ;_TFT_defaultFont+1224
0x80FA	0x03030303 ;_TFT_defaultFont+1228
0x80FE	0x03030303 ;_TFT_defaultFont+1232
0x8102	0x0000003F ;_TFT_defaultFont+1236
0x8106	0x00000000 ;_TFT_defaultFont+1240
0x810A	0x00000000 ;_TFT_defaultFont+1244
0x810E	0x03870387 ;_TFT_defaultFont+1248
0x8112	0x034D034D ;_TFT_defaultFont+1252
0x8116	0x03390339 ;_TFT_defaultFont+1256
0x811A	0x03110311 ;_TFT_defaultFont+1260
0x811E	0x00000301 ;_TFT_defaultFont+1264
0x8122	0x00000000 ;_TFT_defaultFont+1268
0x8126	0x00000000 ;_TFT_defaultFont+1272
0x812A	0x4D4D4747 ;_TFT_defaultFont+1276
0x812E	0x71715959 ;_TFT_defaultFont+1280
0x8132	0x00000061 ;_TFT_defaultFont+1284
0x8136	0x00000000 ;_TFT_defaultFont+1288
0x813A	0xC3C3C37E ;_TFT_defaultFont+1292
0x813E	0xC3C3C3C3 ;_TFT_defaultFont+1296
0x8142	0x0000007E ;_TFT_defaultFont+1300
0x8146	0x00000000 ;_TFT_defaultFont+1304
0x814A	0x6363633F ;_TFT_defaultFont+1308
0x814E	0x03033F63 ;_TFT_defaultFont+1312
0x8152	0x00000003 ;_TFT_defaultFont+1316
0x8156	0x00000000 ;_TFT_defaultFont+1320
0x815A	0xC3C3C37E ;_TFT_defaultFont+1324
0x815E	0xC3C3C3C3 ;_TFT_defaultFont+1328
0x8162	0x00C0607E ;_TFT_defaultFont+1332
0x8166	0x00000000 ;_TFT_defaultFont+1336
0x816A	0x6363633F ;_TFT_defaultFont+1340
0x816E	0x63331B3F ;_TFT_defaultFont+1344
0x8172	0x000000C3 ;_TFT_defaultFont+1348
0x8176	0x00000000 ;_TFT_defaultFont+1352
0x817A	0x0343433E ;_TFT_defaultFont+1356
0x817E	0x6161603E ;_TFT_defaultFont+1360
0x8182	0x0000003E ;_TFT_defaultFont+1364
0x8186	0x00000000 ;_TFT_defaultFont+1368
0x818A	0x0C0C0C3F ;_TFT_defaultFont+1372
0x818E	0x0C0C0C0C ;_TFT_defaultFont+1376
0x8192	0x0000000C ;_TFT_defaultFont+1380
0x8196	0x00000000 ;_TFT_defaultFont+1384
0x819A	0x63636363 ;_TFT_defaultFont+1388
0x819E	0x63636363 ;_TFT_defaultFont+1392
0x81A2	0x0000003E ;_TFT_defaultFont+1396
0x81A6	0x00000000 ;_TFT_defaultFont+1400
0x81AA	0x66C3C3C3 ;_TFT_defaultFont+1404
0x81AE	0x183C3C66 ;_TFT_defaultFont+1408
0x81B2	0x00000018 ;_TFT_defaultFont+1412
0x81B6	0x00000000 ;_TFT_defaultFont+1416
0x81BA	0x00000000 ;_TFT_defaultFont+1420
0x81BE	0x0C630C63 ;_TFT_defaultFont+1424
0x81C2	0x0CF30C63 ;_TFT_defaultFont+1428
0x81C6	0x079E06F6 ;_TFT_defaultFont+1432
0x81CA	0x030C079E ;_TFT_defaultFont+1436
0x81CE	0x0000030C ;_TFT_defaultFont+1440
0x81D2	0x00000000 ;_TFT_defaultFont+1444
0x81D6	0x00000000 ;_TFT_defaultFont+1448
0x81DA	0x3C66C3C3 ;_TFT_defaultFont+1452
0x81DE	0xC3663C18 ;_TFT_defaultFont+1456
0x81E2	0x000000C3 ;_TFT_defaultFont+1460
0x81E6	0x00000000 ;_TFT_defaultFont+1464
0x81EA	0x6666C3C3 ;_TFT_defaultFont+1468
0x81EE	0x1818183C ;_TFT_defaultFont+1472
0x81F2	0x00000018 ;_TFT_defaultFont+1476
0x81F6	0x00000000 ;_TFT_defaultFont+1480
0x81FA	0x1830303F ;_TFT_defaultFont+1484
0x81FE	0x0303060C ;_TFT_defaultFont+1488
0x8202	0x0000003F ;_TFT_defaultFont+1492
0x8206	0x1E000000 ;_TFT_defaultFont+1496
0x820A	0x06060606 ;_TFT_defaultFont+1500
0x820E	0x06060606 ;_TFT_defaultFont+1504
0x8212	0x001E0606 ;_TFT_defaultFont+1508
0x8216	0x01000000 ;_TFT_defaultFont+1512
0x821A	0x04020201 ;_TFT_defaultFont+1516
0x821E	0x10080804 ;_TFT_defaultFont+1520
0x8222	0x00202010 ;_TFT_defaultFont+1524
0x8226	0x1E000000 ;_TFT_defaultFont+1528
0x822A	0x18181818 ;_TFT_defaultFont+1532
0x822E	0x18181818 ;_TFT_defaultFont+1536
0x8232	0x001E1818 ;_TFT_defaultFont+1540
0x8236	0x00000000 ;_TFT_defaultFont+1544
0x823A	0x00000000 ;_TFT_defaultFont+1548
0x823E	0x00480030 ;_TFT_defaultFont+1552
0x8242	0x01020084 ;_TFT_defaultFont+1556
0x8246	0x00000000 ;_TFT_defaultFont+1560
0x824A	0x00000000 ;_TFT_defaultFont+1564
0x824E	0x00000000 ;_TFT_defaultFont+1568
0x8252	0x00000000 ;_TFT_defaultFont+1572
0x8256	0x00000000 ;_TFT_defaultFont+1576
0x825A	0x00000000 ;_TFT_defaultFont+1580
0x825E	0x00000000 ;_TFT_defaultFont+1584
0x8262	0x00FF0000 ;_TFT_defaultFont+1588
0x8266	0x0C000000 ;_TFT_defaultFont+1592
0x826A	0x00000018 ;_TFT_defaultFont+1596
0x826E	0x00000000 ;_TFT_defaultFont+1600
0x8272	0x00000000 ;_TFT_defaultFont+1604
0x8276	0x00000000 ;_TFT_defaultFont+1608
0x827A	0x623C0000 ;_TFT_defaultFont+1612
0x827E	0x63637E60 ;_TFT_defaultFont+1616
0x8282	0x0000007E ;_TFT_defaultFont+1620
0x8286	0x03000000 ;_TFT_defaultFont+1624
0x828A	0x673B0303 ;_TFT_defaultFont+1628
0x828E	0x63636363 ;_TFT_defaultFont+1632
0x8292	0x0000003F ;_TFT_defaultFont+1636
0x8296	0x00000000 ;_TFT_defaultFont+1640
0x829A	0x231E0000 ;_TFT_defaultFont+1644
0x829E	0x23030303 ;_TFT_defaultFont+1648
0x82A2	0x0000001E ;_TFT_defaultFont+1652
0x82A6	0x60000000 ;_TFT_defaultFont+1656
0x82AA	0x637E6060 ;_TFT_defaultFont+1660
0x82AE	0x73636363 ;_TFT_defaultFont+1664
0x82B2	0x0000006E ;_TFT_defaultFont+1668
0x82B6	0x00000000 ;_TFT_defaultFont+1672
0x82BA	0x633E0000 ;_TFT_defaultFont+1676
0x82BE	0x43037F63 ;_TFT_defaultFont+1680
0x82C2	0x0000003E ;_TFT_defaultFont+1684
0x82C6	0x1C000000 ;_TFT_defaultFont+1688
0x82CA	0x060F0606 ;_TFT_defaultFont+1692
0x82CE	0x06060606 ;_TFT_defaultFont+1696
0x82D2	0x00000006 ;_TFT_defaultFont+1700
0x82D6	0x00000000 ;_TFT_defaultFont+1704
0x82DA	0x637E0000 ;_TFT_defaultFont+1708
0x82DE	0x73636363 ;_TFT_defaultFont+1712
0x82E2	0x3E61606E ;_TFT_defaultFont+1716
0x82E6	0x03000000 ;_TFT_defaultFont+1720
0x82EA	0x673B0303 ;_TFT_defaultFont+1724
0x82EE	0x63636363 ;_TFT_defaultFont+1728
0x82F2	0x00000063 ;_TFT_defaultFont+1732
0x82F6	0x03000000 ;_TFT_defaultFont+1736
0x82FA	0x03030003 ;_TFT_defaultFont+1740
0x82FE	0x03030303 ;_TFT_defaultFont+1744
0x8302	0x00000003 ;_TFT_defaultFont+1748
0x8306	0x06000000 ;_TFT_defaultFont+1752
0x830A	0x06070006 ;_TFT_defaultFont+1756
0x830E	0x06060606 ;_TFT_defaultFont+1760
0x8312	0x03060606 ;_TFT_defaultFont+1764
0x8316	0x03000000 ;_TFT_defaultFont+1768
0x831A	0x1B330303 ;_TFT_defaultFont+1772
0x831E	0x1B0F070F ;_TFT_defaultFont+1776
0x8322	0x00000033 ;_TFT_defaultFont+1780
0x8326	0x03000000 ;_TFT_defaultFont+1784
0x832A	0x03030303 ;_TFT_defaultFont+1788
0x832E	0x03030303 ;_TFT_defaultFont+1792
0x8332	0x00000003 ;_TFT_defaultFont+1796
0x8336	0x00000000 ;_TFT_defaultFont+1800
0x833A	0x00000000 ;_TFT_defaultFont+1804
0x833E	0x00000000 ;_TFT_defaultFont+1808
0x8342	0x033301DF ;_TFT_defaultFont+1812
0x8346	0x03330333 ;_TFT_defaultFont+1816
0x834A	0x03330333 ;_TFT_defaultFont+1820
0x834E	0x00000333 ;_TFT_defaultFont+1824
0x8352	0x00000000 ;_TFT_defaultFont+1828
0x8356	0x00000000 ;_TFT_defaultFont+1832
0x835A	0x673B0000 ;_TFT_defaultFont+1836
0x835E	0x63636363 ;_TFT_defaultFont+1840
0x8362	0x00000063 ;_TFT_defaultFont+1844
0x8366	0x00000000 ;_TFT_defaultFont+1848
0x836A	0x633E0000 ;_TFT_defaultFont+1852
0x836E	0x63636363 ;_TFT_defaultFont+1856
0x8372	0x0000003E ;_TFT_defaultFont+1860
0x8376	0x00000000 ;_TFT_defaultFont+1864
0x837A	0x673B0000 ;_TFT_defaultFont+1868
0x837E	0x63636363 ;_TFT_defaultFont+1872
0x8382	0x0303033F ;_TFT_defaultFont+1876
0x8386	0x00000000 ;_TFT_defaultFont+1880
0x838A	0x637E0000 ;_TFT_defaultFont+1884
0x838E	0x73636363 ;_TFT_defaultFont+1888
0x8392	0x6060606E ;_TFT_defaultFont+1892
0x8396	0x00000000 ;_TFT_defaultFont+1896
0x839A	0x1F1B0000 ;_TFT_defaultFont+1900
0x839E	0x03030303 ;_TFT_defaultFont+1904
0x83A2	0x00000003 ;_TFT_defaultFont+1908
0x83A6	0x00000000 ;_TFT_defaultFont+1912
0x83AA	0x231E0000 ;_TFT_defaultFont+1916
0x83AE	0x31381E07 ;_TFT_defaultFont+1920
0x83B2	0x0000001E ;_TFT_defaultFont+1924
0x83B6	0x00000000 ;_TFT_defaultFont+1928
0x83BA	0x061F0606 ;_TFT_defaultFont+1932
0x83BE	0x06060606 ;_TFT_defaultFont+1936
0x83C2	0x0000001C ;_TFT_defaultFont+1940
0x83C6	0x00000000 ;_TFT_defaultFont+1944
0x83CA	0x63630000 ;_TFT_defaultFont+1948
0x83CE	0x73636363 ;_TFT_defaultFont+1952
0x83D2	0x0000006E ;_TFT_defaultFont+1956
0x83D6	0x00000000 ;_TFT_defaultFont+1960
0x83DA	0x63630000 ;_TFT_defaultFont+1964
0x83DE	0x1C363663 ;_TFT_defaultFont+1968
0x83E2	0x0000001C ;_TFT_defaultFont+1972
0x83E6	0x00000000 ;_TFT_defaultFont+1976
0x83EA	0x00000000 ;_TFT_defaultFont+1980
0x83EE	0x00000000 ;_TFT_defaultFont+1984
0x83F2	0x03330333 ;_TFT_defaultFont+1988
0x83F6	0x01B601B6 ;_TFT_defaultFont+1992
0x83FA	0x00CC01CE ;_TFT_defaultFont+1996
0x83FE	0x000000CC ;_TFT_defaultFont+2000
0x8402	0x00000000 ;_TFT_defaultFont+2004
0x8406	0x00000000 ;_TFT_defaultFont+2008
0x840A	0x33330000 ;_TFT_defaultFont+2012
0x840E	0x331E0C1E ;_TFT_defaultFont+2016
0x8412	0x00000033 ;_TFT_defaultFont+2020
0x8416	0x00000000 ;_TFT_defaultFont+2024
0x841A	0x63630000 ;_TFT_defaultFont+2028
0x841E	0x1C363663 ;_TFT_defaultFont+2032
0x8422	0x0C0C181C ;_TFT_defaultFont+2036
0x8426	0x00000000 ;_TFT_defaultFont+2040
0x842A	0x303F0000 ;_TFT_defaultFont+2044
0x842E	0x03060C18 ;_TFT_defaultFont+2048
0x8432	0x0000003F ;_TFT_defaultFont+2052
0x8436	0x38000000 ;_TFT_defaultFont+2056
0x843A	0x0C0C0C0C ;_TFT_defaultFont+2060
0x843E	0x0C0C0C07 ;_TFT_defaultFont+2064
0x8442	0x00380C0C ;_TFT_defaultFont+2068
0x8446	0x0C000000 ;_TFT_defaultFont+2072
0x844A	0x0C0C0C0C ;_TFT_defaultFont+2076
0x844E	0x0C0C0C0C ;_TFT_defaultFont+2080
0x8452	0x000C0C0C ;_TFT_defaultFont+2084
0x8456	0x07000000 ;_TFT_defaultFont+2088
0x845A	0x0C0C0C0C ;_TFT_defaultFont+2092
0x845E	0x0C0C0C38 ;_TFT_defaultFont+2096
0x8462	0x00070C0C ;_TFT_defaultFont+2100
0x8466	0x00000000 ;_TFT_defaultFont+2104
0x846A	0x00000000 ;_TFT_defaultFont+2108
0x846E	0x00000000 ;_TFT_defaultFont+2112
0x8472	0x021E0000 ;_TFT_defaultFont+2116
0x8476	0x03F1023F ;_TFT_defaultFont+2120
0x847A	0x000001E1 ;_TFT_defaultFont+2124
0x847E	0x00000000 ;_TFT_defaultFont+2128
0x8482	0x00000000 ;_TFT_defaultFont+2132
0x8486	0x00000000 ;_TFT_defaultFont+2136
0x848A	0x07FE0000 ;_TFT_defaultFont+2140
0x848E	0x04020402 ;_TFT_defaultFont+2144
0x8492	0x04020402 ;_TFT_defaultFont+2148
0x8496	0x04020402 ;_TFT_defaultFont+2152
0x849A	0x04020402 ;_TFT_defaultFont+2156
0x849E	0x000007FE ;_TFT_defaultFont+2160
0x84A2	0x00000000 ;_TFT_defaultFont+2164
; end of _TFT_defaultFont
;,0 :: _initBlock_4 [1732]
; Containing: Verdana12x13_Regular [1705]
;             ?ICS?lstr19_lora [2]
;             ?ICS?lstr10_lora [8]
;             ?ICS?lstr11_lora [10]
;             ?ICS?lstr12_lora [7]
0x84A6	0x00200000 ;_initBlock_4+0 : Verdana12x13_Regular at 0x84A6
0x84AA	0x000D007F ;_initBlock_4+4
0x84AE	0x00018801 ;_initBlock_4+8
0x84B2	0x00019503 ;_initBlock_4+12
0x84B6	0x0001A204 ;_initBlock_4+16
0x84BA	0x0001AF08 ;_initBlock_4+20
0x84BE	0x0001BC06 ;_initBlock_4+24
0x84C2	0x0001C90B ;_initBlock_4+28
0x84C6	0x0001E308 ;_initBlock_4+32
0x84CA	0x0001F002 ;_initBlock_4+36
0x84CE	0x0001FD04 ;_initBlock_4+40
0x84D2	0x00020A04 ;_initBlock_4+44
0x84D6	0x00021706 ;_initBlock_4+48
0x84DA	0x00022408 ;_initBlock_4+52
0x84DE	0x00023103 ;_initBlock_4+56
0x84E2	0x00023E04 ;_initBlock_4+60
0x84E6	0x00024B03 ;_initBlock_4+64
0x84EA	0x00025805 ;_initBlock_4+68
0x84EE	0x00026506 ;_initBlock_4+72
0x84F2	0x00027206 ;_initBlock_4+76
0x84F6	0x00027F06 ;_initBlock_4+80
0x84FA	0x00028C06 ;_initBlock_4+84
0x84FE	0x00029906 ;_initBlock_4+88
0x8502	0x0002A606 ;_initBlock_4+92
0x8506	0x0002B306 ;_initBlock_4+96
0x850A	0x0002C006 ;_initBlock_4+100
0x850E	0x0002CD06 ;_initBlock_4+104
0x8512	0x0002DA06 ;_initBlock_4+108
0x8516	0x0002E703 ;_initBlock_4+112
0x851A	0x0002F403 ;_initBlock_4+116
0x851E	0x00030107 ;_initBlock_4+120
0x8522	0x00030E08 ;_initBlock_4+124
0x8526	0x00031B08 ;_initBlock_4+128
0x852A	0x00032805 ;_initBlock_4+132
0x852E	0x00033509 ;_initBlock_4+136
0x8532	0x00034F07 ;_initBlock_4+140
0x8536	0x00035C07 ;_initBlock_4+144
0x853A	0x00036908 ;_initBlock_4+148
0x853E	0x00037608 ;_initBlock_4+152
0x8542	0x00038306 ;_initBlock_4+156
0x8546	0x00039006 ;_initBlock_4+160
0x854A	0x00039D08 ;_initBlock_4+164
0x854E	0x0003AA07 ;_initBlock_4+168
0x8552	0x0003B704 ;_initBlock_4+172
0x8556	0x0003C404 ;_initBlock_4+176
0x855A	0x0003D107 ;_initBlock_4+180
0x855E	0x0003DE06 ;_initBlock_4+184
0x8562	0x0003EB08 ;_initBlock_4+188
0x8566	0x0003F807 ;_initBlock_4+192
0x856A	0x00040508 ;_initBlock_4+196
0x856E	0x00041206 ;_initBlock_4+200
0x8572	0x00041F08 ;_initBlock_4+204
0x8576	0x00042C07 ;_initBlock_4+208
0x857A	0x00043907 ;_initBlock_4+212
0x857E	0x00044607 ;_initBlock_4+216
0x8582	0x00045307 ;_initBlock_4+220
0x8586	0x00046007 ;_initBlock_4+224
0x858A	0x00046D0A ;_initBlock_4+228
0x858E	0x00048707 ;_initBlock_4+232
0x8592	0x00049407 ;_initBlock_4+236
0x8596	0x0004A107 ;_initBlock_4+240
0x859A	0x0004AE04 ;_initBlock_4+244
0x859E	0x0004BB05 ;_initBlock_4+248
0x85A2	0x0004C804 ;_initBlock_4+252
0x85A6	0x0004D508 ;_initBlock_4+256
0x85AA	0x0004E207 ;_initBlock_4+260
0x85AE	0x0004EF04 ;_initBlock_4+264
0x85B2	0x0004FC06 ;_initBlock_4+268
0x85B6	0x00050906 ;_initBlock_4+272
0x85BA	0x00051606 ;_initBlock_4+276
0x85BE	0x00052306 ;_initBlock_4+280
0x85C2	0x00053006 ;_initBlock_4+284
0x85C6	0x00053D04 ;_initBlock_4+288
0x85CA	0x00054A06 ;_initBlock_4+292
0x85CE	0x00055706 ;_initBlock_4+296
0x85D2	0x00056402 ;_initBlock_4+300
0x85D6	0x00057103 ;_initBlock_4+304
0x85DA	0x00057E06 ;_initBlock_4+308
0x85DE	0x00058B02 ;_initBlock_4+312
0x85E2	0x0005980A ;_initBlock_4+316
0x85E6	0x0005B206 ;_initBlock_4+320
0x85EA	0x0005BF06 ;_initBlock_4+324
0x85EE	0x0005CC06 ;_initBlock_4+328
0x85F2	0x0005D906 ;_initBlock_4+332
0x85F6	0x0005E605 ;_initBlock_4+336
0x85FA	0x0005F305 ;_initBlock_4+340
0x85FE	0x00060004 ;_initBlock_4+344
0x8602	0x00060D06 ;_initBlock_4+348
0x8606	0x00061A06 ;_initBlock_4+352
0x860A	0x00062708 ;_initBlock_4+356
0x860E	0x00063406 ;_initBlock_4+360
0x8612	0x00064106 ;_initBlock_4+364
0x8616	0x00064E05 ;_initBlock_4+368
0x861A	0x00065B06 ;_initBlock_4+372
0x861E	0x00066803 ;_initBlock_4+376
0x8622	0x00067506 ;_initBlock_4+380
0x8626	0x00068208 ;_initBlock_4+384
0x862A	0x00068F09 ;_initBlock_4+388
0x862E	0x00000000 ;_initBlock_4+392
0x8632	0x00000000 ;_initBlock_4+396
0x8636	0x00000000 ;_initBlock_4+400
0x863A	0x00000000 ;_initBlock_4+404
0x863E	0x04040404 ;_initBlock_4+408
0x8642	0x04000404 ;_initBlock_4+412
0x8646	0x00000000 ;_initBlock_4+416
0x864A	0x000A0A0A ;_initBlock_4+420
0x864E	0x00000000 ;_initBlock_4+424
0x8652	0x00000000 ;_initBlock_4+428
0x8656	0x50500000 ;_initBlock_4+432
0x865A	0x7E2828FC ;_initBlock_4+436
0x865E	0x00001414 ;_initBlock_4+440
0x8662	0x08080000 ;_initBlock_4+444
0x8666	0x1C0A0A3C ;_initBlock_4+448
0x866A	0x081E2828 ;_initBlock_4+452
0x866E	0x00000008 ;_initBlock_4+456
0x8672	0x8C000000 ;_initBlock_4+460
0x8676	0x52009200 ;_initBlock_4+464
0x867A	0x20004C00 ;_initBlock_4+468
0x867E	0x9004A003 ;_initBlock_4+472
0x8682	0x00031004 ;_initBlock_4+476
0x8686	0x00000000 ;_initBlock_4+480
0x868A	0x120C0000 ;_initBlock_4+484
0x868E	0x22524C12 ;_initBlock_4+488
0x8692	0x00009C62 ;_initBlock_4+492
0x8696	0x02020000 ;_initBlock_4+496
0x869A	0x00000002 ;_initBlock_4+500
0x869E	0x00000000 ;_initBlock_4+504
0x86A2	0x08000000 ;_initBlock_4+508
0x86A6	0x02020404 ;_initBlock_4+512
0x86AA	0x04020202 ;_initBlock_4+516
0x86AE	0x00000804 ;_initBlock_4+520
0x86B2	0x08040402 ;_initBlock_4+524
0x86B6	0x08080808 ;_initBlock_4+528
0x86BA	0x00020404 ;_initBlock_4+532
0x86BE	0x1C2A0800 ;_initBlock_4+536
0x86C2	0x0000082A ;_initBlock_4+540
0x86C6	0x00000000 ;_initBlock_4+544
0x86CA	0x00000000 ;_initBlock_4+548
0x86CE	0xFE101010 ;_initBlock_4+552
0x86D2	0x00101010 ;_initBlock_4+556
0x86D6	0x00000000 ;_initBlock_4+560
0x86DA	0x00000000 ;_initBlock_4+564
0x86DE	0x04040000 ;_initBlock_4+568
0x86E2	0x00000204 ;_initBlock_4+572
0x86E6	0x00000000 ;_initBlock_4+576
0x86EA	0x00000E00 ;_initBlock_4+580
0x86EE	0x00000000 ;_initBlock_4+584
0x86F2	0x00000000 ;_initBlock_4+588
0x86F6	0x00000000 ;_initBlock_4+592
0x86FA	0x00000404 ;_initBlock_4+596
0x86FE	0x10100000 ;_initBlock_4+600
0x8702	0x04040808 ;_initBlock_4+604
0x8706	0x01010202 ;_initBlock_4+608
0x870A	0x00000000 ;_initBlock_4+612
0x870E	0x2222221C ;_initBlock_4+616
0x8712	0x1C222222 ;_initBlock_4+620
0x8716	0x00000000 ;_initBlock_4+624
0x871A	0x080E0800 ;_initBlock_4+628
0x871E	0x08080808 ;_initBlock_4+632
0x8722	0x0000003E ;_initBlock_4+636
0x8726	0x221C0000 ;_initBlock_4+640
0x872A	0x04081020 ;_initBlock_4+644
0x872E	0x00003E02 ;_initBlock_4+648
0x8732	0x1C000000 ;_initBlock_4+652
0x8736	0x20182022 ;_initBlock_4+656
0x873A	0x001C2220 ;_initBlock_4+660
0x873E	0x00000000 ;_initBlock_4+664
0x8742	0x12141810 ;_initBlock_4+668
0x8746	0x10103F11 ;_initBlock_4+672
0x874A	0x00000000 ;_initBlock_4+676
0x874E	0x02023E00 ;_initBlock_4+680
0x8752	0x2220201E ;_initBlock_4+684
0x8756	0x0000001C ;_initBlock_4+688
0x875A	0x04180000 ;_initBlock_4+692
0x875E	0x22221E02 ;_initBlock_4+696
0x8762	0x00001C22 ;_initBlock_4+700
0x8766	0x3E000000 ;_initBlock_4+704
0x876A	0x08101020 ;_initBlock_4+708
0x876E	0x00040408 ;_initBlock_4+712
0x8772	0x00000000 ;_initBlock_4+716
0x8776	0x1C22221C ;_initBlock_4+720
0x877A	0x1C222222 ;_initBlock_4+724
0x877E	0x00000000 ;_initBlock_4+728
0x8782	0x22221C00 ;_initBlock_4+732
0x8786	0x10203C22 ;_initBlock_4+736
0x878A	0x0000000C ;_initBlock_4+740
0x878E	0x00000000 ;_initBlock_4+744
0x8792	0x00000404 ;_initBlock_4+748
0x8796	0x00000404 ;_initBlock_4+752
0x879A	0x00000000 ;_initBlock_4+756
0x879E	0x00040400 ;_initBlock_4+760
0x87A2	0x04040400 ;_initBlock_4+764
0x87A6	0x00000002 ;_initBlock_4+768
0x87AA	0x18600000 ;_initBlock_4+772
0x87AE	0x00601806 ;_initBlock_4+776
0x87B2	0x00000000 ;_initBlock_4+780
0x87B6	0x00000000 ;_initBlock_4+784
0x87BA	0x00FE00FE ;_initBlock_4+788
0x87BE	0x00000000 ;_initBlock_4+792
0x87C2	0x00000000 ;_initBlock_4+796
0x87C6	0x30C0300C ;_initBlock_4+800
0x87CA	0x0000000C ;_initBlock_4+804
0x87CE	0x0E000000 ;_initBlock_4+808
0x87D2	0x04081010 ;_initBlock_4+812
0x87D6	0x00040004 ;_initBlock_4+816
0x87DA	0x00000000 ;_initBlock_4+820
0x87DE	0xF8000000 ;_initBlock_4+824
0x87E2	0x72010400 ;_initBlock_4+828
0x87E6	0x4A014A01 ;_initBlock_4+832
0x87EA	0xB2014A01 ;_initBlock_4+836
0x87EE	0x78000400 ;_initBlock_4+840
0x87F2	0x00000000 ;_initBlock_4+844
0x87F6	0x18180000 ;_initBlock_4+848
0x87FA	0x7E242424 ;_initBlock_4+852
0x87FE	0x00004242 ;_initBlock_4+856
0x8802	0x1E000000 ;_initBlock_4+860
0x8806	0x423E2222 ;_initBlock_4+864
0x880A	0x003E4242 ;_initBlock_4+868
0x880E	0x00000000 ;_initBlock_4+872
0x8812	0x02028478 ;_initBlock_4+876
0x8816	0x78840202 ;_initBlock_4+880
0x881A	0x00000000 ;_initBlock_4+884
0x881E	0x82423E00 ;_initBlock_4+888
0x8822	0x42828282 ;_initBlock_4+892
0x8826	0x0000003E ;_initBlock_4+896
0x882A	0x023E0000 ;_initBlock_4+900
0x882E	0x02023E02 ;_initBlock_4+904
0x8832	0x00003E02 ;_initBlock_4+908
0x8836	0x3E000000 ;_initBlock_4+912
0x883A	0x021E0202 ;_initBlock_4+916
0x883E	0x00020202 ;_initBlock_4+920
0x8842	0x00000000 ;_initBlock_4+924
0x8846	0x02028478 ;_initBlock_4+928
0x884A	0x788482E2 ;_initBlock_4+932
0x884E	0x00000000 ;_initBlock_4+936
0x8852	0x42424200 ;_initBlock_4+940
0x8856	0x4242427E ;_initBlock_4+944
0x885A	0x00000042 ;_initBlock_4+948
0x885E	0x040E0000 ;_initBlock_4+952
0x8862	0x04040404 ;_initBlock_4+956
0x8866	0x00000E04 ;_initBlock_4+960
0x886A	0x0E000000 ;_initBlock_4+964
0x886E	0x08080808 ;_initBlock_4+968
0x8872	0x00070808 ;_initBlock_4+972
0x8876	0x00000000 ;_initBlock_4+976
0x887A	0x0A122242 ;_initBlock_4+980
0x887E	0x4222120E ;_initBlock_4+984
0x8882	0x00000000 ;_initBlock_4+988
0x8886	0x02020200 ;_initBlock_4+992
0x888A	0x02020202 ;_initBlock_4+996
0x888E	0x0000003E ;_initBlock_4+1000
0x8892	0xC6C60000 ;_initBlock_4+1004
0x8896	0x9292AAAA ;_initBlock_4+1008
0x889A	0x00008282 ;_initBlock_4+1012
0x889E	0x46000000 ;_initBlock_4+1016
0x88A2	0x524A4A46 ;_initBlock_4+1020
0x88A6	0x00626252 ;_initBlock_4+1024
0x88AA	0x00000000 ;_initBlock_4+1028
0x88AE	0x82824438 ;_initBlock_4+1032
0x88B2	0x38448282 ;_initBlock_4+1036
0x88B6	0x00000000 ;_initBlock_4+1040
0x88BA	0x22221E00 ;_initBlock_4+1044
0x88BE	0x02021E22 ;_initBlock_4+1048
0x88C2	0x00000002 ;_initBlock_4+1052
0x88C6	0x44380000 ;_initBlock_4+1056
0x88CA	0x82828282 ;_initBlock_4+1060
0x88CE	0xC0203844 ;_initBlock_4+1064
0x88D2	0x1E000000 ;_initBlock_4+1068
0x88D6	0x1E222222 ;_initBlock_4+1072
0x88DA	0x00422212 ;_initBlock_4+1076
0x88DE	0x00000000 ;_initBlock_4+1080
0x88E2	0x0C02423C ;_initBlock_4+1084
0x88E6	0x3C424030 ;_initBlock_4+1088
0x88EA	0x00000000 ;_initBlock_4+1092
0x88EE	0x08087F00 ;_initBlock_4+1096
0x88F2	0x08080808 ;_initBlock_4+1100
0x88F6	0x00000008 ;_initBlock_4+1104
0x88FA	0x42420000 ;_initBlock_4+1108
0x88FE	0x42424242 ;_initBlock_4+1112
0x8902	0x00003C42 ;_initBlock_4+1116
0x8906	0x42000000 ;_initBlock_4+1120
0x890A	0x24244242 ;_initBlock_4+1124
0x890E	0x00181824 ;_initBlock_4+1128
0x8912	0x00000000 ;_initBlock_4+1132
0x8916	0x22000000 ;_initBlock_4+1136
0x891A	0x54022202 ;_initBlock_4+1140
0x891E	0x54015401 ;_initBlock_4+1144
0x8922	0x88015401 ;_initBlock_4+1148
0x8926	0x00008800 ;_initBlock_4+1152
0x892A	0x00000000 ;_initBlock_4+1156
0x892E	0x42420000 ;_initBlock_4+1160
0x8932	0x24181824 ;_initBlock_4+1164
0x8936	0x00004242 ;_initBlock_4+1168
0x893A	0x41000000 ;_initBlock_4+1172
0x893E	0x08081422 ;_initBlock_4+1176
0x8942	0x00080808 ;_initBlock_4+1180
0x8946	0x00000000 ;_initBlock_4+1184
0x894A	0x1020407E ;_initBlock_4+1188
0x894E	0x7E020408 ;_initBlock_4+1192
0x8952	0x00000000 ;_initBlock_4+1196
0x8956	0x0202020E ;_initBlock_4+1200
0x895A	0x02020202 ;_initBlock_4+1204
0x895E	0x000E0202 ;_initBlock_4+1208
0x8962	0x02010100 ;_initBlock_4+1212
0x8966	0x08040402 ;_initBlock_4+1216
0x896A	0x00101008 ;_initBlock_4+1220
0x896E	0x080E0000 ;_initBlock_4+1224
0x8972	0x08080808 ;_initBlock_4+1228
0x8976	0x08080808 ;_initBlock_4+1232
0x897A	0x0000000E ;_initBlock_4+1236
0x897E	0x82442810 ;_initBlock_4+1240
0x8982	0x00000000 ;_initBlock_4+1244
0x8986	0x00000000 ;_initBlock_4+1248
0x898A	0x00000000 ;_initBlock_4+1252
0x898E	0x00000000 ;_initBlock_4+1256
0x8992	0x007F0000 ;_initBlock_4+1260
0x8996	0x00080400 ;_initBlock_4+1264
0x899A	0x00000000 ;_initBlock_4+1268
0x899E	0x00000000 ;_initBlock_4+1272
0x89A2	0x00000000 ;_initBlock_4+1276
0x89A6	0x3C201C00 ;_initBlock_4+1280
0x89AA	0x003C2222 ;_initBlock_4+1284
0x89AE	0x02000000 ;_initBlock_4+1288
0x89B2	0x221E0202 ;_initBlock_4+1292
0x89B6	0x1E222222 ;_initBlock_4+1296
0x89BA	0x00000000 ;_initBlock_4+1300
0x89BE	0x1C000000 ;_initBlock_4+1304
0x89C2	0x22020222 ;_initBlock_4+1308
0x89C6	0x0000001C ;_initBlock_4+1312
0x89CA	0x20202000 ;_initBlock_4+1316
0x89CE	0x2222223C ;_initBlock_4+1320
0x89D2	0x00003C22 ;_initBlock_4+1324
0x89D6	0x00000000 ;_initBlock_4+1328
0x89DA	0x3E221C00 ;_initBlock_4+1332
0x89DE	0x001C2202 ;_initBlock_4+1336
0x89E2	0x0C000000 ;_initBlock_4+1340
0x89E6	0x020F0202 ;_initBlock_4+1344
0x89EA	0x02020202 ;_initBlock_4+1348
0x89EE	0x00000000 ;_initBlock_4+1352
0x89F2	0x3C000000 ;_initBlock_4+1356
0x89F6	0x22222222 ;_initBlock_4+1360
0x89FA	0x001C203C ;_initBlock_4+1364
0x89FE	0x02020200 ;_initBlock_4+1368
0x8A02	0x2222221E ;_initBlock_4+1372
0x8A06	0x00002222 ;_initBlock_4+1376
0x8A0A	0x00020000 ;_initBlock_4+1380
0x8A0E	0x02020200 ;_initBlock_4+1384
0x8A12	0x00020202 ;_initBlock_4+1388
0x8A16	0x04000000 ;_initBlock_4+1392
0x8A1A	0x04060000 ;_initBlock_4+1396
0x8A1E	0x04040404 ;_initBlock_4+1400
0x8A22	0x00000304 ;_initBlock_4+1404
0x8A26	0x22020202 ;_initBlock_4+1408
0x8A2A	0x120E0A12 ;_initBlock_4+1412
0x8A2E	0x00000022 ;_initBlock_4+1416
0x8A32	0x02020200 ;_initBlock_4+1420
0x8A36	0x02020202 ;_initBlock_4+1424
0x8A3A	0x00000202 ;_initBlock_4+1428
0x8A3E	0x00000000 ;_initBlock_4+1432
0x8A42	0x00000000 ;_initBlock_4+1436
0x8A46	0x01DE0000 ;_initBlock_4+1440
0x8A4A	0x02220222 ;_initBlock_4+1444
0x8A4E	0x02220222 ;_initBlock_4+1448
0x8A52	0x00000222 ;_initBlock_4+1452
0x8A56	0x00000000 ;_initBlock_4+1456
0x8A5A	0x1E000000 ;_initBlock_4+1460
0x8A5E	0x22222222 ;_initBlock_4+1464
0x8A62	0x00000022 ;_initBlock_4+1468
0x8A66	0x00000000 ;_initBlock_4+1472
0x8A6A	0x2222221C ;_initBlock_4+1476
0x8A6E	0x00001C22 ;_initBlock_4+1480
0x8A72	0x00000000 ;_initBlock_4+1484
0x8A76	0x22221E00 ;_initBlock_4+1488
0x8A7A	0x021E2222 ;_initBlock_4+1492
0x8A7E	0x00000002 ;_initBlock_4+1496
0x8A82	0x223C0000 ;_initBlock_4+1500
0x8A86	0x3C222222 ;_initBlock_4+1504
0x8A8A	0x00002020 ;_initBlock_4+1508
0x8A8E	0x1A000000 ;_initBlock_4+1512
0x8A92	0x02020206 ;_initBlock_4+1516
0x8A96	0x00000002 ;_initBlock_4+1520
0x8A9A	0x00000000 ;_initBlock_4+1524
0x8A9E	0x1806021C ;_initBlock_4+1528
0x8AA2	0x00000E10 ;_initBlock_4+1532
0x8AA6	0x02000000 ;_initBlock_4+1536
0x8AAA	0x02020F02 ;_initBlock_4+1540
0x8AAE	0x000C0202 ;_initBlock_4+1544
0x8AB2	0x00000000 ;_initBlock_4+1548
0x8AB6	0x22220000 ;_initBlock_4+1552
0x8ABA	0x3C222222 ;_initBlock_4+1556
0x8ABE	0x00000000 ;_initBlock_4+1560
0x8AC2	0x22000000 ;_initBlock_4+1564
0x8AC6	0x08141422 ;_initBlock_4+1568
0x8ACA	0x00000008 ;_initBlock_4+1572
0x8ACE	0x00000000 ;_initBlock_4+1576
0x8AD2	0xAAAA9292 ;_initBlock_4+1580
0x8AD6	0x00004444 ;_initBlock_4+1584
0x8ADA	0x00000000 ;_initBlock_4+1588
0x8ADE	0x08142200 ;_initBlock_4+1592
0x8AE2	0x00221408 ;_initBlock_4+1596
0x8AE6	0x00000000 ;_initBlock_4+1600
0x8AEA	0x14220000 ;_initBlock_4+1604
0x8AEE	0x08081414 ;_initBlock_4+1608
0x8AF2	0x00000408 ;_initBlock_4+1612
0x8AF6	0x1E000000 ;_initBlock_4+1616
0x8AFA	0x02040810 ;_initBlock_4+1620
0x8AFE	0x0000001E ;_initBlock_4+1624
0x8B02	0x08083000 ;_initBlock_4+1628
0x8B06	0x08060808 ;_initBlock_4+1632
0x8B0A	0x30080808 ;_initBlock_4+1636
0x8B0E	0x04040000 ;_initBlock_4+1640
0x8B12	0x04040404 ;_initBlock_4+1644
0x8B16	0x04040404 ;_initBlock_4+1648
0x8B1A	0x06000004 ;_initBlock_4+1652
0x8B1E	0x08080808 ;_initBlock_4+1656
0x8B22	0x08080830 ;_initBlock_4+1660
0x8B26	0x00000608 ;_initBlock_4+1664
0x8B2A	0x00000000 ;_initBlock_4+1668
0x8B2E	0x0062928C ;_initBlock_4+1672
0x8B32	0x00000000 ;_initBlock_4+1676
0x8B36	0x00000000 ;_initBlock_4+1680
0x8B3A	0x0201FE00 ;_initBlock_4+1684
0x8B3E	0x02010201 ;_initBlock_4+1688
0x8B42	0x02010201 ;_initBlock_4+1692
0x8B46	0xFE010201 ;_initBlock_4+1696
0x8B4A	0x00000001 ;_initBlock_4+1700
0x8B4E	0x6D002000 ;_initBlock_4+1704 : ?ICS?lstr19_lora at 0x8B4F : ?ICS?lstr10_lora at 0x8B51
0x8B52	0x655F6361 ;_initBlock_4+1708
0x8B56	0x6D007272 ;_initBlock_4+1712 : ?ICS?lstr11_lora at 0x8B59
0x8B5A	0x745F6361 ;_initBlock_4+1716
0x8B5E	0x6B6F5F78 ;_initBlock_4+1720
0x8B62	0x63616D00 ;_initBlock_4+1724 : ?ICS?lstr12_lora at 0x8B63
0x8B66	0x0078725F ;_initBlock_4+1728
; end of _initBlock_4
;,0 :: _initBlock_5 [48]
; Containing: ?ICS?lstr13_lora [17]
;             ?ICS?lstr14_lora [10]
;             ?ICS?lstr15_lora [12]
;             ?ICS?lstr16_lora [9]
0x8B6A	0x61766E69 ;_initBlock_5+0 : ?ICS?lstr13_lora at 0x8B6A
0x8B6E	0x5F64696C ;_initBlock_5+4
0x8B72	0x61746164 ;_initBlock_5+8
0x8B76	0x6E656C5F ;_initBlock_5+12
0x8B7A	0x64617200 ;_initBlock_5+16 : ?ICS?lstr14_lora at 0x8B7B
0x8B7E	0x655F6F69 ;_initBlock_5+20
0x8B82	0x72007272 ;_initBlock_5+24 : ?ICS?lstr15_lora at 0x8B85
0x8B86	0x6F696461 ;_initBlock_5+28
0x8B8A	0x5F78745F ;_initBlock_5+32
0x8B8E	0x72006B6F ;_initBlock_5+36 : ?ICS?lstr16_lora at 0x8B91
0x8B92	0x6F696461 ;_initBlock_5+40
0x8B96	0x0078725F ;_initBlock_5+44
; end of _initBlock_5
;,0 :: _initBlock_6 [16]
; Containing: ?ICS?lstr17_lora [9]
;             ?ICS?lstr18_lora [7]
0x8B9A	0x65636361 ;_initBlock_6+0 : ?ICS?lstr17_lora at 0x8B9A
0x8B9E	0x64657470 ;_initBlock_6+4
0x8BA2	0x6E656400 ;_initBlock_6+8 : ?ICS?lstr18_lora at 0x8BA3
0x8BA6	0x00646569 ;_initBlock_6+12
; end of _initBlock_6
;lora.c,0 :: ?ICS?lstr24_lora [10]
0x8BAA	0x69646172 ;?ICS?lstr24_lora+0
0x8BAE	0x7874206F ;?ICS?lstr24_lora+4
0x8BB2	0x0020 ;?ICS?lstr24_lora+8
; end of ?ICS?lstr24_lora
;lora.c,0 :: ?ICS?lstr1_lora [14]
0x8BB4	0x61766E69 ;?ICS?lstr1_lora+0
0x8BB8	0x5F64696C ;?ICS?lstr1_lora+4
0x8BBC	0x61726170 ;?ICS?lstr1_lora+8
0x8BC0	0x006D ;?ICS?lstr1_lora+12
; end of ?ICS?lstr1_lora
;,0 :: _initBlock_9 [22]
; Containing: ?ICS?lstr2_lora [11]
;             ?ICS?lstr3_lora [11]
0x8BC2	0x5F746F6E ;_initBlock_9+0 : ?ICS?lstr2_lora at 0x8BC2
0x8BC6	0x6E696F6A ;_initBlock_9+4
0x8BCA	0x6E006465 ;_initBlock_9+8 : ?ICS?lstr3_lora at 0x8BCD
0x8BCE	0x72665F6F ;_initBlock_9+12
0x8BD2	0x635F6565 ;_initBlock_9+16
0x8BD6	0x0068 ;_initBlock_9+20
; end of _initBlock_9
;,0 :: _initBlock_10 [44]
; Containing: ?ICS?lstr4_lora [7]
;             ?ICS?lstr5_lora [32]
;             ?ICS?lstr6_lora [5]
0x8BD8	0x656C6973 ;_initBlock_10+0 : ?ICS?lstr4_lora at 0x8BD8
0x8BDC	0x6600746E ;_initBlock_10+4 : ?ICS?lstr5_lora at 0x8BDF
0x8BE0	0x656D6172 ;_initBlock_10+8
0x8BE4	0x756F635F ;_initBlock_10+12
0x8BE8	0x7265746E ;_initBlock_10+16
0x8BEC	0x7272655F ;_initBlock_10+20
0x8BF0	0x6A65725F ;_initBlock_10+24
0x8BF4	0x5F6E696F ;_initBlock_10+28
0x8BF8	0x6465656E ;_initBlock_10+32
0x8BFC	0x62006465 ;_initBlock_10+36 : ?ICS?lstr6_lora at 0x8BFF
0x8C00	0x00797375 ;_initBlock_10+40
; end of _initBlock_10
;,0 :: _initBlock_11 [28]
; Containing: ?ICS?lstr7_lora [11]
;             ?ICS?lstr8_lora [17]
0x8C04	0x5F63616D ;_initBlock_11+0 : ?ICS?lstr7_lora at 0x8C04
0x8C08	0x73756170 ;_initBlock_11+4
0x8C0C	0x69006465 ;_initBlock_11+8 : ?ICS?lstr8_lora at 0x8C0F
0x8C10	0x6C61766E ;_initBlock_11+12
0x8C14	0x645F6469 ;_initBlock_11+16
0x8C18	0x5F617461 ;_initBlock_11+20
0x8C1C	0x006E656C ;_initBlock_11+24
; end of _initBlock_11
;lora.c,0 :: ?ICS?lstr9_lora [14]
0x8C20	0x7379656B ;?ICS?lstr9_lora+0
0x8C24	0x746F6E5F ;?ICS?lstr9_lora+4
0x8C28	0x696E695F ;?ICS?lstr9_lora+8
0x8C2C	0x0074 ;?ICS?lstr9_lora+12
; end of ?ICS?lstr9_lora
;,0 :: _initBlock_13 [50]
; Containing: ?ICS?lstr2_TX_NODE_M4 [11]
;             ?ICS?lstr3_TX_NODE_M4 [24]
;             ?ICS?lstr4_TX_NODE_M4 [15]
0x8C2E	0x61526F4C ;_initBlock_13+0 : ?ICS?lstr2_TX_NODE_M4 at 0x8C2E
0x8C32	0x696C6320 ;_initBlock_13+4
0x8C36	0x45006B63 ;_initBlock_13+8 : ?ICS?lstr3_TX_NODE_M4 at 0x8C39
0x8C3A	0x4D797361 ;_initBlock_13+12
0x8C3E	0x52502078 ;_initBlock_13+16
0x8C42	0x3776204F ;_initBlock_13+20
0x8C46	0x726F6620 ;_initBlock_13+24
0x8C4A	0x4D545320 ;_initBlock_13+28
0x8C4E	0x77003233 ;_initBlock_13+32 : ?ICS?lstr4_TX_NODE_M4 at 0x8C51
0x8C52	0x6D2E7777 ;_initBlock_13+36
0x8C56	0x6F726B69 ;_initBlock_13+40
0x8C5A	0x6F632E65 ;_initBlock_13+44
0x8C5E	0x006D ;_initBlock_13+48
; end of _initBlock_13
;TX_NODE_M4.c,0 :: ?ICS?lstr5_TX_NODE_M4 [14]
0x8C60	0x706D6554 ;?ICS?lstr5_TX_NODE_M4+0
0x8C64	0x74617265 ;?ICS?lstr5_TX_NODE_M4+4
0x8C68	0x20657275 ;?ICS?lstr5_TX_NODE_M4+8
0x8C6C	0x003A ;?ICS?lstr5_TX_NODE_M4+12
; end of ?ICS?lstr5_TX_NODE_M4
;TX_NODE_M4.c,0 :: ?ICS?lstr1_TX_NODE_M4 [26]
0x8C6E	0x6E49203C ;?ICS?lstr1_TX_NODE_M4+0
0x8C72	0x61697469 ;?ICS?lstr1_TX_NODE_M4+4
0x8C76	0x617A696C ;?ICS?lstr1_TX_NODE_M4+8
0x8C7A	0x6E6F6974 ;?ICS?lstr1_TX_NODE_M4+12
0x8C7E	0x6E6F6420 ;?ICS?lstr1_TX_NODE_M4+16
0x8C82	0x0D3E2065 ;?ICS?lstr1_TX_NODE_M4+20
0x8C86	0x000A ;?ICS?lstr1_TX_NODE_M4+24
; end of ?ICS?lstr1_TX_NODE_M4
;TX_NODE_M4.c,0 :: ?ICS?lstr7_TX_NODE_M4 [12]
0x8C88	0x20737973 ;?ICS?lstr7_TX_NODE_M4+0
0x8C8C	0x20746567 ;?ICS?lstr7_TX_NODE_M4+4
0x8C90	0x00726576 ;?ICS?lstr7_TX_NODE_M4+8
; end of ?ICS?lstr7_TX_NODE_M4
;,0 :: _initBlock_17 [12]
; Containing: ?ICS?lstr8_TX_NODE_M4 [1]
;             ?ICS?lstr9_TX_NODE_M4 [10]
;             ?ICS?lstr10_TX_NODE_M4 [1]
0x8C94	0x63616D00 ;_initBlock_17+0 : ?ICS?lstr8_TX_NODE_M4 at 0x8C94 : ?ICS?lstr9_TX_NODE_M4 at 0x8C95
0x8C98	0x75617020 ;_initBlock_17+4
0x8C9C	0x00006573 ;_initBlock_17+8 : ?ICS?lstr10_TX_NODE_M4 at 0x8C9F
; end of _initBlock_17
;,0 :: _initBlock_18 [26]
; Containing: ?ICS?lstr11_TX_NODE_M4 [5]
;             ?ICS?lstr12_TX_NODE_M4 [14]
;             ?ICS?lstr13_TX_NODE_M4 [2]
;             ?ICS?lstr14_TX_NODE_M4 [5]
0x8CA0	0x0A0D0A0D ;_initBlock_18+0 : ?ICS?lstr11_TX_NODE_M4 at 0x8CA0
0x8CA4	0x64617200 ;_initBlock_18+4 : ?ICS?lstr12_TX_NODE_M4 at 0x8CA5
0x8CA8	0x73206F69 ;_initBlock_18+8
0x8CAC	0x77207465 ;_initBlock_18+12
0x8CB0	0x30007464 ;_initBlock_18+16 : ?ICS?lstr13_TX_NODE_M4 at 0x8CB3
0x8CB4	0x0D0A0D00 ;_initBlock_18+20 : ?ICS?lstr14_TX_NODE_M4 at 0x8CB5
0x8CB8	0x000A ;_initBlock_18+24
; end of _initBlock_18
;,0 :: _initBlock_19 [38]
; Containing: ?ICS?lstr15_TX_NODE_M4 [19]
;             ?ICS?lstr16_TX_NODE_M4 [19]
0x8CBA	0x4D455420 ;_initBlock_19+0 : ?ICS?lstr15_TX_NODE_M4 at 0x8CBA
0x8CBE	0x41524550 ;_initBlock_19+4
0x8CC2	0x45525554 ;_initBlock_19+8
0x8CC6	0x4E455320 ;_initBlock_19+12
0x8CCA	0x20002054 ;_initBlock_19+16 : ?ICS?lstr16_TX_NODE_M4 at 0x8CCD
0x8CCE	0x41524F4C ;_initBlock_19+20
0x8CD2	0x44415220 ;_initBlock_19+24
0x8CD6	0x45204F49 ;_initBlock_19+28
0x8CDA	0x524F5252 ;_initBlock_19+32
0x8CDE	0x0020 ;_initBlock_19+36
; end of _initBlock_19
;TX_NODE_M4.c,0 :: ?ICS?lstr17_TX_NODE_M4 [14]
0x8CE0	0x65522020 ;?ICS?lstr17_TX_NODE_M4+0
0x8CE4	0x6E6F7073 ;?ICS?lstr17_TX_NODE_M4+4
0x8CE8	0x3A206573 ;?ICS?lstr17_TX_NODE_M4+8
0x8CEC	0x0020 ;?ICS?lstr17_TX_NODE_M4+12
; end of ?ICS?lstr17_TX_NODE_M4
;,0 :: _initBlock_21 [12]
; Containing: ?ICS?lstr18_TX_NODE_M4 [5]
;             ?ICS?lstr1___Lib_Sprintf [7]
0x8CEE	0x0A0D0A0D ;_initBlock_21+0 : ?ICS?lstr18_TX_NODE_M4 at 0x8CEE
0x8CF2	0x756E2800 ;_initBlock_21+4 : ?ICS?lstr1___Lib_Sprintf at 0x8CF3
0x8CF6	0x00296C6C ;_initBlock_21+8
; end of _initBlock_21
;,0 :: _initBlock_22 [4]
; Containing: ?ICS__Lib_TFT___SSD1963_controller [1]
;             ?ICS__Lib_TFT_Ptr_Set [2]
;             ?ICS__Lib_TFT_FontInitialized [1]
0x8CFA	0x00000000 ;_initBlock_22+0 : ?ICS__Lib_TFT___SSD1963_controller at 0x8CFA : ?ICS__Lib_TFT_Ptr_Set at 0x8CFB : ?ICS__Lib_TFT_FontInitialized at 0x8CFD
; end of _initBlock_22
;,0 :: _initBlock_23 [2]
; Containing: ?ICS__Lib_TFT___no_acceleration [1]
;             ?ICS__Lib_TFT_Defs_TFT_Rotated_180 [1]
0x8CFE	0x0000 ;_initBlock_23+0 : ?ICS__Lib_TFT___no_acceleration at 0x8CFE : ?ICS__Lib_TFT_Defs_TFT_Rotated_180 at 0x8CFF
; end of _initBlock_23
;,0 :: _initBlock_24 [3]
; Containing: ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation [1]
;             ?ICS__Lib_TFT_Defs___controller [2]
0x8D00	0x00FF00 ;_initBlock_24+0 : ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation at 0x8D00 : ?ICS__Lib_TFT_Defs___controller at 0x8D01
; end of _initBlock_24
;__Lib_GPIO_32F10x_Defs.c,726 :: __GPIO_MODULE_USART3_PD89 [108]
0x8D04	0x00000038 ;__GPIO_MODULE_USART3_PD89+0
0x8D08	0x00000039 ;__GPIO_MODULE_USART3_PD89+4
0x8D0C	0xFFFFFFFF ;__GPIO_MODULE_USART3_PD89+8
0x8D10	0x00000000 ;__GPIO_MODULE_USART3_PD89+12
0x8D14	0x00000000 ;__GPIO_MODULE_USART3_PD89+16
0x8D18	0x00000000 ;__GPIO_MODULE_USART3_PD89+20
0x8D1C	0x00000000 ;__GPIO_MODULE_USART3_PD89+24
0x8D20	0x00000000 ;__GPIO_MODULE_USART3_PD89+28
0x8D24	0x00000000 ;__GPIO_MODULE_USART3_PD89+32
0x8D28	0x00000000 ;__GPIO_MODULE_USART3_PD89+36
0x8D2C	0x00000000 ;__GPIO_MODULE_USART3_PD89+40
0x8D30	0x00000000 ;__GPIO_MODULE_USART3_PD89+44
0x8D34	0x00000000 ;__GPIO_MODULE_USART3_PD89+48
0x8D38	0x00000818 ;__GPIO_MODULE_USART3_PD89+52
0x8D3C	0x00000018 ;__GPIO_MODULE_USART3_PD89+56
0x8D40	0x00000000 ;__GPIO_MODULE_USART3_PD89+60
0x8D44	0x00000000 ;__GPIO_MODULE_USART3_PD89+64
0x8D48	0x00000000 ;__GPIO_MODULE_USART3_PD89+68
0x8D4C	0x00000000 ;__GPIO_MODULE_USART3_PD89+72
0x8D50	0x00000000 ;__GPIO_MODULE_USART3_PD89+76
0x8D54	0x00000000 ;__GPIO_MODULE_USART3_PD89+80
0x8D58	0x00000000 ;__GPIO_MODULE_USART3_PD89+84
0x8D5C	0x00000000 ;__GPIO_MODULE_USART3_PD89+88
0x8D60	0x00000000 ;__GPIO_MODULE_USART3_PD89+92
0x8D64	0x00000000 ;__GPIO_MODULE_USART3_PD89+96
0x8D68	0x00000000 ;__GPIO_MODULE_USART3_PD89+100
0x8D6C	0x08140030 ;__GPIO_MODULE_USART3_PD89+104
; end of __GPIO_MODULE_USART3_PD89
;__Lib_GPIO_32F10x_Defs.c,680 :: __GPIO_MODULE_I2C1_PB67 [108]
0x8D70	0x00000016 ;__GPIO_MODULE_I2C1_PB67+0
0x8D74	0x00000017 ;__GPIO_MODULE_I2C1_PB67+4
0x8D78	0xFFFFFFFF ;__GPIO_MODULE_I2C1_PB67+8
0x8D7C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+12
0x8D80	0x00000000 ;__GPIO_MODULE_I2C1_PB67+16
0x8D84	0x00000000 ;__GPIO_MODULE_I2C1_PB67+20
0x8D88	0x00000000 ;__GPIO_MODULE_I2C1_PB67+24
0x8D8C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+28
0x8D90	0x00000000 ;__GPIO_MODULE_I2C1_PB67+32
0x8D94	0x00000000 ;__GPIO_MODULE_I2C1_PB67+36
0x8D98	0x00000000 ;__GPIO_MODULE_I2C1_PB67+40
0x8D9C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+44
0x8DA0	0x00000000 ;__GPIO_MODULE_I2C1_PB67+48
0x8DA4	0x00000828 ;__GPIO_MODULE_I2C1_PB67+52
0x8DA8	0x00000828 ;__GPIO_MODULE_I2C1_PB67+56
0x8DAC	0x00000000 ;__GPIO_MODULE_I2C1_PB67+60
0x8DB0	0x00000000 ;__GPIO_MODULE_I2C1_PB67+64
0x8DB4	0x00000000 ;__GPIO_MODULE_I2C1_PB67+68
0x8DB8	0x00000000 ;__GPIO_MODULE_I2C1_PB67+72
0x8DBC	0x00000000 ;__GPIO_MODULE_I2C1_PB67+76
0x8DC0	0x00000000 ;__GPIO_MODULE_I2C1_PB67+80
0x8DC4	0x00000000 ;__GPIO_MODULE_I2C1_PB67+84
0x8DC8	0x00000000 ;__GPIO_MODULE_I2C1_PB67+88
0x8DCC	0x00000000 ;__GPIO_MODULE_I2C1_PB67+92
0x8DD0	0x00000000 ;__GPIO_MODULE_I2C1_PB67+96
0x8DD4	0x00000000 ;__GPIO_MODULE_I2C1_PB67+100
0x8DD8	0x00000002 ;__GPIO_MODULE_I2C1_PB67+104
; end of __GPIO_MODULE_I2C1_PB67
;__Lib_GPIO_32F10x_Defs.c,696 :: __GPIO_MODULE_USART1_PA9_10 [108]
0x8DDC	0x00000009 ;__GPIO_MODULE_USART1_PA9_10+0
0x8DE0	0x0000000A ;__GPIO_MODULE_USART1_PA9_10+4
0x8DE4	0xFFFFFFFF ;__GPIO_MODULE_USART1_PA9_10+8
0x8DE8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+12
0x8DEC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+16
0x8DF0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+20
0x8DF4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+24
0x8DF8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+28
0x8DFC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+32
0x8E00	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+36
0x8E04	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+40
0x8E08	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+44
0x8E0C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+48
0x8E10	0x00000818 ;__GPIO_MODULE_USART1_PA9_10+52
0x8E14	0x00000018 ;__GPIO_MODULE_USART1_PA9_10+56
0x8E18	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+60
0x8E1C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+64
0x8E20	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+68
0x8E24	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+72
0x8E28	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+76
0x8E2C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+80
0x8E30	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+84
0x8E34	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+88
0x8E38	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+92
0x8E3C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+96
0x8E40	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+100
0x8E44	0x00000004 ;__GPIO_MODULE_USART1_PA9_10+104
; end of __GPIO_MODULE_USART1_PA9_10
;__Lib_Sprintf.c,83 :: __Lib_Sprintf__npowers_ [52]
0x8E48	0x3F800000 ;__Lib_Sprintf__npowers_+0
0x8E4C	0x3DCCCCCD ;__Lib_Sprintf__npowers_+4
0x8E50	0x3C23D70A ;__Lib_Sprintf__npowers_+8
0x8E54	0x3A83126F ;__Lib_Sprintf__npowers_+12
0x8E58	0x38D1B717 ;__Lib_Sprintf__npowers_+16
0x8E5C	0x3727C5AC ;__Lib_Sprintf__npowers_+20
0x8E60	0x358637BD ;__Lib_Sprintf__npowers_+24
0x8E64	0x33D6BF95 ;__Lib_Sprintf__npowers_+28
0x8E68	0x322BCC77 ;__Lib_Sprintf__npowers_+32
0x8E6C	0x3089705F ;__Lib_Sprintf__npowers_+36
0x8E70	0x2EDBE6FF ;__Lib_Sprintf__npowers_+40
0x8E74	0x1E3CE508 ;__Lib_Sprintf__npowers_+44
0x8E78	0x0DA24260 ;__Lib_Sprintf__npowers_+48
; end of __Lib_Sprintf__npowers_
;__Lib_Sprintf.c,66 :: __Lib_Sprintf__powers_ [52]
0x8E7C	0x3F800000 ;__Lib_Sprintf__powers_+0
0x8E80	0x41200000 ;__Lib_Sprintf__powers_+4
0x8E84	0x42C80000 ;__Lib_Sprintf__powers_+8
0x8E88	0x447A0000 ;__Lib_Sprintf__powers_+12
0x8E8C	0x461C4000 ;__Lib_Sprintf__powers_+16
0x8E90	0x47C35000 ;__Lib_Sprintf__powers_+20
0x8E94	0x49742400 ;__Lib_Sprintf__powers_+24
0x8E98	0x4B189680 ;__Lib_Sprintf__powers_+28
0x8E9C	0x4CBEBC20 ;__Lib_Sprintf__powers_+32
0x8EA0	0x4E6E6B28 ;__Lib_Sprintf__powers_+36
0x8EA4	0x501502F9 ;__Lib_Sprintf__powers_+40
0x8EA8	0x60AD78EC ;__Lib_Sprintf__powers_+44
0x8EAC	0x7149F2CA ;__Lib_Sprintf__powers_+48
; end of __Lib_Sprintf__powers_
;__Lib_Sprintf.c,115 :: __Lib_Sprintf_octpowers [48]
0x8EB0	0x00000001 ;__Lib_Sprintf_octpowers+0
0x8EB4	0x00000008 ;__Lib_Sprintf_octpowers+4
0x8EB8	0x00000040 ;__Lib_Sprintf_octpowers+8
0x8EBC	0x00000200 ;__Lib_Sprintf_octpowers+12
0x8EC0	0x00001000 ;__Lib_Sprintf_octpowers+16
0x8EC4	0x00008000 ;__Lib_Sprintf_octpowers+20
0x8EC8	0x00040000 ;__Lib_Sprintf_octpowers+24
0x8ECC	0x00200000 ;__Lib_Sprintf_octpowers+28
0x8ED0	0x01000000 ;__Lib_Sprintf_octpowers+32
0x8ED4	0x08000000 ;__Lib_Sprintf_octpowers+36
0x8ED8	0x40000000 ;__Lib_Sprintf_octpowers+40
0x8EDC	0x00000000 ;__Lib_Sprintf_octpowers+44
; end of __Lib_Sprintf_octpowers
;__Lib_Sprintf.c,104 :: __Lib_Sprintf_dpowers [40]
0x8EE0	0x00000001 ;__Lib_Sprintf_dpowers+0
0x8EE4	0x0000000A ;__Lib_Sprintf_dpowers+4
0x8EE8	0x00000064 ;__Lib_Sprintf_dpowers+8
0x8EEC	0x000003E8 ;__Lib_Sprintf_dpowers+12
0x8EF0	0x00002710 ;__Lib_Sprintf_dpowers+16
0x8EF4	0x000186A0 ;__Lib_Sprintf_dpowers+20
0x8EF8	0x000F4240 ;__Lib_Sprintf_dpowers+24
0x8EFC	0x00989680 ;__Lib_Sprintf_dpowers+28
0x8F00	0x05F5E100 ;__Lib_Sprintf_dpowers+32
0x8F04	0x3B9ACA00 ;__Lib_Sprintf_dpowers+36
; end of __Lib_Sprintf_dpowers
;__Lib_Sprintf.c,110 :: __Lib_Sprintf_hexpowers [32]
0x8F08	0x00000001 ;__Lib_Sprintf_hexpowers+0
0x8F0C	0x00000010 ;__Lib_Sprintf_hexpowers+4
0x8F10	0x00000100 ;__Lib_Sprintf_hexpowers+8
0x8F14	0x00001000 ;__Lib_Sprintf_hexpowers+12
0x8F18	0x00010000 ;__Lib_Sprintf_hexpowers+16
0x8F1C	0x00100000 ;__Lib_Sprintf_hexpowers+20
0x8F20	0x01000000 ;__Lib_Sprintf_hexpowers+24
0x8F24	0x10000000 ;__Lib_Sprintf_hexpowers+28
; end of __Lib_Sprintf_hexpowers
;,0 :: _initBlock_33 [34]
; Containing: hexs [17]
;             hexb [17]
0x8F28	0x33323130 ;_initBlock_33+0 : hexs at 0x8F28
0x8F2C	0x37363534 ;_initBlock_33+4
0x8F30	0x62613938 ;_initBlock_33+8
0x8F34	0x66656463 ;_initBlock_33+12
0x8F38	0x32313000 ;_initBlock_33+16 : hexb at 0x8F39
0x8F3C	0x36353433 ;_initBlock_33+20
0x8F40	0x41393837 ;_initBlock_33+24
0x8F44	0x45444342 ;_initBlock_33+28
0x8F48	0x0046 ;_initBlock_33+32
; end of _initBlock_33
;__Lib_System_105_107.c,438 :: __Lib_System_105_107_APBAHBPrescTable [16]
0x8F4A	0x00000000 ;__Lib_System_105_107_APBAHBPrescTable+0
0x8F4E	0x04030201 ;__Lib_System_105_107_APBAHBPrescTable+4
0x8F52	0x04030201 ;__Lib_System_105_107_APBAHBPrescTable+8
0x8F56	0x09080706 ;__Lib_System_105_107_APBAHBPrescTable+12
; end of __Lib_System_105_107_APBAHBPrescTable
;__Lib_Conversions.c,3 :: __Lib_Conversions_Digits [16]
0x8F5A	0x33323130 ;__Lib_Conversions_Digits+0
0x8F5E	0x37363534 ;__Lib_Conversions_Digits+4
0x8F62	0x42413938 ;__Lib_Conversions_Digits+8
0x8F66	0x46454443 ;__Lib_Conversions_Digits+12
; end of __Lib_Conversions_Digits
;TX_NODE_M4.c,0 :: ?lstr_6_TX_NODE_M4 [8]
0x8F6A	0x312E3225 ;?lstr_6_TX_NODE_M4+0
0x8F6E	0x00432066 ;?lstr_6_TX_NODE_M4+4
; end of ?lstr_6_TX_NODE_M4
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0150      [16]    _Get_Fosc_kHz
0x0160     [138]    __Mul_FP
0x01F0      [28]    _Delay_1us
0x020C     [152]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x02A4      [26]    _I2Cx_Get_Status
0x02C0      [24]    _I2Cx_Is_Idle
0x02D8      [28]    __Lib_TFT_Defs_Write_to_Port
0x02F4      [66]    __FloatToSignedIntegral
0x0338      [52]    _TFT_Set_Index
0x036C       [6]    _lora_cbk
0x0374      [40]    _strcpy
0x039C      [26]    __Lib_I2C_12_I2Cx_Wait_For_Idle
0x03B8     [136]    _TFT_Dot
0x0440      [36]    _ChekXForEvent
0x0464     [100]    __Lib_TFT__TFT_getHeader
0x04C8      [28]    _Delay_100ms
0x04E4      [84]    _TFT_SSD1963YT_8bit_Write_Command
0x0538     [196]    __Lib_TFT_Defs_TFT_Set_Pin_Directions
0x0600      [28]    _Delay_5ms
0x061C      [52]    _TFT_Write_Command
0x0650      [16]    _Is_TFT_Rotated_180
0x0660      [84]    _TFT_SSD1963_8bit_Set_Index
0x06B4     [164]    __Div_FP
0x0758      [70]    __FloatToUnsignedIntegral
0x07A0     [272]    _GPIO_Alternate_Function_Enable
0x08B0     [168]    _RCC_GetClocksFrequency
0x0958     [140]    _GPIO_Clk_Enable
0x09E4     [254]    __Add_FP
0x0AE4     [196]    __Lib_Sprintf_fround
0x0BA8      [44]    __UnsignedIntegralToFloat
0x0BD4     [258]    __Sub_FP
0x0CD8     [380]    __Lib_Sprintf_scale
0x0E54      [22]    _isdigit
0x0E6C      [30]    __Lib_UART_123_45_UARTx_Write
0x0E8C     [104]    __Compare_FP
0x0EF4     [244]    _TFT_V_Line
0x0FE8     [788]    __Lib_TFT__TFT_Write_Char_E
0x12FC     [404]    _TFT_H_Line
0x1490      [38]    _strcmp
0x14B8      [96]    _TFT_Write_Data
0x1518      [28]    _UART5_Write
0x1534      [48]    _TFT_16bit_Write_Data
0x1564      [16]    __Lib_TFT_Is_SSD1963_Set
0x1574      [96]    _TFT_SSD1963_8bit_Write_Data
0x15D4      [36]    _TFT_RGBToColor16bit
0x15F8      [68]    _I2Cx_Start
0x163C    [5352]    __Lib_Sprintf__doprntf
0x2B24      [32]    _lora_hal_rts
0x2B44      [24]    _lora_hal_write
0x2B5C     [652]    _I2Cx_Read
0x2DE8     [132]    lora__lora_read
0x2E6C     [512]    __Lib_TFT__TFT_Write_Char
0x306C     [180]    _I2Cx_Write
0x3120      [26]    _TFT_Color16bitToRGB
0x313C     [412]    _I2Cx_Init_Advanced
0x32D8      [16]    _Is_TFT_Set
0x32E8     [976]    __Lib_TFT_Defs_TFT_Reset_ILI9341
0x36B8     [104]    _TFT_Set_Address_SST7715R
0x3720     [120]    _TFT_Set_Address
0x3798      [24]    _TFT_Set_Pen
0x37B0     [328]    _TFT_Set_Address_SSD1963II
0x38F8     [500]    _GPIO_Config
0x3AEC     [580]    __Lib_UART_123_45_UARTx_Init_Advanced
0x3D30      [64]    _TFT_Set_Brush
0x3D70      [24]    _TFT_Move_Cursor
0x3D88      [28]    _UART1_Write
0x3DA4     [104]    _TFT_Set_Address_ILI9340
0x3E0C      [28]    _UART2_Write
0x3E28      [28]    _UART4_Write
0x3E44      [28]    _UART3_Write
0x3E60      [50]    __Lib_UART_123_45_UARTx_Write_Text
0x3E94      [48]    __Lib_TFT_Defs_TFT_Set_DataPort_Direction
0x3EC4     [212]    _TFT_Set_Address_HX8352A
0x3F98     [104]    _TFT_Set_Address_R61526
0x4000     [104]    _TFT_Set_Address_ILI9342
0x4068     [104]    _TFT_Set_Address_ILI9481
0x40D0      [40]    _UART3_Init_Advanced
0x40F8      [54]    _Ltrim
0x4130      [92]    _IntToHex
0x418C      [28]    _UART1_Write_Text
0x41A8      [52]    _sprintf
0x41DC      [40]    _UART1_Init_Advanced
0x4204      [34]    lora__strcpy_const
0x4228     [192]    _TFT_GetCurrentColor
0x42E8     [220]    lora__lora_par
0x43C4     [220]    lora__lora_repar
0x44A0      [48]    lora__lora_resp
0x44D0      [64]    __SignedIntegralToFloat
0x4510      [24]    _GPIO_Digital_Input
0x4528      [28]    _I2C1_Init_Advanced
0x4544      [28]    _GPIO_Digital_Output
0x4560     [120]    _NVIC_IntEnable
0x45D8      [14]    _EnableInterrupts
0x45E8      [44]    _lora_process
0x4614      [32]    _memset
0x4634     [108]    _TFT_Set_Font
0x46A0     [144]    _TFT_Fill_Screen
0x4730      [52]    _lora_hal_cts
0x4764     [136]    _TFT_Write_Text
0x47EC     [664]    _TFT_Line
0x4A84      [36]    _lora_hal_rst
0x4AA8      [40]    _lora_hal_init
0x4AD0      [40]    _strcat
0x4AF8      [36]    _I2C1_Read
0x4B1C     [192]    _TFT_Init_ILI9341_8bit
0x4BDC      [24]    _I2C1_Start
0x4BF4      [36]    _I2C1_Write
0x4C18     [116]    lora__lora_write
0x4C90      [28]    _Delay_500us
0x4CAC     [116]    _lora_tx
0x4D20     [276]    _lora_init
0x4E34     [120]    _lora_rx_isr
0x4EAC     [108]    __Lib_System_105_107_SystemClockSetDefault
0x4F18     [296]    _display_init
0x5040     [164]    _measure_temp
0x50E8     [284]    _system_init
0x5204     [106]    _Button
0x5270     [104]    _lora_cmd
0x52D8      [58]    ___FillZeros
0x5314      [20]    ___CC2DW
0x5328     [620]    _TFT_Rectangle
0x5594      [36]    _LO_RX_ISR
0x55B8     [400]    _main
0x5748       [8]    ___GenExcept
0x5750     [324]    __Lib_System_105_107_InitialSetUpRCCRCC2
0x5894      [20]    __Lib_System_105_107_InitialSetUpFosc
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [2]    ?lstr19_lora
0x20000002       [8]    ?lstr10_lora
0x2000000A      [10]    ?lstr11_lora
0x20000014       [7]    ?lstr12_lora
0x2000001B      [17]    ?lstr13_lora
0x2000002C      [10]    ?lstr14_lora
0x20000036      [12]    ?lstr15_lora
0x20000042       [9]    ?lstr16_lora
0x2000004B       [9]    ?lstr17_lora
0x20000054       [7]    ?lstr18_lora
0x2000005B      [10]    ?lstr24_lora
0x20000065      [14]    ?lstr1_lora
0x20000073      [11]    ?lstr2_lora
0x2000007E      [11]    ?lstr3_lora
0x20000089       [7]    ?lstr4_lora
0x20000090      [32]    ?lstr5_lora
0x200000B0       [5]    ?lstr6_lora
0x200000B5      [11]    ?lstr7_lora
0x200000C0      [17]    ?lstr8_lora
0x200000D1      [14]    ?lstr9_lora
0x200000DF      [11]    ?lstr2_TX_NODE_M4
0x200000EA      [24]    ?lstr3_TX_NODE_M4
0x20000102      [15]    ?lstr4_TX_NODE_M4
0x20000111      [14]    ?lstr5_TX_NODE_M4
0x2000011F      [26]    ?lstr1_TX_NODE_M4
0x20000139      [12]    ?lstr7_TX_NODE_M4
0x20000145       [1]    ?lstr8_TX_NODE_M4
0x20000146      [10]    ?lstr9_TX_NODE_M4
0x20000150       [1]    ?lstr10_TX_NODE_M4
0x20000151       [5]    ?lstr11_TX_NODE_M4
0x20000156      [14]    ?lstr12_TX_NODE_M4
0x20000164       [2]    ?lstr13_TX_NODE_M4
0x20000166       [5]    ?lstr14_TX_NODE_M4
0x2000016B      [19]    ?lstr15_TX_NODE_M4
0x2000017E      [19]    ?lstr16_TX_NODE_M4
0x20000191      [14]    ?lstr17_TX_NODE_M4
0x2000019F       [5]    ?lstr18_TX_NODE_M4
0x200001A4       [7]    ?lstr1___Lib_Sprintf
0x200001AB       [1]    __Lib_TFT___SSD1963_controller
0x200001AC       [2]    __Lib_TFT_Ptr_Set
0x200001AE       [1]    __Lib_TFT_FontInitialized
0x200001AF       [1]    __Lib_TFT___no_acceleration
0x200001B0       [1]    __Lib_TFT_Defs_TFT_Rotated_180
0x200001B1       [1]    __Lib_TFT_Defs_TFT_Disp_Rotation
0x200001B2       [2]    __Lib_TFT_Defs___controller
0x200001B4       [1]    lora__lora_rdy_f
0x200001B5     [384]    lora__tx_buffer
0x20000335       [1]    lora__rsp_rdy_f
0x20000336       [1]    lora__timeout_f
0x20000337       [1]    lora__timer_f
0x20000338       [4]    lora__rsp_buffer
0x2000033C     [384]    lora__rx_buffer
0x200004BC       [4]    lora__timer_max
0x200004C0       [2]    lora__rx_buffer_len
0x200004C2       [1]    lora__timer_use_f
0x200004C3       [1]    lora__rsp_f
0x200004C4       [4]    lora__ticker
0x200004C8       [4]    lora__callback_resp
0x200004CC       [1]    lora__callback_default
0x200004CD       [1]    __Lib_TFT_PenWidth
0x200004CE       [2]    lora_hal_use_rts
0x200004D0       [4]    lora_hal_write_uart_p
0x200004D4       [2]    lora_hal_use_cts
0x200004D6       [2]    _TFT_DISP_WIDTH
0x200004D8       [4]    _UART_Wr_Ptr
0x200004DC      [50]    _tmp_txt
0x2000050E      [50]    _tmp_int
0x20000540       [4]    ___System_CLOCK_IN_KHZ
0x20000544       [4]    _I2C_Start_Ptr
0x20000548       [4]    _I2C_Read_Ptr
0x2000054C       [4]    _I2C_Write_Ptr
0x20000550       [1]    __Lib_TFT_BrushEnabled
0x20000551       [1]    __Lib_TFT_GradientEnabled
0x20000552       [2]    __Lib_TFT_PenColor
0x20000554       [1]    __Lib_TFT_GradientOrientation
0x20000555       [1]    __Lib_TFT_FontOrientation
0x20000556       [2]    __Lib_TFT_GradColorFrom
0x20000558       [2]    __Lib_TFT_GradColorTo
0x2000055A       [2]    __Lib_TFT_BrushColor
0x2000055C       [4]    _TFT_SSD1963_Set_Address_Ptr
0x20000560       [2]    _TFT_DISP_HEIGHT
0x20000562       [2]    __Lib_TFT__fontFirstChar
0x20000564       [4]    _TFT_Set_Address_Ptr
0x20000568       [4]    _TFT_Write_Data_Ptr
0x2000056C       [4]    __Lib_TFT__font
0x20000570       [2]    __Lib_TFT__fontLastChar
0x20000572       [2]    __Lib_TFT__fontHeight
0x20000574       [2]    __Lib_TFT_FontColor
0x20000576       [1]    _ExternalFontSet
0x20000577       [1]    lora_rx_isr__rx_sentence_f_L0
0x20000578       [2]    __Lib_TFT_x_cord
0x2000057A       [2]    __Lib_TFT_y_cord
0x2000057C       [4]    __Lib_TFT_activeExtFont
0x20000580      [10]    __Lib_TFT_headerBuffer
0x2000058C       [4]    _TFT_Get_Ext_Data_Ptr
0x20000590       [4]    _TFT_Set_Index_Ptr
0x20000594       [4]    _TFT_Write_Command_Ptr
0x20000598       [4]    _UART_Rd_Ptr
0x2000059C       [4]    _UART_Rdy_Ptr
0x200005A0       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x01EA       [4]    __Lib_System_105_107_ADCPrescTable
0x58A8    [4984]    _Tahoma15x16_Bold
0x6C20    [4110]    _HandelGothic_BT21x22_Regular
0x7C2E    [2168]    _TFT_defaultFont
0x84A6    [1705]    _Verdana12x13_Regular
0x8B4F       [2]    ?ICS?lstr19_lora
0x8B51       [8]    ?ICS?lstr10_lora
0x8B59      [10]    ?ICS?lstr11_lora
0x8B63       [7]    ?ICS?lstr12_lora
0x8B6A      [17]    ?ICS?lstr13_lora
0x8B7B      [10]    ?ICS?lstr14_lora
0x8B85      [12]    ?ICS?lstr15_lora
0x8B91       [9]    ?ICS?lstr16_lora
0x8B9A       [9]    ?ICS?lstr17_lora
0x8BA3       [7]    ?ICS?lstr18_lora
0x8BAA      [10]    ?ICS?lstr24_lora
0x8BB4      [14]    ?ICS?lstr1_lora
0x8BC2      [11]    ?ICS?lstr2_lora
0x8BCD      [11]    ?ICS?lstr3_lora
0x8BD8       [7]    ?ICS?lstr4_lora
0x8BDF      [32]    ?ICS?lstr5_lora
0x8BFF       [5]    ?ICS?lstr6_lora
0x8C04      [11]    ?ICS?lstr7_lora
0x8C0F      [17]    ?ICS?lstr8_lora
0x8C20      [14]    ?ICS?lstr9_lora
0x8C2E      [11]    ?ICS?lstr2_TX_NODE_M4
0x8C39      [24]    ?ICS?lstr3_TX_NODE_M4
0x8C51      [15]    ?ICS?lstr4_TX_NODE_M4
0x8C60      [14]    ?ICS?lstr5_TX_NODE_M4
0x8C6E      [26]    ?ICS?lstr1_TX_NODE_M4
0x8C88      [12]    ?ICS?lstr7_TX_NODE_M4
0x8C94       [1]    ?ICS?lstr8_TX_NODE_M4
0x8C95      [10]    ?ICS?lstr9_TX_NODE_M4
0x8C9F       [1]    ?ICS?lstr10_TX_NODE_M4
0x8CA0       [5]    ?ICS?lstr11_TX_NODE_M4
0x8CA5      [14]    ?ICS?lstr12_TX_NODE_M4
0x8CB3       [2]    ?ICS?lstr13_TX_NODE_M4
0x8CB5       [5]    ?ICS?lstr14_TX_NODE_M4
0x8CBA      [19]    ?ICS?lstr15_TX_NODE_M4
0x8CCD      [19]    ?ICS?lstr16_TX_NODE_M4
0x8CE0      [14]    ?ICS?lstr17_TX_NODE_M4
0x8CEE       [5]    ?ICS?lstr18_TX_NODE_M4
0x8CF3       [7]    ?ICS?lstr1___Lib_Sprintf
0x8CFA       [1]    ?ICS__Lib_TFT___SSD1963_controller
0x8CFB       [2]    ?ICS__Lib_TFT_Ptr_Set
0x8CFD       [1]    ?ICS__Lib_TFT_FontInitialized
0x8CFE       [1]    ?ICS__Lib_TFT___no_acceleration
0x8CFF       [1]    ?ICS__Lib_TFT_Defs_TFT_Rotated_180
0x8D00       [1]    ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation
0x8D01       [2]    ?ICS__Lib_TFT_Defs___controller
0x8D04     [108]    __GPIO_MODULE_USART3_PD89
0x8D70     [108]    __GPIO_MODULE_I2C1_PB67
0x8DDC     [108]    __GPIO_MODULE_USART1_PA9_10
0x8E48      [52]    __Lib_Sprintf__npowers_
0x8E7C      [52]    __Lib_Sprintf__powers_
0x8EB0      [48]    __Lib_Sprintf_octpowers
0x8EE0      [40]    __Lib_Sprintf_dpowers
0x8F08      [32]    __Lib_Sprintf_hexpowers
0x8F28      [17]    __Lib_Sprintf_hexs
0x8F39      [17]    __Lib_Sprintf_hexb
0x8F4A      [16]    __Lib_System_105_107_APBAHBPrescTable
0x8F5A      [16]    __Lib_Conversions_Digits
0x8F6A       [8]    ?lstr_6_TX_NODE_M4
