#! /usr/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffdf1a6830 .scope module, "testbanch" "testbanch" 2 2;
 .timescale 0 0;
v0x7fffdf1e0de0_0 .net "active", 0 0, v0x7fffdf1b22b0_0;  1 drivers
v0x7fffdf1e0ef0_0 .net "b", 0 0, L_0x7fffdf1e1740;  1 drivers
v0x7fffdf1e1000_0 .var "clk", 0 0;
v0x7fffdf1e10a0_0 .var "on", 1 0;
v0x7fffdf1e1190_0 .net "regime", 1 0, v0x7fffdf1dd730_0;  1 drivers
v0x7fffdf1e12d0_0 .var "rst", 0 0;
v0x7fffdf1e1370_0 .net "s", 2 0, v0x7fffdf1df0a0_0;  1 drivers
v0x7fffdf1e1480_0 .var "start", 0 0;
v0x7fffdf1e1570_0 .var "x", 7 0;
v0x7fffdf1e1630_0 .net "y", 7 0, v0x7fffdf1df680_0;  1 drivers
S_0x7fffdf1a5ae0 .scope module, "aaa" "main" 2 24, 3 4 0, S_0x7fffdf1a6830;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "x"
    .port_info 1 /OUTPUT 8 "y"
    .port_info 2 /OUTPUT 3 "s"
    .port_info 3 /OUTPUT 1 "b"
    .port_info 4 /INPUT 2 "on"
    .port_info 5 /INPUT 1 "start"
    .port_info 6 /OUTPUT 2 "regime"
    .port_info 7 /OUTPUT 1 "active"
    .port_info 8 /INPUT 1 "clk"
    .port_info 9 /INPUT 1 "rst"
v0x7fffdf1dfd10_0 .net "active", 0 0, v0x7fffdf1b22b0_0;  alias, 1 drivers
v0x7fffdf1dfe00_0 .net "b", 0 0, L_0x7fffdf1e1740;  alias, 1 drivers
v0x7fffdf1dfed0_0 .net "clk", 0 0, v0x7fffdf1e1000_0;  1 drivers
v0x7fffdf1dffa0_0 .net "on", 1 0, v0x7fffdf1e10a0_0;  1 drivers
v0x7fffdf1e0040_0 .net "regime", 1 0, v0x7fffdf1dd730_0;  alias, 1 drivers
v0x7fffdf1e0130_0 .net "rst", 0 0, v0x7fffdf1e12d0_0;  1 drivers
v0x7fffdf1e0220_0 .net "s", 2 0, v0x7fffdf1df0a0_0;  alias, 1 drivers
v0x7fffdf1e02c0_0 .net "s_add", 0 0, v0x7fffdf1dd8d0_0;  1 drivers
v0x7fffdf1e03b0_0 .net "s_en", 0 0, v0x7fffdf1dd990_0;  1 drivers
v0x7fffdf1e0450_0 .net "s_is_zero", 0 0, L_0x7fffdf1f20b0;  1 drivers
v0x7fffdf1e0540_0 .net "s_step", 1 0, v0x7fffdf1ddb10_0;  1 drivers
v0x7fffdf1e0630_0 .net "s_zero", 0 0, v0x7fffdf1ddbf0_0;  1 drivers
v0x7fffdf1e0720_0 .net "start", 0 0, v0x7fffdf1e1480_0;  1 drivers
v0x7fffdf1e07c0_0 .net "x", 7 0, v0x7fffdf1e1570_0;  1 drivers
v0x7fffdf1e0860_0 .net "y", 7 0, v0x7fffdf1df680_0;  alias, 1 drivers
v0x7fffdf1e0900_0 .net "y_en", 0 0, v0x7fffdf1dde50_0;  1 drivers
v0x7fffdf1e09f0_0 .net "y_select_next", 1 0, v0x7fffdf1ddf10_0;  1 drivers
v0x7fffdf1e0bf0_0 .net "y_store_x", 0 0, v0x7fffdf1ddff0_0;  1 drivers
S_0x7fffdf1a65f0 .scope module, "_control_path" "control_path" 3 40, 4 5 0, S_0x7fffdf1a5ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "on"
    .port_info 1 /INPUT 1 "start"
    .port_info 2 /OUTPUT 2 "regime"
    .port_info 3 /OUTPUT 1 "active"
    .port_info 4 /OUTPUT 2 "y_select_next"
    .port_info 5 /OUTPUT 2 "s_step"
    .port_info 6 /OUTPUT 1 "y_en"
    .port_info 7 /OUTPUT 1 "s_en"
    .port_info 8 /OUTPUT 1 "y_store_x"
    .port_info 9 /OUTPUT 1 "s_add"
    .port_info 10 /OUTPUT 1 "s_zero"
    .port_info 11 /INPUT 1 "clk"
    .port_info 12 /INPUT 1 "rst"
    .port_info 13 /INPUT 1 "s_is_zero"
P_0x7fffdf1a5ca0 .param/l "STATE_COUNT" 1 4 38, C4<011>;
P_0x7fffdf1a5ce0 .param/l "STATE_ENUM_ACTIV" 1 4 37, C4<010>;
P_0x7fffdf1a5d20 .param/l "STATE_ENUM_INACTIV" 1 4 36, C4<001>;
P_0x7fffdf1a5d60 .param/l "STATE_OFF" 1 4 35, C4<000>;
P_0x7fffdf1a5da0 .param/l "STATE_REFRESH" 1 4 39, C4<100>;
L_0x7fab24fd0180 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fffdf1b1c20_0 .net/2u *"_s0", 4 0, L_0x7fab24fd0180;  1 drivers
L_0x7fab24fd01c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffdf1b1cf0_0 .net/2u *"_s4", 1 0, L_0x7fab24fd01c8;  1 drivers
v0x7fffdf1b22b0_0 .var "active", 0 0;
v0x7fffdf1b2380_0 .net "clk", 0 0, v0x7fffdf1e1000_0;  alias, 1 drivers
v0x7fffdf1b78a0_0 .var "counter16", 4 0;
v0x7fffdf1b7e80_0 .var "counter3", 1 0;
v0x7fffdf1dd3f0_0 .net "enum_off", 0 0, L_0x7fffdf1f2250;  1 drivers
v0x7fffdf1dd4b0_0 .var "next_state", 2 0;
v0x7fffdf1dd590_0 .net "on", 1 0, v0x7fffdf1e10a0_0;  alias, 1 drivers
v0x7fffdf1dd670_0 .net "refresh_off", 0 0, L_0x7fffdf1f22f0;  1 drivers
v0x7fffdf1dd730_0 .var "regime", 1 0;
v0x7fffdf1dd810_0 .net "rst", 0 0, v0x7fffdf1e12d0_0;  alias, 1 drivers
v0x7fffdf1dd8d0_0 .var "s_add", 0 0;
v0x7fffdf1dd990_0 .var "s_en", 0 0;
v0x7fffdf1dda50_0 .net "s_is_zero", 0 0, L_0x7fffdf1f20b0;  alias, 1 drivers
v0x7fffdf1ddb10_0 .var "s_step", 1 0;
v0x7fffdf1ddbf0_0 .var "s_zero", 0 0;
v0x7fffdf1ddcb0_0 .net "start", 0 0, v0x7fffdf1e1480_0;  alias, 1 drivers
v0x7fffdf1ddd70_0 .var "state", 2 0;
v0x7fffdf1dde50_0 .var "y_en", 0 0;
v0x7fffdf1ddf10_0 .var "y_select_next", 1 0;
v0x7fffdf1ddff0_0 .var "y_store_x", 0 0;
E_0x7fffdf18d8c0 .event edge, v0x7fffdf1ddd70_0, v0x7fffdf1b7e80_0;
E_0x7fffdf18fef0 .event edge, v0x7fffdf1ddd70_0, v0x7fffdf1ddcb0_0, v0x7fffdf1dda50_0;
E_0x7fffdf18e460 .event edge, v0x7fffdf1ddd70_0, v0x7fffdf1b78a0_0;
E_0x7fffdf18e080 .event edge, v0x7fffdf1ddd70_0;
E_0x7fffdf18e680 .event posedge, v0x7fffdf1b2380_0;
E_0x7fffdf1bdd60/0 .event edge, v0x7fffdf1ddd70_0, v0x7fffdf1dd590_0, v0x7fffdf1ddcb0_0, v0x7fffdf1dd3f0_0;
E_0x7fffdf1bdd60/1 .event edge, v0x7fffdf1dd670_0;
E_0x7fffdf1bdd60 .event/or E_0x7fffdf1bdd60/0, E_0x7fffdf1bdd60/1;
E_0x7fffdf183dc0 .event posedge, v0x7fffdf1dd810_0, v0x7fffdf1b2380_0;
L_0x7fffdf1f2250 .cmp/eq 5, v0x7fffdf1b78a0_0, L_0x7fab24fd0180;
L_0x7fffdf1f22f0 .cmp/eq 2, v0x7fffdf1b7e80_0, L_0x7fab24fd01c8;
S_0x7fffdf1de270 .scope module, "_data_path" "data_path" 3 20, 5 4 0, S_0x7fffdf1a5ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "x"
    .port_info 1 /OUTPUT 8 "y"
    .port_info 2 /OUTPUT 3 "s"
    .port_info 3 /OUTPUT 1 "b"
    .port_info 4 /INPUT 2 "y_select_next"
    .port_info 5 /INPUT 2 "s_step"
    .port_info 6 /INPUT 1 "y_en"
    .port_info 7 /INPUT 1 "s_en"
    .port_info 8 /INPUT 1 "y_store_x"
    .port_info 9 /INPUT 1 "s_add"
    .port_info 10 /INPUT 1 "s_zero"
    .port_info 11 /INPUT 1 "clk"
    .port_info 12 /INPUT 1 "rst"
    .port_info 13 /OUTPUT 1 "s_is_zero"
v0x7fffdf1de590_0 .net *"_s10", 2 0, L_0x7fffdf1e1a80;  1 drivers
L_0x7fab24fd0060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffdf1de690_0 .net *"_s13", 0 0, L_0x7fab24fd0060;  1 drivers
v0x7fffdf1de770_0 .net *"_s14", 2 0, L_0x7fffdf1e1b20;  1 drivers
L_0x7fab24fd00a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fffdf1de830_0 .net/2u *"_s18", 2 0, L_0x7fab24fd00a8;  1 drivers
v0x7fffdf1de910_0 .net *"_s22", 31 0, L_0x7fffdf1e1f60;  1 drivers
L_0x7fab24fd00f0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffdf1dea40_0 .net *"_s25", 28 0, L_0x7fab24fd00f0;  1 drivers
L_0x7fab24fd0138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffdf1deb20_0 .net/2u *"_s26", 31 0, L_0x7fab24fd0138;  1 drivers
v0x7fffdf1dec00_0 .net *"_s4", 2 0, L_0x7fffdf1e18a0;  1 drivers
L_0x7fab24fd0018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffdf1dece0_0 .net *"_s7", 0 0, L_0x7fab24fd0018;  1 drivers
v0x7fffdf1dedc0_0 .net *"_s8", 2 0, L_0x7fffdf1e1990;  1 drivers
v0x7fffdf1deea0_0 .net "b", 0 0, L_0x7fffdf1e1740;  alias, 1 drivers
v0x7fffdf1def60_0 .net "clk", 0 0, v0x7fffdf1e1000_0;  alias, 1 drivers
v0x7fffdf1df000_0 .net "rst", 0 0, v0x7fffdf1e12d0_0;  alias, 1 drivers
v0x7fffdf1df0a0_0 .var "s", 2 0;
v0x7fffdf1df140_0 .net "s_add", 0 0, v0x7fffdf1dd8d0_0;  alias, 1 drivers
v0x7fffdf1df1e0_0 .net "s_base", 2 0, L_0x7fffdf1e1de0;  1 drivers
v0x7fffdf1df2a0_0 .net "s_en", 0 0, v0x7fffdf1dd990_0;  alias, 1 drivers
v0x7fffdf1df340_0 .net "s_in", 2 0, L_0x7fffdf1e1ca0;  1 drivers
v0x7fffdf1df400_0 .net "s_is_zero", 0 0, L_0x7fffdf1f20b0;  alias, 1 drivers
v0x7fffdf1df4a0_0 .net "s_step", 1 0, v0x7fffdf1ddb10_0;  alias, 1 drivers
v0x7fffdf1df540_0 .net "s_zero", 0 0, v0x7fffdf1ddbf0_0;  alias, 1 drivers
v0x7fffdf1df5e0_0 .net "x", 7 0, v0x7fffdf1e1570_0;  alias, 1 drivers
v0x7fffdf1df680_0 .var "y", 7 0;
v0x7fffdf1df760_0 .net "y_en", 0 0, v0x7fffdf1dde50_0;  alias, 1 drivers
v0x7fffdf1df830_0 .net "y_in", 7 0, L_0x7fffdf1e1800;  1 drivers
v0x7fffdf1df8f0_0 .var "y_next", 7 0;
v0x7fffdf1df9d0_0 .net "y_select_next", 1 0, v0x7fffdf1ddf10_0;  alias, 1 drivers
v0x7fffdf1dfac0_0 .net "y_store_x", 0 0, v0x7fffdf1ddff0_0;  alias, 1 drivers
E_0x7fffdf183ed0 .event edge, v0x7fffdf1ddf10_0, v0x7fffdf1df680_0, v0x7fffdf1df0a0_0;
L_0x7fffdf1e1740 .part/v v0x7fffdf1df680_0, v0x7fffdf1df0a0_0, 1;
L_0x7fffdf1e1800 .functor MUXZ 8, v0x7fffdf1df8f0_0, v0x7fffdf1e1570_0, v0x7fffdf1ddff0_0, C4<>;
L_0x7fffdf1e18a0 .concat [ 2 1 0 0], v0x7fffdf1ddb10_0, L_0x7fab24fd0018;
L_0x7fffdf1e1990 .arith/sum 3, L_0x7fffdf1e1de0, L_0x7fffdf1e18a0;
L_0x7fffdf1e1a80 .concat [ 2 1 0 0], v0x7fffdf1ddb10_0, L_0x7fab24fd0060;
L_0x7fffdf1e1b20 .arith/sub 3, L_0x7fffdf1e1de0, L_0x7fffdf1e1a80;
L_0x7fffdf1e1ca0 .functor MUXZ 3, L_0x7fffdf1e1b20, L_0x7fffdf1e1990, v0x7fffdf1dd8d0_0, C4<>;
L_0x7fffdf1e1de0 .functor MUXZ 3, v0x7fffdf1df0a0_0, L_0x7fab24fd00a8, v0x7fffdf1ddbf0_0, C4<>;
L_0x7fffdf1e1f60 .concat [ 3 29 0 0], v0x7fffdf1df0a0_0, L_0x7fab24fd00f0;
L_0x7fffdf1f20b0 .cmp/eq 32, L_0x7fffdf1e1f60, L_0x7fab24fd0138;
    .scope S_0x7fffdf1de270;
T_0 ;
    %wait E_0x7fffdf183dc0;
    %load/vec4 v0x7fffdf1df000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffdf1df680_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffdf1df760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fffdf1df830_0;
    %assign/vec4 v0x7fffdf1df680_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffdf1de270;
T_1 ;
    %wait E_0x7fffdf183dc0;
    %load/vec4 v0x7fffdf1df000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffdf1df0a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fffdf1df2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7fffdf1df340_0;
    %assign/vec4 v0x7fffdf1df0a0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffdf1de270;
T_2 ;
    %wait E_0x7fffdf183ed0;
    %pushi/vec4 1, 1, 8;
    %store/vec4 v0x7fffdf1df8f0_0, 0, 8;
    %load/vec4 v0x7fffdf1df9d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x7fffdf1df680_0;
    %store/vec4 v0x7fffdf1df8f0_0, 0, 8;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x7fffdf1df680_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7fffdf1df8f0_0, 0, 8;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x7fffdf1df680_0;
    %load/vec4 v0x7fffdf1df0a0_0;
    %pad/u 8;
    %add;
    %store/vec4 v0x7fffdf1df8f0_0, 0, 8;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x7fffdf1df680_0;
    %load/vec4 v0x7fffdf1df0a0_0;
    %pad/u 8;
    %sub;
    %store/vec4 v0x7fffdf1df8f0_0, 0, 8;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fffdf1a65f0;
T_3 ;
    %wait E_0x7fffdf183dc0;
    %load/vec4 v0x7fffdf1dd810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffdf1ddd70_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fffdf1dd4b0_0;
    %assign/vec4 v0x7fffdf1ddd70_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffdf1a65f0;
T_4 ;
    %wait E_0x7fffdf1bdd60;
    %pushi/vec4 1, 1, 3;
    %store/vec4 v0x7fffdf1dd4b0_0, 0, 3;
    %load/vec4 v0x7fffdf1ddd70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0x7fffdf1dd590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %jmp T_4.10;
T_4.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffdf1dd4b0_0, 0, 3;
    %jmp T_4.10;
T_4.7 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffdf1dd4b0_0, 0, 3;
    %jmp T_4.10;
T_4.8 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fffdf1dd4b0_0, 0, 3;
    %jmp T_4.10;
T_4.9 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fffdf1dd4b0_0, 0, 3;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0x7fffdf1ddcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.11, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fffdf1dd4b0_0, 0, 3;
    %jmp T_4.12;
T_4.11 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffdf1dd4b0_0, 0, 3;
T_4.12 ;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x7fffdf1dd3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.13, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffdf1dd4b0_0, 0, 3;
    %jmp T_4.14;
T_4.13 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fffdf1dd4b0_0, 0, 3;
T_4.14 ;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x7fffdf1ddcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.15, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fffdf1dd4b0_0, 0, 3;
    %jmp T_4.16;
T_4.15 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffdf1dd4b0_0, 0, 3;
T_4.16 ;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x7fffdf1dd670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.17, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffdf1dd4b0_0, 0, 3;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fffdf1dd4b0_0, 0, 3;
T_4.18 ;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fffdf1a65f0;
T_5 ;
    %wait E_0x7fffdf18e080;
    %pushi/vec4 1, 1, 2;
    %store/vec4 v0x7fffdf1dd730_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x7fffdf1b22b0_0, 0, 1;
    %load/vec4 v0x7fffdf1ddd70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffdf1dd730_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdf1b22b0_0, 0, 1;
    %jmp T_5.5;
T_5.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffdf1dd730_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdf1b22b0_0, 0, 1;
    %jmp T_5.5;
T_5.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffdf1dd730_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdf1b22b0_0, 0, 1;
    %jmp T_5.5;
T_5.3 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fffdf1dd730_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdf1b22b0_0, 0, 1;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fffdf1dd730_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdf1b22b0_0, 0, 1;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fffdf1a65f0;
T_6 ;
    %wait E_0x7fffdf18e680;
    %load/vec4 v0x7fffdf1ddd70_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x7fffdf1b78a0_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x7fffdf1b78a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0x7fffdf1b78a0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fffdf1a65f0;
T_7 ;
    %wait E_0x7fffdf18e680;
    %load/vec4 v0x7fffdf1ddd70_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x7fffdf1b7e80_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x7fffdf1b7e80_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fffdf1b7e80_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffdf1a65f0;
T_8 ;
    %wait E_0x7fffdf18e080;
    %load/vec4 v0x7fffdf1ddd70_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdf1dde50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdf1dd990_0, 0, 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fffdf1a65f0;
T_9 ;
    %wait E_0x7fffdf18e460;
    %load/vec4 v0x7fffdf1ddd70_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdf1dde50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdf1dd990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdf1dd8d0_0, 0, 1;
    %load/vec4 v0x7fffdf1b78a0_0;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %jmp T_9.7;
T_9.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffdf1ddb10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdf1ddbf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdf1dd990_0, 0, 1;
    %jmp T_9.7;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdf1dd990_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fffdf1ddb10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdf1ddbf0_0, 0, 1;
    %jmp T_9.7;
T_9.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdf1dd990_0, 0, 1;
    %jmp T_9.7;
T_9.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdf1dd990_0, 0, 1;
    %jmp T_9.7;
T_9.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdf1dd990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdf1ddbf0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffdf1ddb10_0, 0, 2;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fffdf1a65f0;
T_10 ;
    %wait E_0x7fffdf18fef0;
    %load/vec4 v0x7fffdf1ddd70_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x7fffdf1ddcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdf1ddff0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffdf1ddb10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdf1dd990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdf1dd8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdf1ddbf0_0, 0, 1;
    %load/vec4 v0x7fffdf1dda50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdf1dde50_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffdf1ddf10_0, 0, 2;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdf1dde50_0, 0, 1;
T_10.5 ;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdf1dd990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdf1dde50_0, 0, 1;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fffdf1a65f0;
T_11 ;
    %wait E_0x7fffdf18d8c0;
    %load/vec4 v0x7fffdf1ddd70_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x7fffdf1b7e80_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %jmp T_11.5;
T_11.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdf1dde50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdf1dd990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdf1ddff0_0, 0, 1;
    %jmp T_11.5;
T_11.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdf1dd990_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffdf1ddb10_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdf1dd8d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdf1dde50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdf1ddff0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fffdf1ddf10_0, 0, 2;
    %jmp T_11.5;
T_11.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdf1dde50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdf1dd990_0, 0, 1;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fffdf1a6830;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdf1e1000_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x7fffdf1a6830;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdf1e12d0_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x7fffdf1a6830;
T_14 ;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdf1e12d0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x7fffdf1a6830;
T_15 ;
    %delay 100, 0;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x7fffdf1a6830;
T_16 ;
    %delay 1, 0;
    %load/vec4 v0x7fffdf1e1000_0;
    %nor/r;
    %store/vec4 v0x7fffdf1e1000_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fffdf1a6830;
T_17 ;
    %vpi_call 2 27 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars" {0 0 0};
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fffdf1e10a0_0, 0, 2;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdf1e1480_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffdf1e10a0_0, 0, 2;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdf1e1480_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 57, 0, 8;
    %store/vec4 v0x7fffdf1e1570_0, 0, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fffdf1e10a0_0, 0, 2;
    %delay 8, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffdf1e10a0_0, 0, 2;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdf1e1480_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffdf1e10a0_0, 0, 2;
    %delay 32, 0;
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "testbanch.v";
    "main.v";
    "control_path.v";
    "data_path.v";
