setting,value,description
tech_name,c110,"tech name, must same with headers of tech_align and pins_align"
netlist,./demo/cell_apr/netlist/c110.cdl,"netlist cdl file"
output_dir,./demo/cell_apr/outputs/c110,"folder to save log and outputs"
model_file,./demo/cell_apr/settings/c110/model.cdl,"model cdl file"
mapping_file,./demo/cell_apr/settings/c110/layer_mapping.txt,"layer mapping file"
rule_file,./demo/cell_apr/settings/c110/design_rule.csv,"design rule csv file"
layer_align,./demo/cell_apr/settings/c110/layer_align.csv,"tech align file"
pins_align,./demo/cell_apr/settings/c110/pin_align.csv,"pins align file"
cell_height,2562,"cell height (nm)"
gate_length,130,"drawn gate length(nm) example 300 ; 420/500"
v_pin_grid,366,"Vertical Pin Grid (nm)"
h_pin_grid,370,"Horizontal Pin Grid (nm)"
power_rail_width,260,"Cell Power and Ground Rail Width (nm) see ascell.ppt"
cell_offset_x,50,"first device to border see ascell.ppt"
np_ext_border,100,"np region extension of border see ascell.ppt"
nw_ext_np,100,"nwell extension of np region see ascell.ppt"
gen_cells,all,"cells to generate: all cl sl clk dff latch sdff"
metal_layers,2,"1: only metal1, 2:metal 1 and metal 2"
cost_funcs,none,"cost functions for routing for future use"
