<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230006058A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230006058</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17652124</doc-number><date>20220223</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>JP</country><doc-number>2021-109813</doc-number><date>20210701</date></priority-claim><priority-claim sequence="02" kind="national"><country>JP</country><doc-number>2022-001999</doc-number><date>20220111</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>778</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>20</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>778</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>2003</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e79">SEMICONDUCTOR DEVICE</invention-title><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>KABUSHIKI KAISHA TOSHIBA</orgname><address><city>Tokyo</city><country>JP</country></address></addressbook><residence><country>JP</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>KAJIWARA</last-name><first-name>Yosuke</first-name><address><city>Yokohama</city><country>JP</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>KURAGUCHI</last-name><first-name>Masahiko</first-name><address><city>Yokohama</city><country>JP</country></address></addressbook></inventor></inventors></us-parties><assignees><assignee><addressbook><orgname>KABUSHIKI KAISHA TOSHIBA</orgname><role>03</role><address><city>Tokyo</city><country>JP</country></address></addressbook></assignee></assignees></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">According to one embodiment, a semiconductor device includes first to third electrodes, a semiconductor member, and a first insulating member. The third electrode is between the first and second electrodes. The semiconductor member includes first and second semiconductor regions. The first semiconductor region includes first to fifth partial regions. The fourth partial region is between the first and third partial regions. The fifth partial region is between the third and second partial regions. The second semiconductor region includes first and second semiconductor portions. The first insulating member includes first to third insulating regions. The fourth partial region includes a first facing region. The fifth partial region includes a second facing region. The first facing region includes a first element. The second facing region does not include the first element, or a concentration of the first element in the second facing region is lower than in the first facing region.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="102.95mm" wi="147.40mm" file="US20230006058A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="226.06mm" wi="149.44mm" file="US20230006058A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="226.65mm" wi="150.88mm" file="US20230006058A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="226.31mm" wi="150.79mm" file="US20230006058A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="225.98mm" wi="150.88mm" file="US20230006058A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="231.65mm" wi="150.79mm" file="US20230006058A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="226.31mm" wi="150.79mm" file="US20230006058A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="104.99mm" wi="149.44mm" file="US20230006058A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0001" level="1">CROSS-REFERENCE TO RELATED APPLICATIONS</heading><p id="p-0002" num="0001">This application is based upon and claims the benefit of priority from Japanese Patent Application No.2021-109813, filed on Jul. 1, 2021, and Japanese Patent Application No.2022-1999, filed on Jan. 11, 2022; the entire contents of which are incorporated herein by reference.</p><heading id="h-0002" level="1">FIELD</heading><p id="p-0003" num="0002">Embodiments described herein generally relate to a semiconductor device.</p><heading id="h-0003" level="1">BACKGROUND</heading><p id="p-0004" num="0003">Improvement of characteristics is desired in semiconductor devices.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0004" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0005" num="0004"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a schematic cross-sectional view illustrating a semiconductor device according to the first embodiment;</p><p id="p-0006" num="0005"><figref idref="DRAWINGS">FIG. <b>2</b></figref> is a graph illustrating the characteristics of the semiconductor device;</p><p id="p-0007" num="0006"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a schematic cross-sectional view illustrating a semiconductor device according to the first embodiment;</p><p id="p-0008" num="0007"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is a schematic cross-sectional view illustrating a semiconductor device according to the first embodiment;</p><p id="p-0009" num="0008"><figref idref="DRAWINGS">FIG. <b>5</b></figref> is a schematic cross-sectional view illustrating a semiconductor device according to the first embodiment;</p><p id="p-0010" num="0009"><figref idref="DRAWINGS">FIG. <b>6</b></figref> is a schematic cross-sectional view illustrating a semiconductor device according to the first embodiment;</p><p id="p-0011" num="0010"><figref idref="DRAWINGS">FIG. <b>7</b></figref> is a schematic cross-sectional view illustrating a semiconductor device according to the first embodiment;</p><p id="p-0012" num="0011"><figref idref="DRAWINGS">FIG. <b>8</b></figref> is a schematic cross-sectional view illustrating a semiconductor device according to the first embodiment;</p><p id="p-0013" num="0012"><figref idref="DRAWINGS">FIG. <b>9</b></figref> is a schematic cross-sectional view illustrating a semiconductor device according to the first embodiment;</p><p id="p-0014" num="0013"><figref idref="DRAWINGS">FIG. <b>10</b></figref> is a schematic cross-sectional view illustrating a semiconductor device according to the first embodiment;</p><p id="p-0015" num="0014"><figref idref="DRAWINGS">FIG. <b>11</b></figref> is a schematic cross-sectional view illustrating a semiconductor device according to the first embodiment;</p><p id="p-0016" num="0015"><figref idref="DRAWINGS">FIG. <b>12</b></figref> is a schematic cross-sectional view illustrating a semiconductor device according to the first embodiment; and</p><p id="p-0017" num="0016"><figref idref="DRAWINGS">FIG. <b>13</b></figref> is a schematic cross-sectional view illustrating a semiconductor device according to a second embodiment.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0005" level="1">DETAILED DESCRIPTION</heading><p id="p-0018" num="0017">According to one embodiment, a semiconductor device includes a first electrode, a second electrode, a third electrode, a semiconductor member, and a first insulating member. A direction from the first electrode to the second electrode is along the first direction. A position of the third electrode in the first direction is between a position of the first electrode in the first direction and a position of the second electrode in the first direction. The semiconductor member includes a first semiconductor region and a second semiconductor region. The first semiconductor region includes Al<sub>x1</sub>Ga<sub>1&#x2212;x1</sub>N (0&#x2264;x1&#x3c;1). The first semiconductor region includes a first partial region, a second partial region, a third partial region, a fourth partial region, and a fifth partial region. A direction from the first partial region to the first electrode is along a second direction crossing the first direction. A direction from the second partial region to the second electrode is along the second direction. A direction from the third partial region to the third electrode is along the second direction. A position of the fourth partial region in the first direction is between a position of the first partial region in the first direction and a position of the third partial region in the first direction. A position of the fifth partial region in the first direction is between the position of the third partial region in the first direction and a position of the second partial region in the first direction. The second semiconductor region includes Al<sub>x2</sub>Ga<sub>1&#x2212;x2</sub>N (0&#x3c;x2&#x2264;1, x1&#x3c;x2). The second semiconductor region includes a first semiconductor portion, and a second semiconductor portion. A direction from the fourth partial region to the first semiconductor portion is along the second direction. A direction from the fifth partial region to the second semiconductor portion is along the second direction. The first insulating member includes a first insulating region, a second insulating region, and a third insulating region. The first insulating region is between the fourth partial region and the third electrode in the first direction. The second insulating region is between the third electrode and the fifth electrode in the first direction. The third insulating region is between the third partial region and the third electrode in the second direction. The fourth partial region includes a first facing region. The first facing region is in contact with the first insulating region. The fifth partial region includes a second facing region. The second facing region is in contact with the second insulating region. The first facing region includes a first element. The first element includes at least one selected form the group consisting of Si, Ge, Te and Sn. The second facing region does not include the first element, or a concentration of the first element in the second facing region is lower than a concentration of the first element in the first facing region.</p><p id="p-0019" num="0018">According to one embodiment, a semiconductor device includes a first electrode, a second electrode, a third electrode, a semiconductor member, a first insulating member, and a compound member. A direction from the first electrode to the second electrode is along the first direction. A position of the third electrode in the first direction is between a position of the first electrode in the first direction and a position of the second electrode in the first direction. The semiconductor member includes a first semiconductor region and a second semiconductor region. The first semiconductor region includes Al<sub>x1</sub>Ga<sub>1&#x2212;x1</sub>N (0&#x2264;x1&#x3c;1). The first semiconductor region includes a first partial region, a second partial region, a third partial region, a fourth partial region, and a fifth partial region. A direction from the first partial region to the first electrode is along a second direction crossing the first direction. A direction from the second partial region to the second electrode is along the second direction. A direction from the third partial region to the third electrode is along the second direction. A position of the fourth partial region in the first direction is between a position of the first partial region in the first direction and a position of the third partial region in the first direction. A position of the fifth partial region in the first direction is between the position of the third partial region in the first direction and a position of the second partial region in the first direction. The second semiconductor region includes Al<sub>x2</sub>Ga<sub>1&#x2212;x2</sub>N (0&#x3c;x2&#x2264;1, x1&#x3c;x2). The second semiconductor region includes a first semiconductor portion, and a second semiconductor portion. A direction from the fourth partial region to the first semiconductor portion is along the second direction. A direction from the fifth partial region to the second semiconductor portion is along the second direction. The first insulating member includes a first insulating region, a second insulating region, and a third insulating region. The first insulating region is between the fourth partial region and the third electrode in the first direction. The second insulating region is between the third electrode and the fifth electrode in the first direction. The third insulating region is between the third partial region and the third electrode in the second direction. The compound member includes Al<sub>x3</sub>Ga<sub>1&#x2212;x3</sub>N (0&#x3c;x3&#x2264;1, x2&#x2264;x3). The compound member includes a first compound region and a second compound region. The first compound region is between the fourth partial region and the first insulating region in the first direction. The second compound region is between the second insulating region and the fifth partial region in the first direction. The fourth partial region includes a first facing region. The first facing region is in contact with the first compound region. The fifth partial region includes a second facing region. The second facing region is in contact with the second compound region. The first facing region includes a first element. The first element includes at least one selected by the group consisting of Si, Ge, Te and Sn. The second facing region does not include the first element, or a concentration of the first element in the second facing region is lower than a concentration of the first element in the first facing region.</p><p id="p-0020" num="0019">Various embodiments are described below with reference to the accompanying drawings.</p><p id="p-0021" num="0020">The drawings are schematic and conceptual; and the relationships between the thickness and width of portions, the proportions of sizes among portions, etc., are not necessarily the same as the actual values. The dimensions and proportions may be illustrated differently among drawings, even for identical portions.</p><p id="p-0022" num="0021">In the specification and drawings, components similar to those described previously or illustrated in an antecedent drawing are marked with like reference numerals, and a detailed description is omitted as appropriate.</p><heading id="h-0006" level="1">First Embodiment</heading><p id="p-0023" num="0022"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a schematic cross-sectional view illustrating a semiconductor device according to a first embodiment.</p><p id="p-0024" num="0023">As shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref>, the semiconductor device <b>110</b> according to the embodiment includes a first electrode <b>51</b>, a second electrode <b>52</b>, a third electrode <b>53</b>, a semiconductor member <b>10</b>M, and a first insulating member <b>41</b>.</p><p id="p-0025" num="0024">A direction from the first electrode <b>51</b> to the second electrode <b>52</b> is along a first direction D<b>1</b>. The first direction D<b>1</b> is an X-axis direction. One direction perpendicular to the X-axis direction is defined as the Z-axis direction. The direction perpendicular to the X-axis direction and the Z-axis direction is defined as the Y-axis direction.</p><p id="p-0026" num="0025">A position of the third electrode <b>53</b> in the first direction D<b>1</b> is between a position of the first electrode <b>51</b> in the first direction D<b>1</b> and a position of the second electrode <b>52</b> in the first direction D<b>1</b>. For example, at least a part of the third electrode <b>53</b> is between the first electrode <b>51</b> and the second electrode <b>52</b> in the first direction D<b>1</b>.</p><p id="p-0027" num="0026">The semiconductor member <b>10</b>M includes a first semiconductor region <b>10</b> and a second semiconductor region <b>20</b>.</p><p id="p-0028" num="0027">The first semiconductor region <b>10</b> includes Al<sub>x1</sub>Ga<sub>1&#x2212;x1</sub>N (0&#x2264;x1&#x3c;1). In one example, the composition ratio x1 is not less than 0 and less than 0.1. The first semiconductor region <b>10</b> is, for example, a GaN layer.</p><p id="p-0029" num="0028">The first semiconductor region <b>10</b> includes a first partial region <b>11</b>, a second partial region <b>12</b>, a third partial region <b>13</b>, a fourth partial region <b>14</b>, and a fifth partial region <b>15</b>. A direction from the first partial region <b>11</b> to the first electrode <b>51</b> is along the second direction D<b>2</b>. The second direction D<b>2</b> crosses the first direction D<b>1</b>. A direction from the second partial region <b>12</b> to the second electrode <b>52</b> is along the second direction D<b>2</b>. A direction from the third partial region <b>13</b> to at least a part of the third electrode <b>53</b> is along the second direction D<b>2</b>. For example, in the second direction D<b>2</b>, a region overlaps the first electrode <b>51</b> corresponds to the first partial region <b>11</b>. For example, in the second direction D<b>2</b>, a region overlaps the second electrode <b>52</b> corresponds to the second partial region <b>12</b>. For example, in the second direction D<b>2</b>, a region overlaps at least a part of the third electrode <b>53</b> corresponds to the third partial region <b>13</b>.</p><p id="p-0030" num="0029">A position of the fourth partial region <b>14</b> in the first direction D<b>1</b> is between the position of the first partial region <b>11</b> in the first direction D<b>1</b> and the position of the third partial region <b>13</b> in the first direction D<b>1</b>. A position of the fifth partial region <b>15</b> in the first direction D<b>1</b> is between the position of the third partial region <b>13</b> in the first direction D<b>1</b> and the position of the second partial region <b>12</b> in the first direction D<b>1</b>. The boundaries between these partial regions may be unclear.</p><p id="p-0031" num="0030">The second semiconductor region <b>20</b> includes Al<sub>x2</sub>Ga<sub>1&#x2212;x2</sub>N (0&#x3c;x2&#x2264;1,x1&#x3c;x2). In one example, the composition ratio x2 is not less than 0.1 and not more than 0.3. The second semiconductor region <b>20</b> is, for example, an AlGaN layer. An AlN layer may be provided between the first semiconductor region <b>10</b> and the second semiconductor region <b>20</b>. The thickness of the AlN layer is, for example, not more than 3 nm.</p><p id="p-0032" num="0031">The second semiconductor region <b>20</b> includes a first semiconductor portion <b>21</b> and a second semiconductor portion <b>22</b>. A direction from the fourth partial region <b>14</b> to the first semiconductor portion <b>21</b> is along the second direction D<b>2</b>. A direction from the fifth partial region <b>15</b> to the second semiconductor portion <b>22</b> is along the second direction D2.</p><p id="p-0033" num="0032">The first insulating member <b>41</b> includes a first insulating region <b>41</b><i>a</i>, a second insulating region <b>41</b><i>b</i>, and a third insulating region <b>41</b><i>c</i>. The first insulating region <b>41</b><i>a </i>is between the fourth partial region <b>14</b> and the third electrode <b>53</b> in the first direction D<b>1</b>. The second insulating region <b>41</b><i>b </i>is between the third electrode <b>53</b> and the fifth partial region <b>15</b> in the first direction D<b>1</b>. The third insulating region <b>41</b><i>c </i>is between the third partial region <b>13</b> and the third electrode <b>53</b> in the second direction D2.</p><p id="p-0034" num="0033">The fourth partial region <b>14</b> includes a first facing region p<b>1</b>. The first facing region p<b>1</b> is in contact with the first insulating region <b>41</b><i>a</i>. The fifth partial region <b>15</b> includes a second facing region p<b>2</b>. The second facing region p<b>2</b> is in contact with the second insulating region <b>41</b><i>b. </i></p><p id="p-0035" num="0034">The first facing region p<b>1</b> includes a first element. The first element includes at least one selected from the group consisting of Si, Ge, Te and Sn. The first facing region p<b>1</b> is, for example, an n-type region. The second facing region p<b>2</b> does not include the first element. Alternatively, a concentration of the first element in the second facing region p<b>2</b> is lower than a concentration of the first element in the first facing region p<b>1</b>. The second facing region p<b>2</b> is, for example, an undoped region.</p><p id="p-0036" num="0035">As shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref>, the semiconductor device <b>110</b> may include a base body <b>10</b><i>s </i>and a nitride semiconductor layer <b>10</b>B. The base body <b>10</b><i>s </i>may be, for example, a silicon substrate or a SiC substrate. The nitride semiconductor layer <b>10</b>B is provided on the base body <b>10</b><i>s</i>. The nitride semiconductor layer <b>10</b>B includes, for example, Al and N. The nitride semiconductor layer <b>10</b>B may include an AlGaN layer. The first semiconductor region <b>10</b> is provided on the nitride semiconductor layer <b>10</b>B. The second semiconductor region <b>20</b> is provided on the first semiconductor region <b>10</b>.</p><p id="p-0037" num="0036">A current flowing between the first electrode <b>51</b> and the second electrode <b>52</b> can be controlled by a potential of the third electrode <b>53</b>. The potential of the third electrode <b>53</b> may be, for example, a value based on a potential of the first electrode <b>51</b>. The first electrode <b>51</b> functions as one of a source electrode and a drain electrode. The second electrode <b>52</b> functions as the other of the source electrode and the drain electrode. The third electrode <b>53</b> functions as, for example, a gate electrode. The semiconductor device <b>110</b> is, for example, a transistor.</p><p id="p-0038" num="0037">In this example, a distance along the first direction D<b>1</b> between the first electrode <b>51</b> and the third electrode <b>53</b> is shorter than a distance along the first direction D<b>1</b> between the third electrode <b>53</b> and the second electrode <b>52</b>. The first electrode <b>51</b> functions as a source electrode, and the second electrode <b>52</b> functions as a drain electrode.</p><p id="p-0039" num="0038">The first semiconductor region <b>10</b> includes a region facing the second semiconductor region <b>20</b>. A carrier region <b>10</b>C is formed in this region. The carrier region <b>10</b>C is, for example, a two-dimensional electron gas. The semiconductor device <b>110</b> is, for example, HEMT (High Electron Mobility Transistor).</p><p id="p-0040" num="0039">As described above, the first insulating region <b>41</b><i>a </i>is between the fourth partial region <b>14</b> and the third electrode <b>53</b> in the first direction D<b>1</b>. The second insulating region <b>41</b><i>b </i>is between the third electrode <b>53</b> and the fifth partial region <b>15</b> in the first direction D<b>1</b>. In this case, the third electrode <b>53</b> is between the fourth partial region <b>14</b> and the fifth partial region <b>15</b> in the first direction D<b>1</b>. The third electrode <b>53</b> is a recess type gate electrode. As a result, a high threshold voltage can be obtained.</p><p id="p-0041" num="0040">As described above, in the embodiment, the n-type region is provided asymmetrically. This provides a low ON-resistance in addition to a high threshold voltage. It is possible to provide a semiconductor device whose characteristics can be improved.</p><p id="p-0042" num="0041">For example, there is a first reference example in which an n-type region is not provided. In the first reference example, a high threshold voltage would be obtained. However, in the first reference example, the ON-resistance is high.</p><p id="p-0043" num="0042">When a structure for increasing the threshold voltage is provided in at least a part of the current path from the first electrode <b>51</b> to the second electrode <b>52</b>, a high threshold voltage can be obtained. In the semiconductor device <b>110</b>, the recess type gate electrode increases the threshold voltage in the region between the third electrode <b>53</b> and the second electrode <b>52</b>. On the other hand, an n-type region is provided between the first electrode <b>51</b> and the third electrode <b>53</b>. This provides a low ON-resistance.</p><p id="p-0044" num="0043">As shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref>, the third partial region <b>13</b> includes a first surface f<b>1</b>. The first surface f<b>1</b> faces the third insulating region <b>41</b><i>c</i>. The second semiconductor portion <b>22</b> includes a second surface f<b>2</b> and a third surface f<b>3</b>. The third surface f<b>3</b> faces the fifth partial region <b>15</b>. The second surface f<b>2</b> is on the opposite side of the third surface f<b>3</b> in the second direction D<b>2</b>. For example, the third surface f<b>3</b> is between the fifth partial region <b>15</b> and the second surface f<b>2</b> in the second direction D<b>2</b>.</p><p id="p-0045" num="0044">A distance along the second direction D<b>2</b> between the first surface f<b>1</b> and the second surface f<b>2</b> is defined as a distance d<b>1</b>. The distance d<b>1</b> corresponds to, for example, the recess depth. In the embodiment, the distance d<b>1</b> is preferably, for example, not less than 100 nm and not more than 400 nm. When the distance d<b>1</b> is 100 nm or more, an appropriately high threshold voltage can be obtained. For example, the normally-off characteristic can be stably obtained. When the distance d<b>1</b> is 400 nm or less, it is easy to obtain a low ON-resistance.</p><p id="p-0046" num="0045">As shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref>, the first insulating member <b>41</b> may include a fourth insulating region <b>41</b><i>d </i>and a fifth insulating region <b>41</b><i>e</i>. The first semiconductor portion <b>21</b> is between the fourth partial region <b>14</b> and the fourth insulating region <b>41</b><i>d</i>. The second semiconductor portion <b>22</b> is between the fifth partial region <b>15</b> and the fifth insulating region <b>41</b><i>e</i>. The boundaries between the first to fifth insulating regions <b>41</b><i>a </i>to <b>41</b><i>e </i>may be unclear.</p><p id="p-0047" num="0046">In one example, the first insulating member <b>41</b> includes silicon and oxygen. The first insulating member <b>41</b> includes silicon oxide (for example, SiO<sub>2</sub>). The first insulating member <b>41</b> may include at least one selected from the group consisting of silicon and aluminum and at least one selected from the group consisting of oxygen and nitrogen.</p><p id="p-0048" num="0047">As shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref>, the semiconductor device <b>110</b> may include a second insulating member <b>42</b>. The second insulating member <b>42</b> includes silicon and nitrogen in one example. The second insulating member <b>42</b> includes, for example, SiN. The second insulating member <b>42</b> includes a first insulating portion <b>42</b><i>a </i>and a second insulating portion <b>42</b><i>b</i>. The first semiconductor portion <b>21</b> is between the fourth partial region <b>14</b> and the first insulating portion <b>42</b><i>a </i>in the second direction D<b>2</b>. The second semiconductor portion <b>22</b> is between the fifth partial region <b>15</b> and the second insulating portion <b>42</b><i>b </i>in the second direction D<b>2</b>.</p><p id="p-0049" num="0048">For example, the first insulating portion <b>42</b><i>a </i>is between the first semiconductor portion <b>21</b> and the fourth insulating region <b>41</b><i>d</i>. For example, the second insulating portion <b>42</b><i>b </i>is between the second semiconductor portion <b>22</b> and the fifth insulating region <b>41</b><i>e</i>. For example, the first insulating portion <b>42</b><i>a </i>may be in contact with the first semiconductor portion <b>21</b>. For example, the second insulating portion <b>42</b><i>b </i>may be in contact with the second semiconductor portion <b>22</b>. By providing the second insulating member <b>42</b>, stable characteristics can be easily obtained in the second semiconductor region <b>20</b>. For example, current collapse can be suppressed.</p><p id="p-0050" num="0049"><figref idref="DRAWINGS">FIG. <b>2</b></figref> is a graph illustrating the characteristics of the semiconductor device.</p><p id="p-0051" num="0050"><figref idref="DRAWINGS">FIG. <b>2</b></figref> illustrates a result of simulating the characteristic ON-resistance when the gate-drain distance is changed in the semiconductor device. The horizontal axis of <figref idref="DRAWINGS">FIG. <b>2</b></figref> is the gate-drain distance Lgd. The gate-drain distance Lgd corresponds to a distance along the first direction D<b>1</b> between the third electrode <b>53</b> and the second electrode <b>52</b>. The vertical axis of <figref idref="DRAWINGS">FIG. <b>2</b></figref> is the characteristic ON-resistance R<b>1</b>. <figref idref="DRAWINGS">FIG. <b>2</b></figref> shows the characteristics of the semiconductor device <b>110</b> and the characteristics of the semiconductor device <b>119</b> of the first reference example. As shown in <figref idref="DRAWINGS">FIG. <b>2</b></figref>, in the same gate-drain distance Lgd, the semiconductor device <b>110</b> can obtain a characteristic ON-resistance R<b>1</b> lower than that in the semiconductor device <b>119</b>.</p><p id="p-0052" num="0051">The semiconductor device <b>110</b> can be manufactured, for example, as follows. For example, a stacked body to be the first semiconductor region <b>10</b> and the second semiconductor region <b>20</b> including the n-type region is prepared. The n-type region can be formed by, for example, ion implantation. A recess is formed in the stacked body. After that, an insulating film is formed in the recess. The third electrode <b>53</b> is formed by filling the remaining space of the recess with the conductive material. The semiconductor device <b>110</b> is obtained by forming the first electrode <b>51</b> and the second electrode <b>52</b>.</p><p id="p-0053" num="0052">In another example, a recess is formed in the stacked body that does not include the n-type region. After that, an n-type region is formed in a part of the first semiconductor region <b>10</b>. The n-type region can be formed by, for example, ion implantation. After that, an insulating film is formed, and the first to third electrodes <b>51</b> to <b>53</b> are formed. The semiconductor device <b>110</b> can also be formed by such a method.</p><p id="p-0054" num="0053">In the embodiment, the concentration of the first element in the first facing region p<b>1</b> is not less than 1&#xd7;10<sup>16 </sup>cm<sup>&#x2212;3 </sup>and not more than 5&#xd7;10<sup>19 </sup>cm<sup>&#x2212;3</sup>.</p><p id="p-0055" num="0054"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a schematic cross-sectional view illustrating a semiconductor device according to the first embodiment.</p><p id="p-0056" num="0055">As shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref>, in a semiconductor device <b>110</b><i>a </i>according to the embodiment, the position of the third electrode <b>53</b> is different from the position of the third electrode <b>53</b> in the semiconductor device <b>110</b>. Other configurations in the semiconductor device <b>110</b><i>a </i>may be the same as those in the semiconductor device <b>110</b>. In the semiconductor device <b>110</b><i>a</i>, the distance along the first direction D<b>1</b> between the first electrode <b>51</b> and the third electrode <b>53</b> is longer than the distance along the first direction D<b>1</b> between the third electrode <b>53</b> and the second electrode <b>52</b>. In the semiconductor device <b>110</b><i>a</i>, the first electrode <b>51</b> functions as a drain electrode, and the second electrode <b>52</b> functions as a source electrode. The semiconductor device <b>110</b><i>a </i>is also provided with the first facing region p<b>1</b> of n-type. This provides a high threshold voltage and a low on-resistance. It is possible to provide a semiconductor device whose characteristics can be improved.</p><p id="p-0057" num="0056">Various configurations described below can be applied to the semiconductor device <b>110</b> and the semiconductor device <b>110</b><i>a. </i></p><p id="p-0058" num="0057"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is a schematic cross-sectional view illustrating a semiconductor device according to the first embodiment.</p><p id="p-0059" num="0058">As shown in <figref idref="DRAWINGS">FIG. <b>4</b></figref>, in a semiconductor device <b>111</b> according to the embodiment, the first insulating member <b>41</b> includes a plurality of films (a first film <b>41</b><i>p</i>, a second film <b>41</b><i>q</i>, etc.). Other configurations in the semiconductor device <b>111</b> may be the same as those in the semiconductor device <b>110</b> or the semiconductor device <b>110</b><i>a. </i></p><p id="p-0060" num="0059">In the semiconductor device <b>111</b>, the first insulating member <b>41</b> includes the first film <b>41</b><i>p </i>and the second film <b>41</b><i>q</i>. The first film <b>41</b><i>p </i>is provided between the second film <b>41</b><i>q </i>and the semiconductor member <b>10</b>M. Such a first film <b>41</b><i>p </i>and a second film <b>41</b><i>q </i>may be provided in each of the first to fifth insulating regions <b>41</b><i>a </i>to <b>41</b><i>e. </i></p><p id="p-0061" num="0060">The material of the first film <b>41</b><i>p </i>is different from the material of the second film <b>41</b><i>q</i>. For example, the first film <b>41</b><i>p </i>includes Al<sub>x3</sub>Ga<sub>1&#x2212;x3</sub>N (0&#x3c;x3&#x2264;1, x2&#x2264;x3). The first film <b>41</b><i>p </i>is, for example, an AlN film. The second film <b>41</b><i>q </i>includes silicon and oxygen.</p><p id="p-0062" num="0061">By providing the first film <b>41</b><i>p </i>as described above, the characteristics of the semiconductor member <b>10</b>M tend to be stable. For example, by providing the first film <b>41</b><i>p </i>as described above, high mobility can be easily obtained. The ON-resistance of the device can be lowered. By providing the second film <b>41</b><i>q </i>as described above, for example, a stable threshold voltage can be easily obtained. For example, a high reliability can be obtained.</p><p id="p-0063" num="0062">When the second film <b>41</b><i>q </i>including silicon and oxygen is provided, for example, the second film <b>41</b><i>q </i>does not have to include nitrogen. Alternatively, a concentration of nitrogen included in the second film <b>41</b><i>q </i>may be lower than a concentration of nitrogen included in the second insulating member <b>42</b>. Higher reliability can be obtained.</p><p id="p-0064" num="0063">The second insulating member <b>42</b> does not include oxygen, for example. Alternatively, a concentration of oxygen included in the second insulating member <b>42</b> may be lower than a concentration of oxygen included in the second film <b>41</b><i>q. </i></p><p id="p-0065" num="0064">The above-mentioned second film <b>41</b><i>q </i>may be included in the first insulating member <b>41</b>, and the first film <b>41</b><i>p </i>may be considered to be provided separately from the first insulating member <b>41</b>. Hereinafter, such an example will be described.</p><p id="p-0066" num="0065"><figref idref="DRAWINGS">FIG. <b>5</b></figref> is a schematic cross-sectional view illustrating a semiconductor device according to the first embodiment.</p><p id="p-0067" num="0066">As shown in <figref idref="DRAWINGS">FIG. <b>5</b></figref>, a semiconductor device <b>112</b> according to the embodiment includes the first to third electrodes <b>51</b> to <b>53</b>, the semiconductor member <b>10</b>M, the first insulating member <b>41</b>, and the compound member <b>45</b>. The first insulating member <b>41</b> in the semiconductor device <b>112</b> corresponds to the second film <b>41</b><i>q </i>in the semiconductor device <b>111</b>. The compound member <b>45</b> corresponds to the first film <b>41</b><i>p </i>in the semiconductor device <b>111</b>. Other configurations in the semiconductor device <b>112</b> may be the same as those in the semiconductor device <b>110</b> or the semiconductor device <b>111</b>.</p><p id="p-0068" num="0067">For example, the first insulating member <b>41</b> includes the first to third insulating regions <b>41</b><i>a </i>to <b>41</b><i>c</i>. The first insulating region <b>41</b><i>a </i>is between the fourth partial region <b>14</b> and the third electrode <b>53</b> in the first direction D<b>1</b>. The second insulating region <b>41</b><i>b </i>is between the third electrode <b>53</b> and the fifth partial region <b>15</b> in the first direction D<b>1</b>. The third insulating region <b>41</b><i>c </i>is between the third partial region <b>13</b> and the third electrode <b>53</b> in the second direction D<b>2</b>.</p><p id="p-0069" num="0068">The compound member <b>45</b> includes Al<sub>x3</sub>Ga<sub>1&#x2212;x3</sub>N (0&#x3c;x3&#x2264;1, x2&#x2264;x3). The compound member <b>45</b> is, for example, an AlN film. The compound member <b>45</b> includes a first compound region <b>45</b><i>a </i>and a second compound region <b>45</b><i>b</i>. The first compound region <b>45</b><i>a </i>is between the fourth partial region <b>14</b> and the first insulating region <b>41</b><i>a </i>in the first direction D<b>1</b>. The second compound region <b>45</b><i>b </i>is between the second insulating region <b>41</b><i>b </i>and the fifth partial region <b>15</b> in the first direction D<b>1</b>.</p><p id="p-0070" num="0069">The fourth partial region <b>14</b> includes the first facing region p<b>1</b>. The first facing region p<b>1</b> is in contact with the first compound region <b>45</b><i>a</i>. The fifth partial region <b>15</b> includes the second facing region p<b>2</b>. The second facing region p<b>2</b> is in contact with the second compound region <b>45</b><i>b. </i></p><p id="p-0071" num="0070">The first facing region p<b>1</b> includes the first element. The first element includes at least one of Si, Ge, Te and Sn. The second facing region p<b>2</b> does not include the first element. Alternatively, the concentration of the first element in the second facing region p<b>2</b> is lower than the concentration of the first element in the first facing region p<b>1</b>. Even in the semiconductor device <b>112</b>, high mobility can be easily obtained by providing the compound member <b>45</b>. The ON-resistance of the device can be lowered.</p><p id="p-0072" num="0071">The compound member <b>45</b> may include a third compound region <b>45</b><i>c</i>. The third compound region <b>45</b><i>c </i>is between the third partial region <b>13</b> and the third insulating region <b>41</b><i>c </i>in the second direction D<b>2</b>. At least one of the first compound region <b>45</b><i>a</i>, the second compound region <b>45</b><i>b</i>, and the third compound region <b>45</b><i>c </i>may be a single crystal. Due to the single crystal, it is easy to obtain higher mobility. The ON-resistance of the device can be lowered.</p><p id="p-0073" num="0072">The semiconductor device <b>112</b> may include the second insulating member <b>42</b>. The second insulating member <b>42</b> includes silicon and nitrogen. The second insulating member <b>42</b> includes a first insulating portion <b>42</b><i>a </i>and a second insulating portion <b>42</b><i>b</i>. The first semiconductor portion <b>21</b> is between the fourth partial region <b>14</b> and the first insulating portion <b>42</b><i>a </i>in the second direction D<b>2</b>. The second semiconductor portion <b>22</b> is between the fifth partial region <b>15</b> and the second insulating portion <b>42</b><i>b </i>in the second direction D<b>2</b>.</p><p id="p-0074" num="0073">In the semiconductor device <b>112</b>, the first insulating member <b>41</b> includes, for example, silicon and oxygen. The first insulating member <b>41</b> does not include nitrogen. Alternatively, the concentration of nitrogen included in the first insulating member <b>41</b> is lower than the concentration of nitrogen included in the second insulating member <b>42</b>. For example, the second insulating member <b>42</b> does not include oxygen. Alternatively, the concentration of oxygen included in the second insulating member <b>42</b> is lower than the concentration of oxygen included in the first insulating member <b>41</b>.</p><p id="p-0075" num="0074">Higher reliability can be obtained by providing the first insulating member <b>41</b> including silicon and oxygen.</p><p id="p-0076" num="0075">In the semiconductor device <b>112</b>, the compound member <b>45</b> may include a fourth compound region <b>45</b><i>d </i>and a fifth compound region <b>45</b><i>e</i>. The first insulating portion <b>42</b><i>a </i>is between the first semiconductor portion <b>21</b> and the fourth compound region <b>45</b><i>d</i>. The second insulating portion <b>42</b><i>b </i>is between the second semiconductor portion <b>22</b> and the fifth compound region <b>45</b><i>e. </i></p><p id="p-0077" num="0076">The first insulating member <b>41</b> may include a fourth insulating region <b>41</b><i>d </i>and a fifth insulating region <b>41</b><i>e</i>. The fourth compound region <b>45</b><i>d </i>is between the first semiconductor portion <b>21</b> and the fourth insulating region <b>41</b><i>d</i>. The fifth compound region <b>45</b><i>e </i>is between the second semiconductor portion <b>22</b> and the fifth insulating region <b>41</b><i>e. </i></p><p id="p-0078" num="0077"><figref idref="DRAWINGS">FIG. <b>6</b></figref> is a schematic cross-sectional view illustrating a semiconductor device according to the first embodiment.</p><p id="p-0079" num="0078">As shown in <figref idref="DRAWINGS">FIG. <b>6</b></figref>, in a semiconductor device <b>112</b><i>a </i>according to the embodiment, a part of the first facing region p<b>1</b> including the first element overlaps a part of the first electrode <b>51</b> in the second direction D<b>2</b>. The configuration other than these in the semiconductor device <b>112</b><i>a </i>may be the same as the configuration in the semiconductor device <b>112</b>. Also in the semiconductor device <b>112</b><i>a</i>, a high threshold voltage and a low ON-resistance can be obtained. It is possible to provide a semiconductor device whose characteristics can be improved.</p><p id="p-0080" num="0079"><figref idref="DRAWINGS">FIG. <b>7</b></figref> is a schematic cross-sectional view illustrating a semiconductor device according to the first embodiment.</p><p id="p-0081" num="0080">As shown in <figref idref="DRAWINGS">FIG. <b>7</b></figref>, in a semiconductor device <b>112</b><i>b </i>according to the embodiment, a part of the first facing region p<b>1</b> including the first element overlaps the first electrode <b>51</b> in the second direction D<b>2</b>. For example, the first partial region <b>11</b> includes the first element. The configurations other than these in the semiconductor device <b>112</b><i>b </i>may be the same as the configurations in the semiconductor device <b>112</b>. Also in the semiconductor device <b>112</b><i>b</i>, a high threshold voltage and a low ON-resistance can be obtained. It is possible to provide a semiconductor device whose characteristics can be improved. A part of the first facing region p<b>1</b> including the first element overlaps the first electrode <b>51</b> in the second direction D<b>2</b>. Thereby, for example, the contact resistance between the first electrode <b>51</b> and the first semiconductor portion <b>21</b> can be lowered. A low ON-resistance is obtained.</p><p id="p-0082" num="0081"><figref idref="DRAWINGS">FIG. <b>8</b></figref> is a schematic cross-sectional view illustrating a semiconductor device according to the first embodiment.</p><p id="p-0083" num="0082">As shown in <figref idref="DRAWINGS">FIG. <b>8</b></figref>, in a semiconductor device <b>113</b> according to the embodiment, the third partial region <b>13</b> includes the first surface f<b>1</b>. The first surface f<b>1</b> faces the third insulating region <b>41</b><i>c </i>in the second direction D<b>2</b>. The fourth partial region <b>14</b> includes a first side surface s<b>1</b>. The first side surface s<b>1</b> faces the first insulating region <b>41</b><i>a </i>in the first direction D<b>1</b>. The fifth partial region <b>15</b> includes a second side surface s<b>2</b>. The second side surface s<b>2</b> faces the second insulating region <b>41</b><i>b </i>in the first direction D<b>1</b>.</p><p id="p-0084" num="0083">An angle between the first surface f<b>1</b> and the first side surface s<b>1</b> is defined as a first angle &#x3b8;<b>1</b>. The angle between the first surface f<b>1</b> and the second side surface s<b>2</b> is defined as a second angle &#x3b8;<b>2</b>. The first angle &#x3b8;<b>1</b> is larger than the second angle &#x3b8;<b>2</b>. The first angle &#x3b8;<b>1</b> is, for example, greater than 90 degrees. Since the first angle &#x3b8;<b>1</b> is large, for example, a low ON-resistance can be easily obtained. High reliability is easy to obtain.</p><p id="p-0085" num="0084">For example, an absolute value of a difference between the second angle &#x3b8;<b>2</b> and 90 degrees is smaller than an absolute value of a difference between the first angle &#x3b8;<b>1</b> and 90 degrees. The second angle &#x3b8;<b>2</b> is close to 90 degrees. Due to such a second angle &#x3b8;<b>2</b>, a high threshold voltage can be easily obtained. The second angle &#x3b8;<b>2</b> may be less than 90 degrees. It is easy to obtain a higher threshold voltage.</p><p id="p-0086" num="0085">The configuration of the semiconductor device <b>113</b> excluding the above angle difference may be the same as the configuration of the semiconductor device <b>112</b>.</p><p id="p-0087" num="0086"><figref idref="DRAWINGS">FIG. <b>9</b></figref> is a schematic cross-sectional view illustrating a semiconductor device according to the first embodiment.</p><p id="p-0088" num="0087">As shown in <figref idref="DRAWINGS">FIG. <b>9</b></figref>, in a semiconductor device <b>113</b><i>a </i>according to the embodiment, the third partial region <b>13</b> includes the first surface f<b>1</b>. The fourth partial region <b>14</b> includes the first side surface s<b>1</b>. The fifth partial region <b>15</b> includes the second side surface s<b>2</b>. The second angle &#x3b8;<b>2</b> between the first surface f<b>1</b> and the second side surface s<b>2</b> is, for example, not less than 70 degrees and not more than 110 degrees. Since the second angle &#x3b8;<b>2</b> is close to 90 degrees, it is easy to obtain a high threshold voltage. The second angle &#x3b8;<b>2</b> may be less than 90 degrees. It is easy to obtain a higher threshold voltage.</p><p id="p-0089" num="0088"><figref idref="DRAWINGS">FIG. <b>10</b></figref> is a schematic cross-sectional view illustrating a semiconductor device according to the first embodiment.</p><p id="p-0090" num="0089">As shown in <figref idref="DRAWINGS">FIG. <b>10</b></figref>, in a semiconductor device <b>114</b> according to the embodiment, the third partial region <b>13</b> includes a region p<b>3</b>. The third facing region p<b>3</b> is in contact with the third insulating region <b>41</b><i>c</i>. At least a part of the third facing region p<b>3</b> includes the first element. The configuration of the semiconductor device <b>114</b> other than the above may be the same as the configuration of the semiconductor device <b>110</b> or the semiconductor device <b>111</b>.</p><p id="p-0091" num="0090">In the semiconductor device <b>114</b>, the third facing region p<b>3</b> is an n-type region. As described above, in addition to the first facing region p<b>1</b> of n-type, the third facing region p<b>3</b> of n-type may be provided.</p><p id="p-0092" num="0091"><figref idref="DRAWINGS">FIG. <b>11</b></figref> is a schematic cross-sectional view illustrating a semiconductor device according to the first embodiment.</p><p id="p-0093" num="0092">As shown in <figref idref="DRAWINGS">FIG. <b>11</b></figref>, the compound member <b>45</b> is provided in a semiconductor device <b>114</b><i>a </i>according to the embodiment. The third partial region <b>13</b> includes the third facing region p<b>3</b>. The third facing region p<b>3</b> is in contact with the third compound region <b>45</b><i>c</i>. At least a part of the third facing region p<b>3</b> includes the first element. The configuration of the semiconductor device <b>114</b><i>a </i>other than the above may be the same as the configuration of the semiconductor device <b>112</b>.</p><p id="p-0094" num="0093">In the semiconductor device <b>114</b><i>a</i>, the third facing region p<b>3</b> is an n-type region. As described above, in addition to the first facing region p<b>1</b> of n-type, the third facing region p<b>3</b> of n-type may be provided.</p><p id="p-0095" num="0094">In the semiconductor device <b>114</b> and the semiconductor device <b>114</b><i>a</i>, a high threshold voltage and a low ON-resistance can be obtained. It is possible to provide a semiconductor device whose characteristics can be improved.</p><p id="p-0096" num="0095"><figref idref="DRAWINGS">FIG. <b>12</b></figref> is a schematic cross-sectional view illustrating a semiconductor device according to the first embodiment.</p><p id="p-0097" num="0096">As shown in <figref idref="DRAWINGS">FIG. <b>12</b></figref>, in a semiconductor device <b>115</b> according to the embodiment, the shape of the third electrode <b>53</b> is different from the shape of the third electrode <b>53</b> in the semiconductor device <b>112</b>. The configuration of the semiconductor device <b>115</b> other than the above may be the same as the configuration of the semiconductor device <b>112</b>.</p><p id="p-0098" num="0097">In the semiconductor device <b>115</b>, the third electrode <b>53</b> includes a first end portion <b>53</b><i>a </i>and a second end portion <b>53</b><i>b</i>. The first end portion <b>53</b><i>a </i>is an end portion on the side of the first electrode <b>51</b>. The second end portion <b>53</b><i>b </i>is an end portion on the side of the second electrode <b>52</b>.</p><p id="p-0099" num="0098">A position of the first end portion <b>53</b><i>a </i>in the first direction D<b>1</b> is between the position of the first electrode <b>51</b> in the first direction D<b>1</b> and a position of the second end portion <b>53</b><i>b </i>in the first direction D<b>1</b>. The position of the second end portion <b>53</b><i>b </i>in the first direction D<b>1</b> is between the position of the first end portion <b>53</b><i>a </i>in the first direction D<b>1</b> and the position of the second electrode <b>52</b> in the first direction D<b>1</b>.</p><p id="p-0100" num="0099">The first end portion <b>53</b><i>a </i>is between the fourth partial region <b>14</b> and the fifth partial region <b>15</b> in the first direction D<b>1</b>. A position of the second semiconductor portion <b>22</b> in the second direction D<b>2</b> is between a position of the first end portion <b>53</b><i>a </i>in the second direction D<b>2</b> and a position of the second end portion <b>53</b><i>b </i>in the second direction D<b>2</b>.</p><p id="p-0101" num="0100">Even when such a shape is provided, a high threshold voltage and a low on-resistance can be obtained. It is possible to provide a semiconductor device whose characteristics can be improved. The third electrode <b>53</b> having such a shape may be applied to the semiconductor device <b>110</b> or the semiconductor device <b>111</b>.</p><heading id="h-0007" level="1">Second Embodiment</heading><p id="p-0102" num="0101"><figref idref="DRAWINGS">FIG. <b>13</b></figref> is a schematic cross-sectional view illustrating a semiconductor device according to a second embodiment.</p><p id="p-0103" num="0102">As shown in <figref idref="DRAWINGS">FIG. <b>13</b></figref>, in a semiconductor device <b>120</b> according to the embodiment, the second facing region p<b>2</b> is of a p-type. The configuration of the semiconductor device <b>120</b> other than the above may be the same as the configuration of any semiconductor device according to the first embodiment.</p><p id="p-0104" num="0103">In the semiconductor device <b>120</b>, the second facing region p<b>2</b> includes a second element. The second element includes at least one selected from the group consisting of Mg, Zn and C. In this example, the second facing region p<b>2</b> is a p-type region.</p><p id="p-0105" num="0104">The first facing region p<b>1</b> does not include the second element. Alternatively, a concentration of the second element in the first facing region p<b>1</b> is lower than a concentration of the second element in the second facing region p<b>2</b>.</p><p id="p-0106" num="0105">A higher threshold voltage can be obtained by providing the second facing region p<b>2</b> of p-type. For example, a high threshold voltage can be stably obtained.</p><p id="p-0107" num="0106">In the embodiment, at least one of the first electrode <b>51</b> and the second electrode <b>52</b> includes at least one selected from the group consisting of, for example, Ti, Al, Cu and Au. For example, the third electrode <b>53</b> includes at least one selected from the group consisting of TiN, WN, Ni, TaN, Ni, Au, Al, Ru, and W.</p><p id="p-0108" num="0107">In the embodiment, the third electrode <b>53</b> may include, for example, conductive silicon or polysilicon. The third electrode <b>53</b> may include, for example, conductive poly-GaN or poly-AlGaN.</p><p id="p-0109" num="0108">In the embodiment, the composition ratio x2 may be 1 or less. For example, the second semiconductor region <b>20</b> includes Al<sub>x2</sub>Ga<sub>1&#x2212;x2</sub>N (0&#x3c;x2&#x2264;1, x1&#x3c;x2). In the embodiment, the composition ratio x3 may be the composition ratio x2 or more. For example, the first film <b>41</b><i>p </i>contains Al<sub>x3</sub>Ga<sub>1&#x2212;x3</sub>N (0&#x3c;x3&#x2264;1, x2&#x3c;x3).</p><p id="p-0110" num="0109">As described above, the AlN layer may be provided between the first semiconductor region <b>10</b> and the second semiconductor region <b>20</b>. The thickness of the AlN layer is, for example, 3 nm or less. By providing the AlN layer, for example, the mobility is improved. For example, the ON-resistance of the semiconductor device can be reduced.</p><p id="p-0111" num="0110">For example, the nitride semiconductor layer <b>10</b>B (see <figref idref="DRAWINGS">FIG. <b>1</b></figref>) may include a GaN layer including carbon. The concentration of carbon in the GaN layer including carbon is higher than the concentration of carbon in the first semiconductor region <b>10</b>. Leakage current can be suppressed.</p><p id="p-0112" num="0111">In the embodiment, when the distance d<b>1</b> (see <figref idref="DRAWINGS">FIG. <b>1</b></figref>) is 100 nm or more, for example, the short channel effect is unlikely to occur.</p><p id="p-0113" num="0112">In one example of the method for manufacturing the semiconductor device <b>110</b>, as described above, a recess is formed in the stacked body that does not include the n-type region, and the n-type region may be formed in a part of the first semiconductor region <b>10</b>. The n-shaped region can be formed, for example, by ion implantation. When forming the n-type region in a part of the first semiconductor region <b>10</b>, the first element may also be included in a part of the first semiconductor portion <b>21</b>. For example, the concentration of the first element in a part of the first semiconductor portion <b>21</b> may be higher than the concentration of the first element in the second semiconductor portion <b>22</b>. As a result, the process margin can be widened. It is easy to obtain a semiconductor device with stable characteristics. After that, the insulating film is formed as described above, and the first to third electrodes <b>51</b> to <b>53</b> are formed. The semiconductor device <b>110</b> can also be formed by such a method.</p><p id="p-0114" num="0113">In the semiconductor device <b>112</b> (see <figref idref="DRAWINGS">FIG. <b>5</b></figref>), the thickness of the third compound region <b>45</b><i>c </i>along the second direction D<b>2</b> may be thicker than the thickness of the first compound region <b>45</b><i>a </i>along the first direction D<b>1</b>. The thickness of the third compound region <b>45</b><i>c </i>along the second direction D<b>2</b> may be thicker than the thickness of the second compound region <b>45</b><i>b </i>along the first direction D<b>1</b>. The thick third compound region <b>45</b><i>c </i>provides, for example, a high carrier concentration. Easy to get low on resistance. A high threshold voltage can be stably obtained. Easy to obtain high reliability.</p><p id="p-0115" num="0114">In the semiconductor device <b>112</b><i>b </i>(see <figref idref="DRAWINGS">FIG. <b>7</b></figref>), the first semiconductor portion <b>21</b> in contact with the fourth partial region may include the first element. For example, the concentration of the first element in the first semiconductor portion <b>21</b> may be higher than the concentration of the first element in the second semiconductor portion <b>22</b>. As a result, the process margin can be widened. It is easy to obtain a semiconductor device with stable characteristics.</p><p id="p-0116" num="0115">In the semiconductor device <b>113</b> (see <figref idref="DRAWINGS">FIG. <b>8</b></figref>), the large first angle &#x3b8;<b>1</b> stabilizes the coverage of the first insulating region <b>41</b><i>a</i>, for example. For example, it is easy to obtain a uniform film.</p><p id="p-0117" num="0116">Information on thickness and shape can be obtained, for example, by observing with an electron microscope. Information on the composition can be obtained by SIMS (Secondary Ion Mass Spectrometry) or EDX (Energy dispersive X-ray spectroscopy).</p><p id="p-0118" num="0117">According to the embodiment, it is possible to provide a semiconductor device whose characteristics can be improved.</p><p id="p-0119" num="0118">In the specification, &#x201c;a state of being electrically connected&#x201d; includes a state in which multiple conductors physically contacts and a current flows between the multiple conductors. &#x201c;The state of being electrically connected&#x201d; includes a state in which another conductor is inserted between the multiple conductors and a current flows between the multiple conductors.</p><p id="p-0120" num="0119">In the present specification, &#x201c;vertical&#x201d; and &#x201c;parallel&#x201d; include not only strict vertical and strict parallel, but also variations in the manufacturing process, for example, and may be substantially vertical and substantially parallel.</p><p id="p-0121" num="0120">Hereinabove, exemplary embodiments of the invention are described with reference to specific examples. However, the embodiments of the invention are not limited to these specific examples. For example, one skilled in the art may similarly practice the invention by appropriately selecting specific configurations of components included in semiconductor devices such as electrodes, semiconductor members, semiconductor regions, nitride members, insulating members, etc., from known art. Such practice is included in the scope of the invention to the extent that similar effects thereto are obtained.</p><p id="p-0122" num="0121">Further, any two or more components of the specific examples may be combined within the extent of technical feasibility and are included in the scope of the invention to the extent that the purport of the invention is included.</p><p id="p-0123" num="0122">Moreover, all semiconductor devices practicable by an appropriate design modification by one skilled in the art based on the semiconductor devices described above as embodiments of the invention also are within the scope of the invention to the extent that the purport of the invention is included.</p><p id="p-0124" num="0123">Various other variations and modifications can be conceived by those skilled in the art within the spirit of the invention, and it is understood that such variations and modifications are also encompassed within the scope of the invention.</p><p id="p-0125" num="0124">While certain embodiments have been described, these embodiments have been presented by way of example only, and are not intended to limit the scope of the inventions. Indeed, the novel embodiments described herein may be embodied in a variety of other forms; furthermore, various omissions, substitutions and changes in the form of the embodiments described herein may be made without departing from the spirit of the inventions. The accompanying claims and their equivalents are intended to cover such forms or modifications as would fall within the scope and spirit of the invention.</p><?detailed-description description="Detailed Description" end="tail"?></description><us-claim-statement>What is claimed is:</us-claim-statement><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A semiconductor device, comprising:<claim-text>a first electrode;</claim-text><claim-text>a second electrode, a direction from the first electrode to the second electrode being along the first direction;</claim-text><claim-text>a third electrode, a position of the third electrode in the first direction being between a position of the first electrode in the first direction and a position of the second electrode in the first direction;</claim-text><claim-text>a semiconductor member including a first semiconductor region and a second semiconductor region,<claim-text>the first semiconductor region including Al<sub>x1</sub>Ga<sub>1&#x2212;x1</sub>N (0&#x2264;x1&#x3c;1), the first semiconductor region including a first partial region, a second partial region, a third partial region, a fourth partial region, and a fifth partial region, a direction from the first partial region to the first electrode being along a second direction crossing the first direction, a direction from the second partial region to the second electrode being along the second direction, a direction from the third partial region to the third electrode being along the second direction, a position of the fourth partial region in the first direction being between a position of the first partial region in the first direction and a position of the third partial region in the first direction, a position of the fifth partial region in the first direction being between the position of the third partial region in the first direction and a position of the second partial region in the first direction,</claim-text><claim-text>the second semiconductor region including Al<sub>x2</sub>Ga<sub>1&#x2212;x2</sub>N (0&#x3c;x2&#x2264;1, x1&#x3c;x2), the second semiconductor region including a first semiconductor portion, and a second semiconductor portion, a direction from the fourth partial region to the first semiconductor portion being along the second direction, a direction from the fifth partial region to the second semiconductor portion being along the second direction; and</claim-text></claim-text><claim-text>a first insulating member including a first insulating region, a second insulating region, and a third insulating region, the first insulating region being between the fourth partial region and the third electrode in the first direction, the second insulating region being between the third electrode and the fifth electrode in the first direction, the third insulating region being between the third partial region and the third electrode in the second direction,</claim-text><claim-text>the fourth partial region including a first facing region, the first facing region being in contact with the first insulating region,</claim-text><claim-text>the fifth partial region including a second facing region, the second facing region being in contact with the second insulating region,</claim-text><claim-text>the first facing region including a first element, the first element including at least one selected form the group consisting of Si, Ge, Te and Sn,</claim-text><claim-text>the second facing region not including the first element, or a concentration of the first element in the second facing region being lower than a concentration of the first element in the first facing region.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The device according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein<claim-text>the first insulating member includes a first film and a second film,</claim-text><claim-text>the first film is provided between the second film and the semiconductor member,</claim-text><claim-text>the first film includes Al<sub>x3</sub>Ga<sub>1&#x2212;x3</sub>N (0&#x3c;x3&#x2264;1, x2&#x2264;x3), and</claim-text><claim-text>the second film includes silicon and oxygen,</claim-text></claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The device according to <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein<claim-text>the first facing region is in contact with a part of the first film, and</claim-text><claim-text>the second facing region is in contact with an other part of the first film.</claim-text></claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The device according to <claim-ref idref="CLM-00002">claim 2</claim-ref>, further comprising a second insulating member, the second insulating member including silicon and nitrogen,<claim-text>the second insulating member including a first insulating portion and a second insulating portion,</claim-text><claim-text>the first semiconductor portion being between the fourth partial region and the first insulating portion in the second direction,</claim-text><claim-text>the second semiconductor portion being between the fifth partial region and the second insulating portion in the second direction.</claim-text></claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The device according to <claim-ref idref="CLM-00004">claim 4</claim-ref>, wherein<claim-text>the second film does not include nitrogen, or a concentration of nitrogen included in the second film is lower than a concentration of nitrogen included in the second insulating member, and</claim-text><claim-text>the second insulating member does not include oxygen, or a concentration of oxygen included in the second insulating member is lower than a concentration of oxygen included in the second film.</claim-text></claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The device according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein<claim-text>the third partial region includes a third facing region,</claim-text><claim-text>the third facing region is in contact with the third insulating region, and</claim-text><claim-text>at least a part of the third facing region includes the first element.</claim-text></claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. A semiconductor device, comprising:<claim-text>a first electrode;</claim-text><claim-text>a second electrode, a direction from the first electrode to the second electrode being along the first direction;</claim-text><claim-text>a third electrode, a position of the third electrode in the first direction being between a position of the first electrode in the first direction and a position of the second electrode in the first direction;</claim-text><claim-text>a semiconductor member including a first semiconductor region and a second semiconductor region,<claim-text>the first semiconductor region including Al<sub>x1</sub>Ga<sub>1&#x2212;x1</sub>N (0&#x2264;x1&#x3c;1), the first semiconductor region including a first partial region, a second partial region, a third partial region, a fourth partial region, and a fifth partial region, a direction from the first partial region to the first electrode being along a second direction crossing the first direction, a direction from the second partial region to the second electrode being along the second direction, a direction from the third partial region to the third electrode being along the second direction, a position of the fourth partial region in the first direction being between a position of the first partial region in the first direction and a position of the third partial region in the first direction, a position of the fifth partial region in the first direction being between the position of the third partial region in the first direction and a position of the second partial region in the first direction,</claim-text><claim-text>the second semiconductor region including Al<sub>x2</sub>Ga<sub>1&#x2212;x2</sub>N (0&#x3c;x2&#x2264;1, x1&#x3c;x2), the second semiconductor region including a first semiconductor portion, and a second semiconductor portion, a direction from the fourth partial region to the first semiconductor portion being along the second direction, a direction from the fifth partial region to the second semiconductor portion being along the second direction; and</claim-text></claim-text><claim-text>a first insulating member including a first insulating region, a second insulating region, and a third insulating region, the first insulating region being between the fourth partial region and the third electrode in the first direction, the second insulating region being between the third electrode and the fifth electrode in the first direction, the third insulating region being between the third partial region and the third electrode in the second direction; and</claim-text><claim-text>a compound member including Al<sub>x3</sub>Ga<sub>1&#x2212;x3</sub>N (0&#x3c;x3&#x2264;1, x2&#x2264;x3), the compound member including a first compound region and a second compound region, the first compound region being between the fourth partial region and the first insulating region in the first direction, the second compound region being between the second insulating region and the fifth partial region in the first direction,</claim-text><claim-text>the fourth partial region including a first facing region, the first facing region being in contact with the first compound region,</claim-text><claim-text>the fifth partial region including a second facing region, the second facing region being in contact with the second compound region,</claim-text><claim-text>the first facing region including a first element, the first element including at least one selected by the group consisting of Si, Ge, Te and Sn,</claim-text><claim-text>the second facing region not including the first element, or a concentration of the first element in the second facing region being lower than a concentration of the first element in the first facing region.</claim-text></claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The device according to <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein<claim-text>the compound member further includes a third compound region,</claim-text><claim-text>the third compound region is between the third partial region and the third insulating region in the second direction.</claim-text></claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The device according to <claim-ref idref="CLM-00007">claim 7</claim-ref>, further comprising a second insulating member, the second insulating member including silicon and nitrogen,<claim-text>the second insulating member includes a first insulating portion and a second insulating portion,</claim-text><claim-text>the first semiconductor portion is between the fourth partial region and the first insulating portion in the second direction, and</claim-text><claim-text>the second semiconductor portion is between the fifth partial region and the second insulating portion in the second direction.</claim-text></claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The device according to <claim-ref idref="CLM-00009">claim 9</claim-ref>, wherein<claim-text>the first insulating member includes silicon and oxygen,</claim-text><claim-text>the first insulating member does not include nitrogen, or a concentration of nitrogen included in the first insulating member is lower than a concentration of nitrogen included in the second insulating member,</claim-text><claim-text>the second insulating member does not include oxygen, or a concentration of oxygen included in the second insulating member is lower than a concentration of oxygen included in the first insulating member.</claim-text></claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. The device according to <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein<claim-text>the third partial region includes a third facing region,</claim-text><claim-text>third facing region is in contact with the third compound region, and</claim-text><claim-text>at least a part of the third facing region includes the first element.</claim-text></claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. The device according to <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein a distance between the first electrode and the third electrode along the first direction is shorter than a distance between the third electrode and the second electrode along the first direction.</claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. The device according to <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein a distance between the first electrode and the third electrode along the first direction is longer than a distance between the third electrode and the second electrode along the first direction.</claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>. The device according to <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein<claim-text>the third partial region includes a first surface,</claim-text><claim-text>the first surface faces the third insulating region,</claim-text><claim-text>the second semiconductor portion includes a second surface and a third surface,</claim-text><claim-text>the third surface faces the fifth partial region,</claim-text><claim-text>the second surface is on an opposite side of the third surface in the second direction,</claim-text><claim-text>a distance between the first surface and the second surface along the second direction is not less than 100 nm and not more than 400 nm.</claim-text></claim-text></claim><claim id="CLM-00015" num="00015"><claim-text><b>15</b>. The device according to <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein<claim-text>the third partial region includes a first surface facing the third insulating region,</claim-text><claim-text>the fourth partial region includes a first side surface facing the first insulating region,</claim-text><claim-text>the fifth partial region includes a second side surface facing the second insulating region,</claim-text><claim-text>an angle between the first surface and the first side surface is larger than an angle between the first surface and the second side surface.</claim-text></claim-text></claim><claim id="CLM-00016" num="00016"><claim-text><b>16</b>. The device according to <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein<claim-text>the third partial region includes a first surface facing the third insulating region,</claim-text><claim-text>the fifth partial region includes a second side surface facing the second insulating region,</claim-text><claim-text>an angle between the first surface and the second surface is not less than 70 degrees and not more than 110 degrees.</claim-text></claim-text></claim><claim id="CLM-00017" num="00017"><claim-text><b>17</b>. The device according to <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein<claim-text>the second facing region includes a second element including at least one selected from the group consisting of Mg, Zn and C,</claim-text><claim-text>the first facing region does not include the second element, or a concentration of the second element in the first facing region is lower than a concentration of the second element in the second facing region.</claim-text></claim-text></claim><claim id="CLM-00018" num="00018"><claim-text><b>18</b>. The device according to <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein at least a part of the first partial region includes the first element.</claim-text></claim><claim id="CLM-00019" num="00019"><claim-text><b>19</b>. The device according to <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein<claim-text>the third electrode includes a first end portion and a second end portion,</claim-text><claim-text>a position of the first end portion in the first direction is between a position of the first electrode in the first direction and a position of the second end portion in the first direction,</claim-text><claim-text>the first end portion is between the fourth partial region and the fifth partial region in the first direction,</claim-text><claim-text>a position of the second semiconductor portion in the second direction is between a position of the first end portion in the second direction and a position of the second end portion in the second direction.</claim-text></claim-text></claim><claim id="CLM-00020" num="00020"><claim-text><b>20</b>. The device according to <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein a concentration of the first element in the first facing region is not less than 1&#xd7;10<sup>16 </sup>cm<sup>&#x2212;3 </sup>and not more than 5&#xd7;10<sup>19 </sup>cm<sup>&#x2212;3</sup>.</claim-text></claim></claims></us-patent-application>