-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.1.0
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity demod_func4 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_ce : IN STD_LOGIC;
    mod_type_V : IN STD_LOGIC_VECTOR (1 downto 0);
    sym_M_real_V : IN STD_LOGIC_VECTOR (18 downto 0);
    sym_M_imag_V : IN STD_LOGIC_VECTOR (18 downto 0);
    inv_sigma_sq_V : IN STD_LOGIC_VECTOR (16 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of demod_func4 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv59_0 : STD_LOGIC_VECTOR (58 downto 0) := "00000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv16_7FFF : STD_LOGIC_VECTOR (15 downto 0) := "0111111111111111";
    constant ap_const_lv16_8000 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal demod4_REGION_THRES_s_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal demod4_REGION_THRES_s_ce0 : STD_LOGIC;
    signal demod4_REGION_THRES_s_q0 : STD_LOGIC_VECTOR (14 downto 0);
    signal demod4_REGION_THRES_s_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal demod4_REGION_THRES_s_ce1 : STD_LOGIC;
    signal demod4_REGION_THRES_s_q1 : STD_LOGIC_VECTOR (14 downto 0);
    signal demod4_REGION_THRES_s_address2 : STD_LOGIC_VECTOR (4 downto 0);
    signal demod4_REGION_THRES_s_ce2 : STD_LOGIC;
    signal demod4_REGION_THRES_s_q2 : STD_LOGIC_VECTOR (14 downto 0);
    signal demod4_REGION_THRES_s_address3 : STD_LOGIC_VECTOR (4 downto 0);
    signal demod4_REGION_THRES_s_ce3 : STD_LOGIC;
    signal demod4_REGION_THRES_s_q3 : STD_LOGIC_VECTOR (14 downto 0);
    signal demod4_REGION_THRES_s_address4 : STD_LOGIC_VECTOR (4 downto 0);
    signal demod4_REGION_THRES_s_ce4 : STD_LOGIC;
    signal demod4_REGION_THRES_s_q4 : STD_LOGIC_VECTOR (14 downto 0);
    signal demod4_REGION_THRES_s_address5 : STD_LOGIC_VECTOR (4 downto 0);
    signal demod4_REGION_THRES_s_ce5 : STD_LOGIC;
    signal demod4_REGION_THRES_s_q5 : STD_LOGIC_VECTOR (14 downto 0);
    signal demod4_GRADIENT_V_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal demod4_GRADIENT_V_0_ce0 : STD_LOGIC;
    signal demod4_GRADIENT_V_0_q0 : STD_LOGIC_VECTOR (16 downto 0);
    signal demod4_GRADIENT_V_0_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal demod4_GRADIENT_V_0_ce1 : STD_LOGIC;
    signal demod4_GRADIENT_V_0_q1 : STD_LOGIC_VECTOR (16 downto 0);
    signal demod4_INTERCEPT_V_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal demod4_INTERCEPT_V_0_ce0 : STD_LOGIC;
    signal demod4_INTERCEPT_V_0_q0 : STD_LOGIC_VECTOR (16 downto 0);
    signal demod4_INTERCEPT_V_0_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal demod4_INTERCEPT_V_0_ce1 : STD_LOGIC;
    signal demod4_INTERCEPT_V_0_q1 : STD_LOGIC_VECTOR (16 downto 0);
    signal demod4_GRADIENT_V_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal demod4_GRADIENT_V_1_ce0 : STD_LOGIC;
    signal demod4_GRADIENT_V_1_q0 : STD_LOGIC_VECTOR (16 downto 0);
    signal demod4_GRADIENT_V_1_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal demod4_GRADIENT_V_1_ce1 : STD_LOGIC;
    signal demod4_GRADIENT_V_1_q1 : STD_LOGIC_VECTOR (16 downto 0);
    signal demod4_INTERCEPT_V_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal demod4_INTERCEPT_V_1_ce0 : STD_LOGIC;
    signal demod4_INTERCEPT_V_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal demod4_INTERCEPT_V_1_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal demod4_INTERCEPT_V_1_ce1 : STD_LOGIC;
    signal demod4_INTERCEPT_V_1_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal demod4_GRADIENT_V_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal demod4_GRADIENT_V_2_ce0 : STD_LOGIC;
    signal demod4_GRADIENT_V_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal demod4_GRADIENT_V_2_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal demod4_GRADIENT_V_2_ce1 : STD_LOGIC;
    signal demod4_GRADIENT_V_2_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal demod4_INTERCEPT_V_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal demod4_INTERCEPT_V_2_ce0 : STD_LOGIC;
    signal demod4_INTERCEPT_V_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal demod4_INTERCEPT_V_2_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal demod4_INTERCEPT_V_2_ce1 : STD_LOGIC;
    signal demod4_INTERCEPT_V_2_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal inv_sigma_sq_V_read_reg_2354 : STD_LOGIC_VECTOR (16 downto 0);
    signal inv_sigma_sq_V_read_reg_2354_pp0_iter1_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal inv_sigma_sq_V_read_reg_2354_pp0_iter2_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal inv_sigma_sq_V_read_reg_2354_pp0_iter3_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal inv_sigma_sq_V_read_reg_2354_pp0_iter4_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal inv_sigma_sq_V_read_reg_2354_pp0_iter5_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal inv_sigma_sq_V_read_reg_2354_pp0_iter6_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal inv_sigma_sq_V_read_reg_2354_pp0_iter7_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal sym_M_imag_V_read_reg_2359 : STD_LOGIC_VECTOR (18 downto 0);
    signal sym_M_imag_V_read_reg_2359_pp0_iter1_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal sym_M_imag_V_read_reg_2359_pp0_iter2_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal sym_M_imag_V_read_reg_2359_pp0_iter3_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal sym_M_imag_V_read_reg_2359_pp0_iter4_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal sym_M_real_V_read_reg_2367 : STD_LOGIC_VECTOR (18 downto 0);
    signal sym_M_real_V_read_reg_2367_pp0_iter1_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal sym_M_real_V_read_reg_2367_pp0_iter2_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal sym_M_real_V_read_reg_2367_pp0_iter3_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal sym_M_real_V_read_reg_2367_pp0_iter4_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal mod_type_V_read_reg_2375 : STD_LOGIC_VECTOR (1 downto 0);
    signal mod_type_V_read_reg_2375_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal mod_type_V_read_reg_2375_pp0_iter2_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_fu_327_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2381 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2381_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_028_0_i_fu_335_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_028_0_i_reg_2386 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_028_0_i_reg_2386_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal p_028_0_i_1_fu_354_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_028_0_i_1_reg_2396 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_028_0_i_1_reg_2396_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal p_028_0_i_2_fu_373_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_028_0_i_2_reg_2406 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_028_0_i_2_reg_2406_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_37_fu_392_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_reg_2416 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_reg_2416_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_028_0_i1_fu_400_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_028_0_i1_reg_2421 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_028_0_i1_reg_2421_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal p_028_0_i1_1_fu_419_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_028_0_i1_1_reg_2431 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_028_0_i1_1_reg_2431_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal p_028_0_i1_2_fu_438_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_028_0_i1_2_reg_2441 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_028_0_i1_2_reg_2441_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal demod4_REGION_THRES_2_reg_2451 : STD_LOGIC_VECTOR (14 downto 0);
    signal demod4_REGION_THRES_5_reg_2456 : STD_LOGIC_VECTOR (14 downto 0);
    signal demod4_REGION_THRES_8_reg_2461 : STD_LOGIC_VECTOR (14 downto 0);
    signal demod4_REGION_THRES_11_reg_2466 : STD_LOGIC_VECTOR (14 downto 0);
    signal demod4_REGION_THRES_14_reg_2471 : STD_LOGIC_VECTOR (14 downto 0);
    signal demod4_REGION_THRES_17_reg_2476 : STD_LOGIC_VECTOR (14 downto 0);
    signal region_V_fu_532_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal region_V_reg_2481 : STD_LOGIC_VECTOR (2 downto 0);
    signal region_V_1_fu_614_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal region_V_1_reg_2486 : STD_LOGIC_VECTOR (2 downto 0);
    signal demod4_GRADIENT_V_0_1_reg_2551 : STD_LOGIC_VECTOR (16 downto 0);
    signal demod4_INTERCEPT_V_0_2_reg_2556 : STD_LOGIC_VECTOR (16 downto 0);
    signal demod4_INTERCEPT_V_0_2_reg_2556_pp0_iter5_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal demod4_INTERCEPT_V_0_2_reg_2556_pp0_iter6_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal demod4_GRADIENT_V_1_1_reg_2561 : STD_LOGIC_VECTOR (16 downto 0);
    signal demod4_INTERCEPT_V_1_2_reg_2566 : STD_LOGIC_VECTOR (15 downto 0);
    signal demod4_INTERCEPT_V_1_2_reg_2566_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal demod4_INTERCEPT_V_1_2_reg_2566_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal demod4_GRADIENT_V_2_1_reg_2571 : STD_LOGIC_VECTOR (15 downto 0);
    signal demod4_INTERCEPT_V_2_2_reg_2576 : STD_LOGIC_VECTOR (15 downto 0);
    signal demod4_INTERCEPT_V_2_2_reg_2576_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal demod4_INTERCEPT_V_2_2_reg_2576_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal demod4_GRADIENT_V_0_3_reg_2581 : STD_LOGIC_VECTOR (16 downto 0);
    signal demod4_INTERCEPT_V_0_4_reg_2586 : STD_LOGIC_VECTOR (16 downto 0);
    signal demod4_INTERCEPT_V_0_4_reg_2586_pp0_iter5_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal demod4_INTERCEPT_V_0_4_reg_2586_pp0_iter6_reg : STD_LOGIC_VECTOR (16 downto 0);
    signal demod4_GRADIENT_V_1_3_reg_2591 : STD_LOGIC_VECTOR (16 downto 0);
    signal demod4_INTERCEPT_V_1_4_reg_2596 : STD_LOGIC_VECTOR (15 downto 0);
    signal demod4_INTERCEPT_V_1_4_reg_2596_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal demod4_INTERCEPT_V_1_4_reg_2596_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal demod4_GRADIENT_V_2_3_reg_2601 : STD_LOGIC_VECTOR (15 downto 0);
    signal demod4_INTERCEPT_V_2_4_reg_2606 : STD_LOGIC_VECTOR (15 downto 0);
    signal demod4_INTERCEPT_V_2_4_reg_2606_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal demod4_INTERCEPT_V_2_4_reg_2606_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal OP1_V_cast2_fu_653_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal OP1_V_2_cast1_fu_665_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal grp_fu_2270_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_reg_2655 : STD_LOGIC_VECTOR (35 downto 0);
    signal grp_fu_2276_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_s_reg_2660 : STD_LOGIC_VECTOR (35 downto 0);
    signal grp_fu_2282_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_2_reg_2665 : STD_LOGIC_VECTOR (35 downto 0);
    signal grp_fu_2288_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_4_reg_2670 : STD_LOGIC_VECTOR (35 downto 0);
    signal grp_fu_2294_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_2_1_reg_2675 : STD_LOGIC_VECTOR (35 downto 0);
    signal grp_fu_2300_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_2_2_reg_2680 : STD_LOGIC_VECTOR (35 downto 0);
    signal intrp_V_reg_2685 : STD_LOGIC_VECTOR (17 downto 0);
    signal intrp_V_s_reg_2690 : STD_LOGIC_VECTOR (17 downto 0);
    signal intrp_V_2_reg_2695 : STD_LOGIC_VECTOR (17 downto 0);
    signal intrp_V_1_reg_2700 : STD_LOGIC_VECTOR (17 downto 0);
    signal intrp_V_1_1_reg_2705 : STD_LOGIC_VECTOR (17 downto 0);
    signal intrp_V_1_2_reg_2710 : STD_LOGIC_VECTOR (17 downto 0);
    signal OP2_V_fu_881_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal grp_fu_2306_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal r_V_1_reg_2755 : STD_LOGIC_VECTOR (34 downto 0);
    signal r_V_1_reg_2755_pp0_iter10_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal tmp_14_reg_2764 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_reg_2764_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_909_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_19_reg_2771 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2314_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal r_V_1_1_reg_2776 : STD_LOGIC_VECTOR (34 downto 0);
    signal r_V_1_1_reg_2776_pp0_iter10_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal tmp_23_reg_2785 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_reg_2785_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_fu_919_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_25_reg_2792 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2322_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal r_V_1_2_reg_2797 : STD_LOGIC_VECTOR (34 downto 0);
    signal r_V_1_2_reg_2797_pp0_iter10_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal tmp_29_reg_2806 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_reg_2806_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_fu_929_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_31_reg_2813 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2330_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal r_V_3_reg_2818 : STD_LOGIC_VECTOR (34 downto 0);
    signal r_V_3_reg_2818_pp0_iter10_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal tmp_41_reg_2827 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_2827_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_fu_939_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_43_reg_2834 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2338_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal r_V_3_1_reg_2839 : STD_LOGIC_VECTOR (34 downto 0);
    signal r_V_3_1_reg_2839_pp0_iter10_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal tmp_47_reg_2848 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_reg_2848_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_fu_949_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_reg_2855 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2346_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal r_V_3_2_reg_2860 : STD_LOGIC_VECTOR (34 downto 0);
    signal r_V_3_2_reg_2860_pp0_iter10_reg : STD_LOGIC_VECTOR (34 downto 0);
    signal tmp_53_reg_2869 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_reg_2869_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_fu_959_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_55_reg_2876 : STD_LOGIC_VECTOR (15 downto 0);
    signal not_s_i_i_i_fu_983_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i_i_reg_2881 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_7_fu_1004_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_7_reg_2887 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_21_reg_2893 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i_i_1_fu_1039_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i_i_1_reg_2900 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_7_1_fu_1060_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_7_1_reg_2906 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_27_reg_2912 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i_i_2_fu_1095_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i_i_2_reg_2919 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_7_2_fu_1116_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_7_2_reg_2925 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_34_reg_2931 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i_i1_fu_1151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i_i1_reg_2938 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_2_fu_1172_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_2_reg_2944 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_45_reg_2950 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i_i1_1_fu_1207_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i_i1_1_reg_2957 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_15_1_fu_1228_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_15_1_reg_2963 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_51_reg_2969 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i_i1_2_fu_1263_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_s_i_i_i1_2_reg_2976 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_15_2_fu_1284_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_15_2_reg_2982 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_57_reg_2988 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal tmp_9_fu_343_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1_fu_362_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_5_fu_381_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_32_fu_408_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_36_fu_427_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_38_fu_446_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_13_fu_627_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_40_fu_643_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_fu_327_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_37_fu_392_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal demod4_REGION_THRES_3_fu_457_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal demod4_REGION_THRES_6_fu_465_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal demod4_REGION_THRES_9_fu_473_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_7_fu_460_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_s_fu_481_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_7_1_fu_468_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_fu_495_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_501_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_fu_488_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal sel_tmp6_demorgan_fu_514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_2_fu_476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp6_fu_520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_fu_526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp3_fu_507_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal demod4_REGION_THRES_12_fu_539_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal demod4_REGION_THRES_15_fu_547_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal demod4_REGION_THRES_18_fu_555_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_10_fu_542_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_1_fu_563_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_33_1_fu_550_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp5_fu_577_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp8_fu_583_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp4_fu_570_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal sel_tmp27_demorgan_fu_596_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_2_fu_558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp10_fu_602_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp11_fu_608_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp9_fu_589_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_6_fu_621_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_39_fu_637_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal r_V_cast_fu_677_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_4_fu_684_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_2_fu_680_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_4_cast_fu_691_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal p_Val2_3_fu_695_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal r_V_cast_35_fu_711_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_13_1_fu_718_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_111_1_fu_714_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_13_1_cast_fu_725_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal p_Val2_3_1_fu_729_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal r_V_2_cast_fu_745_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_13_2_fu_752_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_111_2_fu_748_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_13_2_cast_fu_759_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal p_Val2_3_2_fu_763_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal r_V_4_cast_fu_779_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_12_fu_786_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_11_fu_782_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_17_cast_fu_793_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal p_Val2_s_fu_797_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal r_V_2_1_cast_fu_813_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_39_1_fu_820_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_372_1_fu_816_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_39_1_cast_fu_827_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal p_Val2_11_1_fu_831_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal r_V_2_2_cast_fu_847_p1 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_39_2_fu_854_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_372_2_fu_850_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_39_2_cast_fu_861_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal p_Val2_11_2_fu_865_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal r_fu_978_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_i_i_i_fu_988_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_971_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_1_fu_994_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_1000_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_6_fu_962_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_s_fu_1034_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_i_i_i_1_fu_1044_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_fu_1027_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_1_1_fu_1050_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_1_fu_1056_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_6_1_fu_1018_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_2_fu_1090_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_i_i_i_2_fu_1100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_fu_1083_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_1_2_fu_1106_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_2_fu_1112_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_6_2_fu_1074_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_1_fu_1146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_i_i_i1_fu_1156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_fu_1139_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_3_fu_1162_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_1168_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_1_fu_1130_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_1_1_fu_1202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_i_i_i1_1_fu_1212_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_fu_1195_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_3_1_fu_1218_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_1_fu_1224_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_14_1_fu_1186_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_1_2_fu_1258_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_i_i_i1_2_fu_1268_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_fu_1251_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal qb_assign_3_2_fu_1274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_2_fu_1280_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_14_2_fu_1242_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_20_fu_1298_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_1305_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_fu_1323_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal carry_1_fu_1310_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_fu_1332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_fu_1338_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_fu_1316_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_1352_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i_i_fu_1358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_fu_1344_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i_fu_1377_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_fu_1383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_fu_1363_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_fu_1371_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_fu_1393_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp42_demorgan_fu_1398_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp1_fu_1404_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_fu_1410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_fu_1388_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp2_fu_1421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_fu_1415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_0_not_fu_1426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_7_0_mux_fu_1432_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_7_33_fu_1439_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_26_fu_1454_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_1_fu_1461_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_21_1_fu_1479_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal carry_1_1_fu_1466_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_s_fu_1488_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_s_fu_1494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_1472_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_1_fu_1508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i_i_1_fu_1514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_s_fu_1500_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i_1_fu_1533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_1_fu_1539_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_s_fu_1519_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_1_fu_1527_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_1_fu_1549_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp44_demorgan_fu_1554_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp3_fu_1560_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_s_fu_1566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_s_fu_1544_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp4_fu_1577_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_1_fu_1571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_119_not_fu_1582_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_7_1_mux_fu_1588_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_7_1_36_fu_1595_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_33_fu_1610_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_2_fu_1617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_21_2_fu_1635_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal carry_1_2_fu_1622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_2_fu_1644_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_2_fu_1650_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_fu_1628_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_2_fu_1664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i_i_2_fu_1670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_2_fu_1656_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i_2_fu_1689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_2_fu_1695_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_2_fu_1675_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_2_fu_1683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_2_fu_1705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp46_demorgan_fu_1710_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp5_fu_1716_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_2_fu_1722_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_2_fu_1700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp6_fu_1733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_2_fu_1727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_2_not_fu_1738_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_7_2_mux_fu_1744_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_7_2_37_fu_1751_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_44_fu_1766_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_1773_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_fu_1791_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal carry_3_fu_1778_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_1_fu_1800_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_1_fu_1806_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_fu_1784_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_1820_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i_i1_fu_1826_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_1_fu_1812_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i1_fu_1845_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i1_fu_1851_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_1_fu_1831_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i1_fu_1839_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_3_fu_1861_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp48_demorgan_fu_1866_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp7_fu_1872_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_1_fu_1878_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_1_fu_1856_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp8_fu_1889_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i1_fu_1883_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_1_0_not_fu_1894_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_15_0_mux_fu_1900_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_s_38_fu_1907_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_50_fu_1922_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_1_fu_1929_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_23_1_fu_1947_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal carry_3_1_fu_1934_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_1_1_fu_1956_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_1_1_fu_1962_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_fu_1940_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_1_fu_1976_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i_i1_1_fu_1982_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_1_1_fu_1968_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i1_1_fu_2001_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i1_1_fu_2007_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_1_1_fu_1987_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i1_1_fu_1995_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_4_fu_2017_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp50_demorgan_fu_2022_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp9_fu_2028_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_1_1_fu_2034_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_1_1_fu_2012_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp10_fu_2045_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i1_1_fu_2039_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_1_1_not_fu_2050_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_15_1_mux_fu_2056_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_15_1_39_fu_2063_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_56_fu_2078_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_2_fu_2085_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_23_2_fu_2103_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal carry_3_2_fu_2090_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_1_2_fu_2112_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_1_2_fu_2118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_fu_2096_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_2_fu_2132_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i_i1_2_fu_2138_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_1_2_fu_2124_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i1_2_fu_2157_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i1_2_fu_2163_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_1_2_fu_2143_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i1_2_fu_2151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_5_fu_2173_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp52_demorgan_fu_2178_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp11_fu_2184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_1_2_fu_2190_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_1_2_fu_2168_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp12_fu_2201_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i1_2_fu_2195_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_1_2_not_fu_2206_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_15_2_mux_fu_2212_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_15_2_40_fu_2219_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal llr_0_V_write_assig_fu_1446_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal llr_1_V_write_assig_fu_1914_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal llr_2_V_write_assig_fu_1602_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal llr_3_V_write_assig_fu_2070_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal llr_4_V_write_assig_fu_1758_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal llr_5_V_write_assig_fu_2226_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2270_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_2270_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_2276_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_2282_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_2288_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_2288_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_2294_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_2300_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_2306_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_2314_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_2322_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_2330_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_2338_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_2346_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_2270_ce : STD_LOGIC;
    signal grp_fu_2276_ce : STD_LOGIC;
    signal grp_fu_2282_ce : STD_LOGIC;
    signal grp_fu_2288_ce : STD_LOGIC;
    signal grp_fu_2294_ce : STD_LOGIC;
    signal grp_fu_2300_ce : STD_LOGIC;
    signal grp_fu_2306_ce : STD_LOGIC;
    signal grp_fu_2314_ce : STD_LOGIC;
    signal grp_fu_2322_ce : STD_LOGIC;
    signal grp_fu_2330_ce : STD_LOGIC;
    signal grp_fu_2338_ce : STD_LOGIC;
    signal grp_fu_2346_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to10 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_2270_p00 : STD_LOGIC_VECTOR (35 downto 0);
    signal grp_fu_2288_p00 : STD_LOGIC_VECTOR (35 downto 0);

    component demod_4x_mul_mul_ibs IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (18 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;


    component demod_4x_mul_mul_jbC IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (18 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;


    component demod_4x_mul_mul_kbM IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (18 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;


    component demod_4x_mul_mul_lbW IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (34 downto 0) );
    end component;


    component demod_func1_demodbkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (14 downto 0);
        address2 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (14 downto 0);
        address3 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (14 downto 0);
        address4 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (14 downto 0);
        address5 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component demod_func1_demodcud IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component demod_func1_demoddEe IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component demod_func1_demodeOg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component demod_func1_demodfYi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component demod_func1_demodg8j IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component demod_func1_demodhbi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    demod4_REGION_THRES_s_U : component demod_func1_demodbkb
    generic map (
        DataWidth => 15,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => demod4_REGION_THRES_s_address0,
        ce0 => demod4_REGION_THRES_s_ce0,
        q0 => demod4_REGION_THRES_s_q0,
        address1 => demod4_REGION_THRES_s_address1,
        ce1 => demod4_REGION_THRES_s_ce1,
        q1 => demod4_REGION_THRES_s_q1,
        address2 => demod4_REGION_THRES_s_address2,
        ce2 => demod4_REGION_THRES_s_ce2,
        q2 => demod4_REGION_THRES_s_q2,
        address3 => demod4_REGION_THRES_s_address3,
        ce3 => demod4_REGION_THRES_s_ce3,
        q3 => demod4_REGION_THRES_s_q3,
        address4 => demod4_REGION_THRES_s_address4,
        ce4 => demod4_REGION_THRES_s_ce4,
        q4 => demod4_REGION_THRES_s_q4,
        address5 => demod4_REGION_THRES_s_address5,
        ce5 => demod4_REGION_THRES_s_ce5,
        q5 => demod4_REGION_THRES_s_q5);

    demod4_GRADIENT_V_0_U : component demod_func1_demodcud
    generic map (
        DataWidth => 17,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => demod4_GRADIENT_V_0_address0,
        ce0 => demod4_GRADIENT_V_0_ce0,
        q0 => demod4_GRADIENT_V_0_q0,
        address1 => demod4_GRADIENT_V_0_address1,
        ce1 => demod4_GRADIENT_V_0_ce1,
        q1 => demod4_GRADIENT_V_0_q1);

    demod4_INTERCEPT_V_0_U : component demod_func1_demoddEe
    generic map (
        DataWidth => 17,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => demod4_INTERCEPT_V_0_address0,
        ce0 => demod4_INTERCEPT_V_0_ce0,
        q0 => demod4_INTERCEPT_V_0_q0,
        address1 => demod4_INTERCEPT_V_0_address1,
        ce1 => demod4_INTERCEPT_V_0_ce1,
        q1 => demod4_INTERCEPT_V_0_q1);

    demod4_GRADIENT_V_1_U : component demod_func1_demodeOg
    generic map (
        DataWidth => 17,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => demod4_GRADIENT_V_1_address0,
        ce0 => demod4_GRADIENT_V_1_ce0,
        q0 => demod4_GRADIENT_V_1_q0,
        address1 => demod4_GRADIENT_V_1_address1,
        ce1 => demod4_GRADIENT_V_1_ce1,
        q1 => demod4_GRADIENT_V_1_q1);

    demod4_INTERCEPT_V_1_U : component demod_func1_demodfYi
    generic map (
        DataWidth => 16,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => demod4_INTERCEPT_V_1_address0,
        ce0 => demod4_INTERCEPT_V_1_ce0,
        q0 => demod4_INTERCEPT_V_1_q0,
        address1 => demod4_INTERCEPT_V_1_address1,
        ce1 => demod4_INTERCEPT_V_1_ce1,
        q1 => demod4_INTERCEPT_V_1_q1);

    demod4_GRADIENT_V_2_U : component demod_func1_demodg8j
    generic map (
        DataWidth => 16,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => demod4_GRADIENT_V_2_address0,
        ce0 => demod4_GRADIENT_V_2_ce0,
        q0 => demod4_GRADIENT_V_2_q0,
        address1 => demod4_GRADIENT_V_2_address1,
        ce1 => demod4_GRADIENT_V_2_ce1,
        q1 => demod4_GRADIENT_V_2_q1);

    demod4_INTERCEPT_V_2_U : component demod_func1_demodhbi
    generic map (
        DataWidth => 16,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => demod4_INTERCEPT_V_2_address0,
        ce0 => demod4_INTERCEPT_V_2_ce0,
        q0 => demod4_INTERCEPT_V_2_q0,
        address1 => demod4_INTERCEPT_V_2_address1,
        ce1 => demod4_INTERCEPT_V_2_ce1,
        q1 => demod4_INTERCEPT_V_2_q1);

    demod_4x_mul_mul_ibs_U60 : component demod_4x_mul_mul_ibs
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 17,
        din1_WIDTH => 19,
        dout_WIDTH => 36)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2270_p0,
        din1 => grp_fu_2270_p1,
        ce => grp_fu_2270_ce,
        dout => grp_fu_2270_p2);

    demod_4x_mul_mul_jbC_U61 : component demod_4x_mul_mul_jbC
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 17,
        din1_WIDTH => 19,
        dout_WIDTH => 36)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => demod4_GRADIENT_V_1_1_reg_2561,
        din1 => grp_fu_2276_p1,
        ce => grp_fu_2276_ce,
        dout => grp_fu_2276_p2);

    demod_4x_mul_mul_kbM_U62 : component demod_4x_mul_mul_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 16,
        din1_WIDTH => 19,
        dout_WIDTH => 36)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => demod4_GRADIENT_V_2_1_reg_2571,
        din1 => grp_fu_2282_p1,
        ce => grp_fu_2282_ce,
        dout => grp_fu_2282_p2);

    demod_4x_mul_mul_ibs_U63 : component demod_4x_mul_mul_ibs
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 17,
        din1_WIDTH => 19,
        dout_WIDTH => 36)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2288_p0,
        din1 => grp_fu_2288_p1,
        ce => grp_fu_2288_ce,
        dout => grp_fu_2288_p2);

    demod_4x_mul_mul_jbC_U64 : component demod_4x_mul_mul_jbC
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 17,
        din1_WIDTH => 19,
        dout_WIDTH => 36)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => demod4_GRADIENT_V_1_3_reg_2591,
        din1 => grp_fu_2294_p1,
        ce => grp_fu_2294_ce,
        dout => grp_fu_2294_p2);

    demod_4x_mul_mul_kbM_U65 : component demod_4x_mul_mul_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 16,
        din1_WIDTH => 19,
        dout_WIDTH => 36)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => demod4_GRADIENT_V_2_3_reg_2601,
        din1 => grp_fu_2300_p1,
        ce => grp_fu_2300_ce,
        dout => grp_fu_2300_p2);

    demod_4x_mul_mul_lbW_U66 : component demod_4x_mul_mul_lbW
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 17,
        din1_WIDTH => 18,
        dout_WIDTH => 35)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2306_p0,
        din1 => intrp_V_reg_2685,
        ce => grp_fu_2306_ce,
        dout => grp_fu_2306_p2);

    demod_4x_mul_mul_lbW_U67 : component demod_4x_mul_mul_lbW
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 17,
        din1_WIDTH => 18,
        dout_WIDTH => 35)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2314_p0,
        din1 => intrp_V_s_reg_2690,
        ce => grp_fu_2314_ce,
        dout => grp_fu_2314_p2);

    demod_4x_mul_mul_lbW_U68 : component demod_4x_mul_mul_lbW
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 17,
        din1_WIDTH => 18,
        dout_WIDTH => 35)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2322_p0,
        din1 => intrp_V_2_reg_2695,
        ce => grp_fu_2322_ce,
        dout => grp_fu_2322_p2);

    demod_4x_mul_mul_lbW_U69 : component demod_4x_mul_mul_lbW
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 17,
        din1_WIDTH => 18,
        dout_WIDTH => 35)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2330_p0,
        din1 => intrp_V_1_reg_2700,
        ce => grp_fu_2330_ce,
        dout => grp_fu_2330_p2);

    demod_4x_mul_mul_lbW_U70 : component demod_4x_mul_mul_lbW
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 17,
        din1_WIDTH => 18,
        dout_WIDTH => 35)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2338_p0,
        din1 => intrp_V_1_1_reg_2705,
        ce => grp_fu_2338_ce,
        dout => grp_fu_2338_p2);

    demod_4x_mul_mul_lbW_U71 : component demod_4x_mul_mul_lbW
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 17,
        din1_WIDTH => 18,
        dout_WIDTH => 35)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2346_p0,
        din1 => intrp_V_1_2_reg_2710,
        ce => grp_fu_2346_ce,
        dout => grp_fu_2346_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                demod4_GRADIENT_V_0_1_reg_2551 <= demod4_GRADIENT_V_0_q0;
                demod4_GRADIENT_V_0_3_reg_2581 <= demod4_GRADIENT_V_0_q1;
                demod4_GRADIENT_V_1_1_reg_2561 <= demod4_GRADIENT_V_1_q0;
                demod4_GRADIENT_V_1_3_reg_2591 <= demod4_GRADIENT_V_1_q1;
                demod4_GRADIENT_V_2_1_reg_2571 <= demod4_GRADIENT_V_2_q0;
                demod4_GRADIENT_V_2_3_reg_2601 <= demod4_GRADIENT_V_2_q1;
                demod4_INTERCEPT_V_0_2_reg_2556 <= demod4_INTERCEPT_V_0_q0;
                demod4_INTERCEPT_V_0_4_reg_2586 <= demod4_INTERCEPT_V_0_q1;
                demod4_INTERCEPT_V_1_2_reg_2566 <= demod4_INTERCEPT_V_1_q0;
                demod4_INTERCEPT_V_1_4_reg_2596 <= demod4_INTERCEPT_V_1_q1;
                demod4_INTERCEPT_V_2_2_reg_2576 <= demod4_INTERCEPT_V_2_q0;
                demod4_INTERCEPT_V_2_4_reg_2606 <= demod4_INTERCEPT_V_2_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                demod4_INTERCEPT_V_0_2_reg_2556_pp0_iter5_reg <= demod4_INTERCEPT_V_0_2_reg_2556;
                demod4_INTERCEPT_V_0_2_reg_2556_pp0_iter6_reg <= demod4_INTERCEPT_V_0_2_reg_2556_pp0_iter5_reg;
                demod4_INTERCEPT_V_0_4_reg_2586_pp0_iter5_reg <= demod4_INTERCEPT_V_0_4_reg_2586;
                demod4_INTERCEPT_V_0_4_reg_2586_pp0_iter6_reg <= demod4_INTERCEPT_V_0_4_reg_2586_pp0_iter5_reg;
                demod4_INTERCEPT_V_1_2_reg_2566_pp0_iter5_reg <= demod4_INTERCEPT_V_1_2_reg_2566;
                demod4_INTERCEPT_V_1_2_reg_2566_pp0_iter6_reg <= demod4_INTERCEPT_V_1_2_reg_2566_pp0_iter5_reg;
                demod4_INTERCEPT_V_1_4_reg_2596_pp0_iter5_reg <= demod4_INTERCEPT_V_1_4_reg_2596;
                demod4_INTERCEPT_V_1_4_reg_2596_pp0_iter6_reg <= demod4_INTERCEPT_V_1_4_reg_2596_pp0_iter5_reg;
                demod4_INTERCEPT_V_2_2_reg_2576_pp0_iter5_reg <= demod4_INTERCEPT_V_2_2_reg_2576;
                demod4_INTERCEPT_V_2_2_reg_2576_pp0_iter6_reg <= demod4_INTERCEPT_V_2_2_reg_2576_pp0_iter5_reg;
                demod4_INTERCEPT_V_2_4_reg_2606_pp0_iter5_reg <= demod4_INTERCEPT_V_2_4_reg_2606;
                demod4_INTERCEPT_V_2_4_reg_2606_pp0_iter6_reg <= demod4_INTERCEPT_V_2_4_reg_2606_pp0_iter5_reg;
                intrp_V_1_1_reg_2705 <= p_Val2_11_1_fu_831_p2(34 downto 17);
                intrp_V_1_2_reg_2710 <= p_Val2_11_2_fu_865_p2(34 downto 17);
                intrp_V_1_reg_2700 <= p_Val2_s_fu_797_p2(34 downto 17);
                intrp_V_2_reg_2695 <= p_Val2_3_2_fu_763_p2(34 downto 17);
                intrp_V_reg_2685 <= p_Val2_3_fu_695_p2(34 downto 17);
                intrp_V_s_reg_2690 <= p_Val2_3_1_fu_729_p2(34 downto 17);
                inv_sigma_sq_V_read_reg_2354_pp0_iter2_reg <= inv_sigma_sq_V_read_reg_2354_pp0_iter1_reg;
                inv_sigma_sq_V_read_reg_2354_pp0_iter3_reg <= inv_sigma_sq_V_read_reg_2354_pp0_iter2_reg;
                inv_sigma_sq_V_read_reg_2354_pp0_iter4_reg <= inv_sigma_sq_V_read_reg_2354_pp0_iter3_reg;
                inv_sigma_sq_V_read_reg_2354_pp0_iter5_reg <= inv_sigma_sq_V_read_reg_2354_pp0_iter4_reg;
                inv_sigma_sq_V_read_reg_2354_pp0_iter6_reg <= inv_sigma_sq_V_read_reg_2354_pp0_iter5_reg;
                inv_sigma_sq_V_read_reg_2354_pp0_iter7_reg <= inv_sigma_sq_V_read_reg_2354_pp0_iter6_reg;
                mod_type_V_read_reg_2375_pp0_iter2_reg <= mod_type_V_read_reg_2375_pp0_iter1_reg;
                not_s_i_i_i1_1_reg_2957 <= not_s_i_i_i1_1_fu_1207_p2;
                not_s_i_i_i1_2_reg_2976 <= not_s_i_i_i1_2_fu_1263_p2;
                not_s_i_i_i1_reg_2938 <= not_s_i_i_i1_fu_1151_p2;
                not_s_i_i_i_1_reg_2900 <= not_s_i_i_i_1_fu_1039_p2;
                not_s_i_i_i_2_reg_2919 <= not_s_i_i_i_2_fu_1095_p2;
                not_s_i_i_i_reg_2881 <= not_s_i_i_i_fu_983_p2;
                p_Val2_15_1_reg_2963 <= p_Val2_15_1_fu_1228_p2;
                p_Val2_15_2_reg_2982 <= p_Val2_15_2_fu_1284_p2;
                p_Val2_2_reg_2944 <= p_Val2_2_fu_1172_p2;
                p_Val2_7_1_reg_2906 <= p_Val2_7_1_fu_1060_p2;
                p_Val2_7_2_reg_2925 <= p_Val2_7_2_fu_1116_p2;
                p_Val2_7_reg_2887 <= p_Val2_7_fu_1004_p2;
                r_V_1_1_reg_2776 <= grp_fu_2314_p2;
                r_V_1_1_reg_2776_pp0_iter10_reg <= r_V_1_1_reg_2776;
                r_V_1_2_reg_2797 <= grp_fu_2322_p2;
                r_V_1_2_reg_2797_pp0_iter10_reg <= r_V_1_2_reg_2797;
                r_V_1_reg_2755 <= grp_fu_2306_p2;
                r_V_1_reg_2755_pp0_iter10_reg <= r_V_1_reg_2755;
                r_V_2_1_reg_2675 <= grp_fu_2294_p2;
                r_V_2_2_reg_2680 <= grp_fu_2300_p2;
                r_V_2_reg_2665 <= grp_fu_2282_p2;
                r_V_3_1_reg_2839 <= grp_fu_2338_p2;
                r_V_3_1_reg_2839_pp0_iter10_reg <= r_V_3_1_reg_2839;
                r_V_3_2_reg_2860 <= grp_fu_2346_p2;
                r_V_3_2_reg_2860_pp0_iter10_reg <= r_V_3_2_reg_2860;
                r_V_3_reg_2818 <= grp_fu_2330_p2;
                r_V_3_reg_2818_pp0_iter10_reg <= r_V_3_reg_2818;
                r_V_4_reg_2670 <= grp_fu_2288_p2;
                r_V_reg_2655 <= grp_fu_2270_p2;
                r_V_s_reg_2660 <= grp_fu_2276_p2;
                region_V_1_reg_2486 <= region_V_1_fu_614_p3;
                region_V_reg_2481 <= region_V_fu_532_p3;
                sym_M_imag_V_read_reg_2359_pp0_iter2_reg <= sym_M_imag_V_read_reg_2359_pp0_iter1_reg;
                sym_M_imag_V_read_reg_2359_pp0_iter3_reg <= sym_M_imag_V_read_reg_2359_pp0_iter2_reg;
                sym_M_imag_V_read_reg_2359_pp0_iter4_reg <= sym_M_imag_V_read_reg_2359_pp0_iter3_reg;
                sym_M_real_V_read_reg_2367_pp0_iter2_reg <= sym_M_real_V_read_reg_2367_pp0_iter1_reg;
                sym_M_real_V_read_reg_2367_pp0_iter3_reg <= sym_M_real_V_read_reg_2367_pp0_iter2_reg;
                sym_M_real_V_read_reg_2367_pp0_iter4_reg <= sym_M_real_V_read_reg_2367_pp0_iter3_reg;
                tmp_14_reg_2764 <= grp_fu_2306_p2(34 downto 34);
                tmp_14_reg_2764_pp0_iter10_reg <= tmp_14_reg_2764;
                tmp_19_reg_2771 <= tmp_19_fu_909_p1;
                tmp_21_reg_2893 <= p_Val2_7_fu_1004_p2(15 downto 15);
                tmp_23_reg_2785 <= grp_fu_2314_p2(34 downto 34);
                tmp_23_reg_2785_pp0_iter10_reg <= tmp_23_reg_2785;
                tmp_25_reg_2792 <= tmp_25_fu_919_p1;
                tmp_27_reg_2912 <= p_Val2_7_1_fu_1060_p2(15 downto 15);
                tmp_29_reg_2806 <= grp_fu_2322_p2(34 downto 34);
                tmp_29_reg_2806_pp0_iter10_reg <= tmp_29_reg_2806;
                tmp_31_reg_2813 <= tmp_31_fu_929_p1;
                tmp_34_reg_2931 <= p_Val2_7_2_fu_1116_p2(15 downto 15);
                tmp_41_reg_2827 <= grp_fu_2330_p2(34 downto 34);
                tmp_41_reg_2827_pp0_iter10_reg <= tmp_41_reg_2827;
                tmp_43_reg_2834 <= tmp_43_fu_939_p1;
                tmp_45_reg_2950 <= p_Val2_2_fu_1172_p2(15 downto 15);
                tmp_47_reg_2848 <= grp_fu_2338_p2(34 downto 34);
                tmp_47_reg_2848_pp0_iter10_reg <= tmp_47_reg_2848;
                tmp_49_reg_2855 <= tmp_49_fu_949_p1;
                tmp_51_reg_2969 <= p_Val2_15_1_fu_1228_p2(15 downto 15);
                tmp_53_reg_2869 <= grp_fu_2346_p2(34 downto 34);
                tmp_53_reg_2869_pp0_iter10_reg <= tmp_53_reg_2869;
                tmp_55_reg_2876 <= tmp_55_fu_959_p1;
                tmp_57_reg_2988 <= p_Val2_15_2_fu_1284_p2(15 downto 15);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                demod4_REGION_THRES_11_reg_2466 <= demod4_REGION_THRES_s_q3;
                demod4_REGION_THRES_14_reg_2471 <= demod4_REGION_THRES_s_q4;
                demod4_REGION_THRES_17_reg_2476 <= demod4_REGION_THRES_s_q5;
                demod4_REGION_THRES_2_reg_2451 <= demod4_REGION_THRES_s_q0;
                demod4_REGION_THRES_5_reg_2456 <= demod4_REGION_THRES_s_q1;
                demod4_REGION_THRES_8_reg_2461 <= demod4_REGION_THRES_s_q2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                inv_sigma_sq_V_read_reg_2354 <= inv_sigma_sq_V;
                inv_sigma_sq_V_read_reg_2354_pp0_iter1_reg <= inv_sigma_sq_V_read_reg_2354;
                mod_type_V_read_reg_2375 <= mod_type_V;
                mod_type_V_read_reg_2375_pp0_iter1_reg <= mod_type_V_read_reg_2375;
                    p_028_0_i1_1_reg_2431(2) <= p_028_0_i1_1_fu_419_p3(2);
                    p_028_0_i1_1_reg_2431_pp0_iter1_reg(2) <= p_028_0_i1_1_reg_2431(2);
                    p_028_0_i1_2_reg_2441(2) <= p_028_0_i1_2_fu_438_p3(2);
                    p_028_0_i1_2_reg_2441_pp0_iter1_reg(2) <= p_028_0_i1_2_reg_2441(2);
                    p_028_0_i1_reg_2421(2) <= p_028_0_i1_fu_400_p3(2);
                    p_028_0_i1_reg_2421_pp0_iter1_reg(2) <= p_028_0_i1_reg_2421(2);
                    p_028_0_i_1_reg_2396(2) <= p_028_0_i_1_fu_354_p3(2);
                    p_028_0_i_1_reg_2396_pp0_iter1_reg(2) <= p_028_0_i_1_reg_2396(2);
                    p_028_0_i_2_reg_2406(2) <= p_028_0_i_2_fu_373_p3(2);
                    p_028_0_i_2_reg_2406_pp0_iter1_reg(2) <= p_028_0_i_2_reg_2406(2);
                    p_028_0_i_reg_2386(2) <= p_028_0_i_fu_335_p3(2);
                    p_028_0_i_reg_2386_pp0_iter1_reg(2) <= p_028_0_i_reg_2386(2);
                sym_M_imag_V_read_reg_2359 <= sym_M_imag_V;
                sym_M_imag_V_read_reg_2359_pp0_iter1_reg <= sym_M_imag_V_read_reg_2359;
                sym_M_real_V_read_reg_2367 <= sym_M_real_V;
                sym_M_real_V_read_reg_2367_pp0_iter1_reg <= sym_M_real_V_read_reg_2367;
                tmp_37_reg_2416 <= tmp_37_fu_392_p1(18 downto 18);
                tmp_37_reg_2416_pp0_iter1_reg <= tmp_37_reg_2416;
                tmp_reg_2381 <= tmp_fu_327_p1(18 downto 18);
                tmp_reg_2381_pp0_iter1_reg <= tmp_reg_2381;
            end if;
        end if;
    end process;
    p_028_0_i_reg_2386(1 downto 0) <= "11";
    p_028_0_i_reg_2386_pp0_iter1_reg(1 downto 0) <= "11";
    p_028_0_i_1_reg_2396(1 downto 0) <= "10";
    p_028_0_i_1_reg_2396_pp0_iter1_reg(1 downto 0) <= "10";
    p_028_0_i_2_reg_2406(1 downto 0) <= "01";
    p_028_0_i_2_reg_2406_pp0_iter1_reg(1 downto 0) <= "01";
    p_028_0_i1_reg_2421(1 downto 0) <= "11";
    p_028_0_i1_reg_2421_pp0_iter1_reg(1 downto 0) <= "11";
    p_028_0_i1_1_reg_2431(1 downto 0) <= "10";
    p_028_0_i1_1_reg_2431_pp0_iter1_reg(1 downto 0) <= "10";
    p_028_0_i1_2_reg_2441(1 downto 0) <= "01";
    p_028_0_i1_2_reg_2441_pp0_iter1_reg(1 downto 0) <= "01";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
        OP1_V_2_cast1_fu_665_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sym_M_imag_V_read_reg_2359_pp0_iter4_reg),36));

        OP1_V_cast2_fu_653_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sym_M_real_V_read_reg_2367_pp0_iter4_reg),36));

    OP2_V_fu_881_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(inv_sigma_sq_V_read_reg_2354_pp0_iter7_reg),35));
    Range1_all_ones_1_1_fu_1956_p2 <= "1" when (p_Result_23_1_fu_1947_p4 = ap_const_lv2_3) else "0";
    Range1_all_ones_1_2_fu_2112_p2 <= "1" when (p_Result_23_2_fu_2103_p4 = ap_const_lv2_3) else "0";
    Range1_all_ones_1_fu_1800_p2 <= "1" when (p_Result_s_fu_1791_p4 = ap_const_lv2_3) else "0";
    Range1_all_ones_2_fu_1644_p2 <= "1" when (p_Result_21_2_fu_1635_p4 = ap_const_lv2_3) else "0";
    Range1_all_ones_fu_1332_p2 <= "1" when (p_Result_7_fu_1323_p4 = ap_const_lv2_3) else "0";
    Range1_all_ones_s_fu_1488_p2 <= "1" when (p_Result_21_1_fu_1479_p4 = ap_const_lv2_3) else "0";
    Range1_all_zeros_1_1_fu_1962_p2 <= "1" when (p_Result_23_1_fu_1947_p4 = ap_const_lv2_0) else "0";
    Range1_all_zeros_1_2_fu_2118_p2 <= "1" when (p_Result_23_2_fu_2103_p4 = ap_const_lv2_0) else "0";
    Range1_all_zeros_1_fu_1806_p2 <= "1" when (p_Result_s_fu_1791_p4 = ap_const_lv2_0) else "0";
    Range1_all_zeros_2_fu_1650_p2 <= "1" when (p_Result_21_2_fu_1635_p4 = ap_const_lv2_0) else "0";
    Range1_all_zeros_fu_1338_p2 <= "1" when (p_Result_7_fu_1323_p4 = ap_const_lv2_0) else "0";
    Range1_all_zeros_s_fu_1494_p2 <= "1" when (p_Result_21_1_fu_1479_p4 = ap_const_lv2_0) else "0";
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_start)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_ce)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1)));
    end process;

        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to10_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to10 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to10)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to10 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= llr_0_V_write_assig_fu_1446_p3;
    ap_return_1 <= llr_1_V_write_assig_fu_1914_p3;
    ap_return_2 <= llr_2_V_write_assig_fu_1602_p3;
    ap_return_3 <= llr_3_V_write_assig_fu_2070_p3;
    ap_return_4 <= llr_4_V_write_assig_fu_1758_p3;
    ap_return_5 <= llr_5_V_write_assig_fu_2226_p3;
    brmerge40_demorgan_i_1_fu_1549_p2 <= (tmp_27_reg_2912 and deleted_ones_s_fu_1519_p3);
    brmerge40_demorgan_i_2_fu_1705_p2 <= (tmp_34_reg_2931 and deleted_ones_2_fu_1675_p3);
    brmerge40_demorgan_i_3_fu_1861_p2 <= (tmp_45_reg_2950 and deleted_ones_1_fu_1831_p3);
    brmerge40_demorgan_i_4_fu_2017_p2 <= (tmp_51_reg_2969 and deleted_ones_1_1_fu_1987_p3);
    brmerge40_demorgan_i_5_fu_2173_p2 <= (tmp_57_reg_2988 and deleted_ones_1_2_fu_2143_p3);
    brmerge40_demorgan_i_fu_1393_p2 <= (tmp_21_reg_2893 and deleted_ones_fu_1363_p3);
    brmerge_i_i1_1_fu_2007_p2 <= (tmp_51_reg_2969 or p_not_i_i1_1_fu_2001_p2);
    brmerge_i_i1_2_fu_2163_p2 <= (tmp_57_reg_2988 or p_not_i_i1_2_fu_2157_p2);
    brmerge_i_i1_fu_1851_p2 <= (tmp_45_reg_2950 or p_not_i_i1_fu_1845_p2);
    brmerge_i_i_1_fu_1539_p2 <= (tmp_27_reg_2912 or p_not_i_i_1_fu_1533_p2);
    brmerge_i_i_2_fu_1695_p2 <= (tmp_34_reg_2931 or p_not_i_i_2_fu_1689_p2);
    brmerge_i_i_fu_1383_p2 <= (tmp_21_reg_2893 or p_not_i_i_fu_1377_p2);
    brmerge_i_i_i1_1_fu_2039_p2 <= (underflow_1_1_fu_2034_p2 or overflow_1_1_fu_2012_p2);
    brmerge_i_i_i1_2_fu_2195_p2 <= (underflow_1_2_fu_2190_p2 or overflow_1_2_fu_2168_p2);
    brmerge_i_i_i1_fu_1883_p2 <= (underflow_1_fu_1878_p2 or overflow_1_fu_1856_p2);
    brmerge_i_i_i_1_fu_1571_p2 <= (underflow_s_fu_1566_p2 or overflow_s_fu_1544_p2);
    brmerge_i_i_i_2_fu_1727_p2 <= (underflow_2_fu_1722_p2 or overflow_2_fu_1700_p2);
    brmerge_i_i_i_fu_1415_p2 <= (underflow_fu_1410_p2 or overflow_fu_1388_p2);
    carry_1_1_fu_1466_p2 <= (tmp_26_fu_1454_p3 and tmp_22_1_fu_1461_p2);
    carry_1_2_fu_1622_p2 <= (tmp_33_fu_1610_p3 and tmp_22_2_fu_1617_p2);
    carry_1_fu_1310_p2 <= (tmp_s_fu_1305_p2 and tmp_20_fu_1298_p3);
    carry_3_1_fu_1934_p2 <= (tmp_50_fu_1922_p3 and tmp_47_1_fu_1929_p2);
    carry_3_2_fu_2090_p2 <= (tmp_56_fu_2078_p3 and tmp_47_2_fu_2085_p2);
    carry_3_fu_1778_p2 <= (tmp_44_fu_1766_p3 and tmp_16_fu_1773_p2);
    deleted_ones_1_1_fu_1987_p3 <= 
        p_41_i_i1_1_fu_1982_p2 when (carry_3_1_fu_1934_p2(0) = '1') else 
        Range1_all_ones_1_1_fu_1956_p2;
    deleted_ones_1_2_fu_2143_p3 <= 
        p_41_i_i1_2_fu_2138_p2 when (carry_3_2_fu_2090_p2(0) = '1') else 
        Range1_all_ones_1_2_fu_2112_p2;
    deleted_ones_1_fu_1831_p3 <= 
        p_41_i_i1_fu_1826_p2 when (carry_3_fu_1778_p2(0) = '1') else 
        Range1_all_ones_1_fu_1800_p2;
    deleted_ones_2_fu_1675_p3 <= 
        p_41_i_i_2_fu_1670_p2 when (carry_1_2_fu_1622_p2(0) = '1') else 
        Range1_all_ones_2_fu_1644_p2;
    deleted_ones_fu_1363_p3 <= 
        p_41_i_i_fu_1358_p2 when (carry_1_fu_1310_p2(0) = '1') else 
        Range1_all_ones_fu_1332_p2;
    deleted_ones_s_fu_1519_p3 <= 
        p_41_i_i_1_fu_1514_p2 when (carry_1_1_fu_1466_p2(0) = '1') else 
        Range1_all_ones_s_fu_1488_p2;
    deleted_zeros_1_1_fu_1968_p3 <= 
        Range1_all_ones_1_1_fu_1956_p2 when (carry_3_1_fu_1934_p2(0) = '1') else 
        Range1_all_zeros_1_1_fu_1962_p2;
    deleted_zeros_1_2_fu_2124_p3 <= 
        Range1_all_ones_1_2_fu_2112_p2 when (carry_3_2_fu_2090_p2(0) = '1') else 
        Range1_all_zeros_1_2_fu_2118_p2;
    deleted_zeros_1_fu_1812_p3 <= 
        Range1_all_ones_1_fu_1800_p2 when (carry_3_fu_1778_p2(0) = '1') else 
        Range1_all_zeros_1_fu_1806_p2;
    deleted_zeros_2_fu_1656_p3 <= 
        Range1_all_ones_2_fu_1644_p2 when (carry_1_2_fu_1622_p2(0) = '1') else 
        Range1_all_zeros_2_fu_1650_p2;
    deleted_zeros_fu_1344_p3 <= 
        Range1_all_ones_fu_1332_p2 when (carry_1_fu_1310_p2(0) = '1') else 
        Range1_all_zeros_fu_1338_p2;
    deleted_zeros_s_fu_1500_p3 <= 
        Range1_all_ones_s_fu_1488_p2 when (carry_1_1_fu_1466_p2(0) = '1') else 
        Range1_all_zeros_s_fu_1494_p2;
    demod4_GRADIENT_V_0_address0 <= tmp_13_fu_627_p1(5 - 1 downto 0);
    demod4_GRADIENT_V_0_address1 <= tmp_40_fu_643_p1(5 - 1 downto 0);

    demod4_GRADIENT_V_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            demod4_GRADIENT_V_0_ce0 <= ap_const_logic_1;
        else 
            demod4_GRADIENT_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    demod4_GRADIENT_V_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            demod4_GRADIENT_V_0_ce1 <= ap_const_logic_1;
        else 
            demod4_GRADIENT_V_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    demod4_GRADIENT_V_1_address0 <= tmp_13_fu_627_p1(5 - 1 downto 0);
    demod4_GRADIENT_V_1_address1 <= tmp_40_fu_643_p1(5 - 1 downto 0);

    demod4_GRADIENT_V_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            demod4_GRADIENT_V_1_ce0 <= ap_const_logic_1;
        else 
            demod4_GRADIENT_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    demod4_GRADIENT_V_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            demod4_GRADIENT_V_1_ce1 <= ap_const_logic_1;
        else 
            demod4_GRADIENT_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    demod4_GRADIENT_V_2_address0 <= tmp_13_fu_627_p1(5 - 1 downto 0);
    demod4_GRADIENT_V_2_address1 <= tmp_40_fu_643_p1(5 - 1 downto 0);

    demod4_GRADIENT_V_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            demod4_GRADIENT_V_2_ce0 <= ap_const_logic_1;
        else 
            demod4_GRADIENT_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    demod4_GRADIENT_V_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            demod4_GRADIENT_V_2_ce1 <= ap_const_logic_1;
        else 
            demod4_GRADIENT_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    demod4_INTERCEPT_V_0_address0 <= tmp_13_fu_627_p1(5 - 1 downto 0);
    demod4_INTERCEPT_V_0_address1 <= tmp_40_fu_643_p1(5 - 1 downto 0);

    demod4_INTERCEPT_V_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            demod4_INTERCEPT_V_0_ce0 <= ap_const_logic_1;
        else 
            demod4_INTERCEPT_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    demod4_INTERCEPT_V_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            demod4_INTERCEPT_V_0_ce1 <= ap_const_logic_1;
        else 
            demod4_INTERCEPT_V_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    demod4_INTERCEPT_V_1_address0 <= tmp_13_fu_627_p1(5 - 1 downto 0);
    demod4_INTERCEPT_V_1_address1 <= tmp_40_fu_643_p1(5 - 1 downto 0);

    demod4_INTERCEPT_V_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            demod4_INTERCEPT_V_1_ce0 <= ap_const_logic_1;
        else 
            demod4_INTERCEPT_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    demod4_INTERCEPT_V_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            demod4_INTERCEPT_V_1_ce1 <= ap_const_logic_1;
        else 
            demod4_INTERCEPT_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    demod4_INTERCEPT_V_2_address0 <= tmp_13_fu_627_p1(5 - 1 downto 0);
    demod4_INTERCEPT_V_2_address1 <= tmp_40_fu_643_p1(5 - 1 downto 0);

    demod4_INTERCEPT_V_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            demod4_INTERCEPT_V_2_ce0 <= ap_const_logic_1;
        else 
            demod4_INTERCEPT_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    demod4_INTERCEPT_V_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            demod4_INTERCEPT_V_2_ce1 <= ap_const_logic_1;
        else 
            demod4_INTERCEPT_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

        demod4_REGION_THRES_12_fu_539_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(demod4_REGION_THRES_11_reg_2466),19));

        demod4_REGION_THRES_15_fu_547_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(demod4_REGION_THRES_14_reg_2471),19));

        demod4_REGION_THRES_18_fu_555_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(demod4_REGION_THRES_17_reg_2476),19));

        demod4_REGION_THRES_3_fu_457_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(demod4_REGION_THRES_2_reg_2451),19));

        demod4_REGION_THRES_6_fu_465_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(demod4_REGION_THRES_5_reg_2456),19));

        demod4_REGION_THRES_9_fu_473_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(demod4_REGION_THRES_8_reg_2461),19));

    demod4_REGION_THRES_s_address0 <= tmp_9_fu_343_p4(5 - 1 downto 0);
    demod4_REGION_THRES_s_address1 <= tmp_1_fu_362_p4(5 - 1 downto 0);
    demod4_REGION_THRES_s_address2 <= tmp_5_fu_381_p4(5 - 1 downto 0);
    demod4_REGION_THRES_s_address3 <= tmp_32_fu_408_p4(5 - 1 downto 0);
    demod4_REGION_THRES_s_address4 <= tmp_36_fu_427_p4(5 - 1 downto 0);
    demod4_REGION_THRES_s_address5 <= tmp_38_fu_446_p4(5 - 1 downto 0);

    demod4_REGION_THRES_s_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            demod4_REGION_THRES_s_ce0 <= ap_const_logic_1;
        else 
            demod4_REGION_THRES_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    demod4_REGION_THRES_s_ce1_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            demod4_REGION_THRES_s_ce1 <= ap_const_logic_1;
        else 
            demod4_REGION_THRES_s_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    demod4_REGION_THRES_s_ce2_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            demod4_REGION_THRES_s_ce2 <= ap_const_logic_1;
        else 
            demod4_REGION_THRES_s_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    demod4_REGION_THRES_s_ce3_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            demod4_REGION_THRES_s_ce3 <= ap_const_logic_1;
        else 
            demod4_REGION_THRES_s_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    demod4_REGION_THRES_s_ce4_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            demod4_REGION_THRES_s_ce4 <= ap_const_logic_1;
        else 
            demod4_REGION_THRES_s_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    demod4_REGION_THRES_s_ce5_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            demod4_REGION_THRES_s_ce5 <= ap_const_logic_1;
        else 
            demod4_REGION_THRES_s_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_2270_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2270_ce <= ap_const_logic_1;
        else 
            grp_fu_2270_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2270_p0 <= grp_fu_2270_p00(17 - 1 downto 0);
    grp_fu_2270_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(demod4_GRADIENT_V_0_1_reg_2551),36));
    grp_fu_2270_p1 <= OP1_V_cast2_fu_653_p1(19 - 1 downto 0);

    grp_fu_2276_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2276_ce <= ap_const_logic_1;
        else 
            grp_fu_2276_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2276_p1 <= OP1_V_cast2_fu_653_p1(19 - 1 downto 0);

    grp_fu_2282_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2282_ce <= ap_const_logic_1;
        else 
            grp_fu_2282_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2282_p1 <= OP1_V_cast2_fu_653_p1(19 - 1 downto 0);

    grp_fu_2288_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2288_ce <= ap_const_logic_1;
        else 
            grp_fu_2288_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2288_p0 <= grp_fu_2288_p00(17 - 1 downto 0);
    grp_fu_2288_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(demod4_GRADIENT_V_0_3_reg_2581),36));
    grp_fu_2288_p1 <= OP1_V_2_cast1_fu_665_p1(19 - 1 downto 0);

    grp_fu_2294_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2294_ce <= ap_const_logic_1;
        else 
            grp_fu_2294_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2294_p1 <= OP1_V_2_cast1_fu_665_p1(19 - 1 downto 0);

    grp_fu_2300_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2300_ce <= ap_const_logic_1;
        else 
            grp_fu_2300_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2300_p1 <= OP1_V_2_cast1_fu_665_p1(19 - 1 downto 0);

    grp_fu_2306_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2306_ce <= ap_const_logic_1;
        else 
            grp_fu_2306_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2306_p0 <= OP2_V_fu_881_p1(17 - 1 downto 0);

    grp_fu_2314_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2314_ce <= ap_const_logic_1;
        else 
            grp_fu_2314_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2314_p0 <= OP2_V_fu_881_p1(17 - 1 downto 0);

    grp_fu_2322_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2322_ce <= ap_const_logic_1;
        else 
            grp_fu_2322_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2322_p0 <= OP2_V_fu_881_p1(17 - 1 downto 0);

    grp_fu_2330_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2330_ce <= ap_const_logic_1;
        else 
            grp_fu_2330_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2330_p0 <= OP2_V_fu_881_p1(17 - 1 downto 0);

    grp_fu_2338_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2338_ce <= ap_const_logic_1;
        else 
            grp_fu_2338_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2338_p0 <= OP2_V_fu_881_p1(17 - 1 downto 0);

    grp_fu_2346_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_2346_ce <= ap_const_logic_1;
        else 
            grp_fu_2346_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2346_p0 <= OP2_V_fu_881_p1(17 - 1 downto 0);
    llr_0_V_write_assig_fu_1446_p3 <= 
        p_Val2_7_0_mux_fu_1432_p3 when (underflow_0_not_fu_1426_p2(0) = '1') else 
        p_Val2_7_33_fu_1439_p3;
    llr_1_V_write_assig_fu_1914_p3 <= 
        p_Val2_15_0_mux_fu_1900_p3 when (underflow_1_0_not_fu_1894_p2(0) = '1') else 
        p_Val2_s_38_fu_1907_p3;
    llr_2_V_write_assig_fu_1602_p3 <= 
        p_Val2_7_1_mux_fu_1588_p3 when (underflow_119_not_fu_1582_p2(0) = '1') else 
        p_Val2_7_1_36_fu_1595_p3;
    llr_3_V_write_assig_fu_2070_p3 <= 
        p_Val2_15_1_mux_fu_2056_p3 when (underflow_1_1_not_fu_2050_p2(0) = '1') else 
        p_Val2_15_1_39_fu_2063_p3;
    llr_4_V_write_assig_fu_1758_p3 <= 
        p_Val2_7_2_mux_fu_1744_p3 when (underflow_2_not_fu_1738_p2(0) = '1') else 
        p_Val2_7_2_37_fu_1751_p3;
    llr_5_V_write_assig_fu_2226_p3 <= 
        p_Val2_15_2_mux_fu_2212_p3 when (underflow_1_2_not_fu_2206_p2(0) = '1') else 
        p_Val2_15_2_40_fu_2219_p3;
    not_s_i_i_i1_1_fu_1207_p2 <= (tmp_47_reg_2848 xor ap_const_lv1_1);
    not_s_i_i_i1_2_fu_1263_p2 <= (tmp_53_reg_2869 xor ap_const_lv1_1);
    not_s_i_i_i1_fu_1151_p2 <= (tmp_41_reg_2827 xor ap_const_lv1_1);
    not_s_i_i_i_1_fu_1039_p2 <= (tmp_23_reg_2785 xor ap_const_lv1_1);
    not_s_i_i_i_2_fu_1095_p2 <= (tmp_29_reg_2806 xor ap_const_lv1_1);
    not_s_i_i_i_fu_983_p2 <= (tmp_14_reg_2764 xor ap_const_lv1_1);
    overflow_1_1_fu_2012_p2 <= (not_s_i_i_i1_1_reg_2957 and brmerge_i_i1_1_fu_2007_p2);
    overflow_1_2_fu_2168_p2 <= (not_s_i_i_i1_2_reg_2976 and brmerge_i_i1_2_fu_2163_p2);
    overflow_1_fu_1856_p2 <= (not_s_i_i_i1_reg_2938 and brmerge_i_i1_fu_1851_p2);
    overflow_2_fu_1700_p2 <= (not_s_i_i_i_2_reg_2919 and brmerge_i_i_2_fu_1695_p2);
    overflow_fu_1388_p2 <= (not_s_i_i_i_reg_2881 and brmerge_i_i_fu_1383_p2);
    overflow_s_fu_1544_p2 <= (not_s_i_i_i_1_reg_2900 and brmerge_i_i_1_fu_1539_p2);
    p_028_0_i1_1_fu_419_p3 <= 
        ap_const_lv3_2 when (tmp_37_fu_392_p3(0) = '1') else 
        ap_const_lv3_6;
    p_028_0_i1_2_fu_438_p3 <= 
        ap_const_lv3_1 when (tmp_37_fu_392_p3(0) = '1') else 
        ap_const_lv3_5;
    p_028_0_i1_fu_400_p3 <= 
        ap_const_lv3_3 when (tmp_37_fu_392_p3(0) = '1') else 
        ap_const_lv3_7;
    p_028_0_i_1_fu_354_p3 <= 
        ap_const_lv3_2 when (tmp_fu_327_p3(0) = '1') else 
        ap_const_lv3_6;
    p_028_0_i_2_fu_373_p3 <= 
        ap_const_lv3_1 when (tmp_fu_327_p3(0) = '1') else 
        ap_const_lv3_5;
    p_028_0_i_fu_335_p3 <= 
        ap_const_lv3_3 when (tmp_fu_327_p3(0) = '1') else 
        ap_const_lv3_7;
    p_1_fu_563_p3 <= 
        ap_const_lv3_0 when (tmp_37_reg_2416_pp0_iter1_reg(0) = '1') else 
        ap_const_lv3_4;
    p_38_i_i1_1_fu_1995_p2 <= (carry_3_1_fu_1934_p2 and Range1_all_ones_1_1_fu_1956_p2);
    p_38_i_i1_2_fu_2151_p2 <= (carry_3_2_fu_2090_p2 and Range1_all_ones_1_2_fu_2112_p2);
    p_38_i_i1_fu_1839_p2 <= (carry_3_fu_1778_p2 and Range1_all_ones_1_fu_1800_p2);
    p_38_i_i_1_fu_1527_p2 <= (carry_1_1_fu_1466_p2 and Range1_all_ones_s_fu_1488_p2);
    p_38_i_i_2_fu_1683_p2 <= (carry_1_2_fu_1622_p2 and Range1_all_ones_2_fu_1644_p2);
    p_38_i_i_fu_1371_p2 <= (carry_1_fu_1310_p2 and Range1_all_ones_fu_1332_p2);
    p_41_i_i1_1_fu_1982_p2 <= (tmp_58_1_fu_1976_p2 and tmp_47_reg_2848_pp0_iter10_reg);
    p_41_i_i1_2_fu_2138_p2 <= (tmp_58_2_fu_2132_p2 and tmp_53_reg_2869_pp0_iter10_reg);
    p_41_i_i1_fu_1826_p2 <= (tmp_41_reg_2827_pp0_iter10_reg and tmp_17_fu_1820_p2);
    p_41_i_i_1_fu_1514_p2 <= (tmp_31_1_fu_1508_p2 and tmp_23_reg_2785_pp0_iter10_reg);
    p_41_i_i_2_fu_1670_p2 <= (tmp_31_2_fu_1664_p2 and tmp_29_reg_2806_pp0_iter10_reg);
    p_41_i_i_fu_1358_p2 <= (tmp_3_fu_1352_p2 and tmp_14_reg_2764_pp0_iter10_reg);
    p_Result_21_1_fu_1479_p4 <= r_V_1_1_reg_2776_pp0_iter10_reg(34 downto 33);
    p_Result_21_2_fu_1635_p4 <= r_V_1_2_reg_2797_pp0_iter10_reg(34 downto 33);
    p_Result_23_1_fu_1947_p4 <= r_V_3_1_reg_2839_pp0_iter10_reg(34 downto 33);
    p_Result_23_2_fu_2103_p4 <= r_V_3_2_reg_2860_pp0_iter10_reg(34 downto 33);
    p_Result_7_fu_1323_p4 <= r_V_1_reg_2755_pp0_iter10_reg(34 downto 33);
    p_Result_s_fu_1791_p4 <= r_V_3_reg_2818_pp0_iter10_reg(34 downto 33);
    p_Val2_11_1_fu_831_p2 <= std_logic_vector(unsigned(tmp_372_1_fu_816_p1) - unsigned(tmp_39_1_cast_fu_827_p1));
    p_Val2_11_2_fu_865_p2 <= std_logic_vector(unsigned(tmp_372_2_fu_850_p1) - unsigned(tmp_39_2_cast_fu_861_p1));
    p_Val2_14_1_fu_1186_p4 <= r_V_3_1_reg_2839(32 downto 17);
    p_Val2_14_2_fu_1242_p4 <= r_V_3_2_reg_2860(32 downto 17);
    p_Val2_15_0_mux_fu_1900_p3 <= 
        ap_const_lv16_7FFF when (brmerge_i_i_i1_fu_1883_p2(0) = '1') else 
        p_Val2_2_reg_2944;
    p_Val2_15_1_39_fu_2063_p3 <= 
        ap_const_lv16_8000 when (underflow_1_1_fu_2034_p2(0) = '1') else 
        p_Val2_15_1_reg_2963;
    p_Val2_15_1_fu_1228_p2 <= std_logic_vector(unsigned(tmp_45_1_fu_1224_p1) + unsigned(p_Val2_14_1_fu_1186_p4));
    p_Val2_15_1_mux_fu_2056_p3 <= 
        ap_const_lv16_7FFF when (brmerge_i_i_i1_1_fu_2039_p2(0) = '1') else 
        p_Val2_15_1_reg_2963;
    p_Val2_15_2_40_fu_2219_p3 <= 
        ap_const_lv16_8000 when (underflow_1_2_fu_2190_p2(0) = '1') else 
        p_Val2_15_2_reg_2982;
    p_Val2_15_2_fu_1284_p2 <= std_logic_vector(unsigned(tmp_45_2_fu_1280_p1) + unsigned(p_Val2_14_2_fu_1242_p4));
    p_Val2_15_2_mux_fu_2212_p3 <= 
        ap_const_lv16_7FFF when (brmerge_i_i_i1_2_fu_2195_p2(0) = '1') else 
        p_Val2_15_2_reg_2982;
    p_Val2_1_fu_1130_p4 <= r_V_3_reg_2818(32 downto 17);
    p_Val2_2_fu_1172_p2 <= std_logic_vector(unsigned(tmp_15_fu_1168_p1) + unsigned(p_Val2_1_fu_1130_p4));
    p_Val2_3_1_fu_729_p2 <= std_logic_vector(unsigned(tmp_111_1_fu_714_p1) - unsigned(tmp_13_1_cast_fu_725_p1));
    p_Val2_3_2_fu_763_p2 <= std_logic_vector(unsigned(tmp_111_2_fu_748_p1) - unsigned(tmp_13_2_cast_fu_759_p1));
    p_Val2_3_fu_695_p2 <= std_logic_vector(unsigned(tmp_2_fu_680_p1) - unsigned(tmp_4_cast_fu_691_p1));
    p_Val2_6_1_fu_1018_p4 <= r_V_1_1_reg_2776(32 downto 17);
    p_Val2_6_2_fu_1074_p4 <= r_V_1_2_reg_2797(32 downto 17);
    p_Val2_6_fu_962_p4 <= r_V_1_reg_2755(32 downto 17);
    p_Val2_7_0_mux_fu_1432_p3 <= 
        ap_const_lv16_7FFF when (brmerge_i_i_i_fu_1415_p2(0) = '1') else 
        p_Val2_7_reg_2887;
    p_Val2_7_1_36_fu_1595_p3 <= 
        ap_const_lv16_8000 when (underflow_s_fu_1566_p2(0) = '1') else 
        p_Val2_7_1_reg_2906;
    p_Val2_7_1_fu_1060_p2 <= std_logic_vector(unsigned(tmp_19_1_fu_1056_p1) + unsigned(p_Val2_6_1_fu_1018_p4));
    p_Val2_7_1_mux_fu_1588_p3 <= 
        ap_const_lv16_7FFF when (brmerge_i_i_i_1_fu_1571_p2(0) = '1') else 
        p_Val2_7_1_reg_2906;
    p_Val2_7_2_37_fu_1751_p3 <= 
        ap_const_lv16_8000 when (underflow_2_fu_1722_p2(0) = '1') else 
        p_Val2_7_2_reg_2925;
    p_Val2_7_2_fu_1116_p2 <= std_logic_vector(unsigned(tmp_19_2_fu_1112_p1) + unsigned(p_Val2_6_2_fu_1074_p4));
    p_Val2_7_2_mux_fu_1744_p3 <= 
        ap_const_lv16_7FFF when (brmerge_i_i_i_2_fu_1727_p2(0) = '1') else 
        p_Val2_7_2_reg_2925;
    p_Val2_7_33_fu_1439_p3 <= 
        ap_const_lv16_8000 when (underflow_fu_1410_p2(0) = '1') else 
        p_Val2_7_reg_2887;
    p_Val2_7_fu_1004_p2 <= std_logic_vector(unsigned(tmp_8_fu_1000_p1) + unsigned(p_Val2_6_fu_962_p4));
    p_Val2_s_38_fu_1907_p3 <= 
        ap_const_lv16_8000 when (underflow_1_fu_1878_p2(0) = '1') else 
        p_Val2_2_reg_2944;
    p_Val2_s_fu_797_p2 <= std_logic_vector(unsigned(tmp_11_fu_782_p1) - unsigned(tmp_17_cast_fu_793_p1));
    p_not_i_i1_1_fu_2001_p2 <= (deleted_zeros_1_1_fu_1968_p3 xor ap_const_lv1_1);
    p_not_i_i1_2_fu_2157_p2 <= (deleted_zeros_1_2_fu_2124_p3 xor ap_const_lv1_1);
    p_not_i_i1_fu_1845_p2 <= (deleted_zeros_1_fu_1812_p3 xor ap_const_lv1_1);
    p_not_i_i_1_fu_1533_p2 <= (deleted_zeros_s_fu_1500_p3 xor ap_const_lv1_1);
    p_not_i_i_2_fu_1689_p2 <= (deleted_zeros_2_fu_1656_p3 xor ap_const_lv1_1);
    p_not_i_i_fu_1377_p2 <= (deleted_zeros_fu_1344_p3 xor ap_const_lv1_1);
    p_s_fu_481_p3 <= 
        ap_const_lv3_0 when (tmp_reg_2381_pp0_iter1_reg(0) = '1') else 
        ap_const_lv3_4;
    qb_assign_1_1_fu_1050_p2 <= (tmp_24_fu_1027_p3 and r_i_i_i_1_fu_1044_p2);
    qb_assign_1_2_fu_1106_p2 <= (tmp_30_fu_1083_p3 and r_i_i_i_2_fu_1100_p2);
    qb_assign_1_fu_994_p2 <= (tmp_18_fu_971_p3 and r_i_i_i_fu_988_p2);
    qb_assign_3_1_fu_1218_p2 <= (tmp_48_fu_1195_p3 and r_i_i_i1_1_fu_1212_p2);
    qb_assign_3_2_fu_1274_p2 <= (tmp_54_fu_1251_p3 and r_i_i_i1_2_fu_1268_p2);
    qb_assign_3_fu_1162_p2 <= (tmp_42_fu_1139_p3 and r_i_i_i1_fu_1156_p2);
    r_1_1_fu_1202_p2 <= "0" when (tmp_49_reg_2855 = ap_const_lv16_0) else "1";
    r_1_2_fu_1258_p2 <= "0" when (tmp_55_reg_2876 = ap_const_lv16_0) else "1";
    r_1_fu_1146_p2 <= "0" when (tmp_43_reg_2834 = ap_const_lv16_0) else "1";
    r_2_fu_1090_p2 <= "0" when (tmp_31_reg_2813 = ap_const_lv16_0) else "1";
        r_V_2_1_cast_fu_813_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_1_reg_2675),37));

        r_V_2_2_cast_fu_847_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_2_reg_2680),37));

        r_V_2_cast_fu_745_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_reg_2665),37));

        r_V_4_cast_fu_779_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_4_reg_2670),37));

        r_V_cast_35_fu_711_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_s_reg_2660),37));

        r_V_cast_fu_677_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_reg_2655),37));

    r_fu_978_p2 <= "0" when (tmp_19_reg_2771 = ap_const_lv16_0) else "1";
    r_i_i_i1_1_fu_1212_p2 <= (r_1_1_fu_1202_p2 or not_s_i_i_i1_1_fu_1207_p2);
    r_i_i_i1_2_fu_1268_p2 <= (r_1_2_fu_1258_p2 or not_s_i_i_i1_2_fu_1263_p2);
    r_i_i_i1_fu_1156_p2 <= (r_1_fu_1146_p2 or not_s_i_i_i1_fu_1151_p2);
    r_i_i_i_1_fu_1044_p2 <= (r_s_fu_1034_p2 or not_s_i_i_i_1_fu_1039_p2);
    r_i_i_i_2_fu_1100_p2 <= (r_2_fu_1090_p2 or not_s_i_i_i_2_fu_1095_p2);
    r_i_i_i_fu_988_p2 <= (r_fu_978_p2 or not_s_i_i_i_fu_983_p2);
    r_s_fu_1034_p2 <= "0" when (tmp_25_reg_2792 = ap_const_lv16_0) else "1";
    region_V_1_fu_614_p3 <= 
        p_028_0_i1_2_reg_2441_pp0_iter1_reg when (sel_tmp11_fu_608_p2(0) = '1') else 
        sel_tmp9_fu_589_p3;
    region_V_fu_532_p3 <= 
        p_028_0_i_2_reg_2406_pp0_iter1_reg when (sel_tmp7_fu_526_p2(0) = '1') else 
        sel_tmp3_fu_507_p3;
    sel_tmp10_fu_602_p2 <= (sel_tmp27_demorgan_fu_596_p2 xor ap_const_lv1_1);
    sel_tmp11_fu_608_p2 <= (tmp_33_2_fu_558_p2 and sel_tmp10_fu_602_p2);
    sel_tmp1_fu_495_p2 <= (tmp_7_fu_460_p2 xor ap_const_lv1_1);
    sel_tmp27_demorgan_fu_596_p2 <= (tmp_33_1_fu_550_p2 or tmp_10_fu_542_p2);
    sel_tmp2_fu_501_p2 <= (tmp_7_1_fu_468_p2 and sel_tmp1_fu_495_p2);
    sel_tmp3_fu_507_p3 <= 
        p_028_0_i_1_reg_2396_pp0_iter1_reg when (sel_tmp2_fu_501_p2(0) = '1') else 
        sel_tmp_fu_488_p3;
    sel_tmp4_fu_570_p3 <= 
        p_028_0_i1_reg_2421_pp0_iter1_reg when (tmp_10_fu_542_p2(0) = '1') else 
        p_1_fu_563_p3;
    sel_tmp5_fu_577_p2 <= (tmp_10_fu_542_p2 xor ap_const_lv1_1);
    sel_tmp6_demorgan_fu_514_p2 <= (tmp_7_fu_460_p2 or tmp_7_1_fu_468_p2);
    sel_tmp6_fu_520_p2 <= (sel_tmp6_demorgan_fu_514_p2 xor ap_const_lv1_1);
    sel_tmp7_fu_526_p2 <= (tmp_7_2_fu_476_p2 and sel_tmp6_fu_520_p2);
    sel_tmp8_fu_583_p2 <= (tmp_33_1_fu_550_p2 and sel_tmp5_fu_577_p2);
    sel_tmp9_fu_589_p3 <= 
        p_028_0_i1_1_reg_2431_pp0_iter1_reg when (sel_tmp8_fu_583_p2(0) = '1') else 
        sel_tmp4_fu_570_p3;
    sel_tmp_fu_488_p3 <= 
        p_028_0_i_reg_2386_pp0_iter1_reg when (tmp_7_fu_460_p2(0) = '1') else 
        p_s_fu_481_p3;
    tmp10_fu_2045_p2 <= (not_s_i_i_i1_1_reg_2957 or brmerge40_demorgan_i_4_fu_2017_p2);
    tmp11_fu_2184_p2 <= (tmp52_demorgan_fu_2178_p2 xor ap_const_lv1_1);
    tmp12_fu_2201_p2 <= (not_s_i_i_i1_2_reg_2976 or brmerge40_demorgan_i_5_fu_2173_p2);
    tmp1_fu_1404_p2 <= (tmp42_demorgan_fu_1398_p2 xor ap_const_lv1_1);
    tmp2_fu_1421_p2 <= (not_s_i_i_i_reg_2881 or brmerge40_demorgan_i_fu_1393_p2);
    tmp3_fu_1560_p2 <= (tmp44_demorgan_fu_1554_p2 xor ap_const_lv1_1);
    tmp42_demorgan_fu_1398_p2 <= (p_38_i_i_fu_1371_p2 or brmerge40_demorgan_i_fu_1393_p2);
    tmp44_demorgan_fu_1554_p2 <= (p_38_i_i_1_fu_1527_p2 or brmerge40_demorgan_i_1_fu_1549_p2);
    tmp46_demorgan_fu_1710_p2 <= (p_38_i_i_2_fu_1683_p2 or brmerge40_demorgan_i_2_fu_1705_p2);
    tmp48_demorgan_fu_1866_p2 <= (p_38_i_i1_fu_1839_p2 or brmerge40_demorgan_i_3_fu_1861_p2);
    tmp4_fu_1577_p2 <= (not_s_i_i_i_1_reg_2900 or brmerge40_demorgan_i_1_fu_1549_p2);
    tmp50_demorgan_fu_2022_p2 <= (p_38_i_i1_1_fu_1995_p2 or brmerge40_demorgan_i_4_fu_2017_p2);
    tmp52_demorgan_fu_2178_p2 <= (p_38_i_i1_2_fu_2151_p2 or brmerge40_demorgan_i_5_fu_2173_p2);
    tmp5_fu_1716_p2 <= (tmp46_demorgan_fu_1710_p2 xor ap_const_lv1_1);
    tmp6_fu_1733_p2 <= (not_s_i_i_i_2_reg_2919 or brmerge40_demorgan_i_2_fu_1705_p2);
    tmp7_fu_1872_p2 <= (tmp48_demorgan_fu_1866_p2 xor ap_const_lv1_1);
    tmp8_fu_1889_p2 <= (not_s_i_i_i1_reg_2938 or brmerge40_demorgan_i_3_fu_1861_p2);
    tmp9_fu_2028_p2 <= (tmp50_demorgan_fu_2022_p2 xor ap_const_lv1_1);
    tmp_10_fu_542_p2 <= "1" when (signed(demod4_REGION_THRES_12_fu_539_p1) < signed(sym_M_imag_V_read_reg_2359_pp0_iter1_reg)) else "0";
    tmp_111_1_fu_714_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_cast_35_fu_711_p1),38));
    tmp_111_2_fu_748_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_2_cast_fu_745_p1),38));
    tmp_11_fu_782_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_4_cast_fu_779_p1),38));
    tmp_12_fu_786_p3 <= (demod4_INTERCEPT_V_0_4_reg_2586_pp0_iter6_reg & ap_const_lv14_0);
        tmp_13_1_cast_fu_725_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_13_1_fu_718_p3),38));

    tmp_13_1_fu_718_p3 <= (demod4_INTERCEPT_V_1_2_reg_2566_pp0_iter6_reg & ap_const_lv14_0);
        tmp_13_2_cast_fu_759_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_13_2_fu_752_p3),38));

    tmp_13_2_fu_752_p3 <= (demod4_INTERCEPT_V_2_2_reg_2576_pp0_iter6_reg & ap_const_lv14_0);
    tmp_13_fu_627_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_621_p3),64));
    tmp_15_fu_1168_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_3_fu_1162_p2),16));
    tmp_16_fu_1773_p2 <= (tmp_45_reg_2950 xor ap_const_lv1_1);
        tmp_17_cast_fu_793_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_12_fu_786_p3),38));

    tmp_17_fu_1820_p2 <= (tmp_46_fu_1784_p3 xor ap_const_lv1_1);
    tmp_18_fu_971_p3 <= r_V_1_reg_2755(16 downto 16);
    tmp_19_1_fu_1056_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_1_1_fu_1050_p2),16));
    tmp_19_2_fu_1112_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_1_2_fu_1106_p2),16));
    tmp_19_fu_909_p1 <= grp_fu_2306_p2(16 - 1 downto 0);
    tmp_1_fu_362_p4 <= ((ap_const_lv59_0 & mod_type_V) & p_028_0_i_1_fu_354_p3);
    tmp_20_fu_1298_p3 <= r_V_1_reg_2755_pp0_iter10_reg(32 downto 32);
    tmp_22_1_fu_1461_p2 <= (tmp_27_reg_2912 xor ap_const_lv1_1);
    tmp_22_2_fu_1617_p2 <= (tmp_34_reg_2931 xor ap_const_lv1_1);
    tmp_22_fu_1316_p3 <= r_V_1_reg_2755_pp0_iter10_reg(33 downto 33);
    tmp_24_fu_1027_p3 <= r_V_1_1_reg_2776(16 downto 16);
    tmp_25_fu_919_p1 <= grp_fu_2314_p2(16 - 1 downto 0);
    tmp_26_fu_1454_p3 <= r_V_1_1_reg_2776_pp0_iter10_reg(32 downto 32);
    tmp_28_fu_1472_p3 <= r_V_1_1_reg_2776_pp0_iter10_reg(33 downto 33);
    tmp_2_fu_680_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_cast_fu_677_p1),38));
    tmp_30_fu_1083_p3 <= r_V_1_2_reg_2797(16 downto 16);
    tmp_31_1_fu_1508_p2 <= (tmp_28_fu_1472_p3 xor ap_const_lv1_1);
    tmp_31_2_fu_1664_p2 <= (tmp_35_fu_1628_p3 xor ap_const_lv1_1);
    tmp_31_fu_929_p1 <= grp_fu_2322_p2(16 - 1 downto 0);
    tmp_32_fu_408_p4 <= ((ap_const_lv59_0 & mod_type_V) & p_028_0_i1_fu_400_p3);
    tmp_33_1_fu_550_p2 <= "1" when (signed(demod4_REGION_THRES_15_fu_547_p1) < signed(sym_M_imag_V_read_reg_2359_pp0_iter1_reg)) else "0";
    tmp_33_2_fu_558_p2 <= "1" when (signed(demod4_REGION_THRES_18_fu_555_p1) < signed(sym_M_imag_V_read_reg_2359_pp0_iter1_reg)) else "0";
    tmp_33_fu_1610_p3 <= r_V_1_2_reg_2797_pp0_iter10_reg(32 downto 32);
    tmp_35_fu_1628_p3 <= r_V_1_2_reg_2797_pp0_iter10_reg(33 downto 33);
    tmp_36_fu_427_p4 <= ((ap_const_lv59_0 & mod_type_V) & p_028_0_i1_1_fu_419_p3);
    tmp_372_1_fu_816_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_2_1_cast_fu_813_p1),38));
    tmp_372_2_fu_850_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_2_2_cast_fu_847_p1),38));
    tmp_37_fu_392_p1 <= sym_M_imag_V;
    tmp_37_fu_392_p3 <= tmp_37_fu_392_p1(18 downto 18);
    tmp_38_fu_446_p4 <= ((ap_const_lv59_0 & mod_type_V) & p_028_0_i1_2_fu_438_p3);
        tmp_39_1_cast_fu_827_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_39_1_fu_820_p3),38));

    tmp_39_1_fu_820_p3 <= (demod4_INTERCEPT_V_1_4_reg_2596_pp0_iter6_reg & ap_const_lv14_0);
        tmp_39_2_cast_fu_861_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_39_2_fu_854_p3),38));

    tmp_39_2_fu_854_p3 <= (demod4_INTERCEPT_V_2_4_reg_2606_pp0_iter6_reg & ap_const_lv14_0);
    tmp_39_fu_637_p3 <= (mod_type_V_read_reg_2375_pp0_iter2_reg & region_V_1_reg_2486);
    tmp_3_fu_1352_p2 <= (tmp_22_fu_1316_p3 xor ap_const_lv1_1);
    tmp_40_fu_643_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_39_fu_637_p3),64));
    tmp_42_fu_1139_p3 <= r_V_3_reg_2818(16 downto 16);
    tmp_43_fu_939_p1 <= grp_fu_2330_p2(16 - 1 downto 0);
    tmp_44_fu_1766_p3 <= r_V_3_reg_2818_pp0_iter10_reg(32 downto 32);
    tmp_45_1_fu_1224_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_3_1_fu_1218_p2),16));
    tmp_45_2_fu_1280_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_3_2_fu_1274_p2),16));
    tmp_46_fu_1784_p3 <= r_V_3_reg_2818_pp0_iter10_reg(33 downto 33);
    tmp_47_1_fu_1929_p2 <= (tmp_51_reg_2969 xor ap_const_lv1_1);
    tmp_47_2_fu_2085_p2 <= (tmp_57_reg_2988 xor ap_const_lv1_1);
    tmp_48_fu_1195_p3 <= r_V_3_1_reg_2839(16 downto 16);
    tmp_49_fu_949_p1 <= grp_fu_2338_p2(16 - 1 downto 0);
        tmp_4_cast_fu_691_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_4_fu_684_p3),38));

    tmp_4_fu_684_p3 <= (demod4_INTERCEPT_V_0_2_reg_2556_pp0_iter6_reg & ap_const_lv14_0);
    tmp_50_fu_1922_p3 <= r_V_3_1_reg_2839_pp0_iter10_reg(32 downto 32);
    tmp_52_fu_1940_p3 <= r_V_3_1_reg_2839_pp0_iter10_reg(33 downto 33);
    tmp_54_fu_1251_p3 <= r_V_3_2_reg_2860(16 downto 16);
    tmp_55_fu_959_p1 <= grp_fu_2346_p2(16 - 1 downto 0);
    tmp_56_fu_2078_p3 <= r_V_3_2_reg_2860_pp0_iter10_reg(32 downto 32);
    tmp_58_1_fu_1976_p2 <= (tmp_52_fu_1940_p3 xor ap_const_lv1_1);
    tmp_58_2_fu_2132_p2 <= (tmp_58_fu_2096_p3 xor ap_const_lv1_1);
    tmp_58_fu_2096_p3 <= r_V_3_2_reg_2860_pp0_iter10_reg(33 downto 33);
    tmp_5_fu_381_p4 <= ((ap_const_lv59_0 & mod_type_V) & p_028_0_i_2_fu_373_p3);
    tmp_6_fu_621_p3 <= (mod_type_V_read_reg_2375_pp0_iter2_reg & region_V_reg_2481);
    tmp_7_1_fu_468_p2 <= "1" when (signed(demod4_REGION_THRES_6_fu_465_p1) < signed(sym_M_real_V_read_reg_2367_pp0_iter1_reg)) else "0";
    tmp_7_2_fu_476_p2 <= "1" when (signed(demod4_REGION_THRES_9_fu_473_p1) < signed(sym_M_real_V_read_reg_2367_pp0_iter1_reg)) else "0";
    tmp_7_fu_460_p2 <= "1" when (signed(demod4_REGION_THRES_3_fu_457_p1) < signed(sym_M_real_V_read_reg_2367_pp0_iter1_reg)) else "0";
    tmp_8_fu_1000_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_1_fu_994_p2),16));
    tmp_9_fu_343_p4 <= ((ap_const_lv59_0 & mod_type_V) & p_028_0_i_fu_335_p3);
    tmp_fu_327_p1 <= sym_M_real_V;
    tmp_fu_327_p3 <= tmp_fu_327_p1(18 downto 18);
    tmp_s_fu_1305_p2 <= (tmp_21_reg_2893 xor ap_const_lv1_1);
    underflow_0_not_fu_1426_p2 <= (tmp2_fu_1421_p2 or p_38_i_i_fu_1371_p2);
    underflow_119_not_fu_1582_p2 <= (tmp4_fu_1577_p2 or p_38_i_i_1_fu_1527_p2);
    underflow_1_0_not_fu_1894_p2 <= (tmp8_fu_1889_p2 or p_38_i_i1_fu_1839_p2);
    underflow_1_1_fu_2034_p2 <= (tmp_47_reg_2848_pp0_iter10_reg and tmp9_fu_2028_p2);
    underflow_1_1_not_fu_2050_p2 <= (tmp10_fu_2045_p2 or p_38_i_i1_1_fu_1995_p2);
    underflow_1_2_fu_2190_p2 <= (tmp_53_reg_2869_pp0_iter10_reg and tmp11_fu_2184_p2);
    underflow_1_2_not_fu_2206_p2 <= (tmp12_fu_2201_p2 or p_38_i_i1_2_fu_2151_p2);
    underflow_1_fu_1878_p2 <= (tmp_41_reg_2827_pp0_iter10_reg and tmp7_fu_1872_p2);
    underflow_2_fu_1722_p2 <= (tmp_29_reg_2806_pp0_iter10_reg and tmp5_fu_1716_p2);
    underflow_2_not_fu_1738_p2 <= (tmp6_fu_1733_p2 or p_38_i_i_2_fu_1683_p2);
    underflow_fu_1410_p2 <= (tmp_14_reg_2764_pp0_iter10_reg and tmp1_fu_1404_p2);
    underflow_s_fu_1566_p2 <= (tmp_23_reg_2785_pp0_iter10_reg and tmp3_fu_1560_p2);
end behav;
