# MIPS
Design and implementation of five level pipeline CPU
