[Inputs]
CLK
en
EDACSEL
reset
READ
=DIN[31:0]=
[Outputs]
=DOUT[31:0]=
[BiDir]
[ATTRIBUTES]
VeriModel EDAC_BLOCK

