/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version    : 0.3.45
Git Hash   : d807f68
Built      : Jan 13 2023
Built type : Engineering
Log Time   : Fri Jan 13 11:11:37 2023 GMT
/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version    : 0.3.45
Git Hash   : d807f68
Built      : Jan 13 2023
Built type : Engineering
Log Time   : Fri Jan 13 11:11:33 2023 GMT
/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version    : 0.3.45
Git Hash   : d807f68
Built      : Jan 13 2023
Built type : Engineering
Log Time   : Fri Jan 13 11:11:31 2023 GMT
/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version    : 0.3.45
Git Hash   : d807f68
Built      : Jan 13 2023
Built type : Engineering
Log Time   : Fri Jan 13 11:11:31 2023 GMT
/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version    : 0.3.45
Git Hash   : d807f68
Built      : Jan 13 2023
Built type : Engineering
Log Time   : Fri Jan 13 11:11:31 2023 GMT
/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version    : 0.3.45
Git Hash   : d807f68
Built      : Jan 13 2023
Built type : Engineering
Log Time   : Fri Jan 13 11:11:31 2023 GMT
/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version    : 0.3.45
Git Hash   : d807f68
Built      : Jan 13 2023
Built type : Engineering
Log Time   : Fri Jan 13 11:11:27 2023 GMT
/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version    : 0.3.45
Git Hash   : d807f68
Built      : Jan 13 2023
Built type : Engineering
Log Time   : Fri Jan 13 11:11:27 2023 GMT
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1037/dsp_sim.v:117:7: Cell has missing pin: 'acc_fir'
  117 |     ) dsp (
      |       ^~~
                     ... For warning description see https://verilator.org/warn/PINMISSING?v=5.002
                     ... Use "/* verilator lint_off PINMISSING */" and lint_on around source to disable this message.
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1037/dsp_sim.v:117:7: Cell has missing pin: 'dly_b'
  117 |     ) dsp (
      |       ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1037/dsp_sim.v:117:7: Cell has missing pin: 'clk'
  117 |     ) dsp (
      |       ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1037/dsp_sim.v:117:7: Cell has missing pin: 'lreset'
  117 |     ) dsp (
      |       ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1037/dsp_sim.v:117:7: Cell has missing pin: 'load_acc'
  117 |     ) dsp (
      |       ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1037/dsp_sim.v:117:7: Cell has missing pin: 'saturate_enable'
  117 |     ) dsp (
      |       ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1037/dsp_sim.v:117:7: Cell has missing pin: 'shift_right'
  117 |     ) dsp (
      |       ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1037/dsp_sim.v:117:7: Cell has missing pin: 'round'
  117 |     ) dsp (
      |       ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1037/dsp_sim.v:117:7: Cell has missing pin: 'subtract'
  117 |     ) dsp (
      |       ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1037/dsp_sim.v:156:7: Cell has missing pin: 'acc_fir'
  156 |     ) dsp (
      |       ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1037/dsp_sim.v:156:7: Cell has missing pin: 'dly_b'
  156 |     ) dsp (
      |       ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1037/dsp_sim.v:156:7: Cell has missing pin: 'load_acc'
  156 |     ) dsp (
      |       ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1037/dsp_sim.v:156:7: Cell has missing pin: 'saturate_enable'
  156 |     ) dsp (
      |       ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1037/dsp_sim.v:156:7: Cell has missing pin: 'shift_right'
  156 |     ) dsp (
      |       ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1037/dsp_sim.v:156:7: Cell has missing pin: 'round'
  156 |     ) dsp (
      |       ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1037/dsp_sim.v:156:7: Cell has missing pin: 'subtract'
  156 |     ) dsp (
      |       ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1037/dsp_sim.v:197:7: Cell has missing pin: 'acc_fir'
  197 |     ) dsp (
      |       ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1037/dsp_sim.v:197:7: Cell has missing pin: 'dly_b'
  197 |     ) dsp (
      |       ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1037/dsp_sim.v:197:7: Cell has missing pin: 'load_acc'
  197 |     ) dsp (
      |       ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1037/dsp_sim.v:197:7: Cell has missing pin: 'saturate_enable'
  197 |     ) dsp (
      |       ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1037/dsp_sim.v:197:7: Cell has missing pin: 'shift_right'
  197 |     ) dsp (
      |       ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1037/dsp_sim.v:197:7: Cell has missing pin: 'round'
  197 |     ) dsp (
      |       ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1037/dsp_sim.v:197:7: Cell has missing pin: 'subtract'
  197 |     ) dsp (
      |       ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1037/dsp_sim.v:238:7: Cell has missing pin: 'acc_fir'
  238 |     ) dsp (
      |       ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1037/dsp_sim.v:238:7: Cell has missing pin: 'dly_b'
  238 |     ) dsp (
      |       ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1037/dsp_sim.v:238:7: Cell has missing pin: 'load_acc'
  238 |     ) dsp (
      |       ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1037/dsp_sim.v:238:7: Cell has missing pin: 'saturate_enable'
  238 |     ) dsp (
      |       ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1037/dsp_sim.v:238:7: Cell has missing pin: 'shift_right'
  238 |     ) dsp (
      |       ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1037/dsp_sim.v:238:7: Cell has missing pin: 'round'
  238 |     ) dsp (
      |       ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1037/dsp_sim.v:238:7: Cell has missing pin: 'subtract'
  238 |     ) dsp (
      |       ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1037/dsp_sim.v:285:7: Cell has missing pin: 'dly_b'
  285 |     ) dsp (
      |       ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1037/dsp_sim.v:341:7: Cell has missing pin: 'dly_b'
  341 |     ) dsp (
      |       ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1037/dsp_sim.v:395:7: Cell has missing pin: 'dly_b'
  395 |     ) dsp (
      |       ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1037/dsp_sim.v:450:7: Cell has missing pin: 'dly_b'
  450 |     ) dsp (
      |       ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1037/dsp_sim.v:503:7: Cell has missing pin: 'acc_fir'
  503 |     ) dsp (
      |       ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1037/dsp_sim.v:503:7: Cell has missing pin: 'dly_b'
  503 |     ) dsp (
      |       ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1037/dsp_sim.v:555:7: Cell has missing pin: 'acc_fir'
  555 |     ) dsp (
      |       ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1037/dsp_sim.v:555:7: Cell has missing pin: 'dly_b'
  555 |     ) dsp (
      |       ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1037/dsp_sim.v:611:7: Cell has missing pin: 'acc_fir'
  611 |     ) dsp (
      |       ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1037/dsp_sim.v:611:7: Cell has missing pin: 'dly_b'
  611 |     ) dsp (
      |       ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1037/dsp_sim.v:667:7: Cell has missing pin: 'acc_fir'
  667 |     ) dsp (
      |       ^~~
%Warning-PINMISSING: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1037/dsp_sim.v:667:7: Cell has missing pin: 'dly_b'
  667 |     ) dsp (
      |       ^~~
make: Entering directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1037/mult_gemini/obj_dir'
g++  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/01_13_2023_09_15_01/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/01_13_2023_09_15_01/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -std=gnu++14 -Os -c -o sim_main.o /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1037/sim_main.cpp
g++  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/01_13_2023_09_15_01/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/01_13_2023_09_15_01/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -std=gnu++14 -Os -c -o verilated.o /nfs_eda_sw/softwares/Raptor/instl_dir/01_13_2023_09_15_01/bin/HDL_simulator/verilator/include/verilated.cpp
g++  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/01_13_2023_09_15_01/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/01_13_2023_09_15_01/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -std=gnu++14 -Os -c -o verilated_fst_c.o /nfs_eda_sw/softwares/Raptor/instl_dir/01_13_2023_09_15_01/bin/HDL_simulator/verilator/include/verilated_fst_c.cpp
/usr/bin/perl /nfs_eda_sw/softwares/Raptor/instl_dir/01_13_2023_09_15_01/bin/HDL_simulator/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsyn_tb.cpp Vsyn_tb___024root__DepSet_h019489bf__0.cpp Vsyn_tb___024root__DepSet_h4f24fecf__0.cpp Vsyn_tb__Trace__0.cpp Vsyn_tb___024root__Slow.cpp Vsyn_tb___024root__DepSet_h019489bf__0__Slow.cpp Vsyn_tb___024root__DepSet_h4f24fecf__0__Slow.cpp Vsyn_tb__Syms.cpp Vsyn_tb__Trace__0__Slow.cpp > Vsyn_tb__ALL.cpp
g++  -I.  -MMD -I/nfs_eda_sw/softwares/Raptor/instl_dir/01_13_2023_09_15_01/bin/HDL_simulator/verilator/include -I/nfs_eda_sw/softwares/Raptor/instl_dir/01_13_2023_09_15_01/bin/HDL_simulator/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow      -std=gnu++14 -Os -c -o Vsyn_tb__ALL.o Vsyn_tb__ALL.cpp
echo "" > Vsyn_tb__ALL.verilator_deplist.tmp
Archive ar -rcs Vsyn_tb__ALL.a Vsyn_tb__ALL.o
g++    sim_main.o verilated.o verilated_fst_c.o Vsyn_tb__ALL.a   -lz    -o Vsyn_tb
rm Vsyn_tb__ALL.verilator_deplist.tmp
make: Leaving directory `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/EDA-1037/mult_gemini/obj_dir'
Waveform file: syn_tb_rtl.fst
a = 0,b = 0, q = 0
a = 2,b = 2, q = 0
a = 4,b = 2, q = 8
a = 4,b = 4, q = 16
a = 6,b = 2, q = 12
a = 4,b = 2, q = 8
a = 0,b = 4, q = 0
a = 4,b = 2, q = 8
a = 4,b = 2, q = 8
a = 0,b = 2, q = 0
a = 0,b = 2, q = 0
a = 0,b = 2, q = 0
a = 0,b = 2, q = 0
a = 0,b = 2, q = 0
a = 0,b = 2, q = 0
a = 0,b = 2, q = 0
a = 0,b = 2, q = 0
a = 0,b = 2, q = 0
a = 0,b = 2, q = 0
