
adctest_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004370  08000298  08000298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  08004608  08004608  00014608  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004630  08004630  0002003c  2**0
                  CONTENTS
  4 .ARM          00000000  08004630  08004630  0002003c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004630  08004630  0002003c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004630  08004630  00014630  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004634  08004634  00014634  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000034  24000000  08004638  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RAM_D2       00000008  24000034  0800466c  00020034  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          000000d4  2400003c  08004674  0002003c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  24000110  08004674  00020110  2**0
                  ALLOC
 12 .ARM.attributes 0000002e  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0002006a  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000c64c  00000000  00000000  000200ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001dbd  00000000  00000000  0002c6f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000aa0  00000000  00000000  0002e4b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000007ca  00000000  00000000  0002ef58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000311a6  00000000  00000000  0002f722  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000ae95  00000000  00000000  000608c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0011cc3e  00000000  00000000  0006b75d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00002afc  00000000  00000000  0018839c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  0018ae98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	2400003c 	.word	0x2400003c
 80002b4:	00000000 	.word	0x00000000
 80002b8:	080045f0 	.word	0x080045f0

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000040 	.word	0x24000040
 80002d4:	080045f0 	.word	0x080045f0

080002d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80002d8:	b480      	push	{r7}
 80002da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80002dc:	4b3d      	ldr	r3, [pc, #244]	; (80003d4 <SystemInit+0xfc>)
 80002de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80002e2:	4a3c      	ldr	r2, [pc, #240]	; (80003d4 <SystemInit+0xfc>)
 80002e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80002e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80002ec:	4b39      	ldr	r3, [pc, #228]	; (80003d4 <SystemInit+0xfc>)
 80002ee:	691b      	ldr	r3, [r3, #16]
 80002f0:	4a38      	ldr	r2, [pc, #224]	; (80003d4 <SystemInit+0xfc>)
 80002f2:	f043 0310 	orr.w	r3, r3, #16
 80002f6:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80002f8:	4b37      	ldr	r3, [pc, #220]	; (80003d8 <SystemInit+0x100>)
 80002fa:	681b      	ldr	r3, [r3, #0]
 80002fc:	f003 030f 	and.w	r3, r3, #15
 8000300:	2b06      	cmp	r3, #6
 8000302:	d807      	bhi.n	8000314 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000304:	4b34      	ldr	r3, [pc, #208]	; (80003d8 <SystemInit+0x100>)
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	f023 030f 	bic.w	r3, r3, #15
 800030c:	4a32      	ldr	r2, [pc, #200]	; (80003d8 <SystemInit+0x100>)
 800030e:	f043 0307 	orr.w	r3, r3, #7
 8000312:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000314:	4b31      	ldr	r3, [pc, #196]	; (80003dc <SystemInit+0x104>)
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	4a30      	ldr	r2, [pc, #192]	; (80003dc <SystemInit+0x104>)
 800031a:	f043 0301 	orr.w	r3, r3, #1
 800031e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000320:	4b2e      	ldr	r3, [pc, #184]	; (80003dc <SystemInit+0x104>)
 8000322:	2200      	movs	r2, #0
 8000324:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000326:	4b2d      	ldr	r3, [pc, #180]	; (80003dc <SystemInit+0x104>)
 8000328:	681a      	ldr	r2, [r3, #0]
 800032a:	492c      	ldr	r1, [pc, #176]	; (80003dc <SystemInit+0x104>)
 800032c:	4b2c      	ldr	r3, [pc, #176]	; (80003e0 <SystemInit+0x108>)
 800032e:	4013      	ands	r3, r2
 8000330:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000332:	4b29      	ldr	r3, [pc, #164]	; (80003d8 <SystemInit+0x100>)
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	f003 0308 	and.w	r3, r3, #8
 800033a:	2b00      	cmp	r3, #0
 800033c:	d007      	beq.n	800034e <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800033e:	4b26      	ldr	r3, [pc, #152]	; (80003d8 <SystemInit+0x100>)
 8000340:	681b      	ldr	r3, [r3, #0]
 8000342:	f023 030f 	bic.w	r3, r3, #15
 8000346:	4a24      	ldr	r2, [pc, #144]	; (80003d8 <SystemInit+0x100>)
 8000348:	f043 0307 	orr.w	r3, r3, #7
 800034c:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800034e:	4b23      	ldr	r3, [pc, #140]	; (80003dc <SystemInit+0x104>)
 8000350:	2200      	movs	r2, #0
 8000352:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000354:	4b21      	ldr	r3, [pc, #132]	; (80003dc <SystemInit+0x104>)
 8000356:	2200      	movs	r2, #0
 8000358:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800035a:	4b20      	ldr	r3, [pc, #128]	; (80003dc <SystemInit+0x104>)
 800035c:	2200      	movs	r2, #0
 800035e:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000360:	4b1e      	ldr	r3, [pc, #120]	; (80003dc <SystemInit+0x104>)
 8000362:	4a20      	ldr	r2, [pc, #128]	; (80003e4 <SystemInit+0x10c>)
 8000364:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000366:	4b1d      	ldr	r3, [pc, #116]	; (80003dc <SystemInit+0x104>)
 8000368:	4a1f      	ldr	r2, [pc, #124]	; (80003e8 <SystemInit+0x110>)
 800036a:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800036c:	4b1b      	ldr	r3, [pc, #108]	; (80003dc <SystemInit+0x104>)
 800036e:	4a1f      	ldr	r2, [pc, #124]	; (80003ec <SystemInit+0x114>)
 8000370:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000372:	4b1a      	ldr	r3, [pc, #104]	; (80003dc <SystemInit+0x104>)
 8000374:	2200      	movs	r2, #0
 8000376:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000378:	4b18      	ldr	r3, [pc, #96]	; (80003dc <SystemInit+0x104>)
 800037a:	4a1c      	ldr	r2, [pc, #112]	; (80003ec <SystemInit+0x114>)
 800037c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800037e:	4b17      	ldr	r3, [pc, #92]	; (80003dc <SystemInit+0x104>)
 8000380:	2200      	movs	r2, #0
 8000382:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000384:	4b15      	ldr	r3, [pc, #84]	; (80003dc <SystemInit+0x104>)
 8000386:	4a19      	ldr	r2, [pc, #100]	; (80003ec <SystemInit+0x114>)
 8000388:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800038a:	4b14      	ldr	r3, [pc, #80]	; (80003dc <SystemInit+0x104>)
 800038c:	2200      	movs	r2, #0
 800038e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000390:	4b12      	ldr	r3, [pc, #72]	; (80003dc <SystemInit+0x104>)
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	4a11      	ldr	r2, [pc, #68]	; (80003dc <SystemInit+0x104>)
 8000396:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800039a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800039c:	4b0f      	ldr	r3, [pc, #60]	; (80003dc <SystemInit+0x104>)
 800039e:	2200      	movs	r2, #0
 80003a0:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80003a2:	4b13      	ldr	r3, [pc, #76]	; (80003f0 <SystemInit+0x118>)
 80003a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80003a6:	4a12      	ldr	r2, [pc, #72]	; (80003f0 <SystemInit+0x118>)
 80003a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80003ac:	6253      	str	r3, [r2, #36]	; 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80003ae:	4b11      	ldr	r3, [pc, #68]	; (80003f4 <SystemInit+0x11c>)
 80003b0:	681a      	ldr	r2, [r3, #0]
 80003b2:	4b11      	ldr	r3, [pc, #68]	; (80003f8 <SystemInit+0x120>)
 80003b4:	4013      	ands	r3, r2
 80003b6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80003ba:	d202      	bcs.n	80003c2 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80003bc:	4b0f      	ldr	r3, [pc, #60]	; (80003fc <SystemInit+0x124>)
 80003be:	2201      	movs	r2, #1
 80003c0:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80003c2:	4b0f      	ldr	r3, [pc, #60]	; (8000400 <SystemInit+0x128>)
 80003c4:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80003c8:	601a      	str	r2, [r3, #0]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80003ca:	bf00      	nop
 80003cc:	46bd      	mov	sp, r7
 80003ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d2:	4770      	bx	lr
 80003d4:	e000ed00 	.word	0xe000ed00
 80003d8:	52002000 	.word	0x52002000
 80003dc:	58024400 	.word	0x58024400
 80003e0:	eaf6ed7f 	.word	0xeaf6ed7f
 80003e4:	02020200 	.word	0x02020200
 80003e8:	01ff0000 	.word	0x01ff0000
 80003ec:	01010280 	.word	0x01010280
 80003f0:	580000c0 	.word	0x580000c0
 80003f4:	5c001000 	.word	0x5c001000
 80003f8:	ffff0000 	.word	0xffff0000
 80003fc:	51008108 	.word	0x51008108
 8000400:	52004000 	.word	0x52004000

08000404 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000404:	b480      	push	{r7}
 8000406:	b087      	sub	sp, #28
 8000408:	af00      	add	r7, sp, #0
 800040a:	60f8      	str	r0, [r7, #12]
 800040c:	60b9      	str	r1, [r7, #8]
 800040e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8000410:	68fb      	ldr	r3, [r7, #12]
 8000412:	3330      	adds	r3, #48	; 0x30
 8000414:	461a      	mov	r2, r3
 8000416:	68bb      	ldr	r3, [r7, #8]
 8000418:	0a1b      	lsrs	r3, r3, #8
 800041a:	009b      	lsls	r3, r3, #2
 800041c:	f003 030c 	and.w	r3, r3, #12
 8000420:	4413      	add	r3, r2
 8000422:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000424:	697b      	ldr	r3, [r7, #20]
 8000426:	681a      	ldr	r2, [r3, #0]
 8000428:	68bb      	ldr	r3, [r7, #8]
 800042a:	f003 031f 	and.w	r3, r3, #31
 800042e:	211f      	movs	r1, #31
 8000430:	fa01 f303 	lsl.w	r3, r1, r3
 8000434:	43db      	mvns	r3, r3
 8000436:	401a      	ands	r2, r3
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	0e9b      	lsrs	r3, r3, #26
 800043c:	f003 011f 	and.w	r1, r3, #31
 8000440:	68bb      	ldr	r3, [r7, #8]
 8000442:	f003 031f 	and.w	r3, r3, #31
 8000446:	fa01 f303 	lsl.w	r3, r1, r3
 800044a:	431a      	orrs	r2, r3
 800044c:	697b      	ldr	r3, [r7, #20]
 800044e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000450:	bf00      	nop
 8000452:	371c      	adds	r7, #28
 8000454:	46bd      	mov	sp, r7
 8000456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800045a:	4770      	bx	lr

0800045c <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800045c:	b480      	push	{r7}
 800045e:	b087      	sub	sp, #28
 8000460:	af00      	add	r7, sp, #0
 8000462:	60f8      	str	r0, [r7, #12]
 8000464:	60b9      	str	r1, [r7, #8]
 8000466:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8000468:	68fb      	ldr	r3, [r7, #12]
 800046a:	3314      	adds	r3, #20
 800046c:	461a      	mov	r2, r3
 800046e:	68bb      	ldr	r3, [r7, #8]
 8000470:	0e5b      	lsrs	r3, r3, #25
 8000472:	009b      	lsls	r3, r3, #2
 8000474:	f003 0304 	and.w	r3, r3, #4
 8000478:	4413      	add	r3, r2
 800047a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800047c:	697b      	ldr	r3, [r7, #20]
 800047e:	681a      	ldr	r2, [r3, #0]
 8000480:	68bb      	ldr	r3, [r7, #8]
 8000482:	0d1b      	lsrs	r3, r3, #20
 8000484:	f003 031f 	and.w	r3, r3, #31
 8000488:	2107      	movs	r1, #7
 800048a:	fa01 f303 	lsl.w	r3, r1, r3
 800048e:	43db      	mvns	r3, r3
 8000490:	401a      	ands	r2, r3
 8000492:	68bb      	ldr	r3, [r7, #8]
 8000494:	0d1b      	lsrs	r3, r3, #20
 8000496:	f003 031f 	and.w	r3, r3, #31
 800049a:	6879      	ldr	r1, [r7, #4]
 800049c:	fa01 f303 	lsl.w	r3, r1, r3
 80004a0:	431a      	orrs	r2, r3
 80004a2:	697b      	ldr	r3, [r7, #20]
 80004a4:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80004a6:	bf00      	nop
 80004a8:	371c      	adds	r7, #28
 80004aa:	46bd      	mov	sp, r7
 80004ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004b0:	4770      	bx	lr
	...

080004b4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80004b4:	b480      	push	{r7}
 80004b6:	b085      	sub	sp, #20
 80004b8:	af00      	add	r7, sp, #0
 80004ba:	60f8      	str	r0, [r7, #12]
 80004bc:	60b9      	str	r1, [r7, #8]
 80004be:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80004c0:	68fb      	ldr	r3, [r7, #12]
 80004c2:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 80004c6:	68bb      	ldr	r3, [r7, #8]
 80004c8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80004cc:	43db      	mvns	r3, r3
 80004ce:	401a      	ands	r2, r3
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	f003 0318 	and.w	r3, r3, #24
 80004d6:	4908      	ldr	r1, [pc, #32]	; (80004f8 <LL_ADC_SetChannelSingleDiff+0x44>)
 80004d8:	40d9      	lsrs	r1, r3
 80004da:	68bb      	ldr	r3, [r7, #8]
 80004dc:	400b      	ands	r3, r1
 80004de:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80004e2:	431a      	orrs	r2, r3
 80004e4:	68fb      	ldr	r3, [r7, #12]
 80004e6:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 80004ea:	bf00      	nop
 80004ec:	3714      	adds	r7, #20
 80004ee:	46bd      	mov	sp, r7
 80004f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f4:	4770      	bx	lr
 80004f6:	bf00      	nop
 80004f8:	000fffff 	.word	0x000fffff

080004fc <LL_ADC_SetOverSamplingScope>:
  *         @arg @ref LL_ADC_OVS_GRP_INJECTED
  *         @arg @ref LL_ADC_OVS_GRP_INJ_REG_RESUMED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOverSamplingScope(ADC_TypeDef *ADCx, uint32_t OvsScope)
{
 80004fc:	b480      	push	{r7}
 80004fe:	b083      	sub	sp, #12
 8000500:	af00      	add	r7, sp, #0
 8000502:	6078      	str	r0, [r7, #4]
 8000504:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_ROVSE | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSM, OvsScope);
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	691a      	ldr	r2, [r3, #16]
 800050a:	4b06      	ldr	r3, [pc, #24]	; (8000524 <LL_ADC_SetOverSamplingScope+0x28>)
 800050c:	4013      	ands	r3, r2
 800050e:	683a      	ldr	r2, [r7, #0]
 8000510:	431a      	orrs	r2, r3
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	611a      	str	r2, [r3, #16]
}
 8000516:	bf00      	nop
 8000518:	370c      	adds	r7, #12
 800051a:	46bd      	mov	sp, r7
 800051c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000520:	4770      	bx	lr
 8000522:	bf00      	nop
 8000524:	fffffbfc 	.word	0xfffffbfc

08000528 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8000528:	b480      	push	{r7}
 800052a:	b083      	sub	sp, #12
 800052c:	af00      	add	r7, sp, #0
 800052e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	689a      	ldr	r2, [r3, #8]
 8000534:	4b04      	ldr	r3, [pc, #16]	; (8000548 <LL_ADC_DisableDeepPowerDown+0x20>)
 8000536:	4013      	ands	r3, r2
 8000538:	687a      	ldr	r2, [r7, #4]
 800053a:	6093      	str	r3, [r2, #8]
}
 800053c:	bf00      	nop
 800053e:	370c      	adds	r7, #12
 8000540:	46bd      	mov	sp, r7
 8000542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000546:	4770      	bx	lr
 8000548:	5fffffc0 	.word	0x5fffffc0

0800054c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800054c:	b480      	push	{r7}
 800054e:	b083      	sub	sp, #12
 8000550:	af00      	add	r7, sp, #0
 8000552:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	689a      	ldr	r2, [r3, #8]
 8000558:	4b05      	ldr	r3, [pc, #20]	; (8000570 <LL_ADC_EnableInternalRegulator+0x24>)
 800055a:	4013      	ands	r3, r2
 800055c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8000564:	bf00      	nop
 8000566:	370c      	adds	r7, #12
 8000568:	46bd      	mov	sp, r7
 800056a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056e:	4770      	bx	lr
 8000570:	6fffffc0 	.word	0x6fffffc0

08000574 <LL_DMA_SetDataTransferDirection>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Direction)
{
 8000574:	b480      	push	{r7}
 8000576:	b087      	sub	sp, #28
 8000578:	af00      	add	r7, sp, #0
 800057a:	60f8      	str	r0, [r7, #12]
 800057c:	60b9      	str	r1, [r7, #8]
 800057e:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8000580:	68fb      	ldr	r3, [r7, #12]
 8000582:	617b      	str	r3, [r7, #20]

  MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_DIR, Direction);
 8000584:	4a0d      	ldr	r2, [pc, #52]	; (80005bc <LL_DMA_SetDataTransferDirection+0x48>)
 8000586:	68bb      	ldr	r3, [r7, #8]
 8000588:	4413      	add	r3, r2
 800058a:	781b      	ldrb	r3, [r3, #0]
 800058c:	461a      	mov	r2, r3
 800058e:	697b      	ldr	r3, [r7, #20]
 8000590:	4413      	add	r3, r2
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8000598:	4908      	ldr	r1, [pc, #32]	; (80005bc <LL_DMA_SetDataTransferDirection+0x48>)
 800059a:	68bb      	ldr	r3, [r7, #8]
 800059c:	440b      	add	r3, r1
 800059e:	781b      	ldrb	r3, [r3, #0]
 80005a0:	4619      	mov	r1, r3
 80005a2:	697b      	ldr	r3, [r7, #20]
 80005a4:	440b      	add	r3, r1
 80005a6:	4619      	mov	r1, r3
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	4313      	orrs	r3, r2
 80005ac:	600b      	str	r3, [r1, #0]
}
 80005ae:	bf00      	nop
 80005b0:	371c      	adds	r7, #28
 80005b2:	46bd      	mov	sp, r7
 80005b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop
 80005bc:	08004608 	.word	0x08004608

080005c0 <LL_DMA_SetMode>:
  *         @arg @ref LL_DMA_MODE_CIRCULAR
  *         @arg @ref LL_DMA_MODE_PFCTRL
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Mode)
{
 80005c0:	b480      	push	{r7}
 80005c2:	b087      	sub	sp, #28
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	60f8      	str	r0, [r7, #12]
 80005c8:	60b9      	str	r1, [r7, #8]
 80005ca:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80005cc:	68fb      	ldr	r3, [r7, #12]
 80005ce:	617b      	str	r3, [r7, #20]

  MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_CIRC | DMA_SxCR_PFCTRL, Mode);
 80005d0:	4a0d      	ldr	r2, [pc, #52]	; (8000608 <LL_DMA_SetMode+0x48>)
 80005d2:	68bb      	ldr	r3, [r7, #8]
 80005d4:	4413      	add	r3, r2
 80005d6:	781b      	ldrb	r3, [r3, #0]
 80005d8:	461a      	mov	r2, r3
 80005da:	697b      	ldr	r3, [r7, #20]
 80005dc:	4413      	add	r3, r2
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	f423 7290 	bic.w	r2, r3, #288	; 0x120
 80005e4:	4908      	ldr	r1, [pc, #32]	; (8000608 <LL_DMA_SetMode+0x48>)
 80005e6:	68bb      	ldr	r3, [r7, #8]
 80005e8:	440b      	add	r3, r1
 80005ea:	781b      	ldrb	r3, [r3, #0]
 80005ec:	4619      	mov	r1, r3
 80005ee:	697b      	ldr	r3, [r7, #20]
 80005f0:	440b      	add	r3, r1
 80005f2:	4619      	mov	r1, r3
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	4313      	orrs	r3, r2
 80005f8:	600b      	str	r3, [r1, #0]
}
 80005fa:	bf00      	nop
 80005fc:	371c      	adds	r7, #28
 80005fe:	46bd      	mov	sp, r7
 8000600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000604:	4770      	bx	lr
 8000606:	bf00      	nop
 8000608:	08004608 	.word	0x08004608

0800060c <LL_DMA_SetPeriphIncMode>:
  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
  *         @arg @ref LL_DMA_PERIPH_INCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t IncrementMode)
{
 800060c:	b480      	push	{r7}
 800060e:	b087      	sub	sp, #28
 8000610:	af00      	add	r7, sp, #0
 8000612:	60f8      	str	r0, [r7, #12]
 8000614:	60b9      	str	r1, [r7, #8]
 8000616:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_PINC, IncrementMode);
 800061c:	4a0d      	ldr	r2, [pc, #52]	; (8000654 <LL_DMA_SetPeriphIncMode+0x48>)
 800061e:	68bb      	ldr	r3, [r7, #8]
 8000620:	4413      	add	r3, r2
 8000622:	781b      	ldrb	r3, [r3, #0]
 8000624:	461a      	mov	r2, r3
 8000626:	697b      	ldr	r3, [r7, #20]
 8000628:	4413      	add	r3, r2
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8000630:	4908      	ldr	r1, [pc, #32]	; (8000654 <LL_DMA_SetPeriphIncMode+0x48>)
 8000632:	68bb      	ldr	r3, [r7, #8]
 8000634:	440b      	add	r3, r1
 8000636:	781b      	ldrb	r3, [r3, #0]
 8000638:	4619      	mov	r1, r3
 800063a:	697b      	ldr	r3, [r7, #20]
 800063c:	440b      	add	r3, r1
 800063e:	4619      	mov	r1, r3
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	4313      	orrs	r3, r2
 8000644:	600b      	str	r3, [r1, #0]
}
 8000646:	bf00      	nop
 8000648:	371c      	adds	r7, #28
 800064a:	46bd      	mov	sp, r7
 800064c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000650:	4770      	bx	lr
 8000652:	bf00      	nop
 8000654:	08004608 	.word	0x08004608

08000658 <LL_DMA_SetMemoryIncMode>:
  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
  *         @arg @ref LL_DMA_MEMORY_INCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t IncrementMode)
{
 8000658:	b480      	push	{r7}
 800065a:	b087      	sub	sp, #28
 800065c:	af00      	add	r7, sp, #0
 800065e:	60f8      	str	r0, [r7, #12]
 8000660:	60b9      	str	r1, [r7, #8]
 8000662:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8000664:	68fb      	ldr	r3, [r7, #12]
 8000666:	617b      	str	r3, [r7, #20]

  MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_MINC, IncrementMode);
 8000668:	4a0d      	ldr	r2, [pc, #52]	; (80006a0 <LL_DMA_SetMemoryIncMode+0x48>)
 800066a:	68bb      	ldr	r3, [r7, #8]
 800066c:	4413      	add	r3, r2
 800066e:	781b      	ldrb	r3, [r3, #0]
 8000670:	461a      	mov	r2, r3
 8000672:	697b      	ldr	r3, [r7, #20]
 8000674:	4413      	add	r3, r2
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800067c:	4908      	ldr	r1, [pc, #32]	; (80006a0 <LL_DMA_SetMemoryIncMode+0x48>)
 800067e:	68bb      	ldr	r3, [r7, #8]
 8000680:	440b      	add	r3, r1
 8000682:	781b      	ldrb	r3, [r3, #0]
 8000684:	4619      	mov	r1, r3
 8000686:	697b      	ldr	r3, [r7, #20]
 8000688:	440b      	add	r3, r1
 800068a:	4619      	mov	r1, r3
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	4313      	orrs	r3, r2
 8000690:	600b      	str	r3, [r1, #0]
}
 8000692:	bf00      	nop
 8000694:	371c      	adds	r7, #28
 8000696:	46bd      	mov	sp, r7
 8000698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069c:	4770      	bx	lr
 800069e:	bf00      	nop
 80006a0:	08004608 	.word	0x08004608

080006a4 <LL_DMA_SetPeriphSize>:
  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_PDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Size)
{
 80006a4:	b480      	push	{r7}
 80006a6:	b087      	sub	sp, #28
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	60f8      	str	r0, [r7, #12]
 80006ac:	60b9      	str	r1, [r7, #8]
 80006ae:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80006b0:	68fb      	ldr	r3, [r7, #12]
 80006b2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_PSIZE, Size);
 80006b4:	4a0d      	ldr	r2, [pc, #52]	; (80006ec <LL_DMA_SetPeriphSize+0x48>)
 80006b6:	68bb      	ldr	r3, [r7, #8]
 80006b8:	4413      	add	r3, r2
 80006ba:	781b      	ldrb	r3, [r3, #0]
 80006bc:	461a      	mov	r2, r3
 80006be:	697b      	ldr	r3, [r7, #20]
 80006c0:	4413      	add	r3, r2
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 80006c8:	4908      	ldr	r1, [pc, #32]	; (80006ec <LL_DMA_SetPeriphSize+0x48>)
 80006ca:	68bb      	ldr	r3, [r7, #8]
 80006cc:	440b      	add	r3, r1
 80006ce:	781b      	ldrb	r3, [r3, #0]
 80006d0:	4619      	mov	r1, r3
 80006d2:	697b      	ldr	r3, [r7, #20]
 80006d4:	440b      	add	r3, r1
 80006d6:	4619      	mov	r1, r3
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	4313      	orrs	r3, r2
 80006dc:	600b      	str	r3, [r1, #0]
}
 80006de:	bf00      	nop
 80006e0:	371c      	adds	r7, #28
 80006e2:	46bd      	mov	sp, r7
 80006e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e8:	4770      	bx	lr
 80006ea:	bf00      	nop
 80006ec:	08004608 	.word	0x08004608

080006f0 <LL_DMA_SetMemorySize>:
  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_MDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Size)
{
 80006f0:	b480      	push	{r7}
 80006f2:	b087      	sub	sp, #28
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	60f8      	str	r0, [r7, #12]
 80006f8:	60b9      	str	r1, [r7, #8]
 80006fa:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80006fc:	68fb      	ldr	r3, [r7, #12]
 80006fe:	617b      	str	r3, [r7, #20]

  MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_MSIZE, Size);
 8000700:	4a0d      	ldr	r2, [pc, #52]	; (8000738 <LL_DMA_SetMemorySize+0x48>)
 8000702:	68bb      	ldr	r3, [r7, #8]
 8000704:	4413      	add	r3, r2
 8000706:	781b      	ldrb	r3, [r3, #0]
 8000708:	461a      	mov	r2, r3
 800070a:	697b      	ldr	r3, [r7, #20]
 800070c:	4413      	add	r3, r2
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	f423 42c0 	bic.w	r2, r3, #24576	; 0x6000
 8000714:	4908      	ldr	r1, [pc, #32]	; (8000738 <LL_DMA_SetMemorySize+0x48>)
 8000716:	68bb      	ldr	r3, [r7, #8]
 8000718:	440b      	add	r3, r1
 800071a:	781b      	ldrb	r3, [r3, #0]
 800071c:	4619      	mov	r1, r3
 800071e:	697b      	ldr	r3, [r7, #20]
 8000720:	440b      	add	r3, r1
 8000722:	4619      	mov	r1, r3
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	4313      	orrs	r3, r2
 8000728:	600b      	str	r3, [r1, #0]
}
 800072a:	bf00      	nop
 800072c:	371c      	adds	r7, #28
 800072e:	46bd      	mov	sp, r7
 8000730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000734:	4770      	bx	lr
 8000736:	bf00      	nop
 8000738:	08004608 	.word	0x08004608

0800073c <LL_DMA_SetStreamPriorityLevel>:
  *         @arg @ref LL_DMA_PRIORITY_HIGH
  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetStreamPriorityLevel(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Priority)
{
 800073c:	b480      	push	{r7}
 800073e:	b087      	sub	sp, #28
 8000740:	af00      	add	r7, sp, #0
 8000742:	60f8      	str	r0, [r7, #12]
 8000744:	60b9      	str	r1, [r7, #8]
 8000746:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8000748:	68fb      	ldr	r3, [r7, #12]
 800074a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_PL, Priority);
 800074c:	4a0d      	ldr	r2, [pc, #52]	; (8000784 <LL_DMA_SetStreamPriorityLevel+0x48>)
 800074e:	68bb      	ldr	r3, [r7, #8]
 8000750:	4413      	add	r3, r2
 8000752:	781b      	ldrb	r3, [r3, #0]
 8000754:	461a      	mov	r2, r3
 8000756:	697b      	ldr	r3, [r7, #20]
 8000758:	4413      	add	r3, r2
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8000760:	4908      	ldr	r1, [pc, #32]	; (8000784 <LL_DMA_SetStreamPriorityLevel+0x48>)
 8000762:	68bb      	ldr	r3, [r7, #8]
 8000764:	440b      	add	r3, r1
 8000766:	781b      	ldrb	r3, [r3, #0]
 8000768:	4619      	mov	r1, r3
 800076a:	697b      	ldr	r3, [r7, #20]
 800076c:	440b      	add	r3, r1
 800076e:	4619      	mov	r1, r3
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	4313      	orrs	r3, r2
 8000774:	600b      	str	r3, [r1, #0]
}
 8000776:	bf00      	nop
 8000778:	371c      	adds	r7, #28
 800077a:	46bd      	mov	sp, r7
 800077c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000780:	4770      	bx	lr
 8000782:	bf00      	nop
 8000784:	08004608 	.word	0x08004608

08000788 <LL_DMA_SetPeriphRequest>:
  *
  * @note   (*) Availability depends on devices.
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Request)
{
 8000788:	b480      	push	{r7}
 800078a:	b085      	sub	sp, #20
 800078c:	af00      	add	r7, sp, #0
 800078e:	60f8      	str	r0, [r7, #12]
 8000790:	60b9      	str	r1, [r7, #8]
 8000792:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + (DMAMUX_CCR_SIZE * (Stream)) + (uint32_t)(DMAMUX_CCR_SIZE * LL_DMA_INSTANCE_TO_DMAMUX_CHANNEL(DMAx))))->CCR, DMAMUX_CxCR_DMAREQ_ID, Request);
 8000794:	68ba      	ldr	r2, [r7, #8]
 8000796:	4b12      	ldr	r3, [pc, #72]	; (80007e0 <LL_DMA_SetPeriphRequest+0x58>)
 8000798:	4413      	add	r3, r2
 800079a:	009b      	lsls	r3, r3, #2
 800079c:	68fa      	ldr	r2, [r7, #12]
 800079e:	4911      	ldr	r1, [pc, #68]	; (80007e4 <LL_DMA_SetPeriphRequest+0x5c>)
 80007a0:	428a      	cmp	r2, r1
 80007a2:	d101      	bne.n	80007a8 <LL_DMA_SetPeriphRequest+0x20>
 80007a4:	2200      	movs	r2, #0
 80007a6:	e000      	b.n	80007aa <LL_DMA_SetPeriphRequest+0x22>
 80007a8:	2220      	movs	r2, #32
 80007aa:	4413      	add	r3, r2
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80007b2:	68b9      	ldr	r1, [r7, #8]
 80007b4:	4b0a      	ldr	r3, [pc, #40]	; (80007e0 <LL_DMA_SetPeriphRequest+0x58>)
 80007b6:	440b      	add	r3, r1
 80007b8:	009b      	lsls	r3, r3, #2
 80007ba:	68f9      	ldr	r1, [r7, #12]
 80007bc:	4809      	ldr	r0, [pc, #36]	; (80007e4 <LL_DMA_SetPeriphRequest+0x5c>)
 80007be:	4281      	cmp	r1, r0
 80007c0:	d101      	bne.n	80007c6 <LL_DMA_SetPeriphRequest+0x3e>
 80007c2:	2100      	movs	r1, #0
 80007c4:	e000      	b.n	80007c8 <LL_DMA_SetPeriphRequest+0x40>
 80007c6:	2120      	movs	r1, #32
 80007c8:	440b      	add	r3, r1
 80007ca:	4619      	mov	r1, r3
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	4313      	orrs	r3, r2
 80007d0:	600b      	str	r3, [r1, #0]
}
 80007d2:	bf00      	nop
 80007d4:	3714      	adds	r7, #20
 80007d6:	46bd      	mov	sp, r7
 80007d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007dc:	4770      	bx	lr
 80007de:	bf00      	nop
 80007e0:	10008200 	.word	0x10008200
 80007e4:	40020000 	.word	0x40020000

080007e8 <LL_DMA_DisableFifoMode>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableFifoMode(DMA_TypeDef *DMAx, uint32_t Stream)
{
 80007e8:	b480      	push	{r7}
 80007ea:	b085      	sub	sp, #20
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
 80007f0:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	60fb      	str	r3, [r7, #12]

  CLEAR_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->FCR, DMA_SxFCR_DMDIS);
 80007f6:	4a0c      	ldr	r2, [pc, #48]	; (8000828 <LL_DMA_DisableFifoMode+0x40>)
 80007f8:	683b      	ldr	r3, [r7, #0]
 80007fa:	4413      	add	r3, r2
 80007fc:	781b      	ldrb	r3, [r3, #0]
 80007fe:	461a      	mov	r2, r3
 8000800:	68fb      	ldr	r3, [r7, #12]
 8000802:	4413      	add	r3, r2
 8000804:	695b      	ldr	r3, [r3, #20]
 8000806:	4908      	ldr	r1, [pc, #32]	; (8000828 <LL_DMA_DisableFifoMode+0x40>)
 8000808:	683a      	ldr	r2, [r7, #0]
 800080a:	440a      	add	r2, r1
 800080c:	7812      	ldrb	r2, [r2, #0]
 800080e:	4611      	mov	r1, r2
 8000810:	68fa      	ldr	r2, [r7, #12]
 8000812:	440a      	add	r2, r1
 8000814:	f023 0304 	bic.w	r3, r3, #4
 8000818:	6153      	str	r3, [r2, #20]
}
 800081a:	bf00      	nop
 800081c:	3714      	adds	r7, #20
 800081e:	46bd      	mov	sp, r7
 8000820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000824:	4770      	bx	lr
 8000826:	bf00      	nop
 8000828:	08004608 	.word	0x08004608

0800082c <LL_RCC_SetADCClockSource>:
  *         @arg @ref LL_RCC_ADC_CLKSOURCE_PLL3R
  *         @arg @ref LL_RCC_ADC_CLKSOURCE_CLKP
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ClkSource)
{
 800082c:	b480      	push	{r7}
 800082e:	b083      	sub	sp, #12
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]
#if defined(RCC_D3CCIPR_ADCSEL)
  MODIFY_REG(RCC->D3CCIPR, RCC_D3CCIPR_ADCSEL, ClkSource);
 8000834:	4b06      	ldr	r3, [pc, #24]	; (8000850 <LL_RCC_SetADCClockSource+0x24>)
 8000836:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000838:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800083c:	4904      	ldr	r1, [pc, #16]	; (8000850 <LL_RCC_SetADCClockSource+0x24>)
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	4313      	orrs	r3, r2
 8000842:	658b      	str	r3, [r1, #88]	; 0x58
#else
  MODIFY_REG(RCC->SRDCCIPR, RCC_SRDCCIPR_ADCSEL, ClkSource);
#endif /* RCC_D3CCIPR_ADCSEL */
}
 8000844:	bf00      	nop
 8000846:	370c      	adds	r7, #12
 8000848:	46bd      	mov	sp, r7
 800084a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084e:	4770      	bx	lr
 8000850:	58024400 	.word	0x58024400

08000854 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000854:	b480      	push	{r7}
 8000856:	b085      	sub	sp, #20
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 800085c:	4b0a      	ldr	r3, [pc, #40]	; (8000888 <LL_AHB1_GRP1_EnableClock+0x34>)
 800085e:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8000862:	4909      	ldr	r1, [pc, #36]	; (8000888 <LL_AHB1_GRP1_EnableClock+0x34>)
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	4313      	orrs	r3, r2
 8000868:	f8c1 30d8 	str.w	r3, [r1, #216]	; 0xd8
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800086c:	4b06      	ldr	r3, [pc, #24]	; (8000888 <LL_AHB1_GRP1_EnableClock+0x34>)
 800086e:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	4013      	ands	r3, r2
 8000876:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000878:	68fb      	ldr	r3, [r7, #12]
}
 800087a:	bf00      	nop
 800087c:	3714      	adds	r7, #20
 800087e:	46bd      	mov	sp, r7
 8000880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000884:	4770      	bx	lr
 8000886:	bf00      	nop
 8000888:	58024400 	.word	0x58024400

0800088c <LL_AHB4_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB4_GRP1_EnableClock(uint32_t Periphs)
{
 800088c:	b480      	push	{r7}
 800088e:	b085      	sub	sp, #20
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB4ENR, Periphs);
 8000894:	4b0a      	ldr	r3, [pc, #40]	; (80008c0 <LL_AHB4_GRP1_EnableClock+0x34>)
 8000896:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800089a:	4909      	ldr	r1, [pc, #36]	; (80008c0 <LL_AHB4_GRP1_EnableClock+0x34>)
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	4313      	orrs	r3, r2
 80008a0:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB4ENR, Periphs);
 80008a4:	4b06      	ldr	r3, [pc, #24]	; (80008c0 <LL_AHB4_GRP1_EnableClock+0x34>)
 80008a6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	4013      	ands	r3, r2
 80008ae:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80008b0:	68fb      	ldr	r3, [r7, #12]
}
 80008b2:	bf00      	nop
 80008b4:	3714      	adds	r7, #20
 80008b6:	46bd      	mov	sp, r7
 80008b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008bc:	4770      	bx	lr
 80008be:	bf00      	nop
 80008c0:	58024400 	.word	0x58024400

080008c4 <MX_ADC1_Init>:

/* USER CODE END 0 */

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b094      	sub	sp, #80	; 0x50
 80008c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 80008ca:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80008ce:	2200      	movs	r2, #0
 80008d0:	601a      	str	r2, [r3, #0]
 80008d2:	605a      	str	r2, [r3, #4]
 80008d4:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 80008d6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80008da:	2200      	movs	r2, #0
 80008dc:	601a      	str	r2, [r3, #0]
 80008de:	605a      	str	r2, [r3, #4]
 80008e0:	609a      	str	r2, [r3, #8]
 80008e2:	60da      	str	r2, [r3, #12]
 80008e4:	611a      	str	r2, [r3, #16]
 80008e6:	615a      	str	r2, [r3, #20]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 80008e8:	f107 031c 	add.w	r3, r7, #28
 80008ec:	2200      	movs	r2, #0
 80008ee:	601a      	str	r2, [r3, #0]
 80008f0:	605a      	str	r2, [r3, #4]
 80008f2:	609a      	str	r2, [r3, #8]
 80008f4:	60da      	str	r2, [r3, #12]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008f6:	1d3b      	adds	r3, r7, #4
 80008f8:	2200      	movs	r2, #0
 80008fa:	601a      	str	r2, [r3, #0]
 80008fc:	605a      	str	r2, [r3, #4]
 80008fe:	609a      	str	r2, [r3, #8]
 8000900:	60da      	str	r2, [r3, #12]
 8000902:	611a      	str	r2, [r3, #16]
 8000904:	615a      	str	r2, [r3, #20]

  LL_RCC_SetADCClockSource(LL_RCC_ADC_CLKSOURCE_PLL2P);
 8000906:	2000      	movs	r0, #0
 8000908:	f7ff ff90 	bl	800082c <LL_RCC_SetADCClockSource>

  /* Peripheral clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_ADC12);
 800090c:	2020      	movs	r0, #32
 800090e:	f7ff ffa1 	bl	8000854 <LL_AHB1_GRP1_EnableClock>

  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOA);
 8000912:	2001      	movs	r0, #1
 8000914:	f7ff ffba 	bl	800088c <LL_AHB4_GRP1_EnableClock>
  /**ADC1 GPIO Configuration
  PA6   ------> ADC1_INP3
  PA7   ------> ADC1_INN3
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8000918:	23c0      	movs	r3, #192	; 0xc0
 800091a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 800091c:	2303      	movs	r3, #3
 800091e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000920:	2300      	movs	r3, #0
 8000922:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000924:	1d3b      	adds	r3, r7, #4
 8000926:	4619      	mov	r1, r3
 8000928:	4848      	ldr	r0, [pc, #288]	; (8000a4c <MX_ADC1_Init+0x188>)
 800092a:	f003 f8bd 	bl	8003aa8 <LL_GPIO_Init>

  /* ADC1 DMA Init */

  /* ADC1 Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_STREAM_0, LL_DMAMUX1_REQ_ADC1);
 800092e:	2209      	movs	r2, #9
 8000930:	2100      	movs	r1, #0
 8000932:	4847      	ldr	r0, [pc, #284]	; (8000a50 <MX_ADC1_Init+0x18c>)
 8000934:	f7ff ff28 	bl	8000788 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_STREAM_0, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8000938:	2200      	movs	r2, #0
 800093a:	2100      	movs	r1, #0
 800093c:	4844      	ldr	r0, [pc, #272]	; (8000a50 <MX_ADC1_Init+0x18c>)
 800093e:	f7ff fe19 	bl	8000574 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetStreamPriorityLevel(DMA1, LL_DMA_STREAM_0, LL_DMA_PRIORITY_LOW);
 8000942:	2200      	movs	r2, #0
 8000944:	2100      	movs	r1, #0
 8000946:	4842      	ldr	r0, [pc, #264]	; (8000a50 <MX_ADC1_Init+0x18c>)
 8000948:	f7ff fef8 	bl	800073c <LL_DMA_SetStreamPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_STREAM_0, LL_DMA_MODE_CIRCULAR);
 800094c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000950:	2100      	movs	r1, #0
 8000952:	483f      	ldr	r0, [pc, #252]	; (8000a50 <MX_ADC1_Init+0x18c>)
 8000954:	f7ff fe34 	bl	80005c0 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_STREAM_0, LL_DMA_PERIPH_NOINCREMENT);
 8000958:	2200      	movs	r2, #0
 800095a:	2100      	movs	r1, #0
 800095c:	483c      	ldr	r0, [pc, #240]	; (8000a50 <MX_ADC1_Init+0x18c>)
 800095e:	f7ff fe55 	bl	800060c <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_STREAM_0, LL_DMA_MEMORY_INCREMENT);
 8000962:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000966:	2100      	movs	r1, #0
 8000968:	4839      	ldr	r0, [pc, #228]	; (8000a50 <MX_ADC1_Init+0x18c>)
 800096a:	f7ff fe75 	bl	8000658 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_STREAM_0, LL_DMA_PDATAALIGN_HALFWORD);
 800096e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000972:	2100      	movs	r1, #0
 8000974:	4836      	ldr	r0, [pc, #216]	; (8000a50 <MX_ADC1_Init+0x18c>)
 8000976:	f7ff fe95 	bl	80006a4 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_STREAM_0, LL_DMA_MDATAALIGN_HALFWORD);
 800097a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800097e:	2100      	movs	r1, #0
 8000980:	4833      	ldr	r0, [pc, #204]	; (8000a50 <MX_ADC1_Init+0x18c>)
 8000982:	f7ff feb5 	bl	80006f0 <LL_DMA_SetMemorySize>

  LL_DMA_DisableFifoMode(DMA1, LL_DMA_STREAM_0);
 8000986:	2100      	movs	r1, #0
 8000988:	4831      	ldr	r0, [pc, #196]	; (8000a50 <MX_ADC1_Init+0x18c>)
 800098a:	f7ff ff2d 	bl	80007e8 <LL_DMA_DisableFifoMode>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  LL_ADC_SetOverSamplingScope(ADC1, LL_ADC_OVS_DISABLE);
 800098e:	2100      	movs	r1, #0
 8000990:	4830      	ldr	r0, [pc, #192]	; (8000a54 <MX_ADC1_Init+0x190>)
 8000992:	f7ff fdb3 	bl	80004fc <LL_ADC_SetOverSamplingScope>
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_16B;
 8000996:	2300      	movs	r3, #0
 8000998:	647b      	str	r3, [r7, #68]	; 0x44
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 800099a:	2300      	movs	r3, #0
 800099c:	64fb      	str	r3, [r7, #76]	; 0x4c
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 800099e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80009a2:	4619      	mov	r1, r3
 80009a4:	482b      	ldr	r0, [pc, #172]	; (8000a54 <MX_ADC1_Init+0x190>)
 80009a6:	f002 ff2f 	bl	8003808 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 80009aa:	2300      	movs	r3, #0
 80009ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
 80009ae:	2300      	movs	r3, #0
 80009b0:	633b      	str	r3, [r7, #48]	; 0x30
  ADC_REG_InitStruct.SequencerDiscont = DISABLE;
 80009b2:	2300      	movs	r3, #0
 80009b4:	637b      	str	r3, [r7, #52]	; 0x34
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_CONTINUOUS;
 80009b6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80009ba:	63bb      	str	r3, [r7, #56]	; 0x38
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_PRESERVED;
 80009bc:	2300      	movs	r3, #0
 80009be:	643b      	str	r3, [r7, #64]	; 0x40
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 80009c0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80009c4:	4619      	mov	r1, r3
 80009c6:	4823      	ldr	r0, [pc, #140]	; (8000a54 <MX_ADC1_Init+0x190>)
 80009c8:	f002 ff4a 	bl	8003860 <LL_ADC_REG_Init>
  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_ASYNC_DIV2;
 80009cc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80009d0:	61fb      	str	r3, [r7, #28]
  ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 80009d2:	2300      	movs	r3, #0
 80009d4:	623b      	str	r3, [r7, #32]
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 80009d6:	f107 031c 	add.w	r3, r7, #28
 80009da:	4619      	mov	r1, r3
 80009dc:	481e      	ldr	r0, [pc, #120]	; (8000a58 <MX_ADC1_Init+0x194>)
 80009de:	f002 febb 	bl	8003758 <LL_ADC_CommonInit>

  /* Disable ADC deep power down (enabled by default after reset state) */
  LL_ADC_DisableDeepPowerDown(ADC1);
 80009e2:	481c      	ldr	r0, [pc, #112]	; (8000a54 <MX_ADC1_Init+0x190>)
 80009e4:	f7ff fda0 	bl	8000528 <LL_ADC_DisableDeepPowerDown>
  /* Enable ADC internal voltage regulator */
  LL_ADC_EnableInternalRegulator(ADC1);
 80009e8:	481a      	ldr	r0, [pc, #104]	; (8000a54 <MX_ADC1_Init+0x190>)
 80009ea:	f7ff fdaf 	bl	800054c <LL_ADC_EnableInternalRegulator>
  /* Note: Variable divided by 2 to compensate partially */
  /* CPU processing cycles (depends on compilation optimization). */
  /* Note: If system core clock frequency is below 200kHz, wait time */
  /* is only a few CPU processing cycles. */
  __IO uint32_t wait_loop_index;
  wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 80009ee:	4b1b      	ldr	r3, [pc, #108]	; (8000a5c <MX_ADC1_Init+0x198>)
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	099b      	lsrs	r3, r3, #6
 80009f4:	4a1a      	ldr	r2, [pc, #104]	; (8000a60 <MX_ADC1_Init+0x19c>)
 80009f6:	fba2 2303 	umull	r2, r3, r2, r3
 80009fa:	099a      	lsrs	r2, r3, #6
 80009fc:	4613      	mov	r3, r2
 80009fe:	009b      	lsls	r3, r3, #2
 8000a00:	4413      	add	r3, r2
 8000a02:	005b      	lsls	r3, r3, #1
 8000a04:	461a      	mov	r2, r3
 8000a06:	4b17      	ldr	r3, [pc, #92]	; (8000a64 <MX_ADC1_Init+0x1a0>)
 8000a08:	fba3 2302 	umull	r2, r3, r3, r2
 8000a0c:	08db      	lsrs	r3, r3, #3
 8000a0e:	603b      	str	r3, [r7, #0]
  while(wait_loop_index != 0)
 8000a10:	e002      	b.n	8000a18 <MX_ADC1_Init+0x154>
  {
    wait_loop_index--;
 8000a12:	683b      	ldr	r3, [r7, #0]
 8000a14:	3b01      	subs	r3, #1
 8000a16:	603b      	str	r3, [r7, #0]
  while(wait_loop_index != 0)
 8000a18:	683b      	ldr	r3, [r7, #0]
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d1f9      	bne.n	8000a12 <MX_ADC1_Init+0x14e>
  }

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_3);
 8000a1e:	4a12      	ldr	r2, [pc, #72]	; (8000a68 <MX_ADC1_Init+0x1a4>)
 8000a20:	2106      	movs	r1, #6
 8000a22:	480c      	ldr	r0, [pc, #48]	; (8000a54 <MX_ADC1_Init+0x190>)
 8000a24:	f7ff fcee 	bl	8000404 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_3, LL_ADC_SAMPLINGTIME_64CYCLES_5);
 8000a28:	2205      	movs	r2, #5
 8000a2a:	490f      	ldr	r1, [pc, #60]	; (8000a68 <MX_ADC1_Init+0x1a4>)
 8000a2c:	4809      	ldr	r0, [pc, #36]	; (8000a54 <MX_ADC1_Init+0x190>)
 8000a2e:	f7ff fd15 	bl	800045c <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_3, LL_ADC_DIFFERENTIAL_ENDED);
 8000a32:	4a0e      	ldr	r2, [pc, #56]	; (8000a6c <MX_ADC1_Init+0x1a8>)
 8000a34:	490c      	ldr	r1, [pc, #48]	; (8000a68 <MX_ADC1_Init+0x1a4>)
 8000a36:	4807      	ldr	r0, [pc, #28]	; (8000a54 <MX_ADC1_Init+0x190>)
 8000a38:	f7ff fd3c 	bl	80004b4 <LL_ADC_SetChannelSingleDiff>
  /* USER CODE BEGIN ADC1_Init 2 */
  ADC1->PCSEL = (1U << 3);
 8000a3c:	4b05      	ldr	r3, [pc, #20]	; (8000a54 <MX_ADC1_Init+0x190>)
 8000a3e:	2208      	movs	r2, #8
 8000a40:	61da      	str	r2, [r3, #28]
  /* USER CODE END ADC1_Init 2 */

}
 8000a42:	bf00      	nop
 8000a44:	3750      	adds	r7, #80	; 0x50
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	58020000 	.word	0x58020000
 8000a50:	40020000 	.word	0x40020000
 8000a54:	40022000 	.word	0x40022000
 8000a58:	40022300 	.word	0x40022300
 8000a5c:	24000000 	.word	0x24000000
 8000a60:	053e2d63 	.word	0x053e2d63
 8000a64:	cccccccd 	.word	0xcccccccd
 8000a68:	0c900008 	.word	0x0c900008
 8000a6c:	47ff0000 	.word	0x47ff0000

08000a70 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b090      	sub	sp, #64	; 0x40
 8000a74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 8000a76:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	601a      	str	r2, [r3, #0]
 8000a7e:	605a      	str	r2, [r3, #4]
 8000a80:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 8000a82:	f107 031c 	add.w	r3, r7, #28
 8000a86:	2200      	movs	r2, #0
 8000a88:	601a      	str	r2, [r3, #0]
 8000a8a:	605a      	str	r2, [r3, #4]
 8000a8c:	609a      	str	r2, [r3, #8]
 8000a8e:	60da      	str	r2, [r3, #12]
 8000a90:	611a      	str	r2, [r3, #16]
 8000a92:	615a      	str	r2, [r3, #20]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a94:	1d3b      	adds	r3, r7, #4
 8000a96:	2200      	movs	r2, #0
 8000a98:	601a      	str	r2, [r3, #0]
 8000a9a:	605a      	str	r2, [r3, #4]
 8000a9c:	609a      	str	r2, [r3, #8]
 8000a9e:	60da      	str	r2, [r3, #12]
 8000aa0:	611a      	str	r2, [r3, #16]
 8000aa2:	615a      	str	r2, [r3, #20]

  LL_RCC_SetADCClockSource(LL_RCC_ADC_CLKSOURCE_PLL2P);
 8000aa4:	2000      	movs	r0, #0
 8000aa6:	f7ff fec1 	bl	800082c <LL_RCC_SetADCClockSource>

  /* Peripheral clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_ADC12);
 8000aaa:	2020      	movs	r0, #32
 8000aac:	f7ff fed2 	bl	8000854 <LL_AHB1_GRP1_EnableClock>

  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOB);
 8000ab0:	2002      	movs	r0, #2
 8000ab2:	f7ff feeb 	bl	800088c <LL_AHB4_GRP1_EnableClock>
  /**ADC2 GPIO Configuration
  PB0   ------> ADC2_INN5
  PB1   ------> ADC2_INP5
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1;
 8000ab6:	2303      	movs	r3, #3
 8000ab8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8000aba:	2303      	movs	r3, #3
 8000abc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ac2:	1d3b      	adds	r3, r7, #4
 8000ac4:	4619      	mov	r1, r3
 8000ac6:	484b      	ldr	r0, [pc, #300]	; (8000bf4 <MX_ADC2_Init+0x184>)
 8000ac8:	f002 ffee 	bl	8003aa8 <LL_GPIO_Init>

  /* ADC2 DMA Init */

  /* ADC2 Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_STREAM_1, LL_DMAMUX1_REQ_ADC2);
 8000acc:	220a      	movs	r2, #10
 8000ace:	2101      	movs	r1, #1
 8000ad0:	4849      	ldr	r0, [pc, #292]	; (8000bf8 <MX_ADC2_Init+0x188>)
 8000ad2:	f7ff fe59 	bl	8000788 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_STREAM_1, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	2101      	movs	r1, #1
 8000ada:	4847      	ldr	r0, [pc, #284]	; (8000bf8 <MX_ADC2_Init+0x188>)
 8000adc:	f7ff fd4a 	bl	8000574 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetStreamPriorityLevel(DMA1, LL_DMA_STREAM_1, LL_DMA_PRIORITY_LOW);
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	2101      	movs	r1, #1
 8000ae4:	4844      	ldr	r0, [pc, #272]	; (8000bf8 <MX_ADC2_Init+0x188>)
 8000ae6:	f7ff fe29 	bl	800073c <LL_DMA_SetStreamPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_STREAM_1, LL_DMA_MODE_CIRCULAR);
 8000aea:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000aee:	2101      	movs	r1, #1
 8000af0:	4841      	ldr	r0, [pc, #260]	; (8000bf8 <MX_ADC2_Init+0x188>)
 8000af2:	f7ff fd65 	bl	80005c0 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_STREAM_1, LL_DMA_PERIPH_NOINCREMENT);
 8000af6:	2200      	movs	r2, #0
 8000af8:	2101      	movs	r1, #1
 8000afa:	483f      	ldr	r0, [pc, #252]	; (8000bf8 <MX_ADC2_Init+0x188>)
 8000afc:	f7ff fd86 	bl	800060c <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_STREAM_1, LL_DMA_MEMORY_INCREMENT);
 8000b00:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000b04:	2101      	movs	r1, #1
 8000b06:	483c      	ldr	r0, [pc, #240]	; (8000bf8 <MX_ADC2_Init+0x188>)
 8000b08:	f7ff fda6 	bl	8000658 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_STREAM_1, LL_DMA_PDATAALIGN_HALFWORD);
 8000b0c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000b10:	2101      	movs	r1, #1
 8000b12:	4839      	ldr	r0, [pc, #228]	; (8000bf8 <MX_ADC2_Init+0x188>)
 8000b14:	f7ff fdc6 	bl	80006a4 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_STREAM_1, LL_DMA_MDATAALIGN_HALFWORD);
 8000b18:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b1c:	2101      	movs	r1, #1
 8000b1e:	4836      	ldr	r0, [pc, #216]	; (8000bf8 <MX_ADC2_Init+0x188>)
 8000b20:	f7ff fde6 	bl	80006f0 <LL_DMA_SetMemorySize>

  LL_DMA_DisableFifoMode(DMA1, LL_DMA_STREAM_1);
 8000b24:	2101      	movs	r1, #1
 8000b26:	4834      	ldr	r0, [pc, #208]	; (8000bf8 <MX_ADC2_Init+0x188>)
 8000b28:	f7ff fe5e 	bl	80007e8 <LL_DMA_DisableFifoMode>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  LL_ADC_SetOverSamplingScope(ADC2, LL_ADC_OVS_DISABLE);
 8000b2c:	2100      	movs	r1, #0
 8000b2e:	4833      	ldr	r0, [pc, #204]	; (8000bfc <MX_ADC2_Init+0x18c>)
 8000b30:	f7ff fce4 	bl	80004fc <LL_ADC_SetOverSamplingScope>
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_16B;
 8000b34:	2300      	movs	r3, #0
 8000b36:	637b      	str	r3, [r7, #52]	; 0x34
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_ADC_Init(ADC2, &ADC_InitStruct);
 8000b3c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000b40:	4619      	mov	r1, r3
 8000b42:	482e      	ldr	r0, [pc, #184]	; (8000bfc <MX_ADC2_Init+0x18c>)
 8000b44:	f002 fe60 	bl	8003808 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	61fb      	str	r3, [r7, #28]
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS;
 8000b4c:	2301      	movs	r3, #1
 8000b4e:	623b      	str	r3, [r7, #32]
  ADC_REG_InitStruct.SequencerDiscont = DISABLE;
 8000b50:	2300      	movs	r3, #0
 8000b52:	627b      	str	r3, [r7, #36]	; 0x24
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_CONTINUOUS;
 8000b54:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b58:	62bb      	str	r3, [r7, #40]	; 0x28
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_PRESERVED;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	633b      	str	r3, [r7, #48]	; 0x30
  LL_ADC_REG_Init(ADC2, &ADC_REG_InitStruct);
 8000b5e:	f107 031c 	add.w	r3, r7, #28
 8000b62:	4619      	mov	r1, r3
 8000b64:	4825      	ldr	r0, [pc, #148]	; (8000bfc <MX_ADC2_Init+0x18c>)
 8000b66:	f002 fe7b 	bl	8003860 <LL_ADC_REG_Init>

  /* Disable ADC deep power down (enabled by default after reset state) */
  LL_ADC_DisableDeepPowerDown(ADC2);
 8000b6a:	4824      	ldr	r0, [pc, #144]	; (8000bfc <MX_ADC2_Init+0x18c>)
 8000b6c:	f7ff fcdc 	bl	8000528 <LL_ADC_DisableDeepPowerDown>
  /* Enable ADC internal voltage regulator */
  LL_ADC_EnableInternalRegulator(ADC2);
 8000b70:	4822      	ldr	r0, [pc, #136]	; (8000bfc <MX_ADC2_Init+0x18c>)
 8000b72:	f7ff fceb 	bl	800054c <LL_ADC_EnableInternalRegulator>
  /* Note: Variable divided by 2 to compensate partially */
  /* CPU processing cycles (depends on compilation optimization). */
  /* Note: If system core clock frequency is below 200kHz, wait time */
  /* is only a few CPU processing cycles. */
  __IO uint32_t wait_loop_index;
  wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 8000b76:	4b22      	ldr	r3, [pc, #136]	; (8000c00 <MX_ADC2_Init+0x190>)
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	099b      	lsrs	r3, r3, #6
 8000b7c:	4a21      	ldr	r2, [pc, #132]	; (8000c04 <MX_ADC2_Init+0x194>)
 8000b7e:	fba2 2303 	umull	r2, r3, r2, r3
 8000b82:	099a      	lsrs	r2, r3, #6
 8000b84:	4613      	mov	r3, r2
 8000b86:	009b      	lsls	r3, r3, #2
 8000b88:	4413      	add	r3, r2
 8000b8a:	005b      	lsls	r3, r3, #1
 8000b8c:	461a      	mov	r2, r3
 8000b8e:	4b1e      	ldr	r3, [pc, #120]	; (8000c08 <MX_ADC2_Init+0x198>)
 8000b90:	fba3 2302 	umull	r2, r3, r3, r2
 8000b94:	08db      	lsrs	r3, r3, #3
 8000b96:	603b      	str	r3, [r7, #0]
  while(wait_loop_index != 0)
 8000b98:	e002      	b.n	8000ba0 <MX_ADC2_Init+0x130>
  {
    wait_loop_index--;
 8000b9a:	683b      	ldr	r3, [r7, #0]
 8000b9c:	3b01      	subs	r3, #1
 8000b9e:	603b      	str	r3, [r7, #0]
  while(wait_loop_index != 0)
 8000ba0:	683b      	ldr	r3, [r7, #0]
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d1f9      	bne.n	8000b9a <MX_ADC2_Init+0x12a>
  }

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC2, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_5);
 8000ba6:	4a19      	ldr	r2, [pc, #100]	; (8000c0c <MX_ADC2_Init+0x19c>)
 8000ba8:	2106      	movs	r1, #6
 8000baa:	4814      	ldr	r0, [pc, #80]	; (8000bfc <MX_ADC2_Init+0x18c>)
 8000bac:	f7ff fc2a 	bl	8000404 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC2, LL_ADC_CHANNEL_5, LL_ADC_SAMPLINGTIME_64CYCLES_5);
 8000bb0:	2205      	movs	r2, #5
 8000bb2:	4916      	ldr	r1, [pc, #88]	; (8000c0c <MX_ADC2_Init+0x19c>)
 8000bb4:	4811      	ldr	r0, [pc, #68]	; (8000bfc <MX_ADC2_Init+0x18c>)
 8000bb6:	f7ff fc51 	bl	800045c <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC2, LL_ADC_CHANNEL_5, LL_ADC_DIFFERENTIAL_ENDED);
 8000bba:	4a15      	ldr	r2, [pc, #84]	; (8000c10 <MX_ADC2_Init+0x1a0>)
 8000bbc:	4913      	ldr	r1, [pc, #76]	; (8000c0c <MX_ADC2_Init+0x19c>)
 8000bbe:	480f      	ldr	r0, [pc, #60]	; (8000bfc <MX_ADC2_Init+0x18c>)
 8000bc0:	f7ff fc78 	bl	80004b4 <LL_ADC_SetChannelSingleDiff>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC2, LL_ADC_REG_RANK_2, LL_ADC_CHANNEL_11);
 8000bc4:	4a13      	ldr	r2, [pc, #76]	; (8000c14 <MX_ADC2_Init+0x1a4>)
 8000bc6:	210c      	movs	r1, #12
 8000bc8:	480c      	ldr	r0, [pc, #48]	; (8000bfc <MX_ADC2_Init+0x18c>)
 8000bca:	f7ff fc1b 	bl	8000404 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC2, LL_ADC_CHANNEL_11, LL_ADC_SAMPLINGTIME_64CYCLES_5);
 8000bce:	2205      	movs	r2, #5
 8000bd0:	4910      	ldr	r1, [pc, #64]	; (8000c14 <MX_ADC2_Init+0x1a4>)
 8000bd2:	480a      	ldr	r0, [pc, #40]	; (8000bfc <MX_ADC2_Init+0x18c>)
 8000bd4:	f7ff fc42 	bl	800045c <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC2, LL_ADC_CHANNEL_11, LL_ADC_SINGLE_ENDED);
 8000bd8:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8000bdc:	490d      	ldr	r1, [pc, #52]	; (8000c14 <MX_ADC2_Init+0x1a4>)
 8000bde:	4807      	ldr	r0, [pc, #28]	; (8000bfc <MX_ADC2_Init+0x18c>)
 8000be0:	f7ff fc68 	bl	80004b4 <LL_ADC_SetChannelSingleDiff>
  /* USER CODE BEGIN ADC2_Init 2 */
  ADC2->PCSEL = (1U << 5) | (1U << 11);
 8000be4:	4b05      	ldr	r3, [pc, #20]	; (8000bfc <MX_ADC2_Init+0x18c>)
 8000be6:	f44f 6202 	mov.w	r2, #2080	; 0x820
 8000bea:	61da      	str	r2, [r3, #28]
  /* USER CODE END ADC2_Init 2 */

}
 8000bec:	bf00      	nop
 8000bee:	3740      	adds	r7, #64	; 0x40
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bd80      	pop	{r7, pc}
 8000bf4:	58020400 	.word	0x58020400
 8000bf8:	40020000 	.word	0x40020000
 8000bfc:	40022100 	.word	0x40022100
 8000c00:	24000000 	.word	0x24000000
 8000c04:	053e2d63 	.word	0x053e2d63
 8000c08:	cccccccd 	.word	0xcccccccd
 8000c0c:	14f00020 	.word	0x14f00020
 8000c10:	47ff0000 	.word	0x47ff0000
 8000c14:	2e300800 	.word	0x2e300800

08000c18 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	b083      	sub	sp, #12
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	689a      	ldr	r2, [r3, #8]
 8000c24:	4b05      	ldr	r3, [pc, #20]	; (8000c3c <LL_ADC_Enable+0x24>)
 8000c26:	4013      	ands	r3, r2
 8000c28:	f043 0201 	orr.w	r2, r3, #1
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8000c30:	bf00      	nop
 8000c32:	370c      	adds	r7, #12
 8000c34:	46bd      	mov	sp, r7
 8000c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3a:	4770      	bx	lr
 8000c3c:	7fffffc0 	.word	0x7fffffc0

08000c40 <LL_ADC_StartCalibration>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_StartCalibration(ADC_TypeDef *ADCx, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8000c40:	b480      	push	{r7}
 8000c42:	b085      	sub	sp, #20
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	60f8      	str	r0, [r7, #12]
 8000c48:	60b9      	str	r1, [r7, #8]
 8000c4a:	607a      	str	r2, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000c4c:	68fb      	ldr	r3, [r7, #12]
 8000c4e:	689a      	ldr	r2, [r3, #8]
 8000c50:	4b09      	ldr	r3, [pc, #36]	; (8000c78 <LL_ADC_StartCalibration+0x38>)
 8000c52:	4013      	ands	r3, r2
 8000c54:	68ba      	ldr	r2, [r7, #8]
 8000c56:	f402 3180 	and.w	r1, r2, #65536	; 0x10000
 8000c5a:	687a      	ldr	r2, [r7, #4]
 8000c5c:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8000c60:	430a      	orrs	r2, r1
 8000c62:	4313      	orrs	r3, r2
 8000c64:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8000c68:	68fb      	ldr	r3, [r7, #12]
 8000c6a:	609a      	str	r2, [r3, #8]
             ADC_CR_ADCALLIN | ADC_CR_ADCALDIF | ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADCAL | (CalibrationMode & ADC_CALIB_MODE_MASK) | (SingleDiff & ADC_SINGLEDIFF_CALIB_START_MASK));
}
 8000c6c:	bf00      	nop
 8000c6e:	3714      	adds	r7, #20
 8000c70:	46bd      	mov	sp, r7
 8000c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c76:	4770      	bx	lr
 8000c78:	3ffeffc0 	.word	0x3ffeffc0

08000c7c <LL_ADC_IsCalibrationOnGoing>:
  * @rmtoll CR       ADCAL          LL_ADC_IsCalibrationOnGoing
  * @param  ADCx ADC instance
  * @retval 0: calibration complete, 1: calibration in progress.
  */
__STATIC_INLINE uint32_t LL_ADC_IsCalibrationOnGoing(ADC_TypeDef *ADCx)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	b083      	sub	sp, #12
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	689b      	ldr	r3, [r3, #8]
 8000c88:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8000c8c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000c90:	d101      	bne.n	8000c96 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8000c92:	2301      	movs	r3, #1
 8000c94:	e000      	b.n	8000c98 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8000c96:	2300      	movs	r3, #0
}
 8000c98:	4618      	mov	r0, r3
 8000c9a:	370c      	adds	r7, #12
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca2:	4770      	bx	lr

08000ca4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	b083      	sub	sp, #12
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	689a      	ldr	r2, [r3, #8]
 8000cb0:	4b05      	ldr	r3, [pc, #20]	; (8000cc8 <LL_ADC_REG_StartConversion+0x24>)
 8000cb2:	4013      	ands	r3, r2
 8000cb4:	f043 0204 	orr.w	r2, r3, #4
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8000cbc:	bf00      	nop
 8000cbe:	370c      	adds	r7, #12
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc6:	4770      	bx	lr
 8000cc8:	7fffffc0 	.word	0x7fffffc0

08000ccc <LL_ADC_IsActiveFlag_ADRDY>:
  * @rmtoll ISR      ADRDY          LL_ADC_IsActiveFlag_ADRDY
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_ADRDY(ADC_TypeDef *ADCx)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	b083      	sub	sp, #12
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	f003 0301 	and.w	r3, r3, #1
 8000cdc:	2b01      	cmp	r3, #1
 8000cde:	d101      	bne.n	8000ce4 <LL_ADC_IsActiveFlag_ADRDY+0x18>
 8000ce0:	2301      	movs	r3, #1
 8000ce2:	e000      	b.n	8000ce6 <LL_ADC_IsActiveFlag_ADRDY+0x1a>
 8000ce4:	2300      	movs	r3, #0
}
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	370c      	adds	r7, #12
 8000cea:	46bd      	mov	sp, r7
 8000cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf0:	4770      	bx	lr
	...

08000cf4 <LL_DMA_EnableStream>:
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	b085      	sub	sp, #20
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
 8000cfc:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_EN);
 8000d02:	4a0c      	ldr	r2, [pc, #48]	; (8000d34 <LL_DMA_EnableStream+0x40>)
 8000d04:	683b      	ldr	r3, [r7, #0]
 8000d06:	4413      	add	r3, r2
 8000d08:	781b      	ldrb	r3, [r3, #0]
 8000d0a:	461a      	mov	r2, r3
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	4413      	add	r3, r2
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	4908      	ldr	r1, [pc, #32]	; (8000d34 <LL_DMA_EnableStream+0x40>)
 8000d14:	683a      	ldr	r2, [r7, #0]
 8000d16:	440a      	add	r2, r1
 8000d18:	7812      	ldrb	r2, [r2, #0]
 8000d1a:	4611      	mov	r1, r2
 8000d1c:	68fa      	ldr	r2, [r7, #12]
 8000d1e:	440a      	add	r2, r1
 8000d20:	f043 0301 	orr.w	r3, r3, #1
 8000d24:	6013      	str	r3, [r2, #0]
}
 8000d26:	bf00      	nop
 8000d28:	3714      	adds	r7, #20
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d30:	4770      	bx	lr
 8000d32:	bf00      	nop
 8000d34:	08004610 	.word	0x08004610

08000d38 <LL_DMA_SetDataLength>:
{
 8000d38:	b480      	push	{r7}
 8000d3a:	b087      	sub	sp, #28
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	60f8      	str	r0, [r7, #12]
 8000d40:	60b9      	str	r1, [r7, #8]
 8000d42:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->NDTR, DMA_SxNDT, NbData);
 8000d48:	4a0d      	ldr	r2, [pc, #52]	; (8000d80 <LL_DMA_SetDataLength+0x48>)
 8000d4a:	68bb      	ldr	r3, [r7, #8]
 8000d4c:	4413      	add	r3, r2
 8000d4e:	781b      	ldrb	r3, [r3, #0]
 8000d50:	461a      	mov	r2, r3
 8000d52:	697b      	ldr	r3, [r7, #20]
 8000d54:	4413      	add	r3, r2
 8000d56:	685a      	ldr	r2, [r3, #4]
 8000d58:	4b0a      	ldr	r3, [pc, #40]	; (8000d84 <LL_DMA_SetDataLength+0x4c>)
 8000d5a:	4013      	ands	r3, r2
 8000d5c:	4908      	ldr	r1, [pc, #32]	; (8000d80 <LL_DMA_SetDataLength+0x48>)
 8000d5e:	68ba      	ldr	r2, [r7, #8]
 8000d60:	440a      	add	r2, r1
 8000d62:	7812      	ldrb	r2, [r2, #0]
 8000d64:	4611      	mov	r1, r2
 8000d66:	697a      	ldr	r2, [r7, #20]
 8000d68:	440a      	add	r2, r1
 8000d6a:	4611      	mov	r1, r2
 8000d6c:	687a      	ldr	r2, [r7, #4]
 8000d6e:	4313      	orrs	r3, r2
 8000d70:	604b      	str	r3, [r1, #4]
}
 8000d72:	bf00      	nop
 8000d74:	371c      	adds	r7, #28
 8000d76:	46bd      	mov	sp, r7
 8000d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7c:	4770      	bx	lr
 8000d7e:	bf00      	nop
 8000d80:	08004610 	.word	0x08004610
 8000d84:	ffff0000 	.word	0xffff0000

08000d88 <LL_DMA_SetMemoryAddress>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  MemoryAddress Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t MemoryAddress)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	b087      	sub	sp, #28
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	60f8      	str	r0, [r7, #12]
 8000d90:	60b9      	str	r1, [r7, #8]
 8000d92:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	617b      	str	r3, [r7, #20]

  WRITE_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->M0AR, MemoryAddress);
 8000d98:	4a07      	ldr	r2, [pc, #28]	; (8000db8 <LL_DMA_SetMemoryAddress+0x30>)
 8000d9a:	68bb      	ldr	r3, [r7, #8]
 8000d9c:	4413      	add	r3, r2
 8000d9e:	781b      	ldrb	r3, [r3, #0]
 8000da0:	461a      	mov	r2, r3
 8000da2:	697b      	ldr	r3, [r7, #20]
 8000da4:	4413      	add	r3, r2
 8000da6:	461a      	mov	r2, r3
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	60d3      	str	r3, [r2, #12]
}
 8000dac:	bf00      	nop
 8000dae:	371c      	adds	r7, #28
 8000db0:	46bd      	mov	sp, r7
 8000db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db6:	4770      	bx	lr
 8000db8:	08004610 	.word	0x08004610

08000dbc <LL_DMA_SetPeriphAddress>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  PeriphAddress Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t PeriphAddress)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	b087      	sub	sp, #28
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	60f8      	str	r0, [r7, #12]
 8000dc4:	60b9      	str	r1, [r7, #8]
 8000dc6:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8000dc8:	68fb      	ldr	r3, [r7, #12]
 8000dca:	617b      	str	r3, [r7, #20]

  WRITE_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->PAR, PeriphAddress);
 8000dcc:	4a07      	ldr	r2, [pc, #28]	; (8000dec <LL_DMA_SetPeriphAddress+0x30>)
 8000dce:	68bb      	ldr	r3, [r7, #8]
 8000dd0:	4413      	add	r3, r2
 8000dd2:	781b      	ldrb	r3, [r3, #0]
 8000dd4:	461a      	mov	r2, r3
 8000dd6:	697b      	ldr	r3, [r7, #20]
 8000dd8:	4413      	add	r3, r2
 8000dda:	461a      	mov	r2, r3
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	6093      	str	r3, [r2, #8]
}
 8000de0:	bf00      	nop
 8000de2:	371c      	adds	r7, #28
 8000de4:	46bd      	mov	sp, r7
 8000de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dea:	4770      	bx	lr
 8000dec:	08004610 	.word	0x08004610

08000df0 <ADC1_Init_Custom>:
//    LL_ADC_REG_StartConversion(ADC2);
//}

#include "adc_config.h"

void ADC1_Init_Custom(uint16_t *buffer) {
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b082      	sub	sp, #8
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
    // Kalibracja w trybie różnicowym
    LL_ADC_StartCalibration(ADC1, LL_ADC_CALIB_OFFSET, LL_ADC_DIFFERENTIAL_ENDED);
 8000df8:	4a1e      	ldr	r2, [pc, #120]	; (8000e74 <ADC1_Init_Custom+0x84>)
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	481e      	ldr	r0, [pc, #120]	; (8000e78 <ADC1_Init_Custom+0x88>)
 8000dfe:	f7ff ff1f 	bl	8000c40 <LL_ADC_StartCalibration>
    while (LL_ADC_IsCalibrationOnGoing(ADC1));
 8000e02:	bf00      	nop
 8000e04:	481c      	ldr	r0, [pc, #112]	; (8000e78 <ADC1_Init_Custom+0x88>)
 8000e06:	f7ff ff39 	bl	8000c7c <LL_ADC_IsCalibrationOnGoing>
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d1f9      	bne.n	8000e04 <ADC1_Init_Custom+0x14>

    // DMA konfiguracja
    LL_DMA_SetPeriphAddress(DMA1, LL_DMA_STREAM_0, (uint32_t)&ADC1->DR);
 8000e10:	4a1a      	ldr	r2, [pc, #104]	; (8000e7c <ADC1_Init_Custom+0x8c>)
 8000e12:	2100      	movs	r1, #0
 8000e14:	481a      	ldr	r0, [pc, #104]	; (8000e80 <ADC1_Init_Custom+0x90>)
 8000e16:	f7ff ffd1 	bl	8000dbc <LL_DMA_SetPeriphAddress>
    LL_DMA_SetMemoryAddress(DMA1, LL_DMA_STREAM_0, (uint32_t)buffer);
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	461a      	mov	r2, r3
 8000e1e:	2100      	movs	r1, #0
 8000e20:	4817      	ldr	r0, [pc, #92]	; (8000e80 <ADC1_Init_Custom+0x90>)
 8000e22:	f7ff ffb1 	bl	8000d88 <LL_DMA_SetMemoryAddress>
    LL_DMA_SetDataLength(DMA1, LL_DMA_STREAM_0, 1);
 8000e26:	2201      	movs	r2, #1
 8000e28:	2100      	movs	r1, #0
 8000e2a:	4815      	ldr	r0, [pc, #84]	; (8000e80 <ADC1_Init_Custom+0x90>)
 8000e2c:	f7ff ff84 	bl	8000d38 <LL_DMA_SetDataLength>
    LL_DMA_EnableStream(DMA1, LL_DMA_STREAM_0);
 8000e30:	2100      	movs	r1, #0
 8000e32:	4813      	ldr	r0, [pc, #76]	; (8000e80 <ADC1_Init_Custom+0x90>)
 8000e34:	f7ff ff5e 	bl	8000cf4 <LL_DMA_EnableStream>

    ADC1->CFGR &= ~ADC_CFGR_DMNGT;
 8000e38:	4b0f      	ldr	r3, [pc, #60]	; (8000e78 <ADC1_Init_Custom+0x88>)
 8000e3a:	68db      	ldr	r3, [r3, #12]
 8000e3c:	4a0e      	ldr	r2, [pc, #56]	; (8000e78 <ADC1_Init_Custom+0x88>)
 8000e3e:	f023 0303 	bic.w	r3, r3, #3
 8000e42:	60d3      	str	r3, [r2, #12]
    ADC1->CFGR |= (ADC_CFGR_DMNGT_0 | ADC_CFGR_DMNGT_1);  // DMA circular
 8000e44:	4b0c      	ldr	r3, [pc, #48]	; (8000e78 <ADC1_Init_Custom+0x88>)
 8000e46:	68db      	ldr	r3, [r3, #12]
 8000e48:	4a0b      	ldr	r2, [pc, #44]	; (8000e78 <ADC1_Init_Custom+0x88>)
 8000e4a:	f043 0303 	orr.w	r3, r3, #3
 8000e4e:	60d3      	str	r3, [r2, #12]

    LL_ADC_Enable(ADC1);
 8000e50:	4809      	ldr	r0, [pc, #36]	; (8000e78 <ADC1_Init_Custom+0x88>)
 8000e52:	f7ff fee1 	bl	8000c18 <LL_ADC_Enable>
    while (!LL_ADC_IsActiveFlag_ADRDY(ADC1));
 8000e56:	bf00      	nop
 8000e58:	4807      	ldr	r0, [pc, #28]	; (8000e78 <ADC1_Init_Custom+0x88>)
 8000e5a:	f7ff ff37 	bl	8000ccc <LL_ADC_IsActiveFlag_ADRDY>
 8000e5e:	4603      	mov	r3, r0
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d0f9      	beq.n	8000e58 <ADC1_Init_Custom+0x68>
    LL_ADC_REG_StartConversion(ADC1);
 8000e64:	4804      	ldr	r0, [pc, #16]	; (8000e78 <ADC1_Init_Custom+0x88>)
 8000e66:	f7ff ff1d 	bl	8000ca4 <LL_ADC_REG_StartConversion>
}
 8000e6a:	bf00      	nop
 8000e6c:	3708      	adds	r7, #8
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bd80      	pop	{r7, pc}
 8000e72:	bf00      	nop
 8000e74:	47ff0000 	.word	0x47ff0000
 8000e78:	40022000 	.word	0x40022000
 8000e7c:	40022040 	.word	0x40022040
 8000e80:	40020000 	.word	0x40020000

08000e84 <ADC2_Init_Custom>:

void ADC2_Init_Custom(uint16_t *buffer) {
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b082      	sub	sp, #8
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
    // Kalibracja w trybie różnicowym
    LL_ADC_StartCalibration(ADC2, LL_ADC_CALIB_OFFSET, LL_ADC_DIFFERENTIAL_ENDED);
 8000e8c:	4a1e      	ldr	r2, [pc, #120]	; (8000f08 <ADC2_Init_Custom+0x84>)
 8000e8e:	2100      	movs	r1, #0
 8000e90:	481e      	ldr	r0, [pc, #120]	; (8000f0c <ADC2_Init_Custom+0x88>)
 8000e92:	f7ff fed5 	bl	8000c40 <LL_ADC_StartCalibration>
    while (LL_ADC_IsCalibrationOnGoing(ADC2));
 8000e96:	bf00      	nop
 8000e98:	481c      	ldr	r0, [pc, #112]	; (8000f0c <ADC2_Init_Custom+0x88>)
 8000e9a:	f7ff feef 	bl	8000c7c <LL_ADC_IsCalibrationOnGoing>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d1f9      	bne.n	8000e98 <ADC2_Init_Custom+0x14>

    // DMA konfiguracja
    LL_DMA_SetPeriphAddress(DMA1, LL_DMA_STREAM_1, (uint32_t)&ADC2->DR);
 8000ea4:	4a1a      	ldr	r2, [pc, #104]	; (8000f10 <ADC2_Init_Custom+0x8c>)
 8000ea6:	2101      	movs	r1, #1
 8000ea8:	481a      	ldr	r0, [pc, #104]	; (8000f14 <ADC2_Init_Custom+0x90>)
 8000eaa:	f7ff ff87 	bl	8000dbc <LL_DMA_SetPeriphAddress>
    LL_DMA_SetMemoryAddress(DMA1, LL_DMA_STREAM_1, (uint32_t)buffer);
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	461a      	mov	r2, r3
 8000eb2:	2101      	movs	r1, #1
 8000eb4:	4817      	ldr	r0, [pc, #92]	; (8000f14 <ADC2_Init_Custom+0x90>)
 8000eb6:	f7ff ff67 	bl	8000d88 <LL_DMA_SetMemoryAddress>
    LL_DMA_SetDataLength(DMA1, LL_DMA_STREAM_1, 2); // 2 kanały!
 8000eba:	2202      	movs	r2, #2
 8000ebc:	2101      	movs	r1, #1
 8000ebe:	4815      	ldr	r0, [pc, #84]	; (8000f14 <ADC2_Init_Custom+0x90>)
 8000ec0:	f7ff ff3a 	bl	8000d38 <LL_DMA_SetDataLength>
    LL_DMA_EnableStream(DMA1, LL_DMA_STREAM_1);
 8000ec4:	2101      	movs	r1, #1
 8000ec6:	4813      	ldr	r0, [pc, #76]	; (8000f14 <ADC2_Init_Custom+0x90>)
 8000ec8:	f7ff ff14 	bl	8000cf4 <LL_DMA_EnableStream>

    ADC2->CFGR &= ~ADC_CFGR_DMNGT;
 8000ecc:	4b0f      	ldr	r3, [pc, #60]	; (8000f0c <ADC2_Init_Custom+0x88>)
 8000ece:	68db      	ldr	r3, [r3, #12]
 8000ed0:	4a0e      	ldr	r2, [pc, #56]	; (8000f0c <ADC2_Init_Custom+0x88>)
 8000ed2:	f023 0303 	bic.w	r3, r3, #3
 8000ed6:	60d3      	str	r3, [r2, #12]
    ADC2->CFGR |= (ADC_CFGR_DMNGT_0 | ADC_CFGR_DMNGT_1);  // DMA circular
 8000ed8:	4b0c      	ldr	r3, [pc, #48]	; (8000f0c <ADC2_Init_Custom+0x88>)
 8000eda:	68db      	ldr	r3, [r3, #12]
 8000edc:	4a0b      	ldr	r2, [pc, #44]	; (8000f0c <ADC2_Init_Custom+0x88>)
 8000ede:	f043 0303 	orr.w	r3, r3, #3
 8000ee2:	60d3      	str	r3, [r2, #12]

    LL_ADC_Enable(ADC2);
 8000ee4:	4809      	ldr	r0, [pc, #36]	; (8000f0c <ADC2_Init_Custom+0x88>)
 8000ee6:	f7ff fe97 	bl	8000c18 <LL_ADC_Enable>
    while (!LL_ADC_IsActiveFlag_ADRDY(ADC2));
 8000eea:	bf00      	nop
 8000eec:	4807      	ldr	r0, [pc, #28]	; (8000f0c <ADC2_Init_Custom+0x88>)
 8000eee:	f7ff feed 	bl	8000ccc <LL_ADC_IsActiveFlag_ADRDY>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d0f9      	beq.n	8000eec <ADC2_Init_Custom+0x68>
    LL_ADC_REG_StartConversion(ADC2);
 8000ef8:	4804      	ldr	r0, [pc, #16]	; (8000f0c <ADC2_Init_Custom+0x88>)
 8000efa:	f7ff fed3 	bl	8000ca4 <LL_ADC_REG_StartConversion>
}
 8000efe:	bf00      	nop
 8000f00:	3708      	adds	r7, #8
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	bf00      	nop
 8000f08:	47ff0000 	.word	0x47ff0000
 8000f0c:	40022100 	.word	0x40022100
 8000f10:	40022140 	.word	0x40022140
 8000f14:	40020000 	.word	0x40020000

08000f18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f1c:	4b04      	ldr	r3, [pc, #16]	; (8000f30 <__NVIC_GetPriorityGrouping+0x18>)
 8000f1e:	68db      	ldr	r3, [r3, #12]
 8000f20:	0a1b      	lsrs	r3, r3, #8
 8000f22:	f003 0307 	and.w	r3, r3, #7
}
 8000f26:	4618      	mov	r0, r3
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2e:	4770      	bx	lr
 8000f30:	e000ed00 	.word	0xe000ed00

08000f34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f34:	b480      	push	{r7}
 8000f36:	b083      	sub	sp, #12
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000f3e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	db0b      	blt.n	8000f5e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f46:	88fb      	ldrh	r3, [r7, #6]
 8000f48:	f003 021f 	and.w	r2, r3, #31
 8000f4c:	4907      	ldr	r1, [pc, #28]	; (8000f6c <__NVIC_EnableIRQ+0x38>)
 8000f4e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000f52:	095b      	lsrs	r3, r3, #5
 8000f54:	2001      	movs	r0, #1
 8000f56:	fa00 f202 	lsl.w	r2, r0, r2
 8000f5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000f5e:	bf00      	nop
 8000f60:	370c      	adds	r7, #12
 8000f62:	46bd      	mov	sp, r7
 8000f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f68:	4770      	bx	lr
 8000f6a:	bf00      	nop
 8000f6c:	e000e100 	.word	0xe000e100

08000f70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f70:	b480      	push	{r7}
 8000f72:	b083      	sub	sp, #12
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	4603      	mov	r3, r0
 8000f78:	6039      	str	r1, [r7, #0]
 8000f7a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000f7c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	db0a      	blt.n	8000f9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f84:	683b      	ldr	r3, [r7, #0]
 8000f86:	b2da      	uxtb	r2, r3
 8000f88:	490c      	ldr	r1, [pc, #48]	; (8000fbc <__NVIC_SetPriority+0x4c>)
 8000f8a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000f8e:	0112      	lsls	r2, r2, #4
 8000f90:	b2d2      	uxtb	r2, r2
 8000f92:	440b      	add	r3, r1
 8000f94:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f98:	e00a      	b.n	8000fb0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f9a:	683b      	ldr	r3, [r7, #0]
 8000f9c:	b2da      	uxtb	r2, r3
 8000f9e:	4908      	ldr	r1, [pc, #32]	; (8000fc0 <__NVIC_SetPriority+0x50>)
 8000fa0:	88fb      	ldrh	r3, [r7, #6]
 8000fa2:	f003 030f 	and.w	r3, r3, #15
 8000fa6:	3b04      	subs	r3, #4
 8000fa8:	0112      	lsls	r2, r2, #4
 8000faa:	b2d2      	uxtb	r2, r2
 8000fac:	440b      	add	r3, r1
 8000fae:	761a      	strb	r2, [r3, #24]
}
 8000fb0:	bf00      	nop
 8000fb2:	370c      	adds	r7, #12
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fba:	4770      	bx	lr
 8000fbc:	e000e100 	.word	0xe000e100
 8000fc0:	e000ed00 	.word	0xe000ed00

08000fc4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	b089      	sub	sp, #36	; 0x24
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	60f8      	str	r0, [r7, #12]
 8000fcc:	60b9      	str	r1, [r7, #8]
 8000fce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	f003 0307 	and.w	r3, r3, #7
 8000fd6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fd8:	69fb      	ldr	r3, [r7, #28]
 8000fda:	f1c3 0307 	rsb	r3, r3, #7
 8000fde:	2b04      	cmp	r3, #4
 8000fe0:	bf28      	it	cs
 8000fe2:	2304      	movcs	r3, #4
 8000fe4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fe6:	69fb      	ldr	r3, [r7, #28]
 8000fe8:	3304      	adds	r3, #4
 8000fea:	2b06      	cmp	r3, #6
 8000fec:	d902      	bls.n	8000ff4 <NVIC_EncodePriority+0x30>
 8000fee:	69fb      	ldr	r3, [r7, #28]
 8000ff0:	3b03      	subs	r3, #3
 8000ff2:	e000      	b.n	8000ff6 <NVIC_EncodePriority+0x32>
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ff8:	f04f 32ff 	mov.w	r2, #4294967295
 8000ffc:	69bb      	ldr	r3, [r7, #24]
 8000ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8001002:	43da      	mvns	r2, r3
 8001004:	68bb      	ldr	r3, [r7, #8]
 8001006:	401a      	ands	r2, r3
 8001008:	697b      	ldr	r3, [r7, #20]
 800100a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800100c:	f04f 31ff 	mov.w	r1, #4294967295
 8001010:	697b      	ldr	r3, [r7, #20]
 8001012:	fa01 f303 	lsl.w	r3, r1, r3
 8001016:	43d9      	mvns	r1, r3
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800101c:	4313      	orrs	r3, r2
         );
}
 800101e:	4618      	mov	r0, r3
 8001020:	3724      	adds	r7, #36	; 0x24
 8001022:	46bd      	mov	sp, r7
 8001024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001028:	4770      	bx	lr
	...

0800102c <LL_AHB1_GRP1_EnableClock>:
{
 800102c:	b480      	push	{r7}
 800102e:	b085      	sub	sp, #20
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001034:	4b0a      	ldr	r3, [pc, #40]	; (8001060 <LL_AHB1_GRP1_EnableClock+0x34>)
 8001036:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 800103a:	4909      	ldr	r1, [pc, #36]	; (8001060 <LL_AHB1_GRP1_EnableClock+0x34>)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	4313      	orrs	r3, r2
 8001040:	f8c1 30d8 	str.w	r3, [r1, #216]	; 0xd8
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001044:	4b06      	ldr	r3, [pc, #24]	; (8001060 <LL_AHB1_GRP1_EnableClock+0x34>)
 8001046:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	4013      	ands	r3, r2
 800104e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001050:	68fb      	ldr	r3, [r7, #12]
}
 8001052:	bf00      	nop
 8001054:	3714      	adds	r7, #20
 8001056:	46bd      	mov	sp, r7
 8001058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop
 8001060:	58024400 	.word	0x58024400

08001064 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 8001068:	2001      	movs	r0, #1
 800106a:	f7ff ffdf 	bl	800102c <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Stream0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800106e:	f7ff ff53 	bl	8000f18 <__NVIC_GetPriorityGrouping>
 8001072:	4603      	mov	r3, r0
 8001074:	2200      	movs	r2, #0
 8001076:	2100      	movs	r1, #0
 8001078:	4618      	mov	r0, r3
 800107a:	f7ff ffa3 	bl	8000fc4 <NVIC_EncodePriority>
 800107e:	4603      	mov	r3, r0
 8001080:	4619      	mov	r1, r3
 8001082:	200b      	movs	r0, #11
 8001084:	f7ff ff74 	bl	8000f70 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001088:	200b      	movs	r0, #11
 800108a:	f7ff ff53 	bl	8000f34 <__NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Stream1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800108e:	f7ff ff43 	bl	8000f18 <__NVIC_GetPriorityGrouping>
 8001092:	4603      	mov	r3, r0
 8001094:	2200      	movs	r2, #0
 8001096:	2100      	movs	r1, #0
 8001098:	4618      	mov	r0, r3
 800109a:	f7ff ff93 	bl	8000fc4 <NVIC_EncodePriority>
 800109e:	4603      	mov	r3, r0
 80010a0:	4619      	mov	r1, r3
 80010a2:	200c      	movs	r0, #12
 80010a4:	f7ff ff64 	bl	8000f70 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80010a8:	200c      	movs	r0, #12
 80010aa:	f7ff ff43 	bl	8000f34 <__NVIC_EnableIRQ>

}
 80010ae:	bf00      	nop
 80010b0:	bd80      	pop	{r7, pc}
	...

080010b4 <LL_AHB4_GRP1_EnableClock>:
{
 80010b4:	b480      	push	{r7}
 80010b6:	b085      	sub	sp, #20
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB4ENR, Periphs);
 80010bc:	4b0a      	ldr	r3, [pc, #40]	; (80010e8 <LL_AHB4_GRP1_EnableClock+0x34>)
 80010be:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80010c2:	4909      	ldr	r1, [pc, #36]	; (80010e8 <LL_AHB4_GRP1_EnableClock+0x34>)
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	4313      	orrs	r3, r2
 80010c8:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  tmpreg = READ_BIT(RCC->AHB4ENR, Periphs);
 80010cc:	4b06      	ldr	r3, [pc, #24]	; (80010e8 <LL_AHB4_GRP1_EnableClock+0x34>)
 80010ce:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	4013      	ands	r3, r2
 80010d6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80010d8:	68fb      	ldr	r3, [r7, #12]
}
 80010da:	bf00      	nop
 80010dc:	3714      	adds	r7, #20
 80010de:	46bd      	mov	sp, r7
 80010e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e4:	4770      	bx	lr
 80010e6:	bf00      	nop
 80010e8:	58024400 	.word	0x58024400

080010ec <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80010ec:	b480      	push	{r7}
 80010ee:	b083      	sub	sp, #12
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
 80010f4:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask << 16U);
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	041a      	lsls	r2, r3, #16
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	619a      	str	r2, [r3, #24]
}
 80010fe:	bf00      	nop
 8001100:	370c      	adds	r7, #12
 8001102:	46bd      	mov	sp, r7
 8001104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001108:	4770      	bx	lr
	...

0800110c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b086      	sub	sp, #24
 8001110:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001112:	463b      	mov	r3, r7
 8001114:	2200      	movs	r2, #0
 8001116:	601a      	str	r2, [r3, #0]
 8001118:	605a      	str	r2, [r3, #4]
 800111a:	609a      	str	r2, [r3, #8]
 800111c:	60da      	str	r2, [r3, #12]
 800111e:	611a      	str	r2, [r3, #16]
 8001120:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOC);
 8001122:	2004      	movs	r0, #4
 8001124:	f7ff ffc6 	bl	80010b4 <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOA);
 8001128:	2001      	movs	r0, #1
 800112a:	f7ff ffc3 	bl	80010b4 <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOB);
 800112e:	2002      	movs	r0, #2
 8001130:	f7ff ffc0 	bl	80010b4 <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOE);
 8001134:	2010      	movs	r0, #16
 8001136:	f7ff ffbd 	bl	80010b4 <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOD);
 800113a:	2008      	movs	r0, #8
 800113c:	f7ff ffba 	bl	80010b4 <LL_AHB4_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_0);
 8001140:	2101      	movs	r1, #1
 8001142:	4816      	ldr	r0, [pc, #88]	; (800119c <MX_GPIO_Init+0x90>)
 8001144:	f7ff ffd2 	bl	80010ec <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0;
 8001148:	2301      	movs	r3, #1
 800114a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800114c:	2301      	movs	r3, #1
 800114e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001150:	2300      	movs	r3, #0
 8001152:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001154:	2300      	movs	r3, #0
 8001156:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8001158:	2302      	movs	r3, #2
 800115a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800115c:	463b      	mov	r3, r7
 800115e:	4619      	mov	r1, r3
 8001160:	480e      	ldr	r0, [pc, #56]	; (800119c <MX_GPIO_Init+0x90>)
 8001162:	f002 fca1 	bl	8003aa8 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_9;
 8001166:	f44f 7301 	mov.w	r3, #516	; 0x204
 800116a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 800116c:	2300      	movs	r3, #0
 800116e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8001170:	2302      	movs	r3, #2
 8001172:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001174:	463b      	mov	r3, r7
 8001176:	4619      	mov	r1, r3
 8001178:	4808      	ldr	r0, [pc, #32]	; (800119c <MX_GPIO_Init+0x90>)
 800117a:	f002 fc95 	bl	8003aa8 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_4;
 800117e:	2310      	movs	r3, #16
 8001180:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001182:	2300      	movs	r3, #0
 8001184:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8001186:	2302      	movs	r3, #2
 8001188:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800118a:	463b      	mov	r3, r7
 800118c:	4619      	mov	r1, r3
 800118e:	4804      	ldr	r0, [pc, #16]	; (80011a0 <MX_GPIO_Init+0x94>)
 8001190:	f002 fc8a 	bl	8003aa8 <LL_GPIO_Init>

}
 8001194:	bf00      	nop
 8001196:	3718      	adds	r7, #24
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	58020800 	.word	0x58020800
 80011a0:	58020c00 	.word	0x58020c00

080011a4 <__NVIC_SetPriorityGrouping>:
{
 80011a4:	b480      	push	{r7}
 80011a6:	b085      	sub	sp, #20
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	f003 0307 	and.w	r3, r3, #7
 80011b2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011b4:	4b0b      	ldr	r3, [pc, #44]	; (80011e4 <__NVIC_SetPriorityGrouping+0x40>)
 80011b6:	68db      	ldr	r3, [r3, #12]
 80011b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011ba:	68ba      	ldr	r2, [r7, #8]
 80011bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80011c0:	4013      	ands	r3, r2
 80011c2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011c8:	68bb      	ldr	r3, [r7, #8]
 80011ca:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80011cc:	4b06      	ldr	r3, [pc, #24]	; (80011e8 <__NVIC_SetPriorityGrouping+0x44>)
 80011ce:	4313      	orrs	r3, r2
 80011d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011d2:	4a04      	ldr	r2, [pc, #16]	; (80011e4 <__NVIC_SetPriorityGrouping+0x40>)
 80011d4:	68bb      	ldr	r3, [r7, #8]
 80011d6:	60d3      	str	r3, [r2, #12]
}
 80011d8:	bf00      	nop
 80011da:	3714      	adds	r7, #20
 80011dc:	46bd      	mov	sp, r7
 80011de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e2:	4770      	bx	lr
 80011e4:	e000ed00 	.word	0xe000ed00
 80011e8:	05fa0000 	.word	0x05fa0000

080011ec <__NVIC_GetPriorityGrouping>:
{
 80011ec:	b480      	push	{r7}
 80011ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011f0:	4b04      	ldr	r3, [pc, #16]	; (8001204 <__NVIC_GetPriorityGrouping+0x18>)
 80011f2:	68db      	ldr	r3, [r3, #12]
 80011f4:	0a1b      	lsrs	r3, r3, #8
 80011f6:	f003 0307 	and.w	r3, r3, #7
}
 80011fa:	4618      	mov	r0, r3
 80011fc:	46bd      	mov	sp, r7
 80011fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001202:	4770      	bx	lr
 8001204:	e000ed00 	.word	0xe000ed00

08001208 <__NVIC_SetPriority>:
{
 8001208:	b480      	push	{r7}
 800120a:	b083      	sub	sp, #12
 800120c:	af00      	add	r7, sp, #0
 800120e:	4603      	mov	r3, r0
 8001210:	6039      	str	r1, [r7, #0]
 8001212:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001214:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001218:	2b00      	cmp	r3, #0
 800121a:	db0a      	blt.n	8001232 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	b2da      	uxtb	r2, r3
 8001220:	490c      	ldr	r1, [pc, #48]	; (8001254 <__NVIC_SetPriority+0x4c>)
 8001222:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001226:	0112      	lsls	r2, r2, #4
 8001228:	b2d2      	uxtb	r2, r2
 800122a:	440b      	add	r3, r1
 800122c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001230:	e00a      	b.n	8001248 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	b2da      	uxtb	r2, r3
 8001236:	4908      	ldr	r1, [pc, #32]	; (8001258 <__NVIC_SetPriority+0x50>)
 8001238:	88fb      	ldrh	r3, [r7, #6]
 800123a:	f003 030f 	and.w	r3, r3, #15
 800123e:	3b04      	subs	r3, #4
 8001240:	0112      	lsls	r2, r2, #4
 8001242:	b2d2      	uxtb	r2, r2
 8001244:	440b      	add	r3, r1
 8001246:	761a      	strb	r2, [r3, #24]
}
 8001248:	bf00      	nop
 800124a:	370c      	adds	r7, #12
 800124c:	46bd      	mov	sp, r7
 800124e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001252:	4770      	bx	lr
 8001254:	e000e100 	.word	0xe000e100
 8001258:	e000ed00 	.word	0xe000ed00

0800125c <NVIC_EncodePriority>:
{
 800125c:	b480      	push	{r7}
 800125e:	b089      	sub	sp, #36	; 0x24
 8001260:	af00      	add	r7, sp, #0
 8001262:	60f8      	str	r0, [r7, #12]
 8001264:	60b9      	str	r1, [r7, #8]
 8001266:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	f003 0307 	and.w	r3, r3, #7
 800126e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001270:	69fb      	ldr	r3, [r7, #28]
 8001272:	f1c3 0307 	rsb	r3, r3, #7
 8001276:	2b04      	cmp	r3, #4
 8001278:	bf28      	it	cs
 800127a:	2304      	movcs	r3, #4
 800127c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800127e:	69fb      	ldr	r3, [r7, #28]
 8001280:	3304      	adds	r3, #4
 8001282:	2b06      	cmp	r3, #6
 8001284:	d902      	bls.n	800128c <NVIC_EncodePriority+0x30>
 8001286:	69fb      	ldr	r3, [r7, #28]
 8001288:	3b03      	subs	r3, #3
 800128a:	e000      	b.n	800128e <NVIC_EncodePriority+0x32>
 800128c:	2300      	movs	r3, #0
 800128e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001290:	f04f 32ff 	mov.w	r2, #4294967295
 8001294:	69bb      	ldr	r3, [r7, #24]
 8001296:	fa02 f303 	lsl.w	r3, r2, r3
 800129a:	43da      	mvns	r2, r3
 800129c:	68bb      	ldr	r3, [r7, #8]
 800129e:	401a      	ands	r2, r3
 80012a0:	697b      	ldr	r3, [r7, #20]
 80012a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012a4:	f04f 31ff 	mov.w	r1, #4294967295
 80012a8:	697b      	ldr	r3, [r7, #20]
 80012aa:	fa01 f303 	lsl.w	r3, r1, r3
 80012ae:	43d9      	mvns	r1, r3
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012b4:	4313      	orrs	r3, r2
}
 80012b6:	4618      	mov	r0, r3
 80012b8:	3724      	adds	r7, #36	; 0x24
 80012ba:	46bd      	mov	sp, r7
 80012bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c0:	4770      	bx	lr
	...

080012c4 <LL_RCC_HSI_Enable>:
{
 80012c4:	b480      	push	{r7}
 80012c6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80012c8:	4b05      	ldr	r3, [pc, #20]	; (80012e0 <LL_RCC_HSI_Enable+0x1c>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	4a04      	ldr	r2, [pc, #16]	; (80012e0 <LL_RCC_HSI_Enable+0x1c>)
 80012ce:	f043 0301 	orr.w	r3, r3, #1
 80012d2:	6013      	str	r3, [r2, #0]
}
 80012d4:	bf00      	nop
 80012d6:	46bd      	mov	sp, r7
 80012d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012dc:	4770      	bx	lr
 80012de:	bf00      	nop
 80012e0:	58024400 	.word	0x58024400

080012e4 <LL_RCC_HSI_IsReady>:
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80012e8:	4b06      	ldr	r3, [pc, #24]	; (8001304 <LL_RCC_HSI_IsReady+0x20>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f003 0304 	and.w	r3, r3, #4
 80012f0:	2b04      	cmp	r3, #4
 80012f2:	d101      	bne.n	80012f8 <LL_RCC_HSI_IsReady+0x14>
 80012f4:	2301      	movs	r3, #1
 80012f6:	e000      	b.n	80012fa <LL_RCC_HSI_IsReady+0x16>
 80012f8:	2300      	movs	r3, #0
}
 80012fa:	4618      	mov	r0, r3
 80012fc:	46bd      	mov	sp, r7
 80012fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001302:	4770      	bx	lr
 8001304:	58024400 	.word	0x58024400

08001308 <LL_RCC_HSI_SetDivider>:
{
 8001308:	b480      	push	{r7}
 800130a:	b083      	sub	sp, #12
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSIDIV, Divider);
 8001310:	4b06      	ldr	r3, [pc, #24]	; (800132c <LL_RCC_HSI_SetDivider+0x24>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f023 0218 	bic.w	r2, r3, #24
 8001318:	4904      	ldr	r1, [pc, #16]	; (800132c <LL_RCC_HSI_SetDivider+0x24>)
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	4313      	orrs	r3, r2
 800131e:	600b      	str	r3, [r1, #0]
}
 8001320:	bf00      	nop
 8001322:	370c      	adds	r7, #12
 8001324:	46bd      	mov	sp, r7
 8001326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132a:	4770      	bx	lr
 800132c:	58024400 	.word	0x58024400

08001330 <LL_RCC_HSI_SetCalibTrimming>:
{
 8001330:	b480      	push	{r7}
 8001332:	b083      	sub	sp, #12
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
  if ((DBGMCU->IDCODE & 0xF0000000U) == 0x10000000U)
 8001338:	4b0f      	ldr	r3, [pc, #60]	; (8001378 <LL_RCC_HSI_SetCalibTrimming+0x48>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8001340:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001344:	d109      	bne.n	800135a <LL_RCC_HSI_SetCalibTrimming+0x2a>
    MODIFY_REG(RCC->HSICFGR, 0x3F000U, Value << 12U);
 8001346:	4b0d      	ldr	r3, [pc, #52]	; (800137c <LL_RCC_HSI_SetCalibTrimming+0x4c>)
 8001348:	685b      	ldr	r3, [r3, #4]
 800134a:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	031b      	lsls	r3, r3, #12
 8001352:	490a      	ldr	r1, [pc, #40]	; (800137c <LL_RCC_HSI_SetCalibTrimming+0x4c>)
 8001354:	4313      	orrs	r3, r2
 8001356:	604b      	str	r3, [r1, #4]
}
 8001358:	e008      	b.n	800136c <LL_RCC_HSI_SetCalibTrimming+0x3c>
    MODIFY_REG(RCC->HSICFGR, RCC_HSICFGR_HSITRIM, Value << RCC_HSICFGR_HSITRIM_Pos);
 800135a:	4b08      	ldr	r3, [pc, #32]	; (800137c <LL_RCC_HSI_SetCalibTrimming+0x4c>)
 800135c:	685b      	ldr	r3, [r3, #4]
 800135e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	061b      	lsls	r3, r3, #24
 8001366:	4905      	ldr	r1, [pc, #20]	; (800137c <LL_RCC_HSI_SetCalibTrimming+0x4c>)
 8001368:	4313      	orrs	r3, r2
 800136a:	604b      	str	r3, [r1, #4]
}
 800136c:	bf00      	nop
 800136e:	370c      	adds	r7, #12
 8001370:	46bd      	mov	sp, r7
 8001372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001376:	4770      	bx	lr
 8001378:	5c001000 	.word	0x5c001000
 800137c:	58024400 	.word	0x58024400

08001380 <LL_RCC_SetSysClkSource>:
{
 8001380:	b480      	push	{r7}
 8001382:	b083      	sub	sp, #12
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001388:	4b06      	ldr	r3, [pc, #24]	; (80013a4 <LL_RCC_SetSysClkSource+0x24>)
 800138a:	691b      	ldr	r3, [r3, #16]
 800138c:	f023 0207 	bic.w	r2, r3, #7
 8001390:	4904      	ldr	r1, [pc, #16]	; (80013a4 <LL_RCC_SetSysClkSource+0x24>)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	4313      	orrs	r3, r2
 8001396:	610b      	str	r3, [r1, #16]
}
 8001398:	bf00      	nop
 800139a:	370c      	adds	r7, #12
 800139c:	46bd      	mov	sp, r7
 800139e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a2:	4770      	bx	lr
 80013a4:	58024400 	.word	0x58024400

080013a8 <LL_RCC_GetSysClkSource>:
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80013ac:	4b04      	ldr	r3, [pc, #16]	; (80013c0 <LL_RCC_GetSysClkSource+0x18>)
 80013ae:	691b      	ldr	r3, [r3, #16]
 80013b0:	f003 0338 	and.w	r3, r3, #56	; 0x38
}
 80013b4:	4618      	mov	r0, r3
 80013b6:	46bd      	mov	sp, r7
 80013b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013bc:	4770      	bx	lr
 80013be:	bf00      	nop
 80013c0:	58024400 	.word	0x58024400

080013c4 <LL_RCC_SetSysPrescaler>:
{
 80013c4:	b480      	push	{r7}
 80013c6:	b083      	sub	sp, #12
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, Prescaler);
 80013cc:	4b06      	ldr	r3, [pc, #24]	; (80013e8 <LL_RCC_SetSysPrescaler+0x24>)
 80013ce:	699b      	ldr	r3, [r3, #24]
 80013d0:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80013d4:	4904      	ldr	r1, [pc, #16]	; (80013e8 <LL_RCC_SetSysPrescaler+0x24>)
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	4313      	orrs	r3, r2
 80013da:	618b      	str	r3, [r1, #24]
}
 80013dc:	bf00      	nop
 80013de:	370c      	adds	r7, #12
 80013e0:	46bd      	mov	sp, r7
 80013e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e6:	4770      	bx	lr
 80013e8:	58024400 	.word	0x58024400

080013ec <LL_RCC_SetAHBPrescaler>:
{
 80013ec:	b480      	push	{r7}
 80013ee:	b083      	sub	sp, #12
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, Prescaler);
 80013f4:	4b06      	ldr	r3, [pc, #24]	; (8001410 <LL_RCC_SetAHBPrescaler+0x24>)
 80013f6:	699b      	ldr	r3, [r3, #24]
 80013f8:	f023 020f 	bic.w	r2, r3, #15
 80013fc:	4904      	ldr	r1, [pc, #16]	; (8001410 <LL_RCC_SetAHBPrescaler+0x24>)
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	4313      	orrs	r3, r2
 8001402:	618b      	str	r3, [r1, #24]
}
 8001404:	bf00      	nop
 8001406:	370c      	adds	r7, #12
 8001408:	46bd      	mov	sp, r7
 800140a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140e:	4770      	bx	lr
 8001410:	58024400 	.word	0x58024400

08001414 <LL_RCC_SetAPB1Prescaler>:
{
 8001414:	b480      	push	{r7}
 8001416:	b083      	sub	sp, #12
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, Prescaler);
 800141c:	4b06      	ldr	r3, [pc, #24]	; (8001438 <LL_RCC_SetAPB1Prescaler+0x24>)
 800141e:	69db      	ldr	r3, [r3, #28]
 8001420:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001424:	4904      	ldr	r1, [pc, #16]	; (8001438 <LL_RCC_SetAPB1Prescaler+0x24>)
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	4313      	orrs	r3, r2
 800142a:	61cb      	str	r3, [r1, #28]
}
 800142c:	bf00      	nop
 800142e:	370c      	adds	r7, #12
 8001430:	46bd      	mov	sp, r7
 8001432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001436:	4770      	bx	lr
 8001438:	58024400 	.word	0x58024400

0800143c <LL_RCC_SetAPB2Prescaler>:
{
 800143c:	b480      	push	{r7}
 800143e:	b083      	sub	sp, #12
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, Prescaler);
 8001444:	4b06      	ldr	r3, [pc, #24]	; (8001460 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001446:	69db      	ldr	r3, [r3, #28]
 8001448:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800144c:	4904      	ldr	r1, [pc, #16]	; (8001460 <LL_RCC_SetAPB2Prescaler+0x24>)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	4313      	orrs	r3, r2
 8001452:	61cb      	str	r3, [r1, #28]
}
 8001454:	bf00      	nop
 8001456:	370c      	adds	r7, #12
 8001458:	46bd      	mov	sp, r7
 800145a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145e:	4770      	bx	lr
 8001460:	58024400 	.word	0x58024400

08001464 <LL_RCC_SetAPB3Prescaler>:
{
 8001464:	b480      	push	{r7}
 8001466:	b083      	sub	sp, #12
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, Prescaler);
 800146c:	4b06      	ldr	r3, [pc, #24]	; (8001488 <LL_RCC_SetAPB3Prescaler+0x24>)
 800146e:	699b      	ldr	r3, [r3, #24]
 8001470:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001474:	4904      	ldr	r1, [pc, #16]	; (8001488 <LL_RCC_SetAPB3Prescaler+0x24>)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	4313      	orrs	r3, r2
 800147a:	618b      	str	r3, [r1, #24]
}
 800147c:	bf00      	nop
 800147e:	370c      	adds	r7, #12
 8001480:	46bd      	mov	sp, r7
 8001482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001486:	4770      	bx	lr
 8001488:	58024400 	.word	0x58024400

0800148c <LL_RCC_SetAPB4Prescaler>:
{
 800148c:	b480      	push	{r7}
 800148e:	b083      	sub	sp, #12
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, Prescaler);
 8001494:	4b06      	ldr	r3, [pc, #24]	; (80014b0 <LL_RCC_SetAPB4Prescaler+0x24>)
 8001496:	6a1b      	ldr	r3, [r3, #32]
 8001498:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800149c:	4904      	ldr	r1, [pc, #16]	; (80014b0 <LL_RCC_SetAPB4Prescaler+0x24>)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	4313      	orrs	r3, r2
 80014a2:	620b      	str	r3, [r1, #32]
}
 80014a4:	bf00      	nop
 80014a6:	370c      	adds	r7, #12
 80014a8:	46bd      	mov	sp, r7
 80014aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ae:	4770      	bx	lr
 80014b0:	58024400 	.word	0x58024400

080014b4 <LL_RCC_PLL_SetSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *         @arg @ref LL_RCC_PLLSOURCE_NONE
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_SetSource(uint32_t PLLSource)
{
 80014b4:	b480      	push	{r7}
 80014b6:	b083      	sub	sp, #12
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLLCKSELR, RCC_PLLCKSELR_PLLSRC, PLLSource);
 80014bc:	4b06      	ldr	r3, [pc, #24]	; (80014d8 <LL_RCC_PLL_SetSource+0x24>)
 80014be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014c0:	f023 0203 	bic.w	r2, r3, #3
 80014c4:	4904      	ldr	r1, [pc, #16]	; (80014d8 <LL_RCC_PLL_SetSource+0x24>)
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	4313      	orrs	r3, r2
 80014ca:	628b      	str	r3, [r1, #40]	; 0x28
}
 80014cc:	bf00      	nop
 80014ce:	370c      	adds	r7, #12
 80014d0:	46bd      	mov	sp, r7
 80014d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d6:	4770      	bx	lr
 80014d8:	58024400 	.word	0x58024400

080014dc <LL_RCC_PLL1_Enable>:
  * @brief  Enable PLL1
  * @rmtoll CR           PLL1ON         LL_RCC_PLL1_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL1_Enable(void)
{
 80014dc:	b480      	push	{r7}
 80014de:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLL1ON);
 80014e0:	4b05      	ldr	r3, [pc, #20]	; (80014f8 <LL_RCC_PLL1_Enable+0x1c>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	4a04      	ldr	r2, [pc, #16]	; (80014f8 <LL_RCC_PLL1_Enable+0x1c>)
 80014e6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80014ea:	6013      	str	r3, [r2, #0]
}
 80014ec:	bf00      	nop
 80014ee:	46bd      	mov	sp, r7
 80014f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f4:	4770      	bx	lr
 80014f6:	bf00      	nop
 80014f8:	58024400 	.word	0x58024400

080014fc <LL_RCC_PLL1_IsReady>:
  * @brief  Check if PLL1 Ready
  * @rmtoll CR           PLL1RDY        LL_RCC_PLL1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_IsReady(void)
{
 80014fc:	b480      	push	{r7}
 80014fe:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == (RCC_CR_PLL1RDY)) ? 1UL : 0UL);
 8001500:	4b07      	ldr	r3, [pc, #28]	; (8001520 <LL_RCC_PLL1_IsReady+0x24>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001508:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800150c:	d101      	bne.n	8001512 <LL_RCC_PLL1_IsReady+0x16>
 800150e:	2301      	movs	r3, #1
 8001510:	e000      	b.n	8001514 <LL_RCC_PLL1_IsReady+0x18>
 8001512:	2300      	movs	r3, #0
}
 8001514:	4618      	mov	r0, r3
 8001516:	46bd      	mov	sp, r7
 8001518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151c:	4770      	bx	lr
 800151e:	bf00      	nop
 8001520:	58024400 	.word	0x58024400

08001524 <LL_RCC_PLL1P_Enable>:
  * @note   This API shall be called only when PLL1 is disabled.
  * @rmtoll PLLCFGR           DIVP1EN         LL_RCC_PLL1P_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL1P_Enable(void)
{
 8001524:	b480      	push	{r7}
 8001526:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVP1EN);
 8001528:	4b05      	ldr	r3, [pc, #20]	; (8001540 <LL_RCC_PLL1P_Enable+0x1c>)
 800152a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800152c:	4a04      	ldr	r2, [pc, #16]	; (8001540 <LL_RCC_PLL1P_Enable+0x1c>)
 800152e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001532:	62d3      	str	r3, [r2, #44]	; 0x2c
}
 8001534:	bf00      	nop
 8001536:	46bd      	mov	sp, r7
 8001538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153c:	4770      	bx	lr
 800153e:	bf00      	nop
 8001540:	58024400 	.word	0x58024400

08001544 <LL_RCC_PLL1_SetVCOOutputRange>:
  *         @arg @ref LL_RCC_PLLVCORANGE_WIDE
  *         @arg @ref LL_RCC_PLLVCORANGE_MEDIUM
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL1_SetVCOOutputRange(uint32_t VCORange)
{
 8001544:	b480      	push	{r7}
 8001546:	b083      	sub	sp, #12
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLL1VCOSEL, VCORange << RCC_PLLCFGR_PLL1VCOSEL_Pos);
 800154c:	4b07      	ldr	r3, [pc, #28]	; (800156c <LL_RCC_PLL1_SetVCOOutputRange+0x28>)
 800154e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001550:	f023 0202 	bic.w	r2, r3, #2
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	005b      	lsls	r3, r3, #1
 8001558:	4904      	ldr	r1, [pc, #16]	; (800156c <LL_RCC_PLL1_SetVCOOutputRange+0x28>)
 800155a:	4313      	orrs	r3, r2
 800155c:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800155e:	bf00      	nop
 8001560:	370c      	adds	r7, #12
 8001562:	46bd      	mov	sp, r7
 8001564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001568:	4770      	bx	lr
 800156a:	bf00      	nop
 800156c:	58024400 	.word	0x58024400

08001570 <LL_RCC_PLL1_SetVCOInputRange>:
  *         @arg @ref LL_RCC_PLLINPUTRANGE_4_8
  *         @arg @ref LL_RCC_PLLINPUTRANGE_8_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL1_SetVCOInputRange(uint32_t InputRange)
{
 8001570:	b480      	push	{r7}
 8001572:	b083      	sub	sp, #12
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLL1RGE, InputRange << RCC_PLLCFGR_PLL1RGE_Pos);
 8001578:	4b07      	ldr	r3, [pc, #28]	; (8001598 <LL_RCC_PLL1_SetVCOInputRange+0x28>)
 800157a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800157c:	f023 020c 	bic.w	r2, r3, #12
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	009b      	lsls	r3, r3, #2
 8001584:	4904      	ldr	r1, [pc, #16]	; (8001598 <LL_RCC_PLL1_SetVCOInputRange+0x28>)
 8001586:	4313      	orrs	r3, r2
 8001588:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800158a:	bf00      	nop
 800158c:	370c      	adds	r7, #12
 800158e:	46bd      	mov	sp, r7
 8001590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001594:	4770      	bx	lr
 8001596:	bf00      	nop
 8001598:	58024400 	.word	0x58024400

0800159c <LL_RCC_PLL1_SetN>:
  * @note   This API shall be called only when PLL1 is disabled.
  * @rmtoll PLL1DIVR        N1          LL_RCC_PLL1_SetN
  * @param  N parameter can be a value between 4 and 512
  */
__STATIC_INLINE void LL_RCC_PLL1_SetN(uint32_t N)
{
 800159c:	b480      	push	{r7}
 800159e:	b083      	sub	sp, #12
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLL1DIVR, RCC_PLL1DIVR_N1, (N - 1UL) << RCC_PLL1DIVR_N1_Pos);
 80015a4:	4b07      	ldr	r3, [pc, #28]	; (80015c4 <LL_RCC_PLL1_SetN+0x28>)
 80015a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80015a8:	4b07      	ldr	r3, [pc, #28]	; (80015c8 <LL_RCC_PLL1_SetN+0x2c>)
 80015aa:	4013      	ands	r3, r2
 80015ac:	687a      	ldr	r2, [r7, #4]
 80015ae:	3a01      	subs	r2, #1
 80015b0:	4904      	ldr	r1, [pc, #16]	; (80015c4 <LL_RCC_PLL1_SetN+0x28>)
 80015b2:	4313      	orrs	r3, r2
 80015b4:	630b      	str	r3, [r1, #48]	; 0x30
}
 80015b6:	bf00      	nop
 80015b8:	370c      	adds	r7, #12
 80015ba:	46bd      	mov	sp, r7
 80015bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c0:	4770      	bx	lr
 80015c2:	bf00      	nop
 80015c4:	58024400 	.word	0x58024400
 80015c8:	fffffe00 	.word	0xfffffe00

080015cc <LL_RCC_PLL1_SetM>:
  * @note   This API shall be called only when PLL1 is disabled.
  * @rmtoll PLLCKSELR       DIVM1          LL_RCC_PLL1_SetM
  * @param  M parameter can be a value between 0 and 63
  */
__STATIC_INLINE void LL_RCC_PLL1_SetM(uint32_t M)
{
 80015cc:	b480      	push	{r7}
 80015ce:	b083      	sub	sp, #12
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLLCKSELR, RCC_PLLCKSELR_DIVM1, M << RCC_PLLCKSELR_DIVM1_Pos);
 80015d4:	4b07      	ldr	r3, [pc, #28]	; (80015f4 <LL_RCC_PLL1_SetM+0x28>)
 80015d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015d8:	f423 727c 	bic.w	r2, r3, #1008	; 0x3f0
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	011b      	lsls	r3, r3, #4
 80015e0:	4904      	ldr	r1, [pc, #16]	; (80015f4 <LL_RCC_PLL1_SetM+0x28>)
 80015e2:	4313      	orrs	r3, r2
 80015e4:	628b      	str	r3, [r1, #40]	; 0x28
}
 80015e6:	bf00      	nop
 80015e8:	370c      	adds	r7, #12
 80015ea:	46bd      	mov	sp, r7
 80015ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f0:	4770      	bx	lr
 80015f2:	bf00      	nop
 80015f4:	58024400 	.word	0x58024400

080015f8 <LL_RCC_PLL1_SetP>:
  * @param  P parameter can be a value between 2 (or 1*) and 128 (ODD division factor not supported)
  *
  * (*) : For stm32h72xxx and stm32h73xxx family lines.
  */
__STATIC_INLINE void LL_RCC_PLL1_SetP(uint32_t P)
{
 80015f8:	b480      	push	{r7}
 80015fa:	b083      	sub	sp, #12
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLL1DIVR, RCC_PLL1DIVR_P1, (P - 1UL) << RCC_PLL1DIVR_P1_Pos);
 8001600:	4b07      	ldr	r3, [pc, #28]	; (8001620 <LL_RCC_PLL1_SetP+0x28>)
 8001602:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001604:	f423 427e 	bic.w	r2, r3, #65024	; 0xfe00
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	3b01      	subs	r3, #1
 800160c:	025b      	lsls	r3, r3, #9
 800160e:	4904      	ldr	r1, [pc, #16]	; (8001620 <LL_RCC_PLL1_SetP+0x28>)
 8001610:	4313      	orrs	r3, r2
 8001612:	630b      	str	r3, [r1, #48]	; 0x30
}
 8001614:	bf00      	nop
 8001616:	370c      	adds	r7, #12
 8001618:	46bd      	mov	sp, r7
 800161a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161e:	4770      	bx	lr
 8001620:	58024400 	.word	0x58024400

08001624 <LL_RCC_PLL1_SetQ>:
  * @note   This API shall be called only when PLL1 is disabled.
  * @rmtoll PLL1DIVR        Q1          LL_RCC_PLL1_SetQ
  * @param  Q parameter can be a value between 1 and 128
  */
__STATIC_INLINE void LL_RCC_PLL1_SetQ(uint32_t Q)
{
 8001624:	b480      	push	{r7}
 8001626:	b083      	sub	sp, #12
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLL1DIVR, RCC_PLL1DIVR_Q1, (Q - 1UL) << RCC_PLL1DIVR_Q1_Pos);
 800162c:	4b07      	ldr	r3, [pc, #28]	; (800164c <LL_RCC_PLL1_SetQ+0x28>)
 800162e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001630:	f423 02fe 	bic.w	r2, r3, #8323072	; 0x7f0000
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	3b01      	subs	r3, #1
 8001638:	041b      	lsls	r3, r3, #16
 800163a:	4904      	ldr	r1, [pc, #16]	; (800164c <LL_RCC_PLL1_SetQ+0x28>)
 800163c:	4313      	orrs	r3, r2
 800163e:	630b      	str	r3, [r1, #48]	; 0x30
}
 8001640:	bf00      	nop
 8001642:	370c      	adds	r7, #12
 8001644:	46bd      	mov	sp, r7
 8001646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164a:	4770      	bx	lr
 800164c:	58024400 	.word	0x58024400

08001650 <LL_RCC_PLL1_SetR>:
  * @note   This API shall be called only when PLL1 is disabled.
  * @rmtoll PLL1DIVR        R1          LL_RCC_PLL1_SetR
  * @param  R parameter can be a value between 1 and 128
  */
__STATIC_INLINE void LL_RCC_PLL1_SetR(uint32_t R)
{
 8001650:	b480      	push	{r7}
 8001652:	b083      	sub	sp, #12
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLL1DIVR, RCC_PLL1DIVR_R1, (R - 1UL) << RCC_PLL1DIVR_R1_Pos);
 8001658:	4b07      	ldr	r3, [pc, #28]	; (8001678 <LL_RCC_PLL1_SetR+0x28>)
 800165a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800165c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	3b01      	subs	r3, #1
 8001664:	061b      	lsls	r3, r3, #24
 8001666:	4904      	ldr	r1, [pc, #16]	; (8001678 <LL_RCC_PLL1_SetR+0x28>)
 8001668:	4313      	orrs	r3, r2
 800166a:	630b      	str	r3, [r1, #48]	; 0x30
}
 800166c:	bf00      	nop
 800166e:	370c      	adds	r7, #12
 8001670:	46bd      	mov	sp, r7
 8001672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001676:	4770      	bx	lr
 8001678:	58024400 	.word	0x58024400

0800167c <LL_RCC_PLL2_Enable>:
  * @brief  Enable PLL2
  * @rmtoll CR           PLL2ON         LL_RCC_PLL2_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL2_Enable(void)
{
 800167c:	b480      	push	{r7}
 800167e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLL2ON);
 8001680:	4b05      	ldr	r3, [pc, #20]	; (8001698 <LL_RCC_PLL2_Enable+0x1c>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4a04      	ldr	r2, [pc, #16]	; (8001698 <LL_RCC_PLL2_Enable+0x1c>)
 8001686:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800168a:	6013      	str	r3, [r2, #0]
}
 800168c:	bf00      	nop
 800168e:	46bd      	mov	sp, r7
 8001690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001694:	4770      	bx	lr
 8001696:	bf00      	nop
 8001698:	58024400 	.word	0x58024400

0800169c <LL_RCC_PLL2_IsReady>:
  * @brief  Check if PLL2 Ready
  * @rmtoll CR           PLL2RDY        LL_RCC_PLL2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_IsReady(void)
{
 800169c:	b480      	push	{r7}
 800169e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLL2RDY) == (RCC_CR_PLL2RDY)) ? 1UL : 0UL);
 80016a0:	4b07      	ldr	r3, [pc, #28]	; (80016c0 <LL_RCC_PLL2_IsReady+0x24>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80016a8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80016ac:	d101      	bne.n	80016b2 <LL_RCC_PLL2_IsReady+0x16>
 80016ae:	2301      	movs	r3, #1
 80016b0:	e000      	b.n	80016b4 <LL_RCC_PLL2_IsReady+0x18>
 80016b2:	2300      	movs	r3, #0
}
 80016b4:	4618      	mov	r0, r3
 80016b6:	46bd      	mov	sp, r7
 80016b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016bc:	4770      	bx	lr
 80016be:	bf00      	nop
 80016c0:	58024400 	.word	0x58024400

080016c4 <LL_RCC_PLL2P_Enable>:
  * @note   This API shall be called only when PLL2 is disabled.
  * @rmtoll PLLCFGR           DIVP2EN         LL_RCC_PLL2P_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL2P_Enable(void)
{
 80016c4:	b480      	push	{r7}
 80016c6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVP2EN);
 80016c8:	4b05      	ldr	r3, [pc, #20]	; (80016e0 <LL_RCC_PLL2P_Enable+0x1c>)
 80016ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016cc:	4a04      	ldr	r2, [pc, #16]	; (80016e0 <LL_RCC_PLL2P_Enable+0x1c>)
 80016ce:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80016d2:	62d3      	str	r3, [r2, #44]	; 0x2c
}
 80016d4:	bf00      	nop
 80016d6:	46bd      	mov	sp, r7
 80016d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016dc:	4770      	bx	lr
 80016de:	bf00      	nop
 80016e0:	58024400 	.word	0x58024400

080016e4 <LL_RCC_PLL2_SetVCOOutputRange>:
  *         @arg @ref LL_RCC_PLLVCORANGE_WIDE
  *         @arg @ref LL_RCC_PLLVCORANGE_MEDIUM
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL2_SetVCOOutputRange(uint32_t VCORange)
{
 80016e4:	b480      	push	{r7}
 80016e6:	b083      	sub	sp, #12
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLL2VCOSEL, VCORange << RCC_PLLCFGR_PLL2VCOSEL_Pos);
 80016ec:	4b07      	ldr	r3, [pc, #28]	; (800170c <LL_RCC_PLL2_SetVCOOutputRange+0x28>)
 80016ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016f0:	f023 0220 	bic.w	r2, r3, #32
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	015b      	lsls	r3, r3, #5
 80016f8:	4904      	ldr	r1, [pc, #16]	; (800170c <LL_RCC_PLL2_SetVCOOutputRange+0x28>)
 80016fa:	4313      	orrs	r3, r2
 80016fc:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 80016fe:	bf00      	nop
 8001700:	370c      	adds	r7, #12
 8001702:	46bd      	mov	sp, r7
 8001704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001708:	4770      	bx	lr
 800170a:	bf00      	nop
 800170c:	58024400 	.word	0x58024400

08001710 <LL_RCC_PLL2_SetVCOInputRange>:
  *         @arg @ref LL_RCC_PLLINPUTRANGE_4_8
  *         @arg @ref LL_RCC_PLLINPUTRANGE_8_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL2_SetVCOInputRange(uint32_t InputRange)
{
 8001710:	b480      	push	{r7}
 8001712:	b083      	sub	sp, #12
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLL2RGE, InputRange << RCC_PLLCFGR_PLL2RGE_Pos);
 8001718:	4b07      	ldr	r3, [pc, #28]	; (8001738 <LL_RCC_PLL2_SetVCOInputRange+0x28>)
 800171a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800171c:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	019b      	lsls	r3, r3, #6
 8001724:	4904      	ldr	r1, [pc, #16]	; (8001738 <LL_RCC_PLL2_SetVCOInputRange+0x28>)
 8001726:	4313      	orrs	r3, r2
 8001728:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800172a:	bf00      	nop
 800172c:	370c      	adds	r7, #12
 800172e:	46bd      	mov	sp, r7
 8001730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001734:	4770      	bx	lr
 8001736:	bf00      	nop
 8001738:	58024400 	.word	0x58024400

0800173c <LL_RCC_PLL2_SetN>:
  * @note   This API shall be called only when PLL2 is disabled.
  * @rmtoll PLL2DIVR        N2          LL_RCC_PLL2_SetN
  * @param  N parameter can be a value between 4 and 512
  */
__STATIC_INLINE void LL_RCC_PLL2_SetN(uint32_t N)
{
 800173c:	b480      	push	{r7}
 800173e:	b083      	sub	sp, #12
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLL2DIVR, RCC_PLL2DIVR_N2, (N - 1UL) << RCC_PLL2DIVR_N2_Pos);
 8001744:	4b07      	ldr	r3, [pc, #28]	; (8001764 <LL_RCC_PLL2_SetN+0x28>)
 8001746:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001748:	4b07      	ldr	r3, [pc, #28]	; (8001768 <LL_RCC_PLL2_SetN+0x2c>)
 800174a:	4013      	ands	r3, r2
 800174c:	687a      	ldr	r2, [r7, #4]
 800174e:	3a01      	subs	r2, #1
 8001750:	4904      	ldr	r1, [pc, #16]	; (8001764 <LL_RCC_PLL2_SetN+0x28>)
 8001752:	4313      	orrs	r3, r2
 8001754:	638b      	str	r3, [r1, #56]	; 0x38
}
 8001756:	bf00      	nop
 8001758:	370c      	adds	r7, #12
 800175a:	46bd      	mov	sp, r7
 800175c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001760:	4770      	bx	lr
 8001762:	bf00      	nop
 8001764:	58024400 	.word	0x58024400
 8001768:	fffffe00 	.word	0xfffffe00

0800176c <LL_RCC_PLL2_SetM>:
  * @note   This API shall be called only when PLL2 is disabled.
  * @rmtoll PLLCKSELR       DIVM2          LL_RCC_PLL2_SetM
  * @param  M parameter can be a value between 0 and 63
  */
__STATIC_INLINE void LL_RCC_PLL2_SetM(uint32_t M)
{
 800176c:	b480      	push	{r7}
 800176e:	b083      	sub	sp, #12
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLLCKSELR, RCC_PLLCKSELR_DIVM2, M << RCC_PLLCKSELR_DIVM2_Pos);
 8001774:	4b07      	ldr	r3, [pc, #28]	; (8001794 <LL_RCC_PLL2_SetM+0x28>)
 8001776:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001778:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	031b      	lsls	r3, r3, #12
 8001780:	4904      	ldr	r1, [pc, #16]	; (8001794 <LL_RCC_PLL2_SetM+0x28>)
 8001782:	4313      	orrs	r3, r2
 8001784:	628b      	str	r3, [r1, #40]	; 0x28
}
 8001786:	bf00      	nop
 8001788:	370c      	adds	r7, #12
 800178a:	46bd      	mov	sp, r7
 800178c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001790:	4770      	bx	lr
 8001792:	bf00      	nop
 8001794:	58024400 	.word	0x58024400

08001798 <LL_RCC_PLL2_SetP>:
  * @note   This API shall be called only when PLL2 is disabled.
  * @rmtoll PLL2DIVR        P2          LL_RCC_PLL2_SetP
  * @param  P parameter can be a value between 1 and 128
  */
__STATIC_INLINE void LL_RCC_PLL2_SetP(uint32_t P)
{
 8001798:	b480      	push	{r7}
 800179a:	b083      	sub	sp, #12
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLL2DIVR, RCC_PLL2DIVR_P2, (P - 1UL) << RCC_PLL2DIVR_P2_Pos);
 80017a0:	4b07      	ldr	r3, [pc, #28]	; (80017c0 <LL_RCC_PLL2_SetP+0x28>)
 80017a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017a4:	f423 427e 	bic.w	r2, r3, #65024	; 0xfe00
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	3b01      	subs	r3, #1
 80017ac:	025b      	lsls	r3, r3, #9
 80017ae:	4904      	ldr	r1, [pc, #16]	; (80017c0 <LL_RCC_PLL2_SetP+0x28>)
 80017b0:	4313      	orrs	r3, r2
 80017b2:	638b      	str	r3, [r1, #56]	; 0x38
}
 80017b4:	bf00      	nop
 80017b6:	370c      	adds	r7, #12
 80017b8:	46bd      	mov	sp, r7
 80017ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017be:	4770      	bx	lr
 80017c0:	58024400 	.word	0x58024400

080017c4 <LL_RCC_PLL2_SetQ>:
  * @note   This API shall be called only when PLL2 is disabled.
  * @rmtoll PLL2DIVR        Q2          LL_RCC_PLL2_SetQ
  * @param  Q parameter can be a value between 1 and 128
  */
__STATIC_INLINE void LL_RCC_PLL2_SetQ(uint32_t Q)
{
 80017c4:	b480      	push	{r7}
 80017c6:	b083      	sub	sp, #12
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLL2DIVR, RCC_PLL2DIVR_Q2, (Q - 1UL) << RCC_PLL2DIVR_Q2_Pos);
 80017cc:	4b07      	ldr	r3, [pc, #28]	; (80017ec <LL_RCC_PLL2_SetQ+0x28>)
 80017ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017d0:	f423 02fe 	bic.w	r2, r3, #8323072	; 0x7f0000
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	3b01      	subs	r3, #1
 80017d8:	041b      	lsls	r3, r3, #16
 80017da:	4904      	ldr	r1, [pc, #16]	; (80017ec <LL_RCC_PLL2_SetQ+0x28>)
 80017dc:	4313      	orrs	r3, r2
 80017de:	638b      	str	r3, [r1, #56]	; 0x38
}
 80017e0:	bf00      	nop
 80017e2:	370c      	adds	r7, #12
 80017e4:	46bd      	mov	sp, r7
 80017e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ea:	4770      	bx	lr
 80017ec:	58024400 	.word	0x58024400

080017f0 <LL_RCC_PLL2_SetR>:
  * @note   This API shall be called only when PLL2 is disabled.
  * @rmtoll PLL2DIVR        R2          LL_RCC_PLL2_SetR
  * @param  R parameter can be a value between 1 and 128
  */
__STATIC_INLINE void LL_RCC_PLL2_SetR(uint32_t R)
{
 80017f0:	b480      	push	{r7}
 80017f2:	b083      	sub	sp, #12
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->PLL2DIVR, RCC_PLL2DIVR_R2, (R - 1UL) << RCC_PLL2DIVR_R2_Pos);
 80017f8:	4b07      	ldr	r3, [pc, #28]	; (8001818 <LL_RCC_PLL2_SetR+0x28>)
 80017fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017fc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	3b01      	subs	r3, #1
 8001804:	061b      	lsls	r3, r3, #24
 8001806:	4904      	ldr	r1, [pc, #16]	; (8001818 <LL_RCC_PLL2_SetR+0x28>)
 8001808:	4313      	orrs	r3, r2
 800180a:	638b      	str	r3, [r1, #56]	; 0x38
}
 800180c:	bf00      	nop
 800180e:	370c      	adds	r7, #12
 8001810:	46bd      	mov	sp, r7
 8001812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001816:	4770      	bx	lr
 8001818:	58024400 	.word	0x58024400

0800181c <LL_APB4_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB4_GRP1_EnableClock(uint32_t Periphs)
{
 800181c:	b480      	push	{r7}
 800181e:	b085      	sub	sp, #20
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB4ENR, Periphs);
 8001824:	4b0a      	ldr	r3, [pc, #40]	; (8001850 <LL_APB4_GRP1_EnableClock+0x34>)
 8001826:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 800182a:	4909      	ldr	r1, [pc, #36]	; (8001850 <LL_APB4_GRP1_EnableClock+0x34>)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	4313      	orrs	r3, r2
 8001830:	f8c1 30f4 	str.w	r3, [r1, #244]	; 0xf4
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB4ENR, Periphs);
 8001834:	4b06      	ldr	r3, [pc, #24]	; (8001850 <LL_APB4_GRP1_EnableClock+0x34>)
 8001836:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	4013      	ands	r3, r2
 800183e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001840:	68fb      	ldr	r3, [r7, #12]
}
 8001842:	bf00      	nop
 8001844:	3714      	adds	r7, #20
 8001846:	46bd      	mov	sp, r7
 8001848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184c:	4770      	bx	lr
 800184e:	bf00      	nop
 8001850:	58024400 	.word	0x58024400

08001854 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_6
  *         @arg @ref LL_FLASH_LATENCY_7
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8001854:	b480      	push	{r7}
 8001856:	b083      	sub	sp, #12
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 800185c:	4b06      	ldr	r3, [pc, #24]	; (8001878 <LL_FLASH_SetLatency+0x24>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f023 020f 	bic.w	r2, r3, #15
 8001864:	4904      	ldr	r1, [pc, #16]	; (8001878 <LL_FLASH_SetLatency+0x24>)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	4313      	orrs	r3, r2
 800186a:	600b      	str	r3, [r1, #0]
}
 800186c:	bf00      	nop
 800186e:	370c      	adds	r7, #12
 8001870:	46bd      	mov	sp, r7
 8001872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001876:	4770      	bx	lr
 8001878:	52002000 	.word	0x52002000

0800187c <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_5
  *         @arg @ref LL_FLASH_LATENCY_6
  *         @arg @ref LL_FLASH_LATENCY_7
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 800187c:	b480      	push	{r7}
 800187e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8001880:	4b04      	ldr	r3, [pc, #16]	; (8001894 <LL_FLASH_GetLatency+0x18>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f003 030f 	and.w	r3, r3, #15
}
 8001888:	4618      	mov	r0, r3
 800188a:	46bd      	mov	sp, r7
 800188c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001890:	4770      	bx	lr
 8001892:	bf00      	nop
 8001894:	52002000 	.word	0x52002000

08001898 <LL_PWR_ConfigSupply>:
  *         @arg @ref LL_PWR_SMPS_2V5_SUPPLIES_EXT
  *         @arg @ref LL_PWR_EXTERNAL_SOURCE_SUPPLY
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ConfigSupply(uint32_t SupplySource)
{
 8001898:	b480      	push	{r7}
 800189a:	b083      	sub	sp, #12
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  /* Set the power supply configuration */
  MODIFY_REG(PWR->CR3, (PWR_CR3_SMPSLEVEL | PWR_CR3_SMPSEXTHP | PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS), SupplySource);
 80018a0:	4b06      	ldr	r3, [pc, #24]	; (80018bc <LL_PWR_ConfigSupply+0x24>)
 80018a2:	68db      	ldr	r3, [r3, #12]
 80018a4:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 80018a8:	4904      	ldr	r1, [pc, #16]	; (80018bc <LL_PWR_ConfigSupply+0x24>)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	4313      	orrs	r3, r2
 80018ae:	60cb      	str	r3, [r1, #12]
}
 80018b0:	bf00      	nop
 80018b2:	370c      	adds	r7, #12
 80018b4:	46bd      	mov	sp, r7
 80018b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ba:	4770      	bx	lr
 80018bc:	58024800 	.word	0x58024800

080018c0 <LL_PWR_SetRegulVoltageScaling>:
  * @note   For all H7 lines except STM32H7Axxx and STM32H7Bxxx lines, VOS0
  *         is applied when PWR_D3CR_VOS[1:0] = 0b11 and  SYSCFG_PWRCR_ODEN = 0b1.
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 80018c0:	b480      	push	{r7}
 80018c2:	b083      	sub	sp, #12
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
#if defined (PWR_CPUCR_PDDS_D2)
  MODIFY_REG(PWR->D3CR, PWR_D3CR_VOS, VoltageScaling);
 80018c8:	4b06      	ldr	r3, [pc, #24]	; (80018e4 <LL_PWR_SetRegulVoltageScaling+0x24>)
 80018ca:	699b      	ldr	r3, [r3, #24]
 80018cc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80018d0:	4904      	ldr	r1, [pc, #16]	; (80018e4 <LL_PWR_SetRegulVoltageScaling+0x24>)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	4313      	orrs	r3, r2
 80018d6:	618b      	str	r3, [r1, #24]
#else
  MODIFY_REG(PWR->SRDCR, PWR_SRDCR_VOS, VoltageScaling);
#endif /* PWR_CPUCR_PDDS_D2 */
}
 80018d8:	bf00      	nop
 80018da:	370c      	adds	r7, #12
 80018dc:	46bd      	mov	sp, r7
 80018de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e2:	4770      	bx	lr
 80018e4:	58024800 	.word	0x58024800

080018e8 <LL_PWR_IsActiveFlag_VOS>:
  *         or if its output voltage is still changing to the required voltage level
  * @rmtoll D3CR   VOSRDY       LL_PWR_IsActiveFlag_VOS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(void)
{
 80018e8:	b480      	push	{r7}
 80018ea:	af00      	add	r7, sp, #0
#if defined (PWR_CPUCR_PDDS_D2)
  return ((READ_BIT(PWR->D3CR, PWR_D3CR_VOSRDY) == (PWR_D3CR_VOSRDY)) ? 1UL : 0UL);
 80018ec:	4b07      	ldr	r3, [pc, #28]	; (800190c <LL_PWR_IsActiveFlag_VOS+0x24>)
 80018ee:	699b      	ldr	r3, [r3, #24]
 80018f0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80018f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80018f8:	d101      	bne.n	80018fe <LL_PWR_IsActiveFlag_VOS+0x16>
 80018fa:	2301      	movs	r3, #1
 80018fc:	e000      	b.n	8001900 <LL_PWR_IsActiveFlag_VOS+0x18>
 80018fe:	2300      	movs	r3, #0
#else
  return ((READ_BIT(PWR->SRDCR, PWR_SRDCR_VOSRDY) == (PWR_SRDCR_VOSRDY)) ? 1UL : 0UL);
#endif /* PWR_CPUCR_PDDS_D2 */
}
 8001900:	4618      	mov	r0, r3
 8001902:	46bd      	mov	sp, r7
 8001904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001908:	4770      	bx	lr
 800190a:	bf00      	nop
 800190c:	58024800 	.word	0x58024800

08001910 <LL_GPIO_IsInputPinSet>:
{
 8001910:	b480      	push	{r7}
 8001912:	b083      	sub	sp, #12
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
 8001918:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	691a      	ldr	r2, [r3, #16]
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	4013      	ands	r3, r2
 8001922:	683a      	ldr	r2, [r7, #0]
 8001924:	429a      	cmp	r2, r3
 8001926:	d101      	bne.n	800192c <LL_GPIO_IsInputPinSet+0x1c>
 8001928:	2301      	movs	r3, #1
 800192a:	e000      	b.n	800192e <LL_GPIO_IsInputPinSet+0x1e>
 800192c:	2300      	movs	r3, #0
}
 800192e:	4618      	mov	r0, r3
 8001930:	370c      	adds	r7, #12
 8001932:	46bd      	mov	sp, r7
 8001934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001938:	4770      	bx	lr
	...

0800193c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB4_GRP1_EnableClock(LL_APB4_GRP1_PERIPH_SYSCFG);
 8001940:	2002      	movs	r0, #2
 8001942:	f7ff ff6b 	bl	800181c <LL_APB4_GRP1_EnableClock>

  /* System interrupt init*/
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001946:	2003      	movs	r0, #3
 8001948:	f7ff fc2c 	bl	80011a4 <__NVIC_SetPriorityGrouping>

  /* SysTick_IRQn interrupt configuration */
  NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
 800194c:	f7ff fc4e 	bl	80011ec <__NVIC_GetPriorityGrouping>
 8001950:	4603      	mov	r3, r0
 8001952:	2200      	movs	r2, #0
 8001954:	210f      	movs	r1, #15
 8001956:	4618      	mov	r0, r3
 8001958:	f7ff fc80 	bl	800125c <NVIC_EncodePriority>
 800195c:	4603      	mov	r3, r0
 800195e:	4619      	mov	r1, r3
 8001960:	f04f 30ff 	mov.w	r0, #4294967295
 8001964:	f7ff fc50 	bl	8001208 <__NVIC_SetPriority>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001968:	f000 f8a2 	bl	8001ab0 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800196c:	f000 f912 	bl	8001b94 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001970:	f7ff fbcc 	bl	800110c <MX_GPIO_Init>
  MX_DMA_Init();
 8001974:	f7ff fb76 	bl	8001064 <MX_DMA_Init>
  MX_TIM1_Init();
 8001978:	f001 fb7c 	bl	8003074 <MX_TIM1_Init>
  MX_ADC2_Init();
 800197c:	f7ff f878 	bl	8000a70 <MX_ADC2_Init>
  MX_ADC1_Init();
 8001980:	f7fe ffa0 	bl	80008c4 <MX_ADC1_Init>
  MX_TIM8_Init();
 8001984:	f001 fd5c 	bl	8003440 <MX_TIM8_Init>
  MX_TIM3_Init();
 8001988:	f001 fc9e 	bl	80032c8 <MX_TIM3_Init>
  MX_TIM13_Init();
 800198c:	f001 fe60 	bl	8003650 <MX_TIM13_Init>
  MX_TIM2_Init();
 8001990:	f001 fc14 	bl	80031bc <MX_TIM2_Init>
  MX_TIM4_Init();
 8001994:	f001 fd14 	bl	80033c0 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */



	 ADC1_Init_Custom(adc_buffer);
 8001998:	4836      	ldr	r0, [pc, #216]	; (8001a74 <main+0x138>)
 800199a:	f7ff fa29 	bl	8000df0 <ADC1_Init_Custom>
	 ADC2_Init_Custom(adc2_buffer);
 800199e:	4836      	ldr	r0, [pc, #216]	; (8001a78 <main+0x13c>)
 80019a0:	f7ff fa70 	bl	8000e84 <ADC2_Init_Custom>

	 Mesurments_Start();
 80019a4:	f000 ff0c 	bl	80027c0 <Mesurments_Start>

	 PowerOnSequence_Start();
 80019a8:	f000 fe34 	bl	8002614 <PowerOnSequence_Start>

	 CEC_Start();
 80019ac:	f000 fef6 	bl	800279c <CEC_Start>

	 Fan_Start();
 80019b0:	f000 feb2 	bl	8002718 <Fan_Start>

	 OCP_Init(output_max_current_ocp, 0.01f);
 80019b4:	4b31      	ldr	r3, [pc, #196]	; (8001a7c <main+0x140>)
 80019b6:	edd3 7a00 	vldr	s15, [r3]
 80019ba:	eddf 0a31 	vldr	s1, [pc, #196]	; 8001a80 <main+0x144>
 80019be:	eeb0 0a67 	vmov.f32	s0, s15
 80019c2:	f000 fbed 	bl	80021a0 <OCP_Init>

	 Buck_Start();
 80019c6:	f000 fed1 	bl	800276c <Buck_Start>

  Controll_Start();
 80019ca:	f000 fec3 	bl	8002754 <Controll_Start>
  /* USER CODE BEGIN WHILE */
  while (1)
  {


	  	test++;
 80019ce:	4b2d      	ldr	r3, [pc, #180]	; (8001a84 <main+0x148>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	3301      	adds	r3, #1
 80019d4:	4a2b      	ldr	r2, [pc, #172]	; (8001a84 <main+0x148>)
 80019d6:	6013      	str	r3, [r2, #0]

	  	voltage_out = convert_adc_to_voltage(adc_buffer[0]);
 80019d8:	4b26      	ldr	r3, [pc, #152]	; (8001a74 <main+0x138>)
 80019da:	881b      	ldrh	r3, [r3, #0]
 80019dc:	4618      	mov	r0, r3
 80019de:	f000 f8fd 	bl	8001bdc <convert_adc_to_voltage>
 80019e2:	eef0 7a40 	vmov.f32	s15, s0
 80019e6:	4b28      	ldr	r3, [pc, #160]	; (8001a88 <main+0x14c>)
 80019e8:	edc3 7a00 	vstr	s15, [r3]
	  	voltage_in = adc_to_voltage(adc2_buffer[0]);
 80019ec:	4b22      	ldr	r3, [pc, #136]	; (8001a78 <main+0x13c>)
 80019ee:	881b      	ldrh	r3, [r3, #0]
 80019f0:	4618      	mov	r0, r3
 80019f2:	f000 f911 	bl	8001c18 <adc_to_voltage>
 80019f6:	eef0 7a40 	vmov.f32	s15, s0
 80019fa:	4b24      	ldr	r3, [pc, #144]	; (8001a8c <main+0x150>)
 80019fc:	edc3 7a00 	vstr	s15, [r3]
	  	current_out = adc_to_current_out(adc2_buffer[1]);
 8001a00:	4b1d      	ldr	r3, [pc, #116]	; (8001a78 <main+0x13c>)
 8001a02:	885b      	ldrh	r3, [r3, #2]
 8001a04:	4618      	mov	r0, r3
 8001a06:	f000 f925 	bl	8001c54 <adc_to_current_out>
 8001a0a:	eef0 7a40 	vmov.f32	s15, s0
 8001a0e:	4b20      	ldr	r3, [pc, #128]	; (8001a90 <main+0x154>)
 8001a10:	edc3 7a00 	vstr	s15, [r3]


	    buck_fault = LL_GPIO_IsInputPinSet(GPIOC, LL_GPIO_PIN_2);
 8001a14:	2104      	movs	r1, #4
 8001a16:	481f      	ldr	r0, [pc, #124]	; (8001a94 <main+0x158>)
 8001a18:	f7ff ff7a 	bl	8001910 <LL_GPIO_IsInputPinSet>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	b29a      	uxth	r2, r3
 8001a20:	4b1d      	ldr	r3, [pc, #116]	; (8001a98 <main+0x15c>)
 8001a22:	801a      	strh	r2, [r3, #0]
	    cec_fault = LL_GPIO_IsInputPinSet(GPIOC, LL_GPIO_PIN_9);
 8001a24:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a28:	481a      	ldr	r0, [pc, #104]	; (8001a94 <main+0x158>)
 8001a2a:	f7ff ff71 	bl	8001910 <LL_GPIO_IsInputPinSet>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	b29a      	uxth	r2, r3
 8001a32:	4b1a      	ldr	r3, [pc, #104]	; (8001a9c <main+0x160>)
 8001a34:	801a      	strh	r2, [r3, #0]
	    half_bridge_fault = LL_GPIO_IsInputPinSet(GPIOD, LL_GPIO_PIN_4);
 8001a36:	2110      	movs	r1, #16
 8001a38:	4819      	ldr	r0, [pc, #100]	; (8001aa0 <main+0x164>)
 8001a3a:	f7ff ff69 	bl	8001910 <LL_GPIO_IsInputPinSet>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	b29a      	uxth	r2, r3
 8001a42:	4b18      	ldr	r3, [pc, #96]	; (8001aa4 <main+0x168>)
 8001a44:	801a      	strh	r2, [r3, #0]



	    ocp_state = OCP_Check(current_out);
 8001a46:	4b12      	ldr	r3, [pc, #72]	; (8001a90 <main+0x154>)
 8001a48:	edd3 7a00 	vldr	s15, [r3]
 8001a4c:	eeb0 0a67 	vmov.f32	s0, s15
 8001a50:	f000 fbce 	bl	80021f0 <OCP_Check>
 8001a54:	4603      	mov	r3, r0
 8001a56:	b29a      	uxth	r2, r3
 8001a58:	4b13      	ldr	r3, [pc, #76]	; (8001aa8 <main+0x16c>)
 8001a5a:	801a      	strh	r2, [r3, #0]

//	    setpoint = IPC_SHARED->nap_zadane;

	    state = IPC_SHARED->stan_przeksztaltnika;
 8001a5c:	f04f 5360 	mov.w	r3, #939524096	; 0x38000000
 8001a60:	7a1b      	ldrb	r3, [r3, #8]
 8001a62:	b29a      	uxth	r2, r3
 8001a64:	4b11      	ldr	r3, [pc, #68]	; (8001aac <main+0x170>)
 8001a66:	801a      	strh	r2, [r3, #0]

	    IPC_SHARED->nap_wejsciowe = voltage_out;
 8001a68:	f04f 5260 	mov.w	r2, #939524096	; 0x38000000
 8001a6c:	4b06      	ldr	r3, [pc, #24]	; (8001a88 <main+0x14c>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	6053      	str	r3, [r2, #4]
	  	test++;
 8001a72:	e7ac      	b.n	80019ce <main+0x92>
 8001a74:	24000034 	.word	0x24000034
 8001a78:	24000038 	.word	0x24000038
 8001a7c:	2400000c 	.word	0x2400000c
 8001a80:	3c23d70a 	.word	0x3c23d70a
 8001a84:	24000058 	.word	0x24000058
 8001a88:	24000090 	.word	0x24000090
 8001a8c:	24000094 	.word	0x24000094
 8001a90:	2400008c 	.word	0x2400008c
 8001a94:	58020800 	.word	0x58020800
 8001a98:	24000080 	.word	0x24000080
 8001a9c:	24000082 	.word	0x24000082
 8001aa0:	58020c00 	.word	0x58020c00
 8001aa4:	24000084 	.word	0x24000084
 8001aa8:	24000086 	.word	0x24000086
 8001aac:	24000098 	.word	0x24000098

08001ab0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_4);
 8001ab4:	2004      	movs	r0, #4
 8001ab6:	f7ff fecd 	bl	8001854 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_4)
 8001aba:	bf00      	nop
 8001abc:	f7ff fede 	bl	800187c <LL_FLASH_GetLatency>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	2b04      	cmp	r3, #4
 8001ac4:	d1fa      	bne.n	8001abc <SystemClock_Config+0xc>
  {
  }
  LL_PWR_ConfigSupply(LL_PWR_LDO_SUPPLY);
 8001ac6:	2002      	movs	r0, #2
 8001ac8:	f7ff fee6 	bl	8001898 <LL_PWR_ConfigSupply>
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE0);
 8001acc:	f44f 4040 	mov.w	r0, #49152	; 0xc000
 8001ad0:	f7ff fef6 	bl	80018c0 <LL_PWR_SetRegulVoltageScaling>
  while (LL_PWR_IsActiveFlag_VOS() == 0)
 8001ad4:	bf00      	nop
 8001ad6:	f7ff ff07 	bl	80018e8 <LL_PWR_IsActiveFlag_VOS>
 8001ada:	4603      	mov	r3, r0
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d0fa      	beq.n	8001ad6 <SystemClock_Config+0x26>
  {
  }
  LL_RCC_HSI_Enable();
 8001ae0:	f7ff fbf0 	bl	80012c4 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8001ae4:	bf00      	nop
 8001ae6:	f7ff fbfd 	bl	80012e4 <LL_RCC_HSI_IsReady>
 8001aea:	4603      	mov	r3, r0
 8001aec:	2b01      	cmp	r3, #1
 8001aee:	d1fa      	bne.n	8001ae6 <SystemClock_Config+0x36>
  {

  }
  LL_RCC_HSI_SetCalibTrimming(64);
 8001af0:	2040      	movs	r0, #64	; 0x40
 8001af2:	f7ff fc1d 	bl	8001330 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_HSI_SetDivider(LL_RCC_HSI_DIV1);
 8001af6:	2000      	movs	r0, #0
 8001af8:	f7ff fc06 	bl	8001308 <LL_RCC_HSI_SetDivider>
  LL_RCC_PLL_SetSource(LL_RCC_PLLSOURCE_HSI);
 8001afc:	2000      	movs	r0, #0
 8001afe:	f7ff fcd9 	bl	80014b4 <LL_RCC_PLL_SetSource>
  LL_RCC_PLL1P_Enable();
 8001b02:	f7ff fd0f 	bl	8001524 <LL_RCC_PLL1P_Enable>
  LL_RCC_PLL1_SetVCOInputRange(LL_RCC_PLLINPUTRANGE_8_16);
 8001b06:	2003      	movs	r0, #3
 8001b08:	f7ff fd32 	bl	8001570 <LL_RCC_PLL1_SetVCOInputRange>
  LL_RCC_PLL1_SetVCOOutputRange(LL_RCC_PLLVCORANGE_WIDE);
 8001b0c:	2000      	movs	r0, #0
 8001b0e:	f7ff fd19 	bl	8001544 <LL_RCC_PLL1_SetVCOOutputRange>
  LL_RCC_PLL1_SetM(4);
 8001b12:	2004      	movs	r0, #4
 8001b14:	f7ff fd5a 	bl	80015cc <LL_RCC_PLL1_SetM>
  LL_RCC_PLL1_SetN(60);
 8001b18:	203c      	movs	r0, #60	; 0x3c
 8001b1a:	f7ff fd3f 	bl	800159c <LL_RCC_PLL1_SetN>
  LL_RCC_PLL1_SetP(2);
 8001b1e:	2002      	movs	r0, #2
 8001b20:	f7ff fd6a 	bl	80015f8 <LL_RCC_PLL1_SetP>
  LL_RCC_PLL1_SetQ(2);
 8001b24:	2002      	movs	r0, #2
 8001b26:	f7ff fd7d 	bl	8001624 <LL_RCC_PLL1_SetQ>
  LL_RCC_PLL1_SetR(2);
 8001b2a:	2002      	movs	r0, #2
 8001b2c:	f7ff fd90 	bl	8001650 <LL_RCC_PLL1_SetR>
  LL_RCC_PLL1_Enable();
 8001b30:	f7ff fcd4 	bl	80014dc <LL_RCC_PLL1_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL1_IsReady() != 1)
 8001b34:	bf00      	nop
 8001b36:	f7ff fce1 	bl	80014fc <LL_RCC_PLL1_IsReady>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	2b01      	cmp	r3, #1
 8001b3e:	d1fa      	bne.n	8001b36 <SystemClock_Config+0x86>
  {
  }

   /* Intermediate AHB prescaler 2 when target frequency clock is higher than 80 MHz */
   LL_RCC_SetAHBPrescaler(LL_RCC_AHB_DIV_2);
 8001b40:	2008      	movs	r0, #8
 8001b42:	f7ff fc53 	bl	80013ec <LL_RCC_SetAHBPrescaler>

  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL1);
 8001b46:	2003      	movs	r0, #3
 8001b48:	f7ff fc1a 	bl	8001380 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL1)
 8001b4c:	bf00      	nop
 8001b4e:	f7ff fc2b 	bl	80013a8 <LL_RCC_GetSysClkSource>
 8001b52:	4603      	mov	r3, r0
 8001b54:	2b18      	cmp	r3, #24
 8001b56:	d1fa      	bne.n	8001b4e <SystemClock_Config+0x9e>
  {

  }
  LL_RCC_SetSysPrescaler(LL_RCC_SYSCLK_DIV_1);
 8001b58:	2000      	movs	r0, #0
 8001b5a:	f7ff fc33 	bl	80013c4 <LL_RCC_SetSysPrescaler>
  LL_RCC_SetAHBPrescaler(LL_RCC_AHB_DIV_2);
 8001b5e:	2008      	movs	r0, #8
 8001b60:	f7ff fc44 	bl	80013ec <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2);
 8001b64:	2040      	movs	r0, #64	; 0x40
 8001b66:	f7ff fc55 	bl	8001414 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_2);
 8001b6a:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001b6e:	f7ff fc65 	bl	800143c <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetAPB3Prescaler(LL_RCC_APB3_DIV_2);
 8001b72:	2040      	movs	r0, #64	; 0x40
 8001b74:	f7ff fc76 	bl	8001464 <LL_RCC_SetAPB3Prescaler>
  LL_RCC_SetAPB4Prescaler(LL_RCC_APB4_DIV_2);
 8001b78:	2040      	movs	r0, #64	; 0x40
 8001b7a:	f7ff fc87 	bl	800148c <LL_RCC_SetAPB4Prescaler>

  LL_Init1msTick(480000000);
 8001b7e:	4804      	ldr	r0, [pc, #16]	; (8001b90 <SystemClock_Config+0xe0>)
 8001b80:	f002 fcc4 	bl	800450c <LL_Init1msTick>

  LL_SetSystemCoreClock(480000000);
 8001b84:	4802      	ldr	r0, [pc, #8]	; (8001b90 <SystemClock_Config+0xe0>)
 8001b86:	f002 fcf7 	bl	8004578 <LL_SetSystemCoreClock>
}
 8001b8a:	bf00      	nop
 8001b8c:	bd80      	pop	{r7, pc}
 8001b8e:	bf00      	nop
 8001b90:	1c9c3800 	.word	0x1c9c3800

08001b94 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	af00      	add	r7, sp, #0
  LL_RCC_PLL2P_Enable();
 8001b98:	f7ff fd94 	bl	80016c4 <LL_RCC_PLL2P_Enable>
  LL_RCC_PLL2_SetVCOInputRange(LL_RCC_PLLINPUTRANGE_2_4);
 8001b9c:	2001      	movs	r0, #1
 8001b9e:	f7ff fdb7 	bl	8001710 <LL_RCC_PLL2_SetVCOInputRange>
  LL_RCC_PLL2_SetVCOOutputRange(LL_RCC_PLLVCORANGE_WIDE);
 8001ba2:	2000      	movs	r0, #0
 8001ba4:	f7ff fd9e 	bl	80016e4 <LL_RCC_PLL2_SetVCOOutputRange>
  LL_RCC_PLL2_SetM(32);
 8001ba8:	2020      	movs	r0, #32
 8001baa:	f7ff fddf 	bl	800176c <LL_RCC_PLL2_SetM>
  LL_RCC_PLL2_SetN(100);
 8001bae:	2064      	movs	r0, #100	; 0x64
 8001bb0:	f7ff fdc4 	bl	800173c <LL_RCC_PLL2_SetN>
  LL_RCC_PLL2_SetP(4);
 8001bb4:	2004      	movs	r0, #4
 8001bb6:	f7ff fdef 	bl	8001798 <LL_RCC_PLL2_SetP>
  LL_RCC_PLL2_SetQ(2);
 8001bba:	2002      	movs	r0, #2
 8001bbc:	f7ff fe02 	bl	80017c4 <LL_RCC_PLL2_SetQ>
  LL_RCC_PLL2_SetR(2);
 8001bc0:	2002      	movs	r0, #2
 8001bc2:	f7ff fe15 	bl	80017f0 <LL_RCC_PLL2_SetR>
  LL_RCC_PLL2_Enable();
 8001bc6:	f7ff fd59 	bl	800167c <LL_RCC_PLL2_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL2_IsReady() != 1)
 8001bca:	bf00      	nop
 8001bcc:	f7ff fd66 	bl	800169c <LL_RCC_PLL2_IsReady>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	2b01      	cmp	r3, #1
 8001bd4:	d1fa      	bne.n	8001bcc <PeriphCommonClock_Config+0x38>
  {
  }

}
 8001bd6:	bf00      	nop
 8001bd8:	bf00      	nop
 8001bda:	bd80      	pop	{r7, pc}

08001bdc <convert_adc_to_voltage>:

/* USER CODE BEGIN 4 */

float convert_adc_to_voltage(uint16_t adc_value) {
 8001bdc:	b480      	push	{r7}
 8001bde:	b083      	sub	sp, #12
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	4603      	mov	r3, r0
 8001be4:	80fb      	strh	r3, [r7, #6]
    return 0.008313f * adc_value - 275.287f;
 8001be6:	88fb      	ldrh	r3, [r7, #6]
 8001be8:	ee07 3a90 	vmov	s15, r3
 8001bec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bf0:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8001c10 <convert_adc_to_voltage+0x34>
 8001bf4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bf8:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001c14 <convert_adc_to_voltage+0x38>
 8001bfc:	ee77 7ac7 	vsub.f32	s15, s15, s14
}
 8001c00:	eeb0 0a67 	vmov.f32	s0, s15
 8001c04:	370c      	adds	r7, #12
 8001c06:	46bd      	mov	sp, r7
 8001c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0c:	4770      	bx	lr
 8001c0e:	bf00      	nop
 8001c10:	3c083340 	.word	0x3c083340
 8001c14:	4389a4bc 	.word	0x4389a4bc

08001c18 <adc_to_voltage>:

float adc_to_voltage(uint16_t adc_val) {
 8001c18:	b480      	push	{r7}
 8001c1a:	b083      	sub	sp, #12
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	4603      	mov	r3, r0
 8001c20:	80fb      	strh	r3, [r7, #6]
    return 0.0101158f * adc_val - 336.14f;
 8001c22:	88fb      	ldrh	r3, [r7, #6]
 8001c24:	ee07 3a90 	vmov	s15, r3
 8001c28:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c2c:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8001c4c <adc_to_voltage+0x34>
 8001c30:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c34:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001c50 <adc_to_voltage+0x38>
 8001c38:	ee77 7ac7 	vsub.f32	s15, s15, s14
}
 8001c3c:	eeb0 0a67 	vmov.f32	s0, s15
 8001c40:	370c      	adds	r7, #12
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr
 8001c4a:	bf00      	nop
 8001c4c:	3c25bcbe 	.word	0x3c25bcbe
 8001c50:	43a811ec 	.word	0x43a811ec

08001c54 <adc_to_current_out>:


float adc_to_current_out(uint16_t adc_val) {
 8001c54:	b480      	push	{r7}
 8001c56:	b083      	sub	sp, #12
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	80fb      	strh	r3, [r7, #6]
    return 0.0005119f * adc_val - 7.82f;
 8001c5e:	88fb      	ldrh	r3, [r7, #6]
 8001c60:	ee07 3a90 	vmov	s15, r3
 8001c64:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c68:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8001c88 <adc_to_current_out+0x34>
 8001c6c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c70:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001c8c <adc_to_current_out+0x38>
 8001c74:	ee77 7ac7 	vsub.f32	s15, s15, s14
}
 8001c78:	eeb0 0a67 	vmov.f32	s0, s15
 8001c7c:	370c      	adds	r7, #12
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c84:	4770      	bx	lr
 8001c86:	bf00      	nop
 8001c88:	3a063107 	.word	0x3a063107
 8001c8c:	40fa3d71 	.word	0x40fa3d71

08001c90 <NOL_Update>:
    nol->limit_low = limit_low;
    nol->licznik = licznik;
    nol->previous_setpoint = 0.0f;
}

float NOL_Update(NO_LOAD_CONTROLLER *nol, float setpoint, float voltage_out, float voltage_in) {
 8001c90:	b480      	push	{r7}
 8001c92:	b087      	sub	sp, #28
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	60f8      	str	r0, [r7, #12]
 8001c98:	ed87 0a02 	vstr	s0, [r7, #8]
 8001c9c:	edc7 0a01 	vstr	s1, [r7, #4]
 8001ca0:	ed87 1a00 	vstr	s2, [r7]
    float output = 0.0f;
 8001ca4:	f04f 0300 	mov.w	r3, #0
 8001ca8:	617b      	str	r3, [r7, #20]

    int transition = 0;
 8001caa:	2300      	movs	r3, #0
 8001cac:	613b      	str	r3, [r7, #16]

    if (nol->previous_setpoint != setpoint) {
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	edd3 7a03 	vldr	s15, [r3, #12]
 8001cb4:	ed97 7a02 	vldr	s14, [r7, #8]
 8001cb8:	eeb4 7a67 	vcmp.f32	s14, s15
 8001cbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cc0:	f000 80cc 	beq.w	8001e5c <NOL_Update+0x1cc>
           // Nowa zmiana — wykryj przejście
           if (fabsf(nol->previous_setpoint - 0.0f) < 0.01f && fabsf(setpoint - 20.0f) < 0.01f)
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	edd3 7a03 	vldr	s15, [r3, #12]
 8001cca:	eef0 7ae7 	vabs.f32	s15, s15
 8001cce:	ed9f 7ab6 	vldr	s14, [pc, #728]	; 8001fa8 <NOL_Update+0x318>
 8001cd2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001cd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cda:	d511      	bpl.n	8001d00 <NOL_Update+0x70>
 8001cdc:	edd7 7a02 	vldr	s15, [r7, #8]
 8001ce0:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8001ce4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001ce8:	eef0 7ae7 	vabs.f32	s15, s15
 8001cec:	ed9f 7aae 	vldr	s14, [pc, #696]	; 8001fa8 <NOL_Update+0x318>
 8001cf0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001cf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cf8:	d502      	bpl.n	8001d00 <NOL_Update+0x70>
               transition = 1;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	613b      	str	r3, [r7, #16]
 8001cfe:	e0a4      	b.n	8001e4a <NOL_Update+0x1ba>
           else if (fabsf(nol->previous_setpoint - 20.0f) < 0.01f && fabsf(setpoint - 60.0f) < 0.01f)
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	edd3 7a03 	vldr	s15, [r3, #12]
 8001d06:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8001d0a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001d0e:	eef0 7ae7 	vabs.f32	s15, s15
 8001d12:	ed9f 7aa5 	vldr	s14, [pc, #660]	; 8001fa8 <NOL_Update+0x318>
 8001d16:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d1e:	d511      	bpl.n	8001d44 <NOL_Update+0xb4>
 8001d20:	edd7 7a02 	vldr	s15, [r7, #8]
 8001d24:	ed9f 7aa1 	vldr	s14, [pc, #644]	; 8001fac <NOL_Update+0x31c>
 8001d28:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001d2c:	eef0 7ae7 	vabs.f32	s15, s15
 8001d30:	ed9f 7a9d 	vldr	s14, [pc, #628]	; 8001fa8 <NOL_Update+0x318>
 8001d34:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d3c:	d502      	bpl.n	8001d44 <NOL_Update+0xb4>
               transition = 2;
 8001d3e:	2302      	movs	r3, #2
 8001d40:	613b      	str	r3, [r7, #16]
 8001d42:	e082      	b.n	8001e4a <NOL_Update+0x1ba>
           else if (fabsf(nol->previous_setpoint - 60.0f) < 0.01f && fabsf(setpoint - 150.0f) < 0.01f)
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	edd3 7a03 	vldr	s15, [r3, #12]
 8001d4a:	ed9f 7a98 	vldr	s14, [pc, #608]	; 8001fac <NOL_Update+0x31c>
 8001d4e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001d52:	eef0 7ae7 	vabs.f32	s15, s15
 8001d56:	ed9f 7a94 	vldr	s14, [pc, #592]	; 8001fa8 <NOL_Update+0x318>
 8001d5a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d62:	d511      	bpl.n	8001d88 <NOL_Update+0xf8>
 8001d64:	edd7 7a02 	vldr	s15, [r7, #8]
 8001d68:	ed9f 7a91 	vldr	s14, [pc, #580]	; 8001fb0 <NOL_Update+0x320>
 8001d6c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001d70:	eef0 7ae7 	vabs.f32	s15, s15
 8001d74:	ed9f 7a8c 	vldr	s14, [pc, #560]	; 8001fa8 <NOL_Update+0x318>
 8001d78:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d80:	d502      	bpl.n	8001d88 <NOL_Update+0xf8>
               transition = 3;
 8001d82:	2303      	movs	r3, #3
 8001d84:	613b      	str	r3, [r7, #16]
 8001d86:	e060      	b.n	8001e4a <NOL_Update+0x1ba>
           else if (fabsf(nol->previous_setpoint - 150.0f) < 0.01f && fabsf(setpoint - 60.0f) < 0.01f)
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	edd3 7a03 	vldr	s15, [r3, #12]
 8001d8e:	ed9f 7a88 	vldr	s14, [pc, #544]	; 8001fb0 <NOL_Update+0x320>
 8001d92:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001d96:	eef0 7ae7 	vabs.f32	s15, s15
 8001d9a:	ed9f 7a83 	vldr	s14, [pc, #524]	; 8001fa8 <NOL_Update+0x318>
 8001d9e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001da2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001da6:	d511      	bpl.n	8001dcc <NOL_Update+0x13c>
 8001da8:	edd7 7a02 	vldr	s15, [r7, #8]
 8001dac:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 8001fac <NOL_Update+0x31c>
 8001db0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001db4:	eef0 7ae7 	vabs.f32	s15, s15
 8001db8:	ed9f 7a7b 	vldr	s14, [pc, #492]	; 8001fa8 <NOL_Update+0x318>
 8001dbc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001dc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dc4:	d502      	bpl.n	8001dcc <NOL_Update+0x13c>
               transition = 4;
 8001dc6:	2304      	movs	r3, #4
 8001dc8:	613b      	str	r3, [r7, #16]
 8001dca:	e03e      	b.n	8001e4a <NOL_Update+0x1ba>
           else if (fabsf(nol->previous_setpoint - 60.0f) < 0.01f && fabsf(setpoint - 20.0f) < 0.01f)
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	edd3 7a03 	vldr	s15, [r3, #12]
 8001dd2:	ed9f 7a76 	vldr	s14, [pc, #472]	; 8001fac <NOL_Update+0x31c>
 8001dd6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001dda:	eef0 7ae7 	vabs.f32	s15, s15
 8001dde:	ed9f 7a72 	vldr	s14, [pc, #456]	; 8001fa8 <NOL_Update+0x318>
 8001de2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001de6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dea:	d511      	bpl.n	8001e10 <NOL_Update+0x180>
 8001dec:	edd7 7a02 	vldr	s15, [r7, #8]
 8001df0:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8001df4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001df8:	eef0 7ae7 	vabs.f32	s15, s15
 8001dfc:	ed9f 7a6a 	vldr	s14, [pc, #424]	; 8001fa8 <NOL_Update+0x318>
 8001e00:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e08:	d502      	bpl.n	8001e10 <NOL_Update+0x180>
               transition = 5;
 8001e0a:	2305      	movs	r3, #5
 8001e0c:	613b      	str	r3, [r7, #16]
 8001e0e:	e01c      	b.n	8001e4a <NOL_Update+0x1ba>
           else if (fabsf(nol->previous_setpoint - 20.0f) < 0.01f && fabsf(setpoint - 0.0f) < 0.01f)
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	edd3 7a03 	vldr	s15, [r3, #12]
 8001e16:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8001e1a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001e1e:	eef0 7ae7 	vabs.f32	s15, s15
 8001e22:	ed9f 7a61 	vldr	s14, [pc, #388]	; 8001fa8 <NOL_Update+0x318>
 8001e26:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e2e:	d50c      	bpl.n	8001e4a <NOL_Update+0x1ba>
 8001e30:	edd7 7a02 	vldr	s15, [r7, #8]
 8001e34:	eef0 7ae7 	vabs.f32	s15, s15
 8001e38:	ed9f 7a5b 	vldr	s14, [pc, #364]	; 8001fa8 <NOL_Update+0x318>
 8001e3c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e44:	d501      	bpl.n	8001e4a <NOL_Update+0x1ba>
               transition = 6;
 8001e46:	2306      	movs	r3, #6
 8001e48:	613b      	str	r3, [r7, #16]
        // Zapisz aktywny case
        nol->current_case = transition;
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	693a      	ldr	r2, [r7, #16]
 8001e4e:	611a      	str	r2, [r3, #16]
        nol->licznik = 0;
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	2200      	movs	r2, #0
 8001e54:	609a      	str	r2, [r3, #8]

        // Zaktualizuj stan poprzedniego setpointu
        nol->previous_setpoint = setpoint;
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	68ba      	ldr	r2, [r7, #8]
 8001e5a:	60da      	str	r2, [r3, #12]
    }

    // Obsługa wybranego (zapamiętanego) case
    switch (nol->current_case) {
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	691b      	ldr	r3, [r3, #16]
 8001e60:	3b01      	subs	r3, #1
 8001e62:	2b05      	cmp	r3, #5
 8001e64:	f200 80fc 	bhi.w	8002060 <NOL_Update+0x3d0>
 8001e68:	a201      	add	r2, pc, #4	; (adr r2, 8001e70 <NOL_Update+0x1e0>)
 8001e6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e6e:	bf00      	nop
 8001e70:	08001e89 	.word	0x08001e89
 8001e74:	08001edb 	.word	0x08001edb
 8001e78:	08001f2d 	.word	0x08001f2d
 8001e7c:	08001f7f 	.word	0x08001f7f
 8001e80:	08001fff 	.word	0x08001fff
 8001e84:	0800205b 	.word	0x0800205b
        case 1:  // 0 -> 20
            if (nol->licznik <= 2) {
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	689b      	ldr	r3, [r3, #8]
 8001e8c:	2b02      	cmp	r3, #2
 8001e8e:	dc07      	bgt.n	8001ea0 <NOL_Update+0x210>
                output = 830.0f;
 8001e90:	4b48      	ldr	r3, [pc, #288]	; (8001fb4 <NOL_Update+0x324>)
 8001e92:	617b      	str	r3, [r7, #20]
                nol->licznik++;
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	689b      	ldr	r3, [r3, #8]
 8001e98:	1c5a      	adds	r2, r3, #1
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	609a      	str	r2, [r3, #8]
            } else if (nol->licznik < 50) {
                nol->licznik++;
            } else {
                output = (voltage_out < (setpoint - 0.05f)) ? 6.0f : 0.0f;
            }
            break;
 8001e9e:	e113      	b.n	80020c8 <NOL_Update+0x438>
            } else if (nol->licznik < 50) {
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	689b      	ldr	r3, [r3, #8]
 8001ea4:	2b31      	cmp	r3, #49	; 0x31
 8001ea6:	dc05      	bgt.n	8001eb4 <NOL_Update+0x224>
                nol->licznik++;
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	689b      	ldr	r3, [r3, #8]
 8001eac:	1c5a      	adds	r2, r3, #1
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	609a      	str	r2, [r3, #8]
            break;
 8001eb2:	e109      	b.n	80020c8 <NOL_Update+0x438>
                output = (voltage_out < (setpoint - 0.05f)) ? 6.0f : 0.0f;
 8001eb4:	edd7 7a02 	vldr	s15, [r7, #8]
 8001eb8:	ed9f 7a43 	vldr	s14, [pc, #268]	; 8001fc8 <NOL_Update+0x338>
 8001ebc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001ec0:	ed97 7a01 	vldr	s14, [r7, #4]
 8001ec4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ec8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ecc:	d501      	bpl.n	8001ed2 <NOL_Update+0x242>
 8001ece:	4b3a      	ldr	r3, [pc, #232]	; (8001fb8 <NOL_Update+0x328>)
 8001ed0:	e001      	b.n	8001ed6 <NOL_Update+0x246>
 8001ed2:	f04f 0300 	mov.w	r3, #0
 8001ed6:	617b      	str	r3, [r7, #20]
            break;
 8001ed8:	e0f6      	b.n	80020c8 <NOL_Update+0x438>

        case 2:  // 20 -> 60
        	 if (nol->licznik <= 10) {
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	689b      	ldr	r3, [r3, #8]
 8001ede:	2b0a      	cmp	r3, #10
 8001ee0:	dc07      	bgt.n	8001ef2 <NOL_Update+0x262>
        	                output = 1150.0f;
 8001ee2:	4b36      	ldr	r3, [pc, #216]	; (8001fbc <NOL_Update+0x32c>)
 8001ee4:	617b      	str	r3, [r7, #20]
        	                nol->licznik++;
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	689b      	ldr	r3, [r3, #8]
 8001eea:	1c5a      	adds	r2, r3, #1
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	609a      	str	r2, [r3, #8]
        	            } else if (nol->licznik < 50) {
        	                nol->licznik++;
        	            } else {
        	                output = (voltage_out < (setpoint - 0.05f)) ? 6.0f : 0.0f;
        	            }
        	            break;
 8001ef0:	e0ea      	b.n	80020c8 <NOL_Update+0x438>
        	            } else if (nol->licznik < 50) {
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	689b      	ldr	r3, [r3, #8]
 8001ef6:	2b31      	cmp	r3, #49	; 0x31
 8001ef8:	dc05      	bgt.n	8001f06 <NOL_Update+0x276>
        	                nol->licznik++;
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	689b      	ldr	r3, [r3, #8]
 8001efe:	1c5a      	adds	r2, r3, #1
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	609a      	str	r2, [r3, #8]
        	            break;
 8001f04:	e0e0      	b.n	80020c8 <NOL_Update+0x438>
        	                output = (voltage_out < (setpoint - 0.05f)) ? 6.0f : 0.0f;
 8001f06:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f0a:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8001fc8 <NOL_Update+0x338>
 8001f0e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001f12:	ed97 7a01 	vldr	s14, [r7, #4]
 8001f16:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f1e:	d501      	bpl.n	8001f24 <NOL_Update+0x294>
 8001f20:	4b25      	ldr	r3, [pc, #148]	; (8001fb8 <NOL_Update+0x328>)
 8001f22:	e001      	b.n	8001f28 <NOL_Update+0x298>
 8001f24:	f04f 0300 	mov.w	r3, #0
 8001f28:	617b      	str	r3, [r7, #20]
        	            break;
 8001f2a:	e0cd      	b.n	80020c8 <NOL_Update+0x438>


        case 3:  // 60 -> 150
        	 if (nol->licznik <= 17) {
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	689b      	ldr	r3, [r3, #8]
 8001f30:	2b11      	cmp	r3, #17
 8001f32:	dc07      	bgt.n	8001f44 <NOL_Update+0x2b4>
        	        	                output = 1160.0f;
 8001f34:	4b22      	ldr	r3, [pc, #136]	; (8001fc0 <NOL_Update+0x330>)
 8001f36:	617b      	str	r3, [r7, #20]
        	        	                nol->licznik++;
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	689b      	ldr	r3, [r3, #8]
 8001f3c:	1c5a      	adds	r2, r3, #1
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	609a      	str	r2, [r3, #8]
        	        	            } else {
        	        	                output = (voltage_out < (setpoint - 0.05f)) ? 6.0f : 0.0f;
        	        	            }


            break;
 8001f42:	e0c1      	b.n	80020c8 <NOL_Update+0x438>
        	        	            } else if (nol->licznik < 17) {
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	689b      	ldr	r3, [r3, #8]
 8001f48:	2b10      	cmp	r3, #16
 8001f4a:	dc05      	bgt.n	8001f58 <NOL_Update+0x2c8>
        	        	                nol->licznik++;
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	689b      	ldr	r3, [r3, #8]
 8001f50:	1c5a      	adds	r2, r3, #1
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	609a      	str	r2, [r3, #8]
            break;
 8001f56:	e0b7      	b.n	80020c8 <NOL_Update+0x438>
        	        	                output = (voltage_out < (setpoint - 0.05f)) ? 6.0f : 0.0f;
 8001f58:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f5c:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8001fc8 <NOL_Update+0x338>
 8001f60:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001f64:	ed97 7a01 	vldr	s14, [r7, #4]
 8001f68:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f70:	d501      	bpl.n	8001f76 <NOL_Update+0x2e6>
 8001f72:	4b11      	ldr	r3, [pc, #68]	; (8001fb8 <NOL_Update+0x328>)
 8001f74:	e001      	b.n	8001f7a <NOL_Update+0x2ea>
 8001f76:	f04f 0300 	mov.w	r3, #0
 8001f7a:	617b      	str	r3, [r7, #20]
            break;
 8001f7c:	e0a4      	b.n	80020c8 <NOL_Update+0x438>

        case 4:  // 150 -> 60

        	if (nol->licznik <= 200 && voltage_out>setpoint ) {
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	689b      	ldr	r3, [r3, #8]
 8001f82:	2bc8      	cmp	r3, #200	; 0xc8
 8001f84:	dc22      	bgt.n	8001fcc <NOL_Update+0x33c>
 8001f86:	ed97 7a01 	vldr	s14, [r7, #4]
 8001f8a:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f8e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f96:	dd19      	ble.n	8001fcc <NOL_Update+0x33c>
        	        	     output = -800.0f;
 8001f98:	4b0a      	ldr	r3, [pc, #40]	; (8001fc4 <NOL_Update+0x334>)
 8001f9a:	617b      	str	r3, [r7, #20]
        	        	    nol->licznik++;}
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	689b      	ldr	r3, [r3, #8]
 8001fa0:	1c5a      	adds	r2, r3, #1
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	609a      	str	r2, [r3, #8]
        	        	 else {
        	          output = (voltage_out < (setpoint - 0.05f)) ? 6.0f : 0.0f;
        	          nol->licznik=nol->licznik +200;
        	        	         	        	            }
            break;
 8001fa6:	e08f      	b.n	80020c8 <NOL_Update+0x438>
 8001fa8:	3c23d70a 	.word	0x3c23d70a
 8001fac:	42700000 	.word	0x42700000
 8001fb0:	43160000 	.word	0x43160000
 8001fb4:	444f8000 	.word	0x444f8000
 8001fb8:	40c00000 	.word	0x40c00000
 8001fbc:	448fc000 	.word	0x448fc000
 8001fc0:	44910000 	.word	0x44910000
 8001fc4:	c4480000 	.word	0xc4480000
 8001fc8:	3d4ccccd 	.word	0x3d4ccccd
        	          output = (voltage_out < (setpoint - 0.05f)) ? 6.0f : 0.0f;
 8001fcc:	edd7 7a02 	vldr	s15, [r7, #8]
 8001fd0:	ed1f 7a03 	vldr	s14, [pc, #-12]	; 8001fc8 <NOL_Update+0x338>
 8001fd4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001fd8:	ed97 7a01 	vldr	s14, [r7, #4]
 8001fdc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001fe0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fe4:	d501      	bpl.n	8001fea <NOL_Update+0x35a>
 8001fe6:	4b49      	ldr	r3, [pc, #292]	; (800210c <NOL_Update+0x47c>)
 8001fe8:	e001      	b.n	8001fee <NOL_Update+0x35e>
 8001fea:	f04f 0300 	mov.w	r3, #0
 8001fee:	617b      	str	r3, [r7, #20]
        	          nol->licznik=nol->licznik +200;
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	689b      	ldr	r3, [r3, #8]
 8001ff4:	f103 02c8 	add.w	r2, r3, #200	; 0xc8
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	609a      	str	r2, [r3, #8]
            break;
 8001ffc:	e064      	b.n	80020c8 <NOL_Update+0x438>

        case 5:  // 60 -> 20
        	 if (nol->licznik <= 200 && voltage_out>setpoint ) {
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	689b      	ldr	r3, [r3, #8]
 8002002:	2bc8      	cmp	r3, #200	; 0xc8
 8002004:	dc10      	bgt.n	8002028 <NOL_Update+0x398>
 8002006:	ed97 7a01 	vldr	s14, [r7, #4]
 800200a:	edd7 7a02 	vldr	s15, [r7, #8]
 800200e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002012:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002016:	dd07      	ble.n	8002028 <NOL_Update+0x398>
        	     output = -800.0f;
 8002018:	4b3d      	ldr	r3, [pc, #244]	; (8002110 <NOL_Update+0x480>)
 800201a:	617b      	str	r3, [r7, #20]
        	    nol->licznik++;}
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	689b      	ldr	r3, [r3, #8]
 8002020:	1c5a      	adds	r2, r3, #1
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	609a      	str	r2, [r3, #8]
          output = (voltage_out < (setpoint - 0.05f)) ? 6.0f : 0.0f;
          nol->licznik=nol->licznik +200;
        	         	        	            }


            break;
 8002026:	e04f      	b.n	80020c8 <NOL_Update+0x438>
          output = (voltage_out < (setpoint - 0.05f)) ? 6.0f : 0.0f;
 8002028:	edd7 7a02 	vldr	s15, [r7, #8]
 800202c:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8002114 <NOL_Update+0x484>
 8002030:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002034:	ed97 7a01 	vldr	s14, [r7, #4]
 8002038:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800203c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002040:	d501      	bpl.n	8002046 <NOL_Update+0x3b6>
 8002042:	4b32      	ldr	r3, [pc, #200]	; (800210c <NOL_Update+0x47c>)
 8002044:	e001      	b.n	800204a <NOL_Update+0x3ba>
 8002046:	f04f 0300 	mov.w	r3, #0
 800204a:	617b      	str	r3, [r7, #20]
          nol->licznik=nol->licznik +200;
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	689b      	ldr	r3, [r3, #8]
 8002050:	f103 02c8 	add.w	r2, r3, #200	; 0xc8
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	609a      	str	r2, [r3, #8]
            break;
 8002058:	e036      	b.n	80020c8 <NOL_Update+0x438>

        case 6:  // 20 -> 0
            output =-1200;
 800205a:	4b2f      	ldr	r3, [pc, #188]	; (8002118 <NOL_Update+0x488>)
 800205c:	617b      	str	r3, [r7, #20]
            break;
 800205e:	e033      	b.n	80020c8 <NOL_Update+0x438>

        default:
        	if (voltage_out > (setpoint + 0.5f)) {
 8002060:	edd7 7a02 	vldr	s15, [r7, #8]
 8002064:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002068:	ee77 7a87 	vadd.f32	s15, s15, s14
 800206c:	ed97 7a01 	vldr	s14, [r7, #4]
 8002070:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002074:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002078:	dd02      	ble.n	8002080 <NOL_Update+0x3f0>
        	    output = -1100.0f;
 800207a:	4b28      	ldr	r3, [pc, #160]	; (800211c <NOL_Update+0x48c>)
 800207c:	617b      	str	r3, [r7, #20]
        	} else if (voltage_out < (setpoint - 0.05f)) {
        	    output = 6.0f;
        	} else {
        	    output = 0.0f;
        	}
        	break;
 800207e:	e022      	b.n	80020c6 <NOL_Update+0x436>
        	} else if (voltage_out > (setpoint + 0.1f)) {
 8002080:	edd7 7a02 	vldr	s15, [r7, #8]
 8002084:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8002120 <NOL_Update+0x490>
 8002088:	ee77 7a87 	vadd.f32	s15, s15, s14
 800208c:	ed97 7a01 	vldr	s14, [r7, #4]
 8002090:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002094:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002098:	dd02      	ble.n	80020a0 <NOL_Update+0x410>
        	    output = -100.0f;
 800209a:	4b22      	ldr	r3, [pc, #136]	; (8002124 <NOL_Update+0x494>)
 800209c:	617b      	str	r3, [r7, #20]
        	break;
 800209e:	e012      	b.n	80020c6 <NOL_Update+0x436>
        	} else if (voltage_out < (setpoint - 0.05f)) {
 80020a0:	edd7 7a02 	vldr	s15, [r7, #8]
 80020a4:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8002114 <NOL_Update+0x484>
 80020a8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80020ac:	ed97 7a01 	vldr	s14, [r7, #4]
 80020b0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80020b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020b8:	d502      	bpl.n	80020c0 <NOL_Update+0x430>
        	    output = 6.0f;
 80020ba:	4b14      	ldr	r3, [pc, #80]	; (800210c <NOL_Update+0x47c>)
 80020bc:	617b      	str	r3, [r7, #20]
        	break;
 80020be:	e002      	b.n	80020c6 <NOL_Update+0x436>
        	    output = 0.0f;
 80020c0:	f04f 0300 	mov.w	r3, #0
 80020c4:	617b      	str	r3, [r7, #20]
        	break;
 80020c6:	bf00      	nop

    // Dodatkowe warunki niezależne
 //   if (voltage_out > setpoint) {
 //       output = 0.0f;
//    }
    if (fabsf(setpoint) < 0.1f && voltage_out < 0.1f) {
 80020c8:	edd7 7a02 	vldr	s15, [r7, #8]
 80020cc:	eef0 7ae7 	vabs.f32	s15, s15
 80020d0:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8002120 <NOL_Update+0x490>
 80020d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80020d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020dc:	d50b      	bpl.n	80020f6 <NOL_Update+0x466>
 80020de:	edd7 7a01 	vldr	s15, [r7, #4]
 80020e2:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8002120 <NOL_Update+0x490>
 80020e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80020ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020ee:	d502      	bpl.n	80020f6 <NOL_Update+0x466>
        output = 0.0f;
 80020f0:	f04f 0300 	mov.w	r3, #0
 80020f4:	617b      	str	r3, [r7, #20]
    }

    return output;
 80020f6:	697b      	ldr	r3, [r7, #20]
 80020f8:	ee07 3a90 	vmov	s15, r3
}
 80020fc:	eeb0 0a67 	vmov.f32	s0, s15
 8002100:	371c      	adds	r7, #28
 8002102:	46bd      	mov	sp, r7
 8002104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002108:	4770      	bx	lr
 800210a:	bf00      	nop
 800210c:	40c00000 	.word	0x40c00000
 8002110:	c4480000 	.word	0xc4480000
 8002114:	3d4ccccd 	.word	0x3d4ccccd
 8002118:	c4960000 	.word	0xc4960000
 800211c:	c4898000 	.word	0xc4898000
 8002120:	3dcccccd 	.word	0x3dcccccd
 8002124:	c2c80000 	.word	0xc2c80000

08002128 <LL_TIM_CC_DisableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH5
  *         @arg @ref LL_TIM_CHANNEL_CH6
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_DisableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 8002128:	b480      	push	{r7}
 800212a:	b083      	sub	sp, #12
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
 8002130:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(TIMx->CCER, Channels);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6a1a      	ldr	r2, [r3, #32]
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	43db      	mvns	r3, r3
 800213a:	401a      	ands	r2, r3
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	621a      	str	r2, [r3, #32]
}
 8002140:	bf00      	nop
 8002142:	370c      	adds	r7, #12
 8002144:	46bd      	mov	sp, r7
 8002146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214a:	4770      	bx	lr

0800214c <filter>:
static float ocp_limit = 1.0f;
static float ocp_filter_coeff = 0.05f;
static int ocp_triggered = 0;

static void filter(float *out, float *old, float coff, float in)
{
 800214c:	b480      	push	{r7}
 800214e:	b085      	sub	sp, #20
 8002150:	af00      	add	r7, sp, #0
 8002152:	60f8      	str	r0, [r7, #12]
 8002154:	60b9      	str	r1, [r7, #8]
 8002156:	ed87 0a01 	vstr	s0, [r7, #4]
 800215a:	edc7 0a00 	vstr	s1, [r7]
    *out = coff * in + (1.0f - coff) * (*old);
 800215e:	ed97 7a01 	vldr	s14, [r7, #4]
 8002162:	edd7 7a00 	vldr	s15, [r7]
 8002166:	ee27 7a27 	vmul.f32	s14, s14, s15
 800216a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800216e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002172:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002176:	68bb      	ldr	r3, [r7, #8]
 8002178:	edd3 7a00 	vldr	s15, [r3]
 800217c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002180:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	edc3 7a00 	vstr	s15, [r3]
    *old = *out;
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	681a      	ldr	r2, [r3, #0]
 800218e:	68bb      	ldr	r3, [r7, #8]
 8002190:	601a      	str	r2, [r3, #0]
}
 8002192:	bf00      	nop
 8002194:	3714      	adds	r7, #20
 8002196:	46bd      	mov	sp, r7
 8002198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219c:	4770      	bx	lr
	...

080021a0 <OCP_Init>:

void OCP_Init(float current_limit, float filter_coeff)
{
 80021a0:	b480      	push	{r7}
 80021a2:	b083      	sub	sp, #12
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	ed87 0a01 	vstr	s0, [r7, #4]
 80021aa:	edc7 0a00 	vstr	s1, [r7]
    ocp_limit = current_limit;
 80021ae:	4a0b      	ldr	r2, [pc, #44]	; (80021dc <OCP_Init+0x3c>)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6013      	str	r3, [r2, #0]
    ocp_filter_coeff = filter_coeff;
 80021b4:	4a0a      	ldr	r2, [pc, #40]	; (80021e0 <OCP_Init+0x40>)
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	6013      	str	r3, [r2, #0]
    filtered_current = 0.0f;
 80021ba:	4b0a      	ldr	r3, [pc, #40]	; (80021e4 <OCP_Init+0x44>)
 80021bc:	f04f 0200 	mov.w	r2, #0
 80021c0:	601a      	str	r2, [r3, #0]
    old_current = 0.0f;
 80021c2:	4b09      	ldr	r3, [pc, #36]	; (80021e8 <OCP_Init+0x48>)
 80021c4:	f04f 0200 	mov.w	r2, #0
 80021c8:	601a      	str	r2, [r3, #0]
    ocp_triggered = 0;
 80021ca:	4b08      	ldr	r3, [pc, #32]	; (80021ec <OCP_Init+0x4c>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	601a      	str	r2, [r3, #0]
}
 80021d0:	bf00      	nop
 80021d2:	370c      	adds	r7, #12
 80021d4:	46bd      	mov	sp, r7
 80021d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021da:	4770      	bx	lr
 80021dc:	24000010 	.word	0x24000010
 80021e0:	24000014 	.word	0x24000014
 80021e4:	240000f0 	.word	0x240000f0
 80021e8:	240000f4 	.word	0x240000f4
 80021ec:	240000f8 	.word	0x240000f8

080021f0 <OCP_Check>:

int OCP_Check(float current)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b082      	sub	sp, #8
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	ed87 0a01 	vstr	s0, [r7, #4]
    filter(&filtered_current, &old_current, ocp_filter_coeff, current);
 80021fa:	4b15      	ldr	r3, [pc, #84]	; (8002250 <OCP_Check+0x60>)
 80021fc:	edd3 7a00 	vldr	s15, [r3]
 8002200:	edd7 0a01 	vldr	s1, [r7, #4]
 8002204:	eeb0 0a67 	vmov.f32	s0, s15
 8002208:	4912      	ldr	r1, [pc, #72]	; (8002254 <OCP_Check+0x64>)
 800220a:	4813      	ldr	r0, [pc, #76]	; (8002258 <OCP_Check+0x68>)
 800220c:	f7ff ff9e 	bl	800214c <filter>

    if (!ocp_triggered && filtered_current > ocp_limit)
 8002210:	4b12      	ldr	r3, [pc, #72]	; (800225c <OCP_Check+0x6c>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	2b00      	cmp	r3, #0
 8002216:	d115      	bne.n	8002244 <OCP_Check+0x54>
 8002218:	4b0f      	ldr	r3, [pc, #60]	; (8002258 <OCP_Check+0x68>)
 800221a:	ed93 7a00 	vldr	s14, [r3]
 800221e:	4b10      	ldr	r3, [pc, #64]	; (8002260 <OCP_Check+0x70>)
 8002220:	edd3 7a00 	vldr	s15, [r3]
 8002224:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002228:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800222c:	dd0a      	ble.n	8002244 <OCP_Check+0x54>
    {
        // Wyłącz PWM lub zareaguj

        LL_TIM_CC_DisableChannel(TIM8, LL_TIM_CHANNEL_CH1);
 800222e:	2101      	movs	r1, #1
 8002230:	480c      	ldr	r0, [pc, #48]	; (8002264 <OCP_Check+0x74>)
 8002232:	f7ff ff79 	bl	8002128 <LL_TIM_CC_DisableChannel>
        LL_TIM_CC_DisableChannel(TIM8, LL_TIM_CHANNEL_CH1N);
 8002236:	2104      	movs	r1, #4
 8002238:	480a      	ldr	r0, [pc, #40]	; (8002264 <OCP_Check+0x74>)
 800223a:	f7ff ff75 	bl	8002128 <LL_TIM_CC_DisableChannel>
        ocp_triggered = 1;
 800223e:	4b07      	ldr	r3, [pc, #28]	; (800225c <OCP_Check+0x6c>)
 8002240:	2201      	movs	r2, #1
 8002242:	601a      	str	r2, [r3, #0]
    }

    return ocp_triggered;
 8002244:	4b05      	ldr	r3, [pc, #20]	; (800225c <OCP_Check+0x6c>)
 8002246:	681b      	ldr	r3, [r3, #0]
}
 8002248:	4618      	mov	r0, r3
 800224a:	3708      	adds	r7, #8
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}
 8002250:	24000014 	.word	0x24000014
 8002254:	240000f4 	.word	0x240000f4
 8002258:	240000f0 	.word	0x240000f0
 800225c:	240000f8 	.word	0x240000f8
 8002260:	24000010 	.word	0x24000010
 8002264:	40010400 	.word	0x40010400

08002268 <PI_Update>:
    pi->out_max = out_max;
    pi->pi_voltage_output_scaling=0.0667;
    pi->integral_limit = (pi->out_max / pi->Ki);
}

float PI_Update(PI_Controller *pi, float setpoint, float measurement_voltage, float voltage_in) {
 8002268:	b480      	push	{r7}
 800226a:	b087      	sub	sp, #28
 800226c:	af00      	add	r7, sp, #0
 800226e:	60f8      	str	r0, [r7, #12]
 8002270:	ed87 0a02 	vstr	s0, [r7, #8]
 8002274:	edc7 0a01 	vstr	s1, [r7, #4]
 8002278:	ed87 1a00 	vstr	s2, [r7]
   if (voltage_in<0) voltage_in = 0;
 800227c:	edd7 7a00 	vldr	s15, [r7]
 8002280:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002284:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002288:	d502      	bpl.n	8002290 <PI_Update+0x28>
 800228a:	f04f 0300 	mov.w	r3, #0
 800228e:	603b      	str	r3, [r7, #0]

	float error = setpoint - measurement_voltage;
 8002290:	ed97 7a02 	vldr	s14, [r7, #8]
 8002294:	edd7 7a01 	vldr	s15, [r7, #4]
 8002298:	ee77 7a67 	vsub.f32	s15, s14, s15
 800229c:	edc7 7a04 	vstr	s15, [r7, #16]

    // Człon całkujący z ograniczeniem
    pi->integral += error * pi->Ts;
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	ed93 7a03 	vldr	s14, [r3, #12]
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	edd3 6a02 	vldr	s13, [r3, #8]
 80022ac:	edd7 7a04 	vldr	s15, [r7, #16]
 80022b0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80022b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	edc3 7a03 	vstr	s15, [r3, #12]



    // Anti-windup (bazujące na wyjściu)
    if (pi->integral * pi->Ki > pi->out_max)
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	ed93 7a03 	vldr	s14, [r3, #12]
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	edd3 7a01 	vldr	s15, [r3, #4]
 80022ca:	ee27 7a27 	vmul.f32	s14, s14, s15
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	edd3 7a05 	vldr	s15, [r3, #20]
 80022d4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80022d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022dc:	dd04      	ble.n	80022e8 <PI_Update+0x80>
        pi->integral = pi->integral_limit;
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	699a      	ldr	r2, [r3, #24]
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	60da      	str	r2, [r3, #12]
 80022e6:	e01a      	b.n	800231e <PI_Update+0xb6>
    else if (pi->integral * pi->Ki < pi->out_min)
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	ed93 7a03 	vldr	s14, [r3, #12]
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	edd3 7a01 	vldr	s15, [r3, #4]
 80022f4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	edd3 7a04 	vldr	s15, [r3, #16]
 80022fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002302:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002306:	d50a      	bpl.n	800231e <PI_Update+0xb6>
        pi->integral = pi->out_min / pi->Ki;
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	edd3 6a04 	vldr	s13, [r3, #16]
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	ed93 7a01 	vldr	s14, [r3, #4]
 8002314:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	edc3 7a03 	vstr	s15, [r3, #12]

    float output = pi->Kp * error + pi->Ki * pi->integral;
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	ed93 7a00 	vldr	s14, [r3]
 8002324:	edd7 7a04 	vldr	s15, [r7, #16]
 8002328:	ee27 7a27 	vmul.f32	s14, s14, s15
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	edd3 6a01 	vldr	s13, [r3, #4]
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	edd3 7a03 	vldr	s15, [r3, #12]
 8002338:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800233c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002340:	edc7 7a05 	vstr	s15, [r7, #20]
   // float output = U_reg*pi->pi_voltage_output_scaling;

    if (output > pi->out_max) output = pi->out_max;
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	edd3 7a05 	vldr	s15, [r3, #20]
 800234a:	ed97 7a05 	vldr	s14, [r7, #20]
 800234e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002352:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002356:	dd02      	ble.n	800235e <PI_Update+0xf6>
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	695b      	ldr	r3, [r3, #20]
 800235c:	617b      	str	r3, [r7, #20]
    if (output < pi->out_min) output = pi->out_min;
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	edd3 7a04 	vldr	s15, [r3, #16]
 8002364:	ed97 7a05 	vldr	s14, [r7, #20]
 8002368:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800236c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002370:	d502      	bpl.n	8002378 <PI_Update+0x110>
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	691b      	ldr	r3, [r3, #16]
 8002376:	617b      	str	r3, [r7, #20]

    return output;
 8002378:	697b      	ldr	r3, [r7, #20]
 800237a:	ee07 3a90 	vmov	s15, r3
}
 800237e:	eeb0 0a67 	vmov.f32	s0, s15
 8002382:	371c      	adds	r7, #28
 8002384:	46bd      	mov	sp, r7
 8002386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238a:	4770      	bx	lr

0800238c <PIC_Update>:
    pic->out_max = out_max;
    pic->pic_current_output_scaling=1200;
    pic->integral_limit = (pic->out_max / pic->Ki); //
}

float PIC_Update(PI_Controller_current *pic, float setpoint_c, float current_out) {
 800238c:	b480      	push	{r7}
 800238e:	b087      	sub	sp, #28
 8002390:	af00      	add	r7, sp, #0
 8002392:	60f8      	str	r0, [r7, #12]
 8002394:	ed87 0a02 	vstr	s0, [r7, #8]
 8002398:	edc7 0a01 	vstr	s1, [r7, #4]
    		//if(current_out<0) current_out = 0;

	float error = setpoint_c - current_out;
 800239c:	ed97 7a02 	vldr	s14, [r7, #8]
 80023a0:	edd7 7a01 	vldr	s15, [r7, #4]
 80023a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80023a8:	edc7 7a04 	vstr	s15, [r7, #16]

    // Człon całkujący z ograniczeniem
    pic->integral += error * pic->Ts;
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	ed93 7a03 	vldr	s14, [r3, #12]
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	edd3 6a02 	vldr	s13, [r3, #8]
 80023b8:	edd7 7a04 	vldr	s15, [r7, #16]
 80023bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	edc3 7a03 	vstr	s15, [r3, #12]


    // Anti-windup
    if (pic->integral * pic->Ki > pic->out_max)
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	ed93 7a03 	vldr	s14, [r3, #12]
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	edd3 7a01 	vldr	s15, [r3, #4]
 80023d6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	edd3 7a05 	vldr	s15, [r3, #20]
 80023e0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80023e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023e8:	dd04      	ble.n	80023f4 <PIC_Update+0x68>
        pic->integral = pic->integral_limit;
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	699a      	ldr	r2, [r3, #24]
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	60da      	str	r2, [r3, #12]
 80023f2:	e01a      	b.n	800242a <PIC_Update+0x9e>
    else if (pic->integral * pic->Ki < pic->out_min)
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	ed93 7a03 	vldr	s14, [r3, #12]
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	edd3 7a01 	vldr	s15, [r3, #4]
 8002400:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	edd3 7a04 	vldr	s15, [r3, #16]
 800240a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800240e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002412:	d50a      	bpl.n	800242a <PIC_Update+0x9e>
        pic->integral = pic->out_min / pic->Ki;
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	edd3 6a04 	vldr	s13, [r3, #16]
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	ed93 7a01 	vldr	s14, [r3, #4]
 8002420:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	edc3 7a03 	vstr	s15, [r3, #12]

    float output = (pic->Kp * error + pic->Ki * pic->integral);
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	ed93 7a00 	vldr	s14, [r3]
 8002430:	edd7 7a04 	vldr	s15, [r7, #16]
 8002434:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	edd3 6a01 	vldr	s13, [r3, #4]
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	edd3 7a03 	vldr	s15, [r3, #12]
 8002444:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002448:	ee77 7a27 	vadd.f32	s15, s14, s15
 800244c:	edc7 7a05 	vstr	s15, [r7, #20]

    if (output > pic->out_max) output = pic->out_max;
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	edd3 7a05 	vldr	s15, [r3, #20]
 8002456:	ed97 7a05 	vldr	s14, [r7, #20]
 800245a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800245e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002462:	dd02      	ble.n	800246a <PIC_Update+0xde>
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	695b      	ldr	r3, [r3, #20]
 8002468:	617b      	str	r3, [r7, #20]
       if (output < pic->out_min) output = pic->out_min;
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	edd3 7a04 	vldr	s15, [r3, #16]
 8002470:	ed97 7a05 	vldr	s14, [r7, #20]
 8002474:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002478:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800247c:	d502      	bpl.n	8002484 <PIC_Update+0xf8>
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	691b      	ldr	r3, [r3, #16]
 8002482:	617b      	str	r3, [r7, #20]




    return output*pic->pic_current_output_scaling;
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	ed93 7a07 	vldr	s14, [r3, #28]
 800248a:	edd7 7a05 	vldr	s15, [r7, #20]
 800248e:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8002492:	eeb0 0a67 	vmov.f32	s0, s15
 8002496:	371c      	adds	r7, #28
 8002498:	46bd      	mov	sp, r7
 800249a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249e:	4770      	bx	lr

080024a0 <LL_TIM_EnableCounter>:
{
 80024a0:	b480      	push	{r7}
 80024a2:	b083      	sub	sp, #12
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f043 0201 	orr.w	r2, r3, #1
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	601a      	str	r2, [r3, #0]
}
 80024b4:	bf00      	nop
 80024b6:	370c      	adds	r7, #12
 80024b8:	46bd      	mov	sp, r7
 80024ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024be:	4770      	bx	lr

080024c0 <LL_TIM_DisableCounter>:
{
 80024c0:	b480      	push	{r7}
 80024c2:	b083      	sub	sp, #12
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f023 0201 	bic.w	r2, r3, #1
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	601a      	str	r2, [r3, #0]
}
 80024d4:	bf00      	nop
 80024d6:	370c      	adds	r7, #12
 80024d8:	46bd      	mov	sp, r7
 80024da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024de:	4770      	bx	lr

080024e0 <LL_TIM_CC_EnableChannel>:
{
 80024e0:	b480      	push	{r7}
 80024e2:	b083      	sub	sp, #12
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
 80024e8:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6a1a      	ldr	r2, [r3, #32]
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	431a      	orrs	r2, r3
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	621a      	str	r2, [r3, #32]
}
 80024f6:	bf00      	nop
 80024f8:	370c      	adds	r7, #12
 80024fa:	46bd      	mov	sp, r7
 80024fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002500:	4770      	bx	lr

08002502 <LL_TIM_OC_SetCompareCH1>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8002502:	b480      	push	{r7}
 8002504:	b083      	sub	sp, #12
 8002506:	af00      	add	r7, sp, #0
 8002508:	6078      	str	r0, [r7, #4]
 800250a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	683a      	ldr	r2, [r7, #0]
 8002510:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002512:	bf00      	nop
 8002514:	370c      	adds	r7, #12
 8002516:	46bd      	mov	sp, r7
 8002518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251c:	4770      	bx	lr

0800251e <LL_TIM_OC_SetCompareCH2>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 800251e:	b480      	push	{r7}
 8002520:	b083      	sub	sp, #12
 8002522:	af00      	add	r7, sp, #0
 8002524:	6078      	str	r0, [r7, #4]
 8002526:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	683a      	ldr	r2, [r7, #0]
 800252c:	639a      	str	r2, [r3, #56]	; 0x38
}
 800252e:	bf00      	nop
 8002530:	370c      	adds	r7, #12
 8002532:	46bd      	mov	sp, r7
 8002534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002538:	4770      	bx	lr

0800253a <LL_TIM_OC_SetCompareCH3>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 800253a:	b480      	push	{r7}
 800253c:	b083      	sub	sp, #12
 800253e:	af00      	add	r7, sp, #0
 8002540:	6078      	str	r0, [r7, #4]
 8002542:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	683a      	ldr	r2, [r7, #0]
 8002548:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800254a:	bf00      	nop
 800254c:	370c      	adds	r7, #12
 800254e:	46bd      	mov	sp, r7
 8002550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002554:	4770      	bx	lr

08002556 <LL_TIM_EnableAllOutputs>:
  * @rmtoll BDTR         MOE           LL_TIM_EnableAllOutputs
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableAllOutputs(TIM_TypeDef *TIMx)
{
 8002556:	b480      	push	{r7}
 8002558:	b083      	sub	sp, #12
 800255a:	af00      	add	r7, sp, #0
 800255c:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002562:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	645a      	str	r2, [r3, #68]	; 0x44
}
 800256a:	bf00      	nop
 800256c:	370c      	adds	r7, #12
 800256e:	46bd      	mov	sp, r7
 8002570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002574:	4770      	bx	lr

08002576 <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 8002576:	b480      	push	{r7}
 8002578:	b083      	sub	sp, #12
 800257a:	af00      	add	r7, sp, #0
 800257c:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	f06f 0201 	mvn.w	r2, #1
 8002584:	611a      	str	r2, [r3, #16]
}
 8002586:	bf00      	nop
 8002588:	370c      	adds	r7, #12
 800258a:	46bd      	mov	sp, r7
 800258c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002590:	4770      	bx	lr

08002592 <LL_TIM_IsActiveFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_IsActiveFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(const TIM_TypeDef *TIMx)
{
 8002592:	b480      	push	{r7}
 8002594:	b083      	sub	sp, #12
 8002596:	af00      	add	r7, sp, #0
 8002598:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	691b      	ldr	r3, [r3, #16]
 800259e:	f003 0301 	and.w	r3, r3, #1
 80025a2:	2b01      	cmp	r3, #1
 80025a4:	d101      	bne.n	80025aa <LL_TIM_IsActiveFlag_UPDATE+0x18>
 80025a6:	2301      	movs	r3, #1
 80025a8:	e000      	b.n	80025ac <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 80025aa:	2300      	movs	r3, #0
}
 80025ac:	4618      	mov	r0, r3
 80025ae:	370c      	adds	r7, #12
 80025b0:	46bd      	mov	sp, r7
 80025b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b6:	4770      	bx	lr

080025b8 <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 80025b8:	b480      	push	{r7}
 80025ba:	b083      	sub	sp, #12
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	68db      	ldr	r3, [r3, #12]
 80025c4:	f043 0201 	orr.w	r2, r3, #1
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	60da      	str	r2, [r3, #12]
}
 80025cc:	bf00      	nop
 80025ce:	370c      	adds	r7, #12
 80025d0:	46bd      	mov	sp, r7
 80025d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d6:	4770      	bx	lr

080025d8 <LL_TIM_DisableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_DisableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableIT_UPDATE(TIM_TypeDef *TIMx)
{
 80025d8:	b480      	push	{r7}
 80025da:	b083      	sub	sp, #12
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	68db      	ldr	r3, [r3, #12]
 80025e4:	f023 0201 	bic.w	r2, r3, #1
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	60da      	str	r2, [r3, #12]
}
 80025ec:	bf00      	nop
 80025ee:	370c      	adds	r7, #12
 80025f0:	46bd      	mov	sp, r7
 80025f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f6:	4770      	bx	lr

080025f8 <LL_GPIO_SetOutputPin>:
{
 80025f8:	b480      	push	{r7}
 80025fa:	b083      	sub	sp, #12
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
 8002600:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	683a      	ldr	r2, [r7, #0]
 8002606:	619a      	str	r2, [r3, #24]
}
 8002608:	bf00      	nop
 800260a:	370c      	adds	r7, #12
 800260c:	46bd      	mov	sp, r7
 800260e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002612:	4770      	bx	lr

08002614 <PowerOnSequence_Start>:
static uint8_t current_deadtime = 255;



void PowerOnSequence_Start(void)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	af00      	add	r7, sp, #0
	LL_mDelay(1000);
 8002618:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800261c:	f001 ff84 	bl	8004528 <LL_mDelay>

	LL_GPIO_SetOutputPin(GPIOC, LL_GPIO_PIN_0);
 8002620:	2101      	movs	r1, #1
 8002622:	4814      	ldr	r0, [pc, #80]	; (8002674 <PowerOnSequence_Start+0x60>)
 8002624:	f7ff ffe8 	bl	80025f8 <LL_GPIO_SetOutputPin>


	LL_TIM_OC_SetCompareCH1(TIM8, 750);
 8002628:	f240 21ee 	movw	r1, #750	; 0x2ee
 800262c:	4812      	ldr	r0, [pc, #72]	; (8002678 <PowerOnSequence_Start+0x64>)
 800262e:	f7ff ff68 	bl	8002502 <LL_TIM_OC_SetCompareCH1>
    LL_TIM_OC_SetCompareCH2(TIM8, 900);
 8002632:	f44f 7161 	mov.w	r1, #900	; 0x384
 8002636:	4810      	ldr	r0, [pc, #64]	; (8002678 <PowerOnSequence_Start+0x64>)
 8002638:	f7ff ff71 	bl	800251e <LL_TIM_OC_SetCompareCH2>
    LL_TIM_OC_SetCompareCH3(TIM8, 600);
 800263c:	f44f 7116 	mov.w	r1, #600	; 0x258
 8002640:	480d      	ldr	r0, [pc, #52]	; (8002678 <PowerOnSequence_Start+0x64>)
 8002642:	f7ff ff7a 	bl	800253a <LL_TIM_OC_SetCompareCH3>



    LL_TIM_EnableAllOutputs(TIM8);
 8002646:	480c      	ldr	r0, [pc, #48]	; (8002678 <PowerOnSequence_Start+0x64>)
 8002648:	f7ff ff85 	bl	8002556 <LL_TIM_EnableAllOutputs>
    LL_TIM_EnableCounter(TIM8);
 800264c:	480a      	ldr	r0, [pc, #40]	; (8002678 <PowerOnSequence_Start+0x64>)
 800264e:	f7ff ff27 	bl	80024a0 <LL_TIM_EnableCounter>
    LL_TIM_CC_EnableChannel(TIM8, LL_TIM_CHANNEL_CH1);
 8002652:	2101      	movs	r1, #1
 8002654:	4808      	ldr	r0, [pc, #32]	; (8002678 <PowerOnSequence_Start+0x64>)
 8002656:	f7ff ff43 	bl	80024e0 <LL_TIM_CC_EnableChannel>
    LL_TIM_CC_EnableChannel(TIM8, LL_TIM_CHANNEL_CH1N);
 800265a:	2104      	movs	r1, #4
 800265c:	4806      	ldr	r0, [pc, #24]	; (8002678 <PowerOnSequence_Start+0x64>)
 800265e:	f7ff ff3f 	bl	80024e0 <LL_TIM_CC_EnableChannel>

    LL_TIM_EnableIT_UPDATE(TIM13);
 8002662:	4806      	ldr	r0, [pc, #24]	; (800267c <PowerOnSequence_Start+0x68>)
 8002664:	f7ff ffa8 	bl	80025b8 <LL_TIM_EnableIT_UPDATE>
    LL_TIM_EnableCounter(TIM13);
 8002668:	4804      	ldr	r0, [pc, #16]	; (800267c <PowerOnSequence_Start+0x68>)
 800266a:	f7ff ff19 	bl	80024a0 <LL_TIM_EnableCounter>

}
 800266e:	bf00      	nop
 8002670:	bd80      	pop	{r7, pc}
 8002672:	bf00      	nop
 8002674:	58020800 	.word	0x58020800
 8002678:	40010400 	.word	0x40010400
 800267c:	40001c00 	.word	0x40001c00

08002680 <PowerOnSequence_Update>:

void PowerOnSequence_Update(void)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	af00      	add	r7, sp, #0
    if (LL_TIM_IsActiveFlag_UPDATE(TIM13)) {
 8002684:	4821      	ldr	r0, [pc, #132]	; (800270c <PowerOnSequence_Update+0x8c>)
 8002686:	f7ff ff84 	bl	8002592 <LL_TIM_IsActiveFlag_UPDATE>
 800268a:	4603      	mov	r3, r0
 800268c:	2b00      	cmp	r3, #0
 800268e:	d03b      	beq.n	8002708 <PowerOnSequence_Update+0x88>

        LL_TIM_ClearFlag_UPDATE(TIM13);
 8002690:	481e      	ldr	r0, [pc, #120]	; (800270c <PowerOnSequence_Update+0x8c>)
 8002692:	f7ff ff70 	bl	8002576 <LL_TIM_ClearFlag_UPDATE>

        if (current_deadtime == 254) {
 8002696:	4b1e      	ldr	r3, [pc, #120]	; (8002710 <PowerOnSequence_Update+0x90>)
 8002698:	781b      	ldrb	r3, [r3, #0]
 800269a:	2bfe      	cmp	r3, #254	; 0xfe
 800269c:	d107      	bne.n	80026ae <PowerOnSequence_Update+0x2e>
            LL_TIM_CC_EnableChannel(TIM8, LL_TIM_CHANNEL_CH1);
 800269e:	2101      	movs	r1, #1
 80026a0:	481c      	ldr	r0, [pc, #112]	; (8002714 <PowerOnSequence_Update+0x94>)
 80026a2:	f7ff ff1d 	bl	80024e0 <LL_TIM_CC_EnableChannel>
            LL_TIM_CC_EnableChannel(TIM8, LL_TIM_CHANNEL_CH1N);
 80026a6:	2104      	movs	r1, #4
 80026a8:	481a      	ldr	r0, [pc, #104]	; (8002714 <PowerOnSequence_Update+0x94>)
 80026aa:	f7ff ff19 	bl	80024e0 <LL_TIM_CC_EnableChannel>
        }

        if (current_deadtime > 24) {
 80026ae:	4b18      	ldr	r3, [pc, #96]	; (8002710 <PowerOnSequence_Update+0x90>)
 80026b0:	781b      	ldrb	r3, [r3, #0]
 80026b2:	2b18      	cmp	r3, #24
 80026b4:	d90f      	bls.n	80026d6 <PowerOnSequence_Update+0x56>
            current_deadtime--;
 80026b6:	4b16      	ldr	r3, [pc, #88]	; (8002710 <PowerOnSequence_Update+0x90>)
 80026b8:	781b      	ldrb	r3, [r3, #0]
 80026ba:	3b01      	subs	r3, #1
 80026bc:	b2da      	uxtb	r2, r3
 80026be:	4b14      	ldr	r3, [pc, #80]	; (8002710 <PowerOnSequence_Update+0x90>)
 80026c0:	701a      	strb	r2, [r3, #0]
            TIM8->BDTR = (TIM8->BDTR & ~TIM_BDTR_DTG_Msk) | (current_deadtime & 0xFF);
 80026c2:	4b14      	ldr	r3, [pc, #80]	; (8002714 <PowerOnSequence_Update+0x94>)
 80026c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026c6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80026ca:	4a11      	ldr	r2, [pc, #68]	; (8002710 <PowerOnSequence_Update+0x90>)
 80026cc:	7812      	ldrb	r2, [r2, #0]
 80026ce:	4611      	mov	r1, r2
 80026d0:	4a10      	ldr	r2, [pc, #64]	; (8002714 <PowerOnSequence_Update+0x94>)
 80026d2:	430b      	orrs	r3, r1
 80026d4:	6453      	str	r3, [r2, #68]	; 0x44
        }

        if (current_deadtime == 24) {
 80026d6:	4b0e      	ldr	r3, [pc, #56]	; (8002710 <PowerOnSequence_Update+0x90>)
 80026d8:	781b      	ldrb	r3, [r3, #0]
 80026da:	2b18      	cmp	r3, #24
 80026dc:	d114      	bne.n	8002708 <PowerOnSequence_Update+0x88>

            LL_TIM_CC_EnableChannel(TIM8, LL_TIM_CHANNEL_CH2);
 80026de:	2110      	movs	r1, #16
 80026e0:	480c      	ldr	r0, [pc, #48]	; (8002714 <PowerOnSequence_Update+0x94>)
 80026e2:	f7ff fefd 	bl	80024e0 <LL_TIM_CC_EnableChannel>
            LL_TIM_CC_EnableChannel(TIM8, LL_TIM_CHANNEL_CH3N);
 80026e6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80026ea:	480a      	ldr	r0, [pc, #40]	; (8002714 <PowerOnSequence_Update+0x94>)
 80026ec:	f7ff fef8 	bl	80024e0 <LL_TIM_CC_EnableChannel>
            LL_TIM_EnableAllOutputs(TIM8);
 80026f0:	4808      	ldr	r0, [pc, #32]	; (8002714 <PowerOnSequence_Update+0x94>)
 80026f2:	f7ff ff30 	bl	8002556 <LL_TIM_EnableAllOutputs>
            LL_TIM_EnableCounter(TIM8);
 80026f6:	4807      	ldr	r0, [pc, #28]	; (8002714 <PowerOnSequence_Update+0x94>)
 80026f8:	f7ff fed2 	bl	80024a0 <LL_TIM_EnableCounter>

            LL_TIM_DisableIT_UPDATE(TIM13);
 80026fc:	4803      	ldr	r0, [pc, #12]	; (800270c <PowerOnSequence_Update+0x8c>)
 80026fe:	f7ff ff6b 	bl	80025d8 <LL_TIM_DisableIT_UPDATE>
            LL_TIM_DisableCounter(TIM13);
 8002702:	4802      	ldr	r0, [pc, #8]	; (800270c <PowerOnSequence_Update+0x8c>)
 8002704:	f7ff fedc 	bl	80024c0 <LL_TIM_DisableCounter>
        }
    }
}
 8002708:	bf00      	nop
 800270a:	bd80      	pop	{r7, pc}
 800270c:	40001c00 	.word	0x40001c00
 8002710:	24000018 	.word	0x24000018
 8002714:	40010400 	.word	0x40010400

08002718 <Fan_Start>:

void Fan_Start(void)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	af00      	add	r7, sp, #0
	LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH1);
 800271c:	2101      	movs	r1, #1
 800271e:	480c      	ldr	r0, [pc, #48]	; (8002750 <Fan_Start+0x38>)
 8002720:	f7ff fede 	bl	80024e0 <LL_TIM_CC_EnableChannel>
	LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH2);
 8002724:	2110      	movs	r1, #16
 8002726:	480a      	ldr	r0, [pc, #40]	; (8002750 <Fan_Start+0x38>)
 8002728:	f7ff feda 	bl	80024e0 <LL_TIM_CC_EnableChannel>
	  LL_TIM_EnableAllOutputs(TIM3);
 800272c:	4808      	ldr	r0, [pc, #32]	; (8002750 <Fan_Start+0x38>)
 800272e:	f7ff ff12 	bl	8002556 <LL_TIM_EnableAllOutputs>
	  LL_TIM_EnableCounter(TIM3);
 8002732:	4807      	ldr	r0, [pc, #28]	; (8002750 <Fan_Start+0x38>)
 8002734:	f7ff feb4 	bl	80024a0 <LL_TIM_EnableCounter>


	  LL_TIM_OC_SetCompareCH1(TIM3, 20000);
 8002738:	f644 6120 	movw	r1, #20000	; 0x4e20
 800273c:	4804      	ldr	r0, [pc, #16]	; (8002750 <Fan_Start+0x38>)
 800273e:	f7ff fee0 	bl	8002502 <LL_TIM_OC_SetCompareCH1>
	  LL_TIM_OC_SetCompareCH2(TIM3, 20000);
 8002742:	f644 6120 	movw	r1, #20000	; 0x4e20
 8002746:	4802      	ldr	r0, [pc, #8]	; (8002750 <Fan_Start+0x38>)
 8002748:	f7ff fee9 	bl	800251e <LL_TIM_OC_SetCompareCH2>



}
 800274c:	bf00      	nop
 800274e:	bd80      	pop	{r7, pc}
 8002750:	40000400 	.word	0x40000400

08002754 <Controll_Start>:

void Controll_Start(void)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	af00      	add	r7, sp, #0
	  LL_TIM_EnableIT_UPDATE(TIM4);
 8002758:	4803      	ldr	r0, [pc, #12]	; (8002768 <Controll_Start+0x14>)
 800275a:	f7ff ff2d 	bl	80025b8 <LL_TIM_EnableIT_UPDATE>
	  LL_TIM_EnableCounter(TIM4);
 800275e:	4802      	ldr	r0, [pc, #8]	; (8002768 <Controll_Start+0x14>)
 8002760:	f7ff fe9e 	bl	80024a0 <LL_TIM_EnableCounter>
}
 8002764:	bf00      	nop
 8002766:	bd80      	pop	{r7, pc}
 8002768:	40000800 	.word	0x40000800

0800276c <Buck_Start>:



void Buck_Start(void)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	af00      	add	r7, sp, #0
	  LL_TIM_OC_SetCompareCH1(TIM1, 0);
 8002770:	2100      	movs	r1, #0
 8002772:	4809      	ldr	r0, [pc, #36]	; (8002798 <Buck_Start+0x2c>)
 8002774:	f7ff fec5 	bl	8002502 <LL_TIM_OC_SetCompareCH1>
	  LL_TIM_CC_EnableChannel(TIM1, LL_TIM_CHANNEL_CH1);
 8002778:	2101      	movs	r1, #1
 800277a:	4807      	ldr	r0, [pc, #28]	; (8002798 <Buck_Start+0x2c>)
 800277c:	f7ff feb0 	bl	80024e0 <LL_TIM_CC_EnableChannel>
	  LL_TIM_CC_EnableChannel(TIM1, LL_TIM_CHANNEL_CH1N);
 8002780:	2104      	movs	r1, #4
 8002782:	4805      	ldr	r0, [pc, #20]	; (8002798 <Buck_Start+0x2c>)
 8002784:	f7ff feac 	bl	80024e0 <LL_TIM_CC_EnableChannel>
	  LL_TIM_EnableAllOutputs(TIM1);
 8002788:	4803      	ldr	r0, [pc, #12]	; (8002798 <Buck_Start+0x2c>)
 800278a:	f7ff fee4 	bl	8002556 <LL_TIM_EnableAllOutputs>
	  LL_TIM_EnableCounter(TIM1);
 800278e:	4802      	ldr	r0, [pc, #8]	; (8002798 <Buck_Start+0x2c>)
 8002790:	f7ff fe86 	bl	80024a0 <LL_TIM_EnableCounter>
}
 8002794:	bf00      	nop
 8002796:	bd80      	pop	{r7, pc}
 8002798:	40010000 	.word	0x40010000

0800279c <CEC_Start>:



void CEC_Start(void)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	af00      	add	r7, sp, #0
	  LL_TIM_OC_SetCompareCH1(TIM2, 0);
 80027a0:	2100      	movs	r1, #0
 80027a2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80027a6:	f7ff feac 	bl	8002502 <LL_TIM_OC_SetCompareCH1>
	  LL_TIM_CC_EnableChannel(TIM2, LL_TIM_CHANNEL_CH1);
 80027aa:	2101      	movs	r1, #1
 80027ac:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80027b0:	f7ff fe96 	bl	80024e0 <LL_TIM_CC_EnableChannel>
	  LL_TIM_EnableCounter(TIM2);
 80027b4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80027b8:	f7ff fe72 	bl	80024a0 <LL_TIM_EnableCounter>

}
 80027bc:	bf00      	nop
 80027be:	bd80      	pop	{r7, pc}

080027c0 <Mesurments_Start>:


void Mesurments_Start(void)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	af00      	add	r7, sp, #0



	LL_TIM_OC_SetCompareCH3(TIM2, 2400);
 80027c4:	f44f 6116 	mov.w	r1, #2400	; 0x960
 80027c8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80027cc:	f7ff feb5 	bl	800253a <LL_TIM_OC_SetCompareCH3>
//
//    offset_adc1_ch0 = sum_adc1_ch0 / 1000;
//    offset_adc2_ch0 = sum_adc2_ch0 / 1000;
//    offset_adc2_ch1 = sum_adc2_ch1 / 1000;

	LL_TIM_OC_SetCompareCH3(TIM2, 0);
 80027d0:	2100      	movs	r1, #0
 80027d2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80027d6:	f7ff feb0 	bl	800253a <LL_TIM_OC_SetCompareCH3>

}
 80027da:	bf00      	nop
 80027dc:	bd80      	pop	{r7, pc}

080027de <LL_TIM_CC_EnableChannel>:
{
 80027de:	b480      	push	{r7}
 80027e0:	b083      	sub	sp, #12
 80027e2:	af00      	add	r7, sp, #0
 80027e4:	6078      	str	r0, [r7, #4]
 80027e6:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6a1a      	ldr	r2, [r3, #32]
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	431a      	orrs	r2, r3
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	621a      	str	r2, [r3, #32]
}
 80027f4:	bf00      	nop
 80027f6:	370c      	adds	r7, #12
 80027f8:	46bd      	mov	sp, r7
 80027fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fe:	4770      	bx	lr

08002800 <LL_TIM_CC_DisableChannel>:
{
 8002800:	b480      	push	{r7}
 8002802:	b083      	sub	sp, #12
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
 8002808:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(TIMx->CCER, Channels);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6a1a      	ldr	r2, [r3, #32]
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	43db      	mvns	r3, r3
 8002812:	401a      	ands	r2, r3
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	621a      	str	r2, [r3, #32]
}
 8002818:	bf00      	nop
 800281a:	370c      	adds	r7, #12
 800281c:	46bd      	mov	sp, r7
 800281e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002822:	4770      	bx	lr

08002824 <LL_TIM_OC_SetCompareCH1>:
{
 8002824:	b480      	push	{r7}
 8002826:	b083      	sub	sp, #12
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
 800282c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	683a      	ldr	r2, [r7, #0]
 8002832:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002834:	bf00      	nop
 8002836:	370c      	adds	r7, #12
 8002838:	46bd      	mov	sp, r7
 800283a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283e:	4770      	bx	lr

08002840 <LL_TIM_ClearFlag_UPDATE>:
{
 8002840:	b480      	push	{r7}
 8002842:	b083      	sub	sp, #12
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	f06f 0201 	mvn.w	r2, #1
 800284e:	611a      	str	r2, [r3, #16]
}
 8002850:	bf00      	nop
 8002852:	370c      	adds	r7, #12
 8002854:	46bd      	mov	sp, r7
 8002856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285a:	4770      	bx	lr

0800285c <LL_TIM_IsActiveFlag_UPDATE>:
{
 800285c:	b480      	push	{r7}
 800285e:	b083      	sub	sp, #12
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	691b      	ldr	r3, [r3, #16]
 8002868:	f003 0301 	and.w	r3, r3, #1
 800286c:	2b01      	cmp	r3, #1
 800286e:	d101      	bne.n	8002874 <LL_TIM_IsActiveFlag_UPDATE+0x18>
 8002870:	2301      	movs	r3, #1
 8002872:	e000      	b.n	8002876 <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 8002874:	2300      	movs	r3, #0
}
 8002876:	4618      	mov	r0, r3
 8002878:	370c      	adds	r7, #12
 800287a:	46bd      	mov	sp, r7
 800287c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002880:	4770      	bx	lr

08002882 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002882:	b480      	push	{r7}
 8002884:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002886:	e7fe      	b.n	8002886 <NMI_Handler+0x4>

08002888 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002888:	b480      	push	{r7}
 800288a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800288c:	e7fe      	b.n	800288c <HardFault_Handler+0x4>

0800288e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800288e:	b480      	push	{r7}
 8002890:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002892:	e7fe      	b.n	8002892 <MemManage_Handler+0x4>

08002894 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002894:	b480      	push	{r7}
 8002896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002898:	e7fe      	b.n	8002898 <BusFault_Handler+0x4>

0800289a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800289a:	b480      	push	{r7}
 800289c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800289e:	e7fe      	b.n	800289e <UsageFault_Handler+0x4>

080028a0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80028a0:	b480      	push	{r7}
 80028a2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80028a4:	bf00      	nop
 80028a6:	46bd      	mov	sp, r7
 80028a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ac:	4770      	bx	lr

080028ae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80028ae:	b480      	push	{r7}
 80028b0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80028b2:	bf00      	nop
 80028b4:	46bd      	mov	sp, r7
 80028b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ba:	4770      	bx	lr

080028bc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80028bc:	b480      	push	{r7}
 80028be:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80028c0:	bf00      	nop
 80028c2:	46bd      	mov	sp, r7
 80028c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c8:	4770      	bx	lr

080028ca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80028ca:	b480      	push	{r7}
 80028cc:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80028ce:	bf00      	nop
 80028d0:	46bd      	mov	sp, r7
 80028d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d6:	4770      	bx	lr

080028d8 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80028d8:	b480      	push	{r7}
 80028da:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Stream0_IRQn 0 */

  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80028dc:	bf00      	nop
 80028de:	46bd      	mov	sp, r7
 80028e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e4:	4770      	bx	lr

080028e6 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80028e6:	b480      	push	{r7}
 80028e8:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Stream1_IRQn 0 */

  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80028ea:	bf00      	nop
 80028ec:	46bd      	mov	sp, r7
 80028ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f2:	4770      	bx	lr

080028f4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80028f4:	b480      	push	{r7}
 80028f6:	af00      	add	r7, sp, #0

  /* USER CODE END TIM2_IRQn 0 */
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80028f8:	bf00      	nop
 80028fa:	46bd      	mov	sp, r7
 80028fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002900:	4770      	bx	lr
	...

08002904 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	af00      	add	r7, sp, #0
	static int previous_case = -1;

    if (LL_TIM_IsActiveFlag_UPDATE(TIM4)) {
 8002908:	48a0      	ldr	r0, [pc, #640]	; (8002b8c <TIM4_IRQHandler+0x288>)
 800290a:	f7ff ffa7 	bl	800285c <LL_TIM_IsActiveFlag_UPDATE>
 800290e:	4603      	mov	r3, r0
 8002910:	2b00      	cmp	r3, #0
 8002912:	f000 8196 	beq.w	8002c42 <TIM4_IRQHandler+0x33e>
        LL_TIM_ClearFlag_UPDATE(TIM4);
 8002916:	489d      	ldr	r0, [pc, #628]	; (8002b8c <TIM4_IRQHandler+0x288>)
 8002918:	f7ff ff92 	bl	8002840 <LL_TIM_ClearFlag_UPDATE>
       // LL_GPIO_SetOutputPin(GPIOC, LL_GPIO_PIN_6);

        if (previous_setpoint != setpoint) {
 800291c:	4b9c      	ldr	r3, [pc, #624]	; (8002b90 <TIM4_IRQHandler+0x28c>)
 800291e:	ed93 7a00 	vldr	s14, [r3]
 8002922:	4b9c      	ldr	r3, [pc, #624]	; (8002b94 <TIM4_IRQHandler+0x290>)
 8002924:	edd3 7a00 	vldr	s15, [r3]
 8002928:	eeb4 7a67 	vcmp.f32	s14, s15
 800292c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002930:	d006      	beq.n	8002940 <TIM4_IRQHandler+0x3c>
            previous_setpoint = setpoint;
 8002932:	4b98      	ldr	r3, [pc, #608]	; (8002b94 <TIM4_IRQHandler+0x290>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4a96      	ldr	r2, [pc, #600]	; (8002b90 <TIM4_IRQHandler+0x28c>)
 8002938:	6013      	str	r3, [r2, #0]
            blokada_case_change = 40; // blokuj zmianę current_case przez 20 cykli
 800293a:	4b97      	ldr	r3, [pc, #604]	; (8002b98 <TIM4_IRQHandler+0x294>)
 800293c:	2228      	movs	r2, #40	; 0x28
 800293e:	701a      	strb	r2, [r3, #0]
        }

        if (blokada_case_change > 0) {
 8002940:	4b95      	ldr	r3, [pc, #596]	; (8002b98 <TIM4_IRQHandler+0x294>)
 8002942:	781b      	ldrb	r3, [r3, #0]
 8002944:	b2db      	uxtb	r3, r3
 8002946:	2b00      	cmp	r3, #0
 8002948:	d007      	beq.n	800295a <TIM4_IRQHandler+0x56>
            blokada_case_change--;
 800294a:	4b93      	ldr	r3, [pc, #588]	; (8002b98 <TIM4_IRQHandler+0x294>)
 800294c:	781b      	ldrb	r3, [r3, #0]
 800294e:	b2db      	uxtb	r3, r3
 8002950:	3b01      	subs	r3, #1
 8002952:	b2da      	uxtb	r2, r3
 8002954:	4b90      	ldr	r3, [pc, #576]	; (8002b98 <TIM4_IRQHandler+0x294>)
 8002956:	701a      	strb	r2, [r3, #0]
 8002958:	e01f      	b.n	800299a <TIM4_IRQHandler+0x96>
        } else if (force_case1_counter > 0) {
 800295a:	4b90      	ldr	r3, [pc, #576]	; (8002b9c <TIM4_IRQHandler+0x298>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	2b00      	cmp	r3, #0
 8002960:	dd08      	ble.n	8002974 <TIM4_IRQHandler+0x70>
            force_case1_counter--;
 8002962:	4b8e      	ldr	r3, [pc, #568]	; (8002b9c <TIM4_IRQHandler+0x298>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	3b01      	subs	r3, #1
 8002968:	4a8c      	ldr	r2, [pc, #560]	; (8002b9c <TIM4_IRQHandler+0x298>)
 800296a:	6013      	str	r3, [r2, #0]
            current_case = 1;
 800296c:	4b8c      	ldr	r3, [pc, #560]	; (8002ba0 <TIM4_IRQHandler+0x29c>)
 800296e:	2201      	movs	r2, #1
 8002970:	601a      	str	r2, [r3, #0]
 8002972:	e012      	b.n	800299a <TIM4_IRQHandler+0x96>
        } else {
            current_case = (current_out >= 0.5f && target_duty >= 0) ? 1 : 0;
 8002974:	4b8b      	ldr	r3, [pc, #556]	; (8002ba4 <TIM4_IRQHandler+0x2a0>)
 8002976:	edd3 7a00 	vldr	s15, [r3]
 800297a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800297e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002982:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002986:	db05      	blt.n	8002994 <TIM4_IRQHandler+0x90>
 8002988:	4b87      	ldr	r3, [pc, #540]	; (8002ba8 <TIM4_IRQHandler+0x2a4>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	2b00      	cmp	r3, #0
 800298e:	db01      	blt.n	8002994 <TIM4_IRQHandler+0x90>
 8002990:	2301      	movs	r3, #1
 8002992:	e000      	b.n	8002996 <TIM4_IRQHandler+0x92>
 8002994:	2300      	movs	r3, #0
 8002996:	4a82      	ldr	r2, [pc, #520]	; (8002ba0 <TIM4_IRQHandler+0x29c>)
 8002998:	6013      	str	r3, [r2, #0]
        }

        current_case =1;
 800299a:	4b81      	ldr	r3, [pc, #516]	; (8002ba0 <TIM4_IRQHandler+0x29c>)
 800299c:	2201      	movs	r2, #1
 800299e:	601a      	str	r2, [r3, #0]

        switch (current_case) {
 80029a0:	4b7f      	ldr	r3, [pc, #508]	; (8002ba0 <TIM4_IRQHandler+0x29c>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d002      	beq.n	80029ae <TIM4_IRQHandler+0xaa>
 80029a8:	2b01      	cmp	r3, #1
 80029aa:	d06f      	beq.n	8002a8c <TIM4_IRQHandler+0x188>
 80029ac:	e145      	b.n	8002c3a <TIM4_IRQHandler+0x336>
            case 0:

            	 if (previous_case == 1) {
 80029ae:	4b7f      	ldr	r3, [pc, #508]	; (8002bac <TIM4_IRQHandler+0x2a8>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	2b01      	cmp	r3, #1
 80029b4:	d102      	bne.n	80029bc <TIM4_IRQHandler+0xb8>
            	                    nol_regulator.previous_setpoint = 151.0f;
 80029b6:	4b7e      	ldr	r3, [pc, #504]	; (8002bb0 <TIM4_IRQHandler+0x2ac>)
 80029b8:	4a7e      	ldr	r2, [pc, #504]	; (8002bb4 <TIM4_IRQHandler+0x2b0>)
 80029ba:	60da      	str	r2, [r3, #12]

            	                }
                // Reset flagi po wyjściu z case 1
                entered_case1_once = 0;
 80029bc:	4b7e      	ldr	r3, [pc, #504]	; (8002bb8 <TIM4_IRQHandler+0x2b4>)
 80029be:	2200      	movs	r2, #0
 80029c0:	601a      	str	r2, [r3, #0]


                // Brak obciążenia – np. pomiń regulator prądu
                LL_TIM_CC_DisableChannel(TIM1, LL_TIM_CHANNEL_CH1N);
 80029c2:	2104      	movs	r1, #4
 80029c4:	487d      	ldr	r0, [pc, #500]	; (8002bbc <TIM4_IRQHandler+0x2b8>)
 80029c6:	f7ff ff1b 	bl	8002800 <LL_TIM_CC_DisableChannel>
                target_duty = (int)NOL_Update(&nol_regulator, setpoint, voltage_out, voltage_in);
 80029ca:	4b72      	ldr	r3, [pc, #456]	; (8002b94 <TIM4_IRQHandler+0x290>)
 80029cc:	edd3 7a00 	vldr	s15, [r3]
 80029d0:	4b7b      	ldr	r3, [pc, #492]	; (8002bc0 <TIM4_IRQHandler+0x2bc>)
 80029d2:	ed93 7a00 	vldr	s14, [r3]
 80029d6:	4b7b      	ldr	r3, [pc, #492]	; (8002bc4 <TIM4_IRQHandler+0x2c0>)
 80029d8:	edd3 6a00 	vldr	s13, [r3]
 80029dc:	eeb0 1a66 	vmov.f32	s2, s13
 80029e0:	eef0 0a47 	vmov.f32	s1, s14
 80029e4:	eeb0 0a67 	vmov.f32	s0, s15
 80029e8:	4871      	ldr	r0, [pc, #452]	; (8002bb0 <TIM4_IRQHandler+0x2ac>)
 80029ea:	f7ff f951 	bl	8001c90 <NOL_Update>
 80029ee:	eef0 7a40 	vmov.f32	s15, s0
 80029f2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80029f6:	ee17 2a90 	vmov	r2, s15
 80029fa:	4b6b      	ldr	r3, [pc, #428]	; (8002ba8 <TIM4_IRQHandler+0x2a4>)
 80029fc:	601a      	str	r2, [r3, #0]

                switch ((target_duty > 0) ? 1 : (target_duty < 0) ? -1 : 0) {
 80029fe:	4b6a      	ldr	r3, [pc, #424]	; (8002ba8 <TIM4_IRQHandler+0x2a4>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	dc08      	bgt.n	8002a18 <TIM4_IRQHandler+0x114>
 8002a06:	4b68      	ldr	r3, [pc, #416]	; (8002ba8 <TIM4_IRQHandler+0x2a4>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	da02      	bge.n	8002a14 <TIM4_IRQHandler+0x110>
 8002a0e:	f04f 33ff 	mov.w	r3, #4294967295
 8002a12:	e002      	b.n	8002a1a <TIM4_IRQHandler+0x116>
 8002a14:	2300      	movs	r3, #0
 8002a16:	e000      	b.n	8002a1a <TIM4_IRQHandler+0x116>
 8002a18:	2301      	movs	r3, #1
 8002a1a:	2b01      	cmp	r3, #1
 8002a1c:	d012      	beq.n	8002a44 <TIM4_IRQHandler+0x140>
 8002a1e:	2b01      	cmp	r3, #1
 8002a20:	f300 810a 	bgt.w	8002c38 <TIM4_IRQHandler+0x334>
 8002a24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a28:	d01d      	beq.n	8002a66 <TIM4_IRQHandler+0x162>
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	f040 8104 	bne.w	8002c38 <TIM4_IRQHandler+0x334>
                    case 0:
                        LL_TIM_OC_SetCompareCH1(TIM1, 0);
 8002a30:	2100      	movs	r1, #0
 8002a32:	4862      	ldr	r0, [pc, #392]	; (8002bbc <TIM4_IRQHandler+0x2b8>)
 8002a34:	f7ff fef6 	bl	8002824 <LL_TIM_OC_SetCompareCH1>
                        LL_TIM_OC_SetCompareCH1(TIM2, 0);
 8002a38:	2100      	movs	r1, #0
 8002a3a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002a3e:	f7ff fef1 	bl	8002824 <LL_TIM_OC_SetCompareCH1>
                        //zero++;
                        break;
 8002a42:	e022      	b.n	8002a8a <TIM4_IRQHandler+0x186>

                    case 1:
                        LL_TIM_OC_SetCompareCH1(TIM1, target_duty);
 8002a44:	4b58      	ldr	r3, [pc, #352]	; (8002ba8 <TIM4_IRQHandler+0x2a4>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4619      	mov	r1, r3
 8002a4a:	485c      	ldr	r0, [pc, #368]	; (8002bbc <TIM4_IRQHandler+0x2b8>)
 8002a4c:	f7ff feea 	bl	8002824 <LL_TIM_OC_SetCompareCH1>
                        LL_TIM_OC_SetCompareCH1(TIM2, 0);
 8002a50:	2100      	movs	r1, #0
 8002a52:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002a56:	f7ff fee5 	bl	8002824 <LL_TIM_OC_SetCompareCH1>
                        plus++;
 8002a5a:	4b5b      	ldr	r3, [pc, #364]	; (8002bc8 <TIM4_IRQHandler+0x2c4>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	3301      	adds	r3, #1
 8002a60:	4a59      	ldr	r2, [pc, #356]	; (8002bc8 <TIM4_IRQHandler+0x2c4>)
 8002a62:	6013      	str	r3, [r2, #0]
                        break;
 8002a64:	e011      	b.n	8002a8a <TIM4_IRQHandler+0x186>

                    case -1:
                        LL_TIM_OC_SetCompareCH1(TIM1, 0);
 8002a66:	2100      	movs	r1, #0
 8002a68:	4854      	ldr	r0, [pc, #336]	; (8002bbc <TIM4_IRQHandler+0x2b8>)
 8002a6a:	f7ff fedb 	bl	8002824 <LL_TIM_OC_SetCompareCH1>
                        LL_TIM_OC_SetCompareCH1(TIM2, -target_duty);
 8002a6e:	4b4e      	ldr	r3, [pc, #312]	; (8002ba8 <TIM4_IRQHandler+0x2a4>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	425b      	negs	r3, r3
 8002a74:	4619      	mov	r1, r3
 8002a76:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002a7a:	f7ff fed3 	bl	8002824 <LL_TIM_OC_SetCompareCH1>
                        minus++;
 8002a7e:	4b53      	ldr	r3, [pc, #332]	; (8002bcc <TIM4_IRQHandler+0x2c8>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	3301      	adds	r3, #1
 8002a84:	4a51      	ldr	r2, [pc, #324]	; (8002bcc <TIM4_IRQHandler+0x2c8>)
 8002a86:	6013      	str	r3, [r2, #0]
                        break;
 8002a88:	bf00      	nop
                }

                break;
 8002a8a:	e0d5      	b.n	8002c38 <TIM4_IRQHandler+0x334>

                case 1: {
                    static int case1_divider = 0;

                    // Jednorazowe wejście
                    if (!entered_case1_once) {
 8002a8c:	4b4a      	ldr	r3, [pc, #296]	; (8002bb8 <TIM4_IRQHandler+0x2b4>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d116      	bne.n	8002ac2 <TIM4_IRQHandler+0x1be>
                        entered_case1_once = 1;
 8002a94:	4b48      	ldr	r3, [pc, #288]	; (8002bb8 <TIM4_IRQHandler+0x2b4>)
 8002a96:	2201      	movs	r2, #1
 8002a98:	601a      	str	r2, [r3, #0]
                        force_case1_counter = 1000000;
 8002a9a:	4b40      	ldr	r3, [pc, #256]	; (8002b9c <TIM4_IRQHandler+0x298>)
 8002a9c:	4a4c      	ldr	r2, [pc, #304]	; (8002bd0 <TIM4_IRQHandler+0x2cc>)
 8002a9e:	601a      	str	r2, [r3, #0]
                        xd++;
 8002aa0:	4b4c      	ldr	r3, [pc, #304]	; (8002bd4 <TIM4_IRQHandler+0x2d0>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	3301      	adds	r3, #1
 8002aa6:	4a4b      	ldr	r2, [pc, #300]	; (8002bd4 <TIM4_IRQHandler+0x2d0>)
 8002aa8:	6013      	str	r3, [r2, #0]
                        LL_TIM_OC_SetCompareCH1(TIM2, 0);
 8002aaa:	2100      	movs	r1, #0
 8002aac:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002ab0:	f7ff feb8 	bl	8002824 <LL_TIM_OC_SetCompareCH1>
                        LL_TIM_CC_EnableChannel(TIM1, LL_TIM_CHANNEL_CH1N);
 8002ab4:	2104      	movs	r1, #4
 8002ab6:	4841      	ldr	r0, [pc, #260]	; (8002bbc <TIM4_IRQHandler+0x2b8>)
 8002ab8:	f7ff fe91 	bl	80027de <LL_TIM_CC_EnableChannel>

                     //   PI_SetIntegralLimit(&pi_regulator, integral_set_V);
                       // PIC_SetIntegralLimit(&pic_regulator, integral_set_I);
                      //  manual_duty_counter = 0;
                        kp_boost_counter = 0;
 8002abc:	4b46      	ldr	r3, [pc, #280]	; (8002bd8 <TIM4_IRQHandler+0x2d4>)
 8002abe:	2200      	movs	r2, #0
 8002ac0:	601a      	str	r2, [r3, #0]
                       // case1_divider = 0; // Wyzeruj licznik przy wejściu!
                    }

                    if (kp_boost_counter < 5) {
 8002ac2:	4b45      	ldr	r3, [pc, #276]	; (8002bd8 <TIM4_IRQHandler+0x2d4>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	2b04      	cmp	r3, #4
 8002ac8:	dc08      	bgt.n	8002adc <TIM4_IRQHandler+0x1d8>
                        pi_regulator.Kp = KP_V_dynamic;
 8002aca:	4b44      	ldr	r3, [pc, #272]	; (8002bdc <TIM4_IRQHandler+0x2d8>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	4a44      	ldr	r2, [pc, #272]	; (8002be0 <TIM4_IRQHandler+0x2dc>)
 8002ad0:	6013      	str	r3, [r2, #0]
                        pic_regulator.Kp = KP_I_dynamic;
 8002ad2:	4b44      	ldr	r3, [pc, #272]	; (8002be4 <TIM4_IRQHandler+0x2e0>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4a44      	ldr	r2, [pc, #272]	; (8002be8 <TIM4_IRQHandler+0x2e4>)
 8002ad8:	6013      	str	r3, [r2, #0]
 8002ada:	e014      	b.n	8002b06 <TIM4_IRQHandler+0x202>
                        //kp_boost_counter++;
                    } else if (kp_boost_counter <10) {
 8002adc:	4b3e      	ldr	r3, [pc, #248]	; (8002bd8 <TIM4_IRQHandler+0x2d4>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	2b09      	cmp	r3, #9
 8002ae2:	dc08      	bgt.n	8002af6 <TIM4_IRQHandler+0x1f2>
                    	pi_regulator.Kp = KP_V_dynamic2;
 8002ae4:	4b41      	ldr	r3, [pc, #260]	; (8002bec <TIM4_IRQHandler+0x2e8>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	4a3d      	ldr	r2, [pc, #244]	; (8002be0 <TIM4_IRQHandler+0x2dc>)
 8002aea:	6013      	str	r3, [r2, #0]
                    	pic_regulator.Kp = KP_I_dynamic2;
 8002aec:	4b40      	ldr	r3, [pc, #256]	; (8002bf0 <TIM4_IRQHandler+0x2ec>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a3d      	ldr	r2, [pc, #244]	; (8002be8 <TIM4_IRQHandler+0x2e4>)
 8002af2:	6013      	str	r3, [r2, #0]
 8002af4:	e007      	b.n	8002b06 <TIM4_IRQHandler+0x202>
                    	//kp_boost_counter++;
                    } else {
                    	pi_regulator.Kp = kp_V_start;
 8002af6:	4b3f      	ldr	r3, [pc, #252]	; (8002bf4 <TIM4_IRQHandler+0x2f0>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a39      	ldr	r2, [pc, #228]	; (8002be0 <TIM4_IRQHandler+0x2dc>)
 8002afc:	6013      	str	r3, [r2, #0]
                    	pic_regulator.Kp = kp_I_start;
 8002afe:	4b3e      	ldr	r3, [pc, #248]	; (8002bf8 <TIM4_IRQHandler+0x2f4>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	4a39      	ldr	r2, [pc, #228]	; (8002be8 <TIM4_IRQHandler+0x2e4>)
 8002b04:	6013      	str	r3, [r2, #0]
                    }


                    // Co 10 cykli (czyli 20 kHz), lub od razu po wejściu

                    	filter(&current_inductor_filter, &old_current, 0.001f, current_inductor);
 8002b06:	4b3d      	ldr	r3, [pc, #244]	; (8002bfc <TIM4_IRQHandler+0x2f8>)
 8002b08:	edd3 7a00 	vldr	s15, [r3]
 8002b0c:	eef0 0a67 	vmov.f32	s1, s15
 8002b10:	ed9f 0a3b 	vldr	s0, [pc, #236]	; 8002c00 <TIM4_IRQHandler+0x2fc>
 8002b14:	493b      	ldr	r1, [pc, #236]	; (8002c04 <TIM4_IRQHandler+0x300>)
 8002b16:	483c      	ldr	r0, [pc, #240]	; (8002c08 <TIM4_IRQHandler+0x304>)
 8002b18:	f000 f8a0 	bl	8002c5c <filter>
                    	//filter(&voltage_out_filter, &old_voltage, 0.001f, voltage_out);
                    	if(kp_boost_counter<10000)
 8002b1c:	4b2e      	ldr	r3, [pc, #184]	; (8002bd8 <TIM4_IRQHandler+0x2d4>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f242 720f 	movw	r2, #9999	; 0x270f
 8002b24:	4293      	cmp	r3, r2
 8002b26:	dc73      	bgt.n	8002c10 <TIM4_IRQHandler+0x30c>
                        {V_reg_out = PI_Update(&pi_regulator, setpoint, voltage_out, voltage_in);
 8002b28:	4b1a      	ldr	r3, [pc, #104]	; (8002b94 <TIM4_IRQHandler+0x290>)
 8002b2a:	edd3 7a00 	vldr	s15, [r3]
 8002b2e:	4b24      	ldr	r3, [pc, #144]	; (8002bc0 <TIM4_IRQHandler+0x2bc>)
 8002b30:	ed93 7a00 	vldr	s14, [r3]
 8002b34:	4b23      	ldr	r3, [pc, #140]	; (8002bc4 <TIM4_IRQHandler+0x2c0>)
 8002b36:	edd3 6a00 	vldr	s13, [r3]
 8002b3a:	eeb0 1a66 	vmov.f32	s2, s13
 8002b3e:	eef0 0a47 	vmov.f32	s1, s14
 8002b42:	eeb0 0a67 	vmov.f32	s0, s15
 8002b46:	4826      	ldr	r0, [pc, #152]	; (8002be0 <TIM4_IRQHandler+0x2dc>)
 8002b48:	f7ff fb8e 	bl	8002268 <PI_Update>
 8002b4c:	eef0 7a40 	vmov.f32	s15, s0
 8002b50:	4b2e      	ldr	r3, [pc, #184]	; (8002c0c <TIM4_IRQHandler+0x308>)
 8002b52:	edc3 7a00 	vstr	s15, [r3]
                        target_duty = (int)PIC_Update(&pic_regulator, V_reg_out, current_inductor_filter);
 8002b56:	4b2d      	ldr	r3, [pc, #180]	; (8002c0c <TIM4_IRQHandler+0x308>)
 8002b58:	edd3 7a00 	vldr	s15, [r3]
 8002b5c:	4b2a      	ldr	r3, [pc, #168]	; (8002c08 <TIM4_IRQHandler+0x304>)
 8002b5e:	ed93 7a00 	vldr	s14, [r3]
 8002b62:	eef0 0a47 	vmov.f32	s1, s14
 8002b66:	eeb0 0a67 	vmov.f32	s0, s15
 8002b6a:	481f      	ldr	r0, [pc, #124]	; (8002be8 <TIM4_IRQHandler+0x2e4>)
 8002b6c:	f7ff fc0e 	bl	800238c <PIC_Update>
 8002b70:	eef0 7a40 	vmov.f32	s15, s0
 8002b74:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002b78:	ee17 2a90 	vmov	r2, s15
 8002b7c:	4b0a      	ldr	r3, [pc, #40]	; (8002ba8 <TIM4_IRQHandler+0x2a4>)
 8002b7e:	601a      	str	r2, [r3, #0]
                        kp_boost_counter++;
 8002b80:	4b15      	ldr	r3, [pc, #84]	; (8002bd8 <TIM4_IRQHandler+0x2d4>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	3301      	adds	r3, #1
 8002b86:	4a14      	ldr	r2, [pc, #80]	; (8002bd8 <TIM4_IRQHandler+0x2d4>)
 8002b88:	6013      	str	r3, [r2, #0]
 8002b8a:	e045      	b.n	8002c18 <TIM4_IRQHandler+0x314>
 8002b8c:	40000800 	.word	0x40000800
 8002b90:	24000064 	.word	0x24000064
 8002b94:	24000060 	.word	0x24000060
 8002b98:	24000108 	.word	0x24000108
 8002b9c:	24000104 	.word	0x24000104
 8002ba0:	2400006c 	.word	0x2400006c
 8002ba4:	2400008c 	.word	0x2400008c
 8002ba8:	2400005c 	.word	0x2400005c
 8002bac:	24000030 	.word	0x24000030
 8002bb0:	240000dc 	.word	0x240000dc
 8002bb4:	43170000 	.word	0x43170000
 8002bb8:	240000fc 	.word	0x240000fc
 8002bbc:	40010000 	.word	0x40010000
 8002bc0:	24000090 	.word	0x24000090
 8002bc4:	24000094 	.word	0x24000094
 8002bc8:	24000070 	.word	0x24000070
 8002bcc:	24000074 	.word	0x24000074
 8002bd0:	000f4240 	.word	0x000f4240
 8002bd4:	24000100 	.word	0x24000100
 8002bd8:	2400010c 	.word	0x2400010c
 8002bdc:	2400001c 	.word	0x2400001c
 8002be0:	2400009c 	.word	0x2400009c
 8002be4:	24000020 	.word	0x24000020
 8002be8:	240000bc 	.word	0x240000bc
 8002bec:	24000024 	.word	0x24000024
 8002bf0:	24000028 	.word	0x24000028
 8002bf4:	24000004 	.word	0x24000004
 8002bf8:	24000008 	.word	0x24000008
 8002bfc:	24000088 	.word	0x24000088
 8002c00:	3a83126f 	.word	0x3a83126f
 8002c04:	2400007c 	.word	0x2400007c
 8002c08:	24000078 	.word	0x24000078
 8002c0c:	24000068 	.word	0x24000068
                        }


                    	else
                    	{
                        target_duty=420;
 8002c10:	4b0d      	ldr	r3, [pc, #52]	; (8002c48 <TIM4_IRQHandler+0x344>)
 8002c12:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 8002c16:	601a      	str	r2, [r3, #0]
                    	}
                    	target_duty=xddd;
 8002c18:	4b0c      	ldr	r3, [pc, #48]	; (8002c4c <TIM4_IRQHandler+0x348>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4a0a      	ldr	r2, [pc, #40]	; (8002c48 <TIM4_IRQHandler+0x344>)
 8002c1e:	6013      	str	r3, [r2, #0]
                        LL_TIM_OC_SetCompareCH1(TIM1, target_duty);
 8002c20:	4b09      	ldr	r3, [pc, #36]	; (8002c48 <TIM4_IRQHandler+0x344>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4619      	mov	r1, r3
 8002c26:	480a      	ldr	r0, [pc, #40]	; (8002c50 <TIM4_IRQHandler+0x34c>)
 8002c28:	f7ff fdfc 	bl	8002824 <LL_TIM_OC_SetCompareCH1>
                        LL_TIM_OC_SetCompareCH1(TIM2, 0);
 8002c2c:	2100      	movs	r1, #0
 8002c2e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002c32:	f7ff fdf7 	bl	8002824 <LL_TIM_OC_SetCompareCH1>



                }
                break;
 8002c36:	e000      	b.n	8002c3a <TIM4_IRQHandler+0x336>
                break;
 8002c38:	bf00      	nop


        }

        previous_case = current_case;
 8002c3a:	4b06      	ldr	r3, [pc, #24]	; (8002c54 <TIM4_IRQHandler+0x350>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	4a06      	ldr	r2, [pc, #24]	; (8002c58 <TIM4_IRQHandler+0x354>)
 8002c40:	6013      	str	r3, [r2, #0]
    }

    //LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_6);
}
 8002c42:	bf00      	nop
 8002c44:	bd80      	pop	{r7, pc}
 8002c46:	bf00      	nop
 8002c48:	2400005c 	.word	0x2400005c
 8002c4c:	2400002c 	.word	0x2400002c
 8002c50:	40010000 	.word	0x40010000
 8002c54:	2400006c 	.word	0x2400006c
 8002c58:	24000030 	.word	0x24000030

08002c5c <filter>:

/* USER CODE BEGIN 1 */


void filter(float *out,float *old, float coff, float in)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	b085      	sub	sp, #20
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	60f8      	str	r0, [r7, #12]
 8002c64:	60b9      	str	r1, [r7, #8]
 8002c66:	ed87 0a01 	vstr	s0, [r7, #4]
 8002c6a:	edc7 0a00 	vstr	s1, [r7]
    *out= coff*in +(1-coff)*(*old);
 8002c6e:	ed97 7a01 	vldr	s14, [r7, #4]
 8002c72:	edd7 7a00 	vldr	s15, [r7]
 8002c76:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002c7a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002c7e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002c82:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002c86:	68bb      	ldr	r3, [r7, #8]
 8002c88:	edd3 7a00 	vldr	s15, [r3]
 8002c8c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c90:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	edc3 7a00 	vstr	s15, [r3]
    *old=*out;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	681a      	ldr	r2, [r3, #0]
 8002c9e:	68bb      	ldr	r3, [r7, #8]
 8002ca0:	601a      	str	r2, [r3, #0]

}
 8002ca2:	bf00      	nop
 8002ca4:	3714      	adds	r7, #20
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cac:	4770      	bx	lr

08002cae <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8002cae:	b580      	push	{r7, lr}
 8002cb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */
	PowerOnSequence_Update();
 8002cb2:	f7ff fce5 	bl	8002680 <PowerOnSequence_Update>
  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8002cb6:	bf00      	nop
 8002cb8:	bd80      	pop	{r7, pc}
	...

08002cbc <__NVIC_GetPriorityGrouping>:
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002cc0:	4b04      	ldr	r3, [pc, #16]	; (8002cd4 <__NVIC_GetPriorityGrouping+0x18>)
 8002cc2:	68db      	ldr	r3, [r3, #12]
 8002cc4:	0a1b      	lsrs	r3, r3, #8
 8002cc6:	f003 0307 	and.w	r3, r3, #7
}
 8002cca:	4618      	mov	r0, r3
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd2:	4770      	bx	lr
 8002cd4:	e000ed00 	.word	0xe000ed00

08002cd8 <__NVIC_EnableIRQ>:
{
 8002cd8:	b480      	push	{r7}
 8002cda:	b083      	sub	sp, #12
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	4603      	mov	r3, r0
 8002ce0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002ce2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	db0b      	blt.n	8002d02 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002cea:	88fb      	ldrh	r3, [r7, #6]
 8002cec:	f003 021f 	and.w	r2, r3, #31
 8002cf0:	4907      	ldr	r1, [pc, #28]	; (8002d10 <__NVIC_EnableIRQ+0x38>)
 8002cf2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002cf6:	095b      	lsrs	r3, r3, #5
 8002cf8:	2001      	movs	r0, #1
 8002cfa:	fa00 f202 	lsl.w	r2, r0, r2
 8002cfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002d02:	bf00      	nop
 8002d04:	370c      	adds	r7, #12
 8002d06:	46bd      	mov	sp, r7
 8002d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0c:	4770      	bx	lr
 8002d0e:	bf00      	nop
 8002d10:	e000e100 	.word	0xe000e100

08002d14 <__NVIC_SetPriority>:
{
 8002d14:	b480      	push	{r7}
 8002d16:	b083      	sub	sp, #12
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	6039      	str	r1, [r7, #0]
 8002d1e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002d20:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	db0a      	blt.n	8002d3e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	b2da      	uxtb	r2, r3
 8002d2c:	490c      	ldr	r1, [pc, #48]	; (8002d60 <__NVIC_SetPriority+0x4c>)
 8002d2e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002d32:	0112      	lsls	r2, r2, #4
 8002d34:	b2d2      	uxtb	r2, r2
 8002d36:	440b      	add	r3, r1
 8002d38:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002d3c:	e00a      	b.n	8002d54 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	b2da      	uxtb	r2, r3
 8002d42:	4908      	ldr	r1, [pc, #32]	; (8002d64 <__NVIC_SetPriority+0x50>)
 8002d44:	88fb      	ldrh	r3, [r7, #6]
 8002d46:	f003 030f 	and.w	r3, r3, #15
 8002d4a:	3b04      	subs	r3, #4
 8002d4c:	0112      	lsls	r2, r2, #4
 8002d4e:	b2d2      	uxtb	r2, r2
 8002d50:	440b      	add	r3, r1
 8002d52:	761a      	strb	r2, [r3, #24]
}
 8002d54:	bf00      	nop
 8002d56:	370c      	adds	r7, #12
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5e:	4770      	bx	lr
 8002d60:	e000e100 	.word	0xe000e100
 8002d64:	e000ed00 	.word	0xe000ed00

08002d68 <NVIC_EncodePriority>:
{
 8002d68:	b480      	push	{r7}
 8002d6a:	b089      	sub	sp, #36	; 0x24
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	60f8      	str	r0, [r7, #12]
 8002d70:	60b9      	str	r1, [r7, #8]
 8002d72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	f003 0307 	and.w	r3, r3, #7
 8002d7a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d7c:	69fb      	ldr	r3, [r7, #28]
 8002d7e:	f1c3 0307 	rsb	r3, r3, #7
 8002d82:	2b04      	cmp	r3, #4
 8002d84:	bf28      	it	cs
 8002d86:	2304      	movcs	r3, #4
 8002d88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d8a:	69fb      	ldr	r3, [r7, #28]
 8002d8c:	3304      	adds	r3, #4
 8002d8e:	2b06      	cmp	r3, #6
 8002d90:	d902      	bls.n	8002d98 <NVIC_EncodePriority+0x30>
 8002d92:	69fb      	ldr	r3, [r7, #28]
 8002d94:	3b03      	subs	r3, #3
 8002d96:	e000      	b.n	8002d9a <NVIC_EncodePriority+0x32>
 8002d98:	2300      	movs	r3, #0
 8002d9a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d9c:	f04f 32ff 	mov.w	r2, #4294967295
 8002da0:	69bb      	ldr	r3, [r7, #24]
 8002da2:	fa02 f303 	lsl.w	r3, r2, r3
 8002da6:	43da      	mvns	r2, r3
 8002da8:	68bb      	ldr	r3, [r7, #8]
 8002daa:	401a      	ands	r2, r3
 8002dac:	697b      	ldr	r3, [r7, #20]
 8002dae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002db0:	f04f 31ff 	mov.w	r1, #4294967295
 8002db4:	697b      	ldr	r3, [r7, #20]
 8002db6:	fa01 f303 	lsl.w	r3, r1, r3
 8002dba:	43d9      	mvns	r1, r3
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002dc0:	4313      	orrs	r3, r2
}
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	3724      	adds	r7, #36	; 0x24
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dcc:	4770      	bx	lr
	...

08002dd0 <LL_AHB4_GRP1_EnableClock>:
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b085      	sub	sp, #20
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB4ENR, Periphs);
 8002dd8:	4b0a      	ldr	r3, [pc, #40]	; (8002e04 <LL_AHB4_GRP1_EnableClock+0x34>)
 8002dda:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002dde:	4909      	ldr	r1, [pc, #36]	; (8002e04 <LL_AHB4_GRP1_EnableClock+0x34>)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	4313      	orrs	r3, r2
 8002de4:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  tmpreg = READ_BIT(RCC->AHB4ENR, Periphs);
 8002de8:	4b06      	ldr	r3, [pc, #24]	; (8002e04 <LL_AHB4_GRP1_EnableClock+0x34>)
 8002dea:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	4013      	ands	r3, r2
 8002df2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002df4:	68fb      	ldr	r3, [r7, #12]
}
 8002df6:	bf00      	nop
 8002df8:	3714      	adds	r7, #20
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e00:	4770      	bx	lr
 8002e02:	bf00      	nop
 8002e04:	58024400 	.word	0x58024400

08002e08 <LL_APB1_GRP1_EnableClock>:
{
 8002e08:	b480      	push	{r7}
 8002e0a:	b085      	sub	sp, #20
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1LENR, Periphs);
 8002e10:	4b0a      	ldr	r3, [pc, #40]	; (8002e3c <LL_APB1_GRP1_EnableClock+0x34>)
 8002e12:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8002e16:	4909      	ldr	r1, [pc, #36]	; (8002e3c <LL_APB1_GRP1_EnableClock+0x34>)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	4313      	orrs	r3, r2
 8002e1c:	f8c1 30e8 	str.w	r3, [r1, #232]	; 0xe8
  tmpreg = READ_BIT(RCC->APB1LENR, Periphs);
 8002e20:	4b06      	ldr	r3, [pc, #24]	; (8002e3c <LL_APB1_GRP1_EnableClock+0x34>)
 8002e22:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	4013      	ands	r3, r2
 8002e2a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
}
 8002e2e:	bf00      	nop
 8002e30:	3714      	adds	r7, #20
 8002e32:	46bd      	mov	sp, r7
 8002e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e38:	4770      	bx	lr
 8002e3a:	bf00      	nop
 8002e3c:	58024400 	.word	0x58024400

08002e40 <LL_APB2_GRP1_EnableClock>:
{
 8002e40:	b480      	push	{r7}
 8002e42:	b085      	sub	sp, #20
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8002e48:	4b0a      	ldr	r3, [pc, #40]	; (8002e74 <LL_APB2_GRP1_EnableClock+0x34>)
 8002e4a:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8002e4e:	4909      	ldr	r1, [pc, #36]	; (8002e74 <LL_APB2_GRP1_EnableClock+0x34>)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	4313      	orrs	r3, r2
 8002e54:	f8c1 30f0 	str.w	r3, [r1, #240]	; 0xf0
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002e58:	4b06      	ldr	r3, [pc, #24]	; (8002e74 <LL_APB2_GRP1_EnableClock+0x34>)
 8002e5a:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	4013      	ands	r3, r2
 8002e62:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002e64:	68fb      	ldr	r3, [r7, #12]
}
 8002e66:	bf00      	nop
 8002e68:	3714      	adds	r7, #20
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e70:	4770      	bx	lr
 8002e72:	bf00      	nop
 8002e74:	58024400 	.word	0x58024400

08002e78 <LL_TIM_DisableARRPreload>:
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b083      	sub	sp, #12
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	601a      	str	r2, [r3, #0]
}
 8002e8c:	bf00      	nop
 8002e8e:	370c      	adds	r7, #12
 8002e90:	46bd      	mov	sp, r7
 8002e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e96:	4770      	bx	lr

08002e98 <LL_TIM_OC_DisableFast>:
{
 8002e98:	b480      	push	{r7}
 8002e9a:	b085      	sub	sp, #20
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
 8002ea0:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	2b01      	cmp	r3, #1
 8002ea6:	d028      	beq.n	8002efa <LL_TIM_OC_DisableFast+0x62>
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	2b04      	cmp	r3, #4
 8002eac:	d023      	beq.n	8002ef6 <LL_TIM_OC_DisableFast+0x5e>
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	2b10      	cmp	r3, #16
 8002eb2:	d01e      	beq.n	8002ef2 <LL_TIM_OC_DisableFast+0x5a>
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	2b40      	cmp	r3, #64	; 0x40
 8002eb8:	d019      	beq.n	8002eee <LL_TIM_OC_DisableFast+0x56>
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ec0:	d013      	beq.n	8002eea <LL_TIM_OC_DisableFast+0x52>
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ec8:	d00d      	beq.n	8002ee6 <LL_TIM_OC_DisableFast+0x4e>
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ed0:	d007      	beq.n	8002ee2 <LL_TIM_OC_DisableFast+0x4a>
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ed8:	d101      	bne.n	8002ede <LL_TIM_OC_DisableFast+0x46>
 8002eda:	2307      	movs	r3, #7
 8002edc:	e00e      	b.n	8002efc <LL_TIM_OC_DisableFast+0x64>
 8002ede:	2308      	movs	r3, #8
 8002ee0:	e00c      	b.n	8002efc <LL_TIM_OC_DisableFast+0x64>
 8002ee2:	2306      	movs	r3, #6
 8002ee4:	e00a      	b.n	8002efc <LL_TIM_OC_DisableFast+0x64>
 8002ee6:	2305      	movs	r3, #5
 8002ee8:	e008      	b.n	8002efc <LL_TIM_OC_DisableFast+0x64>
 8002eea:	2304      	movs	r3, #4
 8002eec:	e006      	b.n	8002efc <LL_TIM_OC_DisableFast+0x64>
 8002eee:	2303      	movs	r3, #3
 8002ef0:	e004      	b.n	8002efc <LL_TIM_OC_DisableFast+0x64>
 8002ef2:	2302      	movs	r3, #2
 8002ef4:	e002      	b.n	8002efc <LL_TIM_OC_DisableFast+0x64>
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	e000      	b.n	8002efc <LL_TIM_OC_DisableFast+0x64>
 8002efa:	2300      	movs	r3, #0
 8002efc:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	3318      	adds	r3, #24
 8002f02:	4619      	mov	r1, r3
 8002f04:	7bfb      	ldrb	r3, [r7, #15]
 8002f06:	4a0b      	ldr	r2, [pc, #44]	; (8002f34 <LL_TIM_OC_DisableFast+0x9c>)
 8002f08:	5cd3      	ldrb	r3, [r2, r3]
 8002f0a:	440b      	add	r3, r1
 8002f0c:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8002f0e:	68bb      	ldr	r3, [r7, #8]
 8002f10:	681a      	ldr	r2, [r3, #0]
 8002f12:	7bfb      	ldrb	r3, [r7, #15]
 8002f14:	4908      	ldr	r1, [pc, #32]	; (8002f38 <LL_TIM_OC_DisableFast+0xa0>)
 8002f16:	5ccb      	ldrb	r3, [r1, r3]
 8002f18:	4619      	mov	r1, r3
 8002f1a:	2304      	movs	r3, #4
 8002f1c:	408b      	lsls	r3, r1
 8002f1e:	43db      	mvns	r3, r3
 8002f20:	401a      	ands	r2, r3
 8002f22:	68bb      	ldr	r3, [r7, #8]
 8002f24:	601a      	str	r2, [r3, #0]
}
 8002f26:	bf00      	nop
 8002f28:	3714      	adds	r7, #20
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f30:	4770      	bx	lr
 8002f32:	bf00      	nop
 8002f34:	08004618 	.word	0x08004618
 8002f38:	08004624 	.word	0x08004624

08002f3c <LL_TIM_OC_EnablePreload>:
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	b085      	sub	sp, #20
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
 8002f44:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	2b01      	cmp	r3, #1
 8002f4a:	d028      	beq.n	8002f9e <LL_TIM_OC_EnablePreload+0x62>
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	2b04      	cmp	r3, #4
 8002f50:	d023      	beq.n	8002f9a <LL_TIM_OC_EnablePreload+0x5e>
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	2b10      	cmp	r3, #16
 8002f56:	d01e      	beq.n	8002f96 <LL_TIM_OC_EnablePreload+0x5a>
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	2b40      	cmp	r3, #64	; 0x40
 8002f5c:	d019      	beq.n	8002f92 <LL_TIM_OC_EnablePreload+0x56>
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f64:	d013      	beq.n	8002f8e <LL_TIM_OC_EnablePreload+0x52>
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f6c:	d00d      	beq.n	8002f8a <LL_TIM_OC_EnablePreload+0x4e>
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f74:	d007      	beq.n	8002f86 <LL_TIM_OC_EnablePreload+0x4a>
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f7c:	d101      	bne.n	8002f82 <LL_TIM_OC_EnablePreload+0x46>
 8002f7e:	2307      	movs	r3, #7
 8002f80:	e00e      	b.n	8002fa0 <LL_TIM_OC_EnablePreload+0x64>
 8002f82:	2308      	movs	r3, #8
 8002f84:	e00c      	b.n	8002fa0 <LL_TIM_OC_EnablePreload+0x64>
 8002f86:	2306      	movs	r3, #6
 8002f88:	e00a      	b.n	8002fa0 <LL_TIM_OC_EnablePreload+0x64>
 8002f8a:	2305      	movs	r3, #5
 8002f8c:	e008      	b.n	8002fa0 <LL_TIM_OC_EnablePreload+0x64>
 8002f8e:	2304      	movs	r3, #4
 8002f90:	e006      	b.n	8002fa0 <LL_TIM_OC_EnablePreload+0x64>
 8002f92:	2303      	movs	r3, #3
 8002f94:	e004      	b.n	8002fa0 <LL_TIM_OC_EnablePreload+0x64>
 8002f96:	2302      	movs	r3, #2
 8002f98:	e002      	b.n	8002fa0 <LL_TIM_OC_EnablePreload+0x64>
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	e000      	b.n	8002fa0 <LL_TIM_OC_EnablePreload+0x64>
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	3318      	adds	r3, #24
 8002fa6:	4619      	mov	r1, r3
 8002fa8:	7bfb      	ldrb	r3, [r7, #15]
 8002faa:	4a0a      	ldr	r2, [pc, #40]	; (8002fd4 <LL_TIM_OC_EnablePreload+0x98>)
 8002fac:	5cd3      	ldrb	r3, [r2, r3]
 8002fae:	440b      	add	r3, r1
 8002fb0:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8002fb2:	68bb      	ldr	r3, [r7, #8]
 8002fb4:	681a      	ldr	r2, [r3, #0]
 8002fb6:	7bfb      	ldrb	r3, [r7, #15]
 8002fb8:	4907      	ldr	r1, [pc, #28]	; (8002fd8 <LL_TIM_OC_EnablePreload+0x9c>)
 8002fba:	5ccb      	ldrb	r3, [r1, r3]
 8002fbc:	4619      	mov	r1, r3
 8002fbe:	2308      	movs	r3, #8
 8002fc0:	408b      	lsls	r3, r1
 8002fc2:	431a      	orrs	r2, r3
 8002fc4:	68bb      	ldr	r3, [r7, #8]
 8002fc6:	601a      	str	r2, [r3, #0]
}
 8002fc8:	bf00      	nop
 8002fca:	3714      	adds	r7, #20
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd2:	4770      	bx	lr
 8002fd4:	08004618 	.word	0x08004618
 8002fd8:	08004624 	.word	0x08004624

08002fdc <LL_TIM_SetClockSource>:
{
 8002fdc:	b480      	push	{r7}
 8002fde:	b083      	sub	sp, #12
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
 8002fe4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	689a      	ldr	r2, [r3, #8]
 8002fea:	4b06      	ldr	r3, [pc, #24]	; (8003004 <LL_TIM_SetClockSource+0x28>)
 8002fec:	4013      	ands	r3, r2
 8002fee:	683a      	ldr	r2, [r7, #0]
 8002ff0:	431a      	orrs	r2, r3
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	609a      	str	r2, [r3, #8]
}
 8002ff6:	bf00      	nop
 8002ff8:	370c      	adds	r7, #12
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003000:	4770      	bx	lr
 8003002:	bf00      	nop
 8003004:	fffebff8 	.word	0xfffebff8

08003008 <LL_TIM_SetTriggerOutput>:
{
 8003008:	b480      	push	{r7}
 800300a:	b083      	sub	sp, #12
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
 8003010:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	431a      	orrs	r2, r3
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	605a      	str	r2, [r3, #4]
}
 8003022:	bf00      	nop
 8003024:	370c      	adds	r7, #12
 8003026:	46bd      	mov	sp, r7
 8003028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302c:	4770      	bx	lr

0800302e <LL_TIM_SetTriggerOutput2>:
{
 800302e:	b480      	push	{r7}
 8003030:	b083      	sub	sp, #12
 8003032:	af00      	add	r7, sp, #0
 8003034:	6078      	str	r0, [r7, #4]
 8003036:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS2, ADCSynchronization);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	685b      	ldr	r3, [r3, #4]
 800303c:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	431a      	orrs	r2, r3
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	605a      	str	r2, [r3, #4]
}
 8003048:	bf00      	nop
 800304a:	370c      	adds	r7, #12
 800304c:	46bd      	mov	sp, r7
 800304e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003052:	4770      	bx	lr

08003054 <LL_TIM_DisableMasterSlaveMode>:
{
 8003054:	b480      	push	{r7}
 8003056:	b083      	sub	sp, #12
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	689b      	ldr	r3, [r3, #8]
 8003060:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	609a      	str	r2, [r3, #8]
}
 8003068:	bf00      	nop
 800306a:	370c      	adds	r7, #12
 800306c:	46bd      	mov	sp, r7
 800306e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003072:	4770      	bx	lr

08003074 <MX_TIM1_Init>:

/* USER CODE END 0 */

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b09e      	sub	sp, #120	; 0x78
 8003078:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800307a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800307e:	2200      	movs	r2, #0
 8003080:	601a      	str	r2, [r3, #0]
 8003082:	605a      	str	r2, [r3, #4]
 8003084:	609a      	str	r2, [r3, #8]
 8003086:	60da      	str	r2, [r3, #12]
 8003088:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 800308a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800308e:	2220      	movs	r2, #32
 8003090:	2100      	movs	r1, #0
 8003092:	4618      	mov	r0, r3
 8003094:	f001 fa80 	bl	8004598 <memset>
  LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 8003098:	f107 031c 	add.w	r3, r7, #28
 800309c:	2228      	movs	r2, #40	; 0x28
 800309e:	2100      	movs	r1, #0
 80030a0:	4618      	mov	r0, r3
 80030a2:	f001 fa79 	bl	8004598 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030a6:	1d3b      	adds	r3, r7, #4
 80030a8:	2200      	movs	r2, #0
 80030aa:	601a      	str	r2, [r3, #0]
 80030ac:	605a      	str	r2, [r3, #4]
 80030ae:	609a      	str	r2, [r3, #8]
 80030b0:	60da      	str	r2, [r3, #12]
 80030b2:	611a      	str	r2, [r3, #16]
 80030b4:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM1);
 80030b6:	2001      	movs	r0, #1
 80030b8:	f7ff fec2 	bl	8002e40 <LL_APB2_GRP1_EnableClock>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 80030bc:	2300      	movs	r3, #0
 80030be:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80030c2:	2300      	movs	r3, #0
 80030c4:	66bb      	str	r3, [r7, #104]	; 0x68
  TIM_InitStruct.Autoreload = 1199;
 80030c6:	f240 43af 	movw	r3, #1199	; 0x4af
 80030ca:	66fb      	str	r3, [r7, #108]	; 0x6c
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80030cc:	2300      	movs	r3, #0
 80030ce:	673b      	str	r3, [r7, #112]	; 0x70
  TIM_InitStruct.RepetitionCounter = 0;
 80030d0:	2300      	movs	r3, #0
 80030d2:	677b      	str	r3, [r7, #116]	; 0x74
  LL_TIM_Init(TIM1, &TIM_InitStruct);
 80030d4:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80030d8:	4619      	mov	r1, r3
 80030da:	4836      	ldr	r0, [pc, #216]	; (80031b4 <MX_TIM1_Init+0x140>)
 80030dc:	f000 fde2 	bl	8003ca4 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM1);
 80030e0:	4834      	ldr	r0, [pc, #208]	; (80031b4 <MX_TIM1_Init+0x140>)
 80030e2:	f7ff fec9 	bl	8002e78 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM1, LL_TIM_CLOCKSOURCE_INTERNAL);
 80030e6:	2100      	movs	r1, #0
 80030e8:	4832      	ldr	r0, [pc, #200]	; (80031b4 <MX_TIM1_Init+0x140>)
 80030ea:	f7ff ff77 	bl	8002fdc <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM1, LL_TIM_CHANNEL_CH1);
 80030ee:	2101      	movs	r1, #1
 80030f0:	4830      	ldr	r0, [pc, #192]	; (80031b4 <MX_TIM1_Init+0x140>)
 80030f2:	f7ff ff23 	bl	8002f3c <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80030f6:	2360      	movs	r3, #96	; 0x60
 80030f8:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80030fa:	2300      	movs	r3, #0
 80030fc:	64bb      	str	r3, [r7, #72]	; 0x48
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80030fe:	2300      	movs	r3, #0
 8003100:	64fb      	str	r3, [r7, #76]	; 0x4c
  TIM_OC_InitStruct.CompareValue = 0;
 8003102:	2300      	movs	r3, #0
 8003104:	653b      	str	r3, [r7, #80]	; 0x50
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8003106:	2300      	movs	r3, #0
 8003108:	657b      	str	r3, [r7, #84]	; 0x54
  TIM_OC_InitStruct.OCNPolarity = LL_TIM_OCPOLARITY_HIGH;
 800310a:	2300      	movs	r3, #0
 800310c:	65bb      	str	r3, [r7, #88]	; 0x58
  TIM_OC_InitStruct.OCIdleState = LL_TIM_OCIDLESTATE_LOW;
 800310e:	2300      	movs	r3, #0
 8003110:	65fb      	str	r3, [r7, #92]	; 0x5c
  TIM_OC_InitStruct.OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
 8003112:	2300      	movs	r3, #0
 8003114:	663b      	str	r3, [r7, #96]	; 0x60
  LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8003116:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800311a:	461a      	mov	r2, r3
 800311c:	2101      	movs	r1, #1
 800311e:	4825      	ldr	r0, [pc, #148]	; (80031b4 <MX_TIM1_Init+0x140>)
 8003120:	f000 fe54 	bl	8003dcc <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH1);
 8003124:	2101      	movs	r1, #1
 8003126:	4823      	ldr	r0, [pc, #140]	; (80031b4 <MX_TIM1_Init+0x140>)
 8003128:	f7ff feb6 	bl	8002e98 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM1, LL_TIM_TRGO_RESET);
 800312c:	2100      	movs	r1, #0
 800312e:	4821      	ldr	r0, [pc, #132]	; (80031b4 <MX_TIM1_Init+0x140>)
 8003130:	f7ff ff6a 	bl	8003008 <LL_TIM_SetTriggerOutput>
  LL_TIM_SetTriggerOutput2(TIM1, LL_TIM_TRGO2_RESET);
 8003134:	2100      	movs	r1, #0
 8003136:	481f      	ldr	r0, [pc, #124]	; (80031b4 <MX_TIM1_Init+0x140>)
 8003138:	f7ff ff79 	bl	800302e <LL_TIM_SetTriggerOutput2>
  LL_TIM_DisableMasterSlaveMode(TIM1);
 800313c:	481d      	ldr	r0, [pc, #116]	; (80031b4 <MX_TIM1_Init+0x140>)
 800313e:	f7ff ff89 	bl	8003054 <LL_TIM_DisableMasterSlaveMode>
  TIM_BDTRInitStruct.OSSRState = LL_TIM_OSSR_DISABLE;
 8003142:	2300      	movs	r3, #0
 8003144:	61fb      	str	r3, [r7, #28]
  TIM_BDTRInitStruct.OSSIState = LL_TIM_OSSI_DISABLE;
 8003146:	2300      	movs	r3, #0
 8003148:	623b      	str	r3, [r7, #32]
  TIM_BDTRInitStruct.LockLevel = LL_TIM_LOCKLEVEL_OFF;
 800314a:	2300      	movs	r3, #0
 800314c:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_BDTRInitStruct.DeadTime = 10;
 800314e:	230a      	movs	r3, #10
 8003150:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  TIM_BDTRInitStruct.BreakState = LL_TIM_BREAK_DISABLE;
 8003154:	2300      	movs	r3, #0
 8003156:	857b      	strh	r3, [r7, #42]	; 0x2a
  TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_HIGH;
 8003158:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800315c:	62fb      	str	r3, [r7, #44]	; 0x2c
  TIM_BDTRInitStruct.BreakFilter = LL_TIM_BREAK_FILTER_FDIV1;
 800315e:	2300      	movs	r3, #0
 8003160:	633b      	str	r3, [r7, #48]	; 0x30
  TIM_BDTRInitStruct.Break2State = LL_TIM_BREAK2_DISABLE;
 8003162:	2300      	movs	r3, #0
 8003164:	637b      	str	r3, [r7, #52]	; 0x34
  TIM_BDTRInitStruct.Break2Polarity = LL_TIM_BREAK2_POLARITY_HIGH;
 8003166:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800316a:	63bb      	str	r3, [r7, #56]	; 0x38
  TIM_BDTRInitStruct.Break2Filter = LL_TIM_BREAK2_FILTER_FDIV1;
 800316c:	2300      	movs	r3, #0
 800316e:	63fb      	str	r3, [r7, #60]	; 0x3c
  TIM_BDTRInitStruct.AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE;
 8003170:	2300      	movs	r3, #0
 8003172:	643b      	str	r3, [r7, #64]	; 0x40
  LL_TIM_BDTR_Init(TIM1, &TIM_BDTRInitStruct);
 8003174:	f107 031c 	add.w	r3, r7, #28
 8003178:	4619      	mov	r1, r3
 800317a:	480e      	ldr	r0, [pc, #56]	; (80031b4 <MX_TIM1_Init+0x140>)
 800317c:	f000 fe86 	bl	8003e8c <LL_TIM_BDTR_Init>
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOE);
 8003180:	2010      	movs	r0, #16
 8003182:	f7ff fe25 	bl	8002dd0 <LL_AHB4_GRP1_EnableClock>
    /**TIM1 GPIO Configuration
    PE8     ------> TIM1_CH1N
    PE9     ------> TIM1_CH1
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8|LL_GPIO_PIN_9;
 8003186:	f44f 7340 	mov.w	r3, #768	; 0x300
 800318a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800318c:	2302      	movs	r3, #2
 800318e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003190:	2300      	movs	r3, #0
 8003192:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003194:	2300      	movs	r3, #0
 8003196:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8003198:	2302      	movs	r3, #2
 800319a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 800319c:	2301      	movs	r3, #1
 800319e:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80031a0:	1d3b      	adds	r3, r7, #4
 80031a2:	4619      	mov	r1, r3
 80031a4:	4804      	ldr	r0, [pc, #16]	; (80031b8 <MX_TIM1_Init+0x144>)
 80031a6:	f000 fc7f 	bl	8003aa8 <LL_GPIO_Init>

}
 80031aa:	bf00      	nop
 80031ac:	3778      	adds	r7, #120	; 0x78
 80031ae:	46bd      	mov	sp, r7
 80031b0:	bd80      	pop	{r7, pc}
 80031b2:	bf00      	nop
 80031b4:	40010000 	.word	0x40010000
 80031b8:	58021000 	.word	0x58021000

080031bc <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b094      	sub	sp, #80	; 0x50
 80031c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80031c2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80031c6:	2200      	movs	r2, #0
 80031c8:	601a      	str	r2, [r3, #0]
 80031ca:	605a      	str	r2, [r3, #4]
 80031cc:	609a      	str	r2, [r3, #8]
 80031ce:	60da      	str	r2, [r3, #12]
 80031d0:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 80031d2:	f107 031c 	add.w	r3, r7, #28
 80031d6:	2220      	movs	r2, #32
 80031d8:	2100      	movs	r1, #0
 80031da:	4618      	mov	r0, r3
 80031dc:	f001 f9dc 	bl	8004598 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031e0:	1d3b      	adds	r3, r7, #4
 80031e2:	2200      	movs	r2, #0
 80031e4:	601a      	str	r2, [r3, #0]
 80031e6:	605a      	str	r2, [r3, #4]
 80031e8:	609a      	str	r2, [r3, #8]
 80031ea:	60da      	str	r2, [r3, #12]
 80031ec:	611a      	str	r2, [r3, #16]
 80031ee:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 80031f0:	2001      	movs	r0, #1
 80031f2:	f7ff fe09 	bl	8002e08 <LL_APB1_GRP1_EnableClock>

  /* TIM2 interrupt Init */
  NVIC_SetPriority(TIM2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80031f6:	f7ff fd61 	bl	8002cbc <__NVIC_GetPriorityGrouping>
 80031fa:	4603      	mov	r3, r0
 80031fc:	2200      	movs	r2, #0
 80031fe:	2100      	movs	r1, #0
 8003200:	4618      	mov	r0, r3
 8003202:	f7ff fdb1 	bl	8002d68 <NVIC_EncodePriority>
 8003206:	4603      	mov	r3, r0
 8003208:	4619      	mov	r1, r3
 800320a:	201c      	movs	r0, #28
 800320c:	f7ff fd82 	bl	8002d14 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM2_IRQn);
 8003210:	201c      	movs	r0, #28
 8003212:	f7ff fd61 	bl	8002cd8 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 8003216:	2300      	movs	r3, #0
 8003218:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800321a:	2300      	movs	r3, #0
 800321c:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 2399;
 800321e:	f640 135f 	movw	r3, #2399	; 0x95f
 8003222:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8003224:	2300      	movs	r3, #0
 8003226:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 8003228:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800322c:	4619      	mov	r1, r3
 800322e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003232:	f000 fd37 	bl	8003ca4 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM2);
 8003236:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800323a:	f7ff fe1d 	bl	8002e78 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM2, LL_TIM_CLOCKSOURCE_INTERNAL);
 800323e:	2100      	movs	r1, #0
 8003240:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003244:	f7ff feca 	bl	8002fdc <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM2, LL_TIM_CHANNEL_CH1);
 8003248:	2101      	movs	r1, #1
 800324a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800324e:	f7ff fe75 	bl	8002f3c <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8003252:	2360      	movs	r3, #96	; 0x60
 8003254:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8003256:	2300      	movs	r3, #0
 8003258:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 800325a:	2300      	movs	r3, #0
 800325c:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 800325e:	2300      	movs	r3, #0
 8003260:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8003262:	2300      	movs	r3, #0
 8003264:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8003266:	f107 031c 	add.w	r3, r7, #28
 800326a:	461a      	mov	r2, r3
 800326c:	2101      	movs	r1, #1
 800326e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003272:	f000 fdab 	bl	8003dcc <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH1);
 8003276:	2101      	movs	r1, #1
 8003278:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800327c:	f7ff fe0c 	bl	8002e98 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 8003280:	2100      	movs	r1, #0
 8003282:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003286:	f7ff febf 	bl	8003008 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 800328a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800328e:	f7ff fee1 	bl	8003054 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOA);
 8003292:	2001      	movs	r0, #1
 8003294:	f7ff fd9c 	bl	8002dd0 <LL_AHB4_GRP1_EnableClock>
    /**TIM2 GPIO Configuration
    PA15 (JTDI)     ------> TIM2_CH1
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 8003298:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800329c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800329e:	2302      	movs	r3, #2
 80032a0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80032a2:	2300      	movs	r3, #0
 80032a4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80032a6:	2300      	movs	r3, #0
 80032a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 80032aa:	2302      	movs	r3, #2
 80032ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 80032ae:	2301      	movs	r3, #1
 80032b0:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032b2:	1d3b      	adds	r3, r7, #4
 80032b4:	4619      	mov	r1, r3
 80032b6:	4803      	ldr	r0, [pc, #12]	; (80032c4 <MX_TIM2_Init+0x108>)
 80032b8:	f000 fbf6 	bl	8003aa8 <LL_GPIO_Init>

}
 80032bc:	bf00      	nop
 80032be:	3750      	adds	r7, #80	; 0x50
 80032c0:	46bd      	mov	sp, r7
 80032c2:	bd80      	pop	{r7, pc}
 80032c4:	58020000 	.word	0x58020000

080032c8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b094      	sub	sp, #80	; 0x50
 80032cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80032ce:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80032d2:	2200      	movs	r2, #0
 80032d4:	601a      	str	r2, [r3, #0]
 80032d6:	605a      	str	r2, [r3, #4]
 80032d8:	609a      	str	r2, [r3, #8]
 80032da:	60da      	str	r2, [r3, #12]
 80032dc:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 80032de:	f107 031c 	add.w	r3, r7, #28
 80032e2:	2220      	movs	r2, #32
 80032e4:	2100      	movs	r1, #0
 80032e6:	4618      	mov	r0, r3
 80032e8:	f001 f956 	bl	8004598 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032ec:	1d3b      	adds	r3, r7, #4
 80032ee:	2200      	movs	r2, #0
 80032f0:	601a      	str	r2, [r3, #0]
 80032f2:	605a      	str	r2, [r3, #4]
 80032f4:	609a      	str	r2, [r3, #8]
 80032f6:	60da      	str	r2, [r3, #12]
 80032f8:	611a      	str	r2, [r3, #16]
 80032fa:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 80032fc:	2002      	movs	r0, #2
 80032fe:	f7ff fd83 	bl	8002e08 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 8003302:	2300      	movs	r3, #0
 8003304:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8003306:	2300      	movs	r3, #0
 8003308:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 20000;
 800330a:	f644 6320 	movw	r3, #20000	; 0x4e20
 800330e:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV4;
 8003310:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003314:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8003316:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800331a:	4619      	mov	r1, r3
 800331c:	4826      	ldr	r0, [pc, #152]	; (80033b8 <MX_TIM3_Init+0xf0>)
 800331e:	f000 fcc1 	bl	8003ca4 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM3);
 8003322:	4825      	ldr	r0, [pc, #148]	; (80033b8 <MX_TIM3_Init+0xf0>)
 8003324:	f7ff fda8 	bl	8002e78 <LL_TIM_DisableARRPreload>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH1);
 8003328:	2101      	movs	r1, #1
 800332a:	4823      	ldr	r0, [pc, #140]	; (80033b8 <MX_TIM3_Init+0xf0>)
 800332c:	f7ff fe06 	bl	8002f3c <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8003330:	2360      	movs	r3, #96	; 0x60
 8003332:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8003334:	2300      	movs	r3, #0
 8003336:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8003338:	2300      	movs	r3, #0
 800333a:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 20000;
 800333c:	f644 6320 	movw	r3, #20000	; 0x4e20
 8003340:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8003342:	2300      	movs	r3, #0
 8003344:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8003346:	f107 031c 	add.w	r3, r7, #28
 800334a:	461a      	mov	r2, r3
 800334c:	2101      	movs	r1, #1
 800334e:	481a      	ldr	r0, [pc, #104]	; (80033b8 <MX_TIM3_Init+0xf0>)
 8003350:	f000 fd3c 	bl	8003dcc <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH1);
 8003354:	2101      	movs	r1, #1
 8003356:	4818      	ldr	r0, [pc, #96]	; (80033b8 <MX_TIM3_Init+0xf0>)
 8003358:	f7ff fd9e 	bl	8002e98 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH2);
 800335c:	2110      	movs	r1, #16
 800335e:	4816      	ldr	r0, [pc, #88]	; (80033b8 <MX_TIM3_Init+0xf0>)
 8003360:	f7ff fdec 	bl	8002f3c <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 8003364:	f107 031c 	add.w	r3, r7, #28
 8003368:	461a      	mov	r2, r3
 800336a:	2110      	movs	r1, #16
 800336c:	4812      	ldr	r0, [pc, #72]	; (80033b8 <MX_TIM3_Init+0xf0>)
 800336e:	f000 fd2d 	bl	8003dcc <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH2);
 8003372:	2110      	movs	r1, #16
 8003374:	4810      	ldr	r0, [pc, #64]	; (80033b8 <MX_TIM3_Init+0xf0>)
 8003376:	f7ff fd8f 	bl	8002e98 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 800337a:	2100      	movs	r1, #0
 800337c:	480e      	ldr	r0, [pc, #56]	; (80033b8 <MX_TIM3_Init+0xf0>)
 800337e:	f7ff fe43 	bl	8003008 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 8003382:	480d      	ldr	r0, [pc, #52]	; (80033b8 <MX_TIM3_Init+0xf0>)
 8003384:	f7ff fe66 	bl	8003054 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOB);
 8003388:	2002      	movs	r0, #2
 800338a:	f7ff fd21 	bl	8002dd0 <LL_AHB4_GRP1_EnableClock>
    /**TIM3 GPIO Configuration
    PB4 (NJTRST)     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_4|LL_GPIO_PIN_5;
 800338e:	2330      	movs	r3, #48	; 0x30
 8003390:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003392:	2302      	movs	r3, #2
 8003394:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003396:	2300      	movs	r3, #0
 8003398:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800339a:	2300      	movs	r3, #0
 800339c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 800339e:	2302      	movs	r3, #2
 80033a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 80033a2:	2302      	movs	r3, #2
 80033a4:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033a6:	1d3b      	adds	r3, r7, #4
 80033a8:	4619      	mov	r1, r3
 80033aa:	4804      	ldr	r0, [pc, #16]	; (80033bc <MX_TIM3_Init+0xf4>)
 80033ac:	f000 fb7c 	bl	8003aa8 <LL_GPIO_Init>

}
 80033b0:	bf00      	nop
 80033b2:	3750      	adds	r7, #80	; 0x50
 80033b4:	46bd      	mov	sp, r7
 80033b6:	bd80      	pop	{r7, pc}
 80033b8:	40000400 	.word	0x40000400
 80033bc:	58020400 	.word	0x58020400

080033c0 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b086      	sub	sp, #24
 80033c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80033c6:	1d3b      	adds	r3, r7, #4
 80033c8:	2200      	movs	r2, #0
 80033ca:	601a      	str	r2, [r3, #0]
 80033cc:	605a      	str	r2, [r3, #4]
 80033ce:	609a      	str	r2, [r3, #8]
 80033d0:	60da      	str	r2, [r3, #12]
 80033d2:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM4);
 80033d4:	2004      	movs	r0, #4
 80033d6:	f7ff fd17 	bl	8002e08 <LL_APB1_GRP1_EnableClock>

  /* TIM4 interrupt Init */
  NVIC_SetPriority(TIM4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80033da:	f7ff fc6f 	bl	8002cbc <__NVIC_GetPriorityGrouping>
 80033de:	4603      	mov	r3, r0
 80033e0:	2200      	movs	r2, #0
 80033e2:	2100      	movs	r1, #0
 80033e4:	4618      	mov	r0, r3
 80033e6:	f7ff fcbf 	bl	8002d68 <NVIC_EncodePriority>
 80033ea:	4603      	mov	r3, r0
 80033ec:	4619      	mov	r1, r3
 80033ee:	201e      	movs	r0, #30
 80033f0:	f7ff fc90 	bl	8002d14 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM4_IRQn);
 80033f4:	201e      	movs	r0, #30
 80033f6:	f7ff fc6f 	bl	8002cd8 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 80033fa:	2300      	movs	r3, #0
 80033fc:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80033fe:	2300      	movs	r3, #0
 8003400:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 1199;
 8003402:	f240 43af 	movw	r3, #1199	; 0x4af
 8003406:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8003408:	2300      	movs	r3, #0
 800340a:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 800340c:	1d3b      	adds	r3, r7, #4
 800340e:	4619      	mov	r1, r3
 8003410:	480a      	ldr	r0, [pc, #40]	; (800343c <MX_TIM4_Init+0x7c>)
 8003412:	f000 fc47 	bl	8003ca4 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM4);
 8003416:	4809      	ldr	r0, [pc, #36]	; (800343c <MX_TIM4_Init+0x7c>)
 8003418:	f7ff fd2e 	bl	8002e78 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM4, LL_TIM_CLOCKSOURCE_INTERNAL);
 800341c:	2100      	movs	r1, #0
 800341e:	4807      	ldr	r0, [pc, #28]	; (800343c <MX_TIM4_Init+0x7c>)
 8003420:	f7ff fddc 	bl	8002fdc <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM4, LL_TIM_TRGO_RESET);
 8003424:	2100      	movs	r1, #0
 8003426:	4805      	ldr	r0, [pc, #20]	; (800343c <MX_TIM4_Init+0x7c>)
 8003428:	f7ff fdee 	bl	8003008 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM4);
 800342c:	4803      	ldr	r0, [pc, #12]	; (800343c <MX_TIM4_Init+0x7c>)
 800342e:	f7ff fe11 	bl	8003054 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8003432:	bf00      	nop
 8003434:	3718      	adds	r7, #24
 8003436:	46bd      	mov	sp, r7
 8003438:	bd80      	pop	{r7, pc}
 800343a:	bf00      	nop
 800343c:	40000800 	.word	0x40000800

08003440 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b09e      	sub	sp, #120	; 0x78
 8003444:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8003446:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800344a:	2200      	movs	r2, #0
 800344c:	601a      	str	r2, [r3, #0]
 800344e:	605a      	str	r2, [r3, #4]
 8003450:	609a      	str	r2, [r3, #8]
 8003452:	60da      	str	r2, [r3, #12]
 8003454:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8003456:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800345a:	2220      	movs	r2, #32
 800345c:	2100      	movs	r1, #0
 800345e:	4618      	mov	r0, r3
 8003460:	f001 f89a 	bl	8004598 <memset>
  LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 8003464:	f107 031c 	add.w	r3, r7, #28
 8003468:	2228      	movs	r2, #40	; 0x28
 800346a:	2100      	movs	r1, #0
 800346c:	4618      	mov	r0, r3
 800346e:	f001 f893 	bl	8004598 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003472:	1d3b      	adds	r3, r7, #4
 8003474:	2200      	movs	r2, #0
 8003476:	601a      	str	r2, [r3, #0]
 8003478:	605a      	str	r2, [r3, #4]
 800347a:	609a      	str	r2, [r3, #8]
 800347c:	60da      	str	r2, [r3, #12]
 800347e:	611a      	str	r2, [r3, #16]
 8003480:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM8);
 8003482:	2002      	movs	r0, #2
 8003484:	f7ff fcdc 	bl	8002e40 <LL_APB2_GRP1_EnableClock>

  /* TIM8 interrupt Init */
  NVIC_SetPriority(TIM8_UP_TIM13_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8003488:	f7ff fc18 	bl	8002cbc <__NVIC_GetPriorityGrouping>
 800348c:	4603      	mov	r3, r0
 800348e:	2200      	movs	r2, #0
 8003490:	2100      	movs	r1, #0
 8003492:	4618      	mov	r0, r3
 8003494:	f7ff fc68 	bl	8002d68 <NVIC_EncodePriority>
 8003498:	4603      	mov	r3, r0
 800349a:	4619      	mov	r1, r3
 800349c:	202c      	movs	r0, #44	; 0x2c
 800349e:	f7ff fc39 	bl	8002d14 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 80034a2:	202c      	movs	r0, #44	; 0x2c
 80034a4:	f7ff fc18 	bl	8002cd8 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 80034a8:	2300      	movs	r3, #0
 80034aa:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_CENTER_DOWN;
 80034ae:	2320      	movs	r3, #32
 80034b0:	66bb      	str	r3, [r7, #104]	; 0x68
  TIM_InitStruct.Autoreload = 1499;
 80034b2:	f240 53db 	movw	r3, #1499	; 0x5db
 80034b6:	66fb      	str	r3, [r7, #108]	; 0x6c
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80034b8:	2300      	movs	r3, #0
 80034ba:	673b      	str	r3, [r7, #112]	; 0x70
  TIM_InitStruct.RepetitionCounter = 0;
 80034bc:	2300      	movs	r3, #0
 80034be:	677b      	str	r3, [r7, #116]	; 0x74
  LL_TIM_Init(TIM8, &TIM_InitStruct);
 80034c0:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80034c4:	4619      	mov	r1, r3
 80034c6:	485e      	ldr	r0, [pc, #376]	; (8003640 <MX_TIM8_Init+0x200>)
 80034c8:	f000 fbec 	bl	8003ca4 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM8);
 80034cc:	485c      	ldr	r0, [pc, #368]	; (8003640 <MX_TIM8_Init+0x200>)
 80034ce:	f7ff fcd3 	bl	8002e78 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM8, LL_TIM_CLOCKSOURCE_INTERNAL);
 80034d2:	2100      	movs	r1, #0
 80034d4:	485a      	ldr	r0, [pc, #360]	; (8003640 <MX_TIM8_Init+0x200>)
 80034d6:	f7ff fd81 	bl	8002fdc <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM8, LL_TIM_CHANNEL_CH1);
 80034da:	2101      	movs	r1, #1
 80034dc:	4858      	ldr	r0, [pc, #352]	; (8003640 <MX_TIM8_Init+0x200>)
 80034de:	f7ff fd2d 	bl	8002f3c <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80034e2:	2360      	movs	r3, #96	; 0x60
 80034e4:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80034e6:	2300      	movs	r3, #0
 80034e8:	64bb      	str	r3, [r7, #72]	; 0x48
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80034ea:	2300      	movs	r3, #0
 80034ec:	64fb      	str	r3, [r7, #76]	; 0x4c
  TIM_OC_InitStruct.CompareValue = 750;
 80034ee:	f240 23ee 	movw	r3, #750	; 0x2ee
 80034f2:	653b      	str	r3, [r7, #80]	; 0x50
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80034f4:	2300      	movs	r3, #0
 80034f6:	657b      	str	r3, [r7, #84]	; 0x54
  TIM_OC_InitStruct.OCNPolarity = LL_TIM_OCPOLARITY_HIGH;
 80034f8:	2300      	movs	r3, #0
 80034fa:	65bb      	str	r3, [r7, #88]	; 0x58
  TIM_OC_InitStruct.OCIdleState = LL_TIM_OCIDLESTATE_LOW;
 80034fc:	2300      	movs	r3, #0
 80034fe:	65fb      	str	r3, [r7, #92]	; 0x5c
  TIM_OC_InitStruct.OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
 8003500:	2300      	movs	r3, #0
 8003502:	663b      	str	r3, [r7, #96]	; 0x60
  LL_TIM_OC_Init(TIM8, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8003504:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003508:	461a      	mov	r2, r3
 800350a:	2101      	movs	r1, #1
 800350c:	484c      	ldr	r0, [pc, #304]	; (8003640 <MX_TIM8_Init+0x200>)
 800350e:	f000 fc5d 	bl	8003dcc <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM8, LL_TIM_CHANNEL_CH1);
 8003512:	2101      	movs	r1, #1
 8003514:	484a      	ldr	r0, [pc, #296]	; (8003640 <MX_TIM8_Init+0x200>)
 8003516:	f7ff fcbf 	bl	8002e98 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM8, LL_TIM_CHANNEL_CH2);
 800351a:	2110      	movs	r1, #16
 800351c:	4848      	ldr	r0, [pc, #288]	; (8003640 <MX_TIM8_Init+0x200>)
 800351e:	f7ff fd0d 	bl	8002f3c <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.CompareValue = 0;
 8003522:	2300      	movs	r3, #0
 8003524:	653b      	str	r3, [r7, #80]	; 0x50
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_LOW;
 8003526:	2302      	movs	r3, #2
 8003528:	657b      	str	r3, [r7, #84]	; 0x54
  LL_TIM_OC_Init(TIM8, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 800352a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800352e:	461a      	mov	r2, r3
 8003530:	2110      	movs	r1, #16
 8003532:	4843      	ldr	r0, [pc, #268]	; (8003640 <MX_TIM8_Init+0x200>)
 8003534:	f000 fc4a 	bl	8003dcc <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM8, LL_TIM_CHANNEL_CH2);
 8003538:	2110      	movs	r1, #16
 800353a:	4841      	ldr	r0, [pc, #260]	; (8003640 <MX_TIM8_Init+0x200>)
 800353c:	f7ff fcac 	bl	8002e98 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM8, LL_TIM_CHANNEL_CH3);
 8003540:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003544:	483e      	ldr	r0, [pc, #248]	; (8003640 <MX_TIM8_Init+0x200>)
 8003546:	f7ff fcf9 	bl	8002f3c <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 800354a:	2300      	movs	r3, #0
 800354c:	657b      	str	r3, [r7, #84]	; 0x54
  LL_TIM_OC_Init(TIM8, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 800354e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003552:	461a      	mov	r2, r3
 8003554:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003558:	4839      	ldr	r0, [pc, #228]	; (8003640 <MX_TIM8_Init+0x200>)
 800355a:	f000 fc37 	bl	8003dcc <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM8, LL_TIM_CHANNEL_CH3);
 800355e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003562:	4837      	ldr	r0, [pc, #220]	; (8003640 <MX_TIM8_Init+0x200>)
 8003564:	f7ff fc98 	bl	8002e98 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM8, LL_TIM_TRGO_RESET);
 8003568:	2100      	movs	r1, #0
 800356a:	4835      	ldr	r0, [pc, #212]	; (8003640 <MX_TIM8_Init+0x200>)
 800356c:	f7ff fd4c 	bl	8003008 <LL_TIM_SetTriggerOutput>
  LL_TIM_SetTriggerOutput2(TIM8, LL_TIM_TRGO2_RESET);
 8003570:	2100      	movs	r1, #0
 8003572:	4833      	ldr	r0, [pc, #204]	; (8003640 <MX_TIM8_Init+0x200>)
 8003574:	f7ff fd5b 	bl	800302e <LL_TIM_SetTriggerOutput2>
  LL_TIM_DisableMasterSlaveMode(TIM8);
 8003578:	4831      	ldr	r0, [pc, #196]	; (8003640 <MX_TIM8_Init+0x200>)
 800357a:	f7ff fd6b 	bl	8003054 <LL_TIM_DisableMasterSlaveMode>
  TIM_BDTRInitStruct.OSSRState = LL_TIM_OSSR_DISABLE;
 800357e:	2300      	movs	r3, #0
 8003580:	61fb      	str	r3, [r7, #28]
  TIM_BDTRInitStruct.OSSIState = LL_TIM_OSSI_DISABLE;
 8003582:	2300      	movs	r3, #0
 8003584:	623b      	str	r3, [r7, #32]
  TIM_BDTRInitStruct.LockLevel = LL_TIM_LOCKLEVEL_OFF;
 8003586:	2300      	movs	r3, #0
 8003588:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_BDTRInitStruct.DeadTime = 24;
 800358a:	2318      	movs	r3, #24
 800358c:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  TIM_BDTRInitStruct.BreakState = LL_TIM_BREAK_DISABLE;
 8003590:	2300      	movs	r3, #0
 8003592:	857b      	strh	r3, [r7, #42]	; 0x2a
  TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_HIGH;
 8003594:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003598:	62fb      	str	r3, [r7, #44]	; 0x2c
  TIM_BDTRInitStruct.BreakFilter = LL_TIM_BREAK_FILTER_FDIV1;
 800359a:	2300      	movs	r3, #0
 800359c:	633b      	str	r3, [r7, #48]	; 0x30
  TIM_BDTRInitStruct.Break2State = LL_TIM_BREAK2_DISABLE;
 800359e:	2300      	movs	r3, #0
 80035a0:	637b      	str	r3, [r7, #52]	; 0x34
  TIM_BDTRInitStruct.Break2Polarity = LL_TIM_BREAK2_POLARITY_HIGH;
 80035a2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80035a6:	63bb      	str	r3, [r7, #56]	; 0x38
  TIM_BDTRInitStruct.Break2Filter = LL_TIM_BREAK2_FILTER_FDIV1;
 80035a8:	2300      	movs	r3, #0
 80035aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  TIM_BDTRInitStruct.AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE;
 80035ac:	2300      	movs	r3, #0
 80035ae:	643b      	str	r3, [r7, #64]	; 0x40
  LL_TIM_BDTR_Init(TIM8, &TIM_BDTRInitStruct);
 80035b0:	f107 031c 	add.w	r3, r7, #28
 80035b4:	4619      	mov	r1, r3
 80035b6:	4822      	ldr	r0, [pc, #136]	; (8003640 <MX_TIM8_Init+0x200>)
 80035b8:	f000 fc68 	bl	8003e8c <LL_TIM_BDTR_Init>
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOA);
 80035bc:	2001      	movs	r0, #1
 80035be:	f7ff fc07 	bl	8002dd0 <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOB);
 80035c2:	2002      	movs	r0, #2
 80035c4:	f7ff fc04 	bl	8002dd0 <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOC);
 80035c8:	2004      	movs	r0, #4
 80035ca:	f7ff fc01 	bl	8002dd0 <LL_AHB4_GRP1_EnableClock>
    PA5     ------> TIM8_CH1N
    PB15     ------> TIM8_CH3N
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5;
 80035ce:	2320      	movs	r3, #32
 80035d0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80035d2:	2302      	movs	r3, #2
 80035d4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80035d6:	2300      	movs	r3, #0
 80035d8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80035da:	2300      	movs	r3, #0
 80035dc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 80035de:	2302      	movs	r3, #2
 80035e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_3;
 80035e2:	2303      	movs	r3, #3
 80035e4:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80035e6:	1d3b      	adds	r3, r7, #4
 80035e8:	4619      	mov	r1, r3
 80035ea:	4816      	ldr	r0, [pc, #88]	; (8003644 <MX_TIM8_Init+0x204>)
 80035ec:	f000 fa5c 	bl	8003aa8 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 80035f0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80035f4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80035f6:	2302      	movs	r3, #2
 80035f8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80035fa:	2300      	movs	r3, #0
 80035fc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80035fe:	2300      	movs	r3, #0
 8003600:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8003602:	2302      	movs	r3, #2
 8003604:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_3;
 8003606:	2303      	movs	r3, #3
 8003608:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800360a:	1d3b      	adds	r3, r7, #4
 800360c:	4619      	mov	r1, r3
 800360e:	480e      	ldr	r0, [pc, #56]	; (8003648 <MX_TIM8_Init+0x208>)
 8003610:	f000 fa4a 	bl	8003aa8 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8003614:	23c0      	movs	r3, #192	; 0xc0
 8003616:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003618:	2302      	movs	r3, #2
 800361a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800361c:	2300      	movs	r3, #0
 800361e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003620:	2300      	movs	r3, #0
 8003622:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8003624:	2302      	movs	r3, #2
 8003626:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_3;
 8003628:	2303      	movs	r3, #3
 800362a:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800362c:	1d3b      	adds	r3, r7, #4
 800362e:	4619      	mov	r1, r3
 8003630:	4806      	ldr	r0, [pc, #24]	; (800364c <MX_TIM8_Init+0x20c>)
 8003632:	f000 fa39 	bl	8003aa8 <LL_GPIO_Init>

}
 8003636:	bf00      	nop
 8003638:	3778      	adds	r7, #120	; 0x78
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}
 800363e:	bf00      	nop
 8003640:	40010400 	.word	0x40010400
 8003644:	58020000 	.word	0x58020000
 8003648:	58020400 	.word	0x58020400
 800364c:	58020800 	.word	0x58020800

08003650 <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b086      	sub	sp, #24
 8003654:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8003656:	1d3b      	adds	r3, r7, #4
 8003658:	2200      	movs	r2, #0
 800365a:	601a      	str	r2, [r3, #0]
 800365c:	605a      	str	r2, [r3, #4]
 800365e:	609a      	str	r2, [r3, #8]
 8003660:	60da      	str	r2, [r3, #12]
 8003662:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM13);
 8003664:	2080      	movs	r0, #128	; 0x80
 8003666:	f7ff fbcf 	bl	8002e08 <LL_APB1_GRP1_EnableClock>

  /* TIM13 interrupt Init */
  NVIC_SetPriority(TIM8_UP_TIM13_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800366a:	f7ff fb27 	bl	8002cbc <__NVIC_GetPriorityGrouping>
 800366e:	4603      	mov	r3, r0
 8003670:	2200      	movs	r2, #0
 8003672:	2100      	movs	r1, #0
 8003674:	4618      	mov	r0, r3
 8003676:	f7ff fb77 	bl	8002d68 <NVIC_EncodePriority>
 800367a:	4603      	mov	r3, r0
 800367c:	4619      	mov	r1, r3
 800367e:	202c      	movs	r0, #44	; 0x2c
 8003680:	f7ff fb48 	bl	8002d14 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8003684:	202c      	movs	r0, #44	; 0x2c
 8003686:	f7ff fb27 	bl	8002cd8 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 800368a:	2300      	movs	r3, #0
 800368c:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800368e:	2300      	movs	r3, #0
 8003690:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 1999;
 8003692:	f240 73cf 	movw	r3, #1999	; 0x7cf
 8003696:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8003698:	2300      	movs	r3, #0
 800369a:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM13, &TIM_InitStruct);
 800369c:	1d3b      	adds	r3, r7, #4
 800369e:	4619      	mov	r1, r3
 80036a0:	4804      	ldr	r0, [pc, #16]	; (80036b4 <MX_TIM13_Init+0x64>)
 80036a2:	f000 faff 	bl	8003ca4 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM13);
 80036a6:	4803      	ldr	r0, [pc, #12]	; (80036b4 <MX_TIM13_Init+0x64>)
 80036a8:	f7ff fbe6 	bl	8002e78 <LL_TIM_DisableARRPreload>
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 80036ac:	bf00      	nop
 80036ae:	3718      	adds	r7, #24
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bd80      	pop	{r7, pc}
 80036b4:	40001c00 	.word	0x40001c00

080036b8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80036b8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80036f0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80036bc:	f7fc fe0c 	bl	80002d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80036c0:	480c      	ldr	r0, [pc, #48]	; (80036f4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80036c2:	490d      	ldr	r1, [pc, #52]	; (80036f8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80036c4:	4a0d      	ldr	r2, [pc, #52]	; (80036fc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80036c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80036c8:	e002      	b.n	80036d0 <LoopCopyDataInit>

080036ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80036ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80036cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80036ce:	3304      	adds	r3, #4

080036d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80036d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80036d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80036d4:	d3f9      	bcc.n	80036ca <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80036d6:	4a0a      	ldr	r2, [pc, #40]	; (8003700 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80036d8:	4c0a      	ldr	r4, [pc, #40]	; (8003704 <LoopFillZerobss+0x22>)
  movs r3, #0
 80036da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80036dc:	e001      	b.n	80036e2 <LoopFillZerobss>

080036de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80036de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80036e0:	3204      	adds	r2, #4

080036e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80036e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80036e4:	d3fb      	bcc.n	80036de <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80036e6:	f000 ff5f 	bl	80045a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80036ea:	f7fe f927 	bl	800193c <main>
  bx  lr
 80036ee:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80036f0:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80036f4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80036f8:	24000034 	.word	0x24000034
  ldr r2, =_sidata
 80036fc:	08004638 	.word	0x08004638
  ldr r2, =_sbss
 8003700:	2400003c 	.word	0x2400003c
  ldr r4, =_ebss
 8003704:	24000110 	.word	0x24000110

08003708 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003708:	e7fe      	b.n	8003708 <ADC3_IRQHandler>

0800370a <LL_ADC_REG_SetSequencerLength>:
{
 800370a:	b480      	push	{r7}
 800370c:	b083      	sub	sp, #12
 800370e:	af00      	add	r7, sp, #0
 8003710:	6078      	str	r0, [r7, #4]
 8003712:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003718:	f023 020f 	bic.w	r2, r3, #15
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	431a      	orrs	r2, r3
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003724:	bf00      	nop
 8003726:	370c      	adds	r7, #12
 8003728:	46bd      	mov	sp, r7
 800372a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372e:	4770      	bx	lr

08003730 <LL_ADC_IsEnabled>:
{
 8003730:	b480      	push	{r7}
 8003732:	b083      	sub	sp, #12
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	689b      	ldr	r3, [r3, #8]
 800373c:	f003 0301 	and.w	r3, r3, #1
 8003740:	2b01      	cmp	r3, #1
 8003742:	d101      	bne.n	8003748 <LL_ADC_IsEnabled+0x18>
 8003744:	2301      	movs	r3, #1
 8003746:	e000      	b.n	800374a <LL_ADC_IsEnabled+0x1a>
 8003748:	2300      	movs	r3, #0
}
 800374a:	4618      	mov	r0, r3
 800374c:	370c      	adds	r7, #12
 800374e:	46bd      	mov	sp, r7
 8003750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003754:	4770      	bx	lr
	...

08003758 <LL_ADC_CommonInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC common registers are initialized
  *          - ERROR: ADC common registers are not initialized
  */
ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)
{
 8003758:	b590      	push	{r4, r7, lr}
 800375a:	b085      	sub	sp, #20
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
 8003760:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8003762:	2300      	movs	r3, #0
 8003764:	73fb      	strb	r3, [r7, #15]
  /* Note: Hardware constraint (refer to description of functions             */
  /*       "LL_ADC_SetCommonXXX()" and "LL_ADC_SetMultiXXX()"):               */
  /*       On this STM32 series, setting of these features is conditioned to   */
  /*       ADC state:                                                         */
  /*       All ADC instances of the ADC common group must be disabled.        */
  if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0UL)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	4a22      	ldr	r2, [pc, #136]	; (80037f4 <LL_ADC_CommonInit+0x9c>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d10e      	bne.n	800378c <LL_ADC_CommonInit+0x34>
 800376e:	4822      	ldr	r0, [pc, #136]	; (80037f8 <LL_ADC_CommonInit+0xa0>)
 8003770:	f7ff ffde 	bl	8003730 <LL_ADC_IsEnabled>
 8003774:	4604      	mov	r4, r0
 8003776:	4821      	ldr	r0, [pc, #132]	; (80037fc <LL_ADC_CommonInit+0xa4>)
 8003778:	f7ff ffda 	bl	8003730 <LL_ADC_IsEnabled>
 800377c:	4603      	mov	r3, r0
 800377e:	4323      	orrs	r3, r4
 8003780:	2b00      	cmp	r3, #0
 8003782:	bf0c      	ite	eq
 8003784:	2301      	moveq	r3, #1
 8003786:	2300      	movne	r3, #0
 8003788:	b2db      	uxtb	r3, r3
 800378a:	e008      	b.n	800379e <LL_ADC_CommonInit+0x46>
 800378c:	481c      	ldr	r0, [pc, #112]	; (8003800 <LL_ADC_CommonInit+0xa8>)
 800378e:	f7ff ffcf 	bl	8003730 <LL_ADC_IsEnabled>
 8003792:	4603      	mov	r3, r0
 8003794:	2b00      	cmp	r3, #0
 8003796:	bf0c      	ite	eq
 8003798:	2301      	moveq	r3, #1
 800379a:	2300      	movne	r3, #0
 800379c:	b2db      	uxtb	r3, r3
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d020      	beq.n	80037e4 <LL_ADC_CommonInit+0x8c>
    /*  - multimode (if several ADC instances available on the                */
    /*    selected device)                                                    */
    /*    - Set ADC multimode configuration                                   */
    /*    - Set ADC multimode DMA transfer                                    */
    /*    - Set ADC multimode: delay between 2 sampling phases                */
    if (ADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	685b      	ldr	r3, [r3, #4]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d012      	beq.n	80037d0 <LL_ADC_CommonInit+0x78>
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	689a      	ldr	r2, [r3, #8]
 80037ae:	4b15      	ldr	r3, [pc, #84]	; (8003804 <LL_ADC_CommonInit+0xac>)
 80037b0:	4013      	ands	r3, r2
 80037b2:	683a      	ldr	r2, [r7, #0]
 80037b4:	6811      	ldr	r1, [r2, #0]
 80037b6:	683a      	ldr	r2, [r7, #0]
 80037b8:	6852      	ldr	r2, [r2, #4]
 80037ba:	4311      	orrs	r1, r2
 80037bc:	683a      	ldr	r2, [r7, #0]
 80037be:	6892      	ldr	r2, [r2, #8]
 80037c0:	4311      	orrs	r1, r2
 80037c2:	683a      	ldr	r2, [r7, #0]
 80037c4:	68d2      	ldr	r2, [r2, #12]
 80037c6:	430a      	orrs	r2, r1
 80037c8:	431a      	orrs	r2, r3
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	609a      	str	r2, [r3, #8]
 80037ce:	e00b      	b.n	80037e8 <LL_ADC_CommonInit+0x90>
                 | ADC_CommonInitStruct->MultiTwoSamplingDelay
                );
    }
    else
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	689a      	ldr	r2, [r3, #8]
 80037d4:	4b0b      	ldr	r3, [pc, #44]	; (8003804 <LL_ADC_CommonInit+0xac>)
 80037d6:	4013      	ands	r3, r2
 80037d8:	683a      	ldr	r2, [r7, #0]
 80037da:	6812      	ldr	r2, [r2, #0]
 80037dc:	431a      	orrs	r2, r3
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	609a      	str	r2, [r3, #8]
 80037e2:	e001      	b.n	80037e8 <LL_ADC_CommonInit+0x90>
  }
  else
  {
    /* Initialization error: One or several ADC instances belonging to        */
    /* the same ADC common instance are not disabled.                         */
    status = ERROR;
 80037e4:	2301      	movs	r3, #1
 80037e6:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80037e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80037ea:	4618      	mov	r0, r3
 80037ec:	3714      	adds	r7, #20
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bd90      	pop	{r4, r7, pc}
 80037f2:	bf00      	nop
 80037f4:	40022300 	.word	0x40022300
 80037f8:	40022000 	.word	0x40022000
 80037fc:	40022100 	.word	0x40022100
 8003800:	58026000 	.word	0x58026000
 8003804:	ffc030e0 	.word	0xffc030e0

08003808 <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b084      	sub	sp, #16
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
 8003810:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8003812:	2300      	movs	r3, #0
 8003814:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_LEFT_BIT_SHIFT(ADC_InitStruct->LeftBitShift));
  assert_param(IS_LL_ADC_LOW_POWER(ADC_InitStruct->LowPowerMode));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 8003816:	6878      	ldr	r0, [r7, #4]
 8003818:	f7ff ff8a 	bl	8003730 <LL_ADC_IsEnabled>
 800381c:	4603      	mov	r3, r0
 800381e:	2b00      	cmp	r3, #0
 8003820:	d115      	bne.n	800384e <LL_ADC_Init+0x46>
               ADC_InitStruct->Resolution
               | ADC_InitStruct->LowPowerMode
              );
    }
#else
    MODIFY_REG(ADCx->CFGR,
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	68da      	ldr	r2, [r3, #12]
 8003826:	4b0d      	ldr	r3, [pc, #52]	; (800385c <LL_ADC_Init+0x54>)
 8003828:	4013      	ands	r3, r2
 800382a:	683a      	ldr	r2, [r7, #0]
 800382c:	6811      	ldr	r1, [r2, #0]
 800382e:	683a      	ldr	r2, [r7, #0]
 8003830:	6892      	ldr	r2, [r2, #8]
 8003832:	430a      	orrs	r2, r1
 8003834:	431a      	orrs	r2, r3
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	60da      	str	r2, [r3, #12]
               ADC_InitStruct->Resolution
               | ADC_InitStruct->LowPowerMode
              );
#endif

    MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_LSHIFT, ADC_InitStruct->LeftBitShift);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	691b      	ldr	r3, [r3, #16]
 800383e:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	685b      	ldr	r3, [r3, #4]
 8003846:	431a      	orrs	r2, r3
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	611a      	str	r2, [r3, #16]
 800384c:	e001      	b.n	8003852 <LL_ADC_Init+0x4a>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 800384e:	2301      	movs	r3, #1
 8003850:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8003852:	7bfb      	ldrb	r3, [r7, #15]
}
 8003854:	4618      	mov	r0, r3
 8003856:	3710      	adds	r7, #16
 8003858:	46bd      	mov	sp, r7
 800385a:	bd80      	pop	{r7, pc}
 800385c:	ffffbfe3 	.word	0xffffbfe3

08003860 <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b084      	sub	sp, #16
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
 8003868:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 800386a:	2300      	movs	r3, #0
 800386c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_REG_DATA_TRANSFER_MODE(ADC_REG_InitStruct->DataTransferMode));
  assert_param(IS_LL_ADC_REG_OVR_DATA_BEHAVIOR(ADC_REG_InitStruct->Overrun));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 800386e:	6878      	ldr	r0, [r7, #4]
 8003870:	f7ff ff5e 	bl	8003730 <LL_ADC_IsEnabled>
 8003874:	4603      	mov	r3, r0
 8003876:	2b00      	cmp	r3, #0
 8003878:	d132      	bne.n	80038e0 <LL_ADC_REG_Init+0x80>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /*    - Set ADC group regular overrun behavior                            */
    /* Note: On this STM32 series, ADC trigger edge is set to value 0x0 by     */
    /*       setting of trigger source to SW start.                           */
    if (ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d015      	beq.n	80038ae <LL_ADC_REG_Init+0x4e>
    {
      MODIFY_REG(ADCx->CFGR,
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	68da      	ldr	r2, [r3, #12]
 8003886:	4b1a      	ldr	r3, [pc, #104]	; (80038f0 <LL_ADC_REG_Init+0x90>)
 8003888:	4013      	ands	r3, r2
 800388a:	683a      	ldr	r2, [r7, #0]
 800388c:	6811      	ldr	r1, [r2, #0]
 800388e:	683a      	ldr	r2, [r7, #0]
 8003890:	6892      	ldr	r2, [r2, #8]
 8003892:	4311      	orrs	r1, r2
 8003894:	683a      	ldr	r2, [r7, #0]
 8003896:	68d2      	ldr	r2, [r2, #12]
 8003898:	4311      	orrs	r1, r2
 800389a:	683a      	ldr	r2, [r7, #0]
 800389c:	6912      	ldr	r2, [r2, #16]
 800389e:	4311      	orrs	r1, r2
 80038a0:	683a      	ldr	r2, [r7, #0]
 80038a2:	6952      	ldr	r2, [r2, #20]
 80038a4:	430a      	orrs	r2, r1
 80038a6:	431a      	orrs	r2, r3
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	60da      	str	r2, [r3, #12]
 80038ac:	e011      	b.n	80038d2 <LL_ADC_REG_Init+0x72>
                 | ADC_REG_InitStruct->Overrun
                );
    }
    else
    {
      MODIFY_REG(ADCx->CFGR,
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	68da      	ldr	r2, [r3, #12]
 80038b2:	4b0f      	ldr	r3, [pc, #60]	; (80038f0 <LL_ADC_REG_Init+0x90>)
 80038b4:	4013      	ands	r3, r2
 80038b6:	683a      	ldr	r2, [r7, #0]
 80038b8:	6811      	ldr	r1, [r2, #0]
 80038ba:	683a      	ldr	r2, [r7, #0]
 80038bc:	68d2      	ldr	r2, [r2, #12]
 80038be:	4311      	orrs	r1, r2
 80038c0:	683a      	ldr	r2, [r7, #0]
 80038c2:	6912      	ldr	r2, [r2, #16]
 80038c4:	4311      	orrs	r1, r2
 80038c6:	683a      	ldr	r2, [r7, #0]
 80038c8:	6952      	ldr	r2, [r2, #20]
 80038ca:	430a      	orrs	r2, r1
 80038cc:	431a      	orrs	r2, r3
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	60da      	str	r2, [r3, #12]
                 | ADC_REG_InitStruct->Overrun
                );
    }

    /* Set ADC group regular sequencer length and scan direction */
    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct->SequencerLength);
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	4619      	mov	r1, r3
 80038d8:	6878      	ldr	r0, [r7, #4]
 80038da:	f7ff ff16 	bl	800370a <LL_ADC_REG_SetSequencerLength>
 80038de:	e001      	b.n	80038e4 <LL_ADC_REG_Init+0x84>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 80038e0:	2301      	movs	r3, #1
 80038e2:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 80038e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80038e6:	4618      	mov	r0, r3
 80038e8:	3710      	adds	r7, #16
 80038ea:	46bd      	mov	sp, r7
 80038ec:	bd80      	pop	{r7, pc}
 80038ee:	bf00      	nop
 80038f0:	fff0c01c 	.word	0xfff0c01c

080038f4 <LL_GPIO_SetPinMode>:
{
 80038f4:	b480      	push	{r7}
 80038f6:	b085      	sub	sp, #20
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	60f8      	str	r0, [r7, #12]
 80038fc:	60b9      	str	r1, [r7, #8]
 80038fe:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	6819      	ldr	r1, [r3, #0]
 8003904:	68bb      	ldr	r3, [r7, #8]
 8003906:	fb03 f203 	mul.w	r2, r3, r3
 800390a:	4613      	mov	r3, r2
 800390c:	005b      	lsls	r3, r3, #1
 800390e:	4413      	add	r3, r2
 8003910:	43db      	mvns	r3, r3
 8003912:	ea01 0203 	and.w	r2, r1, r3
 8003916:	68bb      	ldr	r3, [r7, #8]
 8003918:	fb03 f303 	mul.w	r3, r3, r3
 800391c:	6879      	ldr	r1, [r7, #4]
 800391e:	fb01 f303 	mul.w	r3, r1, r3
 8003922:	431a      	orrs	r2, r3
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	601a      	str	r2, [r3, #0]
}
 8003928:	bf00      	nop
 800392a:	3714      	adds	r7, #20
 800392c:	46bd      	mov	sp, r7
 800392e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003932:	4770      	bx	lr

08003934 <LL_GPIO_SetPinOutputType>:
{
 8003934:	b480      	push	{r7}
 8003936:	b085      	sub	sp, #20
 8003938:	af00      	add	r7, sp, #0
 800393a:	60f8      	str	r0, [r7, #12]
 800393c:	60b9      	str	r1, [r7, #8]
 800393e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	685a      	ldr	r2, [r3, #4]
 8003944:	68bb      	ldr	r3, [r7, #8]
 8003946:	43db      	mvns	r3, r3
 8003948:	401a      	ands	r2, r3
 800394a:	68bb      	ldr	r3, [r7, #8]
 800394c:	6879      	ldr	r1, [r7, #4]
 800394e:	fb01 f303 	mul.w	r3, r1, r3
 8003952:	431a      	orrs	r2, r3
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	605a      	str	r2, [r3, #4]
}
 8003958:	bf00      	nop
 800395a:	3714      	adds	r7, #20
 800395c:	46bd      	mov	sp, r7
 800395e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003962:	4770      	bx	lr

08003964 <LL_GPIO_SetPinSpeed>:
{
 8003964:	b480      	push	{r7}
 8003966:	b085      	sub	sp, #20
 8003968:	af00      	add	r7, sp, #0
 800396a:	60f8      	str	r0, [r7, #12]
 800396c:	60b9      	str	r1, [r7, #8]
 800396e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	6899      	ldr	r1, [r3, #8]
 8003974:	68bb      	ldr	r3, [r7, #8]
 8003976:	fb03 f203 	mul.w	r2, r3, r3
 800397a:	4613      	mov	r3, r2
 800397c:	005b      	lsls	r3, r3, #1
 800397e:	4413      	add	r3, r2
 8003980:	43db      	mvns	r3, r3
 8003982:	ea01 0203 	and.w	r2, r1, r3
 8003986:	68bb      	ldr	r3, [r7, #8]
 8003988:	fb03 f303 	mul.w	r3, r3, r3
 800398c:	6879      	ldr	r1, [r7, #4]
 800398e:	fb01 f303 	mul.w	r3, r1, r3
 8003992:	431a      	orrs	r2, r3
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	609a      	str	r2, [r3, #8]
}
 8003998:	bf00      	nop
 800399a:	3714      	adds	r7, #20
 800399c:	46bd      	mov	sp, r7
 800399e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a2:	4770      	bx	lr

080039a4 <LL_GPIO_SetPinPull>:
{
 80039a4:	b480      	push	{r7}
 80039a6:	b085      	sub	sp, #20
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	60f8      	str	r0, [r7, #12]
 80039ac:	60b9      	str	r1, [r7, #8]
 80039ae:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	68d9      	ldr	r1, [r3, #12]
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	fb03 f203 	mul.w	r2, r3, r3
 80039ba:	4613      	mov	r3, r2
 80039bc:	005b      	lsls	r3, r3, #1
 80039be:	4413      	add	r3, r2
 80039c0:	43db      	mvns	r3, r3
 80039c2:	ea01 0203 	and.w	r2, r1, r3
 80039c6:	68bb      	ldr	r3, [r7, #8]
 80039c8:	fb03 f303 	mul.w	r3, r3, r3
 80039cc:	6879      	ldr	r1, [r7, #4]
 80039ce:	fb01 f303 	mul.w	r3, r1, r3
 80039d2:	431a      	orrs	r2, r3
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	60da      	str	r2, [r3, #12]
}
 80039d8:	bf00      	nop
 80039da:	3714      	adds	r7, #20
 80039dc:	46bd      	mov	sp, r7
 80039de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e2:	4770      	bx	lr

080039e4 <LL_GPIO_SetAFPin_0_7>:
{
 80039e4:	b480      	push	{r7}
 80039e6:	b085      	sub	sp, #20
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	60f8      	str	r0, [r7, #12]
 80039ec:	60b9      	str	r1, [r7, #8]
 80039ee:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	6a19      	ldr	r1, [r3, #32]
 80039f4:	68bb      	ldr	r3, [r7, #8]
 80039f6:	fb03 f303 	mul.w	r3, r3, r3
 80039fa:	68ba      	ldr	r2, [r7, #8]
 80039fc:	fb02 f303 	mul.w	r3, r2, r3
 8003a00:	68ba      	ldr	r2, [r7, #8]
 8003a02:	fb03 f202 	mul.w	r2, r3, r2
 8003a06:	4613      	mov	r3, r2
 8003a08:	011b      	lsls	r3, r3, #4
 8003a0a:	1a9b      	subs	r3, r3, r2
 8003a0c:	43db      	mvns	r3, r3
 8003a0e:	ea01 0203 	and.w	r2, r1, r3
 8003a12:	68bb      	ldr	r3, [r7, #8]
 8003a14:	fb03 f303 	mul.w	r3, r3, r3
 8003a18:	68b9      	ldr	r1, [r7, #8]
 8003a1a:	fb01 f303 	mul.w	r3, r1, r3
 8003a1e:	68b9      	ldr	r1, [r7, #8]
 8003a20:	fb01 f303 	mul.w	r3, r1, r3
 8003a24:	6879      	ldr	r1, [r7, #4]
 8003a26:	fb01 f303 	mul.w	r3, r1, r3
 8003a2a:	431a      	orrs	r2, r3
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	621a      	str	r2, [r3, #32]
}
 8003a30:	bf00      	nop
 8003a32:	3714      	adds	r7, #20
 8003a34:	46bd      	mov	sp, r7
 8003a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3a:	4770      	bx	lr

08003a3c <LL_GPIO_SetAFPin_8_15>:
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	b085      	sub	sp, #20
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	60f8      	str	r0, [r7, #12]
 8003a44:	60b9      	str	r1, [r7, #8]
 8003a46:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003a4c:	68bb      	ldr	r3, [r7, #8]
 8003a4e:	0a1b      	lsrs	r3, r3, #8
 8003a50:	68ba      	ldr	r2, [r7, #8]
 8003a52:	0a12      	lsrs	r2, r2, #8
 8003a54:	fb02 f303 	mul.w	r3, r2, r3
 8003a58:	68ba      	ldr	r2, [r7, #8]
 8003a5a:	0a12      	lsrs	r2, r2, #8
 8003a5c:	fb02 f303 	mul.w	r3, r2, r3
 8003a60:	68ba      	ldr	r2, [r7, #8]
 8003a62:	0a12      	lsrs	r2, r2, #8
 8003a64:	fb03 f202 	mul.w	r2, r3, r2
 8003a68:	4613      	mov	r3, r2
 8003a6a:	011b      	lsls	r3, r3, #4
 8003a6c:	1a9b      	subs	r3, r3, r2
 8003a6e:	43db      	mvns	r3, r3
 8003a70:	ea01 0203 	and.w	r2, r1, r3
 8003a74:	68bb      	ldr	r3, [r7, #8]
 8003a76:	0a1b      	lsrs	r3, r3, #8
 8003a78:	68b9      	ldr	r1, [r7, #8]
 8003a7a:	0a09      	lsrs	r1, r1, #8
 8003a7c:	fb01 f303 	mul.w	r3, r1, r3
 8003a80:	68b9      	ldr	r1, [r7, #8]
 8003a82:	0a09      	lsrs	r1, r1, #8
 8003a84:	fb01 f303 	mul.w	r3, r1, r3
 8003a88:	68b9      	ldr	r1, [r7, #8]
 8003a8a:	0a09      	lsrs	r1, r1, #8
 8003a8c:	fb01 f303 	mul.w	r3, r1, r3
 8003a90:	6879      	ldr	r1, [r7, #4]
 8003a92:	fb01 f303 	mul.w	r3, r1, r3
 8003a96:	431a      	orrs	r2, r3
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	625a      	str	r2, [r3, #36]	; 0x24
}
 8003a9c:	bf00      	nop
 8003a9e:	3714      	adds	r7, #20
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa6:	4770      	bx	lr

08003aa8 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b088      	sub	sp, #32
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
 8003ab0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ab8:	693b      	ldr	r3, [r7, #16]
 8003aba:	fa93 f3a3 	rbit	r3, r3
 8003abe:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003ac4:	697b      	ldr	r3, [r7, #20]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d101      	bne.n	8003ace <LL_GPIO_Init+0x26>
  {
    return 32U;
 8003aca:	2320      	movs	r3, #32
 8003acc:	e003      	b.n	8003ad6 <LL_GPIO_Init+0x2e>
  }
  return __builtin_clz(value);
 8003ace:	697b      	ldr	r3, [r7, #20]
 8003ad0:	fab3 f383 	clz	r3, r3
 8003ad4:	b2db      	uxtb	r3, r3
 8003ad6:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8003ad8:	e048      	b.n	8003b6c <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	681a      	ldr	r2, [r3, #0]
 8003ade:	2101      	movs	r1, #1
 8003ae0:	69fb      	ldr	r3, [r7, #28]
 8003ae2:	fa01 f303 	lsl.w	r3, r1, r3
 8003ae6:	4013      	ands	r3, r2
 8003ae8:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00000000U)
 8003aea:	69bb      	ldr	r3, [r7, #24]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d03a      	beq.n	8003b66 <LL_GPIO_Init+0xbe>
    {

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	685b      	ldr	r3, [r3, #4]
 8003af4:	2b01      	cmp	r3, #1
 8003af6:	d003      	beq.n	8003b00 <LL_GPIO_Init+0x58>
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	685b      	ldr	r3, [r3, #4]
 8003afc:	2b02      	cmp	r3, #2
 8003afe:	d10e      	bne.n	8003b1e <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	689b      	ldr	r3, [r3, #8]
 8003b04:	461a      	mov	r2, r3
 8003b06:	69b9      	ldr	r1, [r7, #24]
 8003b08:	6878      	ldr	r0, [r7, #4]
 8003b0a:	f7ff ff2b 	bl	8003964 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	6819      	ldr	r1, [r3, #0]
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	68db      	ldr	r3, [r3, #12]
 8003b16:	461a      	mov	r2, r3
 8003b18:	6878      	ldr	r0, [r7, #4]
 8003b1a:	f7ff ff0b 	bl	8003934 <LL_GPIO_SetPinOutputType>

      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	691b      	ldr	r3, [r3, #16]
 8003b22:	461a      	mov	r2, r3
 8003b24:	69b9      	ldr	r1, [r7, #24]
 8003b26:	6878      	ldr	r0, [r7, #4]
 8003b28:	f7ff ff3c 	bl	80039a4 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	2b02      	cmp	r3, #2
 8003b32:	d111      	bne.n	8003b58 <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Alternate function configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8003b34:	69bb      	ldr	r3, [r7, #24]
 8003b36:	2bff      	cmp	r3, #255	; 0xff
 8003b38:	d807      	bhi.n	8003b4a <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	695b      	ldr	r3, [r3, #20]
 8003b3e:	461a      	mov	r2, r3
 8003b40:	69b9      	ldr	r1, [r7, #24]
 8003b42:	6878      	ldr	r0, [r7, #4]
 8003b44:	f7ff ff4e 	bl	80039e4 <LL_GPIO_SetAFPin_0_7>
 8003b48:	e006      	b.n	8003b58 <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	695b      	ldr	r3, [r3, #20]
 8003b4e:	461a      	mov	r2, r3
 8003b50:	69b9      	ldr	r1, [r7, #24]
 8003b52:	6878      	ldr	r0, [r7, #4]
 8003b54:	f7ff ff72 	bl	8003a3c <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	685b      	ldr	r3, [r3, #4]
 8003b5c:	461a      	mov	r2, r3
 8003b5e:	69b9      	ldr	r1, [r7, #24]
 8003b60:	6878      	ldr	r0, [r7, #4]
 8003b62:	f7ff fec7 	bl	80038f4 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8003b66:	69fb      	ldr	r3, [r7, #28]
 8003b68:	3301      	adds	r3, #1
 8003b6a:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	681a      	ldr	r2, [r3, #0]
 8003b70:	69fb      	ldr	r3, [r7, #28]
 8003b72:	fa22 f303 	lsr.w	r3, r2, r3
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d1af      	bne.n	8003ada <LL_GPIO_Init+0x32>
  }

  return (SUCCESS);
 8003b7a:	2300      	movs	r3, #0
}
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	3720      	adds	r7, #32
 8003b80:	46bd      	mov	sp, r7
 8003b82:	bd80      	pop	{r7, pc}

08003b84 <LL_TIM_SetPrescaler>:
{
 8003b84:	b480      	push	{r7}
 8003b86:	b083      	sub	sp, #12
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
 8003b8c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	683a      	ldr	r2, [r7, #0]
 8003b92:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003b94:	bf00      	nop
 8003b96:	370c      	adds	r7, #12
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9e:	4770      	bx	lr

08003ba0 <LL_TIM_SetAutoReload>:
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	b083      	sub	sp, #12
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
 8003ba8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	683a      	ldr	r2, [r7, #0]
 8003bae:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8003bb0:	bf00      	nop
 8003bb2:	370c      	adds	r7, #12
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bba:	4770      	bx	lr

08003bbc <LL_TIM_SetRepetitionCounter>:
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	b083      	sub	sp, #12
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
 8003bc4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	683a      	ldr	r2, [r7, #0]
 8003bca:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003bcc:	bf00      	nop
 8003bce:	370c      	adds	r7, #12
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd6:	4770      	bx	lr

08003bd8 <LL_TIM_OC_SetCompareCH1>:
{
 8003bd8:	b480      	push	{r7}
 8003bda:	b083      	sub	sp, #12
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
 8003be0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	683a      	ldr	r2, [r7, #0]
 8003be6:	635a      	str	r2, [r3, #52]	; 0x34
}
 8003be8:	bf00      	nop
 8003bea:	370c      	adds	r7, #12
 8003bec:	46bd      	mov	sp, r7
 8003bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf2:	4770      	bx	lr

08003bf4 <LL_TIM_OC_SetCompareCH2>:
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	b083      	sub	sp, #12
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
 8003bfc:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	683a      	ldr	r2, [r7, #0]
 8003c02:	639a      	str	r2, [r3, #56]	; 0x38
}
 8003c04:	bf00      	nop
 8003c06:	370c      	adds	r7, #12
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0e:	4770      	bx	lr

08003c10 <LL_TIM_OC_SetCompareCH3>:
{
 8003c10:	b480      	push	{r7}
 8003c12:	b083      	sub	sp, #12
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
 8003c18:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	683a      	ldr	r2, [r7, #0]
 8003c1e:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8003c20:	bf00      	nop
 8003c22:	370c      	adds	r7, #12
 8003c24:	46bd      	mov	sp, r7
 8003c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2a:	4770      	bx	lr

08003c2c <LL_TIM_OC_SetCompareCH4>:
{
 8003c2c:	b480      	push	{r7}
 8003c2e:	b083      	sub	sp, #12
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
 8003c34:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	683a      	ldr	r2, [r7, #0]
 8003c3a:	641a      	str	r2, [r3, #64]	; 0x40
}
 8003c3c:	bf00      	nop
 8003c3e:	370c      	adds	r7, #12
 8003c40:	46bd      	mov	sp, r7
 8003c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c46:	4770      	bx	lr

08003c48 <LL_TIM_OC_SetCompareCH5>:
{
 8003c48:	b480      	push	{r7}
 8003c4a:	b083      	sub	sp, #12
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
 8003c50:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	683a      	ldr	r2, [r7, #0]
 8003c5a:	659a      	str	r2, [r3, #88]	; 0x58
}
 8003c5c:	bf00      	nop
 8003c5e:	370c      	adds	r7, #12
 8003c60:	46bd      	mov	sp, r7
 8003c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c66:	4770      	bx	lr

08003c68 <LL_TIM_OC_SetCompareCH6>:
{
 8003c68:	b480      	push	{r7}
 8003c6a:	b083      	sub	sp, #12
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
 8003c70:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR6, CompareValue);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	683a      	ldr	r2, [r7, #0]
 8003c76:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8003c78:	bf00      	nop
 8003c7a:	370c      	adds	r7, #12
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c82:	4770      	bx	lr

08003c84 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8003c84:	b480      	push	{r7}
 8003c86:	b083      	sub	sp, #12
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	695b      	ldr	r3, [r3, #20]
 8003c90:	f043 0201 	orr.w	r2, r3, #1
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	615a      	str	r2, [r3, #20]
}
 8003c98:	bf00      	nop
 8003c9a:	370c      	adds	r7, #12
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca2:	4770      	bx	lr

08003ca4 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b084      	sub	sp, #16
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
 8003cac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	4a3d      	ldr	r2, [pc, #244]	; (8003dac <LL_TIM_Init+0x108>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d013      	beq.n	8003ce4 <LL_TIM_Init+0x40>
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003cc2:	d00f      	beq.n	8003ce4 <LL_TIM_Init+0x40>
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	4a3a      	ldr	r2, [pc, #232]	; (8003db0 <LL_TIM_Init+0x10c>)
 8003cc8:	4293      	cmp	r3, r2
 8003cca:	d00b      	beq.n	8003ce4 <LL_TIM_Init+0x40>
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	4a39      	ldr	r2, [pc, #228]	; (8003db4 <LL_TIM_Init+0x110>)
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d007      	beq.n	8003ce4 <LL_TIM_Init+0x40>
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	4a38      	ldr	r2, [pc, #224]	; (8003db8 <LL_TIM_Init+0x114>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d003      	beq.n	8003ce4 <LL_TIM_Init+0x40>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	4a37      	ldr	r2, [pc, #220]	; (8003dbc <LL_TIM_Init+0x118>)
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d106      	bne.n	8003cf2 <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	685b      	ldr	r3, [r3, #4]
 8003cee:	4313      	orrs	r3, r2
 8003cf0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	4a2d      	ldr	r2, [pc, #180]	; (8003dac <LL_TIM_Init+0x108>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d01f      	beq.n	8003d3a <LL_TIM_Init+0x96>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d00:	d01b      	beq.n	8003d3a <LL_TIM_Init+0x96>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	4a2a      	ldr	r2, [pc, #168]	; (8003db0 <LL_TIM_Init+0x10c>)
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d017      	beq.n	8003d3a <LL_TIM_Init+0x96>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	4a29      	ldr	r2, [pc, #164]	; (8003db4 <LL_TIM_Init+0x110>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d013      	beq.n	8003d3a <LL_TIM_Init+0x96>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	4a28      	ldr	r2, [pc, #160]	; (8003db8 <LL_TIM_Init+0x114>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d00f      	beq.n	8003d3a <LL_TIM_Init+0x96>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	4a27      	ldr	r2, [pc, #156]	; (8003dbc <LL_TIM_Init+0x118>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d00b      	beq.n	8003d3a <LL_TIM_Init+0x96>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	4a26      	ldr	r2, [pc, #152]	; (8003dc0 <LL_TIM_Init+0x11c>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d007      	beq.n	8003d3a <LL_TIM_Init+0x96>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	4a25      	ldr	r2, [pc, #148]	; (8003dc4 <LL_TIM_Init+0x120>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d003      	beq.n	8003d3a <LL_TIM_Init+0x96>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	4a24      	ldr	r2, [pc, #144]	; (8003dc8 <LL_TIM_Init+0x124>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d106      	bne.n	8003d48 <LL_TIM_Init+0xa4>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	68db      	ldr	r3, [r3, #12]
 8003d44:	4313      	orrs	r3, r2
 8003d46:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	68fa      	ldr	r2, [r7, #12]
 8003d4c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	689b      	ldr	r3, [r3, #8]
 8003d52:	4619      	mov	r1, r3
 8003d54:	6878      	ldr	r0, [r7, #4]
 8003d56:	f7ff ff23 	bl	8003ba0 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	881b      	ldrh	r3, [r3, #0]
 8003d5e:	4619      	mov	r1, r3
 8003d60:	6878      	ldr	r0, [r7, #4]
 8003d62:	f7ff ff0f 	bl	8003b84 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	4a10      	ldr	r2, [pc, #64]	; (8003dac <LL_TIM_Init+0x108>)
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d00f      	beq.n	8003d8e <LL_TIM_Init+0xea>
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	4a12      	ldr	r2, [pc, #72]	; (8003dbc <LL_TIM_Init+0x118>)
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d00b      	beq.n	8003d8e <LL_TIM_Init+0xea>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	4a11      	ldr	r2, [pc, #68]	; (8003dc0 <LL_TIM_Init+0x11c>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d007      	beq.n	8003d8e <LL_TIM_Init+0xea>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	4a10      	ldr	r2, [pc, #64]	; (8003dc4 <LL_TIM_Init+0x120>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d003      	beq.n	8003d8e <LL_TIM_Init+0xea>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	4a0f      	ldr	r2, [pc, #60]	; (8003dc8 <LL_TIM_Init+0x124>)
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d105      	bne.n	8003d9a <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	691b      	ldr	r3, [r3, #16]
 8003d92:	4619      	mov	r1, r3
 8003d94:	6878      	ldr	r0, [r7, #4]
 8003d96:	f7ff ff11 	bl	8003bbc <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8003d9a:	6878      	ldr	r0, [r7, #4]
 8003d9c:	f7ff ff72 	bl	8003c84 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8003da0:	2300      	movs	r3, #0
}
 8003da2:	4618      	mov	r0, r3
 8003da4:	3710      	adds	r7, #16
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bd80      	pop	{r7, pc}
 8003daa:	bf00      	nop
 8003dac:	40010000 	.word	0x40010000
 8003db0:	40000400 	.word	0x40000400
 8003db4:	40000800 	.word	0x40000800
 8003db8:	40000c00 	.word	0x40000c00
 8003dbc:	40010400 	.word	0x40010400
 8003dc0:	40014000 	.word	0x40014000
 8003dc4:	40014400 	.word	0x40014400
 8003dc8:	40014800 	.word	0x40014800

08003dcc <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, const LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b086      	sub	sp, #24
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	60f8      	str	r0, [r7, #12]
 8003dd4:	60b9      	str	r1, [r7, #8]
 8003dd6:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8003dd8:	2301      	movs	r3, #1
 8003dda:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8003ddc:	68bb      	ldr	r3, [r7, #8]
 8003dde:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003de2:	d045      	beq.n	8003e70 <LL_TIM_OC_Init+0xa4>
 8003de4:	68bb      	ldr	r3, [r7, #8]
 8003de6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003dea:	d848      	bhi.n	8003e7e <LL_TIM_OC_Init+0xb2>
 8003dec:	68bb      	ldr	r3, [r7, #8]
 8003dee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003df2:	d036      	beq.n	8003e62 <LL_TIM_OC_Init+0x96>
 8003df4:	68bb      	ldr	r3, [r7, #8]
 8003df6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003dfa:	d840      	bhi.n	8003e7e <LL_TIM_OC_Init+0xb2>
 8003dfc:	68bb      	ldr	r3, [r7, #8]
 8003dfe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e02:	d027      	beq.n	8003e54 <LL_TIM_OC_Init+0x88>
 8003e04:	68bb      	ldr	r3, [r7, #8]
 8003e06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e0a:	d838      	bhi.n	8003e7e <LL_TIM_OC_Init+0xb2>
 8003e0c:	68bb      	ldr	r3, [r7, #8]
 8003e0e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e12:	d018      	beq.n	8003e46 <LL_TIM_OC_Init+0x7a>
 8003e14:	68bb      	ldr	r3, [r7, #8]
 8003e16:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e1a:	d830      	bhi.n	8003e7e <LL_TIM_OC_Init+0xb2>
 8003e1c:	68bb      	ldr	r3, [r7, #8]
 8003e1e:	2b01      	cmp	r3, #1
 8003e20:	d003      	beq.n	8003e2a <LL_TIM_OC_Init+0x5e>
 8003e22:	68bb      	ldr	r3, [r7, #8]
 8003e24:	2b10      	cmp	r3, #16
 8003e26:	d007      	beq.n	8003e38 <LL_TIM_OC_Init+0x6c>
      break;
    case LL_TIM_CHANNEL_CH6:
      result = OC6Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8003e28:	e029      	b.n	8003e7e <LL_TIM_OC_Init+0xb2>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8003e2a:	6879      	ldr	r1, [r7, #4]
 8003e2c:	68f8      	ldr	r0, [r7, #12]
 8003e2e:	f000 f897 	bl	8003f60 <OC1Config>
 8003e32:	4603      	mov	r3, r0
 8003e34:	75fb      	strb	r3, [r7, #23]
      break;
 8003e36:	e023      	b.n	8003e80 <LL_TIM_OC_Init+0xb4>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8003e38:	6879      	ldr	r1, [r7, #4]
 8003e3a:	68f8      	ldr	r0, [r7, #12]
 8003e3c:	f000 f910 	bl	8004060 <OC2Config>
 8003e40:	4603      	mov	r3, r0
 8003e42:	75fb      	strb	r3, [r7, #23]
      break;
 8003e44:	e01c      	b.n	8003e80 <LL_TIM_OC_Init+0xb4>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8003e46:	6879      	ldr	r1, [r7, #4]
 8003e48:	68f8      	ldr	r0, [r7, #12]
 8003e4a:	f000 f98d 	bl	8004168 <OC3Config>
 8003e4e:	4603      	mov	r3, r0
 8003e50:	75fb      	strb	r3, [r7, #23]
      break;
 8003e52:	e015      	b.n	8003e80 <LL_TIM_OC_Init+0xb4>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8003e54:	6879      	ldr	r1, [r7, #4]
 8003e56:	68f8      	ldr	r0, [r7, #12]
 8003e58:	f000 fa0a 	bl	8004270 <OC4Config>
 8003e5c:	4603      	mov	r3, r0
 8003e5e:	75fb      	strb	r3, [r7, #23]
      break;
 8003e60:	e00e      	b.n	8003e80 <LL_TIM_OC_Init+0xb4>
      result = OC5Config(TIMx, TIM_OC_InitStruct);
 8003e62:	6879      	ldr	r1, [r7, #4]
 8003e64:	68f8      	ldr	r0, [r7, #12]
 8003e66:	f000 fa6f 	bl	8004348 <OC5Config>
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	75fb      	strb	r3, [r7, #23]
      break;
 8003e6e:	e007      	b.n	8003e80 <LL_TIM_OC_Init+0xb4>
      result = OC6Config(TIMx, TIM_OC_InitStruct);
 8003e70:	6879      	ldr	r1, [r7, #4]
 8003e72:	68f8      	ldr	r0, [r7, #12]
 8003e74:	f000 facc 	bl	8004410 <OC6Config>
 8003e78:	4603      	mov	r3, r0
 8003e7a:	75fb      	strb	r3, [r7, #23]
      break;
 8003e7c:	e000      	b.n	8003e80 <LL_TIM_OC_Init+0xb4>
      break;
 8003e7e:	bf00      	nop
  }

  return result;
 8003e80:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e82:	4618      	mov	r0, r3
 8003e84:	3718      	adds	r7, #24
 8003e86:	46bd      	mov	sp, r7
 8003e88:	bd80      	pop	{r7, pc}
	...

08003e8c <LL_TIM_BDTR_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: Break and Dead Time is initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_BDTR_Init(TIM_TypeDef *TIMx, const LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct)
{
 8003e8c:	b480      	push	{r7}
 8003e8e:	b085      	sub	sp, #20
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
 8003e94:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0;
 8003e96:	2300      	movs	r3, #0
 8003e98:	60fb      	str	r3, [r7, #12]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
  the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, TIM_BDTRInitStruct->DeadTime);
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003ea0:	683a      	ldr	r2, [r7, #0]
 8003ea2:	7b12      	ldrb	r2, [r2, #12]
 8003ea4:	4313      	orrs	r3, r2
 8003ea6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, TIM_BDTRInitStruct->LockLevel);
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	689b      	ldr	r3, [r3, #8]
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, TIM_BDTRInitStruct->OSSIState);
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	685b      	ldr	r3, [r3, #4]
 8003ec0:	4313      	orrs	r3, r2
 8003ec2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, TIM_BDTRInitStruct->OSSRState);
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, TIM_BDTRInitStruct->BreakState);
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003ed8:	683a      	ldr	r2, [r7, #0]
 8003eda:	89d2      	ldrh	r2, [r2, #14]
 8003edc:	4313      	orrs	r3, r2
 8003ede:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, TIM_BDTRInitStruct->BreakPolarity);
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	691b      	ldr	r3, [r3, #16]
 8003eea:	4313      	orrs	r3, r2
 8003eec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, TIM_BDTRInitStruct->AutomaticOutput);
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ef8:	4313      	orrs	r3, r2
 8003efa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, TIM_BDTRInitStruct->BreakFilter);
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	695b      	ldr	r3, [r3, #20]
 8003f06:	4313      	orrs	r3, r2
 8003f08:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, TIM_BDTRInitStruct->BreakAFMode);
#endif /*TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(TIMx))
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	4a12      	ldr	r2, [pc, #72]	; (8003f58 <LL_TIM_BDTR_Init+0xcc>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d003      	beq.n	8003f1a <LL_TIM_BDTR_Init+0x8e>
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	4a11      	ldr	r2, [pc, #68]	; (8003f5c <LL_TIM_BDTR_Init+0xd0>)
 8003f16:	4293      	cmp	r3, r2
 8003f18:	d114      	bne.n	8003f44 <LL_TIM_BDTR_Init+0xb8>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_LL_TIM_BREAK2_AFMODE(TIM_BDTRInitStruct->Break2AFMode));
#endif /*TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bit-fields */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (TIM_BDTRInitStruct->Break2Filter));
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	6a1b      	ldr	r3, [r3, #32]
 8003f24:	4313      	orrs	r3, r2
 8003f26:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, TIM_BDTRInitStruct->Break2State);
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	699b      	ldr	r3, [r3, #24]
 8003f32:	4313      	orrs	r3, r2
 8003f34:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, TIM_BDTRInitStruct->Break2Polarity);
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	69db      	ldr	r3, [r3, #28]
 8003f40:	4313      	orrs	r3, r2
 8003f42:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, TIM_BDTRInitStruct->Break2AFMode);
#endif /*TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  LL_TIM_WriteReg(TIMx, BDTR, tmpbdtr);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	68fa      	ldr	r2, [r7, #12]
 8003f48:	645a      	str	r2, [r3, #68]	; 0x44

  return SUCCESS;
 8003f4a:	2300      	movs	r3, #0
}
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	3714      	adds	r7, #20
 8003f50:	46bd      	mov	sp, r7
 8003f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f56:	4770      	bx	lr
 8003f58:	40010000 	.word	0x40010000
 8003f5c:	40010400 	.word	0x40010400

08003f60 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b086      	sub	sp, #24
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
 8003f68:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6a1b      	ldr	r3, [r3, #32]
 8003f6e:	f023 0201 	bic.w	r2, r3, #1
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6a1b      	ldr	r3, [r3, #32]
 8003f7a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	685b      	ldr	r3, [r3, #4]
 8003f80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	699b      	ldr	r3, [r3, #24]
 8003f86:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	f023 0303 	bic.w	r3, r3, #3
 8003f8e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8003f90:	68fa      	ldr	r2, [r7, #12]
 8003f92:	4b2d      	ldr	r3, [pc, #180]	; (8004048 <OC1Config+0xe8>)
 8003f94:	4013      	ands	r3, r2
 8003f96:	683a      	ldr	r2, [r7, #0]
 8003f98:	6812      	ldr	r2, [r2, #0]
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8003f9e:	697b      	ldr	r3, [r7, #20]
 8003fa0:	f023 0202 	bic.w	r2, r3, #2
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	691b      	ldr	r3, [r3, #16]
 8003fa8:	4313      	orrs	r3, r2
 8003faa:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8003fac:	697b      	ldr	r3, [r7, #20]
 8003fae:	f023 0201 	bic.w	r2, r3, #1
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	685b      	ldr	r3, [r3, #4]
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	4a23      	ldr	r2, [pc, #140]	; (800404c <OC1Config+0xec>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d00f      	beq.n	8003fe2 <OC1Config+0x82>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	4a22      	ldr	r2, [pc, #136]	; (8004050 <OC1Config+0xf0>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d00b      	beq.n	8003fe2 <OC1Config+0x82>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	4a21      	ldr	r2, [pc, #132]	; (8004054 <OC1Config+0xf4>)
 8003fce:	4293      	cmp	r3, r2
 8003fd0:	d007      	beq.n	8003fe2 <OC1Config+0x82>
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	4a20      	ldr	r2, [pc, #128]	; (8004058 <OC1Config+0xf8>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d003      	beq.n	8003fe2 <OC1Config+0x82>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	4a1f      	ldr	r2, [pc, #124]	; (800405c <OC1Config+0xfc>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d11e      	bne.n	8004020 <OC1Config+0xc0>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8003fe2:	697b      	ldr	r3, [r7, #20]
 8003fe4:	f023 0208 	bic.w	r2, r3, #8
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	695b      	ldr	r3, [r3, #20]
 8003fec:	009b      	lsls	r3, r3, #2
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8003ff2:	697b      	ldr	r3, [r7, #20]
 8003ff4:	f023 0204 	bic.w	r2, r3, #4
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	689b      	ldr	r3, [r3, #8]
 8003ffc:	009b      	lsls	r3, r3, #2
 8003ffe:	4313      	orrs	r3, r2
 8004000:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8004002:	693b      	ldr	r3, [r7, #16]
 8004004:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	699b      	ldr	r3, [r3, #24]
 800400c:	4313      	orrs	r3, r2
 800400e:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8004010:	693b      	ldr	r3, [r7, #16]
 8004012:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	69db      	ldr	r3, [r3, #28]
 800401a:	005b      	lsls	r3, r3, #1
 800401c:	4313      	orrs	r3, r2
 800401e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	693a      	ldr	r2, [r7, #16]
 8004024:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	68fa      	ldr	r2, [r7, #12]
 800402a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	68db      	ldr	r3, [r3, #12]
 8004030:	4619      	mov	r1, r3
 8004032:	6878      	ldr	r0, [r7, #4]
 8004034:	f7ff fdd0 	bl	8003bd8 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	697a      	ldr	r2, [r7, #20]
 800403c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800403e:	2300      	movs	r3, #0
}
 8004040:	4618      	mov	r0, r3
 8004042:	3718      	adds	r7, #24
 8004044:	46bd      	mov	sp, r7
 8004046:	bd80      	pop	{r7, pc}
 8004048:	fffeff8f 	.word	0xfffeff8f
 800404c:	40010000 	.word	0x40010000
 8004050:	40010400 	.word	0x40010400
 8004054:	40014000 	.word	0x40014000
 8004058:	40014400 	.word	0x40014400
 800405c:	40014800 	.word	0x40014800

08004060 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b086      	sub	sp, #24
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
 8004068:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	6a1b      	ldr	r3, [r3, #32]
 800406e:	f023 0210 	bic.w	r2, r3, #16
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6a1b      	ldr	r3, [r3, #32]
 800407a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	685b      	ldr	r3, [r3, #4]
 8004080:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	699b      	ldr	r3, [r3, #24]
 8004086:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800408e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8004090:	68fa      	ldr	r2, [r7, #12]
 8004092:	4b2f      	ldr	r3, [pc, #188]	; (8004150 <OC2Config+0xf0>)
 8004094:	4013      	ands	r3, r2
 8004096:	683a      	ldr	r2, [r7, #0]
 8004098:	6812      	ldr	r2, [r2, #0]
 800409a:	0212      	lsls	r2, r2, #8
 800409c:	4313      	orrs	r3, r2
 800409e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 80040a0:	697b      	ldr	r3, [r7, #20]
 80040a2:	f023 0220 	bic.w	r2, r3, #32
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	691b      	ldr	r3, [r3, #16]
 80040aa:	011b      	lsls	r3, r3, #4
 80040ac:	4313      	orrs	r3, r2
 80040ae:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 80040b0:	697b      	ldr	r3, [r7, #20]
 80040b2:	f023 0210 	bic.w	r2, r3, #16
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	011b      	lsls	r3, r3, #4
 80040bc:	4313      	orrs	r3, r2
 80040be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	4a24      	ldr	r2, [pc, #144]	; (8004154 <OC2Config+0xf4>)
 80040c4:	4293      	cmp	r3, r2
 80040c6:	d00f      	beq.n	80040e8 <OC2Config+0x88>
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	4a23      	ldr	r2, [pc, #140]	; (8004158 <OC2Config+0xf8>)
 80040cc:	4293      	cmp	r3, r2
 80040ce:	d00b      	beq.n	80040e8 <OC2Config+0x88>
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	4a22      	ldr	r2, [pc, #136]	; (800415c <OC2Config+0xfc>)
 80040d4:	4293      	cmp	r3, r2
 80040d6:	d007      	beq.n	80040e8 <OC2Config+0x88>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	4a21      	ldr	r2, [pc, #132]	; (8004160 <OC2Config+0x100>)
 80040dc:	4293      	cmp	r3, r2
 80040de:	d003      	beq.n	80040e8 <OC2Config+0x88>
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	4a20      	ldr	r2, [pc, #128]	; (8004164 <OC2Config+0x104>)
 80040e4:	4293      	cmp	r3, r2
 80040e6:	d11f      	bne.n	8004128 <OC2Config+0xc8>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 80040e8:	697b      	ldr	r3, [r7, #20]
 80040ea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	695b      	ldr	r3, [r3, #20]
 80040f2:	019b      	lsls	r3, r3, #6
 80040f4:	4313      	orrs	r3, r2
 80040f6:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 80040f8:	697b      	ldr	r3, [r7, #20]
 80040fa:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	689b      	ldr	r3, [r3, #8]
 8004102:	019b      	lsls	r3, r3, #6
 8004104:	4313      	orrs	r3, r2
 8004106:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8004108:	693b      	ldr	r3, [r7, #16]
 800410a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	699b      	ldr	r3, [r3, #24]
 8004112:	009b      	lsls	r3, r3, #2
 8004114:	4313      	orrs	r3, r2
 8004116:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8004118:	693b      	ldr	r3, [r7, #16]
 800411a:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	69db      	ldr	r3, [r3, #28]
 8004122:	00db      	lsls	r3, r3, #3
 8004124:	4313      	orrs	r3, r2
 8004126:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	693a      	ldr	r2, [r7, #16]
 800412c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	68fa      	ldr	r2, [r7, #12]
 8004132:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	68db      	ldr	r3, [r3, #12]
 8004138:	4619      	mov	r1, r3
 800413a:	6878      	ldr	r0, [r7, #4]
 800413c:	f7ff fd5a 	bl	8003bf4 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	697a      	ldr	r2, [r7, #20]
 8004144:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004146:	2300      	movs	r3, #0
}
 8004148:	4618      	mov	r0, r3
 800414a:	3718      	adds	r7, #24
 800414c:	46bd      	mov	sp, r7
 800414e:	bd80      	pop	{r7, pc}
 8004150:	feff8fff 	.word	0xfeff8fff
 8004154:	40010000 	.word	0x40010000
 8004158:	40010400 	.word	0x40010400
 800415c:	40014000 	.word	0x40014000
 8004160:	40014400 	.word	0x40014400
 8004164:	40014800 	.word	0x40014800

08004168 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b086      	sub	sp, #24
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
 8004170:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6a1b      	ldr	r3, [r3, #32]
 8004176:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6a1b      	ldr	r3, [r3, #32]
 8004182:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	685b      	ldr	r3, [r3, #4]
 8004188:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	69db      	ldr	r3, [r3, #28]
 800418e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	f023 0303 	bic.w	r3, r3, #3
 8004196:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8004198:	68fa      	ldr	r2, [r7, #12]
 800419a:	4b2f      	ldr	r3, [pc, #188]	; (8004258 <OC3Config+0xf0>)
 800419c:	4013      	ands	r3, r2
 800419e:	683a      	ldr	r2, [r7, #0]
 80041a0:	6812      	ldr	r2, [r2, #0]
 80041a2:	4313      	orrs	r3, r2
 80041a4:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 80041a6:	697b      	ldr	r3, [r7, #20]
 80041a8:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	691b      	ldr	r3, [r3, #16]
 80041b0:	021b      	lsls	r3, r3, #8
 80041b2:	4313      	orrs	r3, r2
 80041b4:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 80041b6:	697b      	ldr	r3, [r7, #20]
 80041b8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	685b      	ldr	r3, [r3, #4]
 80041c0:	021b      	lsls	r3, r3, #8
 80041c2:	4313      	orrs	r3, r2
 80041c4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	4a24      	ldr	r2, [pc, #144]	; (800425c <OC3Config+0xf4>)
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d00f      	beq.n	80041ee <OC3Config+0x86>
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	4a23      	ldr	r2, [pc, #140]	; (8004260 <OC3Config+0xf8>)
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d00b      	beq.n	80041ee <OC3Config+0x86>
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	4a22      	ldr	r2, [pc, #136]	; (8004264 <OC3Config+0xfc>)
 80041da:	4293      	cmp	r3, r2
 80041dc:	d007      	beq.n	80041ee <OC3Config+0x86>
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	4a21      	ldr	r2, [pc, #132]	; (8004268 <OC3Config+0x100>)
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d003      	beq.n	80041ee <OC3Config+0x86>
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	4a20      	ldr	r2, [pc, #128]	; (800426c <OC3Config+0x104>)
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d11f      	bne.n	800422e <OC3Config+0xc6>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 80041ee:	697b      	ldr	r3, [r7, #20]
 80041f0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	695b      	ldr	r3, [r3, #20]
 80041f8:	029b      	lsls	r3, r3, #10
 80041fa:	4313      	orrs	r3, r2
 80041fc:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 80041fe:	697b      	ldr	r3, [r7, #20]
 8004200:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	689b      	ldr	r3, [r3, #8]
 8004208:	029b      	lsls	r3, r3, #10
 800420a:	4313      	orrs	r3, r2
 800420c:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 800420e:	693b      	ldr	r3, [r7, #16]
 8004210:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	699b      	ldr	r3, [r3, #24]
 8004218:	011b      	lsls	r3, r3, #4
 800421a:	4313      	orrs	r3, r2
 800421c:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 800421e:	693b      	ldr	r3, [r7, #16]
 8004220:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004224:	683b      	ldr	r3, [r7, #0]
 8004226:	69db      	ldr	r3, [r3, #28]
 8004228:	015b      	lsls	r3, r3, #5
 800422a:	4313      	orrs	r3, r2
 800422c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	693a      	ldr	r2, [r7, #16]
 8004232:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	68fa      	ldr	r2, [r7, #12]
 8004238:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	68db      	ldr	r3, [r3, #12]
 800423e:	4619      	mov	r1, r3
 8004240:	6878      	ldr	r0, [r7, #4]
 8004242:	f7ff fce5 	bl	8003c10 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	697a      	ldr	r2, [r7, #20]
 800424a:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800424c:	2300      	movs	r3, #0
}
 800424e:	4618      	mov	r0, r3
 8004250:	3718      	adds	r7, #24
 8004252:	46bd      	mov	sp, r7
 8004254:	bd80      	pop	{r7, pc}
 8004256:	bf00      	nop
 8004258:	fffeff8f 	.word	0xfffeff8f
 800425c:	40010000 	.word	0x40010000
 8004260:	40010400 	.word	0x40010400
 8004264:	40014000 	.word	0x40014000
 8004268:	40014400 	.word	0x40014400
 800426c:	40014800 	.word	0x40014800

08004270 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b086      	sub	sp, #24
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
 8004278:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6a1b      	ldr	r3, [r3, #32]
 800427e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6a1b      	ldr	r3, [r3, #32]
 800428a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	685b      	ldr	r3, [r3, #4]
 8004290:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	69db      	ldr	r3, [r3, #28]
 8004296:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800429e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 80042a0:	68fa      	ldr	r2, [r7, #12]
 80042a2:	4b23      	ldr	r3, [pc, #140]	; (8004330 <OC4Config+0xc0>)
 80042a4:	4013      	ands	r3, r2
 80042a6:	683a      	ldr	r2, [r7, #0]
 80042a8:	6812      	ldr	r2, [r2, #0]
 80042aa:	0212      	lsls	r2, r2, #8
 80042ac:	4313      	orrs	r3, r2
 80042ae:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 80042b0:	693b      	ldr	r3, [r7, #16]
 80042b2:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	691b      	ldr	r3, [r3, #16]
 80042ba:	031b      	lsls	r3, r3, #12
 80042bc:	4313      	orrs	r3, r2
 80042be:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 80042c0:	693b      	ldr	r3, [r7, #16]
 80042c2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	685b      	ldr	r3, [r3, #4]
 80042ca:	031b      	lsls	r3, r3, #12
 80042cc:	4313      	orrs	r3, r2
 80042ce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	4a18      	ldr	r2, [pc, #96]	; (8004334 <OC4Config+0xc4>)
 80042d4:	4293      	cmp	r3, r2
 80042d6:	d00f      	beq.n	80042f8 <OC4Config+0x88>
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	4a17      	ldr	r2, [pc, #92]	; (8004338 <OC4Config+0xc8>)
 80042dc:	4293      	cmp	r3, r2
 80042de:	d00b      	beq.n	80042f8 <OC4Config+0x88>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	4a16      	ldr	r2, [pc, #88]	; (800433c <OC4Config+0xcc>)
 80042e4:	4293      	cmp	r3, r2
 80042e6:	d007      	beq.n	80042f8 <OC4Config+0x88>
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	4a15      	ldr	r2, [pc, #84]	; (8004340 <OC4Config+0xd0>)
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d003      	beq.n	80042f8 <OC4Config+0x88>
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	4a14      	ldr	r2, [pc, #80]	; (8004344 <OC4Config+0xd4>)
 80042f4:	4293      	cmp	r3, r2
 80042f6:	d107      	bne.n	8004308 <OC4Config+0x98>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 80042f8:	697b      	ldr	r3, [r7, #20]
 80042fa:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	699b      	ldr	r3, [r3, #24]
 8004302:	019b      	lsls	r3, r3, #6
 8004304:	4313      	orrs	r3, r2
 8004306:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	697a      	ldr	r2, [r7, #20]
 800430c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	68fa      	ldr	r2, [r7, #12]
 8004312:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	68db      	ldr	r3, [r3, #12]
 8004318:	4619      	mov	r1, r3
 800431a:	6878      	ldr	r0, [r7, #4]
 800431c:	f7ff fc86 	bl	8003c2c <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	693a      	ldr	r2, [r7, #16]
 8004324:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004326:	2300      	movs	r3, #0
}
 8004328:	4618      	mov	r0, r3
 800432a:	3718      	adds	r7, #24
 800432c:	46bd      	mov	sp, r7
 800432e:	bd80      	pop	{r7, pc}
 8004330:	feff8fff 	.word	0xfeff8fff
 8004334:	40010000 	.word	0x40010000
 8004338:	40010400 	.word	0x40010400
 800433c:	40014000 	.word	0x40014000
 8004340:	40014400 	.word	0x40014400
 8004344:	40014800 	.word	0x40014800

08004348 <OC5Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC5Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004348:	b580      	push	{r7, lr}
 800434a:	b084      	sub	sp, #16
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
 8004350:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC5E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6a1b      	ldr	r3, [r3, #32]
 8004356:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6a1b      	ldr	r3, [r3, #32]
 8004362:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004368:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 800436a:	68ba      	ldr	r2, [r7, #8]
 800436c:	4b22      	ldr	r3, [pc, #136]	; (80043f8 <OC5Config+0xb0>)
 800436e:	4013      	ands	r3, r2
 8004370:	683a      	ldr	r2, [r7, #0]
 8004372:	6812      	ldr	r2, [r2, #0]
 8004374:	4313      	orrs	r3, r2
 8004376:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	691b      	ldr	r3, [r3, #16]
 8004382:	041b      	lsls	r3, r3, #16
 8004384:	4313      	orrs	r3, r2
 8004386:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	685b      	ldr	r3, [r3, #4]
 8004392:	041b      	lsls	r3, r3, #16
 8004394:	4313      	orrs	r3, r2
 8004396:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	4a18      	ldr	r2, [pc, #96]	; (80043fc <OC5Config+0xb4>)
 800439c:	4293      	cmp	r3, r2
 800439e:	d00f      	beq.n	80043c0 <OC5Config+0x78>
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	4a17      	ldr	r2, [pc, #92]	; (8004400 <OC5Config+0xb8>)
 80043a4:	4293      	cmp	r3, r2
 80043a6:	d00b      	beq.n	80043c0 <OC5Config+0x78>
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	4a16      	ldr	r2, [pc, #88]	; (8004404 <OC5Config+0xbc>)
 80043ac:	4293      	cmp	r3, r2
 80043ae:	d007      	beq.n	80043c0 <OC5Config+0x78>
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	4a15      	ldr	r2, [pc, #84]	; (8004408 <OC5Config+0xc0>)
 80043b4:	4293      	cmp	r3, r2
 80043b6:	d003      	beq.n	80043c0 <OC5Config+0x78>
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	4a14      	ldr	r2, [pc, #80]	; (800440c <OC5Config+0xc4>)
 80043bc:	4293      	cmp	r3, r2
 80043be:	d109      	bne.n	80043d4 <OC5Config+0x8c>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	685b      	ldr	r3, [r3, #4]
 80043c4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	699b      	ldr	r3, [r3, #24]
 80043cc:	021b      	lsls	r3, r3, #8
 80043ce:	431a      	orrs	r2, r3
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	605a      	str	r2, [r3, #4]

  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	68ba      	ldr	r2, [r7, #8]
 80043d8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	68db      	ldr	r3, [r3, #12]
 80043de:	4619      	mov	r1, r3
 80043e0:	6878      	ldr	r0, [r7, #4]
 80043e2:	f7ff fc31 	bl	8003c48 <LL_TIM_OC_SetCompareCH5>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	68fa      	ldr	r2, [r7, #12]
 80043ea:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80043ec:	2300      	movs	r3, #0
}
 80043ee:	4618      	mov	r0, r3
 80043f0:	3710      	adds	r7, #16
 80043f2:	46bd      	mov	sp, r7
 80043f4:	bd80      	pop	{r7, pc}
 80043f6:	bf00      	nop
 80043f8:	fffeff8f 	.word	0xfffeff8f
 80043fc:	40010000 	.word	0x40010000
 8004400:	40010400 	.word	0x40010400
 8004404:	40014000 	.word	0x40014000
 8004408:	40014400 	.word	0x40014400
 800440c:	40014800 	.word	0x40014800

08004410 <OC6Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC6Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b084      	sub	sp, #16
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
 8004418:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6a1b      	ldr	r3, [r3, #32]
 800441e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6a1b      	ldr	r3, [r3, #32]
 800442a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004430:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 8004432:	68ba      	ldr	r2, [r7, #8]
 8004434:	4b22      	ldr	r3, [pc, #136]	; (80044c0 <OC6Config+0xb0>)
 8004436:	4013      	ands	r3, r2
 8004438:	683a      	ldr	r2, [r7, #0]
 800443a:	6812      	ldr	r2, [r2, #0]
 800443c:	0212      	lsls	r2, r2, #8
 800443e:	4313      	orrs	r3, r2
 8004440:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	691b      	ldr	r3, [r3, #16]
 800444c:	051b      	lsls	r3, r3, #20
 800444e:	4313      	orrs	r3, r2
 8004450:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	051b      	lsls	r3, r3, #20
 800445e:	4313      	orrs	r3, r2
 8004460:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	4a17      	ldr	r2, [pc, #92]	; (80044c4 <OC6Config+0xb4>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d00f      	beq.n	800448a <OC6Config+0x7a>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	4a16      	ldr	r2, [pc, #88]	; (80044c8 <OC6Config+0xb8>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d00b      	beq.n	800448a <OC6Config+0x7a>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	4a15      	ldr	r2, [pc, #84]	; (80044cc <OC6Config+0xbc>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d007      	beq.n	800448a <OC6Config+0x7a>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	4a14      	ldr	r2, [pc, #80]	; (80044d0 <OC6Config+0xc0>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d003      	beq.n	800448a <OC6Config+0x7a>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	4a13      	ldr	r2, [pc, #76]	; (80044d4 <OC6Config+0xc4>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d109      	bne.n	800449e <OC6Config+0x8e>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	685b      	ldr	r3, [r3, #4]
 800448e:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	699b      	ldr	r3, [r3, #24]
 8004496:	029b      	lsls	r3, r3, #10
 8004498:	431a      	orrs	r2, r3
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	605a      	str	r2, [r3, #4]
  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	68ba      	ldr	r2, [r7, #8]
 80044a2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	68db      	ldr	r3, [r3, #12]
 80044a8:	4619      	mov	r1, r3
 80044aa:	6878      	ldr	r0, [r7, #4]
 80044ac:	f7ff fbdc 	bl	8003c68 <LL_TIM_OC_SetCompareCH6>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	68fa      	ldr	r2, [r7, #12]
 80044b4:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80044b6:	2300      	movs	r3, #0
}
 80044b8:	4618      	mov	r0, r3
 80044ba:	3710      	adds	r7, #16
 80044bc:	46bd      	mov	sp, r7
 80044be:	bd80      	pop	{r7, pc}
 80044c0:	feff8fff 	.word	0xfeff8fff
 80044c4:	40010000 	.word	0x40010000
 80044c8:	40010400 	.word	0x40010400
 80044cc:	40014000 	.word	0x40014000
 80044d0:	40014400 	.word	0x40014400
 80044d4:	40014800 	.word	0x40014800

080044d8 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Frequency of Ticks (Hz)
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 80044d8:	b480      	push	{r7}
 80044da:	b083      	sub	sp, #12
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
 80044e0:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 80044e2:	687a      	ldr	r2, [r7, #4]
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80044ea:	4a07      	ldr	r2, [pc, #28]	; (8004508 <LL_InitTick+0x30>)
 80044ec:	3b01      	subs	r3, #1
 80044ee:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 80044f0:	4b05      	ldr	r3, [pc, #20]	; (8004508 <LL_InitTick+0x30>)
 80044f2:	2200      	movs	r2, #0
 80044f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80044f6:	4b04      	ldr	r3, [pc, #16]	; (8004508 <LL_InitTick+0x30>)
 80044f8:	2205      	movs	r2, #5
 80044fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 80044fc:	bf00      	nop
 80044fe:	370c      	adds	r7, #12
 8004500:	46bd      	mov	sp, r7
 8004502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004506:	4770      	bx	lr
 8004508:	e000e010 	.word	0xe000e010

0800450c <LL_Init1msTick>:
  *         @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
#endif /* DUAL_CORE */
void LL_Init1msTick(uint32_t CPU_Frequency)
{
 800450c:	b580      	push	{r7, lr}
 800450e:	b082      	sub	sp, #8
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(CPU_Frequency, 1000U);
 8004514:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004518:	6878      	ldr	r0, [r7, #4]
 800451a:	f7ff ffdd 	bl	80044d8 <LL_InitTick>
}
 800451e:	bf00      	nop
 8004520:	3708      	adds	r7, #8
 8004522:	46bd      	mov	sp, r7
 8004524:	bd80      	pop	{r7, pc}
	...

08004528 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8004528:	b480      	push	{r7}
 800452a:	b085      	sub	sp, #20
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
  uint32_t count = Delay;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	60fb      	str	r3, [r7, #12]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8004534:	4b0f      	ldr	r3, [pc, #60]	; (8004574 <LL_mDelay+0x4c>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	60bb      	str	r3, [r7, #8]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 800453a:	68bb      	ldr	r3, [r7, #8]

  /* Add a period to guaranty minimum wait */
  if(count < LL_MAX_DELAY)
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004542:	d00c      	beq.n	800455e <LL_mDelay+0x36>
  {
    count++;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	3301      	adds	r3, #1
 8004548:	60fb      	str	r3, [r7, #12]
  }

  while (count != 0U)
 800454a:	e008      	b.n	800455e <LL_mDelay+0x36>
  {
    if((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 800454c:	4b09      	ldr	r3, [pc, #36]	; (8004574 <LL_mDelay+0x4c>)
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004554:	2b00      	cmp	r3, #0
 8004556:	d002      	beq.n	800455e <LL_mDelay+0x36>
    {
      count--;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	3b01      	subs	r3, #1
 800455c:	60fb      	str	r3, [r7, #12]
  while (count != 0U)
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	2b00      	cmp	r3, #0
 8004562:	d1f3      	bne.n	800454c <LL_mDelay+0x24>
    }
  }
}
 8004564:	bf00      	nop
 8004566:	bf00      	nop
 8004568:	3714      	adds	r7, #20
 800456a:	46bd      	mov	sp, r7
 800456c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004570:	4770      	bx	lr
 8004572:	bf00      	nop
 8004574:	e000e010 	.word	0xe000e010

08004578 <LL_SetSystemCoreClock>:
  *         @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
#endif /* DUAL_CORE */
void LL_SetSystemCoreClock(uint32_t CPU_Frequency)
{
 8004578:	b480      	push	{r7}
 800457a:	b083      	sub	sp, #12
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = CPU_Frequency;
 8004580:	4a04      	ldr	r2, [pc, #16]	; (8004594 <LL_SetSystemCoreClock+0x1c>)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6013      	str	r3, [r2, #0]
}
 8004586:	bf00      	nop
 8004588:	370c      	adds	r7, #12
 800458a:	46bd      	mov	sp, r7
 800458c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004590:	4770      	bx	lr
 8004592:	bf00      	nop
 8004594:	24000000 	.word	0x24000000

08004598 <memset>:
 8004598:	4402      	add	r2, r0
 800459a:	4603      	mov	r3, r0
 800459c:	4293      	cmp	r3, r2
 800459e:	d100      	bne.n	80045a2 <memset+0xa>
 80045a0:	4770      	bx	lr
 80045a2:	f803 1b01 	strb.w	r1, [r3], #1
 80045a6:	e7f9      	b.n	800459c <memset+0x4>

080045a8 <__libc_init_array>:
 80045a8:	b570      	push	{r4, r5, r6, lr}
 80045aa:	4d0d      	ldr	r5, [pc, #52]	; (80045e0 <__libc_init_array+0x38>)
 80045ac:	4c0d      	ldr	r4, [pc, #52]	; (80045e4 <__libc_init_array+0x3c>)
 80045ae:	1b64      	subs	r4, r4, r5
 80045b0:	10a4      	asrs	r4, r4, #2
 80045b2:	2600      	movs	r6, #0
 80045b4:	42a6      	cmp	r6, r4
 80045b6:	d109      	bne.n	80045cc <__libc_init_array+0x24>
 80045b8:	4d0b      	ldr	r5, [pc, #44]	; (80045e8 <__libc_init_array+0x40>)
 80045ba:	4c0c      	ldr	r4, [pc, #48]	; (80045ec <__libc_init_array+0x44>)
 80045bc:	f000 f818 	bl	80045f0 <_init>
 80045c0:	1b64      	subs	r4, r4, r5
 80045c2:	10a4      	asrs	r4, r4, #2
 80045c4:	2600      	movs	r6, #0
 80045c6:	42a6      	cmp	r6, r4
 80045c8:	d105      	bne.n	80045d6 <__libc_init_array+0x2e>
 80045ca:	bd70      	pop	{r4, r5, r6, pc}
 80045cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80045d0:	4798      	blx	r3
 80045d2:	3601      	adds	r6, #1
 80045d4:	e7ee      	b.n	80045b4 <__libc_init_array+0xc>
 80045d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80045da:	4798      	blx	r3
 80045dc:	3601      	adds	r6, #1
 80045de:	e7f2      	b.n	80045c6 <__libc_init_array+0x1e>
 80045e0:	08004630 	.word	0x08004630
 80045e4:	08004630 	.word	0x08004630
 80045e8:	08004630 	.word	0x08004630
 80045ec:	08004634 	.word	0x08004634

080045f0 <_init>:
 80045f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045f2:	bf00      	nop
 80045f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80045f6:	bc08      	pop	{r3}
 80045f8:	469e      	mov	lr, r3
 80045fa:	4770      	bx	lr

080045fc <_fini>:
 80045fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045fe:	bf00      	nop
 8004600:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004602:	bc08      	pop	{r3}
 8004604:	469e      	mov	lr, r3
 8004606:	4770      	bx	lr
