Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu May  8 14:15:23 2025
| Host         : AuraLios_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_timing_summary_routed.rpt -pb CPU_timing_summary_routed.pb -rpx CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU
| Device       : 7a100t-fgg484
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: mclk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC_init/Inst_code_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC_init/Inst_code_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC_init/Inst_code_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC_init/Inst_code_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC_init/Inst_code_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC_init/Inst_code_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC_init/Inst_code_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC_init/Inst_code_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC_init/Inst_code_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC_init/Inst_code_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC_init/Inst_code_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PC_init/Inst_code_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 257 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.281    -5204.625                   2112                 2200        0.227        0.000                      0                 2200        4.500        0.000                       0                  1167  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -4.281    -5204.625                   2112                 2200        0.227        0.000                      0                 2200        4.500        0.000                       0                  1167  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :         2112  Failing Endpoints,  Worst Slack       -4.281ns,  Total Violation    -5204.624ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.281ns  (required time - arrival time)
  Source:                 PC_init/Inst_code_reg[22]_rep/C
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REGS_ALU_init/REGS_init/REG_Files_reg[22][31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - clk fall@5.000ns)
  Data Path Delay:        9.184ns  (logic 1.839ns (20.023%)  route 7.345ns (79.977%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=2 RAMS64E=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 13.812 - 10.000 ) 
    Source Clock Delay      (SCD):    4.146ns = ( 9.146 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.903     5.903 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.620    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.701 f  clk_IBUF_BUFG_inst/O
                         net (fo=1166, routed)        1.446     9.146    PC_init/clk_IBUF_BUFG
    SLICE_X6Y69          FDCE                                         r  PC_init/Inst_code_reg[22]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDCE (Prop_fdce_C_Q)         0.437     9.583 r  PC_init/Inst_code_reg[22]_rep/Q
                         net (fo=128, routed)         1.216    10.799    REGS_ALU_init/REGS_init/i__carry__3_i_24_0
    SLICE_X8Y64          LUT6 (Prop_lut6_I2_O)        0.105    10.904 f  REGS_ALU_init/REGS_init/i__carry__6_i_43/O
                         net (fo=1, routed)           0.000    10.904    REGS_ALU_init/REGS_init/i__carry__6_i_43_n_0
    SLICE_X8Y64          MUXF7 (Prop_muxf7_I0_O)      0.201    11.105 f  REGS_ALU_init/REGS_init/i__carry__6_i_16/O
                         net (fo=1, routed)           0.984    12.089    REGS_ALU_init/REGS_init/i__carry__6_i_16_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I5_O)        0.242    12.331 f  REGS_ALU_init/REGS_init/i__carry__6_i_2/O
                         net (fo=9, routed)           0.374    12.705    REGS_ALU_init/REGS_init/Inst_code_reg[25]_6[2]
    SLICE_X4Y68          LUT3 (Prop_lut3_I2_O)        0.105    12.810 f  REGS_ALU_init/REGS_init/RAM_init_i_452/O
                         net (fo=1, routed)           0.942    13.752    REGS_ALU_init/REGS_init/RAM_init_i_452_n_0
    SLICE_X5Y67          LUT6 (Prop_lut6_I2_O)        0.105    13.857 r  REGS_ALU_init/REGS_init/RAM_init_i_181/O
                         net (fo=32, routed)          0.683    14.539    REGS_ALU_init/REGS_init/RAM_init_i_455_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I1_O)        0.105    14.644 r  REGS_ALU_init/REGS_init/RAM_init_i_49/O
                         net (fo=1, routed)           0.000    14.644    PC_init/REG_Files_reg[31][1]
    SLICE_X11Y67         MUXF7 (Prop_muxf7_I1_O)      0.182    14.826 r  PC_init/RAM_init_i_5/O
                         net (fo=35, routed)          1.247    16.073    RAM_init/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_31_31/A1
    SLICE_X6Y64          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.252    16.325 r  RAM_init/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_31_31/SP/O
                         net (fo=2, routed)           0.898    17.223    PC_init/spo[31]
    SLICE_X4Y75          LUT5 (Prop_lut5_I2_O)        0.105    17.328 r  PC_init/REG_Files[0][31]_i_2/O
                         net (fo=32, routed)          1.003    18.331    REGS_ALU_init/REGS_init/D[31]
    SLICE_X6Y78          FDCE                                         r  REGS_ALU_init/REGS_init/REG_Files_reg[22][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.772    10.772 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.477 r  clk_IBUF_BUFG_inst/O
                         net (fo=1166, routed)        1.335    13.812    REGS_ALU_init/REGS_init/CLK
    SLICE_X6Y78          FDCE                                         r  REGS_ALU_init/REGS_init/REG_Files_reg[22][31]/C
                         clock pessimism              0.291    14.102    
                         clock uncertainty           -0.035    14.067    
    SLICE_X6Y78          FDCE (Setup_fdce_C_D)       -0.017    14.050    REGS_ALU_init/REGS_init/REG_Files_reg[22][31]
  -------------------------------------------------------------------
                         required time                         14.050    
                         arrival time                         -18.331    
  -------------------------------------------------------------------
                         slack                                 -4.281    

Slack (VIOLATED) :        -4.204ns  (required time - arrival time)
  Source:                 PC_init/Inst_code_reg[22]/C
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REGS_ALU_init/REGS_init/REG_Files_reg[30][3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - clk fall@5.000ns)
  Data Path Delay:        9.151ns  (logic 2.748ns (30.031%)  route 6.403ns (69.969%))
  Logic Levels:           12  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 RAMS64E=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.821ns = ( 13.821 - 10.000 ) 
    Source Clock Delay      (SCD):    4.087ns = ( 9.087 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.903     5.903 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.620    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.701 f  clk_IBUF_BUFG_inst/O
                         net (fo=1166, routed)        1.387     9.087    PC_init/clk_IBUF_BUFG
    SLICE_X10Y63         FDCE                                         r  PC_init/Inst_code_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDCE (Prop_fdce_C_Q)         0.437     9.524 r  PC_init/Inst_code_reg[22]/Q
                         net (fo=128, routed)         1.109    10.633    REGS_ALU_init/REGS_init/Q[6]
    SLICE_X5Y58          LUT6 (Prop_lut6_I2_O)        0.105    10.738 r  REGS_ALU_init/REGS_init/i__carry_i_53/O
                         net (fo=1, routed)           0.000    10.738    REGS_ALU_init/REGS_init/i__carry_i_53_n_0
    SLICE_X5Y58          MUXF7 (Prop_muxf7_I1_O)      0.182    10.920 r  REGS_ALU_init/REGS_init/i__carry_i_18/O
                         net (fo=1, routed)           0.647    11.566    REGS_ALU_init/REGS_init/i__carry_i_18_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I1_O)        0.252    11.818 r  REGS_ALU_init/REGS_init/i__carry_i_3__0/O
                         net (fo=42, routed)          1.210    13.029    REGS_ALU_init/REGS_init/DI[1]
    SLICE_X8Y66          LUT4 (Prop_lut4_I0_O)        0.105    13.134 r  REGS_ALU_init/REGS_init/i__carry_i_8/O
                         net (fo=1, routed)           0.000    13.134    REGS_ALU_init/ALU_init/F0_inferred__5/i__carry__0_1[0]
    SLICE_X8Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    13.557 r  REGS_ALU_init/ALU_init/F0_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.557    REGS_ALU_init/ALU_init/F0_inferred__5/i__carry_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.657 r  REGS_ALU_init/ALU_init/F0_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.657    REGS_ALU_init/ALU_init/F0_inferred__5/i__carry__0_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.757 r  REGS_ALU_init/ALU_init/F0_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.757    REGS_ALU_init/ALU_init/F0_inferred__5/i__carry__1_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.857 r  REGS_ALU_init/ALU_init/F0_inferred__5/i__carry__2/CO[3]
                         net (fo=1, routed)           0.880    14.737    REGS_ALU_init/REGS_init/CO[0]
    SLICE_X9Y64          LUT6 (Prop_lut6_I3_O)        0.105    14.842 r  REGS_ALU_init/REGS_init/RAM_init_i_51/O
                         net (fo=1, routed)           0.000    14.842    PC_init/display_data_reg[0]
    SLICE_X9Y64          MUXF7 (Prop_muxf7_I1_O)      0.182    15.024 r  PC_init/RAM_init_i_6/O
                         net (fo=35, routed)          0.931    15.955    RAM_init/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_3_3/A0
    SLICE_X6Y64          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.552    16.507 r  RAM_init/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_3_3/SP/O
                         net (fo=2, routed)           0.589    17.097    PC_init/spo[3]
    SLICE_X1Y64          LUT5 (Prop_lut5_I2_O)        0.105    17.202 r  PC_init/REG_Files[0][3]_i_1/O
                         net (fo=32, routed)          1.037    18.238    REGS_ALU_init/REGS_init/D[3]
    SLICE_X4Y62          FDCE                                         r  REGS_ALU_init/REGS_init/REG_Files_reg[30][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.772    10.772 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.477 r  clk_IBUF_BUFG_inst/O
                         net (fo=1166, routed)        1.344    13.821    REGS_ALU_init/REGS_init/CLK
    SLICE_X4Y62          FDCE                                         r  REGS_ALU_init/REGS_init/REG_Files_reg[30][3]/C
                         clock pessimism              0.291    14.111    
                         clock uncertainty           -0.035    14.076    
    SLICE_X4Y62          FDCE (Setup_fdce_C_D)       -0.042    14.034    REGS_ALU_init/REGS_init/REG_Files_reg[30][3]
  -------------------------------------------------------------------
                         required time                         14.034    
                         arrival time                         -18.238    
  -------------------------------------------------------------------
                         slack                                 -4.204    

Slack (VIOLATED) :        -4.179ns  (required time - arrival time)
  Source:                 PC_init/Inst_code_reg[22]/C
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REGS_ALU_init/REGS_init/REG_Files_reg[20][18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - clk fall@5.000ns)
  Data Path Delay:        9.143ns  (logic 2.557ns (27.968%)  route 6.586ns (72.032%))
  Logic Levels:           12  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 RAMS64E=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.809ns = ( 13.809 - 10.000 ) 
    Source Clock Delay      (SCD):    4.087ns = ( 9.087 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.903     5.903 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.620    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.701 f  clk_IBUF_BUFG_inst/O
                         net (fo=1166, routed)        1.387     9.087    PC_init/clk_IBUF_BUFG
    SLICE_X10Y63         FDCE                                         r  PC_init/Inst_code_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDCE (Prop_fdce_C_Q)         0.437     9.524 r  PC_init/Inst_code_reg[22]/Q
                         net (fo=128, routed)         1.109    10.633    REGS_ALU_init/REGS_init/Q[6]
    SLICE_X5Y58          LUT6 (Prop_lut6_I2_O)        0.105    10.738 r  REGS_ALU_init/REGS_init/i__carry_i_53/O
                         net (fo=1, routed)           0.000    10.738    REGS_ALU_init/REGS_init/i__carry_i_53_n_0
    SLICE_X5Y58          MUXF7 (Prop_muxf7_I1_O)      0.182    10.920 r  REGS_ALU_init/REGS_init/i__carry_i_18/O
                         net (fo=1, routed)           0.647    11.566    REGS_ALU_init/REGS_init/i__carry_i_18_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I1_O)        0.252    11.818 r  REGS_ALU_init/REGS_init/i__carry_i_3__0/O
                         net (fo=42, routed)          1.210    13.029    REGS_ALU_init/REGS_init/DI[1]
    SLICE_X8Y66          LUT4 (Prop_lut4_I0_O)        0.105    13.134 r  REGS_ALU_init/REGS_init/i__carry_i_8/O
                         net (fo=1, routed)           0.000    13.134    REGS_ALU_init/ALU_init/F0_inferred__5/i__carry__0_1[0]
    SLICE_X8Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    13.557 r  REGS_ALU_init/ALU_init/F0_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.557    REGS_ALU_init/ALU_init/F0_inferred__5/i__carry_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.657 r  REGS_ALU_init/ALU_init/F0_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.657    REGS_ALU_init/ALU_init/F0_inferred__5/i__carry__0_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.757 r  REGS_ALU_init/ALU_init/F0_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.757    REGS_ALU_init/ALU_init/F0_inferred__5/i__carry__1_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.857 r  REGS_ALU_init/ALU_init/F0_inferred__5/i__carry__2/CO[3]
                         net (fo=1, routed)           0.880    14.737    REGS_ALU_init/REGS_init/CO[0]
    SLICE_X9Y64          LUT6 (Prop_lut6_I3_O)        0.105    14.842 r  REGS_ALU_init/REGS_init/RAM_init_i_51/O
                         net (fo=1, routed)           0.000    14.842    PC_init/display_data_reg[0]
    SLICE_X9Y64          MUXF7 (Prop_muxf7_I1_O)      0.182    15.024 r  PC_init/RAM_init_i_6/O
                         net (fo=35, routed)          1.020    16.044    RAM_init/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_18_18/A0
    SLICE_X10Y67         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.361    16.405 r  RAM_init/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_18_18/SP/O
                         net (fo=2, routed)           0.550    16.955    PC_init/spo[18]
    SLICE_X10Y73         LUT5 (Prop_lut5_I2_O)        0.105    17.060 r  PC_init/REG_Files[0][18]_i_1/O
                         net (fo=32, routed)          1.171    18.231    REGS_ALU_init/REGS_init/D[18]
    SLICE_X6Y75          FDCE                                         r  REGS_ALU_init/REGS_init/REG_Files_reg[20][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.772    10.772 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.477 r  clk_IBUF_BUFG_inst/O
                         net (fo=1166, routed)        1.332    13.809    REGS_ALU_init/REGS_init/CLK
    SLICE_X6Y75          FDCE                                         r  REGS_ALU_init/REGS_init/REG_Files_reg[20][18]/C
                         clock pessimism              0.291    14.099    
                         clock uncertainty           -0.035    14.064    
    SLICE_X6Y75          FDCE (Setup_fdce_C_D)       -0.012    14.052    REGS_ALU_init/REGS_init/REG_Files_reg[20][18]
  -------------------------------------------------------------------
                         required time                         14.052    
                         arrival time                         -18.231    
  -------------------------------------------------------------------
                         slack                                 -4.179    

Slack (VIOLATED) :        -4.165ns  (required time - arrival time)
  Source:                 PC_init/Inst_code_reg[22]/C
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REGS_ALU_init/REGS_init/REG_Files_reg[31][0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - clk fall@5.000ns)
  Data Path Delay:        9.096ns  (logic 2.448ns (26.912%)  route 6.648ns (73.088%))
  Logic Levels:           12  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 RAMS64E=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.823ns = ( 13.823 - 10.000 ) 
    Source Clock Delay      (SCD):    4.087ns = ( 9.087 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.903     5.903 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.620    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.701 f  clk_IBUF_BUFG_inst/O
                         net (fo=1166, routed)        1.387     9.087    PC_init/clk_IBUF_BUFG
    SLICE_X10Y63         FDCE                                         r  PC_init/Inst_code_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDCE (Prop_fdce_C_Q)         0.437     9.524 r  PC_init/Inst_code_reg[22]/Q
                         net (fo=128, routed)         1.109    10.633    REGS_ALU_init/REGS_init/Q[6]
    SLICE_X5Y58          LUT6 (Prop_lut6_I2_O)        0.105    10.738 r  REGS_ALU_init/REGS_init/i__carry_i_53/O
                         net (fo=1, routed)           0.000    10.738    REGS_ALU_init/REGS_init/i__carry_i_53_n_0
    SLICE_X5Y58          MUXF7 (Prop_muxf7_I1_O)      0.182    10.920 r  REGS_ALU_init/REGS_init/i__carry_i_18/O
                         net (fo=1, routed)           0.647    11.566    REGS_ALU_init/REGS_init/i__carry_i_18_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I1_O)        0.252    11.818 r  REGS_ALU_init/REGS_init/i__carry_i_3__0/O
                         net (fo=42, routed)          1.210    13.029    REGS_ALU_init/REGS_init/DI[1]
    SLICE_X8Y66          LUT4 (Prop_lut4_I0_O)        0.105    13.134 r  REGS_ALU_init/REGS_init/i__carry_i_8/O
                         net (fo=1, routed)           0.000    13.134    REGS_ALU_init/ALU_init/F0_inferred__5/i__carry__0_1[0]
    SLICE_X8Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    13.557 r  REGS_ALU_init/ALU_init/F0_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.557    REGS_ALU_init/ALU_init/F0_inferred__5/i__carry_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.657 r  REGS_ALU_init/ALU_init/F0_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.657    REGS_ALU_init/ALU_init/F0_inferred__5/i__carry__0_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.757 r  REGS_ALU_init/ALU_init/F0_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.757    REGS_ALU_init/ALU_init/F0_inferred__5/i__carry__1_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.857 r  REGS_ALU_init/ALU_init/F0_inferred__5/i__carry__2/CO[3]
                         net (fo=1, routed)           0.880    14.737    REGS_ALU_init/REGS_init/CO[0]
    SLICE_X9Y64          LUT6 (Prop_lut6_I3_O)        0.105    14.842 r  REGS_ALU_init/REGS_init/RAM_init_i_51/O
                         net (fo=1, routed)           0.000    14.842    PC_init/display_data_reg[0]
    SLICE_X9Y64          MUXF7 (Prop_muxf7_I1_O)      0.182    15.024 r  PC_init/RAM_init_i_6/O
                         net (fo=35, routed)          1.139    16.163    RAM_init/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_0_0/A0
    SLICE_X10Y68         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.252    16.415 r  RAM_init/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_0_0/SP/O
                         net (fo=2, routed)           0.546    16.961    PC_init/spo[0]
    SLICE_X8Y61          LUT5 (Prop_lut5_I2_O)        0.105    17.066 r  PC_init/REG_Files[0][0]_i_1/O
                         net (fo=32, routed)          1.118    18.183    REGS_ALU_init/REGS_init/D[0]
    SLICE_X7Y59          FDCE                                         r  REGS_ALU_init/REGS_init/REG_Files_reg[31][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.772    10.772 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.477 r  clk_IBUF_BUFG_inst/O
                         net (fo=1166, routed)        1.346    13.823    REGS_ALU_init/REGS_init/CLK
    SLICE_X7Y59          FDCE                                         r  REGS_ALU_init/REGS_init/REG_Files_reg[31][0]/C
                         clock pessimism              0.291    14.113    
                         clock uncertainty           -0.035    14.078    
    SLICE_X7Y59          FDCE (Setup_fdce_C_D)       -0.059    14.019    REGS_ALU_init/REGS_init/REG_Files_reg[31][0]
  -------------------------------------------------------------------
                         required time                         14.019    
                         arrival time                         -18.183    
  -------------------------------------------------------------------
                         slack                                 -4.165    

Slack (VIOLATED) :        -4.156ns  (required time - arrival time)
  Source:                 PC_init/Inst_code_reg[22]/C
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REGS_ALU_init/REGS_init/REG_Files_reg[24][19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - clk fall@5.000ns)
  Data Path Delay:        9.084ns  (logic 2.548ns (28.051%)  route 6.536ns (71.949%))
  Logic Levels:           12  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 RAMS64E=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.820ns = ( 13.820 - 10.000 ) 
    Source Clock Delay      (SCD):    4.087ns = ( 9.087 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.903     5.903 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.620    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.701 f  clk_IBUF_BUFG_inst/O
                         net (fo=1166, routed)        1.387     9.087    PC_init/clk_IBUF_BUFG
    SLICE_X10Y63         FDCE                                         r  PC_init/Inst_code_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDCE (Prop_fdce_C_Q)         0.437     9.524 r  PC_init/Inst_code_reg[22]/Q
                         net (fo=128, routed)         1.109    10.633    REGS_ALU_init/REGS_init/Q[6]
    SLICE_X5Y58          LUT6 (Prop_lut6_I2_O)        0.105    10.738 r  REGS_ALU_init/REGS_init/i__carry_i_53/O
                         net (fo=1, routed)           0.000    10.738    REGS_ALU_init/REGS_init/i__carry_i_53_n_0
    SLICE_X5Y58          MUXF7 (Prop_muxf7_I1_O)      0.182    10.920 r  REGS_ALU_init/REGS_init/i__carry_i_18/O
                         net (fo=1, routed)           0.647    11.566    REGS_ALU_init/REGS_init/i__carry_i_18_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I1_O)        0.252    11.818 r  REGS_ALU_init/REGS_init/i__carry_i_3__0/O
                         net (fo=42, routed)          1.210    13.029    REGS_ALU_init/REGS_init/DI[1]
    SLICE_X8Y66          LUT4 (Prop_lut4_I0_O)        0.105    13.134 r  REGS_ALU_init/REGS_init/i__carry_i_8/O
                         net (fo=1, routed)           0.000    13.134    REGS_ALU_init/ALU_init/F0_inferred__5/i__carry__0_1[0]
    SLICE_X8Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    13.557 r  REGS_ALU_init/ALU_init/F0_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.557    REGS_ALU_init/ALU_init/F0_inferred__5/i__carry_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.657 r  REGS_ALU_init/ALU_init/F0_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.657    REGS_ALU_init/ALU_init/F0_inferred__5/i__carry__0_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.757 r  REGS_ALU_init/ALU_init/F0_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.757    REGS_ALU_init/ALU_init/F0_inferred__5/i__carry__1_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.857 r  REGS_ALU_init/ALU_init/F0_inferred__5/i__carry__2/CO[3]
                         net (fo=1, routed)           0.880    14.737    REGS_ALU_init/REGS_init/CO[0]
    SLICE_X9Y64          LUT6 (Prop_lut6_I3_O)        0.105    14.842 r  REGS_ALU_init/REGS_init/RAM_init_i_51/O
                         net (fo=1, routed)           0.000    14.842    PC_init/display_data_reg[0]
    SLICE_X9Y64          MUXF7 (Prop_muxf7_I1_O)      0.182    15.024 r  PC_init/RAM_init_i_6/O
                         net (fo=35, routed)          1.020    16.044    RAM_init/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_19_19/A0
    SLICE_X10Y67         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.352    16.396 r  RAM_init/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_19_19/SP/O
                         net (fo=2, routed)           0.627    17.023    PC_init/spo[19]
    SLICE_X2Y66          LUT5 (Prop_lut5_I2_O)        0.105    17.128 r  PC_init/REG_Files[0][19]_i_1/O
                         net (fo=32, routed)          1.044    18.172    REGS_ALU_init/REGS_init/D[19]
    SLICE_X4Y63          FDCE                                         r  REGS_ALU_init/REGS_init/REG_Files_reg[24][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.772    10.772 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.477 r  clk_IBUF_BUFG_inst/O
                         net (fo=1166, routed)        1.343    13.820    REGS_ALU_init/REGS_init/CLK
    SLICE_X4Y63          FDCE                                         r  REGS_ALU_init/REGS_init/REG_Files_reg[24][19]/C
                         clock pessimism              0.291    14.110    
                         clock uncertainty           -0.035    14.075    
    SLICE_X4Y63          FDCE (Setup_fdce_C_D)       -0.059    14.016    REGS_ALU_init/REGS_init/REG_Files_reg[24][19]
  -------------------------------------------------------------------
                         required time                         14.016    
                         arrival time                         -18.172    
  -------------------------------------------------------------------
                         slack                                 -4.156    

Slack (VIOLATED) :        -4.156ns  (required time - arrival time)
  Source:                 PC_init/Inst_code_reg[22]/C
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REGS_ALU_init/REGS_init/REG_Files_reg[26][19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - clk fall@5.000ns)
  Data Path Delay:        9.084ns  (logic 2.548ns (28.051%)  route 6.536ns (71.949%))
  Logic Levels:           12  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 RAMS64E=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.820ns = ( 13.820 - 10.000 ) 
    Source Clock Delay      (SCD):    4.087ns = ( 9.087 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.903     5.903 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.620    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.701 f  clk_IBUF_BUFG_inst/O
                         net (fo=1166, routed)        1.387     9.087    PC_init/clk_IBUF_BUFG
    SLICE_X10Y63         FDCE                                         r  PC_init/Inst_code_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDCE (Prop_fdce_C_Q)         0.437     9.524 r  PC_init/Inst_code_reg[22]/Q
                         net (fo=128, routed)         1.109    10.633    REGS_ALU_init/REGS_init/Q[6]
    SLICE_X5Y58          LUT6 (Prop_lut6_I2_O)        0.105    10.738 r  REGS_ALU_init/REGS_init/i__carry_i_53/O
                         net (fo=1, routed)           0.000    10.738    REGS_ALU_init/REGS_init/i__carry_i_53_n_0
    SLICE_X5Y58          MUXF7 (Prop_muxf7_I1_O)      0.182    10.920 r  REGS_ALU_init/REGS_init/i__carry_i_18/O
                         net (fo=1, routed)           0.647    11.566    REGS_ALU_init/REGS_init/i__carry_i_18_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I1_O)        0.252    11.818 r  REGS_ALU_init/REGS_init/i__carry_i_3__0/O
                         net (fo=42, routed)          1.210    13.029    REGS_ALU_init/REGS_init/DI[1]
    SLICE_X8Y66          LUT4 (Prop_lut4_I0_O)        0.105    13.134 r  REGS_ALU_init/REGS_init/i__carry_i_8/O
                         net (fo=1, routed)           0.000    13.134    REGS_ALU_init/ALU_init/F0_inferred__5/i__carry__0_1[0]
    SLICE_X8Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    13.557 r  REGS_ALU_init/ALU_init/F0_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.557    REGS_ALU_init/ALU_init/F0_inferred__5/i__carry_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.657 r  REGS_ALU_init/ALU_init/F0_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.657    REGS_ALU_init/ALU_init/F0_inferred__5/i__carry__0_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.757 r  REGS_ALU_init/ALU_init/F0_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.757    REGS_ALU_init/ALU_init/F0_inferred__5/i__carry__1_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.857 r  REGS_ALU_init/ALU_init/F0_inferred__5/i__carry__2/CO[3]
                         net (fo=1, routed)           0.880    14.737    REGS_ALU_init/REGS_init/CO[0]
    SLICE_X9Y64          LUT6 (Prop_lut6_I3_O)        0.105    14.842 r  REGS_ALU_init/REGS_init/RAM_init_i_51/O
                         net (fo=1, routed)           0.000    14.842    PC_init/display_data_reg[0]
    SLICE_X9Y64          MUXF7 (Prop_muxf7_I1_O)      0.182    15.024 r  PC_init/RAM_init_i_6/O
                         net (fo=35, routed)          1.020    16.044    RAM_init/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_19_19/A0
    SLICE_X10Y67         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.352    16.396 r  RAM_init/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_19_19/SP/O
                         net (fo=2, routed)           0.627    17.023    PC_init/spo[19]
    SLICE_X2Y66          LUT5 (Prop_lut5_I2_O)        0.105    17.128 r  PC_init/REG_Files[0][19]_i_1/O
                         net (fo=32, routed)          1.044    18.172    REGS_ALU_init/REGS_init/D[19]
    SLICE_X5Y63          FDCE                                         r  REGS_ALU_init/REGS_init/REG_Files_reg[26][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.772    10.772 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.477 r  clk_IBUF_BUFG_inst/O
                         net (fo=1166, routed)        1.343    13.820    REGS_ALU_init/REGS_init/CLK
    SLICE_X5Y63          FDCE                                         r  REGS_ALU_init/REGS_init/REG_Files_reg[26][19]/C
                         clock pessimism              0.291    14.110    
                         clock uncertainty           -0.035    14.075    
    SLICE_X5Y63          FDCE (Setup_fdce_C_D)       -0.059    14.016    REGS_ALU_init/REGS_init/REG_Files_reg[26][19]
  -------------------------------------------------------------------
                         required time                         14.016    
                         arrival time                         -18.172    
  -------------------------------------------------------------------
                         slack                                 -4.156    

Slack (VIOLATED) :        -4.142ns  (required time - arrival time)
  Source:                 PC_init/Inst_code_reg[22]/C
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REGS_ALU_init/REGS_init/REG_Files_reg[15][6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - clk fall@5.000ns)
  Data Path Delay:        9.055ns  (logic 2.448ns (27.034%)  route 6.607ns (72.966%))
  Logic Levels:           12  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 RAMS64E=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.756ns = ( 13.756 - 10.000 ) 
    Source Clock Delay      (SCD):    4.087ns = ( 9.087 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.903     5.903 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.620    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.701 f  clk_IBUF_BUFG_inst/O
                         net (fo=1166, routed)        1.387     9.087    PC_init/clk_IBUF_BUFG
    SLICE_X10Y63         FDCE                                         r  PC_init/Inst_code_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDCE (Prop_fdce_C_Q)         0.437     9.524 r  PC_init/Inst_code_reg[22]/Q
                         net (fo=128, routed)         1.109    10.633    REGS_ALU_init/REGS_init/Q[6]
    SLICE_X5Y58          LUT6 (Prop_lut6_I2_O)        0.105    10.738 r  REGS_ALU_init/REGS_init/i__carry_i_53/O
                         net (fo=1, routed)           0.000    10.738    REGS_ALU_init/REGS_init/i__carry_i_53_n_0
    SLICE_X5Y58          MUXF7 (Prop_muxf7_I1_O)      0.182    10.920 r  REGS_ALU_init/REGS_init/i__carry_i_18/O
                         net (fo=1, routed)           0.647    11.566    REGS_ALU_init/REGS_init/i__carry_i_18_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I1_O)        0.252    11.818 r  REGS_ALU_init/REGS_init/i__carry_i_3__0/O
                         net (fo=42, routed)          1.210    13.029    REGS_ALU_init/REGS_init/DI[1]
    SLICE_X8Y66          LUT4 (Prop_lut4_I0_O)        0.105    13.134 r  REGS_ALU_init/REGS_init/i__carry_i_8/O
                         net (fo=1, routed)           0.000    13.134    REGS_ALU_init/ALU_init/F0_inferred__5/i__carry__0_1[0]
    SLICE_X8Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    13.557 r  REGS_ALU_init/ALU_init/F0_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.557    REGS_ALU_init/ALU_init/F0_inferred__5/i__carry_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.657 r  REGS_ALU_init/ALU_init/F0_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.657    REGS_ALU_init/ALU_init/F0_inferred__5/i__carry__0_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.757 r  REGS_ALU_init/ALU_init/F0_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.757    REGS_ALU_init/ALU_init/F0_inferred__5/i__carry__1_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.857 r  REGS_ALU_init/ALU_init/F0_inferred__5/i__carry__2/CO[3]
                         net (fo=1, routed)           0.880    14.737    REGS_ALU_init/REGS_init/CO[0]
    SLICE_X9Y64          LUT6 (Prop_lut6_I3_O)        0.105    14.842 r  REGS_ALU_init/REGS_init/RAM_init_i_51/O
                         net (fo=1, routed)           0.000    14.842    PC_init/display_data_reg[0]
    SLICE_X9Y64          MUXF7 (Prop_muxf7_I1_O)      0.182    15.024 r  PC_init/RAM_init_i_6/O
                         net (fo=35, routed)          1.239    16.263    RAM_init/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_6_6/A0
    SLICE_X14Y67         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.252    16.515 r  RAM_init/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_6_6/SP/O
                         net (fo=2, routed)           0.407    16.922    PC_init/spo[6]
    SLICE_X15Y67         LUT5 (Prop_lut5_I2_O)        0.105    17.027 r  PC_init/REG_Files[0][6]_i_1/O
                         net (fo=32, routed)          1.116    18.143    REGS_ALU_init/REGS_init/D[6]
    SLICE_X11Y58         FDCE                                         r  REGS_ALU_init/REGS_init/REG_Files_reg[15][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.772    10.772 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.477 r  clk_IBUF_BUFG_inst/O
                         net (fo=1166, routed)        1.279    13.756    REGS_ALU_init/REGS_init/CLK
    SLICE_X11Y58         FDCE                                         r  REGS_ALU_init/REGS_init/REG_Files_reg[15][6]/C
                         clock pessimism              0.308    14.063    
                         clock uncertainty           -0.035    14.028    
    SLICE_X11Y58         FDCE (Setup_fdce_C_D)       -0.027    14.001    REGS_ALU_init/REGS_init/REG_Files_reg[15][6]
  -------------------------------------------------------------------
                         required time                         14.001    
                         arrival time                         -18.143    
  -------------------------------------------------------------------
                         slack                                 -4.142    

Slack (VIOLATED) :        -4.141ns  (required time - arrival time)
  Source:                 REGS_ALU_init/REGS_init/REG_Files_reg[29][29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_init/PC_reg[26]/D
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        9.086ns  (logic 2.150ns (23.662%)  route 6.936ns (76.338%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 8.812 - 5.000 ) 
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.903     0.903 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.620    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.701 r  clk_IBUF_BUFG_inst/O
                         net (fo=1166, routed)        1.457     4.157    REGS_ALU_init/REGS_init/CLK
    SLICE_X6Y57          FDCE                                         r  REGS_ALU_init/REGS_init/REG_Files_reg[29][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDCE (Prop_fdce_C_Q)         0.398     4.555 f  REGS_ALU_init/REGS_init/REG_Files_reg[29][29]/Q
                         net (fo=2, routed)           1.287     5.842    REGS_ALU_init/REGS_init/REG_Files_reg[29]_29[29]
    SLICE_X7Y64          LUT6 (Prop_lut6_I3_O)        0.232     6.074 f  REGS_ALU_init/REGS_init/i__carry__6_i_46/O
                         net (fo=1, routed)           0.000     6.074    REGS_ALU_init/REGS_init/i__carry__6_i_46_n_0
    SLICE_X7Y64          MUXF7 (Prop_muxf7_I1_O)      0.182     6.256 f  REGS_ALU_init/REGS_init/i__carry__6_i_17/O
                         net (fo=1, routed)           0.466     6.722    REGS_ALU_init/REGS_init/i__carry__6_i_17_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I0_O)        0.252     6.974 f  REGS_ALU_init/REGS_init/i__carry__6_i_3/O
                         net (fo=9, routed)           0.708     7.682    REGS_ALU_init/REGS_init/Inst_code_reg[25]_6[1]
    SLICE_X4Y68          LUT3 (Prop_lut3_I1_O)        0.105     7.787 f  REGS_ALU_init/REGS_init/RAM_init_i_452/O
                         net (fo=1, routed)           0.942     8.729    REGS_ALU_init/REGS_init/RAM_init_i_452_n_0
    SLICE_X5Y67          LUT6 (Prop_lut6_I2_O)        0.105     8.834 r  REGS_ALU_init/REGS_init/RAM_init_i_181/O
                         net (fo=32, routed)          0.907     9.741    REGS_ALU_init/REGS_init/RAM_init_i_455_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.105     9.846 r  REGS_ALU_init/REGS_init/REG_Files[0][10]_i_4/O
                         net (fo=1, routed)           0.000     9.846    PC_init/display_data_reg[10]
    SLICE_X3Y65          MUXF7 (Prop_muxf7_I1_O)      0.206    10.052 r  PC_init/REG_Files_reg[0][10]_i_2/O
                         net (fo=3, routed)           0.767    10.819    PC_init/REG_Files_reg[0][10]_i_2_n_0
    SLICE_X3Y68          LUT4 (Prop_lut4_I0_O)        0.250    11.069 r  PC_init/PC[31]_i_9/O
                         net (fo=2, routed)           0.855    11.923    PC_init/PC[31]_i_9_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I0_O)        0.105    12.028 r  PC_init/PC[31]_i_6/O
                         net (fo=1, routed)           0.453    12.481    PC_init/PC[31]_i_6_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I2_O)        0.105    12.586 r  PC_init/PC[31]_i_3/O
                         net (fo=32, routed)          0.553    13.139    PC_init/PC_s[1]
    SLICE_X0Y73          LUT5 (Prop_lut5_I3_O)        0.105    13.244 r  PC_init/PC[26]_i_1/O
                         net (fo=1, routed)           0.000    13.244    PC_init/PC[26]_i_1_n_0
    SLICE_X0Y73          FDCE                                         r  PC_init/PC_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.772     5.772 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628     7.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.477 f  clk_IBUF_BUFG_inst/O
                         net (fo=1166, routed)        1.335     8.812    PC_init/clk_IBUF_BUFG
    SLICE_X0Y73          FDCE                                         r  PC_init/PC_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.291     9.102    
                         clock uncertainty           -0.035     9.067    
    SLICE_X0Y73          FDCE (Setup_fdce_C_D)        0.036     9.103    PC_init/PC_reg[26]
  -------------------------------------------------------------------
                         required time                          9.103    
                         arrival time                         -13.244    
  -------------------------------------------------------------------
                         slack                                 -4.141    

Slack (VIOLATED) :        -4.135ns  (required time - arrival time)
  Source:                 REGS_ALU_init/REGS_init/REG_Files_reg[29][29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_init/PC_reg[31]/D
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        9.082ns  (logic 2.150ns (23.673%)  route 6.932ns (76.327%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.812ns = ( 8.812 - 5.000 ) 
    Source Clock Delay      (SCD):    4.157ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.903     0.903 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     2.620    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.701 r  clk_IBUF_BUFG_inst/O
                         net (fo=1166, routed)        1.457     4.157    REGS_ALU_init/REGS_init/CLK
    SLICE_X6Y57          FDCE                                         r  REGS_ALU_init/REGS_init/REG_Files_reg[29][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDCE (Prop_fdce_C_Q)         0.398     4.555 f  REGS_ALU_init/REGS_init/REG_Files_reg[29][29]/Q
                         net (fo=2, routed)           1.287     5.842    REGS_ALU_init/REGS_init/REG_Files_reg[29]_29[29]
    SLICE_X7Y64          LUT6 (Prop_lut6_I3_O)        0.232     6.074 f  REGS_ALU_init/REGS_init/i__carry__6_i_46/O
                         net (fo=1, routed)           0.000     6.074    REGS_ALU_init/REGS_init/i__carry__6_i_46_n_0
    SLICE_X7Y64          MUXF7 (Prop_muxf7_I1_O)      0.182     6.256 f  REGS_ALU_init/REGS_init/i__carry__6_i_17/O
                         net (fo=1, routed)           0.466     6.722    REGS_ALU_init/REGS_init/i__carry__6_i_17_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I0_O)        0.252     6.974 f  REGS_ALU_init/REGS_init/i__carry__6_i_3/O
                         net (fo=9, routed)           0.708     7.682    REGS_ALU_init/REGS_init/Inst_code_reg[25]_6[1]
    SLICE_X4Y68          LUT3 (Prop_lut3_I1_O)        0.105     7.787 f  REGS_ALU_init/REGS_init/RAM_init_i_452/O
                         net (fo=1, routed)           0.942     8.729    REGS_ALU_init/REGS_init/RAM_init_i_452_n_0
    SLICE_X5Y67          LUT6 (Prop_lut6_I2_O)        0.105     8.834 r  REGS_ALU_init/REGS_init/RAM_init_i_181/O
                         net (fo=32, routed)          0.907     9.741    REGS_ALU_init/REGS_init/RAM_init_i_455_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.105     9.846 r  REGS_ALU_init/REGS_init/REG_Files[0][10]_i_4/O
                         net (fo=1, routed)           0.000     9.846    PC_init/display_data_reg[10]
    SLICE_X3Y65          MUXF7 (Prop_muxf7_I1_O)      0.206    10.052 r  PC_init/REG_Files_reg[0][10]_i_2/O
                         net (fo=3, routed)           0.767    10.819    PC_init/REG_Files_reg[0][10]_i_2_n_0
    SLICE_X3Y68          LUT4 (Prop_lut4_I0_O)        0.250    11.069 r  PC_init/PC[31]_i_9/O
                         net (fo=2, routed)           0.855    11.923    PC_init/PC[31]_i_9_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I0_O)        0.105    12.028 r  PC_init/PC[31]_i_6/O
                         net (fo=1, routed)           0.453    12.481    PC_init/PC[31]_i_6_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I2_O)        0.105    12.586 r  PC_init/PC[31]_i_3/O
                         net (fo=32, routed)          0.548    13.134    PC_init/PC_s[1]
    SLICE_X0Y73          LUT5 (Prop_lut5_I3_O)        0.105    13.239 r  PC_init/PC[31]_i_1/O
                         net (fo=1, routed)           0.000    13.239    PC_init/PC[31]_i_1_n_0
    SLICE_X0Y73          FDCE                                         r  PC_init/PC_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.772     5.772 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628     7.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.477 f  clk_IBUF_BUFG_inst/O
                         net (fo=1166, routed)        1.335     8.812    PC_init/clk_IBUF_BUFG
    SLICE_X0Y73          FDCE                                         r  PC_init/PC_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.291     9.102    
                         clock uncertainty           -0.035     9.067    
    SLICE_X0Y73          FDCE (Setup_fdce_C_D)        0.037     9.104    PC_init/PC_reg[31]
  -------------------------------------------------------------------
                         required time                          9.104    
                         arrival time                         -13.239    
  -------------------------------------------------------------------
                         slack                                 -4.135    

Slack (VIOLATED) :        -4.121ns  (required time - arrival time)
  Source:                 PC_init/Inst_code_reg[22]/C
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REGS_ALU_init/REGS_init/REG_Files_reg[16][0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - clk fall@5.000ns)
  Data Path Delay:        9.078ns  (logic 2.448ns (26.966%)  route 6.630ns (73.034%))
  Logic Levels:           12  (CARRY4=4 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 RAMS64E=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.823ns = ( 13.823 - 10.000 ) 
    Source Clock Delay      (SCD):    4.087ns = ( 9.087 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.903     5.903 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.717     7.620    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.701 f  clk_IBUF_BUFG_inst/O
                         net (fo=1166, routed)        1.387     9.087    PC_init/clk_IBUF_BUFG
    SLICE_X10Y63         FDCE                                         r  PC_init/Inst_code_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDCE (Prop_fdce_C_Q)         0.437     9.524 r  PC_init/Inst_code_reg[22]/Q
                         net (fo=128, routed)         1.109    10.633    REGS_ALU_init/REGS_init/Q[6]
    SLICE_X5Y58          LUT6 (Prop_lut6_I2_O)        0.105    10.738 r  REGS_ALU_init/REGS_init/i__carry_i_53/O
                         net (fo=1, routed)           0.000    10.738    REGS_ALU_init/REGS_init/i__carry_i_53_n_0
    SLICE_X5Y58          MUXF7 (Prop_muxf7_I1_O)      0.182    10.920 r  REGS_ALU_init/REGS_init/i__carry_i_18/O
                         net (fo=1, routed)           0.647    11.566    REGS_ALU_init/REGS_init/i__carry_i_18_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I1_O)        0.252    11.818 r  REGS_ALU_init/REGS_init/i__carry_i_3__0/O
                         net (fo=42, routed)          1.210    13.029    REGS_ALU_init/REGS_init/DI[1]
    SLICE_X8Y66          LUT4 (Prop_lut4_I0_O)        0.105    13.134 r  REGS_ALU_init/REGS_init/i__carry_i_8/O
                         net (fo=1, routed)           0.000    13.134    REGS_ALU_init/ALU_init/F0_inferred__5/i__carry__0_1[0]
    SLICE_X8Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    13.557 r  REGS_ALU_init/ALU_init/F0_inferred__5/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.557    REGS_ALU_init/ALU_init/F0_inferred__5/i__carry_n_0
    SLICE_X8Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.657 r  REGS_ALU_init/ALU_init/F0_inferred__5/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.657    REGS_ALU_init/ALU_init/F0_inferred__5/i__carry__0_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.757 r  REGS_ALU_init/ALU_init/F0_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.757    REGS_ALU_init/ALU_init/F0_inferred__5/i__carry__1_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.857 r  REGS_ALU_init/ALU_init/F0_inferred__5/i__carry__2/CO[3]
                         net (fo=1, routed)           0.880    14.737    REGS_ALU_init/REGS_init/CO[0]
    SLICE_X9Y64          LUT6 (Prop_lut6_I3_O)        0.105    14.842 r  REGS_ALU_init/REGS_init/RAM_init_i_51/O
                         net (fo=1, routed)           0.000    14.842    PC_init/display_data_reg[0]
    SLICE_X9Y64          MUXF7 (Prop_muxf7_I1_O)      0.182    15.024 r  PC_init/RAM_init_i_6/O
                         net (fo=35, routed)          1.139    16.163    RAM_init/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_0_0/A0
    SLICE_X10Y68         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.252    16.415 r  RAM_init/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_0_0/SP/O
                         net (fo=2, routed)           0.546    16.961    PC_init/spo[0]
    SLICE_X8Y61          LUT5 (Prop_lut5_I2_O)        0.105    17.066 r  PC_init/REG_Files[0][0]_i_1/O
                         net (fo=32, routed)          1.100    18.165    REGS_ALU_init/REGS_init/D[0]
    SLICE_X6Y59          FDCE                                         r  REGS_ALU_init/REGS_init/REG_Files_reg[16][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.772    10.772 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.400    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.477 r  clk_IBUF_BUFG_inst/O
                         net (fo=1166, routed)        1.346    13.823    REGS_ALU_init/REGS_init/CLK
    SLICE_X6Y59          FDCE                                         r  REGS_ALU_init/REGS_init/REG_Files_reg[16][0]/C
                         clock pessimism              0.291    14.113    
                         clock uncertainty           -0.035    14.078    
    SLICE_X6Y59          FDCE (Setup_fdce_C_D)       -0.033    14.045    REGS_ALU_init/REGS_init/REG_Files_reg[16][0]
  -------------------------------------------------------------------
                         required time                         14.045    
                         arrival time                         -18.165    
  -------------------------------------------------------------------
                         slack                                 -4.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Display_init/which_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_init/which_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@5.000ns - clk fall@5.000ns)
  Data Path Delay:        0.326ns  (logic 0.232ns (71.207%)  route 0.094ns (28.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 6.980 - 5.000 ) 
    Source Clock Delay      (SCD):    1.462ns = ( 6.462 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     5.199 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.844    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.870 f  clk_IBUF_BUFG_inst/O
                         net (fo=1166, routed)        0.593     6.462    Display_init/clk_IBUF_BUFG
    SLICE_X1Y116         FDRE                                         r  Display_init/which_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.133     6.595 r  Display_init/which_reg[1]/Q
                         net (fo=11, routed)          0.094     6.689    Display_init/which_OBUF[1]
    SLICE_X1Y116         LUT6 (Prop_lut6_I1_O)        0.099     6.788 r  Display_init/which[2]_i_1/O
                         net (fo=1, routed)           0.000     6.788    Display_init/which[2]_i_1_n_0
    SLICE_X1Y116         FDRE                                         r  Display_init/which_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.388     5.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.087    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.116 f  clk_IBUF_BUFG_inst/O
                         net (fo=1166, routed)        0.864     6.980    Display_init/clk_IBUF_BUFG
    SLICE_X1Y116         FDRE                                         r  Display_init/which_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.517     6.462    
    SLICE_X1Y116         FDRE (Hold_fdre_C_D)         0.099     6.561    Display_init/which_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.561    
                         arrival time                           6.788    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Display_init/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_init/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.183ns (49.461%)  route 0.187ns (50.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.844    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=1166, routed)        0.593     1.462    Display_init/clk_IBUF_BUFG
    SLICE_X0Y116         FDRE                                         r  Display_init/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  Display_init/count_reg[1]/Q
                         net (fo=5, routed)           0.187     1.790    Display_init/count[1]
    SLICE_X0Y116         LUT3 (Prop_lut3_I1_O)        0.042     1.832 r  Display_init/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.832    Display_init/count[2]_i_1_n_0
    SLICE_X0Y116         FDRE                                         r  Display_init/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.087    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.116 r  clk_IBUF_BUFG_inst/O
                         net (fo=1166, routed)        0.864     1.980    Display_init/clk_IBUF_BUFG
    SLICE_X0Y116         FDRE                                         r  Display_init/count_reg[2]/C
                         clock pessimism             -0.517     1.462    
    SLICE_X0Y116         FDRE (Hold_fdre_C_D)         0.107     1.569    Display_init/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 PC_init/PC_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_init/PC_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@5.000ns - clk fall@5.000ns)
  Data Path Delay:        0.365ns  (logic 0.191ns (52.344%)  route 0.174ns (47.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 6.980 - 5.000 ) 
    Source Clock Delay      (SCD):    1.463ns = ( 6.463 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     5.199 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.844    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.870 f  clk_IBUF_BUFG_inst/O
                         net (fo=1166, routed)        0.594     6.463    PC_init/clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  PC_init/PC_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.146     6.609 r  PC_init/PC_reg[0]/Q
                         net (fo=3, routed)           0.174     6.783    PC_init/PC__0[0]
    SLICE_X0Y77          LUT4 (Prop_lut4_I3_O)        0.045     6.828 r  PC_init/PC[0]_i_1/O
                         net (fo=1, routed)           0.000     6.828    PC_init/PC[0]_i_1_n_0
    SLICE_X0Y77          FDCE                                         r  PC_init/PC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.388     5.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.087    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.116 f  clk_IBUF_BUFG_inst/O
                         net (fo=1166, routed)        0.864     6.980    PC_init/clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  PC_init/PC_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.517     6.463    
    SLICE_X0Y77          FDCE (Hold_fdce_C_D)         0.099     6.562    PC_init/PC_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.562    
                         arrival time                           6.828    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Display_init/which_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_init/which_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@5.000ns - clk fall@5.000ns)
  Data Path Delay:        0.381ns  (logic 0.188ns (49.300%)  route 0.193ns (50.700%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 6.980 - 5.000 ) 
    Source Clock Delay      (SCD):    1.462ns = ( 6.462 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     5.199 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.844    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.870 f  clk_IBUF_BUFG_inst/O
                         net (fo=1166, routed)        0.593     6.462    Display_init/clk_IBUF_BUFG
    SLICE_X1Y116         FDRE                                         r  Display_init/which_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.146     6.608 r  Display_init/which_reg[0]/Q
                         net (fo=12, routed)          0.193     6.802    Display_init/which_OBUF[0]
    SLICE_X1Y116         LUT5 (Prop_lut5_I0_O)        0.042     6.844 r  Display_init/which[1]_i_1/O
                         net (fo=1, routed)           0.000     6.844    Display_init/which[1]_i_1_n_0
    SLICE_X1Y116         FDRE                                         r  Display_init/which_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.388     5.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.087    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.116 f  clk_IBUF_BUFG_inst/O
                         net (fo=1166, routed)        0.864     6.980    Display_init/clk_IBUF_BUFG
    SLICE_X1Y116         FDRE                                         r  Display_init/which_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.517     6.462    
    SLICE_X1Y116         FDRE (Hold_fdre_C_D)         0.114     6.576    Display_init/which_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.576    
                         arrival time                           6.844    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 Display_init/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_init/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.867%)  route 0.187ns (50.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.844    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=1166, routed)        0.593     1.462    Display_init/clk_IBUF_BUFG
    SLICE_X0Y116         FDRE                                         r  Display_init/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  Display_init/count_reg[1]/Q
                         net (fo=5, routed)           0.187     1.790    Display_init/count[1]
    SLICE_X0Y116         LUT2 (Prop_lut2_I1_O)        0.045     1.835 r  Display_init/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.835    Display_init/count[1]_i_1_n_0
    SLICE_X0Y116         FDRE                                         r  Display_init/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.087    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.116 r  clk_IBUF_BUFG_inst/O
                         net (fo=1166, routed)        0.864     1.980    Display_init/clk_IBUF_BUFG
    SLICE_X0Y116         FDRE                                         r  Display_init/count_reg[1]/C
                         clock pessimism             -0.517     1.462    
    SLICE_X0Y116         FDRE (Hold_fdre_C_D)         0.091     1.553    Display_init/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 Display_init/which_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_init/which_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@5.000ns - clk fall@5.000ns)
  Data Path Delay:        0.384ns  (logic 0.191ns (49.696%)  route 0.193ns (50.304%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 6.980 - 5.000 ) 
    Source Clock Delay      (SCD):    1.462ns = ( 6.462 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     5.199 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.844    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.870 f  clk_IBUF_BUFG_inst/O
                         net (fo=1166, routed)        0.593     6.462    Display_init/clk_IBUF_BUFG
    SLICE_X1Y116         FDRE                                         r  Display_init/which_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDRE (Prop_fdre_C_Q)         0.146     6.608 r  Display_init/which_reg[0]/Q
                         net (fo=12, routed)          0.193     6.802    Display_init/which_OBUF[0]
    SLICE_X1Y116         LUT4 (Prop_lut4_I3_O)        0.045     6.847 r  Display_init/which[0]_i_1/O
                         net (fo=1, routed)           0.000     6.847    Display_init/which[0]_i_1_n_0
    SLICE_X1Y116         FDRE                                         r  Display_init/which_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.388     5.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.087    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.116 f  clk_IBUF_BUFG_inst/O
                         net (fo=1166, routed)        0.864     6.980    Display_init/clk_IBUF_BUFG
    SLICE_X1Y116         FDRE                                         r  Display_init/which_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.517     6.462    
    SLICE_X1Y116         FDRE (Hold_fdre_C_D)         0.098     6.560    Display_init/which_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.560    
                         arrival time                           6.847    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 Display_init/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Display_init/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.905%)  route 0.258ns (58.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.844    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=1166, routed)        0.593     1.462    Display_init/clk_IBUF_BUFG
    SLICE_X0Y116         FDRE                                         r  Display_init/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141     1.603 f  Display_init/count_reg[0]/Q
                         net (fo=6, routed)           0.258     1.861    Display_init/count[0]
    SLICE_X0Y116         LUT1 (Prop_lut1_I0_O)        0.045     1.906 r  Display_init/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.906    Display_init/count[0]_i_1_n_0
    SLICE_X0Y116         FDRE                                         r  Display_init/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.388     0.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.087    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.116 r  clk_IBUF_BUFG_inst/O
                         net (fo=1166, routed)        0.864     1.980    Display_init/clk_IBUF_BUFG
    SLICE_X0Y116         FDRE                                         r  Display_init/count_reg[0]/C
                         clock pessimism             -0.517     1.462    
    SLICE_X0Y116         FDRE (Hold_fdre_C_D)         0.092     1.554    Display_init/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 PC_init/PC_reg[26]/C
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_init/PC_reg[26]/D
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@5.000ns - clk fall@5.000ns)
  Data Path Delay:        0.864ns  (logic 0.365ns (42.259%)  route 0.499ns (57.741%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns = ( 6.978 - 5.000 ) 
    Source Clock Delay      (SCD):    1.461ns = ( 6.461 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     5.199 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.844    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.870 f  clk_IBUF_BUFG_inst/O
                         net (fo=1166, routed)        0.592     6.461    PC_init/clk_IBUF_BUFG
    SLICE_X0Y73          FDCE                                         r  PC_init/PC_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.146     6.607 r  PC_init/PC_reg[26]/Q
                         net (fo=3, routed)           0.281     6.888    PC_init/PC__0[26]
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     6.999 r  PC_init/PC_new_carry__5/O[1]
                         net (fo=3, routed)           0.218     7.217    PC_init/PC_new[26]
    SLICE_X0Y73          LUT5 (Prop_lut5_I4_O)        0.108     7.325 r  PC_init/PC[26]_i_1/O
                         net (fo=1, routed)           0.000     7.325    PC_init/PC[26]_i_1_n_0
    SLICE_X0Y73          FDCE                                         r  PC_init/PC_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.388     5.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.087    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.116 f  clk_IBUF_BUFG_inst/O
                         net (fo=1166, routed)        0.862     6.978    PC_init/clk_IBUF_BUFG
    SLICE_X0Y73          FDCE                                         r  PC_init/PC_reg[26]/C  (IS_INVERTED)
                         clock pessimism             -0.517     6.461    
    SLICE_X0Y73          FDCE (Hold_fdce_C_D)         0.099     6.560    PC_init/PC_reg[26]
  -------------------------------------------------------------------
                         required time                         -6.560    
                         arrival time                           7.325    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 PC_init/PC_reg[19]/C
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_init/PC_reg[22]/D
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@5.000ns - clk fall@5.000ns)
  Data Path Delay:        0.901ns  (logic 0.500ns (55.470%)  route 0.401ns (44.530%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 6.977 - 5.000 ) 
    Source Clock Delay      (SCD):    1.460ns = ( 6.460 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     5.199 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.844    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.870 f  clk_IBUF_BUFG_inst/O
                         net (fo=1166, routed)        0.591     6.460    PC_init/clk_IBUF_BUFG
    SLICE_X0Y75          FDCE                                         r  PC_init/PC_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.146     6.606 r  PC_init/PC_reg[19]/Q
                         net (fo=3, routed)           0.231     6.838    PC_init/PC__0[19]
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     6.994 r  PC_init/PC_new_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.994    PC_init/PC_new_carry__3_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     7.084 r  PC_init/PC_new_carry__4/O[1]
                         net (fo=3, routed)           0.170     7.254    PC_init/PC_new[22]
    SLICE_X0Y74          LUT5 (Prop_lut5_I4_O)        0.108     7.362 r  PC_init/PC[22]_i_1/O
                         net (fo=1, routed)           0.000     7.362    PC_init/PC[22]_i_1_n_0
    SLICE_X0Y74          FDCE                                         r  PC_init/PC_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.388     5.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.087    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.116 f  clk_IBUF_BUFG_inst/O
                         net (fo=1166, routed)        0.861     6.977    PC_init/clk_IBUF_BUFG
    SLICE_X0Y74          FDCE                                         r  PC_init/PC_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.481     6.496    
    SLICE_X0Y74          FDCE (Hold_fdce_C_D)         0.099     6.595    PC_init/PC_reg[22]
  -------------------------------------------------------------------
                         required time                         -6.595    
                         arrival time                           7.362    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 PC_init/PC_reg[31]/C
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PC_init/PC_reg[31]/D
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk fall@5.000ns - clk fall@5.000ns)
  Data Path Delay:        0.905ns  (logic 0.364ns (40.234%)  route 0.541ns (59.766%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns = ( 6.978 - 5.000 ) 
    Source Clock Delay      (SCD):    1.461ns = ( 6.461 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     5.199 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.844    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.870 f  clk_IBUF_BUFG_inst/O
                         net (fo=1166, routed)        0.592     6.461    PC_init/clk_IBUF_BUFG
    SLICE_X0Y73          FDCE                                         r  PC_init/PC_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.146     6.607 r  PC_init/PC_reg[31]/Q
                         net (fo=3, routed)           0.266     6.873    PC_init/PC__0[31]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     6.983 r  PC_init/PC_new_carry__6/O[2]
                         net (fo=2, routed)           0.275     7.258    PC_init/PC_new[31]
    SLICE_X0Y73          LUT5 (Prop_lut5_I4_O)        0.108     7.366 r  PC_init/PC[31]_i_1/O
                         net (fo=1, routed)           0.000     7.366    PC_init/PC[31]_i_1_n_0
    SLICE_X0Y73          FDCE                                         r  PC_init/PC_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        5.000     5.000 f  
    H4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.388     5.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.087    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.116 f  clk_IBUF_BUFG_inst/O
                         net (fo=1166, routed)        0.862     6.978    PC_init/clk_IBUF_BUFG
    SLICE_X0Y73          FDCE                                         r  PC_init/PC_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.517     6.461    
    SLICE_X0Y73          FDCE (Hold_fdce_C_D)         0.099     6.560    PC_init/PC_reg[31]
  -------------------------------------------------------------------
                         required time                         -6.560    
                         arrival time                           7.366    
  -------------------------------------------------------------------
                         slack                                  0.806    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y24    PC_init/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y24    PC_init/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y116    Display_init/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y116    Display_init/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y116    Display_init/count_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X7Y78     REGS_ALU_init/REGS_init/REG_Files_reg[12][27]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y81     REGS_ALU_init/REGS_init/REG_Files_reg[12][28]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y59    REGS_ALU_init/REGS_init/REG_Files_reg[12][29]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y54     REGS_ALU_init/REGS_init/REG_Files_reg[12][2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y59     REGS_ALU_init/REGS_init/REG_Files_reg[21][4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y59     REGS_ALU_init/REGS_init/REG_Files_reg[6][10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y53     REGS_ALU_init/REGS_init/REG_Files_reg[30][5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y60     REGS_ALU_init/REGS_init/REG_Files_reg[6][2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y59     REGS_ALU_init/REGS_init/REG_Files_reg[6][3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y59     REGS_ALU_init/REGS_init/REG_Files_reg[6][4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y54     REGS_ALU_init/REGS_init/REG_Files_reg[6][5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y58     REGS_ALU_init/REGS_init/REG_Files_reg[7][0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y52     REGS_ALU_init/REGS_init/REG_Files_reg[22][5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y58     REGS_ALU_init/REGS_init/REG_Files_reg[7][10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y59     PC_init/Inst_code_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y58     PC_init/Inst_code_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y59     PC_init/Inst_code_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y116    Display_init/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y116    Display_init/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y116    Display_init/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y116    Display_init/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y116    Display_init/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y116    Display_init/count_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X7Y78     REGS_ALU_init/REGS_init/REG_Files_reg[12][27]/C



