Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Jul 18 18:35:10 2025
| Host         : Jagga running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file barrel_shifter_timing_summary_routed.rpt -pb barrel_shifter_timing_summary_routed.pb -rpx barrel_shifter_timing_summary_routed.rpx -warn_on_violation
| Design       : barrel_shifter
| Device       : 7a50t-csg325
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 shift_amt[1]
                            (input port)
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.960ns  (logic 3.469ns (58.200%)  route 2.491ns (41.800%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  shift_amt[1] (IN)
                         net (fo=0)                   0.000     0.000    shift_amt[1]
    U12                  IBUF (Prop_ibuf_I_O)         0.798     0.798 r  shift_amt_IBUF[1]_inst/O
                         net (fo=8, routed)           1.153     1.952    shift_amt_IBUF[1]
    SLICE_X0Y3           LUT5 (Prop_lut5_I3_O)        0.097     2.049 r  data_out_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.049    data_out_OBUF[1]_inst_i_3_n_0
    SLICE_X0Y3           MUXF7 (Prop_muxf7_I1_O)      0.188     2.237 r  data_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.338     3.575    data_out_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         2.385     5.960 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.960    data_out[1]
    V12                                                               r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[2]
                            (input port)
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.958ns  (logic 3.479ns (58.395%)  route 2.479ns (41.605%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  data_in[2] (IN)
                         net (fo=0)                   0.000     0.000    data_in[2]
    U9                   IBUF (Prop_ibuf_I_O)         0.833     0.833 r  data_in_IBUF[2]_inst/O
                         net (fo=5, routed)           1.136     1.969    data_in_IBUF[2]
    SLICE_X0Y3           LUT6 (Prop_lut6_I3_O)        0.097     2.066 r  data_out_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.066    data_out_OBUF[0]_inst_i_3_n_0
    SLICE_X0Y3           MUXF7 (Prop_muxf7_I1_O)      0.167     2.233 r  data_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.343     3.576    data_out_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         2.382     5.958 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.958    data_out[0]
    V13                                                               r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[2]
                            (input port)
  Destination:            data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.955ns  (logic 3.479ns (58.416%)  route 2.476ns (41.584%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U9                                                0.000     0.000 r  data_in[2] (IN)
                         net (fo=0)                   0.000     0.000    data_in[2]
    U9                   IBUF (Prop_ibuf_I_O)         0.833     0.833 r  data_in_IBUF[2]_inst/O
                         net (fo=5, routed)           1.138     1.971    data_in_IBUF[2]
    SLICE_X0Y4           LUT6 (Prop_lut6_I1_O)        0.097     2.068 r  data_out_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.068    data_out_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y4           MUXF7 (Prop_muxf7_I0_O)      0.181     2.249 r  data_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.338     3.587    data_out_OBUF[3]
    U14                  OBUF (Prop_obuf_I_O)         2.368     5.955 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.955    data_out[3]
    U14                                                               r  data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in[0]
                            (input port)
  Destination:            data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.856ns  (logic 3.438ns (58.704%)  route 2.418ns (41.296%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  data_in[0] (IN)
                         net (fo=0)                   0.000     0.000    data_in[0]
    U10                  IBUF (Prop_ibuf_I_O)         0.811     0.811 r  data_in_IBUF[0]_inst/O
                         net (fo=5, routed)           1.188     1.999    data_in_IBUF[0]
    SLICE_X0Y4           LUT5 (Prop_lut5_I2_O)        0.097     2.096 r  data_out_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.096    data_out_OBUF[2]_inst_i_2_n_0
    SLICE_X0Y4           MUXF7 (Prop_muxf7_I0_O)      0.163     2.259 r  data_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.230     3.490    data_out_OBUF[2]
    V14                  OBUF (Prop_obuf_I_O)         2.366     5.856 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.856    data_out[2]
    V14                                                               r  data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dir
                            (input port)
  Destination:            data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.168ns  (logic 1.456ns (67.137%)  route 0.713ns (32.863%))
  Logic Levels:           3  (IBUF=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  dir (IN)
                         net (fo=0)                   0.000     0.000    dir
    T12                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  dir_IBUF_inst/O
                         net (fo=4, routed)           0.364     0.544    dir_IBUF
    SLICE_X0Y4           MUXF7 (Prop_muxf7_S_O)       0.085     0.629 r  data_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.348     0.977    data_out_OBUF[2]
    V14                  OBUF (Prop_obuf_I_O)         1.191     2.168 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.168    data_out[2]
    V14                                                               r  data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_amt[1]
                            (input port)
  Destination:            data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.258ns  (logic 1.491ns (66.037%)  route 0.767ns (33.963%))
  Logic Levels:           4  (IBUF=1 LUT3=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 f  shift_amt[1] (IN)
                         net (fo=0)                   0.000     0.000    shift_amt[1]
    U12                  IBUF (Prop_ibuf_I_O)         0.178     0.178 f  shift_amt_IBUF[1]_inst/O
                         net (fo=8, routed)           0.367     0.545    shift_amt_IBUF[1]
    SLICE_X0Y4           LUT3 (Prop_lut3_I2_O)        0.045     0.590 r  data_out_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.590    data_out_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y4           MUXF7 (Prop_muxf7_I1_O)      0.074     0.664 r  data_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.400     1.064    data_out_OBUF[3]
    U14                  OBUF (Prop_obuf_I_O)         1.194     2.258 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.258    data_out[3]
    U14                                                               r  data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_amt[0]
                            (input port)
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.275ns  (logic 1.500ns (65.953%)  route 0.775ns (34.047%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  shift_amt[0] (IN)
                         net (fo=0)                   0.000     0.000    shift_amt[0]
    U11                  IBUF (Prop_ibuf_I_O)         0.184     0.184 r  shift_amt_IBUF[0]_inst/O
                         net (fo=8, routed)           0.378     0.562    shift_amt_IBUF[0]
    SLICE_X0Y3           LUT6 (Prop_lut6_I2_O)        0.045     0.607 r  data_out_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.607    data_out_OBUF[0]_inst_i_3_n_0
    SLICE_X0Y3           MUXF7 (Prop_muxf7_I1_O)      0.065     0.672 r  data_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.397     1.069    data_out_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         1.206     2.275 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.275    data_out[0]
    V13                                                               r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dir
                            (input port)
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.290ns  (logic 1.485ns (64.829%)  route 0.805ns (35.171%))
  Logic Levels:           3  (IBUF=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  dir (IN)
                         net (fo=0)                   0.000     0.000    dir
    T12                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  dir_IBUF_inst/O
                         net (fo=4, routed)           0.417     0.597    dir_IBUF
    SLICE_X0Y3           MUXF7 (Prop_muxf7_S_O)       0.093     0.690 r  data_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.388     1.078    data_out_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         1.212     2.290 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.290    data_out[1]
    V12                                                               r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------





