// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
// Version: 2021.1.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="cordiccart2pol_cordiccart2pol,hls_ip_2021_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.238000,HLS_SYN_LAT=79,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1252,HLS_SYN_LUT=3811,HLS_VERSION=2021_1_1}" *)

module cordiccart2pol (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP
);

parameter    ap_ST_fsm_state1 = 18'd1;
parameter    ap_ST_fsm_state2 = 18'd2;
parameter    ap_ST_fsm_state3 = 18'd4;
parameter    ap_ST_fsm_state4 = 18'd8;
parameter    ap_ST_fsm_state5 = 18'd16;
parameter    ap_ST_fsm_state6 = 18'd32;
parameter    ap_ST_fsm_pp0_stage0 = 18'd64;
parameter    ap_ST_fsm_pp0_stage1 = 18'd128;
parameter    ap_ST_fsm_pp0_stage2 = 18'd256;
parameter    ap_ST_fsm_pp0_stage3 = 18'd512;
parameter    ap_ST_fsm_state13 = 18'd1024;
parameter    ap_ST_fsm_state14 = 18'd2048;
parameter    ap_ST_fsm_state15 = 18'd4096;
parameter    ap_ST_fsm_state16 = 18'd8192;
parameter    ap_ST_fsm_state17 = 18'd16384;
parameter    ap_ST_fsm_state18 = 18'd32768;
parameter    ap_ST_fsm_state19 = 18'd65536;
parameter    ap_ST_fsm_state20 = 18'd131072;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;

reg ap_done;
reg ap_idle;
reg ap_ready;

 reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [17:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [31:0] x;
wire   [31:0] y;
wire   [31:0] r;
reg    r_ap_vld;
wire   [31:0] theta;
reg    theta_ap_vld;
wire   [3:0] Kvalues_V_address0;
reg    Kvalues_V_ce0;
wire   [13:0] Kvalues_V_q0;
wire   [3:0] angles_V_address0;
reg    angles_V_ce0;
wire   [12:0] angles_V_q0;
reg   [31:0] y_read_reg_1680;
reg   [31:0] x_read_reg_1686;
reg   [0:0] p_Result_17_reg_1692;
wire    ap_CS_fsm_state2;
reg   [10:0] exp_tmp_reg_1697;
wire   [51:0] trunc_ln574_fu_307_p1;
reg   [51:0] trunc_ln574_reg_1702;
wire   [0:0] icmp_ln580_fu_311_p2;
reg   [0:0] icmp_ln580_reg_1707;
reg   [0:0] p_Result_19_reg_1714;
reg   [10:0] exp_tmp_1_reg_1719;
wire   [51:0] trunc_ln574_1_fu_343_p1;
reg   [51:0] trunc_ln574_1_reg_1724;
wire   [0:0] icmp_ln580_1_fu_347_p2;
reg   [0:0] icmp_ln580_1_reg_1729;
wire   [53:0] man_V_2_fu_373_p3;
reg   [53:0] man_V_2_reg_1736;
wire    ap_CS_fsm_state3;
wire  signed [11:0] sh_amt_fu_404_p3;
reg  signed [11:0] sh_amt_reg_1741;
wire   [16:0] trunc_ln592_fu_418_p1;
reg   [16:0] trunc_ln592_reg_1746;
wire   [0:0] icmp_ln594_fu_422_p2;
reg   [0:0] icmp_ln594_reg_1751;
wire   [0:0] and_ln590_fu_483_p2;
reg   [0:0] and_ln590_reg_1756;
wire   [16:0] select_ln594_fu_501_p3;
reg   [16:0] select_ln594_reg_1761;
wire   [0:0] and_ln612_fu_521_p2;
reg   [0:0] and_ln612_reg_1766;
wire   [53:0] man_V_5_fu_547_p3;
reg   [53:0] man_V_5_reg_1771;
wire  signed [11:0] sh_amt_1_fu_578_p3;
reg  signed [11:0] sh_amt_1_reg_1776;
wire   [16:0] trunc_ln592_1_fu_592_p1;
reg   [16:0] trunc_ln592_1_reg_1781;
wire   [0:0] icmp_ln594_1_fu_596_p2;
reg   [0:0] icmp_ln594_1_reg_1786;
wire   [0:0] and_ln590_1_fu_657_p2;
reg   [0:0] and_ln590_1_reg_1791;
wire   [16:0] select_ln594_2_fu_675_p3;
reg   [16:0] select_ln594_2_reg_1796;
wire   [0:0] and_ln612_1_fu_695_p2;
reg   [0:0] and_ln612_1_reg_1801;
wire  signed [31:0] sext_ln590_fu_701_p1;
reg  signed [31:0] sext_ln590_reg_1806;
wire    ap_CS_fsm_state4;
wire   [16:0] select_ln594_1_fu_721_p3;
reg   [16:0] select_ln594_1_reg_1811;
wire  signed [31:0] sext_ln590_1_fu_728_p1;
reg  signed [31:0] sext_ln590_1_reg_1816;
wire   [16:0] select_ln594_3_fu_748_p3;
reg   [16:0] select_ln594_3_reg_1821;
wire   [16:0] y_i_V_2_fu_833_p3;
reg   [16:0] y_i_V_2_reg_1826;
wire    ap_CS_fsm_state5;
wire   [16:0] x_i_V_2_fu_841_p3;
reg   [16:0] x_i_V_2_reg_1831;
wire   [0:0] icmp_ln1057_fu_865_p2;
reg   [0:0] icmp_ln1057_reg_1836;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state7_pp0_stage0_iter0;
wire    ap_block_state11_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] i_V_cast_fu_877_p1;
reg   [63:0] i_V_cast_reg_1840;
reg  signed [16:0] grp_load_fu_270_p1;
reg  signed [16:0] r_V_1_load_1_reg_1850;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state8_pp0_stage1_iter0;
wire    ap_block_state12_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
reg  signed [16:0] lhs_load_reg_1855;
wire   [29:0] zext_ln1171_1_fu_890_p1;
wire   [0:0] icmp_ln1547_fu_902_p2;
reg   [0:0] icmp_ln1547_reg_1877;
wire   [16:0] x_i_V_3_fu_961_p3;
reg   [16:0] x_i_V_3_reg_1887;
wire   [16:0] y_i_V_3_fu_989_p3;
reg   [16:0] y_i_V_3_reg_1892;
wire    ap_CS_fsm_state13;
wire   [0:0] icmp_ln988_fu_1040_p2;
reg   [0:0] icmp_ln988_reg_1902;
wire    ap_CS_fsm_state16;
wire   [0:0] p_Result_21_fu_1045_p3;
reg   [0:0] p_Result_21_reg_1907;
wire   [29:0] tmp_V_4_fu_1058_p3;
reg   [29:0] tmp_V_4_reg_1912;
wire  signed [33:0] sext_ln990_fu_1066_p1;
reg  signed [33:0] sext_ln990_reg_1917;
wire    ap_CS_fsm_state17;
wire   [31:0] sub_ln997_fu_1099_p2;
reg   [31:0] sub_ln997_reg_1924;
wire   [31:0] lsb_index_fu_1105_p2;
reg   [31:0] lsb_index_reg_1930;
reg   [30:0] tmp_14_reg_1937;
wire   [5:0] trunc_ln1000_fu_1121_p1;
reg   [5:0] trunc_ln1000_reg_1942;
wire   [0:0] p_Result_23_fu_1125_p3;
reg   [0:0] p_Result_23_reg_1947;
wire   [7:0] trunc_ln996_fu_1133_p1;
reg   [7:0] trunc_ln996_reg_1953;
wire   [0:0] icmp_ln988_1_fu_1137_p2;
reg   [0:0] icmp_ln988_1_reg_1958;
wire   [0:0] p_Result_25_fu_1143_p3;
reg   [0:0] p_Result_25_reg_1963;
wire   [16:0] tmp_V_5_fu_1157_p3;
reg   [16:0] tmp_V_5_reg_1968;
wire   [31:0] sub_ln997_1_fu_1191_p2;
reg   [31:0] sub_ln997_1_reg_1975;
wire   [16:0] trunc_ln997_fu_1197_p1;
reg   [16:0] trunc_ln997_reg_1982;
wire   [4:0] trunc_ln1000_1_fu_1201_p1;
reg   [4:0] trunc_ln1000_1_reg_1987;
wire   [7:0] trunc_ln996_1_fu_1205_p1;
reg   [7:0] trunc_ln996_1_reg_1992;
wire   [0:0] icmp_ln1007_fu_1268_p2;
reg   [0:0] icmp_ln1007_reg_1997;
wire    ap_CS_fsm_state18;
wire   [0:0] select_ln1007_fu_1285_p3;
reg   [0:0] select_ln1007_reg_2002;
wire   [0:0] icmp_ln1011_fu_1378_p2;
reg   [0:0] icmp_ln1011_reg_2007;
wire   [0:0] tobool34_i_i713_fu_1384_p2;
reg   [0:0] tobool34_i_i713_reg_2012;
reg   [33:0] m_9_reg_2017;
wire    ap_CS_fsm_state19;
reg   [0:0] p_Result_8_reg_2022;
reg   [62:0] m_8_reg_2027;
reg   [0:0] p_Result_15_reg_2032;
wire    ap_CS_fsm_state6;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state7;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state10_pp0_stage3_iter0;
wire    ap_block_pp0_stage3_subdone;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage0;
reg   [16:0] r_V_1_fu_194;
reg   [16:0] ap_sig_allocacmp_r_V_1_load_1;
wire    ap_block_pp0_stage1;
reg   [16:0] lhs_fu_198;
reg  signed [16:0] ap_sig_allocacmp_lhs_load;
reg   [16:0] theta_i_V_fu_202;
wire   [16:0] theta_i_V_3_fu_1013_p3;
wire   [16:0] select_ln1548_fu_825_p3;
reg   [4:0] i_V_fu_206;
wire   [4:0] add_ln870_fu_871_p2;
wire    ap_CS_fsm_state20;
wire   [63:0] grp_fu_262_p1;
wire   [63:0] ireg_fu_281_p1;
wire   [62:0] trunc_ln564_fu_285_p1;
wire   [63:0] grp_fu_266_p1;
wire   [63:0] ireg_1_fu_317_p1;
wire   [62:0] trunc_ln564_1_fu_321_p1;
wire   [52:0] p_Result_18_fu_356_p3;
wire   [53:0] zext_ln578_fu_363_p1;
wire   [53:0] man_V_1_fu_367_p2;
wire   [11:0] zext_ln494_fu_353_p1;
wire   [11:0] F2_fu_380_p2;
wire   [0:0] icmp_ln590_fu_386_p2;
wire   [11:0] add_ln590_fu_392_p2;
wire   [11:0] sub_ln590_fu_398_p2;
wire   [31:0] bitcast_ln709_fu_434_p1;
wire   [0:0] tmp_8_fu_437_p3;
wire   [0:0] icmp_ln591_fu_412_p2;
wire   [0:0] xor_ln580_fu_453_p2;
wire   [0:0] and_ln591_fu_458_p2;
wire   [0:0] or_ln591_fu_472_p2;
wire   [0:0] xor_ln591_fu_477_p2;
wire   [0:0] xor_ln594_fu_489_p2;
wire   [0:0] and_ln594_fu_495_p2;
wire   [16:0] select_ln597_fu_445_p3;
wire   [16:0] select_ln591_fu_464_p3;
wire   [0:0] or_ln590_fu_509_p2;
wire   [0:0] icmp_ln612_fu_428_p2;
wire   [0:0] xor_ln590_fu_515_p2;
wire   [52:0] p_Result_20_fu_530_p3;
wire   [53:0] zext_ln578_1_fu_537_p1;
wire   [53:0] man_V_4_fu_541_p2;
wire   [11:0] zext_ln494_1_fu_527_p1;
wire   [11:0] F2_1_fu_554_p2;
wire   [0:0] icmp_ln590_1_fu_560_p2;
wire   [11:0] add_ln590_1_fu_566_p2;
wire   [11:0] sub_ln590_1_fu_572_p2;
wire   [31:0] bitcast_ln709_2_fu_608_p1;
wire   [0:0] tmp_10_fu_611_p3;
wire   [0:0] icmp_ln591_1_fu_586_p2;
wire   [0:0] xor_ln580_1_fu_627_p2;
wire   [0:0] and_ln591_1_fu_632_p2;
wire   [0:0] or_ln591_1_fu_646_p2;
wire   [0:0] xor_ln591_1_fu_651_p2;
wire   [0:0] xor_ln594_1_fu_663_p2;
wire   [0:0] and_ln594_2_fu_669_p2;
wire   [16:0] select_ln597_1_fu_619_p3;
wire   [16:0] select_ln591_1_fu_638_p3;
wire   [0:0] or_ln590_1_fu_683_p2;
wire   [0:0] icmp_ln612_1_fu_602_p2;
wire   [0:0] xor_ln590_1_fu_689_p2;
wire   [53:0] zext_ln595_fu_704_p1;
wire   [53:0] ashr_ln595_fu_708_p2;
wire   [0:0] and_ln594_1_fu_717_p2;
wire   [16:0] trunc_ln595_fu_713_p1;
wire   [53:0] zext_ln595_1_fu_731_p1;
wire   [53:0] ashr_ln595_1_fu_735_p2;
wire   [0:0] and_ln594_3_fu_744_p2;
wire   [16:0] trunc_ln595_1_fu_740_p1;
wire   [16:0] sext_ln590cast_fu_755_p1;
wire   [16:0] shl_ln613_fu_758_p2;
wire   [16:0] select_ln612_fu_763_p3;
wire   [16:0] sext_ln590_1cast_fu_776_p1;
wire   [16:0] shl_ln613_1_fu_779_p2;
wire   [16:0] select_ln612_1_fu_784_p3;
wire   [16:0] x_i_V_fu_769_p3;
wire   [16:0] y_i_V_fu_790_p3;
wire   [0:0] tmp_12_fu_817_p3;
wire   [0:0] tmp_11_fu_797_p3;
wire   [16:0] y_i_V_1_fu_811_p2;
wire   [16:0] x_i_V_1_fu_805_p2;
wire   [29:0] lhs_1_fu_907_p3;
wire  signed [29:0] grp_fu_1627_p2;
wire   [29:0] lhs_2_fu_914_p3;
wire  signed [29:0] grp_fu_1635_p2;
(* use_dsp48 = "no" *) wire   [29:0] ret_V_fu_921_p2;
(* use_dsp48 = "no" *) wire   [29:0] ret_V_2_fu_931_p2;
wire   [16:0] tmp_1_fu_941_p4;
wire   [16:0] tmp_2_fu_951_p4;
(* use_dsp48 = "no" *) wire   [29:0] ret_V_1_fu_926_p2;
(* use_dsp48 = "no" *) wire   [29:0] ret_V_3_fu_936_p2;
wire   [16:0] tmp_5_fu_969_p4;
wire   [16:0] tmp_6_fu_979_p4;
wire   [16:0] zext_ln1171_fu_997_p1;
wire   [16:0] theta_i_V_1_fu_1001_p2;
wire   [16:0] theta_i_V_2_fu_1007_p2;
wire  signed [30:0] grp_fu_1643_p2;
wire   [29:0] trunc_ln1168_fu_1037_p1;
wire   [29:0] tmp_V_fu_1052_p2;
reg   [33:0] p_Result_s_fu_1069_p4;
wire   [63:0] p_Result_22_fu_1079_p3;
reg   [63:0] tmp_fu_1087_p3;
wire   [31:0] l_fu_1095_p1;
wire   [16:0] tmp_V_2_fu_1151_p2;
reg   [16:0] p_Result_11_fu_1165_p4;
wire   [31:0] p_Result_26_fu_1175_p3;
reg   [31:0] l_1_fu_1183_p3;
wire   [5:0] sub_ln1000_fu_1214_p2;
wire   [33:0] zext_ln1000_fu_1219_p1;
wire   [33:0] zext_ln1002_fu_1229_p1;
wire   [33:0] lshr_ln1000_fu_1223_p2;
wire   [33:0] shl_ln1002_fu_1232_p2;
wire   [33:0] or_ln1002_1_fu_1238_p2;
wire   [33:0] and_ln1002_fu_1244_p2;
wire   [0:0] tmp_15_fu_1255_p3;
wire   [0:0] xor_ln1002_fu_1262_p2;
wire   [0:0] icmp_ln999_fu_1209_p2;
wire   [0:0] icmp_ln1002_fu_1249_p2;
wire   [0:0] select_ln999_fu_1278_p3;
wire   [0:0] and_ln1002_1_fu_1273_p2;
wire   [31:0] lsb_index_1_fu_1293_p2;
wire   [30:0] tmp_18_fu_1298_p4;
wire   [4:0] sub_ln1000_1_fu_1314_p2;
wire   [16:0] zext_ln1000_1_fu_1319_p1;
wire   [16:0] lshr_ln1000_1_fu_1323_p2;
wire   [16:0] p_Result_13_fu_1329_p2;
wire   [0:0] tmp_19_fu_1340_p3;
wire   [0:0] icmp_ln999_1_fu_1308_p2;
wire   [0:0] icmp_ln1000_fu_1334_p2;
wire   [16:0] add_ln1002_fu_1360_p2;
wire   [0:0] p_Result_14_fu_1365_p3;
wire   [0:0] and_ln999_fu_1354_p2;
wire   [0:0] a_1_fu_1372_p2;
wire   [0:0] xor_ln1002_1_fu_1348_p2;
wire   [31:0] sub_ln1008_fu_1390_p2;
wire   [33:0] zext_ln1008_fu_1395_p1;
wire   [31:0] add_ln1007_fu_1404_p2;
wire   [33:0] zext_ln1007_fu_1409_p1;
wire   [33:0] lshr_ln1007_fu_1413_p2;
wire   [33:0] shl_ln1008_fu_1399_p2;
wire   [33:0] m_fu_1418_p3;
wire   [34:0] zext_ln1004_fu_1425_p1;
wire   [34:0] zext_ln1014_fu_1429_p1;
wire   [34:0] m_1_fu_1432_p2;
wire   [31:0] add_ln1011_fu_1459_p2;
wire   [63:0] zext_ln1010_fu_1456_p1;
wire   [63:0] zext_ln1011_fu_1464_p1;
wire   [31:0] sub_ln1012_fu_1474_p2;
wire   [63:0] zext_ln1012_fu_1479_p1;
wire   [63:0] lshr_ln1011_fu_1468_p2;
wire   [63:0] shl_ln1012_fu_1483_p2;
wire   [63:0] m_4_fu_1489_p3;
wire   [63:0] zext_ln1014_1_fu_1496_p1;
wire   [63:0] m_5_fu_1499_p2;
wire   [7:0] sub_ln1017_fu_1533_p2;
wire   [7:0] select_ln996_fu_1526_p3;
wire   [7:0] add_ln1017_fu_1538_p2;
wire   [63:0] zext_ln1004_1_fu_1523_p1;
wire   [8:0] tmp_3_fu_1544_p3;
wire   [63:0] p_Result_24_fu_1551_p5;
wire   [31:0] LD_2_fu_1563_p1;
wire   [7:0] sub_ln1017_1_fu_1585_p2;
wire   [7:0] select_ln996_1_fu_1578_p3;
wire   [7:0] add_ln1017_1_fu_1590_p2;
wire   [63:0] zext_ln1015_fu_1575_p1;
wire   [8:0] tmp_4_fu_1596_p3;
wire   [63:0] p_Result_27_fu_1603_p5;
wire   [31:0] LD_3_fu_1615_p1;
wire   [13:0] grp_fu_1627_p0;
wire   [13:0] grp_fu_1635_p0;
wire   [12:0] grp_fu_1643_p1;
reg   [17:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_block_state9_pp0_stage2_iter0;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage2_11001;
wire    ap_block_pp0_stage3_11001;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 18'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

cordiccart2pol_Kvalues_V #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
Kvalues_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(Kvalues_V_address0),
    .ce0(Kvalues_V_ce0),
    .q0(Kvalues_V_q0)
);

cordiccart2pol_angles_V #(
    .DataWidth( 13 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
angles_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(angles_V_address0),
    .ce0(angles_V_ce0),
    .q0(angles_V_q0)
);

cordiccart2pol_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .x(x),
    .y(y),
    .r(r),
    .r_ap_vld(r_ap_vld),
    .theta(theta),
    .theta_ap_vld(theta_ap_vld)
);

cordiccart2pol_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U1(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(x),
    .ce(1'b1),
    .dout(grp_fu_262_p1)
);

cordiccart2pol_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U2(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(y),
    .ce(1'b1),
    .dout(grp_fu_266_p1)
);

cordiccart2pol_mul_mul_14ns_17s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 30 ))
mul_mul_14ns_17s_30_4_1_U3(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1627_p0),
    .din1(ap_sig_allocacmp_lhs_load),
    .ce(1'b1),
    .dout(grp_fu_1627_p2)
);

cordiccart2pol_mul_mul_14ns_17s_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 30 ))
mul_mul_14ns_17s_30_4_1_U4(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1635_p0),
    .din1(grp_load_fu_270_p1),
    .ce(1'b1),
    .dout(grp_fu_1635_p2)
);

cordiccart2pol_mul_mul_17s_13ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 31 ))
mul_mul_17s_13ns_31_4_1_U5(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_load_fu_270_p1),
    .din1(grp_fu_1643_p1),
    .ce(1'b1),
    .dout(grp_fu_1643_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state7) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state6)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b0) & (1'b0 == ap_block_pp0_stage1_subdone)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b1 == ap_CS_fsm_state6)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_V_fu_206 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1057_fu_865_p2 == 1'd0))) begin
        i_V_fu_206 <= add_ln870_fu_871_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        lhs_fu_198 <= y_i_V_2_reg_1826;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        lhs_fu_198 <= y_i_V_3_reg_1892;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        r_V_1_fu_194 <= x_i_V_2_reg_1831;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        r_V_1_fu_194 <= x_i_V_3_reg_1887;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        theta_i_V_fu_202 <= select_ln1548_fu_825_p3;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        theta_i_V_fu_202 <= theta_i_V_3_fu_1013_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln580_1_reg_1729 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        and_ln590_1_reg_1791 <= and_ln590_1_fu_657_p2;
        and_ln612_1_reg_1801 <= and_ln612_1_fu_695_p2;
        icmp_ln594_1_reg_1786 <= icmp_ln594_1_fu_596_p2;
        man_V_5_reg_1771 <= man_V_5_fu_547_p3;
        select_ln594_2_reg_1796 <= select_ln594_2_fu_675_p3;
        sh_amt_1_reg_1776 <= sh_amt_1_fu_578_p3;
        trunc_ln592_1_reg_1781 <= trunc_ln592_1_fu_592_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln580_reg_1707 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        and_ln590_reg_1756 <= and_ln590_fu_483_p2;
        and_ln612_reg_1766 <= and_ln612_fu_521_p2;
        icmp_ln594_reg_1751 <= icmp_ln594_fu_422_p2;
        man_V_2_reg_1736 <= man_V_2_fu_373_p3;
        select_ln594_reg_1761 <= select_ln594_fu_501_p3;
        sh_amt_reg_1741 <= sh_amt_fu_404_p3;
        trunc_ln592_reg_1746 <= trunc_ln592_fu_418_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_tmp_1_reg_1719 <= {{ireg_1_fu_317_p1[62:52]}};
        exp_tmp_reg_1697 <= {{ireg_fu_281_p1[62:52]}};
        icmp_ln580_1_reg_1729 <= icmp_ln580_1_fu_347_p2;
        icmp_ln580_reg_1707 <= icmp_ln580_fu_311_p2;
        p_Result_17_reg_1692 <= ireg_fu_281_p1[32'd63];
        p_Result_19_reg_1714 <= ireg_1_fu_317_p1[32'd63];
        trunc_ln574_1_reg_1724 <= trunc_ln574_1_fu_343_p1;
        trunc_ln574_reg_1702 <= trunc_ln574_fu_307_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1057_fu_865_p2 == 1'd0))) begin
        i_V_cast_reg_1840[4 : 0] <= i_V_cast_fu_877_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln988_reg_1902 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        icmp_ln1007_reg_1997 <= icmp_ln1007_fu_1268_p2;
        select_ln1007_reg_2002 <= select_ln1007_fu_1285_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln988_1_reg_1958 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        icmp_ln1011_reg_2007 <= icmp_ln1011_fu_1378_p2;
        tobool34_i_i713_reg_2012 <= tobool34_i_i713_fu_1384_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1057_reg_1836 <= icmp_ln1057_fu_865_p2;
        icmp_ln1547_reg_1877 <= icmp_ln1547_fu_902_p2;
        x_i_V_3_reg_1887 <= x_i_V_3_fu_961_p3;
        y_i_V_3_reg_1892 <= y_i_V_3_fu_989_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        icmp_ln988_1_reg_1958 <= icmp_ln988_1_fu_1137_p2;
        p_Result_25_reg_1963 <= theta_i_V_fu_202[32'd16];
        sub_ln997_1_reg_1975 <= sub_ln997_1_fu_1191_p2;
        tmp_V_5_reg_1968 <= tmp_V_5_fu_1157_p3;
        trunc_ln1000_1_reg_1987 <= trunc_ln1000_1_fu_1201_p1;
        trunc_ln996_1_reg_1992 <= trunc_ln996_1_fu_1205_p1;
        trunc_ln997_reg_1982 <= trunc_ln997_fu_1197_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        icmp_ln988_reg_1902 <= icmp_ln988_fu_1040_p2;
        p_Result_21_reg_1907 <= grp_fu_1643_p2[32'd30];
        tmp_V_4_reg_1912 <= tmp_V_4_fu_1058_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln1057_reg_1836 == 1'd0))) begin
        lhs_load_reg_1855 <= ap_sig_allocacmp_lhs_load;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln988_reg_1902 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        lsb_index_reg_1930 <= lsb_index_fu_1105_p2;
        p_Result_23_reg_1947 <= p_Result_23_fu_1125_p3;
        sext_ln990_reg_1917 <= sext_ln990_fu_1066_p1;
        sub_ln997_reg_1924 <= sub_ln997_fu_1099_p2;
        tmp_14_reg_1937 <= {{lsb_index_fu_1105_p2[31:1]}};
        trunc_ln1000_reg_1942 <= trunc_ln1000_fu_1121_p1;
        trunc_ln996_reg_1953 <= trunc_ln996_fu_1133_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln988_1_reg_1958 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        m_8_reg_2027 <= {{m_5_fu_1499_p2[63:1]}};
        p_Result_15_reg_2032 <= m_5_fu_1499_p2[32'd25];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln988_reg_1902 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        m_9_reg_2017 <= {{m_1_fu_1432_p2[34:1]}};
        p_Result_8_reg_2022 <= m_1_fu_1432_p2[32'd25];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln1057_reg_1836 == 1'd0))) begin
        r_V_1_load_1_reg_1850 <= grp_load_fu_270_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln612_reg_1766) & (icmp_ln580_reg_1707 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        select_ln594_1_reg_1811 <= select_ln594_1_fu_721_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln612_1_reg_1801) & (icmp_ln580_1_reg_1729 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        select_ln594_3_reg_1821 <= select_ln594_3_fu_748_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln580_1_reg_1729 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        sext_ln590_1_reg_1816 <= sext_ln590_1_fu_728_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln580_reg_1707 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        sext_ln590_reg_1806 <= sext_ln590_fu_701_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        x_i_V_2_reg_1831 <= x_i_V_2_fu_841_p3;
        y_i_V_2_reg_1826 <= y_i_V_2_fu_833_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        x_read_reg_1686 <= x;
        y_read_reg_1680 <= y;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Kvalues_V_ce0 = 1'b1;
    end else begin
        Kvalues_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        angles_V_ce0 = 1'b1;
    end else begin
        angles_V_ce0 = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((icmp_ln1057_fu_865_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state7 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state7 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        ap_sig_allocacmp_lhs_load = y_i_V_3_reg_1892;
    end else begin
        ap_sig_allocacmp_lhs_load = lhs_fu_198;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        ap_sig_allocacmp_r_V_1_load_1 = x_i_V_3_reg_1887;
    end else begin
        ap_sig_allocacmp_r_V_1_load_1 = r_V_1_fu_194;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_load_fu_270_p1 = r_V_1_fu_194;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln1057_reg_1836 == 1'd0))) begin
        grp_load_fu_270_p1 = ap_sig_allocacmp_r_V_1_load_1;
    end else begin
        grp_load_fu_270_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        r_ap_vld = 1'b1;
    end else begin
        r_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        theta_ap_vld = 1'b1;
    end else begin
        theta_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln1057_fu_865_p2 == 1'd1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln1057_fu_865_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b0) & (1'b0 == ap_block_pp0_stage1_subdone)) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b0) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F2_1_fu_554_p2 = (12'd1075 - zext_ln494_1_fu_527_p1);

assign F2_fu_380_p2 = (12'd1075 - zext_ln494_fu_353_p1);

assign Kvalues_V_address0 = i_V_cast_fu_877_p1;

assign LD_2_fu_1563_p1 = p_Result_24_fu_1551_p5[31:0];

assign LD_3_fu_1615_p1 = p_Result_27_fu_1603_p5[31:0];

assign a_1_fu_1372_p2 = (p_Result_14_fu_1365_p3 | and_ln999_fu_1354_p2);

assign add_ln1002_fu_1360_p2 = ($signed(trunc_ln997_reg_1982) + $signed(17'd131048));

assign add_ln1007_fu_1404_p2 = ($signed(sub_ln997_reg_1924) + $signed(32'd4294967271));

assign add_ln1011_fu_1459_p2 = ($signed(sub_ln997_1_reg_1975) + $signed(32'd4294967271));

assign add_ln1017_1_fu_1590_p2 = (sub_ln1017_1_fu_1585_p2 + select_ln996_1_fu_1578_p3);

assign add_ln1017_fu_1538_p2 = (sub_ln1017_fu_1533_p2 + select_ln996_fu_1526_p3);

assign add_ln590_1_fu_566_p2 = ($signed(F2_1_fu_554_p2) + $signed(12'd4083));

assign add_ln590_fu_392_p2 = ($signed(F2_fu_380_p2) + $signed(12'd4083));

assign add_ln870_fu_871_p2 = (i_V_fu_206 + 5'd1);

assign and_ln1002_1_fu_1273_p2 = (xor_ln1002_fu_1262_p2 & p_Result_23_reg_1947);

assign and_ln1002_fu_1244_p2 = (sext_ln990_reg_1917 & or_ln1002_1_fu_1238_p2);

assign and_ln590_1_fu_657_p2 = (xor_ln591_1_fu_651_p2 & icmp_ln590_1_fu_560_p2);

assign and_ln590_fu_483_p2 = (xor_ln591_fu_477_p2 & icmp_ln590_fu_386_p2);

assign and_ln591_1_fu_632_p2 = (xor_ln580_1_fu_627_p2 & icmp_ln591_1_fu_586_p2);

assign and_ln591_fu_458_p2 = (xor_ln580_fu_453_p2 & icmp_ln591_fu_412_p2);

assign and_ln594_1_fu_717_p2 = (icmp_ln594_reg_1751 & and_ln590_reg_1756);

assign and_ln594_2_fu_669_p2 = (xor_ln594_1_fu_663_p2 & and_ln590_1_fu_657_p2);

assign and_ln594_3_fu_744_p2 = (icmp_ln594_1_reg_1786 & and_ln590_1_reg_1791);

assign and_ln594_fu_495_p2 = (xor_ln594_fu_489_p2 & and_ln590_fu_483_p2);

assign and_ln612_1_fu_695_p2 = (xor_ln590_1_fu_689_p2 & icmp_ln612_1_fu_602_p2);

assign and_ln612_fu_521_p2 = (xor_ln590_fu_515_p2 & icmp_ln612_fu_428_p2);

assign and_ln999_fu_1354_p2 = (icmp_ln999_1_fu_1308_p2 & icmp_ln1000_fu_1334_p2);

assign angles_V_address0 = i_V_cast_reg_1840;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ashr_ln595_1_fu_735_p2 = $signed(man_V_5_reg_1771) >>> zext_ln595_1_fu_731_p1;

assign ashr_ln595_fu_708_p2 = $signed(man_V_2_reg_1736) >>> zext_ln595_fu_704_p1;

assign bitcast_ln709_2_fu_608_p1 = y_read_reg_1680;

assign bitcast_ln709_fu_434_p1 = x_read_reg_1686;

assign grp_fu_1627_p0 = zext_ln1171_1_fu_890_p1;

assign grp_fu_1635_p0 = zext_ln1171_1_fu_890_p1;

assign grp_fu_1643_p1 = 31'd4974;

assign i_V_cast_fu_877_p1 = i_V_fu_206;

assign icmp_ln1000_fu_1334_p2 = ((p_Result_13_fu_1329_p2 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln1002_fu_1249_p2 = ((and_ln1002_fu_1244_p2 != 34'd0) ? 1'b1 : 1'b0);

assign icmp_ln1007_fu_1268_p2 = (($signed(lsb_index_reg_1930) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1011_fu_1378_p2 = (($signed(lsb_index_1_fu_1293_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1057_fu_865_p2 = ((i_V_fu_206 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln1547_fu_902_p2 = (($signed(lhs_load_reg_1855) > $signed(17'd0)) ? 1'b1 : 1'b0);

assign icmp_ln580_1_fu_347_p2 = ((trunc_ln564_1_fu_321_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln580_fu_311_p2 = ((trunc_ln564_fu_285_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln590_1_fu_560_p2 = (($signed(F2_1_fu_554_p2) > $signed(12'd13)) ? 1'b1 : 1'b0);

assign icmp_ln590_fu_386_p2 = (($signed(F2_fu_380_p2) > $signed(12'd13)) ? 1'b1 : 1'b0);

assign icmp_ln591_1_fu_586_p2 = ((F2_1_fu_554_p2 == 12'd13) ? 1'b1 : 1'b0);

assign icmp_ln591_fu_412_p2 = ((F2_fu_380_p2 == 12'd13) ? 1'b1 : 1'b0);

assign icmp_ln594_1_fu_596_p2 = ((sh_amt_1_fu_578_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln594_fu_422_p2 = ((sh_amt_fu_404_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln612_1_fu_602_p2 = ((sh_amt_1_fu_578_p3 < 12'd17) ? 1'b1 : 1'b0);

assign icmp_ln612_fu_428_p2 = ((sh_amt_fu_404_p3 < 12'd17) ? 1'b1 : 1'b0);

assign icmp_ln988_1_fu_1137_p2 = ((theta_i_V_fu_202 == 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln988_fu_1040_p2 = ((grp_fu_1643_p2 == 31'd0) ? 1'b1 : 1'b0);

assign icmp_ln999_1_fu_1308_p2 = (($signed(tmp_18_fu_1298_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln999_fu_1209_p2 = (($signed(tmp_14_reg_1937) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign ireg_1_fu_317_p1 = grp_fu_266_p1;

assign ireg_fu_281_p1 = grp_fu_262_p1;


always @ (p_Result_26_fu_1175_p3) begin
    if (p_Result_26_fu_1175_p3[0] == 1'b1) begin
        l_1_fu_1183_p3 = 32'd0;
    end else if (p_Result_26_fu_1175_p3[1] == 1'b1) begin
        l_1_fu_1183_p3 = 32'd1;
    end else if (p_Result_26_fu_1175_p3[2] == 1'b1) begin
        l_1_fu_1183_p3 = 32'd2;
    end else if (p_Result_26_fu_1175_p3[3] == 1'b1) begin
        l_1_fu_1183_p3 = 32'd3;
    end else if (p_Result_26_fu_1175_p3[4] == 1'b1) begin
        l_1_fu_1183_p3 = 32'd4;
    end else if (p_Result_26_fu_1175_p3[5] == 1'b1) begin
        l_1_fu_1183_p3 = 32'd5;
    end else if (p_Result_26_fu_1175_p3[6] == 1'b1) begin
        l_1_fu_1183_p3 = 32'd6;
    end else if (p_Result_26_fu_1175_p3[7] == 1'b1) begin
        l_1_fu_1183_p3 = 32'd7;
    end else if (p_Result_26_fu_1175_p3[8] == 1'b1) begin
        l_1_fu_1183_p3 = 32'd8;
    end else if (p_Result_26_fu_1175_p3[9] == 1'b1) begin
        l_1_fu_1183_p3 = 32'd9;
    end else if (p_Result_26_fu_1175_p3[10] == 1'b1) begin
        l_1_fu_1183_p3 = 32'd10;
    end else if (p_Result_26_fu_1175_p3[11] == 1'b1) begin
        l_1_fu_1183_p3 = 32'd11;
    end else if (p_Result_26_fu_1175_p3[12] == 1'b1) begin
        l_1_fu_1183_p3 = 32'd12;
    end else if (p_Result_26_fu_1175_p3[13] == 1'b1) begin
        l_1_fu_1183_p3 = 32'd13;
    end else if (p_Result_26_fu_1175_p3[14] == 1'b1) begin
        l_1_fu_1183_p3 = 32'd14;
    end else if (p_Result_26_fu_1175_p3[15] == 1'b1) begin
        l_1_fu_1183_p3 = 32'd15;
    end else if (p_Result_26_fu_1175_p3[16] == 1'b1) begin
        l_1_fu_1183_p3 = 32'd16;
    end else if (p_Result_26_fu_1175_p3[17] == 1'b1) begin
        l_1_fu_1183_p3 = 32'd17;
    end else if (p_Result_26_fu_1175_p3[18] == 1'b1) begin
        l_1_fu_1183_p3 = 32'd18;
    end else if (p_Result_26_fu_1175_p3[19] == 1'b1) begin
        l_1_fu_1183_p3 = 32'd19;
    end else if (p_Result_26_fu_1175_p3[20] == 1'b1) begin
        l_1_fu_1183_p3 = 32'd20;
    end else if (p_Result_26_fu_1175_p3[21] == 1'b1) begin
        l_1_fu_1183_p3 = 32'd21;
    end else if (p_Result_26_fu_1175_p3[22] == 1'b1) begin
        l_1_fu_1183_p3 = 32'd22;
    end else if (p_Result_26_fu_1175_p3[23] == 1'b1) begin
        l_1_fu_1183_p3 = 32'd23;
    end else if (p_Result_26_fu_1175_p3[24] == 1'b1) begin
        l_1_fu_1183_p3 = 32'd24;
    end else if (p_Result_26_fu_1175_p3[25] == 1'b1) begin
        l_1_fu_1183_p3 = 32'd25;
    end else if (p_Result_26_fu_1175_p3[26] == 1'b1) begin
        l_1_fu_1183_p3 = 32'd26;
    end else if (p_Result_26_fu_1175_p3[27] == 1'b1) begin
        l_1_fu_1183_p3 = 32'd27;
    end else if (p_Result_26_fu_1175_p3[28] == 1'b1) begin
        l_1_fu_1183_p3 = 32'd28;
    end else if (p_Result_26_fu_1175_p3[29] == 1'b1) begin
        l_1_fu_1183_p3 = 32'd29;
    end else if (p_Result_26_fu_1175_p3[30] == 1'b1) begin
        l_1_fu_1183_p3 = 32'd30;
    end else if (p_Result_26_fu_1175_p3[31] == 1'b1) begin
        l_1_fu_1183_p3 = 32'd31;
    end else begin
        l_1_fu_1183_p3 = 32'd32;
    end
end

assign l_fu_1095_p1 = tmp_fu_1087_p3[31:0];

assign lhs_1_fu_907_p3 = {{r_V_1_load_1_reg_1850}, {13'd0}};

assign lhs_2_fu_914_p3 = {{lhs_load_reg_1855}, {13'd0}};

assign lsb_index_1_fu_1293_p2 = ($signed(sub_ln997_1_reg_1975) + $signed(32'd4294967272));

assign lsb_index_fu_1105_p2 = ($signed(sub_ln997_fu_1099_p2) + $signed(32'd4294967272));

assign lshr_ln1000_1_fu_1323_p2 = 17'd131071 >> zext_ln1000_1_fu_1319_p1;

assign lshr_ln1000_fu_1223_p2 = 34'd17179869183 >> zext_ln1000_fu_1219_p1;

assign lshr_ln1007_fu_1413_p2 = sext_ln990_reg_1917 >> zext_ln1007_fu_1409_p1;

assign lshr_ln1011_fu_1468_p2 = zext_ln1010_fu_1456_p1 >> zext_ln1011_fu_1464_p1;

assign m_1_fu_1432_p2 = (zext_ln1004_fu_1425_p1 + zext_ln1014_fu_1429_p1);

assign m_4_fu_1489_p3 = ((icmp_ln1011_reg_2007[0:0] == 1'b1) ? lshr_ln1011_fu_1468_p2 : shl_ln1012_fu_1483_p2);

assign m_5_fu_1499_p2 = (m_4_fu_1489_p3 + zext_ln1014_1_fu_1496_p1);

assign m_fu_1418_p3 = ((icmp_ln1007_reg_1997[0:0] == 1'b1) ? lshr_ln1007_fu_1413_p2 : shl_ln1008_fu_1399_p2);

assign man_V_1_fu_367_p2 = (54'd0 - zext_ln578_fu_363_p1);

assign man_V_2_fu_373_p3 = ((p_Result_17_reg_1692[0:0] == 1'b1) ? man_V_1_fu_367_p2 : zext_ln578_fu_363_p1);

assign man_V_4_fu_541_p2 = (54'd0 - zext_ln578_1_fu_537_p1);

assign man_V_5_fu_547_p3 = ((p_Result_19_reg_1714[0:0] == 1'b1) ? man_V_4_fu_541_p2 : zext_ln578_1_fu_537_p1);

assign or_ln1002_1_fu_1238_p2 = (shl_ln1002_fu_1232_p2 | lshr_ln1000_fu_1223_p2);

assign or_ln590_1_fu_683_p2 = (or_ln591_1_fu_646_p2 | icmp_ln590_1_fu_560_p2);

assign or_ln590_fu_509_p2 = (or_ln591_fu_472_p2 | icmp_ln590_fu_386_p2);

assign or_ln591_1_fu_646_p2 = (icmp_ln591_1_fu_586_p2 | icmp_ln580_1_reg_1729);

assign or_ln591_fu_472_p2 = (icmp_ln591_fu_412_p2 | icmp_ln580_reg_1707);

integer ap_tvar_int_0;

always @ (tmp_V_5_fu_1157_p3) begin
    for (ap_tvar_int_0 = 17 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 16 - 0) begin
            p_Result_11_fu_1165_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_11_fu_1165_p4[ap_tvar_int_0] = tmp_V_5_fu_1157_p3[16 - ap_tvar_int_0];
        end
    end
end

assign p_Result_13_fu_1329_p2 = (tmp_V_5_reg_1968 & lshr_ln1000_1_fu_1323_p2);

assign p_Result_14_fu_1365_p3 = tmp_V_5_reg_1968[add_ln1002_fu_1360_p2];

assign p_Result_18_fu_356_p3 = {{1'd1}, {trunc_ln574_reg_1702}};

assign p_Result_20_fu_530_p3 = {{1'd1}, {trunc_ln574_1_reg_1724}};

assign p_Result_21_fu_1045_p3 = grp_fu_1643_p2[32'd30];

assign p_Result_22_fu_1079_p3 = {{30'd1073741823}, {p_Result_s_fu_1069_p4}};

assign p_Result_23_fu_1125_p3 = sext_ln990_fu_1066_p1[lsb_index_fu_1105_p2];

assign p_Result_24_fu_1551_p5 = {{zext_ln1004_1_fu_1523_p1[63:32]}, {tmp_3_fu_1544_p3}, {zext_ln1004_1_fu_1523_p1[22:0]}};

assign p_Result_25_fu_1143_p3 = theta_i_V_fu_202[32'd16];

assign p_Result_26_fu_1175_p3 = {{15'd32767}, {p_Result_11_fu_1165_p4}};

assign p_Result_27_fu_1603_p5 = {{zext_ln1015_fu_1575_p1[63:32]}, {tmp_4_fu_1596_p3}, {zext_ln1015_fu_1575_p1[22:0]}};

integer ap_tvar_int_1;

always @ (sext_ln990_fu_1066_p1) begin
    for (ap_tvar_int_1 = 34 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 33 - 0) begin
            p_Result_s_fu_1069_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            p_Result_s_fu_1069_p4[ap_tvar_int_1] = sext_ln990_fu_1066_p1[33 - ap_tvar_int_1];
        end
    end
end

assign r = ((icmp_ln988_reg_1902[0:0] == 1'b1) ? 32'd0 : LD_2_fu_1563_p1);

assign ret_V_1_fu_926_p2 = ($signed(lhs_2_fu_914_p3) - $signed(grp_fu_1635_p2));

assign ret_V_2_fu_931_p2 = ($signed(lhs_1_fu_907_p3) - $signed(grp_fu_1627_p2));

assign ret_V_3_fu_936_p2 = ($signed(lhs_2_fu_914_p3) + $signed(grp_fu_1635_p2));

assign ret_V_fu_921_p2 = ($signed(lhs_1_fu_907_p3) + $signed(grp_fu_1627_p2));

assign select_ln1007_fu_1285_p3 = ((icmp_ln1007_fu_1268_p2[0:0] == 1'b1) ? select_ln999_fu_1278_p3 : and_ln1002_1_fu_1273_p2);

assign select_ln1548_fu_825_p3 = ((tmp_12_fu_817_p3[0:0] == 1'b1) ? 17'd25735 : 17'd0);

assign select_ln591_1_fu_638_p3 = ((and_ln591_1_fu_632_p2[0:0] == 1'b1) ? trunc_ln592_1_fu_592_p1 : 17'd0);

assign select_ln591_fu_464_p3 = ((and_ln591_fu_458_p2[0:0] == 1'b1) ? trunc_ln592_fu_418_p1 : 17'd0);

assign select_ln594_1_fu_721_p3 = ((and_ln594_1_fu_717_p2[0:0] == 1'b1) ? trunc_ln595_fu_713_p1 : select_ln594_reg_1761);

assign select_ln594_2_fu_675_p3 = ((and_ln594_2_fu_669_p2[0:0] == 1'b1) ? select_ln597_1_fu_619_p3 : select_ln591_1_fu_638_p3);

assign select_ln594_3_fu_748_p3 = ((and_ln594_3_fu_744_p2[0:0] == 1'b1) ? trunc_ln595_1_fu_740_p1 : select_ln594_2_reg_1796);

assign select_ln594_fu_501_p3 = ((and_ln594_fu_495_p2[0:0] == 1'b1) ? select_ln597_fu_445_p3 : select_ln591_fu_464_p3);

assign select_ln597_1_fu_619_p3 = ((tmp_10_fu_611_p3[0:0] == 1'b1) ? 17'd131071 : 17'd0);

assign select_ln597_fu_445_p3 = ((tmp_8_fu_437_p3[0:0] == 1'b1) ? 17'd131071 : 17'd0);

assign select_ln612_1_fu_784_p3 = ((and_ln612_1_reg_1801[0:0] == 1'b1) ? shl_ln613_1_fu_779_p2 : select_ln594_3_reg_1821);

assign select_ln612_fu_763_p3 = ((and_ln612_reg_1766[0:0] == 1'b1) ? shl_ln613_fu_758_p2 : select_ln594_1_reg_1811);

assign select_ln996_1_fu_1578_p3 = ((p_Result_15_reg_2032[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln996_fu_1526_p3 = ((p_Result_8_reg_2022[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln999_fu_1278_p3 = ((icmp_ln999_fu_1209_p2[0:0] == 1'b1) ? icmp_ln1002_fu_1249_p2 : p_Result_23_reg_1947);

assign sext_ln590_1_fu_728_p1 = sh_amt_1_reg_1776;

assign sext_ln590_1cast_fu_776_p1 = sext_ln590_1_reg_1816[16:0];

assign sext_ln590_fu_701_p1 = sh_amt_reg_1741;

assign sext_ln590cast_fu_755_p1 = sext_ln590_reg_1806[16:0];

assign sext_ln990_fu_1066_p1 = $signed(tmp_V_4_reg_1912);

assign sh_amt_1_fu_578_p3 = ((icmp_ln590_1_fu_560_p2[0:0] == 1'b1) ? add_ln590_1_fu_566_p2 : sub_ln590_1_fu_572_p2);

assign sh_amt_fu_404_p3 = ((icmp_ln590_fu_386_p2[0:0] == 1'b1) ? add_ln590_fu_392_p2 : sub_ln590_fu_398_p2);

assign shl_ln1002_fu_1232_p2 = 34'd1 << zext_ln1002_fu_1229_p1;

assign shl_ln1008_fu_1399_p2 = sext_ln990_reg_1917 << zext_ln1008_fu_1395_p1;

assign shl_ln1012_fu_1483_p2 = zext_ln1010_fu_1456_p1 << zext_ln1012_fu_1479_p1;

assign shl_ln613_1_fu_779_p2 = trunc_ln592_1_reg_1781 << sext_ln590_1cast_fu_776_p1;

assign shl_ln613_fu_758_p2 = trunc_ln592_reg_1746 << sext_ln590cast_fu_755_p1;

assign sub_ln1000_1_fu_1314_p2 = (5'd10 - trunc_ln1000_1_reg_1987);

assign sub_ln1000_fu_1214_p2 = ($signed(6'd59) - $signed(trunc_ln1000_reg_1942));

assign sub_ln1008_fu_1390_p2 = (32'd25 - sub_ln997_reg_1924);

assign sub_ln1012_fu_1474_p2 = (32'd25 - sub_ln997_1_reg_1975);

assign sub_ln1017_1_fu_1585_p2 = (8'd4 - trunc_ln996_1_reg_1992);

assign sub_ln1017_fu_1533_p2 = (8'd8 - trunc_ln996_reg_1953);

assign sub_ln590_1_fu_572_p2 = (12'd13 - F2_1_fu_554_p2);

assign sub_ln590_fu_398_p2 = (12'd13 - F2_fu_380_p2);

assign sub_ln997_1_fu_1191_p2 = (32'd17 - l_1_fu_1183_p3);

assign sub_ln997_fu_1099_p2 = (32'd34 - l_fu_1095_p1);

assign theta = ((icmp_ln988_1_reg_1958[0:0] == 1'b1) ? 32'd0 : LD_3_fu_1615_p1);

assign theta_i_V_1_fu_1001_p2 = (zext_ln1171_fu_997_p1 + theta_i_V_fu_202);

assign theta_i_V_2_fu_1007_p2 = (theta_i_V_fu_202 - zext_ln1171_fu_997_p1);

assign theta_i_V_3_fu_1013_p3 = ((icmp_ln1547_reg_1877[0:0] == 1'b1) ? theta_i_V_1_fu_1001_p2 : theta_i_V_2_fu_1007_p2);

assign tmp_10_fu_611_p3 = bitcast_ln709_2_fu_608_p1[32'd31];

assign tmp_11_fu_797_p3 = x_i_V_fu_769_p3[32'd16];

assign tmp_12_fu_817_p3 = x_i_V_fu_769_p3[32'd16];

assign tmp_15_fu_1255_p3 = lsb_index_reg_1930[32'd31];

assign tmp_18_fu_1298_p4 = {{lsb_index_1_fu_1293_p2[31:1]}};

assign tmp_19_fu_1340_p3 = lsb_index_1_fu_1293_p2[32'd31];

assign tmp_1_fu_941_p4 = {{ret_V_fu_921_p2[29:13]}};

assign tmp_2_fu_951_p4 = {{ret_V_2_fu_931_p2[29:13]}};

assign tmp_3_fu_1544_p3 = {{p_Result_21_reg_1907}, {add_ln1017_fu_1538_p2}};

assign tmp_4_fu_1596_p3 = {{p_Result_25_reg_1963}, {add_ln1017_1_fu_1590_p2}};

assign tmp_5_fu_969_p4 = {{ret_V_1_fu_926_p2[29:13]}};

assign tmp_6_fu_979_p4 = {{ret_V_3_fu_936_p2[29:13]}};

assign tmp_8_fu_437_p3 = bitcast_ln709_fu_434_p1[32'd31];

assign tmp_V_2_fu_1151_p2 = (17'd0 - theta_i_V_fu_202);

assign tmp_V_4_fu_1058_p3 = ((p_Result_21_fu_1045_p3[0:0] == 1'b1) ? tmp_V_fu_1052_p2 : trunc_ln1168_fu_1037_p1);

assign tmp_V_5_fu_1157_p3 = ((p_Result_25_fu_1143_p3[0:0] == 1'b1) ? tmp_V_2_fu_1151_p2 : theta_i_V_fu_202);

assign tmp_V_fu_1052_p2 = (30'd0 - trunc_ln1168_fu_1037_p1);


always @ (p_Result_22_fu_1079_p3) begin
    if (p_Result_22_fu_1079_p3[0] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd0;
    end else if (p_Result_22_fu_1079_p3[1] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd1;
    end else if (p_Result_22_fu_1079_p3[2] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd2;
    end else if (p_Result_22_fu_1079_p3[3] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd3;
    end else if (p_Result_22_fu_1079_p3[4] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd4;
    end else if (p_Result_22_fu_1079_p3[5] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd5;
    end else if (p_Result_22_fu_1079_p3[6] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd6;
    end else if (p_Result_22_fu_1079_p3[7] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd7;
    end else if (p_Result_22_fu_1079_p3[8] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd8;
    end else if (p_Result_22_fu_1079_p3[9] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd9;
    end else if (p_Result_22_fu_1079_p3[10] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd10;
    end else if (p_Result_22_fu_1079_p3[11] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd11;
    end else if (p_Result_22_fu_1079_p3[12] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd12;
    end else if (p_Result_22_fu_1079_p3[13] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd13;
    end else if (p_Result_22_fu_1079_p3[14] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd14;
    end else if (p_Result_22_fu_1079_p3[15] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd15;
    end else if (p_Result_22_fu_1079_p3[16] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd16;
    end else if (p_Result_22_fu_1079_p3[17] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd17;
    end else if (p_Result_22_fu_1079_p3[18] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd18;
    end else if (p_Result_22_fu_1079_p3[19] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd19;
    end else if (p_Result_22_fu_1079_p3[20] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd20;
    end else if (p_Result_22_fu_1079_p3[21] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd21;
    end else if (p_Result_22_fu_1079_p3[22] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd22;
    end else if (p_Result_22_fu_1079_p3[23] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd23;
    end else if (p_Result_22_fu_1079_p3[24] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd24;
    end else if (p_Result_22_fu_1079_p3[25] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd25;
    end else if (p_Result_22_fu_1079_p3[26] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd26;
    end else if (p_Result_22_fu_1079_p3[27] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd27;
    end else if (p_Result_22_fu_1079_p3[28] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd28;
    end else if (p_Result_22_fu_1079_p3[29] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd29;
    end else if (p_Result_22_fu_1079_p3[30] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd30;
    end else if (p_Result_22_fu_1079_p3[31] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd31;
    end else if (p_Result_22_fu_1079_p3[32] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd32;
    end else if (p_Result_22_fu_1079_p3[33] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd33;
    end else if (p_Result_22_fu_1079_p3[34] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd34;
    end else if (p_Result_22_fu_1079_p3[35] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd35;
    end else if (p_Result_22_fu_1079_p3[36] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd36;
    end else if (p_Result_22_fu_1079_p3[37] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd37;
    end else if (p_Result_22_fu_1079_p3[38] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd38;
    end else if (p_Result_22_fu_1079_p3[39] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd39;
    end else if (p_Result_22_fu_1079_p3[40] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd40;
    end else if (p_Result_22_fu_1079_p3[41] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd41;
    end else if (p_Result_22_fu_1079_p3[42] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd42;
    end else if (p_Result_22_fu_1079_p3[43] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd43;
    end else if (p_Result_22_fu_1079_p3[44] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd44;
    end else if (p_Result_22_fu_1079_p3[45] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd45;
    end else if (p_Result_22_fu_1079_p3[46] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd46;
    end else if (p_Result_22_fu_1079_p3[47] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd47;
    end else if (p_Result_22_fu_1079_p3[48] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd48;
    end else if (p_Result_22_fu_1079_p3[49] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd49;
    end else if (p_Result_22_fu_1079_p3[50] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd50;
    end else if (p_Result_22_fu_1079_p3[51] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd51;
    end else if (p_Result_22_fu_1079_p3[52] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd52;
    end else if (p_Result_22_fu_1079_p3[53] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd53;
    end else if (p_Result_22_fu_1079_p3[54] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd54;
    end else if (p_Result_22_fu_1079_p3[55] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd55;
    end else if (p_Result_22_fu_1079_p3[56] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd56;
    end else if (p_Result_22_fu_1079_p3[57] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd57;
    end else if (p_Result_22_fu_1079_p3[58] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd58;
    end else if (p_Result_22_fu_1079_p3[59] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd59;
    end else if (p_Result_22_fu_1079_p3[60] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd60;
    end else if (p_Result_22_fu_1079_p3[61] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd61;
    end else if (p_Result_22_fu_1079_p3[62] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd62;
    end else if (p_Result_22_fu_1079_p3[63] == 1'b1) begin
        tmp_fu_1087_p3 = 64'd63;
    end else begin
        tmp_fu_1087_p3 = 64'd64;
    end
end

assign tobool34_i_i713_fu_1384_p2 = (xor_ln1002_1_fu_1348_p2 & a_1_fu_1372_p2);

assign trunc_ln1000_1_fu_1201_p1 = sub_ln997_1_fu_1191_p2[4:0];

assign trunc_ln1000_fu_1121_p1 = sub_ln997_fu_1099_p2[5:0];

assign trunc_ln1168_fu_1037_p1 = grp_fu_1643_p2[29:0];

assign trunc_ln564_1_fu_321_p1 = ireg_1_fu_317_p1[62:0];

assign trunc_ln564_fu_285_p1 = ireg_fu_281_p1[62:0];

assign trunc_ln574_1_fu_343_p1 = ireg_1_fu_317_p1[51:0];

assign trunc_ln574_fu_307_p1 = ireg_fu_281_p1[51:0];

assign trunc_ln592_1_fu_592_p1 = man_V_5_fu_547_p3[16:0];

assign trunc_ln592_fu_418_p1 = man_V_2_fu_373_p3[16:0];

assign trunc_ln595_1_fu_740_p1 = ashr_ln595_1_fu_735_p2[16:0];

assign trunc_ln595_fu_713_p1 = ashr_ln595_fu_708_p2[16:0];

assign trunc_ln996_1_fu_1205_p1 = l_1_fu_1183_p3[7:0];

assign trunc_ln996_fu_1133_p1 = tmp_fu_1087_p3[7:0];

assign trunc_ln997_fu_1197_p1 = sub_ln997_1_fu_1191_p2[16:0];

assign x_i_V_1_fu_805_p2 = (17'd0 - x_i_V_fu_769_p3);

assign x_i_V_2_fu_841_p3 = ((tmp_11_fu_797_p3[0:0] == 1'b1) ? x_i_V_1_fu_805_p2 : x_i_V_fu_769_p3);

assign x_i_V_3_fu_961_p3 = ((icmp_ln1547_fu_902_p2[0:0] == 1'b1) ? tmp_1_fu_941_p4 : tmp_2_fu_951_p4);

assign x_i_V_fu_769_p3 = ((icmp_ln580_reg_1707[0:0] == 1'b1) ? 17'd0 : select_ln612_fu_763_p3);

assign xor_ln1002_1_fu_1348_p2 = (tmp_19_fu_1340_p3 ^ 1'd1);

assign xor_ln1002_fu_1262_p2 = (tmp_15_fu_1255_p3 ^ 1'd1);

assign xor_ln580_1_fu_627_p2 = (icmp_ln580_1_reg_1729 ^ 1'd1);

assign xor_ln580_fu_453_p2 = (icmp_ln580_reg_1707 ^ 1'd1);

assign xor_ln590_1_fu_689_p2 = (or_ln590_1_fu_683_p2 ^ 1'd1);

assign xor_ln590_fu_515_p2 = (or_ln590_fu_509_p2 ^ 1'd1);

assign xor_ln591_1_fu_651_p2 = (or_ln591_1_fu_646_p2 ^ 1'd1);

assign xor_ln591_fu_477_p2 = (or_ln591_fu_472_p2 ^ 1'd1);

assign xor_ln594_1_fu_663_p2 = (icmp_ln594_1_fu_596_p2 ^ 1'd1);

assign xor_ln594_fu_489_p2 = (icmp_ln594_fu_422_p2 ^ 1'd1);

assign y_i_V_1_fu_811_p2 = (17'd0 - y_i_V_fu_790_p3);

assign y_i_V_2_fu_833_p3 = ((tmp_11_fu_797_p3[0:0] == 1'b1) ? y_i_V_1_fu_811_p2 : y_i_V_fu_790_p3);

assign y_i_V_3_fu_989_p3 = ((icmp_ln1547_fu_902_p2[0:0] == 1'b1) ? tmp_5_fu_969_p4 : tmp_6_fu_979_p4);

assign y_i_V_fu_790_p3 = ((icmp_ln580_1_reg_1729[0:0] == 1'b1) ? 17'd0 : select_ln612_1_fu_784_p3);

assign zext_ln1000_1_fu_1319_p1 = sub_ln1000_1_fu_1314_p2;

assign zext_ln1000_fu_1219_p1 = sub_ln1000_fu_1214_p2;

assign zext_ln1002_fu_1229_p1 = lsb_index_reg_1930;

assign zext_ln1004_1_fu_1523_p1 = m_9_reg_2017;

assign zext_ln1004_fu_1425_p1 = m_fu_1418_p3;

assign zext_ln1007_fu_1409_p1 = add_ln1007_fu_1404_p2;

assign zext_ln1008_fu_1395_p1 = sub_ln1008_fu_1390_p2;

assign zext_ln1010_fu_1456_p1 = tmp_V_5_reg_1968;

assign zext_ln1011_fu_1464_p1 = add_ln1011_fu_1459_p2;

assign zext_ln1012_fu_1479_p1 = sub_ln1012_fu_1474_p2;

assign zext_ln1014_1_fu_1496_p1 = tobool34_i_i713_reg_2012;

assign zext_ln1014_fu_1429_p1 = select_ln1007_reg_2002;

assign zext_ln1015_fu_1575_p1 = m_8_reg_2027;

assign zext_ln1171_1_fu_890_p1 = Kvalues_V_q0;

assign zext_ln1171_fu_997_p1 = angles_V_q0;

assign zext_ln494_1_fu_527_p1 = exp_tmp_1_reg_1719;

assign zext_ln494_fu_353_p1 = exp_tmp_reg_1697;

assign zext_ln578_1_fu_537_p1 = p_Result_20_fu_530_p3;

assign zext_ln578_fu_363_p1 = p_Result_18_fu_356_p3;

assign zext_ln595_1_fu_731_p1 = $unsigned(sext_ln590_1_fu_728_p1);

assign zext_ln595_fu_704_p1 = $unsigned(sext_ln590_fu_701_p1);

always @ (posedge ap_clk) begin
    i_V_cast_reg_1840[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
end

endmodule //cordiccart2pol
