# Hi, I'm Prathamesh ğŸ‘‹  

ğŸ” **VLSI Engineer | RTL Design | Digital Verification**

VLSI engineer with interests in RTL design, digital verification, and system-level understanding.  
Completed a PG Diploma in VLSI Design from C-DAC ACTS, Pune, with a focus on **frontend design and verification workflows**.

---
 
## ğŸš€ About Me
I work primarily in **digital design and verification**, with a design-oriented mindset that helps identify **failure modes and corner cases early**.
I am actively strengthening my skills in **SystemVerilog and UVM-based verification**, along with **Linux and TCL-based automation**, through hands-on coursework and projects.

---

## ğŸ“ Education & Training
**PG Diploma in VLSI Design** â€” *C-DAC ACTS, Pune*  
- Frontend RTL Design  
- SystemVerilog & UVM Verification  
- Digital System Architecture  
- Linux, TCL & Automation  

**Bachelor's Degree in Engineering** â€” *Electronics / E&TC*  

---

## ğŸ› ï¸ Technical Skills

### HDL & Programming
- Verilog  
- SystemVerilog & UVM Verification  
- C/C++
- Python
  
### EDA Tools
- Xilinx Vivado  
- Questasim  
- EDA playground
  
### Scripting & Environment
- Linux  
- TCL  
- Bash  

---

## ğŸ› ï¸ Projects
### Academic VLSI Project (C-DAC)
- Design and Verification of AXI4 lite to APB bridge
- RTL design with verification  
- Timing-aware implementation
  
### BE Final Year Project â€” Modern Electronic Control Unit (ECU) for Electric Two-Wheeler
- Developed an **embedded ECU** for electric two-wheelers integrating multiple sensors and control units
- Implemented **fault detection, safety interlocks, and protective mechanisms** to enhance rider and system safety

---
 
## ğŸ“Œ Core Strengths
- Design-aware verification mindset  
- Strong understanding of **setup/hold, timing paths, and CDC basics**  
- Efficient RTL debugging and failure analysis  
- Comfortable with **scripted and tool-driven workflows**

---

## ğŸ“« Connect With Me
- ğŸ’¼ [LinkedIn](https://www.linkedin.com/in/prathamesh-kapure-472a30266)
- ğŸ’» [GitHub](https://github.com/PrathameshKapure19)

---
