# zno

Playground for learning/experimenting with the design of a superscalar, 
out-of-order RISC-V (RV32I) microprocessor. 

```
├── docs    - (untracked) ZNO core documentation
├── models  - Design experiments, models, simulation
├── rvfw    - RISC-V test code
├── src     - Chisel (behavioral RTL and testbenches)
└── synth   - (untracked) Tools for synthesis/physical implementation
```

