|ppl_cpu
clk => clk.IN8
reset => reset.IN7
keys[0] => keys[0].IN1
keys[1] => keys[1].IN1
keys[2] => keys[2].IN1
keys[3] => keys[3].IN1
keys[4] => keys[4].IN1
keys[5] => keys[5].IN1
keys[6] => keys[6].IN1
keys[7] => keys[7].IN1
keys[8] => keys[8].IN1
keys[9] => keys[9].IN1
display_0[0] << ppl_io:io.port7
display_0[1] << ppl_io:io.port7
display_0[2] << ppl_io:io.port7
display_0[3] << ppl_io:io.port7
display_0[4] << ppl_io:io.port7
display_0[5] << ppl_io:io.port7
display_0[6] << ppl_io:io.port7
display_1[0] << ppl_io:io.port8
display_1[1] << ppl_io:io.port8
display_1[2] << ppl_io:io.port8
display_1[3] << ppl_io:io.port8
display_1[4] << ppl_io:io.port8
display_1[5] << ppl_io:io.port8
display_1[6] << ppl_io:io.port8
display_2[0] << ppl_io:io.port9
display_2[1] << ppl_io:io.port9
display_2[2] << ppl_io:io.port9
display_2[3] << ppl_io:io.port9
display_2[4] << ppl_io:io.port9
display_2[5] << ppl_io:io.port9
display_2[6] << ppl_io:io.port9
display_3[0] << ppl_io:io.port10
display_3[1] << ppl_io:io.port10
display_3[2] << ppl_io:io.port10
display_3[3] << ppl_io:io.port10
display_3[4] << ppl_io:io.port10
display_3[5] << ppl_io:io.port10
display_3[6] << ppl_io:io.port10
display_4[0] << ppl_io:io.port11
display_4[1] << ppl_io:io.port11
display_4[2] << ppl_io:io.port11
display_4[3] << ppl_io:io.port11
display_4[4] << ppl_io:io.port11
display_4[5] << ppl_io:io.port11
display_4[6] << ppl_io:io.port11
display_5[0] << ppl_io:io.port12
display_5[1] << ppl_io:io.port12
display_5[2] << ppl_io:io.port12
display_5[3] << ppl_io:io.port12
display_5[4] << ppl_io:io.port12
display_5[5] << ppl_io:io.port12
display_5[6] << ppl_io:io.port12


|ppl_cpu|ppl_regF:regF
clk => pcOut[0]~reg0.CLK
clk => pcOut[1]~reg0.CLK
clk => pcOut[2]~reg0.CLK
clk => pcOut[3]~reg0.CLK
clk => pcOut[4]~reg0.CLK
clk => pcOut[5]~reg0.CLK
clk => pcOut[6]~reg0.CLK
clk => pcOut[7]~reg0.CLK
clk => pcOut[8]~reg0.CLK
clk => pcOut[9]~reg0.CLK
clk => pcOut[10]~reg0.CLK
clk => pcOut[11]~reg0.CLK
clk => pcOut[12]~reg0.CLK
clk => pcOut[13]~reg0.CLK
clk => pcOut[14]~reg0.CLK
clk => pcOut[15]~reg0.CLK
clk => pcOut[16]~reg0.CLK
clk => pcOut[17]~reg0.CLK
clk => pcOut[18]~reg0.CLK
clk => pcOut[19]~reg0.CLK
clk => pcOut[20]~reg0.CLK
clk => pcOut[21]~reg0.CLK
clk => pcOut[22]~reg0.CLK
clk => pcOut[23]~reg0.CLK
clk => pcOut[24]~reg0.CLK
clk => pcOut[25]~reg0.CLK
clk => pcOut[26]~reg0.CLK
clk => pcOut[27]~reg0.CLK
clk => pcOut[28]~reg0.CLK
clk => pcOut[29]~reg0.CLK
clk => pcOut[30]~reg0.CLK
clk => pcOut[31]~reg0.CLK
reset => pcOut[0]~reg0.ACLR
reset => pcOut[1]~reg0.ACLR
reset => pcOut[2]~reg0.PRESET
reset => pcOut[3]~reg0.PRESET
reset => pcOut[4]~reg0.PRESET
reset => pcOut[5]~reg0.PRESET
reset => pcOut[6]~reg0.PRESET
reset => pcOut[7]~reg0.PRESET
reset => pcOut[8]~reg0.PRESET
reset => pcOut[9]~reg0.PRESET
reset => pcOut[10]~reg0.PRESET
reset => pcOut[11]~reg0.PRESET
reset => pcOut[12]~reg0.PRESET
reset => pcOut[13]~reg0.PRESET
reset => pcOut[14]~reg0.PRESET
reset => pcOut[15]~reg0.PRESET
reset => pcOut[16]~reg0.PRESET
reset => pcOut[17]~reg0.PRESET
reset => pcOut[18]~reg0.PRESET
reset => pcOut[19]~reg0.PRESET
reset => pcOut[20]~reg0.PRESET
reset => pcOut[21]~reg0.PRESET
reset => pcOut[22]~reg0.PRESET
reset => pcOut[23]~reg0.PRESET
reset => pcOut[24]~reg0.PRESET
reset => pcOut[25]~reg0.PRESET
reset => pcOut[26]~reg0.PRESET
reset => pcOut[27]~reg0.PRESET
reset => pcOut[28]~reg0.PRESET
reset => pcOut[29]~reg0.PRESET
reset => pcOut[30]~reg0.PRESET
reset => pcOut[31]~reg0.PRESET
pcIn[0] => pcOut[0]~reg0.DATAIN
pcIn[1] => pcOut[1]~reg0.DATAIN
pcIn[2] => pcOut[2]~reg0.DATAIN
pcIn[3] => pcOut[3]~reg0.DATAIN
pcIn[4] => pcOut[4]~reg0.DATAIN
pcIn[5] => pcOut[5]~reg0.DATAIN
pcIn[6] => pcOut[6]~reg0.DATAIN
pcIn[7] => pcOut[7]~reg0.DATAIN
pcIn[8] => pcOut[8]~reg0.DATAIN
pcIn[9] => pcOut[9]~reg0.DATAIN
pcIn[10] => pcOut[10]~reg0.DATAIN
pcIn[11] => pcOut[11]~reg0.DATAIN
pcIn[12] => pcOut[12]~reg0.DATAIN
pcIn[13] => pcOut[13]~reg0.DATAIN
pcIn[14] => pcOut[14]~reg0.DATAIN
pcIn[15] => pcOut[15]~reg0.DATAIN
pcIn[16] => pcOut[16]~reg0.DATAIN
pcIn[17] => pcOut[17]~reg0.DATAIN
pcIn[18] => pcOut[18]~reg0.DATAIN
pcIn[19] => pcOut[19]~reg0.DATAIN
pcIn[20] => pcOut[20]~reg0.DATAIN
pcIn[21] => pcOut[21]~reg0.DATAIN
pcIn[22] => pcOut[22]~reg0.DATAIN
pcIn[23] => pcOut[23]~reg0.DATAIN
pcIn[24] => pcOut[24]~reg0.DATAIN
pcIn[25] => pcOut[25]~reg0.DATAIN
pcIn[26] => pcOut[26]~reg0.DATAIN
pcIn[27] => pcOut[27]~reg0.DATAIN
pcIn[28] => pcOut[28]~reg0.DATAIN
pcIn[29] => pcOut[29]~reg0.DATAIN
pcIn[30] => pcOut[30]~reg0.DATAIN
pcIn[31] => pcOut[31]~reg0.DATAIN
pcContinue => pcOut[0]~reg0.ENA
pcContinue => pcOut[2]~reg0.ENA
pcContinue => pcOut[31]~reg0.ENA
pcContinue => pcOut[30]~reg0.ENA
pcContinue => pcOut[29]~reg0.ENA
pcContinue => pcOut[28]~reg0.ENA
pcContinue => pcOut[27]~reg0.ENA
pcContinue => pcOut[26]~reg0.ENA
pcContinue => pcOut[25]~reg0.ENA
pcContinue => pcOut[24]~reg0.ENA
pcContinue => pcOut[23]~reg0.ENA
pcContinue => pcOut[22]~reg0.ENA
pcContinue => pcOut[21]~reg0.ENA
pcContinue => pcOut[20]~reg0.ENA
pcContinue => pcOut[19]~reg0.ENA
pcContinue => pcOut[18]~reg0.ENA
pcContinue => pcOut[17]~reg0.ENA
pcContinue => pcOut[16]~reg0.ENA
pcContinue => pcOut[15]~reg0.ENA
pcContinue => pcOut[14]~reg0.ENA
pcContinue => pcOut[13]~reg0.ENA
pcContinue => pcOut[12]~reg0.ENA
pcContinue => pcOut[11]~reg0.ENA
pcContinue => pcOut[10]~reg0.ENA
pcContinue => pcOut[9]~reg0.ENA
pcContinue => pcOut[8]~reg0.ENA
pcContinue => pcOut[7]~reg0.ENA
pcContinue => pcOut[6]~reg0.ENA
pcContinue => pcOut[5]~reg0.ENA
pcContinue => pcOut[4]~reg0.ENA
pcContinue => pcOut[3]~reg0.ENA
pcContinue => pcOut[1]~reg0.ENA
pcOut[0] <= pcOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[1] <= pcOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[2] <= pcOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[3] <= pcOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[4] <= pcOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[5] <= pcOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[6] <= pcOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[7] <= pcOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[8] <= pcOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[9] <= pcOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[10] <= pcOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[11] <= pcOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[12] <= pcOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[13] <= pcOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[14] <= pcOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[15] <= pcOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[16] <= pcOut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[17] <= pcOut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[18] <= pcOut[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[19] <= pcOut[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[20] <= pcOut[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[21] <= pcOut[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[22] <= pcOut[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[23] <= pcOut[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[24] <= pcOut[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[25] <= pcOut[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[26] <= pcOut[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[27] <= pcOut[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[28] <= pcOut[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[29] <= pcOut[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[30] <= pcOut[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[31] <= pcOut[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ppl_cpu|ppl_fetch:iFetch
clk => mem_clk.IN1
pcSrc[0] => pcSrc[0].IN1
pcSrc[1] => pcSrc[1].IN1
pcIn[0] => pc4[0].IN2
pcIn[1] => pc4[1].IN2
pcIn[2] => pcIn[2].IN1
pcIn[3] => pcIn[3].IN1
pcIn[4] => pcIn[4].IN1
pcIn[5] => pcIn[5].IN1
pcIn[6] => pcIn[6].IN1
pcIn[7] => pcIn[7].IN1
pcIn[8] => pcIn[8].IN1
pcIn[9] => pcIn[9].IN1
pcIn[10] => pcIn[10].IN1
pcIn[11] => pcIn[11].IN1
pcIn[12] => pcIn[12].IN1
pcIn[13] => pcIn[13].IN1
pcIn[14] => pcIn[14].IN1
pcIn[15] => pcIn[15].IN1
pcIn[16] => pcIn[16].IN1
pcIn[17] => pcIn[17].IN1
pcIn[18] => pcIn[18].IN1
pcIn[19] => pcIn[19].IN1
pcIn[20] => pcIn[20].IN1
pcIn[21] => pcIn[21].IN1
pcIn[22] => pcIn[22].IN1
pcIn[23] => pcIn[23].IN1
pcIn[24] => pcIn[24].IN1
pcIn[25] => pcIn[25].IN1
pcIn[26] => pcIn[26].IN1
pcIn[27] => pcIn[27].IN1
pcIn[28] => pcIn[28].IN1
pcIn[29] => pcIn[29].IN1
pcIn[30] => pcIn[30].IN1
pcIn[31] => pcIn[31].IN1
branchAddr[0] => branchAddr[0].IN1
branchAddr[1] => branchAddr[1].IN1
branchAddr[2] => branchAddr[2].IN1
branchAddr[3] => branchAddr[3].IN1
branchAddr[4] => branchAddr[4].IN1
branchAddr[5] => branchAddr[5].IN1
branchAddr[6] => branchAddr[6].IN1
branchAddr[7] => branchAddr[7].IN1
branchAddr[8] => branchAddr[8].IN1
branchAddr[9] => branchAddr[9].IN1
branchAddr[10] => branchAddr[10].IN1
branchAddr[11] => branchAddr[11].IN1
branchAddr[12] => branchAddr[12].IN1
branchAddr[13] => branchAddr[13].IN1
branchAddr[14] => branchAddr[14].IN1
branchAddr[15] => branchAddr[15].IN1
branchAddr[16] => branchAddr[16].IN1
branchAddr[17] => branchAddr[17].IN1
branchAddr[18] => branchAddr[18].IN1
branchAddr[19] => branchAddr[19].IN1
branchAddr[20] => branchAddr[20].IN1
branchAddr[21] => branchAddr[21].IN1
branchAddr[22] => branchAddr[22].IN1
branchAddr[23] => branchAddr[23].IN1
branchAddr[24] => branchAddr[24].IN1
branchAddr[25] => branchAddr[25].IN1
branchAddr[26] => branchAddr[26].IN1
branchAddr[27] => branchAddr[27].IN1
branchAddr[28] => branchAddr[28].IN1
branchAddr[29] => branchAddr[29].IN1
branchAddr[30] => branchAddr[30].IN1
branchAddr[31] => branchAddr[31].IN1
jrAddr[0] => jrAddr[0].IN1
jrAddr[1] => jrAddr[1].IN1
jrAddr[2] => jrAddr[2].IN1
jrAddr[3] => jrAddr[3].IN1
jrAddr[4] => jrAddr[4].IN1
jrAddr[5] => jrAddr[5].IN1
jrAddr[6] => jrAddr[6].IN1
jrAddr[7] => jrAddr[7].IN1
jrAddr[8] => jrAddr[8].IN1
jrAddr[9] => jrAddr[9].IN1
jrAddr[10] => jrAddr[10].IN1
jrAddr[11] => jrAddr[11].IN1
jrAddr[12] => jrAddr[12].IN1
jrAddr[13] => jrAddr[13].IN1
jrAddr[14] => jrAddr[14].IN1
jrAddr[15] => jrAddr[15].IN1
jrAddr[16] => jrAddr[16].IN1
jrAddr[17] => jrAddr[17].IN1
jrAddr[18] => jrAddr[18].IN1
jrAddr[19] => jrAddr[19].IN1
jrAddr[20] => jrAddr[20].IN1
jrAddr[21] => jrAddr[21].IN1
jrAddr[22] => jrAddr[22].IN1
jrAddr[23] => jrAddr[23].IN1
jrAddr[24] => jrAddr[24].IN1
jrAddr[25] => jrAddr[25].IN1
jrAddr[26] => jrAddr[26].IN1
jrAddr[27] => jrAddr[27].IN1
jrAddr[28] => jrAddr[28].IN1
jrAddr[29] => jrAddr[29].IN1
jrAddr[30] => jrAddr[30].IN1
jrAddr[31] => jrAddr[31].IN1
jalAddr[0] => jalAddr[0].IN1
jalAddr[1] => jalAddr[1].IN1
jalAddr[2] => jalAddr[2].IN1
jalAddr[3] => jalAddr[3].IN1
jalAddr[4] => jalAddr[4].IN1
jalAddr[5] => jalAddr[5].IN1
jalAddr[6] => jalAddr[6].IN1
jalAddr[7] => jalAddr[7].IN1
jalAddr[8] => jalAddr[8].IN1
jalAddr[9] => jalAddr[9].IN1
jalAddr[10] => jalAddr[10].IN1
jalAddr[11] => jalAddr[11].IN1
jalAddr[12] => jalAddr[12].IN1
jalAddr[13] => jalAddr[13].IN1
jalAddr[14] => jalAddr[14].IN1
jalAddr[15] => jalAddr[15].IN1
jalAddr[16] => jalAddr[16].IN1
jalAddr[17] => jalAddr[17].IN1
jalAddr[18] => jalAddr[18].IN1
jalAddr[19] => jalAddr[19].IN1
jalAddr[20] => jalAddr[20].IN1
jalAddr[21] => jalAddr[21].IN1
jalAddr[22] => jalAddr[22].IN1
jalAddr[23] => jalAddr[23].IN1
jalAddr[24] => jalAddr[24].IN1
jalAddr[25] => jalAddr[25].IN1
jalAddr[26] => jalAddr[26].IN1
jalAddr[27] => jalAddr[27].IN1
jalAddr[28] => jalAddr[28].IN1
jalAddr[29] => jalAddr[29].IN1
jalAddr[30] => jalAddr[30].IN1
jalAddr[31] => jalAddr[31].IN1
pc4[0] <= pc4[0].DB_MAX_OUTPUT_PORT_TYPE
pc4[1] <= pc4[1].DB_MAX_OUTPUT_PORT_TYPE
pc4[2] <= pc4[2].DB_MAX_OUTPUT_PORT_TYPE
pc4[3] <= pc4[3].DB_MAX_OUTPUT_PORT_TYPE
pc4[4] <= pc4[4].DB_MAX_OUTPUT_PORT_TYPE
pc4[5] <= pc4[5].DB_MAX_OUTPUT_PORT_TYPE
pc4[6] <= pc4[6].DB_MAX_OUTPUT_PORT_TYPE
pc4[7] <= pc4[7].DB_MAX_OUTPUT_PORT_TYPE
pc4[8] <= pc4[8].DB_MAX_OUTPUT_PORT_TYPE
pc4[9] <= pc4[9].DB_MAX_OUTPUT_PORT_TYPE
pc4[10] <= pc4[10].DB_MAX_OUTPUT_PORT_TYPE
pc4[11] <= pc4[11].DB_MAX_OUTPUT_PORT_TYPE
pc4[12] <= pc4[12].DB_MAX_OUTPUT_PORT_TYPE
pc4[13] <= pc4[13].DB_MAX_OUTPUT_PORT_TYPE
pc4[14] <= pc4[14].DB_MAX_OUTPUT_PORT_TYPE
pc4[15] <= pc4[15].DB_MAX_OUTPUT_PORT_TYPE
pc4[16] <= pc4[16].DB_MAX_OUTPUT_PORT_TYPE
pc4[17] <= pc4[17].DB_MAX_OUTPUT_PORT_TYPE
pc4[18] <= pc4[18].DB_MAX_OUTPUT_PORT_TYPE
pc4[19] <= pc4[19].DB_MAX_OUTPUT_PORT_TYPE
pc4[20] <= pc4[20].DB_MAX_OUTPUT_PORT_TYPE
pc4[21] <= pc4[21].DB_MAX_OUTPUT_PORT_TYPE
pc4[22] <= pc4[22].DB_MAX_OUTPUT_PORT_TYPE
pc4[23] <= pc4[23].DB_MAX_OUTPUT_PORT_TYPE
pc4[24] <= pc4[24].DB_MAX_OUTPUT_PORT_TYPE
pc4[25] <= pc4[25].DB_MAX_OUTPUT_PORT_TYPE
pc4[26] <= pc4[26].DB_MAX_OUTPUT_PORT_TYPE
pc4[27] <= pc4[27].DB_MAX_OUTPUT_PORT_TYPE
pc4[28] <= pc4[28].DB_MAX_OUTPUT_PORT_TYPE
pc4[29] <= pc4[29].DB_MAX_OUTPUT_PORT_TYPE
pc4[30] <= pc4[30].DB_MAX_OUTPUT_PORT_TYPE
pc4[31] <= pc4[31].DB_MAX_OUTPUT_PORT_TYPE
pcOut[0] <= mux4x32:selectPc.port5
pcOut[1] <= mux4x32:selectPc.port5
pcOut[2] <= mux4x32:selectPc.port5
pcOut[3] <= mux4x32:selectPc.port5
pcOut[4] <= mux4x32:selectPc.port5
pcOut[5] <= mux4x32:selectPc.port5
pcOut[6] <= mux4x32:selectPc.port5
pcOut[7] <= mux4x32:selectPc.port5
pcOut[8] <= mux4x32:selectPc.port5
pcOut[9] <= mux4x32:selectPc.port5
pcOut[10] <= mux4x32:selectPc.port5
pcOut[11] <= mux4x32:selectPc.port5
pcOut[12] <= mux4x32:selectPc.port5
pcOut[13] <= mux4x32:selectPc.port5
pcOut[14] <= mux4x32:selectPc.port5
pcOut[15] <= mux4x32:selectPc.port5
pcOut[16] <= mux4x32:selectPc.port5
pcOut[17] <= mux4x32:selectPc.port5
pcOut[18] <= mux4x32:selectPc.port5
pcOut[19] <= mux4x32:selectPc.port5
pcOut[20] <= mux4x32:selectPc.port5
pcOut[21] <= mux4x32:selectPc.port5
pcOut[22] <= mux4x32:selectPc.port5
pcOut[23] <= mux4x32:selectPc.port5
pcOut[24] <= mux4x32:selectPc.port5
pcOut[25] <= mux4x32:selectPc.port5
pcOut[26] <= mux4x32:selectPc.port5
pcOut[27] <= mux4x32:selectPc.port5
pcOut[28] <= mux4x32:selectPc.port5
pcOut[29] <= mux4x32:selectPc.port5
pcOut[30] <= mux4x32:selectPc.port5
pcOut[31] <= mux4x32:selectPc.port5
instOut[0] <= ppl_instmem:imem.port1
instOut[1] <= ppl_instmem:imem.port1
instOut[2] <= ppl_instmem:imem.port1
instOut[3] <= ppl_instmem:imem.port1
instOut[4] <= ppl_instmem:imem.port1
instOut[5] <= ppl_instmem:imem.port1
instOut[6] <= ppl_instmem:imem.port1
instOut[7] <= ppl_instmem:imem.port1
instOut[8] <= ppl_instmem:imem.port1
instOut[9] <= ppl_instmem:imem.port1
instOut[10] <= ppl_instmem:imem.port1
instOut[11] <= ppl_instmem:imem.port1
instOut[12] <= ppl_instmem:imem.port1
instOut[13] <= ppl_instmem:imem.port1
instOut[14] <= ppl_instmem:imem.port1
instOut[15] <= ppl_instmem:imem.port1
instOut[16] <= ppl_instmem:imem.port1
instOut[17] <= ppl_instmem:imem.port1
instOut[18] <= ppl_instmem:imem.port1
instOut[19] <= ppl_instmem:imem.port1
instOut[20] <= ppl_instmem:imem.port1
instOut[21] <= ppl_instmem:imem.port1
instOut[22] <= ppl_instmem:imem.port1
instOut[23] <= ppl_instmem:imem.port1
instOut[24] <= ppl_instmem:imem.port1
instOut[25] <= ppl_instmem:imem.port1
instOut[26] <= ppl_instmem:imem.port1
instOut[27] <= ppl_instmem:imem.port1
instOut[28] <= ppl_instmem:imem.port1
instOut[29] <= ppl_instmem:imem.port1
instOut[30] <= ppl_instmem:imem.port1
instOut[31] <= ppl_instmem:imem.port1


|ppl_cpu|ppl_fetch:iFetch|mux4x32:selectPc
in0[0] => Mux31.IN0
in0[1] => Mux30.IN0
in0[2] => Mux29.IN0
in0[3] => Mux28.IN0
in0[4] => Mux27.IN0
in0[5] => Mux26.IN0
in0[6] => Mux25.IN0
in0[7] => Mux24.IN0
in0[8] => Mux23.IN0
in0[9] => Mux22.IN0
in0[10] => Mux21.IN0
in0[11] => Mux20.IN0
in0[12] => Mux19.IN0
in0[13] => Mux18.IN0
in0[14] => Mux17.IN0
in0[15] => Mux16.IN0
in0[16] => Mux15.IN0
in0[17] => Mux14.IN0
in0[18] => Mux13.IN0
in0[19] => Mux12.IN0
in0[20] => Mux11.IN0
in0[21] => Mux10.IN0
in0[22] => Mux9.IN0
in0[23] => Mux8.IN0
in0[24] => Mux7.IN0
in0[25] => Mux6.IN0
in0[26] => Mux5.IN0
in0[27] => Mux4.IN0
in0[28] => Mux3.IN0
in0[29] => Mux2.IN0
in0[30] => Mux1.IN0
in0[31] => Mux0.IN0
in1[0] => Mux31.IN1
in1[1] => Mux30.IN1
in1[2] => Mux29.IN1
in1[3] => Mux28.IN1
in1[4] => Mux27.IN1
in1[5] => Mux26.IN1
in1[6] => Mux25.IN1
in1[7] => Mux24.IN1
in1[8] => Mux23.IN1
in1[9] => Mux22.IN1
in1[10] => Mux21.IN1
in1[11] => Mux20.IN1
in1[12] => Mux19.IN1
in1[13] => Mux18.IN1
in1[14] => Mux17.IN1
in1[15] => Mux16.IN1
in1[16] => Mux15.IN1
in1[17] => Mux14.IN1
in1[18] => Mux13.IN1
in1[19] => Mux12.IN1
in1[20] => Mux11.IN1
in1[21] => Mux10.IN1
in1[22] => Mux9.IN1
in1[23] => Mux8.IN1
in1[24] => Mux7.IN1
in1[25] => Mux6.IN1
in1[26] => Mux5.IN1
in1[27] => Mux4.IN1
in1[28] => Mux3.IN1
in1[29] => Mux2.IN1
in1[30] => Mux1.IN1
in1[31] => Mux0.IN1
in2[0] => Mux31.IN2
in2[1] => Mux30.IN2
in2[2] => Mux29.IN2
in2[3] => Mux28.IN2
in2[4] => Mux27.IN2
in2[5] => Mux26.IN2
in2[6] => Mux25.IN2
in2[7] => Mux24.IN2
in2[8] => Mux23.IN2
in2[9] => Mux22.IN2
in2[10] => Mux21.IN2
in2[11] => Mux20.IN2
in2[12] => Mux19.IN2
in2[13] => Mux18.IN2
in2[14] => Mux17.IN2
in2[15] => Mux16.IN2
in2[16] => Mux15.IN2
in2[17] => Mux14.IN2
in2[18] => Mux13.IN2
in2[19] => Mux12.IN2
in2[20] => Mux11.IN2
in2[21] => Mux10.IN2
in2[22] => Mux9.IN2
in2[23] => Mux8.IN2
in2[24] => Mux7.IN2
in2[25] => Mux6.IN2
in2[26] => Mux5.IN2
in2[27] => Mux4.IN2
in2[28] => Mux3.IN2
in2[29] => Mux2.IN2
in2[30] => Mux1.IN2
in2[31] => Mux0.IN2
in3[0] => Mux31.IN3
in3[1] => Mux30.IN3
in3[2] => Mux29.IN3
in3[3] => Mux28.IN3
in3[4] => Mux27.IN3
in3[5] => Mux26.IN3
in3[6] => Mux25.IN3
in3[7] => Mux24.IN3
in3[8] => Mux23.IN3
in3[9] => Mux22.IN3
in3[10] => Mux21.IN3
in3[11] => Mux20.IN3
in3[12] => Mux19.IN3
in3[13] => Mux18.IN3
in3[14] => Mux17.IN3
in3[15] => Mux16.IN3
in3[16] => Mux15.IN3
in3[17] => Mux14.IN3
in3[18] => Mux13.IN3
in3[19] => Mux12.IN3
in3[20] => Mux11.IN3
in3[21] => Mux10.IN3
in3[22] => Mux9.IN3
in3[23] => Mux8.IN3
in3[24] => Mux7.IN3
in3[25] => Mux6.IN3
in3[26] => Mux5.IN3
in3[27] => Mux4.IN3
in3[28] => Mux3.IN3
in3[29] => Mux2.IN3
in3[30] => Mux1.IN3
in3[31] => Mux0.IN3
select[0] => Mux0.IN5
select[0] => Mux1.IN5
select[0] => Mux2.IN5
select[0] => Mux3.IN5
select[0] => Mux4.IN5
select[0] => Mux5.IN5
select[0] => Mux6.IN5
select[0] => Mux7.IN5
select[0] => Mux8.IN5
select[0] => Mux9.IN5
select[0] => Mux10.IN5
select[0] => Mux11.IN5
select[0] => Mux12.IN5
select[0] => Mux13.IN5
select[0] => Mux14.IN5
select[0] => Mux15.IN5
select[0] => Mux16.IN5
select[0] => Mux17.IN5
select[0] => Mux18.IN5
select[0] => Mux19.IN5
select[0] => Mux20.IN5
select[0] => Mux21.IN5
select[0] => Mux22.IN5
select[0] => Mux23.IN5
select[0] => Mux24.IN5
select[0] => Mux25.IN5
select[0] => Mux26.IN5
select[0] => Mux27.IN5
select[0] => Mux28.IN5
select[0] => Mux29.IN5
select[0] => Mux30.IN5
select[0] => Mux31.IN5
select[1] => Mux0.IN4
select[1] => Mux1.IN4
select[1] => Mux2.IN4
select[1] => Mux3.IN4
select[1] => Mux4.IN4
select[1] => Mux5.IN4
select[1] => Mux6.IN4
select[1] => Mux7.IN4
select[1] => Mux8.IN4
select[1] => Mux9.IN4
select[1] => Mux10.IN4
select[1] => Mux11.IN4
select[1] => Mux12.IN4
select[1] => Mux13.IN4
select[1] => Mux14.IN4
select[1] => Mux15.IN4
select[1] => Mux16.IN4
select[1] => Mux17.IN4
select[1] => Mux18.IN4
select[1] => Mux19.IN4
select[1] => Mux20.IN4
select[1] => Mux21.IN4
select[1] => Mux22.IN4
select[1] => Mux23.IN4
select[1] => Mux24.IN4
select[1] => Mux25.IN4
select[1] => Mux26.IN4
select[1] => Mux27.IN4
select[1] => Mux28.IN4
select[1] => Mux29.IN4
select[1] => Mux30.IN4
select[1] => Mux31.IN4
out[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|ppl_cpu|ppl_fetch:iFetch|ppl_instmem:imem
pcIn[0] => ~NO_FANOUT~
pcIn[1] => ~NO_FANOUT~
pcIn[2] => pcIn[2].IN1
pcIn[3] => pcIn[3].IN1
pcIn[4] => pcIn[4].IN1
pcIn[5] => pcIn[5].IN1
pcIn[6] => pcIn[6].IN1
pcIn[7] => pcIn[7].IN1
pcIn[8] => ~NO_FANOUT~
pcIn[9] => ~NO_FANOUT~
pcIn[10] => ~NO_FANOUT~
pcIn[11] => ~NO_FANOUT~
pcIn[12] => ~NO_FANOUT~
pcIn[13] => ~NO_FANOUT~
pcIn[14] => ~NO_FANOUT~
pcIn[15] => ~NO_FANOUT~
pcIn[16] => ~NO_FANOUT~
pcIn[17] => ~NO_FANOUT~
pcIn[18] => ~NO_FANOUT~
pcIn[19] => ~NO_FANOUT~
pcIn[20] => ~NO_FANOUT~
pcIn[21] => ~NO_FANOUT~
pcIn[22] => ~NO_FANOUT~
pcIn[23] => ~NO_FANOUT~
pcIn[24] => ~NO_FANOUT~
pcIn[25] => ~NO_FANOUT~
pcIn[26] => ~NO_FANOUT~
pcIn[27] => ~NO_FANOUT~
pcIn[28] => ~NO_FANOUT~
pcIn[29] => ~NO_FANOUT~
pcIn[30] => ~NO_FANOUT~
pcIn[31] => ~NO_FANOUT~
instOut[0] <= lpm_rom_irom:irom.port2
instOut[1] <= lpm_rom_irom:irom.port2
instOut[2] <= lpm_rom_irom:irom.port2
instOut[3] <= lpm_rom_irom:irom.port2
instOut[4] <= lpm_rom_irom:irom.port2
instOut[5] <= lpm_rom_irom:irom.port2
instOut[6] <= lpm_rom_irom:irom.port2
instOut[7] <= lpm_rom_irom:irom.port2
instOut[8] <= lpm_rom_irom:irom.port2
instOut[9] <= lpm_rom_irom:irom.port2
instOut[10] <= lpm_rom_irom:irom.port2
instOut[11] <= lpm_rom_irom:irom.port2
instOut[12] <= lpm_rom_irom:irom.port2
instOut[13] <= lpm_rom_irom:irom.port2
instOut[14] <= lpm_rom_irom:irom.port2
instOut[15] <= lpm_rom_irom:irom.port2
instOut[16] <= lpm_rom_irom:irom.port2
instOut[17] <= lpm_rom_irom:irom.port2
instOut[18] <= lpm_rom_irom:irom.port2
instOut[19] <= lpm_rom_irom:irom.port2
instOut[20] <= lpm_rom_irom:irom.port2
instOut[21] <= lpm_rom_irom:irom.port2
instOut[22] <= lpm_rom_irom:irom.port2
instOut[23] <= lpm_rom_irom:irom.port2
instOut[24] <= lpm_rom_irom:irom.port2
instOut[25] <= lpm_rom_irom:irom.port2
instOut[26] <= lpm_rom_irom:irom.port2
instOut[27] <= lpm_rom_irom:irom.port2
instOut[28] <= lpm_rom_irom:irom.port2
instOut[29] <= lpm_rom_irom:irom.port2
instOut[30] <= lpm_rom_irom:irom.port2
instOut[31] <= lpm_rom_irom:irom.port2
mem_clk => mem_clk.IN1


|ppl_cpu|ppl_fetch:iFetch|ppl_instmem:imem|lpm_rom_irom:irom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|ppl_cpu|ppl_fetch:iFetch|ppl_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_gdi1:auto_generated.address_a[0]
address_a[1] => altsyncram_gdi1:auto_generated.address_a[1]
address_a[2] => altsyncram_gdi1:auto_generated.address_a[2]
address_a[3] => altsyncram_gdi1:auto_generated.address_a[3]
address_a[4] => altsyncram_gdi1:auto_generated.address_a[4]
address_a[5] => altsyncram_gdi1:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gdi1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_gdi1:auto_generated.q_a[0]
q_a[1] <= altsyncram_gdi1:auto_generated.q_a[1]
q_a[2] <= altsyncram_gdi1:auto_generated.q_a[2]
q_a[3] <= altsyncram_gdi1:auto_generated.q_a[3]
q_a[4] <= altsyncram_gdi1:auto_generated.q_a[4]
q_a[5] <= altsyncram_gdi1:auto_generated.q_a[5]
q_a[6] <= altsyncram_gdi1:auto_generated.q_a[6]
q_a[7] <= altsyncram_gdi1:auto_generated.q_a[7]
q_a[8] <= altsyncram_gdi1:auto_generated.q_a[8]
q_a[9] <= altsyncram_gdi1:auto_generated.q_a[9]
q_a[10] <= altsyncram_gdi1:auto_generated.q_a[10]
q_a[11] <= altsyncram_gdi1:auto_generated.q_a[11]
q_a[12] <= altsyncram_gdi1:auto_generated.q_a[12]
q_a[13] <= altsyncram_gdi1:auto_generated.q_a[13]
q_a[14] <= altsyncram_gdi1:auto_generated.q_a[14]
q_a[15] <= altsyncram_gdi1:auto_generated.q_a[15]
q_a[16] <= altsyncram_gdi1:auto_generated.q_a[16]
q_a[17] <= altsyncram_gdi1:auto_generated.q_a[17]
q_a[18] <= altsyncram_gdi1:auto_generated.q_a[18]
q_a[19] <= altsyncram_gdi1:auto_generated.q_a[19]
q_a[20] <= altsyncram_gdi1:auto_generated.q_a[20]
q_a[21] <= altsyncram_gdi1:auto_generated.q_a[21]
q_a[22] <= altsyncram_gdi1:auto_generated.q_a[22]
q_a[23] <= altsyncram_gdi1:auto_generated.q_a[23]
q_a[24] <= altsyncram_gdi1:auto_generated.q_a[24]
q_a[25] <= altsyncram_gdi1:auto_generated.q_a[25]
q_a[26] <= altsyncram_gdi1:auto_generated.q_a[26]
q_a[27] <= altsyncram_gdi1:auto_generated.q_a[27]
q_a[28] <= altsyncram_gdi1:auto_generated.q_a[28]
q_a[29] <= altsyncram_gdi1:auto_generated.q_a[29]
q_a[30] <= altsyncram_gdi1:auto_generated.q_a[30]
q_a[31] <= altsyncram_gdi1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ppl_cpu|ppl_fetch:iFetch|ppl_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_gdi1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|ppl_cpu|ppl_regD:regD
clk => instOut[0]~reg0.CLK
clk => instOut[1]~reg0.CLK
clk => instOut[2]~reg0.CLK
clk => instOut[3]~reg0.CLK
clk => instOut[4]~reg0.CLK
clk => instOut[5]~reg0.CLK
clk => instOut[6]~reg0.CLK
clk => instOut[7]~reg0.CLK
clk => instOut[8]~reg0.CLK
clk => instOut[9]~reg0.CLK
clk => instOut[10]~reg0.CLK
clk => instOut[11]~reg0.CLK
clk => instOut[12]~reg0.CLK
clk => instOut[13]~reg0.CLK
clk => instOut[14]~reg0.CLK
clk => instOut[15]~reg0.CLK
clk => instOut[16]~reg0.CLK
clk => instOut[17]~reg0.CLK
clk => instOut[18]~reg0.CLK
clk => instOut[19]~reg0.CLK
clk => instOut[20]~reg0.CLK
clk => instOut[21]~reg0.CLK
clk => instOut[22]~reg0.CLK
clk => instOut[23]~reg0.CLK
clk => instOut[24]~reg0.CLK
clk => instOut[25]~reg0.CLK
clk => instOut[26]~reg0.CLK
clk => instOut[27]~reg0.CLK
clk => instOut[28]~reg0.CLK
clk => instOut[29]~reg0.CLK
clk => instOut[30]~reg0.CLK
clk => instOut[31]~reg0.CLK
clk => pcOut[0]~reg0.CLK
clk => pcOut[1]~reg0.CLK
clk => pcOut[2]~reg0.CLK
clk => pcOut[3]~reg0.CLK
clk => pcOut[4]~reg0.CLK
clk => pcOut[5]~reg0.CLK
clk => pcOut[6]~reg0.CLK
clk => pcOut[7]~reg0.CLK
clk => pcOut[8]~reg0.CLK
clk => pcOut[9]~reg0.CLK
clk => pcOut[10]~reg0.CLK
clk => pcOut[11]~reg0.CLK
clk => pcOut[12]~reg0.CLK
clk => pcOut[13]~reg0.CLK
clk => pcOut[14]~reg0.CLK
clk => pcOut[15]~reg0.CLK
clk => pcOut[16]~reg0.CLK
clk => pcOut[17]~reg0.CLK
clk => pcOut[18]~reg0.CLK
clk => pcOut[19]~reg0.CLK
clk => pcOut[20]~reg0.CLK
clk => pcOut[21]~reg0.CLK
clk => pcOut[22]~reg0.CLK
clk => pcOut[23]~reg0.CLK
clk => pcOut[24]~reg0.CLK
clk => pcOut[25]~reg0.CLK
clk => pcOut[26]~reg0.CLK
clk => pcOut[27]~reg0.CLK
clk => pcOut[28]~reg0.CLK
clk => pcOut[29]~reg0.CLK
clk => pcOut[30]~reg0.CLK
clk => pcOut[31]~reg0.CLK
reset => instOut[0]~reg0.ACLR
reset => instOut[1]~reg0.ACLR
reset => instOut[2]~reg0.ACLR
reset => instOut[3]~reg0.ACLR
reset => instOut[4]~reg0.ACLR
reset => instOut[5]~reg0.ACLR
reset => instOut[6]~reg0.ACLR
reset => instOut[7]~reg0.ACLR
reset => instOut[8]~reg0.ACLR
reset => instOut[9]~reg0.ACLR
reset => instOut[10]~reg0.ACLR
reset => instOut[11]~reg0.ACLR
reset => instOut[12]~reg0.ACLR
reset => instOut[13]~reg0.ACLR
reset => instOut[14]~reg0.ACLR
reset => instOut[15]~reg0.ACLR
reset => instOut[16]~reg0.ACLR
reset => instOut[17]~reg0.ACLR
reset => instOut[18]~reg0.ACLR
reset => instOut[19]~reg0.ACLR
reset => instOut[20]~reg0.ACLR
reset => instOut[21]~reg0.ACLR
reset => instOut[22]~reg0.ACLR
reset => instOut[23]~reg0.ACLR
reset => instOut[24]~reg0.ACLR
reset => instOut[25]~reg0.ACLR
reset => instOut[26]~reg0.ACLR
reset => instOut[27]~reg0.ACLR
reset => instOut[28]~reg0.ACLR
reset => instOut[29]~reg0.ACLR
reset => instOut[30]~reg0.ACLR
reset => instOut[31]~reg0.ACLR
reset => pcOut[0]~reg0.ACLR
reset => pcOut[1]~reg0.ACLR
reset => pcOut[2]~reg0.ACLR
reset => pcOut[3]~reg0.ACLR
reset => pcOut[4]~reg0.ACLR
reset => pcOut[5]~reg0.ACLR
reset => pcOut[6]~reg0.ACLR
reset => pcOut[7]~reg0.ACLR
reset => pcOut[8]~reg0.ACLR
reset => pcOut[9]~reg0.ACLR
reset => pcOut[10]~reg0.ACLR
reset => pcOut[11]~reg0.ACLR
reset => pcOut[12]~reg0.ACLR
reset => pcOut[13]~reg0.ACLR
reset => pcOut[14]~reg0.ACLR
reset => pcOut[15]~reg0.ACLR
reset => pcOut[16]~reg0.ACLR
reset => pcOut[17]~reg0.ACLR
reset => pcOut[18]~reg0.ACLR
reset => pcOut[19]~reg0.ACLR
reset => pcOut[20]~reg0.ACLR
reset => pcOut[21]~reg0.ACLR
reset => pcOut[22]~reg0.ACLR
reset => pcOut[23]~reg0.ACLR
reset => pcOut[24]~reg0.ACLR
reset => pcOut[25]~reg0.ACLR
reset => pcOut[26]~reg0.ACLR
reset => pcOut[27]~reg0.ACLR
reset => pcOut[28]~reg0.ACLR
reset => pcOut[29]~reg0.ACLR
reset => pcOut[30]~reg0.ACLR
reset => pcOut[31]~reg0.PRESET
pcContinue => instOut[0]~reg0.ENA
pcContinue => pcOut[31]~reg0.ENA
pcContinue => pcOut[30]~reg0.ENA
pcContinue => pcOut[29]~reg0.ENA
pcContinue => pcOut[28]~reg0.ENA
pcContinue => pcOut[27]~reg0.ENA
pcContinue => pcOut[26]~reg0.ENA
pcContinue => pcOut[25]~reg0.ENA
pcContinue => pcOut[24]~reg0.ENA
pcContinue => pcOut[23]~reg0.ENA
pcContinue => pcOut[22]~reg0.ENA
pcContinue => pcOut[21]~reg0.ENA
pcContinue => pcOut[20]~reg0.ENA
pcContinue => pcOut[19]~reg0.ENA
pcContinue => pcOut[18]~reg0.ENA
pcContinue => pcOut[17]~reg0.ENA
pcContinue => pcOut[16]~reg0.ENA
pcContinue => pcOut[15]~reg0.ENA
pcContinue => pcOut[14]~reg0.ENA
pcContinue => pcOut[13]~reg0.ENA
pcContinue => pcOut[12]~reg0.ENA
pcContinue => pcOut[11]~reg0.ENA
pcContinue => pcOut[10]~reg0.ENA
pcContinue => pcOut[9]~reg0.ENA
pcContinue => pcOut[8]~reg0.ENA
pcContinue => pcOut[7]~reg0.ENA
pcContinue => pcOut[6]~reg0.ENA
pcContinue => pcOut[5]~reg0.ENA
pcContinue => pcOut[4]~reg0.ENA
pcContinue => pcOut[3]~reg0.ENA
pcContinue => pcOut[2]~reg0.ENA
pcContinue => pcOut[1]~reg0.ENA
pcContinue => pcOut[0]~reg0.ENA
pcContinue => instOut[31]~reg0.ENA
pcContinue => instOut[30]~reg0.ENA
pcContinue => instOut[29]~reg0.ENA
pcContinue => instOut[28]~reg0.ENA
pcContinue => instOut[27]~reg0.ENA
pcContinue => instOut[26]~reg0.ENA
pcContinue => instOut[25]~reg0.ENA
pcContinue => instOut[24]~reg0.ENA
pcContinue => instOut[23]~reg0.ENA
pcContinue => instOut[22]~reg0.ENA
pcContinue => instOut[21]~reg0.ENA
pcContinue => instOut[20]~reg0.ENA
pcContinue => instOut[19]~reg0.ENA
pcContinue => instOut[18]~reg0.ENA
pcContinue => instOut[17]~reg0.ENA
pcContinue => instOut[16]~reg0.ENA
pcContinue => instOut[15]~reg0.ENA
pcContinue => instOut[14]~reg0.ENA
pcContinue => instOut[13]~reg0.ENA
pcContinue => instOut[12]~reg0.ENA
pcContinue => instOut[11]~reg0.ENA
pcContinue => instOut[10]~reg0.ENA
pcContinue => instOut[9]~reg0.ENA
pcContinue => instOut[8]~reg0.ENA
pcContinue => instOut[7]~reg0.ENA
pcContinue => instOut[6]~reg0.ENA
pcContinue => instOut[5]~reg0.ENA
pcContinue => instOut[4]~reg0.ENA
pcContinue => instOut[3]~reg0.ENA
pcContinue => instOut[2]~reg0.ENA
pcContinue => instOut[1]~reg0.ENA
pcIn[0] => pcOut[0]~reg0.DATAIN
pcIn[1] => pcOut[1]~reg0.DATAIN
pcIn[2] => pcOut[2]~reg0.DATAIN
pcIn[3] => pcOut[3]~reg0.DATAIN
pcIn[4] => pcOut[4]~reg0.DATAIN
pcIn[5] => pcOut[5]~reg0.DATAIN
pcIn[6] => pcOut[6]~reg0.DATAIN
pcIn[7] => pcOut[7]~reg0.DATAIN
pcIn[8] => pcOut[8]~reg0.DATAIN
pcIn[9] => pcOut[9]~reg0.DATAIN
pcIn[10] => pcOut[10]~reg0.DATAIN
pcIn[11] => pcOut[11]~reg0.DATAIN
pcIn[12] => pcOut[12]~reg0.DATAIN
pcIn[13] => pcOut[13]~reg0.DATAIN
pcIn[14] => pcOut[14]~reg0.DATAIN
pcIn[15] => pcOut[15]~reg0.DATAIN
pcIn[16] => pcOut[16]~reg0.DATAIN
pcIn[17] => pcOut[17]~reg0.DATAIN
pcIn[18] => pcOut[18]~reg0.DATAIN
pcIn[19] => pcOut[19]~reg0.DATAIN
pcIn[20] => pcOut[20]~reg0.DATAIN
pcIn[21] => pcOut[21]~reg0.DATAIN
pcIn[22] => pcOut[22]~reg0.DATAIN
pcIn[23] => pcOut[23]~reg0.DATAIN
pcIn[24] => pcOut[24]~reg0.DATAIN
pcIn[25] => pcOut[25]~reg0.DATAIN
pcIn[26] => pcOut[26]~reg0.DATAIN
pcIn[27] => pcOut[27]~reg0.DATAIN
pcIn[28] => pcOut[28]~reg0.DATAIN
pcIn[29] => pcOut[29]~reg0.DATAIN
pcIn[30] => pcOut[30]~reg0.DATAIN
pcIn[31] => pcOut[31]~reg0.DATAIN
instIn[0] => instOut[0]~reg0.DATAIN
instIn[1] => instOut[1]~reg0.DATAIN
instIn[2] => instOut[2]~reg0.DATAIN
instIn[3] => instOut[3]~reg0.DATAIN
instIn[4] => instOut[4]~reg0.DATAIN
instIn[5] => instOut[5]~reg0.DATAIN
instIn[6] => instOut[6]~reg0.DATAIN
instIn[7] => instOut[7]~reg0.DATAIN
instIn[8] => instOut[8]~reg0.DATAIN
instIn[9] => instOut[9]~reg0.DATAIN
instIn[10] => instOut[10]~reg0.DATAIN
instIn[11] => instOut[11]~reg0.DATAIN
instIn[12] => instOut[12]~reg0.DATAIN
instIn[13] => instOut[13]~reg0.DATAIN
instIn[14] => instOut[14]~reg0.DATAIN
instIn[15] => instOut[15]~reg0.DATAIN
instIn[16] => instOut[16]~reg0.DATAIN
instIn[17] => instOut[17]~reg0.DATAIN
instIn[18] => instOut[18]~reg0.DATAIN
instIn[19] => instOut[19]~reg0.DATAIN
instIn[20] => instOut[20]~reg0.DATAIN
instIn[21] => instOut[21]~reg0.DATAIN
instIn[22] => instOut[22]~reg0.DATAIN
instIn[23] => instOut[23]~reg0.DATAIN
instIn[24] => instOut[24]~reg0.DATAIN
instIn[25] => instOut[25]~reg0.DATAIN
instIn[26] => instOut[26]~reg0.DATAIN
instIn[27] => instOut[27]~reg0.DATAIN
instIn[28] => instOut[28]~reg0.DATAIN
instIn[29] => instOut[29]~reg0.DATAIN
instIn[30] => instOut[30]~reg0.DATAIN
instIn[31] => instOut[31]~reg0.DATAIN
pcOut[0] <= pcOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[1] <= pcOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[2] <= pcOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[3] <= pcOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[4] <= pcOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[5] <= pcOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[6] <= pcOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[7] <= pcOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[8] <= pcOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[9] <= pcOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[10] <= pcOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[11] <= pcOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[12] <= pcOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[13] <= pcOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[14] <= pcOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[15] <= pcOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[16] <= pcOut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[17] <= pcOut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[18] <= pcOut[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[19] <= pcOut[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[20] <= pcOut[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[21] <= pcOut[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[22] <= pcOut[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[23] <= pcOut[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[24] <= pcOut[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[25] <= pcOut[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[26] <= pcOut[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[27] <= pcOut[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[28] <= pcOut[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[29] <= pcOut[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[30] <= pcOut[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcOut[31] <= pcOut[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[0] <= instOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[1] <= instOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[2] <= instOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[3] <= instOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[4] <= instOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[5] <= instOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[6] <= instOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[7] <= instOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[8] <= instOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[9] <= instOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[10] <= instOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[11] <= instOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[12] <= instOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[13] <= instOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[14] <= instOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[15] <= instOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[16] <= instOut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[17] <= instOut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[18] <= instOut[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[19] <= instOut[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[20] <= instOut[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[21] <= instOut[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[22] <= instOut[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[23] <= instOut[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[24] <= instOut[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[25] <= instOut[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[26] <= instOut[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[27] <= instOut[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[28] <= instOut[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[29] <= instOut[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[30] <= instOut[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instOut[31] <= instOut[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ppl_cpu|ppl_decode:iDecode
clk => clk.IN1
reset => reset.IN1
mReg[0] => mReg[0].IN1
mReg[1] => mReg[1].IN1
mReg[2] => mReg[2].IN1
mReg[3] => mReg[3].IN1
mReg[4] => mReg[4].IN1
mMem2Reg => mMem2Reg.IN1
mWriteReg => mWriteReg.IN1
exReg[0] => exReg[0].IN1
exReg[1] => exReg[1].IN1
exReg[2] => exReg[2].IN1
exReg[3] => exReg[3].IN1
exReg[4] => exReg[4].IN1
exMem2Reg => exMem2Reg.IN1
exWriteReg => exWriteReg.IN1
pc4[0] => Add0.IN34
pc4[0] => dpc4[0].DATAIN
pc4[1] => Add0.IN33
pc4[1] => dpc4[1].DATAIN
pc4[2] => Add0.IN32
pc4[2] => dpc4[2].DATAIN
pc4[3] => Add0.IN31
pc4[3] => dpc4[3].DATAIN
pc4[4] => Add0.IN30
pc4[4] => dpc4[4].DATAIN
pc4[5] => Add0.IN29
pc4[5] => dpc4[5].DATAIN
pc4[6] => Add0.IN28
pc4[6] => dpc4[6].DATAIN
pc4[7] => Add0.IN27
pc4[7] => dpc4[7].DATAIN
pc4[8] => Add0.IN26
pc4[8] => dpc4[8].DATAIN
pc4[9] => Add0.IN25
pc4[9] => dpc4[9].DATAIN
pc4[10] => Add0.IN24
pc4[10] => dpc4[10].DATAIN
pc4[11] => Add0.IN23
pc4[11] => dpc4[11].DATAIN
pc4[12] => Add0.IN22
pc4[12] => dpc4[12].DATAIN
pc4[13] => Add0.IN21
pc4[13] => dpc4[13].DATAIN
pc4[14] => Add0.IN20
pc4[14] => dpc4[14].DATAIN
pc4[15] => Add0.IN19
pc4[15] => dpc4[15].DATAIN
pc4[16] => Add0.IN18
pc4[16] => dpc4[16].DATAIN
pc4[17] => Add0.IN17
pc4[17] => dpc4[17].DATAIN
pc4[18] => Add0.IN16
pc4[18] => dpc4[18].DATAIN
pc4[19] => Add0.IN15
pc4[19] => dpc4[19].DATAIN
pc4[20] => Add0.IN14
pc4[20] => dpc4[20].DATAIN
pc4[21] => Add0.IN13
pc4[21] => dpc4[21].DATAIN
pc4[22] => Add0.IN12
pc4[22] => dpc4[22].DATAIN
pc4[23] => Add0.IN11
pc4[23] => dpc4[23].DATAIN
pc4[24] => Add0.IN10
pc4[24] => dpc4[24].DATAIN
pc4[25] => Add0.IN9
pc4[25] => dpc4[25].DATAIN
pc4[26] => Add0.IN8
pc4[26] => dpc4[26].DATAIN
pc4[27] => Add0.IN7
pc4[27] => dpc4[27].DATAIN
pc4[28] => Add0.IN6
pc4[28] => dpc4[28].DATAIN
pc4[28] => jalAddr[28].DATAIN
pc4[29] => Add0.IN5
pc4[29] => dpc4[29].DATAIN
pc4[29] => jalAddr[29].DATAIN
pc4[30] => Add0.IN4
pc4[30] => dpc4[30].DATAIN
pc4[30] => jalAddr[30].DATAIN
pc4[31] => Add0.IN3
pc4[31] => dpc4[31].DATAIN
pc4[31] => jalAddr[31].DATAIN
inst[0] => inst[0].IN2
inst[1] => inst[1].IN2
inst[2] => inst[2].IN2
inst[3] => inst[3].IN2
inst[4] => inst[4].IN2
inst[5] => inst[5].IN2
inst[6] => jalAddr[8].IN2
inst[7] => jalAddr[9].IN2
inst[8] => jalAddr[10].IN2
inst[9] => jalAddr[11].IN2
inst[10] => jalAddr[12].IN2
inst[11] => inst[11].IN2
inst[12] => inst[12].IN2
inst[13] => inst[13].IN2
inst[14] => inst[14].IN2
inst[15] => inst[15].IN2
inst[16] => inst[16].IN3
inst[17] => inst[17].IN3
inst[18] => inst[18].IN3
inst[19] => inst[19].IN3
inst[20] => inst[20].IN3
inst[21] => inst[21].IN2
inst[22] => inst[22].IN2
inst[23] => inst[23].IN2
inst[24] => inst[24].IN2
inst[25] => inst[25].IN2
inst[26] => inst[26].IN1
inst[27] => inst[27].IN1
inst[28] => inst[28].IN1
inst[29] => inst[29].IN1
inst[30] => inst[30].IN1
inst[31] => inst[31].IN1
exAlu[0] => exAlu[0].IN2
exAlu[1] => exAlu[1].IN2
exAlu[2] => exAlu[2].IN2
exAlu[3] => exAlu[3].IN2
exAlu[4] => exAlu[4].IN2
exAlu[5] => exAlu[5].IN2
exAlu[6] => exAlu[6].IN2
exAlu[7] => exAlu[7].IN2
exAlu[8] => exAlu[8].IN2
exAlu[9] => exAlu[9].IN2
exAlu[10] => exAlu[10].IN2
exAlu[11] => exAlu[11].IN2
exAlu[12] => exAlu[12].IN2
exAlu[13] => exAlu[13].IN2
exAlu[14] => exAlu[14].IN2
exAlu[15] => exAlu[15].IN2
exAlu[16] => exAlu[16].IN2
exAlu[17] => exAlu[17].IN2
exAlu[18] => exAlu[18].IN2
exAlu[19] => exAlu[19].IN2
exAlu[20] => exAlu[20].IN2
exAlu[21] => exAlu[21].IN2
exAlu[22] => exAlu[22].IN2
exAlu[23] => exAlu[23].IN2
exAlu[24] => exAlu[24].IN2
exAlu[25] => exAlu[25].IN2
exAlu[26] => exAlu[26].IN2
exAlu[27] => exAlu[27].IN2
exAlu[28] => exAlu[28].IN2
exAlu[29] => exAlu[29].IN2
exAlu[30] => exAlu[30].IN2
exAlu[31] => exAlu[31].IN2
mAlu[0] => mAlu[0].IN2
mAlu[1] => mAlu[1].IN2
mAlu[2] => mAlu[2].IN2
mAlu[3] => mAlu[3].IN2
mAlu[4] => mAlu[4].IN2
mAlu[5] => mAlu[5].IN2
mAlu[6] => mAlu[6].IN2
mAlu[7] => mAlu[7].IN2
mAlu[8] => mAlu[8].IN2
mAlu[9] => mAlu[9].IN2
mAlu[10] => mAlu[10].IN2
mAlu[11] => mAlu[11].IN2
mAlu[12] => mAlu[12].IN2
mAlu[13] => mAlu[13].IN2
mAlu[14] => mAlu[14].IN2
mAlu[15] => mAlu[15].IN2
mAlu[16] => mAlu[16].IN2
mAlu[17] => mAlu[17].IN2
mAlu[18] => mAlu[18].IN2
mAlu[19] => mAlu[19].IN2
mAlu[20] => mAlu[20].IN2
mAlu[21] => mAlu[21].IN2
mAlu[22] => mAlu[22].IN2
mAlu[23] => mAlu[23].IN2
mAlu[24] => mAlu[24].IN2
mAlu[25] => mAlu[25].IN2
mAlu[26] => mAlu[26].IN2
mAlu[27] => mAlu[27].IN2
mAlu[28] => mAlu[28].IN2
mAlu[29] => mAlu[29].IN2
mAlu[30] => mAlu[30].IN2
mAlu[31] => mAlu[31].IN2
mMemOut[0] => mMemOut[0].IN2
mMemOut[1] => mMemOut[1].IN2
mMemOut[2] => mMemOut[2].IN2
mMemOut[3] => mMemOut[3].IN2
mMemOut[4] => mMemOut[4].IN2
mMemOut[5] => mMemOut[5].IN2
mMemOut[6] => mMemOut[6].IN2
mMemOut[7] => mMemOut[7].IN2
mMemOut[8] => mMemOut[8].IN2
mMemOut[9] => mMemOut[9].IN2
mMemOut[10] => mMemOut[10].IN2
mMemOut[11] => mMemOut[11].IN2
mMemOut[12] => mMemOut[12].IN2
mMemOut[13] => mMemOut[13].IN2
mMemOut[14] => mMemOut[14].IN2
mMemOut[15] => mMemOut[15].IN2
mMemOut[16] => mMemOut[16].IN2
mMemOut[17] => mMemOut[17].IN2
mMemOut[18] => mMemOut[18].IN2
mMemOut[19] => mMemOut[19].IN2
mMemOut[20] => mMemOut[20].IN2
mMemOut[21] => mMemOut[21].IN2
mMemOut[22] => mMemOut[22].IN2
mMemOut[23] => mMemOut[23].IN2
mMemOut[24] => mMemOut[24].IN2
mMemOut[25] => mMemOut[25].IN2
mMemOut[26] => mMemOut[26].IN2
mMemOut[27] => mMemOut[27].IN2
mMemOut[28] => mMemOut[28].IN2
mMemOut[29] => mMemOut[29].IN2
mMemOut[30] => mMemOut[30].IN2
mMemOut[31] => mMemOut[31].IN2
wReg[0] => wReg[0].IN1
wReg[1] => wReg[1].IN1
wReg[2] => wReg[2].IN1
wReg[3] => wReg[3].IN1
wReg[4] => wReg[4].IN1
wWriteReg => wWriteReg.IN1
wDataImm[0] => wDataImm[0].IN1
wDataImm[1] => wDataImm[1].IN1
wDataImm[2] => wDataImm[2].IN1
wDataImm[3] => wDataImm[3].IN1
wDataImm[4] => wDataImm[4].IN1
wDataImm[5] => wDataImm[5].IN1
wDataImm[6] => wDataImm[6].IN1
wDataImm[7] => wDataImm[7].IN1
wDataImm[8] => wDataImm[8].IN1
wDataImm[9] => wDataImm[9].IN1
wDataImm[10] => wDataImm[10].IN1
wDataImm[11] => wDataImm[11].IN1
wDataImm[12] => wDataImm[12].IN1
wDataImm[13] => wDataImm[13].IN1
wDataImm[14] => wDataImm[14].IN1
wDataImm[15] => wDataImm[15].IN1
wDataImm[16] => wDataImm[16].IN1
wDataImm[17] => wDataImm[17].IN1
wDataImm[18] => wDataImm[18].IN1
wDataImm[19] => wDataImm[19].IN1
wDataImm[20] => wDataImm[20].IN1
wDataImm[21] => wDataImm[21].IN1
wDataImm[22] => wDataImm[22].IN1
wDataImm[23] => wDataImm[23].IN1
wDataImm[24] => wDataImm[24].IN1
wDataImm[25] => wDataImm[25].IN1
wDataImm[26] => wDataImm[26].IN1
wDataImm[27] => wDataImm[27].IN1
wDataImm[28] => wDataImm[28].IN1
wDataImm[29] => wDataImm[29].IN1
wDataImm[30] => wDataImm[30].IN1
wDataImm[31] => wDataImm[31].IN1
branchAddr[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchAddr[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchAddr[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchAddr[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchAddr[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchAddr[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchAddr[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchAddr[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchAddr[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchAddr[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchAddr[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchAddr[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchAddr[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchAddr[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchAddr[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchAddr[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchAddr[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchAddr[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchAddr[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchAddr[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchAddr[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchAddr[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchAddr[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchAddr[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchAddr[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchAddr[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchAddr[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchAddr[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchAddr[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchAddr[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchAddr[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
branchAddr[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
jrAddr[0] <= mux4x32:aluA.port5
jrAddr[1] <= mux4x32:aluA.port5
jrAddr[2] <= mux4x32:aluA.port5
jrAddr[3] <= mux4x32:aluA.port5
jrAddr[4] <= mux4x32:aluA.port5
jrAddr[5] <= mux4x32:aluA.port5
jrAddr[6] <= mux4x32:aluA.port5
jrAddr[7] <= mux4x32:aluA.port5
jrAddr[8] <= mux4x32:aluA.port5
jrAddr[9] <= mux4x32:aluA.port5
jrAddr[10] <= mux4x32:aluA.port5
jrAddr[11] <= mux4x32:aluA.port5
jrAddr[12] <= mux4x32:aluA.port5
jrAddr[13] <= mux4x32:aluA.port5
jrAddr[14] <= mux4x32:aluA.port5
jrAddr[15] <= mux4x32:aluA.port5
jrAddr[16] <= mux4x32:aluA.port5
jrAddr[17] <= mux4x32:aluA.port5
jrAddr[18] <= mux4x32:aluA.port5
jrAddr[19] <= mux4x32:aluA.port5
jrAddr[20] <= mux4x32:aluA.port5
jrAddr[21] <= mux4x32:aluA.port5
jrAddr[22] <= mux4x32:aluA.port5
jrAddr[23] <= mux4x32:aluA.port5
jrAddr[24] <= mux4x32:aluA.port5
jrAddr[25] <= mux4x32:aluA.port5
jrAddr[26] <= mux4x32:aluA.port5
jrAddr[27] <= mux4x32:aluA.port5
jrAddr[28] <= mux4x32:aluA.port5
jrAddr[29] <= mux4x32:aluA.port5
jrAddr[30] <= mux4x32:aluA.port5
jrAddr[31] <= mux4x32:aluA.port5
jalAddr[0] <= <GND>
jalAddr[1] <= <GND>
jalAddr[2] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
jalAddr[3] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
jalAddr[4] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
jalAddr[5] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
jalAddr[6] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
jalAddr[7] <= inst[5].DB_MAX_OUTPUT_PORT_TYPE
jalAddr[8] <= jalAddr[8].DB_MAX_OUTPUT_PORT_TYPE
jalAddr[9] <= jalAddr[9].DB_MAX_OUTPUT_PORT_TYPE
jalAddr[10] <= jalAddr[10].DB_MAX_OUTPUT_PORT_TYPE
jalAddr[11] <= jalAddr[11].DB_MAX_OUTPUT_PORT_TYPE
jalAddr[12] <= jalAddr[12].DB_MAX_OUTPUT_PORT_TYPE
jalAddr[13] <= inst[11].DB_MAX_OUTPUT_PORT_TYPE
jalAddr[14] <= inst[12].DB_MAX_OUTPUT_PORT_TYPE
jalAddr[15] <= inst[13].DB_MAX_OUTPUT_PORT_TYPE
jalAddr[16] <= inst[14].DB_MAX_OUTPUT_PORT_TYPE
jalAddr[17] <= inst[15].DB_MAX_OUTPUT_PORT_TYPE
jalAddr[18] <= inst[16].DB_MAX_OUTPUT_PORT_TYPE
jalAddr[19] <= inst[17].DB_MAX_OUTPUT_PORT_TYPE
jalAddr[20] <= inst[18].DB_MAX_OUTPUT_PORT_TYPE
jalAddr[21] <= inst[19].DB_MAX_OUTPUT_PORT_TYPE
jalAddr[22] <= inst[20].DB_MAX_OUTPUT_PORT_TYPE
jalAddr[23] <= inst[21].DB_MAX_OUTPUT_PORT_TYPE
jalAddr[24] <= inst[22].DB_MAX_OUTPUT_PORT_TYPE
jalAddr[25] <= inst[23].DB_MAX_OUTPUT_PORT_TYPE
jalAddr[26] <= inst[24].DB_MAX_OUTPUT_PORT_TYPE
jalAddr[27] <= inst[25].DB_MAX_OUTPUT_PORT_TYPE
jalAddr[28] <= pc4[28].DB_MAX_OUTPUT_PORT_TYPE
jalAddr[29] <= pc4[29].DB_MAX_OUTPUT_PORT_TYPE
jalAddr[30] <= pc4[30].DB_MAX_OUTPUT_PORT_TYPE
jalAddr[31] <= pc4[31].DB_MAX_OUTPUT_PORT_TYPE
pcSrc[0] <= ppl_cu:controlUnit.port22
pcSrc[1] <= ppl_cu:controlUnit.port22
pcContinue <= ppl_cu:controlUnit.port23
dWriteReg <= ppl_cu:controlUnit.port11
dMem2Reg <= ppl_cu:controlUnit.port12
dWriteMem <= ppl_cu:controlUnit.port13
dJal <= ppl_cu:controlUnit.port14
dAluC[0] <= ppl_cu:controlUnit.port15
dAluC[1] <= ppl_cu:controlUnit.port15
dAluC[2] <= ppl_cu:controlUnit.port15
dAluC[3] <= ppl_cu:controlUnit.port15
dAluImm <= ppl_cu:controlUnit.port16
dShift <= dShift.DB_MAX_OUTPUT_PORT_TYPE
dpc4[0] <= pc4[0].DB_MAX_OUTPUT_PORT_TYPE
dpc4[1] <= pc4[1].DB_MAX_OUTPUT_PORT_TYPE
dpc4[2] <= pc4[2].DB_MAX_OUTPUT_PORT_TYPE
dpc4[3] <= pc4[3].DB_MAX_OUTPUT_PORT_TYPE
dpc4[4] <= pc4[4].DB_MAX_OUTPUT_PORT_TYPE
dpc4[5] <= pc4[5].DB_MAX_OUTPUT_PORT_TYPE
dpc4[6] <= pc4[6].DB_MAX_OUTPUT_PORT_TYPE
dpc4[7] <= pc4[7].DB_MAX_OUTPUT_PORT_TYPE
dpc4[8] <= pc4[8].DB_MAX_OUTPUT_PORT_TYPE
dpc4[9] <= pc4[9].DB_MAX_OUTPUT_PORT_TYPE
dpc4[10] <= pc4[10].DB_MAX_OUTPUT_PORT_TYPE
dpc4[11] <= pc4[11].DB_MAX_OUTPUT_PORT_TYPE
dpc4[12] <= pc4[12].DB_MAX_OUTPUT_PORT_TYPE
dpc4[13] <= pc4[13].DB_MAX_OUTPUT_PORT_TYPE
dpc4[14] <= pc4[14].DB_MAX_OUTPUT_PORT_TYPE
dpc4[15] <= pc4[15].DB_MAX_OUTPUT_PORT_TYPE
dpc4[16] <= pc4[16].DB_MAX_OUTPUT_PORT_TYPE
dpc4[17] <= pc4[17].DB_MAX_OUTPUT_PORT_TYPE
dpc4[18] <= pc4[18].DB_MAX_OUTPUT_PORT_TYPE
dpc4[19] <= pc4[19].DB_MAX_OUTPUT_PORT_TYPE
dpc4[20] <= pc4[20].DB_MAX_OUTPUT_PORT_TYPE
dpc4[21] <= pc4[21].DB_MAX_OUTPUT_PORT_TYPE
dpc4[22] <= pc4[22].DB_MAX_OUTPUT_PORT_TYPE
dpc4[23] <= pc4[23].DB_MAX_OUTPUT_PORT_TYPE
dpc4[24] <= pc4[24].DB_MAX_OUTPUT_PORT_TYPE
dpc4[25] <= pc4[25].DB_MAX_OUTPUT_PORT_TYPE
dpc4[26] <= pc4[26].DB_MAX_OUTPUT_PORT_TYPE
dpc4[27] <= pc4[27].DB_MAX_OUTPUT_PORT_TYPE
dpc4[28] <= pc4[28].DB_MAX_OUTPUT_PORT_TYPE
dpc4[29] <= pc4[29].DB_MAX_OUTPUT_PORT_TYPE
dpc4[30] <= pc4[30].DB_MAX_OUTPUT_PORT_TYPE
dpc4[31] <= pc4[31].DB_MAX_OUTPUT_PORT_TYPE
dataA[0] <= mux4x32:aluA.port5
dataA[1] <= mux4x32:aluA.port5
dataA[2] <= mux4x32:aluA.port5
dataA[3] <= mux4x32:aluA.port5
dataA[4] <= mux4x32:aluA.port5
dataA[5] <= mux4x32:aluA.port5
dataA[6] <= mux4x32:aluA.port5
dataA[7] <= mux4x32:aluA.port5
dataA[8] <= mux4x32:aluA.port5
dataA[9] <= mux4x32:aluA.port5
dataA[10] <= mux4x32:aluA.port5
dataA[11] <= mux4x32:aluA.port5
dataA[12] <= mux4x32:aluA.port5
dataA[13] <= mux4x32:aluA.port5
dataA[14] <= mux4x32:aluA.port5
dataA[15] <= mux4x32:aluA.port5
dataA[16] <= mux4x32:aluA.port5
dataA[17] <= mux4x32:aluA.port5
dataA[18] <= mux4x32:aluA.port5
dataA[19] <= mux4x32:aluA.port5
dataA[20] <= mux4x32:aluA.port5
dataA[21] <= mux4x32:aluA.port5
dataA[22] <= mux4x32:aluA.port5
dataA[23] <= mux4x32:aluA.port5
dataA[24] <= mux4x32:aluA.port5
dataA[25] <= mux4x32:aluA.port5
dataA[26] <= mux4x32:aluA.port5
dataA[27] <= mux4x32:aluA.port5
dataA[28] <= mux4x32:aluA.port5
dataA[29] <= mux4x32:aluA.port5
dataA[30] <= mux4x32:aluA.port5
dataA[31] <= mux4x32:aluA.port5
dataB[0] <= mux4x32:aluB.port5
dataB[1] <= mux4x32:aluB.port5
dataB[2] <= mux4x32:aluB.port5
dataB[3] <= mux4x32:aluB.port5
dataB[4] <= mux4x32:aluB.port5
dataB[5] <= mux4x32:aluB.port5
dataB[6] <= mux4x32:aluB.port5
dataB[7] <= mux4x32:aluB.port5
dataB[8] <= mux4x32:aluB.port5
dataB[9] <= mux4x32:aluB.port5
dataB[10] <= mux4x32:aluB.port5
dataB[11] <= mux4x32:aluB.port5
dataB[12] <= mux4x32:aluB.port5
dataB[13] <= mux4x32:aluB.port5
dataB[14] <= mux4x32:aluB.port5
dataB[15] <= mux4x32:aluB.port5
dataB[16] <= mux4x32:aluB.port5
dataB[17] <= mux4x32:aluB.port5
dataB[18] <= mux4x32:aluB.port5
dataB[19] <= mux4x32:aluB.port5
dataB[20] <= mux4x32:aluB.port5
dataB[21] <= mux4x32:aluB.port5
dataB[22] <= mux4x32:aluB.port5
dataB[23] <= mux4x32:aluB.port5
dataB[24] <= mux4x32:aluB.port5
dataB[25] <= mux4x32:aluB.port5
dataB[26] <= mux4x32:aluB.port5
dataB[27] <= mux4x32:aluB.port5
dataB[28] <= mux4x32:aluB.port5
dataB[29] <= mux4x32:aluB.port5
dataB[30] <= mux4x32:aluB.port5
dataB[31] <= mux4x32:aluB.port5
dataImm[0] <= mux2x32:getdImm.port3
dataImm[1] <= mux2x32:getdImm.port3
dataImm[2] <= mux2x32:getdImm.port3
dataImm[3] <= mux2x32:getdImm.port3
dataImm[4] <= mux2x32:getdImm.port3
dataImm[5] <= mux2x32:getdImm.port3
dataImm[6] <= mux2x32:getdImm.port3
dataImm[7] <= mux2x32:getdImm.port3
dataImm[8] <= mux2x32:getdImm.port3
dataImm[9] <= mux2x32:getdImm.port3
dataImm[10] <= mux2x32:getdImm.port3
dataImm[11] <= mux2x32:getdImm.port3
dataImm[12] <= mux2x32:getdImm.port3
dataImm[13] <= mux2x32:getdImm.port3
dataImm[14] <= mux2x32:getdImm.port3
dataImm[15] <= mux2x32:getdImm.port3
dataImm[16] <= mux2x32:getdImm.port3
dataImm[17] <= mux2x32:getdImm.port3
dataImm[18] <= mux2x32:getdImm.port3
dataImm[19] <= mux2x32:getdImm.port3
dataImm[20] <= mux2x32:getdImm.port3
dataImm[21] <= mux2x32:getdImm.port3
dataImm[22] <= mux2x32:getdImm.port3
dataImm[23] <= mux2x32:getdImm.port3
dataImm[24] <= mux2x32:getdImm.port3
dataImm[25] <= mux2x32:getdImm.port3
dataImm[26] <= mux2x32:getdImm.port3
dataImm[27] <= mux2x32:getdImm.port3
dataImm[28] <= mux2x32:getdImm.port3
dataImm[29] <= mux2x32:getdImm.port3
dataImm[30] <= mux2x32:getdImm.port3
dataImm[31] <= mux2x32:getdImm.port3
dReg[0] <= mux2x5:getdReg.port3
dReg[1] <= mux2x5:getdReg.port3
dReg[2] <= mux2x5:getdReg.port3
dReg[3] <= mux2x5:getdReg.port3
dReg[4] <= mux2x5:getdReg.port3


|ppl_cpu|ppl_decode:iDecode|ppl_cu:controlUnit
op[0] => WideNor0.IN0
op[0] => i_ori.IN1
op[0] => comb.IN1
op[0] => i_sw.IN1
op[0] => i_bne.IN1
op[0] => i_lui.IN1
op[0] => comb.IN1
op[0] => i_xori.IN1
op[0] => i_andi.IN1
op[0] => i_addi.IN1
op[0] => i_beq.IN1
op[0] => i_j.IN1
op[1] => WideNor0.IN1
op[1] => comb.IN1
op[1] => comb.IN1
op[1] => comb.IN1
op[1] => comb.IN1
op[1] => comb.IN1
op[1] => comb.IN1
op[1] => comb.IN1
op[2] => WideNor0.IN2
op[2] => comb.IN1
op[2] => comb.IN1
op[2] => comb.IN1
op[2] => comb.IN1
op[2] => comb.IN1
op[2] => comb.IN1
op[3] => WideNor0.IN3
op[3] => comb.IN1
op[3] => comb.IN1
op[3] => comb.IN1
op[3] => comb.IN1
op[4] => WideNor0.IN4
op[4] => comb.IN0
op[4] => comb.IN0
op[5] => WideNor0.IN5
op[5] => comb.IN1
op[5] => comb.IN1
func[0] => i_or.IN1
func[0] => comb.IN1
func[0] => i_srl.IN1
func[0] => i_sll.IN1
func[0] => i_xor.IN1
func[0] => i_and.IN1
func[0] => i_sub.IN1
func[0] => i_add.IN1
func[0] => i_jr.IN1
func[1] => comb.IN1
func[1] => comb.IN1
func[1] => comb.IN1
func[1] => comb.IN1
func[1] => comb.IN1
func[1] => comb.IN1
func[1] => comb.IN1
func[2] => comb.IN1
func[2] => comb.IN1
func[2] => comb.IN1
func[2] => comb.IN1
func[3] => comb.IN1
func[3] => comb.IN1
func[3] => comb.IN1
func[4] => comb.IN1
func[4] => comb.IN1
func[5] => comb.IN1
func[5] => comb.IN1
rs[0] => Equal1.IN4
rs[0] => Equal4.IN4
rs[1] => Equal1.IN3
rs[1] => Equal4.IN3
rs[2] => Equal1.IN2
rs[2] => Equal4.IN2
rs[3] => Equal1.IN1
rs[3] => Equal4.IN1
rs[4] => Equal1.IN0
rs[4] => Equal4.IN0
rt[0] => Equal2.IN4
rt[0] => Equal5.IN4
rt[1] => Equal2.IN3
rt[1] => Equal5.IN3
rt[2] => Equal2.IN2
rt[2] => Equal5.IN2
rt[3] => Equal2.IN1
rt[3] => Equal5.IN1
rt[4] => Equal2.IN0
rt[4] => Equal5.IN0
rsrtequ => pcSrc.IN1
rsrtequ => pcSrc.IN1
mReg[0] => Equal1.IN9
mReg[0] => Equal2.IN9
mReg[0] => Equal0.IN31
mReg[1] => Equal1.IN8
mReg[1] => Equal2.IN8
mReg[1] => Equal0.IN30
mReg[2] => Equal1.IN7
mReg[2] => Equal2.IN7
mReg[2] => Equal0.IN29
mReg[3] => Equal1.IN6
mReg[3] => Equal2.IN6
mReg[3] => Equal0.IN28
mReg[4] => Equal1.IN5
mReg[4] => Equal2.IN5
mReg[4] => Equal0.IN27
mMem2Reg => always0.IN1
mMem2Reg => always0.IN1
mMem2Reg => always0.IN1
mMem2Reg => always0.IN1
mWriteReg => always0.IN1
exReg[0] => Equal4.IN9
exReg[0] => Equal5.IN9
exReg[0] => Equal3.IN31
exReg[1] => Equal4.IN8
exReg[1] => Equal5.IN8
exReg[1] => Equal3.IN30
exReg[2] => Equal4.IN7
exReg[2] => Equal5.IN7
exReg[2] => Equal3.IN29
exReg[3] => Equal4.IN6
exReg[3] => Equal5.IN6
exReg[3] => Equal3.IN28
exReg[4] => Equal4.IN5
exReg[4] => Equal5.IN5
exReg[4] => Equal3.IN27
exMem2Reg => always0.IN1
exMem2Reg => always0.IN1
exMem2Reg => always0.IN1
exWriteReg => always0.IN1
wreg <= wreg.DB_MAX_OUTPUT_PORT_TYPE
m2reg <= comb.DB_MAX_OUTPUT_PORT_TYPE
wmem <= wmem.DB_MAX_OUTPUT_PORT_TYPE
jal <= comb.DB_MAX_OUTPUT_PORT_TYPE
aluc[0] <= aluc.DB_MAX_OUTPUT_PORT_TYPE
aluc[1] <= aluc.DB_MAX_OUTPUT_PORT_TYPE
aluc[2] <= aluc.DB_MAX_OUTPUT_PORT_TYPE
aluc[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
aluimm <= aluimm.DB_MAX_OUTPUT_PORT_TYPE
shift <= shift.DB_MAX_OUTPUT_PORT_TYPE
regrt <= aluimm.DB_MAX_OUTPUT_PORT_TYPE
sext <= sext.DB_MAX_OUTPUT_PORT_TYPE
fwdA[0] <= fwdA.DB_MAX_OUTPUT_PORT_TYPE
fwdA[1] <= fwdA.DB_MAX_OUTPUT_PORT_TYPE
fwdB[0] <= fwdB.DB_MAX_OUTPUT_PORT_TYPE
fwdB[1] <= fwdB.DB_MAX_OUTPUT_PORT_TYPE
pcSrc[0] <= pcSrc.DB_MAX_OUTPUT_PORT_TYPE
pcSrc[1] <= pcSrc.DB_MAX_OUTPUT_PORT_TYPE
pcContinue <= always0.DB_MAX_OUTPUT_PORT_TYPE


|ppl_cpu|ppl_decode:iDecode|regfile:rf
clk => register[31][0].CLK
clk => register[31][1].CLK
clk => register[31][2].CLK
clk => register[31][3].CLK
clk => register[31][4].CLK
clk => register[31][5].CLK
clk => register[31][6].CLK
clk => register[31][7].CLK
clk => register[31][8].CLK
clk => register[31][9].CLK
clk => register[31][10].CLK
clk => register[31][11].CLK
clk => register[31][12].CLK
clk => register[31][13].CLK
clk => register[31][14].CLK
clk => register[31][15].CLK
clk => register[31][16].CLK
clk => register[31][17].CLK
clk => register[31][18].CLK
clk => register[31][19].CLK
clk => register[31][20].CLK
clk => register[31][21].CLK
clk => register[31][22].CLK
clk => register[31][23].CLK
clk => register[31][24].CLK
clk => register[31][25].CLK
clk => register[31][26].CLK
clk => register[31][27].CLK
clk => register[31][28].CLK
clk => register[31][29].CLK
clk => register[31][30].CLK
clk => register[31][31].CLK
clk => register[30][0].CLK
clk => register[30][1].CLK
clk => register[30][2].CLK
clk => register[30][3].CLK
clk => register[30][4].CLK
clk => register[30][5].CLK
clk => register[30][6].CLK
clk => register[30][7].CLK
clk => register[30][8].CLK
clk => register[30][9].CLK
clk => register[30][10].CLK
clk => register[30][11].CLK
clk => register[30][12].CLK
clk => register[30][13].CLK
clk => register[30][14].CLK
clk => register[30][15].CLK
clk => register[30][16].CLK
clk => register[30][17].CLK
clk => register[30][18].CLK
clk => register[30][19].CLK
clk => register[30][20].CLK
clk => register[30][21].CLK
clk => register[30][22].CLK
clk => register[30][23].CLK
clk => register[30][24].CLK
clk => register[30][25].CLK
clk => register[30][26].CLK
clk => register[30][27].CLK
clk => register[30][28].CLK
clk => register[30][29].CLK
clk => register[30][30].CLK
clk => register[30][31].CLK
clk => register[29][0].CLK
clk => register[29][1].CLK
clk => register[29][2].CLK
clk => register[29][3].CLK
clk => register[29][4].CLK
clk => register[29][5].CLK
clk => register[29][6].CLK
clk => register[29][7].CLK
clk => register[29][8].CLK
clk => register[29][9].CLK
clk => register[29][10].CLK
clk => register[29][11].CLK
clk => register[29][12].CLK
clk => register[29][13].CLK
clk => register[29][14].CLK
clk => register[29][15].CLK
clk => register[29][16].CLK
clk => register[29][17].CLK
clk => register[29][18].CLK
clk => register[29][19].CLK
clk => register[29][20].CLK
clk => register[29][21].CLK
clk => register[29][22].CLK
clk => register[29][23].CLK
clk => register[29][24].CLK
clk => register[29][25].CLK
clk => register[29][26].CLK
clk => register[29][27].CLK
clk => register[29][28].CLK
clk => register[29][29].CLK
clk => register[29][30].CLK
clk => register[29][31].CLK
clk => register[28][0].CLK
clk => register[28][1].CLK
clk => register[28][2].CLK
clk => register[28][3].CLK
clk => register[28][4].CLK
clk => register[28][5].CLK
clk => register[28][6].CLK
clk => register[28][7].CLK
clk => register[28][8].CLK
clk => register[28][9].CLK
clk => register[28][10].CLK
clk => register[28][11].CLK
clk => register[28][12].CLK
clk => register[28][13].CLK
clk => register[28][14].CLK
clk => register[28][15].CLK
clk => register[28][16].CLK
clk => register[28][17].CLK
clk => register[28][18].CLK
clk => register[28][19].CLK
clk => register[28][20].CLK
clk => register[28][21].CLK
clk => register[28][22].CLK
clk => register[28][23].CLK
clk => register[28][24].CLK
clk => register[28][25].CLK
clk => register[28][26].CLK
clk => register[28][27].CLK
clk => register[28][28].CLK
clk => register[28][29].CLK
clk => register[28][30].CLK
clk => register[28][31].CLK
clk => register[27][0].CLK
clk => register[27][1].CLK
clk => register[27][2].CLK
clk => register[27][3].CLK
clk => register[27][4].CLK
clk => register[27][5].CLK
clk => register[27][6].CLK
clk => register[27][7].CLK
clk => register[27][8].CLK
clk => register[27][9].CLK
clk => register[27][10].CLK
clk => register[27][11].CLK
clk => register[27][12].CLK
clk => register[27][13].CLK
clk => register[27][14].CLK
clk => register[27][15].CLK
clk => register[27][16].CLK
clk => register[27][17].CLK
clk => register[27][18].CLK
clk => register[27][19].CLK
clk => register[27][20].CLK
clk => register[27][21].CLK
clk => register[27][22].CLK
clk => register[27][23].CLK
clk => register[27][24].CLK
clk => register[27][25].CLK
clk => register[27][26].CLK
clk => register[27][27].CLK
clk => register[27][28].CLK
clk => register[27][29].CLK
clk => register[27][30].CLK
clk => register[27][31].CLK
clk => register[26][0].CLK
clk => register[26][1].CLK
clk => register[26][2].CLK
clk => register[26][3].CLK
clk => register[26][4].CLK
clk => register[26][5].CLK
clk => register[26][6].CLK
clk => register[26][7].CLK
clk => register[26][8].CLK
clk => register[26][9].CLK
clk => register[26][10].CLK
clk => register[26][11].CLK
clk => register[26][12].CLK
clk => register[26][13].CLK
clk => register[26][14].CLK
clk => register[26][15].CLK
clk => register[26][16].CLK
clk => register[26][17].CLK
clk => register[26][18].CLK
clk => register[26][19].CLK
clk => register[26][20].CLK
clk => register[26][21].CLK
clk => register[26][22].CLK
clk => register[26][23].CLK
clk => register[26][24].CLK
clk => register[26][25].CLK
clk => register[26][26].CLK
clk => register[26][27].CLK
clk => register[26][28].CLK
clk => register[26][29].CLK
clk => register[26][30].CLK
clk => register[26][31].CLK
clk => register[25][0].CLK
clk => register[25][1].CLK
clk => register[25][2].CLK
clk => register[25][3].CLK
clk => register[25][4].CLK
clk => register[25][5].CLK
clk => register[25][6].CLK
clk => register[25][7].CLK
clk => register[25][8].CLK
clk => register[25][9].CLK
clk => register[25][10].CLK
clk => register[25][11].CLK
clk => register[25][12].CLK
clk => register[25][13].CLK
clk => register[25][14].CLK
clk => register[25][15].CLK
clk => register[25][16].CLK
clk => register[25][17].CLK
clk => register[25][18].CLK
clk => register[25][19].CLK
clk => register[25][20].CLK
clk => register[25][21].CLK
clk => register[25][22].CLK
clk => register[25][23].CLK
clk => register[25][24].CLK
clk => register[25][25].CLK
clk => register[25][26].CLK
clk => register[25][27].CLK
clk => register[25][28].CLK
clk => register[25][29].CLK
clk => register[25][30].CLK
clk => register[25][31].CLK
clk => register[24][0].CLK
clk => register[24][1].CLK
clk => register[24][2].CLK
clk => register[24][3].CLK
clk => register[24][4].CLK
clk => register[24][5].CLK
clk => register[24][6].CLK
clk => register[24][7].CLK
clk => register[24][8].CLK
clk => register[24][9].CLK
clk => register[24][10].CLK
clk => register[24][11].CLK
clk => register[24][12].CLK
clk => register[24][13].CLK
clk => register[24][14].CLK
clk => register[24][15].CLK
clk => register[24][16].CLK
clk => register[24][17].CLK
clk => register[24][18].CLK
clk => register[24][19].CLK
clk => register[24][20].CLK
clk => register[24][21].CLK
clk => register[24][22].CLK
clk => register[24][23].CLK
clk => register[24][24].CLK
clk => register[24][25].CLK
clk => register[24][26].CLK
clk => register[24][27].CLK
clk => register[24][28].CLK
clk => register[24][29].CLK
clk => register[24][30].CLK
clk => register[24][31].CLK
clk => register[23][0].CLK
clk => register[23][1].CLK
clk => register[23][2].CLK
clk => register[23][3].CLK
clk => register[23][4].CLK
clk => register[23][5].CLK
clk => register[23][6].CLK
clk => register[23][7].CLK
clk => register[23][8].CLK
clk => register[23][9].CLK
clk => register[23][10].CLK
clk => register[23][11].CLK
clk => register[23][12].CLK
clk => register[23][13].CLK
clk => register[23][14].CLK
clk => register[23][15].CLK
clk => register[23][16].CLK
clk => register[23][17].CLK
clk => register[23][18].CLK
clk => register[23][19].CLK
clk => register[23][20].CLK
clk => register[23][21].CLK
clk => register[23][22].CLK
clk => register[23][23].CLK
clk => register[23][24].CLK
clk => register[23][25].CLK
clk => register[23][26].CLK
clk => register[23][27].CLK
clk => register[23][28].CLK
clk => register[23][29].CLK
clk => register[23][30].CLK
clk => register[23][31].CLK
clk => register[22][0].CLK
clk => register[22][1].CLK
clk => register[22][2].CLK
clk => register[22][3].CLK
clk => register[22][4].CLK
clk => register[22][5].CLK
clk => register[22][6].CLK
clk => register[22][7].CLK
clk => register[22][8].CLK
clk => register[22][9].CLK
clk => register[22][10].CLK
clk => register[22][11].CLK
clk => register[22][12].CLK
clk => register[22][13].CLK
clk => register[22][14].CLK
clk => register[22][15].CLK
clk => register[22][16].CLK
clk => register[22][17].CLK
clk => register[22][18].CLK
clk => register[22][19].CLK
clk => register[22][20].CLK
clk => register[22][21].CLK
clk => register[22][22].CLK
clk => register[22][23].CLK
clk => register[22][24].CLK
clk => register[22][25].CLK
clk => register[22][26].CLK
clk => register[22][27].CLK
clk => register[22][28].CLK
clk => register[22][29].CLK
clk => register[22][30].CLK
clk => register[22][31].CLK
clk => register[21][0].CLK
clk => register[21][1].CLK
clk => register[21][2].CLK
clk => register[21][3].CLK
clk => register[21][4].CLK
clk => register[21][5].CLK
clk => register[21][6].CLK
clk => register[21][7].CLK
clk => register[21][8].CLK
clk => register[21][9].CLK
clk => register[21][10].CLK
clk => register[21][11].CLK
clk => register[21][12].CLK
clk => register[21][13].CLK
clk => register[21][14].CLK
clk => register[21][15].CLK
clk => register[21][16].CLK
clk => register[21][17].CLK
clk => register[21][18].CLK
clk => register[21][19].CLK
clk => register[21][20].CLK
clk => register[21][21].CLK
clk => register[21][22].CLK
clk => register[21][23].CLK
clk => register[21][24].CLK
clk => register[21][25].CLK
clk => register[21][26].CLK
clk => register[21][27].CLK
clk => register[21][28].CLK
clk => register[21][29].CLK
clk => register[21][30].CLK
clk => register[21][31].CLK
clk => register[20][0].CLK
clk => register[20][1].CLK
clk => register[20][2].CLK
clk => register[20][3].CLK
clk => register[20][4].CLK
clk => register[20][5].CLK
clk => register[20][6].CLK
clk => register[20][7].CLK
clk => register[20][8].CLK
clk => register[20][9].CLK
clk => register[20][10].CLK
clk => register[20][11].CLK
clk => register[20][12].CLK
clk => register[20][13].CLK
clk => register[20][14].CLK
clk => register[20][15].CLK
clk => register[20][16].CLK
clk => register[20][17].CLK
clk => register[20][18].CLK
clk => register[20][19].CLK
clk => register[20][20].CLK
clk => register[20][21].CLK
clk => register[20][22].CLK
clk => register[20][23].CLK
clk => register[20][24].CLK
clk => register[20][25].CLK
clk => register[20][26].CLK
clk => register[20][27].CLK
clk => register[20][28].CLK
clk => register[20][29].CLK
clk => register[20][30].CLK
clk => register[20][31].CLK
clk => register[19][0].CLK
clk => register[19][1].CLK
clk => register[19][2].CLK
clk => register[19][3].CLK
clk => register[19][4].CLK
clk => register[19][5].CLK
clk => register[19][6].CLK
clk => register[19][7].CLK
clk => register[19][8].CLK
clk => register[19][9].CLK
clk => register[19][10].CLK
clk => register[19][11].CLK
clk => register[19][12].CLK
clk => register[19][13].CLK
clk => register[19][14].CLK
clk => register[19][15].CLK
clk => register[19][16].CLK
clk => register[19][17].CLK
clk => register[19][18].CLK
clk => register[19][19].CLK
clk => register[19][20].CLK
clk => register[19][21].CLK
clk => register[19][22].CLK
clk => register[19][23].CLK
clk => register[19][24].CLK
clk => register[19][25].CLK
clk => register[19][26].CLK
clk => register[19][27].CLK
clk => register[19][28].CLK
clk => register[19][29].CLK
clk => register[19][30].CLK
clk => register[19][31].CLK
clk => register[18][0].CLK
clk => register[18][1].CLK
clk => register[18][2].CLK
clk => register[18][3].CLK
clk => register[18][4].CLK
clk => register[18][5].CLK
clk => register[18][6].CLK
clk => register[18][7].CLK
clk => register[18][8].CLK
clk => register[18][9].CLK
clk => register[18][10].CLK
clk => register[18][11].CLK
clk => register[18][12].CLK
clk => register[18][13].CLK
clk => register[18][14].CLK
clk => register[18][15].CLK
clk => register[18][16].CLK
clk => register[18][17].CLK
clk => register[18][18].CLK
clk => register[18][19].CLK
clk => register[18][20].CLK
clk => register[18][21].CLK
clk => register[18][22].CLK
clk => register[18][23].CLK
clk => register[18][24].CLK
clk => register[18][25].CLK
clk => register[18][26].CLK
clk => register[18][27].CLK
clk => register[18][28].CLK
clk => register[18][29].CLK
clk => register[18][30].CLK
clk => register[18][31].CLK
clk => register[17][0].CLK
clk => register[17][1].CLK
clk => register[17][2].CLK
clk => register[17][3].CLK
clk => register[17][4].CLK
clk => register[17][5].CLK
clk => register[17][6].CLK
clk => register[17][7].CLK
clk => register[17][8].CLK
clk => register[17][9].CLK
clk => register[17][10].CLK
clk => register[17][11].CLK
clk => register[17][12].CLK
clk => register[17][13].CLK
clk => register[17][14].CLK
clk => register[17][15].CLK
clk => register[17][16].CLK
clk => register[17][17].CLK
clk => register[17][18].CLK
clk => register[17][19].CLK
clk => register[17][20].CLK
clk => register[17][21].CLK
clk => register[17][22].CLK
clk => register[17][23].CLK
clk => register[17][24].CLK
clk => register[17][25].CLK
clk => register[17][26].CLK
clk => register[17][27].CLK
clk => register[17][28].CLK
clk => register[17][29].CLK
clk => register[17][30].CLK
clk => register[17][31].CLK
clk => register[16][0].CLK
clk => register[16][1].CLK
clk => register[16][2].CLK
clk => register[16][3].CLK
clk => register[16][4].CLK
clk => register[16][5].CLK
clk => register[16][6].CLK
clk => register[16][7].CLK
clk => register[16][8].CLK
clk => register[16][9].CLK
clk => register[16][10].CLK
clk => register[16][11].CLK
clk => register[16][12].CLK
clk => register[16][13].CLK
clk => register[16][14].CLK
clk => register[16][15].CLK
clk => register[16][16].CLK
clk => register[16][17].CLK
clk => register[16][18].CLK
clk => register[16][19].CLK
clk => register[16][20].CLK
clk => register[16][21].CLK
clk => register[16][22].CLK
clk => register[16][23].CLK
clk => register[16][24].CLK
clk => register[16][25].CLK
clk => register[16][26].CLK
clk => register[16][27].CLK
clk => register[16][28].CLK
clk => register[16][29].CLK
clk => register[16][30].CLK
clk => register[16][31].CLK
clk => register[15][0].CLK
clk => register[15][1].CLK
clk => register[15][2].CLK
clk => register[15][3].CLK
clk => register[15][4].CLK
clk => register[15][5].CLK
clk => register[15][6].CLK
clk => register[15][7].CLK
clk => register[15][8].CLK
clk => register[15][9].CLK
clk => register[15][10].CLK
clk => register[15][11].CLK
clk => register[15][12].CLK
clk => register[15][13].CLK
clk => register[15][14].CLK
clk => register[15][15].CLK
clk => register[15][16].CLK
clk => register[15][17].CLK
clk => register[15][18].CLK
clk => register[15][19].CLK
clk => register[15][20].CLK
clk => register[15][21].CLK
clk => register[15][22].CLK
clk => register[15][23].CLK
clk => register[15][24].CLK
clk => register[15][25].CLK
clk => register[15][26].CLK
clk => register[15][27].CLK
clk => register[15][28].CLK
clk => register[15][29].CLK
clk => register[15][30].CLK
clk => register[15][31].CLK
clk => register[14][0].CLK
clk => register[14][1].CLK
clk => register[14][2].CLK
clk => register[14][3].CLK
clk => register[14][4].CLK
clk => register[14][5].CLK
clk => register[14][6].CLK
clk => register[14][7].CLK
clk => register[14][8].CLK
clk => register[14][9].CLK
clk => register[14][10].CLK
clk => register[14][11].CLK
clk => register[14][12].CLK
clk => register[14][13].CLK
clk => register[14][14].CLK
clk => register[14][15].CLK
clk => register[14][16].CLK
clk => register[14][17].CLK
clk => register[14][18].CLK
clk => register[14][19].CLK
clk => register[14][20].CLK
clk => register[14][21].CLK
clk => register[14][22].CLK
clk => register[14][23].CLK
clk => register[14][24].CLK
clk => register[14][25].CLK
clk => register[14][26].CLK
clk => register[14][27].CLK
clk => register[14][28].CLK
clk => register[14][29].CLK
clk => register[14][30].CLK
clk => register[14][31].CLK
clk => register[13][0].CLK
clk => register[13][1].CLK
clk => register[13][2].CLK
clk => register[13][3].CLK
clk => register[13][4].CLK
clk => register[13][5].CLK
clk => register[13][6].CLK
clk => register[13][7].CLK
clk => register[13][8].CLK
clk => register[13][9].CLK
clk => register[13][10].CLK
clk => register[13][11].CLK
clk => register[13][12].CLK
clk => register[13][13].CLK
clk => register[13][14].CLK
clk => register[13][15].CLK
clk => register[13][16].CLK
clk => register[13][17].CLK
clk => register[13][18].CLK
clk => register[13][19].CLK
clk => register[13][20].CLK
clk => register[13][21].CLK
clk => register[13][22].CLK
clk => register[13][23].CLK
clk => register[13][24].CLK
clk => register[13][25].CLK
clk => register[13][26].CLK
clk => register[13][27].CLK
clk => register[13][28].CLK
clk => register[13][29].CLK
clk => register[13][30].CLK
clk => register[13][31].CLK
clk => register[12][0].CLK
clk => register[12][1].CLK
clk => register[12][2].CLK
clk => register[12][3].CLK
clk => register[12][4].CLK
clk => register[12][5].CLK
clk => register[12][6].CLK
clk => register[12][7].CLK
clk => register[12][8].CLK
clk => register[12][9].CLK
clk => register[12][10].CLK
clk => register[12][11].CLK
clk => register[12][12].CLK
clk => register[12][13].CLK
clk => register[12][14].CLK
clk => register[12][15].CLK
clk => register[12][16].CLK
clk => register[12][17].CLK
clk => register[12][18].CLK
clk => register[12][19].CLK
clk => register[12][20].CLK
clk => register[12][21].CLK
clk => register[12][22].CLK
clk => register[12][23].CLK
clk => register[12][24].CLK
clk => register[12][25].CLK
clk => register[12][26].CLK
clk => register[12][27].CLK
clk => register[12][28].CLK
clk => register[12][29].CLK
clk => register[12][30].CLK
clk => register[12][31].CLK
clk => register[11][0].CLK
clk => register[11][1].CLK
clk => register[11][2].CLK
clk => register[11][3].CLK
clk => register[11][4].CLK
clk => register[11][5].CLK
clk => register[11][6].CLK
clk => register[11][7].CLK
clk => register[11][8].CLK
clk => register[11][9].CLK
clk => register[11][10].CLK
clk => register[11][11].CLK
clk => register[11][12].CLK
clk => register[11][13].CLK
clk => register[11][14].CLK
clk => register[11][15].CLK
clk => register[11][16].CLK
clk => register[11][17].CLK
clk => register[11][18].CLK
clk => register[11][19].CLK
clk => register[11][20].CLK
clk => register[11][21].CLK
clk => register[11][22].CLK
clk => register[11][23].CLK
clk => register[11][24].CLK
clk => register[11][25].CLK
clk => register[11][26].CLK
clk => register[11][27].CLK
clk => register[11][28].CLK
clk => register[11][29].CLK
clk => register[11][30].CLK
clk => register[11][31].CLK
clk => register[10][0].CLK
clk => register[10][1].CLK
clk => register[10][2].CLK
clk => register[10][3].CLK
clk => register[10][4].CLK
clk => register[10][5].CLK
clk => register[10][6].CLK
clk => register[10][7].CLK
clk => register[10][8].CLK
clk => register[10][9].CLK
clk => register[10][10].CLK
clk => register[10][11].CLK
clk => register[10][12].CLK
clk => register[10][13].CLK
clk => register[10][14].CLK
clk => register[10][15].CLK
clk => register[10][16].CLK
clk => register[10][17].CLK
clk => register[10][18].CLK
clk => register[10][19].CLK
clk => register[10][20].CLK
clk => register[10][21].CLK
clk => register[10][22].CLK
clk => register[10][23].CLK
clk => register[10][24].CLK
clk => register[10][25].CLK
clk => register[10][26].CLK
clk => register[10][27].CLK
clk => register[10][28].CLK
clk => register[10][29].CLK
clk => register[10][30].CLK
clk => register[10][31].CLK
clk => register[9][0].CLK
clk => register[9][1].CLK
clk => register[9][2].CLK
clk => register[9][3].CLK
clk => register[9][4].CLK
clk => register[9][5].CLK
clk => register[9][6].CLK
clk => register[9][7].CLK
clk => register[9][8].CLK
clk => register[9][9].CLK
clk => register[9][10].CLK
clk => register[9][11].CLK
clk => register[9][12].CLK
clk => register[9][13].CLK
clk => register[9][14].CLK
clk => register[9][15].CLK
clk => register[9][16].CLK
clk => register[9][17].CLK
clk => register[9][18].CLK
clk => register[9][19].CLK
clk => register[9][20].CLK
clk => register[9][21].CLK
clk => register[9][22].CLK
clk => register[9][23].CLK
clk => register[9][24].CLK
clk => register[9][25].CLK
clk => register[9][26].CLK
clk => register[9][27].CLK
clk => register[9][28].CLK
clk => register[9][29].CLK
clk => register[9][30].CLK
clk => register[9][31].CLK
clk => register[8][0].CLK
clk => register[8][1].CLK
clk => register[8][2].CLK
clk => register[8][3].CLK
clk => register[8][4].CLK
clk => register[8][5].CLK
clk => register[8][6].CLK
clk => register[8][7].CLK
clk => register[8][8].CLK
clk => register[8][9].CLK
clk => register[8][10].CLK
clk => register[8][11].CLK
clk => register[8][12].CLK
clk => register[8][13].CLK
clk => register[8][14].CLK
clk => register[8][15].CLK
clk => register[8][16].CLK
clk => register[8][17].CLK
clk => register[8][18].CLK
clk => register[8][19].CLK
clk => register[8][20].CLK
clk => register[8][21].CLK
clk => register[8][22].CLK
clk => register[8][23].CLK
clk => register[8][24].CLK
clk => register[8][25].CLK
clk => register[8][26].CLK
clk => register[8][27].CLK
clk => register[8][28].CLK
clk => register[8][29].CLK
clk => register[8][30].CLK
clk => register[8][31].CLK
clk => register[7][0].CLK
clk => register[7][1].CLK
clk => register[7][2].CLK
clk => register[7][3].CLK
clk => register[7][4].CLK
clk => register[7][5].CLK
clk => register[7][6].CLK
clk => register[7][7].CLK
clk => register[7][8].CLK
clk => register[7][9].CLK
clk => register[7][10].CLK
clk => register[7][11].CLK
clk => register[7][12].CLK
clk => register[7][13].CLK
clk => register[7][14].CLK
clk => register[7][15].CLK
clk => register[7][16].CLK
clk => register[7][17].CLK
clk => register[7][18].CLK
clk => register[7][19].CLK
clk => register[7][20].CLK
clk => register[7][21].CLK
clk => register[7][22].CLK
clk => register[7][23].CLK
clk => register[7][24].CLK
clk => register[7][25].CLK
clk => register[7][26].CLK
clk => register[7][27].CLK
clk => register[7][28].CLK
clk => register[7][29].CLK
clk => register[7][30].CLK
clk => register[7][31].CLK
clk => register[6][0].CLK
clk => register[6][1].CLK
clk => register[6][2].CLK
clk => register[6][3].CLK
clk => register[6][4].CLK
clk => register[6][5].CLK
clk => register[6][6].CLK
clk => register[6][7].CLK
clk => register[6][8].CLK
clk => register[6][9].CLK
clk => register[6][10].CLK
clk => register[6][11].CLK
clk => register[6][12].CLK
clk => register[6][13].CLK
clk => register[6][14].CLK
clk => register[6][15].CLK
clk => register[6][16].CLK
clk => register[6][17].CLK
clk => register[6][18].CLK
clk => register[6][19].CLK
clk => register[6][20].CLK
clk => register[6][21].CLK
clk => register[6][22].CLK
clk => register[6][23].CLK
clk => register[6][24].CLK
clk => register[6][25].CLK
clk => register[6][26].CLK
clk => register[6][27].CLK
clk => register[6][28].CLK
clk => register[6][29].CLK
clk => register[6][30].CLK
clk => register[6][31].CLK
clk => register[5][0].CLK
clk => register[5][1].CLK
clk => register[5][2].CLK
clk => register[5][3].CLK
clk => register[5][4].CLK
clk => register[5][5].CLK
clk => register[5][6].CLK
clk => register[5][7].CLK
clk => register[5][8].CLK
clk => register[5][9].CLK
clk => register[5][10].CLK
clk => register[5][11].CLK
clk => register[5][12].CLK
clk => register[5][13].CLK
clk => register[5][14].CLK
clk => register[5][15].CLK
clk => register[5][16].CLK
clk => register[5][17].CLK
clk => register[5][18].CLK
clk => register[5][19].CLK
clk => register[5][20].CLK
clk => register[5][21].CLK
clk => register[5][22].CLK
clk => register[5][23].CLK
clk => register[5][24].CLK
clk => register[5][25].CLK
clk => register[5][26].CLK
clk => register[5][27].CLK
clk => register[5][28].CLK
clk => register[5][29].CLK
clk => register[5][30].CLK
clk => register[5][31].CLK
clk => register[4][0].CLK
clk => register[4][1].CLK
clk => register[4][2].CLK
clk => register[4][3].CLK
clk => register[4][4].CLK
clk => register[4][5].CLK
clk => register[4][6].CLK
clk => register[4][7].CLK
clk => register[4][8].CLK
clk => register[4][9].CLK
clk => register[4][10].CLK
clk => register[4][11].CLK
clk => register[4][12].CLK
clk => register[4][13].CLK
clk => register[4][14].CLK
clk => register[4][15].CLK
clk => register[4][16].CLK
clk => register[4][17].CLK
clk => register[4][18].CLK
clk => register[4][19].CLK
clk => register[4][20].CLK
clk => register[4][21].CLK
clk => register[4][22].CLK
clk => register[4][23].CLK
clk => register[4][24].CLK
clk => register[4][25].CLK
clk => register[4][26].CLK
clk => register[4][27].CLK
clk => register[4][28].CLK
clk => register[4][29].CLK
clk => register[4][30].CLK
clk => register[4][31].CLK
clk => register[3][0].CLK
clk => register[3][1].CLK
clk => register[3][2].CLK
clk => register[3][3].CLK
clk => register[3][4].CLK
clk => register[3][5].CLK
clk => register[3][6].CLK
clk => register[3][7].CLK
clk => register[3][8].CLK
clk => register[3][9].CLK
clk => register[3][10].CLK
clk => register[3][11].CLK
clk => register[3][12].CLK
clk => register[3][13].CLK
clk => register[3][14].CLK
clk => register[3][15].CLK
clk => register[3][16].CLK
clk => register[3][17].CLK
clk => register[3][18].CLK
clk => register[3][19].CLK
clk => register[3][20].CLK
clk => register[3][21].CLK
clk => register[3][22].CLK
clk => register[3][23].CLK
clk => register[3][24].CLK
clk => register[3][25].CLK
clk => register[3][26].CLK
clk => register[3][27].CLK
clk => register[3][28].CLK
clk => register[3][29].CLK
clk => register[3][30].CLK
clk => register[3][31].CLK
clk => register[2][0].CLK
clk => register[2][1].CLK
clk => register[2][2].CLK
clk => register[2][3].CLK
clk => register[2][4].CLK
clk => register[2][5].CLK
clk => register[2][6].CLK
clk => register[2][7].CLK
clk => register[2][8].CLK
clk => register[2][9].CLK
clk => register[2][10].CLK
clk => register[2][11].CLK
clk => register[2][12].CLK
clk => register[2][13].CLK
clk => register[2][14].CLK
clk => register[2][15].CLK
clk => register[2][16].CLK
clk => register[2][17].CLK
clk => register[2][18].CLK
clk => register[2][19].CLK
clk => register[2][20].CLK
clk => register[2][21].CLK
clk => register[2][22].CLK
clk => register[2][23].CLK
clk => register[2][24].CLK
clk => register[2][25].CLK
clk => register[2][26].CLK
clk => register[2][27].CLK
clk => register[2][28].CLK
clk => register[2][29].CLK
clk => register[2][30].CLK
clk => register[2][31].CLK
clk => register[1][0].CLK
clk => register[1][1].CLK
clk => register[1][2].CLK
clk => register[1][3].CLK
clk => register[1][4].CLK
clk => register[1][5].CLK
clk => register[1][6].CLK
clk => register[1][7].CLK
clk => register[1][8].CLK
clk => register[1][9].CLK
clk => register[1][10].CLK
clk => register[1][11].CLK
clk => register[1][12].CLK
clk => register[1][13].CLK
clk => register[1][14].CLK
clk => register[1][15].CLK
clk => register[1][16].CLK
clk => register[1][17].CLK
clk => register[1][18].CLK
clk => register[1][19].CLK
clk => register[1][20].CLK
clk => register[1][21].CLK
clk => register[1][22].CLK
clk => register[1][23].CLK
clk => register[1][24].CLK
clk => register[1][25].CLK
clk => register[1][26].CLK
clk => register[1][27].CLK
clk => register[1][28].CLK
clk => register[1][29].CLK
clk => register[1][30].CLK
clk => register[1][31].CLK
reset => register[31][0].ACLR
reset => register[31][1].ACLR
reset => register[31][2].ACLR
reset => register[31][3].ACLR
reset => register[31][4].ACLR
reset => register[31][5].ACLR
reset => register[31][6].ACLR
reset => register[31][7].ACLR
reset => register[31][8].ACLR
reset => register[31][9].ACLR
reset => register[31][10].ACLR
reset => register[31][11].ACLR
reset => register[31][12].ACLR
reset => register[31][13].ACLR
reset => register[31][14].ACLR
reset => register[31][15].ACLR
reset => register[31][16].ACLR
reset => register[31][17].ACLR
reset => register[31][18].ACLR
reset => register[31][19].ACLR
reset => register[31][20].ACLR
reset => register[31][21].ACLR
reset => register[31][22].ACLR
reset => register[31][23].ACLR
reset => register[31][24].ACLR
reset => register[31][25].ACLR
reset => register[31][26].ACLR
reset => register[31][27].ACLR
reset => register[31][28].ACLR
reset => register[31][29].ACLR
reset => register[31][30].ACLR
reset => register[31][31].ACLR
reset => register[30][0].ACLR
reset => register[30][1].ACLR
reset => register[30][2].ACLR
reset => register[30][3].ACLR
reset => register[30][4].ACLR
reset => register[30][5].ACLR
reset => register[30][6].ACLR
reset => register[30][7].ACLR
reset => register[30][8].ACLR
reset => register[30][9].ACLR
reset => register[30][10].ACLR
reset => register[30][11].ACLR
reset => register[30][12].ACLR
reset => register[30][13].ACLR
reset => register[30][14].ACLR
reset => register[30][15].ACLR
reset => register[30][16].ACLR
reset => register[30][17].ACLR
reset => register[30][18].ACLR
reset => register[30][19].ACLR
reset => register[30][20].ACLR
reset => register[30][21].ACLR
reset => register[30][22].ACLR
reset => register[30][23].ACLR
reset => register[30][24].ACLR
reset => register[30][25].ACLR
reset => register[30][26].ACLR
reset => register[30][27].ACLR
reset => register[30][28].ACLR
reset => register[30][29].ACLR
reset => register[30][30].ACLR
reset => register[30][31].ACLR
reset => register[29][0].ACLR
reset => register[29][1].ACLR
reset => register[29][2].ACLR
reset => register[29][3].ACLR
reset => register[29][4].ACLR
reset => register[29][5].ACLR
reset => register[29][6].ACLR
reset => register[29][7].ACLR
reset => register[29][8].ACLR
reset => register[29][9].ACLR
reset => register[29][10].ACLR
reset => register[29][11].ACLR
reset => register[29][12].ACLR
reset => register[29][13].ACLR
reset => register[29][14].ACLR
reset => register[29][15].ACLR
reset => register[29][16].ACLR
reset => register[29][17].ACLR
reset => register[29][18].ACLR
reset => register[29][19].ACLR
reset => register[29][20].ACLR
reset => register[29][21].ACLR
reset => register[29][22].ACLR
reset => register[29][23].ACLR
reset => register[29][24].ACLR
reset => register[29][25].ACLR
reset => register[29][26].ACLR
reset => register[29][27].ACLR
reset => register[29][28].ACLR
reset => register[29][29].ACLR
reset => register[29][30].ACLR
reset => register[29][31].ACLR
reset => register[28][0].ACLR
reset => register[28][1].ACLR
reset => register[28][2].ACLR
reset => register[28][3].ACLR
reset => register[28][4].ACLR
reset => register[28][5].ACLR
reset => register[28][6].ACLR
reset => register[28][7].ACLR
reset => register[28][8].ACLR
reset => register[28][9].ACLR
reset => register[28][10].ACLR
reset => register[28][11].ACLR
reset => register[28][12].ACLR
reset => register[28][13].ACLR
reset => register[28][14].ACLR
reset => register[28][15].ACLR
reset => register[28][16].ACLR
reset => register[28][17].ACLR
reset => register[28][18].ACLR
reset => register[28][19].ACLR
reset => register[28][20].ACLR
reset => register[28][21].ACLR
reset => register[28][22].ACLR
reset => register[28][23].ACLR
reset => register[28][24].ACLR
reset => register[28][25].ACLR
reset => register[28][26].ACLR
reset => register[28][27].ACLR
reset => register[28][28].ACLR
reset => register[28][29].ACLR
reset => register[28][30].ACLR
reset => register[28][31].ACLR
reset => register[27][0].ACLR
reset => register[27][1].ACLR
reset => register[27][2].ACLR
reset => register[27][3].ACLR
reset => register[27][4].ACLR
reset => register[27][5].ACLR
reset => register[27][6].ACLR
reset => register[27][7].ACLR
reset => register[27][8].ACLR
reset => register[27][9].ACLR
reset => register[27][10].ACLR
reset => register[27][11].ACLR
reset => register[27][12].ACLR
reset => register[27][13].ACLR
reset => register[27][14].ACLR
reset => register[27][15].ACLR
reset => register[27][16].ACLR
reset => register[27][17].ACLR
reset => register[27][18].ACLR
reset => register[27][19].ACLR
reset => register[27][20].ACLR
reset => register[27][21].ACLR
reset => register[27][22].ACLR
reset => register[27][23].ACLR
reset => register[27][24].ACLR
reset => register[27][25].ACLR
reset => register[27][26].ACLR
reset => register[27][27].ACLR
reset => register[27][28].ACLR
reset => register[27][29].ACLR
reset => register[27][30].ACLR
reset => register[27][31].ACLR
reset => register[26][0].ACLR
reset => register[26][1].ACLR
reset => register[26][2].ACLR
reset => register[26][3].ACLR
reset => register[26][4].ACLR
reset => register[26][5].ACLR
reset => register[26][6].ACLR
reset => register[26][7].ACLR
reset => register[26][8].ACLR
reset => register[26][9].ACLR
reset => register[26][10].ACLR
reset => register[26][11].ACLR
reset => register[26][12].ACLR
reset => register[26][13].ACLR
reset => register[26][14].ACLR
reset => register[26][15].ACLR
reset => register[26][16].ACLR
reset => register[26][17].ACLR
reset => register[26][18].ACLR
reset => register[26][19].ACLR
reset => register[26][20].ACLR
reset => register[26][21].ACLR
reset => register[26][22].ACLR
reset => register[26][23].ACLR
reset => register[26][24].ACLR
reset => register[26][25].ACLR
reset => register[26][26].ACLR
reset => register[26][27].ACLR
reset => register[26][28].ACLR
reset => register[26][29].ACLR
reset => register[26][30].ACLR
reset => register[26][31].ACLR
reset => register[25][0].ACLR
reset => register[25][1].ACLR
reset => register[25][2].ACLR
reset => register[25][3].ACLR
reset => register[25][4].ACLR
reset => register[25][5].ACLR
reset => register[25][6].ACLR
reset => register[25][7].ACLR
reset => register[25][8].ACLR
reset => register[25][9].ACLR
reset => register[25][10].ACLR
reset => register[25][11].ACLR
reset => register[25][12].ACLR
reset => register[25][13].ACLR
reset => register[25][14].ACLR
reset => register[25][15].ACLR
reset => register[25][16].ACLR
reset => register[25][17].ACLR
reset => register[25][18].ACLR
reset => register[25][19].ACLR
reset => register[25][20].ACLR
reset => register[25][21].ACLR
reset => register[25][22].ACLR
reset => register[25][23].ACLR
reset => register[25][24].ACLR
reset => register[25][25].ACLR
reset => register[25][26].ACLR
reset => register[25][27].ACLR
reset => register[25][28].ACLR
reset => register[25][29].ACLR
reset => register[25][30].ACLR
reset => register[25][31].ACLR
reset => register[24][0].ACLR
reset => register[24][1].ACLR
reset => register[24][2].ACLR
reset => register[24][3].ACLR
reset => register[24][4].ACLR
reset => register[24][5].ACLR
reset => register[24][6].ACLR
reset => register[24][7].ACLR
reset => register[24][8].ACLR
reset => register[24][9].ACLR
reset => register[24][10].ACLR
reset => register[24][11].ACLR
reset => register[24][12].ACLR
reset => register[24][13].ACLR
reset => register[24][14].ACLR
reset => register[24][15].ACLR
reset => register[24][16].ACLR
reset => register[24][17].ACLR
reset => register[24][18].ACLR
reset => register[24][19].ACLR
reset => register[24][20].ACLR
reset => register[24][21].ACLR
reset => register[24][22].ACLR
reset => register[24][23].ACLR
reset => register[24][24].ACLR
reset => register[24][25].ACLR
reset => register[24][26].ACLR
reset => register[24][27].ACLR
reset => register[24][28].ACLR
reset => register[24][29].ACLR
reset => register[24][30].ACLR
reset => register[24][31].ACLR
reset => register[23][0].ACLR
reset => register[23][1].ACLR
reset => register[23][2].ACLR
reset => register[23][3].ACLR
reset => register[23][4].ACLR
reset => register[23][5].ACLR
reset => register[23][6].ACLR
reset => register[23][7].ACLR
reset => register[23][8].ACLR
reset => register[23][9].ACLR
reset => register[23][10].ACLR
reset => register[23][11].ACLR
reset => register[23][12].ACLR
reset => register[23][13].ACLR
reset => register[23][14].ACLR
reset => register[23][15].ACLR
reset => register[23][16].ACLR
reset => register[23][17].ACLR
reset => register[23][18].ACLR
reset => register[23][19].ACLR
reset => register[23][20].ACLR
reset => register[23][21].ACLR
reset => register[23][22].ACLR
reset => register[23][23].ACLR
reset => register[23][24].ACLR
reset => register[23][25].ACLR
reset => register[23][26].ACLR
reset => register[23][27].ACLR
reset => register[23][28].ACLR
reset => register[23][29].ACLR
reset => register[23][30].ACLR
reset => register[23][31].ACLR
reset => register[22][0].ACLR
reset => register[22][1].ACLR
reset => register[22][2].ACLR
reset => register[22][3].ACLR
reset => register[22][4].ACLR
reset => register[22][5].ACLR
reset => register[22][6].ACLR
reset => register[22][7].ACLR
reset => register[22][8].ACLR
reset => register[22][9].ACLR
reset => register[22][10].ACLR
reset => register[22][11].ACLR
reset => register[22][12].ACLR
reset => register[22][13].ACLR
reset => register[22][14].ACLR
reset => register[22][15].ACLR
reset => register[22][16].ACLR
reset => register[22][17].ACLR
reset => register[22][18].ACLR
reset => register[22][19].ACLR
reset => register[22][20].ACLR
reset => register[22][21].ACLR
reset => register[22][22].ACLR
reset => register[22][23].ACLR
reset => register[22][24].ACLR
reset => register[22][25].ACLR
reset => register[22][26].ACLR
reset => register[22][27].ACLR
reset => register[22][28].ACLR
reset => register[22][29].ACLR
reset => register[22][30].ACLR
reset => register[22][31].ACLR
reset => register[21][0].ACLR
reset => register[21][1].ACLR
reset => register[21][2].ACLR
reset => register[21][3].ACLR
reset => register[21][4].ACLR
reset => register[21][5].ACLR
reset => register[21][6].ACLR
reset => register[21][7].ACLR
reset => register[21][8].ACLR
reset => register[21][9].ACLR
reset => register[21][10].ACLR
reset => register[21][11].ACLR
reset => register[21][12].ACLR
reset => register[21][13].ACLR
reset => register[21][14].ACLR
reset => register[21][15].ACLR
reset => register[21][16].ACLR
reset => register[21][17].ACLR
reset => register[21][18].ACLR
reset => register[21][19].ACLR
reset => register[21][20].ACLR
reset => register[21][21].ACLR
reset => register[21][22].ACLR
reset => register[21][23].ACLR
reset => register[21][24].ACLR
reset => register[21][25].ACLR
reset => register[21][26].ACLR
reset => register[21][27].ACLR
reset => register[21][28].ACLR
reset => register[21][29].ACLR
reset => register[21][30].ACLR
reset => register[21][31].ACLR
reset => register[20][0].ACLR
reset => register[20][1].ACLR
reset => register[20][2].ACLR
reset => register[20][3].ACLR
reset => register[20][4].ACLR
reset => register[20][5].ACLR
reset => register[20][6].ACLR
reset => register[20][7].ACLR
reset => register[20][8].ACLR
reset => register[20][9].ACLR
reset => register[20][10].ACLR
reset => register[20][11].ACLR
reset => register[20][12].ACLR
reset => register[20][13].ACLR
reset => register[20][14].ACLR
reset => register[20][15].ACLR
reset => register[20][16].ACLR
reset => register[20][17].ACLR
reset => register[20][18].ACLR
reset => register[20][19].ACLR
reset => register[20][20].ACLR
reset => register[20][21].ACLR
reset => register[20][22].ACLR
reset => register[20][23].ACLR
reset => register[20][24].ACLR
reset => register[20][25].ACLR
reset => register[20][26].ACLR
reset => register[20][27].ACLR
reset => register[20][28].ACLR
reset => register[20][29].ACLR
reset => register[20][30].ACLR
reset => register[20][31].ACLR
reset => register[19][0].ACLR
reset => register[19][1].ACLR
reset => register[19][2].ACLR
reset => register[19][3].ACLR
reset => register[19][4].ACLR
reset => register[19][5].ACLR
reset => register[19][6].ACLR
reset => register[19][7].ACLR
reset => register[19][8].ACLR
reset => register[19][9].ACLR
reset => register[19][10].ACLR
reset => register[19][11].ACLR
reset => register[19][12].ACLR
reset => register[19][13].ACLR
reset => register[19][14].ACLR
reset => register[19][15].ACLR
reset => register[19][16].ACLR
reset => register[19][17].ACLR
reset => register[19][18].ACLR
reset => register[19][19].ACLR
reset => register[19][20].ACLR
reset => register[19][21].ACLR
reset => register[19][22].ACLR
reset => register[19][23].ACLR
reset => register[19][24].ACLR
reset => register[19][25].ACLR
reset => register[19][26].ACLR
reset => register[19][27].ACLR
reset => register[19][28].ACLR
reset => register[19][29].ACLR
reset => register[19][30].ACLR
reset => register[19][31].ACLR
reset => register[18][0].ACLR
reset => register[18][1].ACLR
reset => register[18][2].ACLR
reset => register[18][3].ACLR
reset => register[18][4].ACLR
reset => register[18][5].ACLR
reset => register[18][6].ACLR
reset => register[18][7].ACLR
reset => register[18][8].ACLR
reset => register[18][9].ACLR
reset => register[18][10].ACLR
reset => register[18][11].ACLR
reset => register[18][12].ACLR
reset => register[18][13].ACLR
reset => register[18][14].ACLR
reset => register[18][15].ACLR
reset => register[18][16].ACLR
reset => register[18][17].ACLR
reset => register[18][18].ACLR
reset => register[18][19].ACLR
reset => register[18][20].ACLR
reset => register[18][21].ACLR
reset => register[18][22].ACLR
reset => register[18][23].ACLR
reset => register[18][24].ACLR
reset => register[18][25].ACLR
reset => register[18][26].ACLR
reset => register[18][27].ACLR
reset => register[18][28].ACLR
reset => register[18][29].ACLR
reset => register[18][30].ACLR
reset => register[18][31].ACLR
reset => register[17][0].ACLR
reset => register[17][1].ACLR
reset => register[17][2].ACLR
reset => register[17][3].ACLR
reset => register[17][4].ACLR
reset => register[17][5].ACLR
reset => register[17][6].ACLR
reset => register[17][7].ACLR
reset => register[17][8].ACLR
reset => register[17][9].ACLR
reset => register[17][10].ACLR
reset => register[17][11].ACLR
reset => register[17][12].ACLR
reset => register[17][13].ACLR
reset => register[17][14].ACLR
reset => register[17][15].ACLR
reset => register[17][16].ACLR
reset => register[17][17].ACLR
reset => register[17][18].ACLR
reset => register[17][19].ACLR
reset => register[17][20].ACLR
reset => register[17][21].ACLR
reset => register[17][22].ACLR
reset => register[17][23].ACLR
reset => register[17][24].ACLR
reset => register[17][25].ACLR
reset => register[17][26].ACLR
reset => register[17][27].ACLR
reset => register[17][28].ACLR
reset => register[17][29].ACLR
reset => register[17][30].ACLR
reset => register[17][31].ACLR
reset => register[16][0].ACLR
reset => register[16][1].ACLR
reset => register[16][2].ACLR
reset => register[16][3].ACLR
reset => register[16][4].ACLR
reset => register[16][5].ACLR
reset => register[16][6].ACLR
reset => register[16][7].ACLR
reset => register[16][8].ACLR
reset => register[16][9].ACLR
reset => register[16][10].ACLR
reset => register[16][11].ACLR
reset => register[16][12].ACLR
reset => register[16][13].ACLR
reset => register[16][14].ACLR
reset => register[16][15].ACLR
reset => register[16][16].ACLR
reset => register[16][17].ACLR
reset => register[16][18].ACLR
reset => register[16][19].ACLR
reset => register[16][20].ACLR
reset => register[16][21].ACLR
reset => register[16][22].ACLR
reset => register[16][23].ACLR
reset => register[16][24].ACLR
reset => register[16][25].ACLR
reset => register[16][26].ACLR
reset => register[16][27].ACLR
reset => register[16][28].ACLR
reset => register[16][29].ACLR
reset => register[16][30].ACLR
reset => register[16][31].ACLR
reset => register[15][0].ACLR
reset => register[15][1].ACLR
reset => register[15][2].ACLR
reset => register[15][3].ACLR
reset => register[15][4].ACLR
reset => register[15][5].ACLR
reset => register[15][6].ACLR
reset => register[15][7].ACLR
reset => register[15][8].ACLR
reset => register[15][9].ACLR
reset => register[15][10].ACLR
reset => register[15][11].ACLR
reset => register[15][12].ACLR
reset => register[15][13].ACLR
reset => register[15][14].ACLR
reset => register[15][15].ACLR
reset => register[15][16].ACLR
reset => register[15][17].ACLR
reset => register[15][18].ACLR
reset => register[15][19].ACLR
reset => register[15][20].ACLR
reset => register[15][21].ACLR
reset => register[15][22].ACLR
reset => register[15][23].ACLR
reset => register[15][24].ACLR
reset => register[15][25].ACLR
reset => register[15][26].ACLR
reset => register[15][27].ACLR
reset => register[15][28].ACLR
reset => register[15][29].ACLR
reset => register[15][30].ACLR
reset => register[15][31].ACLR
reset => register[14][0].ACLR
reset => register[14][1].ACLR
reset => register[14][2].ACLR
reset => register[14][3].ACLR
reset => register[14][4].ACLR
reset => register[14][5].ACLR
reset => register[14][6].ACLR
reset => register[14][7].ACLR
reset => register[14][8].ACLR
reset => register[14][9].ACLR
reset => register[14][10].ACLR
reset => register[14][11].ACLR
reset => register[14][12].ACLR
reset => register[14][13].ACLR
reset => register[14][14].ACLR
reset => register[14][15].ACLR
reset => register[14][16].ACLR
reset => register[14][17].ACLR
reset => register[14][18].ACLR
reset => register[14][19].ACLR
reset => register[14][20].ACLR
reset => register[14][21].ACLR
reset => register[14][22].ACLR
reset => register[14][23].ACLR
reset => register[14][24].ACLR
reset => register[14][25].ACLR
reset => register[14][26].ACLR
reset => register[14][27].ACLR
reset => register[14][28].ACLR
reset => register[14][29].ACLR
reset => register[14][30].ACLR
reset => register[14][31].ACLR
reset => register[13][0].ACLR
reset => register[13][1].ACLR
reset => register[13][2].ACLR
reset => register[13][3].ACLR
reset => register[13][4].ACLR
reset => register[13][5].ACLR
reset => register[13][6].ACLR
reset => register[13][7].ACLR
reset => register[13][8].ACLR
reset => register[13][9].ACLR
reset => register[13][10].ACLR
reset => register[13][11].ACLR
reset => register[13][12].ACLR
reset => register[13][13].ACLR
reset => register[13][14].ACLR
reset => register[13][15].ACLR
reset => register[13][16].ACLR
reset => register[13][17].ACLR
reset => register[13][18].ACLR
reset => register[13][19].ACLR
reset => register[13][20].ACLR
reset => register[13][21].ACLR
reset => register[13][22].ACLR
reset => register[13][23].ACLR
reset => register[13][24].ACLR
reset => register[13][25].ACLR
reset => register[13][26].ACLR
reset => register[13][27].ACLR
reset => register[13][28].ACLR
reset => register[13][29].ACLR
reset => register[13][30].ACLR
reset => register[13][31].ACLR
reset => register[12][0].ACLR
reset => register[12][1].ACLR
reset => register[12][2].ACLR
reset => register[12][3].ACLR
reset => register[12][4].ACLR
reset => register[12][5].ACLR
reset => register[12][6].ACLR
reset => register[12][7].ACLR
reset => register[12][8].ACLR
reset => register[12][9].ACLR
reset => register[12][10].ACLR
reset => register[12][11].ACLR
reset => register[12][12].ACLR
reset => register[12][13].ACLR
reset => register[12][14].ACLR
reset => register[12][15].ACLR
reset => register[12][16].ACLR
reset => register[12][17].ACLR
reset => register[12][18].ACLR
reset => register[12][19].ACLR
reset => register[12][20].ACLR
reset => register[12][21].ACLR
reset => register[12][22].ACLR
reset => register[12][23].ACLR
reset => register[12][24].ACLR
reset => register[12][25].ACLR
reset => register[12][26].ACLR
reset => register[12][27].ACLR
reset => register[12][28].ACLR
reset => register[12][29].ACLR
reset => register[12][30].ACLR
reset => register[12][31].ACLR
reset => register[11][0].ACLR
reset => register[11][1].ACLR
reset => register[11][2].ACLR
reset => register[11][3].ACLR
reset => register[11][4].ACLR
reset => register[11][5].ACLR
reset => register[11][6].ACLR
reset => register[11][7].ACLR
reset => register[11][8].ACLR
reset => register[11][9].ACLR
reset => register[11][10].ACLR
reset => register[11][11].ACLR
reset => register[11][12].ACLR
reset => register[11][13].ACLR
reset => register[11][14].ACLR
reset => register[11][15].ACLR
reset => register[11][16].ACLR
reset => register[11][17].ACLR
reset => register[11][18].ACLR
reset => register[11][19].ACLR
reset => register[11][20].ACLR
reset => register[11][21].ACLR
reset => register[11][22].ACLR
reset => register[11][23].ACLR
reset => register[11][24].ACLR
reset => register[11][25].ACLR
reset => register[11][26].ACLR
reset => register[11][27].ACLR
reset => register[11][28].ACLR
reset => register[11][29].ACLR
reset => register[11][30].ACLR
reset => register[11][31].ACLR
reset => register[10][0].ACLR
reset => register[10][1].ACLR
reset => register[10][2].ACLR
reset => register[10][3].ACLR
reset => register[10][4].ACLR
reset => register[10][5].ACLR
reset => register[10][6].ACLR
reset => register[10][7].ACLR
reset => register[10][8].ACLR
reset => register[10][9].ACLR
reset => register[10][10].ACLR
reset => register[10][11].ACLR
reset => register[10][12].ACLR
reset => register[10][13].ACLR
reset => register[10][14].ACLR
reset => register[10][15].ACLR
reset => register[10][16].ACLR
reset => register[10][17].ACLR
reset => register[10][18].ACLR
reset => register[10][19].ACLR
reset => register[10][20].ACLR
reset => register[10][21].ACLR
reset => register[10][22].ACLR
reset => register[10][23].ACLR
reset => register[10][24].ACLR
reset => register[10][25].ACLR
reset => register[10][26].ACLR
reset => register[10][27].ACLR
reset => register[10][28].ACLR
reset => register[10][29].ACLR
reset => register[10][30].ACLR
reset => register[10][31].ACLR
reset => register[9][0].ACLR
reset => register[9][1].ACLR
reset => register[9][2].ACLR
reset => register[9][3].ACLR
reset => register[9][4].ACLR
reset => register[9][5].ACLR
reset => register[9][6].ACLR
reset => register[9][7].ACLR
reset => register[9][8].ACLR
reset => register[9][9].ACLR
reset => register[9][10].ACLR
reset => register[9][11].ACLR
reset => register[9][12].ACLR
reset => register[9][13].ACLR
reset => register[9][14].ACLR
reset => register[9][15].ACLR
reset => register[9][16].ACLR
reset => register[9][17].ACLR
reset => register[9][18].ACLR
reset => register[9][19].ACLR
reset => register[9][20].ACLR
reset => register[9][21].ACLR
reset => register[9][22].ACLR
reset => register[9][23].ACLR
reset => register[9][24].ACLR
reset => register[9][25].ACLR
reset => register[9][26].ACLR
reset => register[9][27].ACLR
reset => register[9][28].ACLR
reset => register[9][29].ACLR
reset => register[9][30].ACLR
reset => register[9][31].ACLR
reset => register[8][0].ACLR
reset => register[8][1].ACLR
reset => register[8][2].ACLR
reset => register[8][3].ACLR
reset => register[8][4].ACLR
reset => register[8][5].ACLR
reset => register[8][6].ACLR
reset => register[8][7].ACLR
reset => register[8][8].ACLR
reset => register[8][9].ACLR
reset => register[8][10].ACLR
reset => register[8][11].ACLR
reset => register[8][12].ACLR
reset => register[8][13].ACLR
reset => register[8][14].ACLR
reset => register[8][15].ACLR
reset => register[8][16].ACLR
reset => register[8][17].ACLR
reset => register[8][18].ACLR
reset => register[8][19].ACLR
reset => register[8][20].ACLR
reset => register[8][21].ACLR
reset => register[8][22].ACLR
reset => register[8][23].ACLR
reset => register[8][24].ACLR
reset => register[8][25].ACLR
reset => register[8][26].ACLR
reset => register[8][27].ACLR
reset => register[8][28].ACLR
reset => register[8][29].ACLR
reset => register[8][30].ACLR
reset => register[8][31].ACLR
reset => register[7][0].ACLR
reset => register[7][1].ACLR
reset => register[7][2].ACLR
reset => register[7][3].ACLR
reset => register[7][4].ACLR
reset => register[7][5].ACLR
reset => register[7][6].ACLR
reset => register[7][7].ACLR
reset => register[7][8].ACLR
reset => register[7][9].ACLR
reset => register[7][10].ACLR
reset => register[7][11].ACLR
reset => register[7][12].ACLR
reset => register[7][13].ACLR
reset => register[7][14].ACLR
reset => register[7][15].ACLR
reset => register[7][16].ACLR
reset => register[7][17].ACLR
reset => register[7][18].ACLR
reset => register[7][19].ACLR
reset => register[7][20].ACLR
reset => register[7][21].ACLR
reset => register[7][22].ACLR
reset => register[7][23].ACLR
reset => register[7][24].ACLR
reset => register[7][25].ACLR
reset => register[7][26].ACLR
reset => register[7][27].ACLR
reset => register[7][28].ACLR
reset => register[7][29].ACLR
reset => register[7][30].ACLR
reset => register[7][31].ACLR
reset => register[6][0].ACLR
reset => register[6][1].ACLR
reset => register[6][2].ACLR
reset => register[6][3].ACLR
reset => register[6][4].ACLR
reset => register[6][5].ACLR
reset => register[6][6].ACLR
reset => register[6][7].ACLR
reset => register[6][8].ACLR
reset => register[6][9].ACLR
reset => register[6][10].ACLR
reset => register[6][11].ACLR
reset => register[6][12].ACLR
reset => register[6][13].ACLR
reset => register[6][14].ACLR
reset => register[6][15].ACLR
reset => register[6][16].ACLR
reset => register[6][17].ACLR
reset => register[6][18].ACLR
reset => register[6][19].ACLR
reset => register[6][20].ACLR
reset => register[6][21].ACLR
reset => register[6][22].ACLR
reset => register[6][23].ACLR
reset => register[6][24].ACLR
reset => register[6][25].ACLR
reset => register[6][26].ACLR
reset => register[6][27].ACLR
reset => register[6][28].ACLR
reset => register[6][29].ACLR
reset => register[6][30].ACLR
reset => register[6][31].ACLR
reset => register[5][0].ACLR
reset => register[5][1].ACLR
reset => register[5][2].ACLR
reset => register[5][3].ACLR
reset => register[5][4].ACLR
reset => register[5][5].ACLR
reset => register[5][6].ACLR
reset => register[5][7].ACLR
reset => register[5][8].ACLR
reset => register[5][9].ACLR
reset => register[5][10].ACLR
reset => register[5][11].ACLR
reset => register[5][12].ACLR
reset => register[5][13].ACLR
reset => register[5][14].ACLR
reset => register[5][15].ACLR
reset => register[5][16].ACLR
reset => register[5][17].ACLR
reset => register[5][18].ACLR
reset => register[5][19].ACLR
reset => register[5][20].ACLR
reset => register[5][21].ACLR
reset => register[5][22].ACLR
reset => register[5][23].ACLR
reset => register[5][24].ACLR
reset => register[5][25].ACLR
reset => register[5][26].ACLR
reset => register[5][27].ACLR
reset => register[5][28].ACLR
reset => register[5][29].ACLR
reset => register[5][30].ACLR
reset => register[5][31].ACLR
reset => register[4][0].ACLR
reset => register[4][1].ACLR
reset => register[4][2].ACLR
reset => register[4][3].ACLR
reset => register[4][4].ACLR
reset => register[4][5].ACLR
reset => register[4][6].ACLR
reset => register[4][7].ACLR
reset => register[4][8].ACLR
reset => register[4][9].ACLR
reset => register[4][10].ACLR
reset => register[4][11].ACLR
reset => register[4][12].ACLR
reset => register[4][13].ACLR
reset => register[4][14].ACLR
reset => register[4][15].ACLR
reset => register[4][16].ACLR
reset => register[4][17].ACLR
reset => register[4][18].ACLR
reset => register[4][19].ACLR
reset => register[4][20].ACLR
reset => register[4][21].ACLR
reset => register[4][22].ACLR
reset => register[4][23].ACLR
reset => register[4][24].ACLR
reset => register[4][25].ACLR
reset => register[4][26].ACLR
reset => register[4][27].ACLR
reset => register[4][28].ACLR
reset => register[4][29].ACLR
reset => register[4][30].ACLR
reset => register[4][31].ACLR
reset => register[3][0].ACLR
reset => register[3][1].ACLR
reset => register[3][2].ACLR
reset => register[3][3].ACLR
reset => register[3][4].ACLR
reset => register[3][5].ACLR
reset => register[3][6].ACLR
reset => register[3][7].ACLR
reset => register[3][8].ACLR
reset => register[3][9].ACLR
reset => register[3][10].ACLR
reset => register[3][11].ACLR
reset => register[3][12].ACLR
reset => register[3][13].ACLR
reset => register[3][14].ACLR
reset => register[3][15].ACLR
reset => register[3][16].ACLR
reset => register[3][17].ACLR
reset => register[3][18].ACLR
reset => register[3][19].ACLR
reset => register[3][20].ACLR
reset => register[3][21].ACLR
reset => register[3][22].ACLR
reset => register[3][23].ACLR
reset => register[3][24].ACLR
reset => register[3][25].ACLR
reset => register[3][26].ACLR
reset => register[3][27].ACLR
reset => register[3][28].ACLR
reset => register[3][29].ACLR
reset => register[3][30].ACLR
reset => register[3][31].ACLR
reset => register[2][0].ACLR
reset => register[2][1].ACLR
reset => register[2][2].ACLR
reset => register[2][3].ACLR
reset => register[2][4].ACLR
reset => register[2][5].ACLR
reset => register[2][6].ACLR
reset => register[2][7].ACLR
reset => register[2][8].ACLR
reset => register[2][9].ACLR
reset => register[2][10].ACLR
reset => register[2][11].ACLR
reset => register[2][12].ACLR
reset => register[2][13].ACLR
reset => register[2][14].ACLR
reset => register[2][15].ACLR
reset => register[2][16].ACLR
reset => register[2][17].ACLR
reset => register[2][18].ACLR
reset => register[2][19].ACLR
reset => register[2][20].ACLR
reset => register[2][21].ACLR
reset => register[2][22].ACLR
reset => register[2][23].ACLR
reset => register[2][24].ACLR
reset => register[2][25].ACLR
reset => register[2][26].ACLR
reset => register[2][27].ACLR
reset => register[2][28].ACLR
reset => register[2][29].ACLR
reset => register[2][30].ACLR
reset => register[2][31].ACLR
reset => register[1][0].ACLR
reset => register[1][1].ACLR
reset => register[1][2].ACLR
reset => register[1][3].ACLR
reset => register[1][4].ACLR
reset => register[1][5].ACLR
reset => register[1][6].ACLR
reset => register[1][7].ACLR
reset => register[1][8].ACLR
reset => register[1][9].ACLR
reset => register[1][10].ACLR
reset => register[1][11].ACLR
reset => register[1][12].ACLR
reset => register[1][13].ACLR
reset => register[1][14].ACLR
reset => register[1][15].ACLR
reset => register[1][16].ACLR
reset => register[1][17].ACLR
reset => register[1][18].ACLR
reset => register[1][19].ACLR
reset => register[1][20].ACLR
reset => register[1][21].ACLR
reset => register[1][22].ACLR
reset => register[1][23].ACLR
reset => register[1][24].ACLR
reset => register[1][25].ACLR
reset => register[1][26].ACLR
reset => register[1][27].ACLR
reset => register[1][28].ACLR
reset => register[1][29].ACLR
reset => register[1][30].ACLR
reset => register[1][31].ACLR
srcA[0] => Mux0.IN5
srcA[0] => Mux1.IN5
srcA[0] => Mux2.IN5
srcA[0] => Mux3.IN5
srcA[0] => Mux4.IN5
srcA[0] => Mux5.IN5
srcA[0] => Mux6.IN5
srcA[0] => Mux7.IN5
srcA[0] => Mux8.IN5
srcA[0] => Mux9.IN5
srcA[0] => Mux10.IN5
srcA[0] => Mux11.IN5
srcA[0] => Mux12.IN5
srcA[0] => Mux13.IN5
srcA[0] => Mux14.IN5
srcA[0] => Mux15.IN5
srcA[0] => Mux16.IN5
srcA[0] => Mux17.IN5
srcA[0] => Mux18.IN5
srcA[0] => Mux19.IN5
srcA[0] => Mux20.IN5
srcA[0] => Mux21.IN5
srcA[0] => Mux22.IN5
srcA[0] => Mux23.IN5
srcA[0] => Mux24.IN5
srcA[0] => Mux25.IN5
srcA[0] => Mux26.IN5
srcA[0] => Mux27.IN5
srcA[0] => Mux28.IN5
srcA[0] => Mux29.IN5
srcA[0] => Mux30.IN5
srcA[0] => Mux31.IN5
srcA[0] => Equal0.IN31
srcA[1] => Mux0.IN4
srcA[1] => Mux1.IN4
srcA[1] => Mux2.IN4
srcA[1] => Mux3.IN4
srcA[1] => Mux4.IN4
srcA[1] => Mux5.IN4
srcA[1] => Mux6.IN4
srcA[1] => Mux7.IN4
srcA[1] => Mux8.IN4
srcA[1] => Mux9.IN4
srcA[1] => Mux10.IN4
srcA[1] => Mux11.IN4
srcA[1] => Mux12.IN4
srcA[1] => Mux13.IN4
srcA[1] => Mux14.IN4
srcA[1] => Mux15.IN4
srcA[1] => Mux16.IN4
srcA[1] => Mux17.IN4
srcA[1] => Mux18.IN4
srcA[1] => Mux19.IN4
srcA[1] => Mux20.IN4
srcA[1] => Mux21.IN4
srcA[1] => Mux22.IN4
srcA[1] => Mux23.IN4
srcA[1] => Mux24.IN4
srcA[1] => Mux25.IN4
srcA[1] => Mux26.IN4
srcA[1] => Mux27.IN4
srcA[1] => Mux28.IN4
srcA[1] => Mux29.IN4
srcA[1] => Mux30.IN4
srcA[1] => Mux31.IN4
srcA[1] => Equal0.IN30
srcA[2] => Mux0.IN3
srcA[2] => Mux1.IN3
srcA[2] => Mux2.IN3
srcA[2] => Mux3.IN3
srcA[2] => Mux4.IN3
srcA[2] => Mux5.IN3
srcA[2] => Mux6.IN3
srcA[2] => Mux7.IN3
srcA[2] => Mux8.IN3
srcA[2] => Mux9.IN3
srcA[2] => Mux10.IN3
srcA[2] => Mux11.IN3
srcA[2] => Mux12.IN3
srcA[2] => Mux13.IN3
srcA[2] => Mux14.IN3
srcA[2] => Mux15.IN3
srcA[2] => Mux16.IN3
srcA[2] => Mux17.IN3
srcA[2] => Mux18.IN3
srcA[2] => Mux19.IN3
srcA[2] => Mux20.IN3
srcA[2] => Mux21.IN3
srcA[2] => Mux22.IN3
srcA[2] => Mux23.IN3
srcA[2] => Mux24.IN3
srcA[2] => Mux25.IN3
srcA[2] => Mux26.IN3
srcA[2] => Mux27.IN3
srcA[2] => Mux28.IN3
srcA[2] => Mux29.IN3
srcA[2] => Mux30.IN3
srcA[2] => Mux31.IN3
srcA[2] => Equal0.IN29
srcA[3] => Mux0.IN2
srcA[3] => Mux1.IN2
srcA[3] => Mux2.IN2
srcA[3] => Mux3.IN2
srcA[3] => Mux4.IN2
srcA[3] => Mux5.IN2
srcA[3] => Mux6.IN2
srcA[3] => Mux7.IN2
srcA[3] => Mux8.IN2
srcA[3] => Mux9.IN2
srcA[3] => Mux10.IN2
srcA[3] => Mux11.IN2
srcA[3] => Mux12.IN2
srcA[3] => Mux13.IN2
srcA[3] => Mux14.IN2
srcA[3] => Mux15.IN2
srcA[3] => Mux16.IN2
srcA[3] => Mux17.IN2
srcA[3] => Mux18.IN2
srcA[3] => Mux19.IN2
srcA[3] => Mux20.IN2
srcA[3] => Mux21.IN2
srcA[3] => Mux22.IN2
srcA[3] => Mux23.IN2
srcA[3] => Mux24.IN2
srcA[3] => Mux25.IN2
srcA[3] => Mux26.IN2
srcA[3] => Mux27.IN2
srcA[3] => Mux28.IN2
srcA[3] => Mux29.IN2
srcA[3] => Mux30.IN2
srcA[3] => Mux31.IN2
srcA[3] => Equal0.IN28
srcA[4] => Mux0.IN1
srcA[4] => Mux1.IN1
srcA[4] => Mux2.IN1
srcA[4] => Mux3.IN1
srcA[4] => Mux4.IN1
srcA[4] => Mux5.IN1
srcA[4] => Mux6.IN1
srcA[4] => Mux7.IN1
srcA[4] => Mux8.IN1
srcA[4] => Mux9.IN1
srcA[4] => Mux10.IN1
srcA[4] => Mux11.IN1
srcA[4] => Mux12.IN1
srcA[4] => Mux13.IN1
srcA[4] => Mux14.IN1
srcA[4] => Mux15.IN1
srcA[4] => Mux16.IN1
srcA[4] => Mux17.IN1
srcA[4] => Mux18.IN1
srcA[4] => Mux19.IN1
srcA[4] => Mux20.IN1
srcA[4] => Mux21.IN1
srcA[4] => Mux22.IN1
srcA[4] => Mux23.IN1
srcA[4] => Mux24.IN1
srcA[4] => Mux25.IN1
srcA[4] => Mux26.IN1
srcA[4] => Mux27.IN1
srcA[4] => Mux28.IN1
srcA[4] => Mux29.IN1
srcA[4] => Mux30.IN1
srcA[4] => Mux31.IN1
srcA[4] => Equal0.IN27
srcB[0] => Mux32.IN5
srcB[0] => Mux33.IN5
srcB[0] => Mux34.IN5
srcB[0] => Mux35.IN5
srcB[0] => Mux36.IN5
srcB[0] => Mux37.IN5
srcB[0] => Mux38.IN5
srcB[0] => Mux39.IN5
srcB[0] => Mux40.IN5
srcB[0] => Mux41.IN5
srcB[0] => Mux42.IN5
srcB[0] => Mux43.IN5
srcB[0] => Mux44.IN5
srcB[0] => Mux45.IN5
srcB[0] => Mux46.IN5
srcB[0] => Mux47.IN5
srcB[0] => Mux48.IN5
srcB[0] => Mux49.IN5
srcB[0] => Mux50.IN5
srcB[0] => Mux51.IN5
srcB[0] => Mux52.IN5
srcB[0] => Mux53.IN5
srcB[0] => Mux54.IN5
srcB[0] => Mux55.IN5
srcB[0] => Mux56.IN5
srcB[0] => Mux57.IN5
srcB[0] => Mux58.IN5
srcB[0] => Mux59.IN5
srcB[0] => Mux60.IN5
srcB[0] => Mux61.IN5
srcB[0] => Mux62.IN5
srcB[0] => Mux63.IN5
srcB[0] => Equal1.IN31
srcB[1] => Mux32.IN4
srcB[1] => Mux33.IN4
srcB[1] => Mux34.IN4
srcB[1] => Mux35.IN4
srcB[1] => Mux36.IN4
srcB[1] => Mux37.IN4
srcB[1] => Mux38.IN4
srcB[1] => Mux39.IN4
srcB[1] => Mux40.IN4
srcB[1] => Mux41.IN4
srcB[1] => Mux42.IN4
srcB[1] => Mux43.IN4
srcB[1] => Mux44.IN4
srcB[1] => Mux45.IN4
srcB[1] => Mux46.IN4
srcB[1] => Mux47.IN4
srcB[1] => Mux48.IN4
srcB[1] => Mux49.IN4
srcB[1] => Mux50.IN4
srcB[1] => Mux51.IN4
srcB[1] => Mux52.IN4
srcB[1] => Mux53.IN4
srcB[1] => Mux54.IN4
srcB[1] => Mux55.IN4
srcB[1] => Mux56.IN4
srcB[1] => Mux57.IN4
srcB[1] => Mux58.IN4
srcB[1] => Mux59.IN4
srcB[1] => Mux60.IN4
srcB[1] => Mux61.IN4
srcB[1] => Mux62.IN4
srcB[1] => Mux63.IN4
srcB[1] => Equal1.IN30
srcB[2] => Mux32.IN3
srcB[2] => Mux33.IN3
srcB[2] => Mux34.IN3
srcB[2] => Mux35.IN3
srcB[2] => Mux36.IN3
srcB[2] => Mux37.IN3
srcB[2] => Mux38.IN3
srcB[2] => Mux39.IN3
srcB[2] => Mux40.IN3
srcB[2] => Mux41.IN3
srcB[2] => Mux42.IN3
srcB[2] => Mux43.IN3
srcB[2] => Mux44.IN3
srcB[2] => Mux45.IN3
srcB[2] => Mux46.IN3
srcB[2] => Mux47.IN3
srcB[2] => Mux48.IN3
srcB[2] => Mux49.IN3
srcB[2] => Mux50.IN3
srcB[2] => Mux51.IN3
srcB[2] => Mux52.IN3
srcB[2] => Mux53.IN3
srcB[2] => Mux54.IN3
srcB[2] => Mux55.IN3
srcB[2] => Mux56.IN3
srcB[2] => Mux57.IN3
srcB[2] => Mux58.IN3
srcB[2] => Mux59.IN3
srcB[2] => Mux60.IN3
srcB[2] => Mux61.IN3
srcB[2] => Mux62.IN3
srcB[2] => Mux63.IN3
srcB[2] => Equal1.IN29
srcB[3] => Mux32.IN2
srcB[3] => Mux33.IN2
srcB[3] => Mux34.IN2
srcB[3] => Mux35.IN2
srcB[3] => Mux36.IN2
srcB[3] => Mux37.IN2
srcB[3] => Mux38.IN2
srcB[3] => Mux39.IN2
srcB[3] => Mux40.IN2
srcB[3] => Mux41.IN2
srcB[3] => Mux42.IN2
srcB[3] => Mux43.IN2
srcB[3] => Mux44.IN2
srcB[3] => Mux45.IN2
srcB[3] => Mux46.IN2
srcB[3] => Mux47.IN2
srcB[3] => Mux48.IN2
srcB[3] => Mux49.IN2
srcB[3] => Mux50.IN2
srcB[3] => Mux51.IN2
srcB[3] => Mux52.IN2
srcB[3] => Mux53.IN2
srcB[3] => Mux54.IN2
srcB[3] => Mux55.IN2
srcB[3] => Mux56.IN2
srcB[3] => Mux57.IN2
srcB[3] => Mux58.IN2
srcB[3] => Mux59.IN2
srcB[3] => Mux60.IN2
srcB[3] => Mux61.IN2
srcB[3] => Mux62.IN2
srcB[3] => Mux63.IN2
srcB[3] => Equal1.IN28
srcB[4] => Mux32.IN1
srcB[4] => Mux33.IN1
srcB[4] => Mux34.IN1
srcB[4] => Mux35.IN1
srcB[4] => Mux36.IN1
srcB[4] => Mux37.IN1
srcB[4] => Mux38.IN1
srcB[4] => Mux39.IN1
srcB[4] => Mux40.IN1
srcB[4] => Mux41.IN1
srcB[4] => Mux42.IN1
srcB[4] => Mux43.IN1
srcB[4] => Mux44.IN1
srcB[4] => Mux45.IN1
srcB[4] => Mux46.IN1
srcB[4] => Mux47.IN1
srcB[4] => Mux48.IN1
srcB[4] => Mux49.IN1
srcB[4] => Mux50.IN1
srcB[4] => Mux51.IN1
srcB[4] => Mux52.IN1
srcB[4] => Mux53.IN1
srcB[4] => Mux54.IN1
srcB[4] => Mux55.IN1
srcB[4] => Mux56.IN1
srcB[4] => Mux57.IN1
srcB[4] => Mux58.IN1
srcB[4] => Mux59.IN1
srcB[4] => Mux60.IN1
srcB[4] => Mux61.IN1
srcB[4] => Mux62.IN1
srcB[4] => Mux63.IN1
srcB[4] => Equal1.IN27
writeReg => always0.IN1
dstReg[0] => Decoder0.IN4
dstReg[0] => Equal2.IN31
dstReg[1] => Decoder0.IN3
dstReg[1] => Equal2.IN30
dstReg[2] => Decoder0.IN2
dstReg[2] => Equal2.IN29
dstReg[3] => Decoder0.IN1
dstReg[3] => Equal2.IN28
dstReg[4] => Decoder0.IN0
dstReg[4] => Equal2.IN27
data[0] => register.DATAB
data[0] => register.DATAB
data[0] => register.DATAB
data[0] => register.DATAB
data[0] => register.DATAB
data[0] => register.DATAB
data[0] => register.DATAB
data[0] => register.DATAB
data[0] => register.DATAB
data[0] => register.DATAB
data[0] => register.DATAB
data[0] => register.DATAB
data[0] => register.DATAB
data[0] => register.DATAB
data[0] => register.DATAB
data[0] => register.DATAB
data[0] => register.DATAB
data[0] => register.DATAB
data[0] => register.DATAB
data[0] => register.DATAB
data[0] => register.DATAB
data[0] => register.DATAB
data[0] => register.DATAB
data[0] => register.DATAB
data[0] => register.DATAB
data[0] => register.DATAB
data[0] => register.DATAB
data[0] => register.DATAB
data[0] => register.DATAB
data[0] => register.DATAB
data[0] => register.DATAB
data[1] => register.DATAB
data[1] => register.DATAB
data[1] => register.DATAB
data[1] => register.DATAB
data[1] => register.DATAB
data[1] => register.DATAB
data[1] => register.DATAB
data[1] => register.DATAB
data[1] => register.DATAB
data[1] => register.DATAB
data[1] => register.DATAB
data[1] => register.DATAB
data[1] => register.DATAB
data[1] => register.DATAB
data[1] => register.DATAB
data[1] => register.DATAB
data[1] => register.DATAB
data[1] => register.DATAB
data[1] => register.DATAB
data[1] => register.DATAB
data[1] => register.DATAB
data[1] => register.DATAB
data[1] => register.DATAB
data[1] => register.DATAB
data[1] => register.DATAB
data[1] => register.DATAB
data[1] => register.DATAB
data[1] => register.DATAB
data[1] => register.DATAB
data[1] => register.DATAB
data[1] => register.DATAB
data[2] => register.DATAB
data[2] => register.DATAB
data[2] => register.DATAB
data[2] => register.DATAB
data[2] => register.DATAB
data[2] => register.DATAB
data[2] => register.DATAB
data[2] => register.DATAB
data[2] => register.DATAB
data[2] => register.DATAB
data[2] => register.DATAB
data[2] => register.DATAB
data[2] => register.DATAB
data[2] => register.DATAB
data[2] => register.DATAB
data[2] => register.DATAB
data[2] => register.DATAB
data[2] => register.DATAB
data[2] => register.DATAB
data[2] => register.DATAB
data[2] => register.DATAB
data[2] => register.DATAB
data[2] => register.DATAB
data[2] => register.DATAB
data[2] => register.DATAB
data[2] => register.DATAB
data[2] => register.DATAB
data[2] => register.DATAB
data[2] => register.DATAB
data[2] => register.DATAB
data[2] => register.DATAB
data[3] => register.DATAB
data[3] => register.DATAB
data[3] => register.DATAB
data[3] => register.DATAB
data[3] => register.DATAB
data[3] => register.DATAB
data[3] => register.DATAB
data[3] => register.DATAB
data[3] => register.DATAB
data[3] => register.DATAB
data[3] => register.DATAB
data[3] => register.DATAB
data[3] => register.DATAB
data[3] => register.DATAB
data[3] => register.DATAB
data[3] => register.DATAB
data[3] => register.DATAB
data[3] => register.DATAB
data[3] => register.DATAB
data[3] => register.DATAB
data[3] => register.DATAB
data[3] => register.DATAB
data[3] => register.DATAB
data[3] => register.DATAB
data[3] => register.DATAB
data[3] => register.DATAB
data[3] => register.DATAB
data[3] => register.DATAB
data[3] => register.DATAB
data[3] => register.DATAB
data[3] => register.DATAB
data[4] => register.DATAB
data[4] => register.DATAB
data[4] => register.DATAB
data[4] => register.DATAB
data[4] => register.DATAB
data[4] => register.DATAB
data[4] => register.DATAB
data[4] => register.DATAB
data[4] => register.DATAB
data[4] => register.DATAB
data[4] => register.DATAB
data[4] => register.DATAB
data[4] => register.DATAB
data[4] => register.DATAB
data[4] => register.DATAB
data[4] => register.DATAB
data[4] => register.DATAB
data[4] => register.DATAB
data[4] => register.DATAB
data[4] => register.DATAB
data[4] => register.DATAB
data[4] => register.DATAB
data[4] => register.DATAB
data[4] => register.DATAB
data[4] => register.DATAB
data[4] => register.DATAB
data[4] => register.DATAB
data[4] => register.DATAB
data[4] => register.DATAB
data[4] => register.DATAB
data[4] => register.DATAB
data[5] => register.DATAB
data[5] => register.DATAB
data[5] => register.DATAB
data[5] => register.DATAB
data[5] => register.DATAB
data[5] => register.DATAB
data[5] => register.DATAB
data[5] => register.DATAB
data[5] => register.DATAB
data[5] => register.DATAB
data[5] => register.DATAB
data[5] => register.DATAB
data[5] => register.DATAB
data[5] => register.DATAB
data[5] => register.DATAB
data[5] => register.DATAB
data[5] => register.DATAB
data[5] => register.DATAB
data[5] => register.DATAB
data[5] => register.DATAB
data[5] => register.DATAB
data[5] => register.DATAB
data[5] => register.DATAB
data[5] => register.DATAB
data[5] => register.DATAB
data[5] => register.DATAB
data[5] => register.DATAB
data[5] => register.DATAB
data[5] => register.DATAB
data[5] => register.DATAB
data[5] => register.DATAB
data[6] => register.DATAB
data[6] => register.DATAB
data[6] => register.DATAB
data[6] => register.DATAB
data[6] => register.DATAB
data[6] => register.DATAB
data[6] => register.DATAB
data[6] => register.DATAB
data[6] => register.DATAB
data[6] => register.DATAB
data[6] => register.DATAB
data[6] => register.DATAB
data[6] => register.DATAB
data[6] => register.DATAB
data[6] => register.DATAB
data[6] => register.DATAB
data[6] => register.DATAB
data[6] => register.DATAB
data[6] => register.DATAB
data[6] => register.DATAB
data[6] => register.DATAB
data[6] => register.DATAB
data[6] => register.DATAB
data[6] => register.DATAB
data[6] => register.DATAB
data[6] => register.DATAB
data[6] => register.DATAB
data[6] => register.DATAB
data[6] => register.DATAB
data[6] => register.DATAB
data[6] => register.DATAB
data[7] => register.DATAB
data[7] => register.DATAB
data[7] => register.DATAB
data[7] => register.DATAB
data[7] => register.DATAB
data[7] => register.DATAB
data[7] => register.DATAB
data[7] => register.DATAB
data[7] => register.DATAB
data[7] => register.DATAB
data[7] => register.DATAB
data[7] => register.DATAB
data[7] => register.DATAB
data[7] => register.DATAB
data[7] => register.DATAB
data[7] => register.DATAB
data[7] => register.DATAB
data[7] => register.DATAB
data[7] => register.DATAB
data[7] => register.DATAB
data[7] => register.DATAB
data[7] => register.DATAB
data[7] => register.DATAB
data[7] => register.DATAB
data[7] => register.DATAB
data[7] => register.DATAB
data[7] => register.DATAB
data[7] => register.DATAB
data[7] => register.DATAB
data[7] => register.DATAB
data[7] => register.DATAB
data[8] => register.DATAB
data[8] => register.DATAB
data[8] => register.DATAB
data[8] => register.DATAB
data[8] => register.DATAB
data[8] => register.DATAB
data[8] => register.DATAB
data[8] => register.DATAB
data[8] => register.DATAB
data[8] => register.DATAB
data[8] => register.DATAB
data[8] => register.DATAB
data[8] => register.DATAB
data[8] => register.DATAB
data[8] => register.DATAB
data[8] => register.DATAB
data[8] => register.DATAB
data[8] => register.DATAB
data[8] => register.DATAB
data[8] => register.DATAB
data[8] => register.DATAB
data[8] => register.DATAB
data[8] => register.DATAB
data[8] => register.DATAB
data[8] => register.DATAB
data[8] => register.DATAB
data[8] => register.DATAB
data[8] => register.DATAB
data[8] => register.DATAB
data[8] => register.DATAB
data[8] => register.DATAB
data[9] => register.DATAB
data[9] => register.DATAB
data[9] => register.DATAB
data[9] => register.DATAB
data[9] => register.DATAB
data[9] => register.DATAB
data[9] => register.DATAB
data[9] => register.DATAB
data[9] => register.DATAB
data[9] => register.DATAB
data[9] => register.DATAB
data[9] => register.DATAB
data[9] => register.DATAB
data[9] => register.DATAB
data[9] => register.DATAB
data[9] => register.DATAB
data[9] => register.DATAB
data[9] => register.DATAB
data[9] => register.DATAB
data[9] => register.DATAB
data[9] => register.DATAB
data[9] => register.DATAB
data[9] => register.DATAB
data[9] => register.DATAB
data[9] => register.DATAB
data[9] => register.DATAB
data[9] => register.DATAB
data[9] => register.DATAB
data[9] => register.DATAB
data[9] => register.DATAB
data[9] => register.DATAB
data[10] => register.DATAB
data[10] => register.DATAB
data[10] => register.DATAB
data[10] => register.DATAB
data[10] => register.DATAB
data[10] => register.DATAB
data[10] => register.DATAB
data[10] => register.DATAB
data[10] => register.DATAB
data[10] => register.DATAB
data[10] => register.DATAB
data[10] => register.DATAB
data[10] => register.DATAB
data[10] => register.DATAB
data[10] => register.DATAB
data[10] => register.DATAB
data[10] => register.DATAB
data[10] => register.DATAB
data[10] => register.DATAB
data[10] => register.DATAB
data[10] => register.DATAB
data[10] => register.DATAB
data[10] => register.DATAB
data[10] => register.DATAB
data[10] => register.DATAB
data[10] => register.DATAB
data[10] => register.DATAB
data[10] => register.DATAB
data[10] => register.DATAB
data[10] => register.DATAB
data[10] => register.DATAB
data[11] => register.DATAB
data[11] => register.DATAB
data[11] => register.DATAB
data[11] => register.DATAB
data[11] => register.DATAB
data[11] => register.DATAB
data[11] => register.DATAB
data[11] => register.DATAB
data[11] => register.DATAB
data[11] => register.DATAB
data[11] => register.DATAB
data[11] => register.DATAB
data[11] => register.DATAB
data[11] => register.DATAB
data[11] => register.DATAB
data[11] => register.DATAB
data[11] => register.DATAB
data[11] => register.DATAB
data[11] => register.DATAB
data[11] => register.DATAB
data[11] => register.DATAB
data[11] => register.DATAB
data[11] => register.DATAB
data[11] => register.DATAB
data[11] => register.DATAB
data[11] => register.DATAB
data[11] => register.DATAB
data[11] => register.DATAB
data[11] => register.DATAB
data[11] => register.DATAB
data[11] => register.DATAB
data[12] => register.DATAB
data[12] => register.DATAB
data[12] => register.DATAB
data[12] => register.DATAB
data[12] => register.DATAB
data[12] => register.DATAB
data[12] => register.DATAB
data[12] => register.DATAB
data[12] => register.DATAB
data[12] => register.DATAB
data[12] => register.DATAB
data[12] => register.DATAB
data[12] => register.DATAB
data[12] => register.DATAB
data[12] => register.DATAB
data[12] => register.DATAB
data[12] => register.DATAB
data[12] => register.DATAB
data[12] => register.DATAB
data[12] => register.DATAB
data[12] => register.DATAB
data[12] => register.DATAB
data[12] => register.DATAB
data[12] => register.DATAB
data[12] => register.DATAB
data[12] => register.DATAB
data[12] => register.DATAB
data[12] => register.DATAB
data[12] => register.DATAB
data[12] => register.DATAB
data[12] => register.DATAB
data[13] => register.DATAB
data[13] => register.DATAB
data[13] => register.DATAB
data[13] => register.DATAB
data[13] => register.DATAB
data[13] => register.DATAB
data[13] => register.DATAB
data[13] => register.DATAB
data[13] => register.DATAB
data[13] => register.DATAB
data[13] => register.DATAB
data[13] => register.DATAB
data[13] => register.DATAB
data[13] => register.DATAB
data[13] => register.DATAB
data[13] => register.DATAB
data[13] => register.DATAB
data[13] => register.DATAB
data[13] => register.DATAB
data[13] => register.DATAB
data[13] => register.DATAB
data[13] => register.DATAB
data[13] => register.DATAB
data[13] => register.DATAB
data[13] => register.DATAB
data[13] => register.DATAB
data[13] => register.DATAB
data[13] => register.DATAB
data[13] => register.DATAB
data[13] => register.DATAB
data[13] => register.DATAB
data[14] => register.DATAB
data[14] => register.DATAB
data[14] => register.DATAB
data[14] => register.DATAB
data[14] => register.DATAB
data[14] => register.DATAB
data[14] => register.DATAB
data[14] => register.DATAB
data[14] => register.DATAB
data[14] => register.DATAB
data[14] => register.DATAB
data[14] => register.DATAB
data[14] => register.DATAB
data[14] => register.DATAB
data[14] => register.DATAB
data[14] => register.DATAB
data[14] => register.DATAB
data[14] => register.DATAB
data[14] => register.DATAB
data[14] => register.DATAB
data[14] => register.DATAB
data[14] => register.DATAB
data[14] => register.DATAB
data[14] => register.DATAB
data[14] => register.DATAB
data[14] => register.DATAB
data[14] => register.DATAB
data[14] => register.DATAB
data[14] => register.DATAB
data[14] => register.DATAB
data[14] => register.DATAB
data[15] => register.DATAB
data[15] => register.DATAB
data[15] => register.DATAB
data[15] => register.DATAB
data[15] => register.DATAB
data[15] => register.DATAB
data[15] => register.DATAB
data[15] => register.DATAB
data[15] => register.DATAB
data[15] => register.DATAB
data[15] => register.DATAB
data[15] => register.DATAB
data[15] => register.DATAB
data[15] => register.DATAB
data[15] => register.DATAB
data[15] => register.DATAB
data[15] => register.DATAB
data[15] => register.DATAB
data[15] => register.DATAB
data[15] => register.DATAB
data[15] => register.DATAB
data[15] => register.DATAB
data[15] => register.DATAB
data[15] => register.DATAB
data[15] => register.DATAB
data[15] => register.DATAB
data[15] => register.DATAB
data[15] => register.DATAB
data[15] => register.DATAB
data[15] => register.DATAB
data[15] => register.DATAB
data[16] => register.DATAB
data[16] => register.DATAB
data[16] => register.DATAB
data[16] => register.DATAB
data[16] => register.DATAB
data[16] => register.DATAB
data[16] => register.DATAB
data[16] => register.DATAB
data[16] => register.DATAB
data[16] => register.DATAB
data[16] => register.DATAB
data[16] => register.DATAB
data[16] => register.DATAB
data[16] => register.DATAB
data[16] => register.DATAB
data[16] => register.DATAB
data[16] => register.DATAB
data[16] => register.DATAB
data[16] => register.DATAB
data[16] => register.DATAB
data[16] => register.DATAB
data[16] => register.DATAB
data[16] => register.DATAB
data[16] => register.DATAB
data[16] => register.DATAB
data[16] => register.DATAB
data[16] => register.DATAB
data[16] => register.DATAB
data[16] => register.DATAB
data[16] => register.DATAB
data[16] => register.DATAB
data[17] => register.DATAB
data[17] => register.DATAB
data[17] => register.DATAB
data[17] => register.DATAB
data[17] => register.DATAB
data[17] => register.DATAB
data[17] => register.DATAB
data[17] => register.DATAB
data[17] => register.DATAB
data[17] => register.DATAB
data[17] => register.DATAB
data[17] => register.DATAB
data[17] => register.DATAB
data[17] => register.DATAB
data[17] => register.DATAB
data[17] => register.DATAB
data[17] => register.DATAB
data[17] => register.DATAB
data[17] => register.DATAB
data[17] => register.DATAB
data[17] => register.DATAB
data[17] => register.DATAB
data[17] => register.DATAB
data[17] => register.DATAB
data[17] => register.DATAB
data[17] => register.DATAB
data[17] => register.DATAB
data[17] => register.DATAB
data[17] => register.DATAB
data[17] => register.DATAB
data[17] => register.DATAB
data[18] => register.DATAB
data[18] => register.DATAB
data[18] => register.DATAB
data[18] => register.DATAB
data[18] => register.DATAB
data[18] => register.DATAB
data[18] => register.DATAB
data[18] => register.DATAB
data[18] => register.DATAB
data[18] => register.DATAB
data[18] => register.DATAB
data[18] => register.DATAB
data[18] => register.DATAB
data[18] => register.DATAB
data[18] => register.DATAB
data[18] => register.DATAB
data[18] => register.DATAB
data[18] => register.DATAB
data[18] => register.DATAB
data[18] => register.DATAB
data[18] => register.DATAB
data[18] => register.DATAB
data[18] => register.DATAB
data[18] => register.DATAB
data[18] => register.DATAB
data[18] => register.DATAB
data[18] => register.DATAB
data[18] => register.DATAB
data[18] => register.DATAB
data[18] => register.DATAB
data[18] => register.DATAB
data[19] => register.DATAB
data[19] => register.DATAB
data[19] => register.DATAB
data[19] => register.DATAB
data[19] => register.DATAB
data[19] => register.DATAB
data[19] => register.DATAB
data[19] => register.DATAB
data[19] => register.DATAB
data[19] => register.DATAB
data[19] => register.DATAB
data[19] => register.DATAB
data[19] => register.DATAB
data[19] => register.DATAB
data[19] => register.DATAB
data[19] => register.DATAB
data[19] => register.DATAB
data[19] => register.DATAB
data[19] => register.DATAB
data[19] => register.DATAB
data[19] => register.DATAB
data[19] => register.DATAB
data[19] => register.DATAB
data[19] => register.DATAB
data[19] => register.DATAB
data[19] => register.DATAB
data[19] => register.DATAB
data[19] => register.DATAB
data[19] => register.DATAB
data[19] => register.DATAB
data[19] => register.DATAB
data[20] => register.DATAB
data[20] => register.DATAB
data[20] => register.DATAB
data[20] => register.DATAB
data[20] => register.DATAB
data[20] => register.DATAB
data[20] => register.DATAB
data[20] => register.DATAB
data[20] => register.DATAB
data[20] => register.DATAB
data[20] => register.DATAB
data[20] => register.DATAB
data[20] => register.DATAB
data[20] => register.DATAB
data[20] => register.DATAB
data[20] => register.DATAB
data[20] => register.DATAB
data[20] => register.DATAB
data[20] => register.DATAB
data[20] => register.DATAB
data[20] => register.DATAB
data[20] => register.DATAB
data[20] => register.DATAB
data[20] => register.DATAB
data[20] => register.DATAB
data[20] => register.DATAB
data[20] => register.DATAB
data[20] => register.DATAB
data[20] => register.DATAB
data[20] => register.DATAB
data[20] => register.DATAB
data[21] => register.DATAB
data[21] => register.DATAB
data[21] => register.DATAB
data[21] => register.DATAB
data[21] => register.DATAB
data[21] => register.DATAB
data[21] => register.DATAB
data[21] => register.DATAB
data[21] => register.DATAB
data[21] => register.DATAB
data[21] => register.DATAB
data[21] => register.DATAB
data[21] => register.DATAB
data[21] => register.DATAB
data[21] => register.DATAB
data[21] => register.DATAB
data[21] => register.DATAB
data[21] => register.DATAB
data[21] => register.DATAB
data[21] => register.DATAB
data[21] => register.DATAB
data[21] => register.DATAB
data[21] => register.DATAB
data[21] => register.DATAB
data[21] => register.DATAB
data[21] => register.DATAB
data[21] => register.DATAB
data[21] => register.DATAB
data[21] => register.DATAB
data[21] => register.DATAB
data[21] => register.DATAB
data[22] => register.DATAB
data[22] => register.DATAB
data[22] => register.DATAB
data[22] => register.DATAB
data[22] => register.DATAB
data[22] => register.DATAB
data[22] => register.DATAB
data[22] => register.DATAB
data[22] => register.DATAB
data[22] => register.DATAB
data[22] => register.DATAB
data[22] => register.DATAB
data[22] => register.DATAB
data[22] => register.DATAB
data[22] => register.DATAB
data[22] => register.DATAB
data[22] => register.DATAB
data[22] => register.DATAB
data[22] => register.DATAB
data[22] => register.DATAB
data[22] => register.DATAB
data[22] => register.DATAB
data[22] => register.DATAB
data[22] => register.DATAB
data[22] => register.DATAB
data[22] => register.DATAB
data[22] => register.DATAB
data[22] => register.DATAB
data[22] => register.DATAB
data[22] => register.DATAB
data[22] => register.DATAB
data[23] => register.DATAB
data[23] => register.DATAB
data[23] => register.DATAB
data[23] => register.DATAB
data[23] => register.DATAB
data[23] => register.DATAB
data[23] => register.DATAB
data[23] => register.DATAB
data[23] => register.DATAB
data[23] => register.DATAB
data[23] => register.DATAB
data[23] => register.DATAB
data[23] => register.DATAB
data[23] => register.DATAB
data[23] => register.DATAB
data[23] => register.DATAB
data[23] => register.DATAB
data[23] => register.DATAB
data[23] => register.DATAB
data[23] => register.DATAB
data[23] => register.DATAB
data[23] => register.DATAB
data[23] => register.DATAB
data[23] => register.DATAB
data[23] => register.DATAB
data[23] => register.DATAB
data[23] => register.DATAB
data[23] => register.DATAB
data[23] => register.DATAB
data[23] => register.DATAB
data[23] => register.DATAB
data[24] => register.DATAB
data[24] => register.DATAB
data[24] => register.DATAB
data[24] => register.DATAB
data[24] => register.DATAB
data[24] => register.DATAB
data[24] => register.DATAB
data[24] => register.DATAB
data[24] => register.DATAB
data[24] => register.DATAB
data[24] => register.DATAB
data[24] => register.DATAB
data[24] => register.DATAB
data[24] => register.DATAB
data[24] => register.DATAB
data[24] => register.DATAB
data[24] => register.DATAB
data[24] => register.DATAB
data[24] => register.DATAB
data[24] => register.DATAB
data[24] => register.DATAB
data[24] => register.DATAB
data[24] => register.DATAB
data[24] => register.DATAB
data[24] => register.DATAB
data[24] => register.DATAB
data[24] => register.DATAB
data[24] => register.DATAB
data[24] => register.DATAB
data[24] => register.DATAB
data[24] => register.DATAB
data[25] => register.DATAB
data[25] => register.DATAB
data[25] => register.DATAB
data[25] => register.DATAB
data[25] => register.DATAB
data[25] => register.DATAB
data[25] => register.DATAB
data[25] => register.DATAB
data[25] => register.DATAB
data[25] => register.DATAB
data[25] => register.DATAB
data[25] => register.DATAB
data[25] => register.DATAB
data[25] => register.DATAB
data[25] => register.DATAB
data[25] => register.DATAB
data[25] => register.DATAB
data[25] => register.DATAB
data[25] => register.DATAB
data[25] => register.DATAB
data[25] => register.DATAB
data[25] => register.DATAB
data[25] => register.DATAB
data[25] => register.DATAB
data[25] => register.DATAB
data[25] => register.DATAB
data[25] => register.DATAB
data[25] => register.DATAB
data[25] => register.DATAB
data[25] => register.DATAB
data[25] => register.DATAB
data[26] => register.DATAB
data[26] => register.DATAB
data[26] => register.DATAB
data[26] => register.DATAB
data[26] => register.DATAB
data[26] => register.DATAB
data[26] => register.DATAB
data[26] => register.DATAB
data[26] => register.DATAB
data[26] => register.DATAB
data[26] => register.DATAB
data[26] => register.DATAB
data[26] => register.DATAB
data[26] => register.DATAB
data[26] => register.DATAB
data[26] => register.DATAB
data[26] => register.DATAB
data[26] => register.DATAB
data[26] => register.DATAB
data[26] => register.DATAB
data[26] => register.DATAB
data[26] => register.DATAB
data[26] => register.DATAB
data[26] => register.DATAB
data[26] => register.DATAB
data[26] => register.DATAB
data[26] => register.DATAB
data[26] => register.DATAB
data[26] => register.DATAB
data[26] => register.DATAB
data[26] => register.DATAB
data[27] => register.DATAB
data[27] => register.DATAB
data[27] => register.DATAB
data[27] => register.DATAB
data[27] => register.DATAB
data[27] => register.DATAB
data[27] => register.DATAB
data[27] => register.DATAB
data[27] => register.DATAB
data[27] => register.DATAB
data[27] => register.DATAB
data[27] => register.DATAB
data[27] => register.DATAB
data[27] => register.DATAB
data[27] => register.DATAB
data[27] => register.DATAB
data[27] => register.DATAB
data[27] => register.DATAB
data[27] => register.DATAB
data[27] => register.DATAB
data[27] => register.DATAB
data[27] => register.DATAB
data[27] => register.DATAB
data[27] => register.DATAB
data[27] => register.DATAB
data[27] => register.DATAB
data[27] => register.DATAB
data[27] => register.DATAB
data[27] => register.DATAB
data[27] => register.DATAB
data[27] => register.DATAB
data[28] => register.DATAB
data[28] => register.DATAB
data[28] => register.DATAB
data[28] => register.DATAB
data[28] => register.DATAB
data[28] => register.DATAB
data[28] => register.DATAB
data[28] => register.DATAB
data[28] => register.DATAB
data[28] => register.DATAB
data[28] => register.DATAB
data[28] => register.DATAB
data[28] => register.DATAB
data[28] => register.DATAB
data[28] => register.DATAB
data[28] => register.DATAB
data[28] => register.DATAB
data[28] => register.DATAB
data[28] => register.DATAB
data[28] => register.DATAB
data[28] => register.DATAB
data[28] => register.DATAB
data[28] => register.DATAB
data[28] => register.DATAB
data[28] => register.DATAB
data[28] => register.DATAB
data[28] => register.DATAB
data[28] => register.DATAB
data[28] => register.DATAB
data[28] => register.DATAB
data[28] => register.DATAB
data[29] => register.DATAB
data[29] => register.DATAB
data[29] => register.DATAB
data[29] => register.DATAB
data[29] => register.DATAB
data[29] => register.DATAB
data[29] => register.DATAB
data[29] => register.DATAB
data[29] => register.DATAB
data[29] => register.DATAB
data[29] => register.DATAB
data[29] => register.DATAB
data[29] => register.DATAB
data[29] => register.DATAB
data[29] => register.DATAB
data[29] => register.DATAB
data[29] => register.DATAB
data[29] => register.DATAB
data[29] => register.DATAB
data[29] => register.DATAB
data[29] => register.DATAB
data[29] => register.DATAB
data[29] => register.DATAB
data[29] => register.DATAB
data[29] => register.DATAB
data[29] => register.DATAB
data[29] => register.DATAB
data[29] => register.DATAB
data[29] => register.DATAB
data[29] => register.DATAB
data[29] => register.DATAB
data[30] => register.DATAB
data[30] => register.DATAB
data[30] => register.DATAB
data[30] => register.DATAB
data[30] => register.DATAB
data[30] => register.DATAB
data[30] => register.DATAB
data[30] => register.DATAB
data[30] => register.DATAB
data[30] => register.DATAB
data[30] => register.DATAB
data[30] => register.DATAB
data[30] => register.DATAB
data[30] => register.DATAB
data[30] => register.DATAB
data[30] => register.DATAB
data[30] => register.DATAB
data[30] => register.DATAB
data[30] => register.DATAB
data[30] => register.DATAB
data[30] => register.DATAB
data[30] => register.DATAB
data[30] => register.DATAB
data[30] => register.DATAB
data[30] => register.DATAB
data[30] => register.DATAB
data[30] => register.DATAB
data[30] => register.DATAB
data[30] => register.DATAB
data[30] => register.DATAB
data[30] => register.DATAB
data[31] => register.DATAB
data[31] => register.DATAB
data[31] => register.DATAB
data[31] => register.DATAB
data[31] => register.DATAB
data[31] => register.DATAB
data[31] => register.DATAB
data[31] => register.DATAB
data[31] => register.DATAB
data[31] => register.DATAB
data[31] => register.DATAB
data[31] => register.DATAB
data[31] => register.DATAB
data[31] => register.DATAB
data[31] => register.DATAB
data[31] => register.DATAB
data[31] => register.DATAB
data[31] => register.DATAB
data[31] => register.DATAB
data[31] => register.DATAB
data[31] => register.DATAB
data[31] => register.DATAB
data[31] => register.DATAB
data[31] => register.DATAB
data[31] => register.DATAB
data[31] => register.DATAB
data[31] => register.DATAB
data[31] => register.DATAB
data[31] => register.DATAB
data[31] => register.DATAB
data[31] => register.DATAB
d_rvalA[0] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[1] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[2] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[3] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[4] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[5] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[6] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[7] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[8] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[9] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[10] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[11] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[12] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[13] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[14] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[15] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[16] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[17] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[18] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[19] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[20] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[21] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[22] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[23] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[24] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[25] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[26] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[27] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[28] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[29] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[30] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[31] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[0] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[1] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[2] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[3] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[4] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[5] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[6] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[7] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[8] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[9] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[10] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[11] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[12] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[13] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[14] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[15] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[16] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[17] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[18] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[19] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[20] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[21] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[22] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[23] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[24] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[25] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[26] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[27] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[28] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[29] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[30] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[31] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
reg1[0] <= register[1][0].DB_MAX_OUTPUT_PORT_TYPE
reg1[1] <= register[1][1].DB_MAX_OUTPUT_PORT_TYPE
reg1[2] <= register[1][2].DB_MAX_OUTPUT_PORT_TYPE
reg1[3] <= register[1][3].DB_MAX_OUTPUT_PORT_TYPE
reg1[4] <= register[1][4].DB_MAX_OUTPUT_PORT_TYPE
reg1[5] <= register[1][5].DB_MAX_OUTPUT_PORT_TYPE
reg1[6] <= register[1][6].DB_MAX_OUTPUT_PORT_TYPE
reg1[7] <= register[1][7].DB_MAX_OUTPUT_PORT_TYPE
reg1[8] <= register[1][8].DB_MAX_OUTPUT_PORT_TYPE
reg1[9] <= register[1][9].DB_MAX_OUTPUT_PORT_TYPE
reg1[10] <= register[1][10].DB_MAX_OUTPUT_PORT_TYPE
reg1[11] <= register[1][11].DB_MAX_OUTPUT_PORT_TYPE
reg1[12] <= register[1][12].DB_MAX_OUTPUT_PORT_TYPE
reg1[13] <= register[1][13].DB_MAX_OUTPUT_PORT_TYPE
reg1[14] <= register[1][14].DB_MAX_OUTPUT_PORT_TYPE
reg1[15] <= register[1][15].DB_MAX_OUTPUT_PORT_TYPE
reg1[16] <= register[1][16].DB_MAX_OUTPUT_PORT_TYPE
reg1[17] <= register[1][17].DB_MAX_OUTPUT_PORT_TYPE
reg1[18] <= register[1][18].DB_MAX_OUTPUT_PORT_TYPE
reg1[19] <= register[1][19].DB_MAX_OUTPUT_PORT_TYPE
reg1[20] <= register[1][20].DB_MAX_OUTPUT_PORT_TYPE
reg1[21] <= register[1][21].DB_MAX_OUTPUT_PORT_TYPE
reg1[22] <= register[1][22].DB_MAX_OUTPUT_PORT_TYPE
reg1[23] <= register[1][23].DB_MAX_OUTPUT_PORT_TYPE
reg1[24] <= register[1][24].DB_MAX_OUTPUT_PORT_TYPE
reg1[25] <= register[1][25].DB_MAX_OUTPUT_PORT_TYPE
reg1[26] <= register[1][26].DB_MAX_OUTPUT_PORT_TYPE
reg1[27] <= register[1][27].DB_MAX_OUTPUT_PORT_TYPE
reg1[28] <= register[1][28].DB_MAX_OUTPUT_PORT_TYPE
reg1[29] <= register[1][29].DB_MAX_OUTPUT_PORT_TYPE
reg1[30] <= register[1][30].DB_MAX_OUTPUT_PORT_TYPE
reg1[31] <= register[1][31].DB_MAX_OUTPUT_PORT_TYPE
reg2[0] <= register[2][0].DB_MAX_OUTPUT_PORT_TYPE
reg2[1] <= register[2][1].DB_MAX_OUTPUT_PORT_TYPE
reg2[2] <= register[2][2].DB_MAX_OUTPUT_PORT_TYPE
reg2[3] <= register[2][3].DB_MAX_OUTPUT_PORT_TYPE
reg2[4] <= register[2][4].DB_MAX_OUTPUT_PORT_TYPE
reg2[5] <= register[2][5].DB_MAX_OUTPUT_PORT_TYPE
reg2[6] <= register[2][6].DB_MAX_OUTPUT_PORT_TYPE
reg2[7] <= register[2][7].DB_MAX_OUTPUT_PORT_TYPE
reg2[8] <= register[2][8].DB_MAX_OUTPUT_PORT_TYPE
reg2[9] <= register[2][9].DB_MAX_OUTPUT_PORT_TYPE
reg2[10] <= register[2][10].DB_MAX_OUTPUT_PORT_TYPE
reg2[11] <= register[2][11].DB_MAX_OUTPUT_PORT_TYPE
reg2[12] <= register[2][12].DB_MAX_OUTPUT_PORT_TYPE
reg2[13] <= register[2][13].DB_MAX_OUTPUT_PORT_TYPE
reg2[14] <= register[2][14].DB_MAX_OUTPUT_PORT_TYPE
reg2[15] <= register[2][15].DB_MAX_OUTPUT_PORT_TYPE
reg2[16] <= register[2][16].DB_MAX_OUTPUT_PORT_TYPE
reg2[17] <= register[2][17].DB_MAX_OUTPUT_PORT_TYPE
reg2[18] <= register[2][18].DB_MAX_OUTPUT_PORT_TYPE
reg2[19] <= register[2][19].DB_MAX_OUTPUT_PORT_TYPE
reg2[20] <= register[2][20].DB_MAX_OUTPUT_PORT_TYPE
reg2[21] <= register[2][21].DB_MAX_OUTPUT_PORT_TYPE
reg2[22] <= register[2][22].DB_MAX_OUTPUT_PORT_TYPE
reg2[23] <= register[2][23].DB_MAX_OUTPUT_PORT_TYPE
reg2[24] <= register[2][24].DB_MAX_OUTPUT_PORT_TYPE
reg2[25] <= register[2][25].DB_MAX_OUTPUT_PORT_TYPE
reg2[26] <= register[2][26].DB_MAX_OUTPUT_PORT_TYPE
reg2[27] <= register[2][27].DB_MAX_OUTPUT_PORT_TYPE
reg2[28] <= register[2][28].DB_MAX_OUTPUT_PORT_TYPE
reg2[29] <= register[2][29].DB_MAX_OUTPUT_PORT_TYPE
reg2[30] <= register[2][30].DB_MAX_OUTPUT_PORT_TYPE
reg2[31] <= register[2][31].DB_MAX_OUTPUT_PORT_TYPE
reg3[0] <= register[3][0].DB_MAX_OUTPUT_PORT_TYPE
reg3[1] <= register[3][1].DB_MAX_OUTPUT_PORT_TYPE
reg3[2] <= register[3][2].DB_MAX_OUTPUT_PORT_TYPE
reg3[3] <= register[3][3].DB_MAX_OUTPUT_PORT_TYPE
reg3[4] <= register[3][4].DB_MAX_OUTPUT_PORT_TYPE
reg3[5] <= register[3][5].DB_MAX_OUTPUT_PORT_TYPE
reg3[6] <= register[3][6].DB_MAX_OUTPUT_PORT_TYPE
reg3[7] <= register[3][7].DB_MAX_OUTPUT_PORT_TYPE
reg3[8] <= register[3][8].DB_MAX_OUTPUT_PORT_TYPE
reg3[9] <= register[3][9].DB_MAX_OUTPUT_PORT_TYPE
reg3[10] <= register[3][10].DB_MAX_OUTPUT_PORT_TYPE
reg3[11] <= register[3][11].DB_MAX_OUTPUT_PORT_TYPE
reg3[12] <= register[3][12].DB_MAX_OUTPUT_PORT_TYPE
reg3[13] <= register[3][13].DB_MAX_OUTPUT_PORT_TYPE
reg3[14] <= register[3][14].DB_MAX_OUTPUT_PORT_TYPE
reg3[15] <= register[3][15].DB_MAX_OUTPUT_PORT_TYPE
reg3[16] <= register[3][16].DB_MAX_OUTPUT_PORT_TYPE
reg3[17] <= register[3][17].DB_MAX_OUTPUT_PORT_TYPE
reg3[18] <= register[3][18].DB_MAX_OUTPUT_PORT_TYPE
reg3[19] <= register[3][19].DB_MAX_OUTPUT_PORT_TYPE
reg3[20] <= register[3][20].DB_MAX_OUTPUT_PORT_TYPE
reg3[21] <= register[3][21].DB_MAX_OUTPUT_PORT_TYPE
reg3[22] <= register[3][22].DB_MAX_OUTPUT_PORT_TYPE
reg3[23] <= register[3][23].DB_MAX_OUTPUT_PORT_TYPE
reg3[24] <= register[3][24].DB_MAX_OUTPUT_PORT_TYPE
reg3[25] <= register[3][25].DB_MAX_OUTPUT_PORT_TYPE
reg3[26] <= register[3][26].DB_MAX_OUTPUT_PORT_TYPE
reg3[27] <= register[3][27].DB_MAX_OUTPUT_PORT_TYPE
reg3[28] <= register[3][28].DB_MAX_OUTPUT_PORT_TYPE
reg3[29] <= register[3][29].DB_MAX_OUTPUT_PORT_TYPE
reg3[30] <= register[3][30].DB_MAX_OUTPUT_PORT_TYPE
reg3[31] <= register[3][31].DB_MAX_OUTPUT_PORT_TYPE
reg4[0] <= register[4][0].DB_MAX_OUTPUT_PORT_TYPE
reg4[1] <= register[4][1].DB_MAX_OUTPUT_PORT_TYPE
reg4[2] <= register[4][2].DB_MAX_OUTPUT_PORT_TYPE
reg4[3] <= register[4][3].DB_MAX_OUTPUT_PORT_TYPE
reg4[4] <= register[4][4].DB_MAX_OUTPUT_PORT_TYPE
reg4[5] <= register[4][5].DB_MAX_OUTPUT_PORT_TYPE
reg4[6] <= register[4][6].DB_MAX_OUTPUT_PORT_TYPE
reg4[7] <= register[4][7].DB_MAX_OUTPUT_PORT_TYPE
reg4[8] <= register[4][8].DB_MAX_OUTPUT_PORT_TYPE
reg4[9] <= register[4][9].DB_MAX_OUTPUT_PORT_TYPE
reg4[10] <= register[4][10].DB_MAX_OUTPUT_PORT_TYPE
reg4[11] <= register[4][11].DB_MAX_OUTPUT_PORT_TYPE
reg4[12] <= register[4][12].DB_MAX_OUTPUT_PORT_TYPE
reg4[13] <= register[4][13].DB_MAX_OUTPUT_PORT_TYPE
reg4[14] <= register[4][14].DB_MAX_OUTPUT_PORT_TYPE
reg4[15] <= register[4][15].DB_MAX_OUTPUT_PORT_TYPE
reg4[16] <= register[4][16].DB_MAX_OUTPUT_PORT_TYPE
reg4[17] <= register[4][17].DB_MAX_OUTPUT_PORT_TYPE
reg4[18] <= register[4][18].DB_MAX_OUTPUT_PORT_TYPE
reg4[19] <= register[4][19].DB_MAX_OUTPUT_PORT_TYPE
reg4[20] <= register[4][20].DB_MAX_OUTPUT_PORT_TYPE
reg4[21] <= register[4][21].DB_MAX_OUTPUT_PORT_TYPE
reg4[22] <= register[4][22].DB_MAX_OUTPUT_PORT_TYPE
reg4[23] <= register[4][23].DB_MAX_OUTPUT_PORT_TYPE
reg4[24] <= register[4][24].DB_MAX_OUTPUT_PORT_TYPE
reg4[25] <= register[4][25].DB_MAX_OUTPUT_PORT_TYPE
reg4[26] <= register[4][26].DB_MAX_OUTPUT_PORT_TYPE
reg4[27] <= register[4][27].DB_MAX_OUTPUT_PORT_TYPE
reg4[28] <= register[4][28].DB_MAX_OUTPUT_PORT_TYPE
reg4[29] <= register[4][29].DB_MAX_OUTPUT_PORT_TYPE
reg4[30] <= register[4][30].DB_MAX_OUTPUT_PORT_TYPE
reg4[31] <= register[4][31].DB_MAX_OUTPUT_PORT_TYPE
reg5[0] <= register[5][0].DB_MAX_OUTPUT_PORT_TYPE
reg5[1] <= register[5][1].DB_MAX_OUTPUT_PORT_TYPE
reg5[2] <= register[5][2].DB_MAX_OUTPUT_PORT_TYPE
reg5[3] <= register[5][3].DB_MAX_OUTPUT_PORT_TYPE
reg5[4] <= register[5][4].DB_MAX_OUTPUT_PORT_TYPE
reg5[5] <= register[5][5].DB_MAX_OUTPUT_PORT_TYPE
reg5[6] <= register[5][6].DB_MAX_OUTPUT_PORT_TYPE
reg5[7] <= register[5][7].DB_MAX_OUTPUT_PORT_TYPE
reg5[8] <= register[5][8].DB_MAX_OUTPUT_PORT_TYPE
reg5[9] <= register[5][9].DB_MAX_OUTPUT_PORT_TYPE
reg5[10] <= register[5][10].DB_MAX_OUTPUT_PORT_TYPE
reg5[11] <= register[5][11].DB_MAX_OUTPUT_PORT_TYPE
reg5[12] <= register[5][12].DB_MAX_OUTPUT_PORT_TYPE
reg5[13] <= register[5][13].DB_MAX_OUTPUT_PORT_TYPE
reg5[14] <= register[5][14].DB_MAX_OUTPUT_PORT_TYPE
reg5[15] <= register[5][15].DB_MAX_OUTPUT_PORT_TYPE
reg5[16] <= register[5][16].DB_MAX_OUTPUT_PORT_TYPE
reg5[17] <= register[5][17].DB_MAX_OUTPUT_PORT_TYPE
reg5[18] <= register[5][18].DB_MAX_OUTPUT_PORT_TYPE
reg5[19] <= register[5][19].DB_MAX_OUTPUT_PORT_TYPE
reg5[20] <= register[5][20].DB_MAX_OUTPUT_PORT_TYPE
reg5[21] <= register[5][21].DB_MAX_OUTPUT_PORT_TYPE
reg5[22] <= register[5][22].DB_MAX_OUTPUT_PORT_TYPE
reg5[23] <= register[5][23].DB_MAX_OUTPUT_PORT_TYPE
reg5[24] <= register[5][24].DB_MAX_OUTPUT_PORT_TYPE
reg5[25] <= register[5][25].DB_MAX_OUTPUT_PORT_TYPE
reg5[26] <= register[5][26].DB_MAX_OUTPUT_PORT_TYPE
reg5[27] <= register[5][27].DB_MAX_OUTPUT_PORT_TYPE
reg5[28] <= register[5][28].DB_MAX_OUTPUT_PORT_TYPE
reg5[29] <= register[5][29].DB_MAX_OUTPUT_PORT_TYPE
reg5[30] <= register[5][30].DB_MAX_OUTPUT_PORT_TYPE
reg5[31] <= register[5][31].DB_MAX_OUTPUT_PORT_TYPE
reg6[0] <= register[6][0].DB_MAX_OUTPUT_PORT_TYPE
reg6[1] <= register[6][1].DB_MAX_OUTPUT_PORT_TYPE
reg6[2] <= register[6][2].DB_MAX_OUTPUT_PORT_TYPE
reg6[3] <= register[6][3].DB_MAX_OUTPUT_PORT_TYPE
reg6[4] <= register[6][4].DB_MAX_OUTPUT_PORT_TYPE
reg6[5] <= register[6][5].DB_MAX_OUTPUT_PORT_TYPE
reg6[6] <= register[6][6].DB_MAX_OUTPUT_PORT_TYPE
reg6[7] <= register[6][7].DB_MAX_OUTPUT_PORT_TYPE
reg6[8] <= register[6][8].DB_MAX_OUTPUT_PORT_TYPE
reg6[9] <= register[6][9].DB_MAX_OUTPUT_PORT_TYPE
reg6[10] <= register[6][10].DB_MAX_OUTPUT_PORT_TYPE
reg6[11] <= register[6][11].DB_MAX_OUTPUT_PORT_TYPE
reg6[12] <= register[6][12].DB_MAX_OUTPUT_PORT_TYPE
reg6[13] <= register[6][13].DB_MAX_OUTPUT_PORT_TYPE
reg6[14] <= register[6][14].DB_MAX_OUTPUT_PORT_TYPE
reg6[15] <= register[6][15].DB_MAX_OUTPUT_PORT_TYPE
reg6[16] <= register[6][16].DB_MAX_OUTPUT_PORT_TYPE
reg6[17] <= register[6][17].DB_MAX_OUTPUT_PORT_TYPE
reg6[18] <= register[6][18].DB_MAX_OUTPUT_PORT_TYPE
reg6[19] <= register[6][19].DB_MAX_OUTPUT_PORT_TYPE
reg6[20] <= register[6][20].DB_MAX_OUTPUT_PORT_TYPE
reg6[21] <= register[6][21].DB_MAX_OUTPUT_PORT_TYPE
reg6[22] <= register[6][22].DB_MAX_OUTPUT_PORT_TYPE
reg6[23] <= register[6][23].DB_MAX_OUTPUT_PORT_TYPE
reg6[24] <= register[6][24].DB_MAX_OUTPUT_PORT_TYPE
reg6[25] <= register[6][25].DB_MAX_OUTPUT_PORT_TYPE
reg6[26] <= register[6][26].DB_MAX_OUTPUT_PORT_TYPE
reg6[27] <= register[6][27].DB_MAX_OUTPUT_PORT_TYPE
reg6[28] <= register[6][28].DB_MAX_OUTPUT_PORT_TYPE
reg6[29] <= register[6][29].DB_MAX_OUTPUT_PORT_TYPE
reg6[30] <= register[6][30].DB_MAX_OUTPUT_PORT_TYPE
reg6[31] <= register[6][31].DB_MAX_OUTPUT_PORT_TYPE


|ppl_cpu|ppl_decode:iDecode|mux4x32:aluA
in0[0] => Mux31.IN0
in0[1] => Mux30.IN0
in0[2] => Mux29.IN0
in0[3] => Mux28.IN0
in0[4] => Mux27.IN0
in0[5] => Mux26.IN0
in0[6] => Mux25.IN0
in0[7] => Mux24.IN0
in0[8] => Mux23.IN0
in0[9] => Mux22.IN0
in0[10] => Mux21.IN0
in0[11] => Mux20.IN0
in0[12] => Mux19.IN0
in0[13] => Mux18.IN0
in0[14] => Mux17.IN0
in0[15] => Mux16.IN0
in0[16] => Mux15.IN0
in0[17] => Mux14.IN0
in0[18] => Mux13.IN0
in0[19] => Mux12.IN0
in0[20] => Mux11.IN0
in0[21] => Mux10.IN0
in0[22] => Mux9.IN0
in0[23] => Mux8.IN0
in0[24] => Mux7.IN0
in0[25] => Mux6.IN0
in0[26] => Mux5.IN0
in0[27] => Mux4.IN0
in0[28] => Mux3.IN0
in0[29] => Mux2.IN0
in0[30] => Mux1.IN0
in0[31] => Mux0.IN0
in1[0] => Mux31.IN1
in1[1] => Mux30.IN1
in1[2] => Mux29.IN1
in1[3] => Mux28.IN1
in1[4] => Mux27.IN1
in1[5] => Mux26.IN1
in1[6] => Mux25.IN1
in1[7] => Mux24.IN1
in1[8] => Mux23.IN1
in1[9] => Mux22.IN1
in1[10] => Mux21.IN1
in1[11] => Mux20.IN1
in1[12] => Mux19.IN1
in1[13] => Mux18.IN1
in1[14] => Mux17.IN1
in1[15] => Mux16.IN1
in1[16] => Mux15.IN1
in1[17] => Mux14.IN1
in1[18] => Mux13.IN1
in1[19] => Mux12.IN1
in1[20] => Mux11.IN1
in1[21] => Mux10.IN1
in1[22] => Mux9.IN1
in1[23] => Mux8.IN1
in1[24] => Mux7.IN1
in1[25] => Mux6.IN1
in1[26] => Mux5.IN1
in1[27] => Mux4.IN1
in1[28] => Mux3.IN1
in1[29] => Mux2.IN1
in1[30] => Mux1.IN1
in1[31] => Mux0.IN1
in2[0] => Mux31.IN2
in2[1] => Mux30.IN2
in2[2] => Mux29.IN2
in2[3] => Mux28.IN2
in2[4] => Mux27.IN2
in2[5] => Mux26.IN2
in2[6] => Mux25.IN2
in2[7] => Mux24.IN2
in2[8] => Mux23.IN2
in2[9] => Mux22.IN2
in2[10] => Mux21.IN2
in2[11] => Mux20.IN2
in2[12] => Mux19.IN2
in2[13] => Mux18.IN2
in2[14] => Mux17.IN2
in2[15] => Mux16.IN2
in2[16] => Mux15.IN2
in2[17] => Mux14.IN2
in2[18] => Mux13.IN2
in2[19] => Mux12.IN2
in2[20] => Mux11.IN2
in2[21] => Mux10.IN2
in2[22] => Mux9.IN2
in2[23] => Mux8.IN2
in2[24] => Mux7.IN2
in2[25] => Mux6.IN2
in2[26] => Mux5.IN2
in2[27] => Mux4.IN2
in2[28] => Mux3.IN2
in2[29] => Mux2.IN2
in2[30] => Mux1.IN2
in2[31] => Mux0.IN2
in3[0] => Mux31.IN3
in3[1] => Mux30.IN3
in3[2] => Mux29.IN3
in3[3] => Mux28.IN3
in3[4] => Mux27.IN3
in3[5] => Mux26.IN3
in3[6] => Mux25.IN3
in3[7] => Mux24.IN3
in3[8] => Mux23.IN3
in3[9] => Mux22.IN3
in3[10] => Mux21.IN3
in3[11] => Mux20.IN3
in3[12] => Mux19.IN3
in3[13] => Mux18.IN3
in3[14] => Mux17.IN3
in3[15] => Mux16.IN3
in3[16] => Mux15.IN3
in3[17] => Mux14.IN3
in3[18] => Mux13.IN3
in3[19] => Mux12.IN3
in3[20] => Mux11.IN3
in3[21] => Mux10.IN3
in3[22] => Mux9.IN3
in3[23] => Mux8.IN3
in3[24] => Mux7.IN3
in3[25] => Mux6.IN3
in3[26] => Mux5.IN3
in3[27] => Mux4.IN3
in3[28] => Mux3.IN3
in3[29] => Mux2.IN3
in3[30] => Mux1.IN3
in3[31] => Mux0.IN3
select[0] => Mux0.IN5
select[0] => Mux1.IN5
select[0] => Mux2.IN5
select[0] => Mux3.IN5
select[0] => Mux4.IN5
select[0] => Mux5.IN5
select[0] => Mux6.IN5
select[0] => Mux7.IN5
select[0] => Mux8.IN5
select[0] => Mux9.IN5
select[0] => Mux10.IN5
select[0] => Mux11.IN5
select[0] => Mux12.IN5
select[0] => Mux13.IN5
select[0] => Mux14.IN5
select[0] => Mux15.IN5
select[0] => Mux16.IN5
select[0] => Mux17.IN5
select[0] => Mux18.IN5
select[0] => Mux19.IN5
select[0] => Mux20.IN5
select[0] => Mux21.IN5
select[0] => Mux22.IN5
select[0] => Mux23.IN5
select[0] => Mux24.IN5
select[0] => Mux25.IN5
select[0] => Mux26.IN5
select[0] => Mux27.IN5
select[0] => Mux28.IN5
select[0] => Mux29.IN5
select[0] => Mux30.IN5
select[0] => Mux31.IN5
select[1] => Mux0.IN4
select[1] => Mux1.IN4
select[1] => Mux2.IN4
select[1] => Mux3.IN4
select[1] => Mux4.IN4
select[1] => Mux5.IN4
select[1] => Mux6.IN4
select[1] => Mux7.IN4
select[1] => Mux8.IN4
select[1] => Mux9.IN4
select[1] => Mux10.IN4
select[1] => Mux11.IN4
select[1] => Mux12.IN4
select[1] => Mux13.IN4
select[1] => Mux14.IN4
select[1] => Mux15.IN4
select[1] => Mux16.IN4
select[1] => Mux17.IN4
select[1] => Mux18.IN4
select[1] => Mux19.IN4
select[1] => Mux20.IN4
select[1] => Mux21.IN4
select[1] => Mux22.IN4
select[1] => Mux23.IN4
select[1] => Mux24.IN4
select[1] => Mux25.IN4
select[1] => Mux26.IN4
select[1] => Mux27.IN4
select[1] => Mux28.IN4
select[1] => Mux29.IN4
select[1] => Mux30.IN4
select[1] => Mux31.IN4
out[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|ppl_cpu|ppl_decode:iDecode|mux4x32:aluB
in0[0] => Mux31.IN0
in0[1] => Mux30.IN0
in0[2] => Mux29.IN0
in0[3] => Mux28.IN0
in0[4] => Mux27.IN0
in0[5] => Mux26.IN0
in0[6] => Mux25.IN0
in0[7] => Mux24.IN0
in0[8] => Mux23.IN0
in0[9] => Mux22.IN0
in0[10] => Mux21.IN0
in0[11] => Mux20.IN0
in0[12] => Mux19.IN0
in0[13] => Mux18.IN0
in0[14] => Mux17.IN0
in0[15] => Mux16.IN0
in0[16] => Mux15.IN0
in0[17] => Mux14.IN0
in0[18] => Mux13.IN0
in0[19] => Mux12.IN0
in0[20] => Mux11.IN0
in0[21] => Mux10.IN0
in0[22] => Mux9.IN0
in0[23] => Mux8.IN0
in0[24] => Mux7.IN0
in0[25] => Mux6.IN0
in0[26] => Mux5.IN0
in0[27] => Mux4.IN0
in0[28] => Mux3.IN0
in0[29] => Mux2.IN0
in0[30] => Mux1.IN0
in0[31] => Mux0.IN0
in1[0] => Mux31.IN1
in1[1] => Mux30.IN1
in1[2] => Mux29.IN1
in1[3] => Mux28.IN1
in1[4] => Mux27.IN1
in1[5] => Mux26.IN1
in1[6] => Mux25.IN1
in1[7] => Mux24.IN1
in1[8] => Mux23.IN1
in1[9] => Mux22.IN1
in1[10] => Mux21.IN1
in1[11] => Mux20.IN1
in1[12] => Mux19.IN1
in1[13] => Mux18.IN1
in1[14] => Mux17.IN1
in1[15] => Mux16.IN1
in1[16] => Mux15.IN1
in1[17] => Mux14.IN1
in1[18] => Mux13.IN1
in1[19] => Mux12.IN1
in1[20] => Mux11.IN1
in1[21] => Mux10.IN1
in1[22] => Mux9.IN1
in1[23] => Mux8.IN1
in1[24] => Mux7.IN1
in1[25] => Mux6.IN1
in1[26] => Mux5.IN1
in1[27] => Mux4.IN1
in1[28] => Mux3.IN1
in1[29] => Mux2.IN1
in1[30] => Mux1.IN1
in1[31] => Mux0.IN1
in2[0] => Mux31.IN2
in2[1] => Mux30.IN2
in2[2] => Mux29.IN2
in2[3] => Mux28.IN2
in2[4] => Mux27.IN2
in2[5] => Mux26.IN2
in2[6] => Mux25.IN2
in2[7] => Mux24.IN2
in2[8] => Mux23.IN2
in2[9] => Mux22.IN2
in2[10] => Mux21.IN2
in2[11] => Mux20.IN2
in2[12] => Mux19.IN2
in2[13] => Mux18.IN2
in2[14] => Mux17.IN2
in2[15] => Mux16.IN2
in2[16] => Mux15.IN2
in2[17] => Mux14.IN2
in2[18] => Mux13.IN2
in2[19] => Mux12.IN2
in2[20] => Mux11.IN2
in2[21] => Mux10.IN2
in2[22] => Mux9.IN2
in2[23] => Mux8.IN2
in2[24] => Mux7.IN2
in2[25] => Mux6.IN2
in2[26] => Mux5.IN2
in2[27] => Mux4.IN2
in2[28] => Mux3.IN2
in2[29] => Mux2.IN2
in2[30] => Mux1.IN2
in2[31] => Mux0.IN2
in3[0] => Mux31.IN3
in3[1] => Mux30.IN3
in3[2] => Mux29.IN3
in3[3] => Mux28.IN3
in3[4] => Mux27.IN3
in3[5] => Mux26.IN3
in3[6] => Mux25.IN3
in3[7] => Mux24.IN3
in3[8] => Mux23.IN3
in3[9] => Mux22.IN3
in3[10] => Mux21.IN3
in3[11] => Mux20.IN3
in3[12] => Mux19.IN3
in3[13] => Mux18.IN3
in3[14] => Mux17.IN3
in3[15] => Mux16.IN3
in3[16] => Mux15.IN3
in3[17] => Mux14.IN3
in3[18] => Mux13.IN3
in3[19] => Mux12.IN3
in3[20] => Mux11.IN3
in3[21] => Mux10.IN3
in3[22] => Mux9.IN3
in3[23] => Mux8.IN3
in3[24] => Mux7.IN3
in3[25] => Mux6.IN3
in3[26] => Mux5.IN3
in3[27] => Mux4.IN3
in3[28] => Mux3.IN3
in3[29] => Mux2.IN3
in3[30] => Mux1.IN3
in3[31] => Mux0.IN3
select[0] => Mux0.IN5
select[0] => Mux1.IN5
select[0] => Mux2.IN5
select[0] => Mux3.IN5
select[0] => Mux4.IN5
select[0] => Mux5.IN5
select[0] => Mux6.IN5
select[0] => Mux7.IN5
select[0] => Mux8.IN5
select[0] => Mux9.IN5
select[0] => Mux10.IN5
select[0] => Mux11.IN5
select[0] => Mux12.IN5
select[0] => Mux13.IN5
select[0] => Mux14.IN5
select[0] => Mux15.IN5
select[0] => Mux16.IN5
select[0] => Mux17.IN5
select[0] => Mux18.IN5
select[0] => Mux19.IN5
select[0] => Mux20.IN5
select[0] => Mux21.IN5
select[0] => Mux22.IN5
select[0] => Mux23.IN5
select[0] => Mux24.IN5
select[0] => Mux25.IN5
select[0] => Mux26.IN5
select[0] => Mux27.IN5
select[0] => Mux28.IN5
select[0] => Mux29.IN5
select[0] => Mux30.IN5
select[0] => Mux31.IN5
select[1] => Mux0.IN4
select[1] => Mux1.IN4
select[1] => Mux2.IN4
select[1] => Mux3.IN4
select[1] => Mux4.IN4
select[1] => Mux5.IN4
select[1] => Mux6.IN4
select[1] => Mux7.IN4
select[1] => Mux8.IN4
select[1] => Mux9.IN4
select[1] => Mux10.IN4
select[1] => Mux11.IN4
select[1] => Mux12.IN4
select[1] => Mux13.IN4
select[1] => Mux14.IN4
select[1] => Mux15.IN4
select[1] => Mux16.IN4
select[1] => Mux17.IN4
select[1] => Mux18.IN4
select[1] => Mux19.IN4
select[1] => Mux20.IN4
select[1] => Mux21.IN4
select[1] => Mux22.IN4
select[1] => Mux23.IN4
select[1] => Mux24.IN4
select[1] => Mux25.IN4
select[1] => Mux26.IN4
select[1] => Mux27.IN4
select[1] => Mux28.IN4
select[1] => Mux29.IN4
select[1] => Mux30.IN4
select[1] => Mux31.IN4
out[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|ppl_cpu|ppl_decode:iDecode|mux2x32:getdImm
in0[0] => out.DATAA
in0[1] => out.DATAA
in0[2] => out.DATAA
in0[3] => out.DATAA
in0[4] => out.DATAA
in0[5] => out.DATAA
in0[6] => out.DATAA
in0[7] => out.DATAA
in0[8] => out.DATAA
in0[9] => out.DATAA
in0[10] => out.DATAA
in0[11] => out.DATAA
in0[12] => out.DATAA
in0[13] => out.DATAA
in0[14] => out.DATAA
in0[15] => out.DATAA
in0[16] => out.DATAA
in0[17] => out.DATAA
in0[18] => out.DATAA
in0[19] => out.DATAA
in0[20] => out.DATAA
in0[21] => out.DATAA
in0[22] => out.DATAA
in0[23] => out.DATAA
in0[24] => out.DATAA
in0[25] => out.DATAA
in0[26] => out.DATAA
in0[27] => out.DATAA
in0[28] => out.DATAA
in0[29] => out.DATAA
in0[30] => out.DATAA
in0[31] => out.DATAA
in1[0] => out.DATAB
in1[1] => out.DATAB
in1[2] => out.DATAB
in1[3] => out.DATAB
in1[4] => out.DATAB
in1[5] => out.DATAB
in1[6] => out.DATAB
in1[7] => out.DATAB
in1[8] => out.DATAB
in1[9] => out.DATAB
in1[10] => out.DATAB
in1[11] => out.DATAB
in1[12] => out.DATAB
in1[13] => out.DATAB
in1[14] => out.DATAB
in1[15] => out.DATAB
in1[16] => out.DATAB
in1[17] => out.DATAB
in1[18] => out.DATAB
in1[19] => out.DATAB
in1[20] => out.DATAB
in1[21] => out.DATAB
in1[22] => out.DATAB
in1[23] => out.DATAB
in1[24] => out.DATAB
in1[25] => out.DATAB
in1[26] => out.DATAB
in1[27] => out.DATAB
in1[28] => out.DATAB
in1[29] => out.DATAB
in1[30] => out.DATAB
in1[31] => out.DATAB
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|ppl_cpu|ppl_decode:iDecode|mux2x5:getdReg
in0[0] => out.DATAA
in0[1] => out.DATAA
in0[2] => out.DATAA
in0[3] => out.DATAA
in0[4] => out.DATAA
in1[0] => out.DATAB
in1[1] => out.DATAB
in1[2] => out.DATAB
in1[3] => out.DATAB
in1[4] => out.DATAB
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE


|ppl_cpu|ppl_regE:regE
clk => exReg0[0]~reg0.CLK
clk => exReg0[1]~reg0.CLK
clk => exReg0[2]~reg0.CLK
clk => exReg0[3]~reg0.CLK
clk => exReg0[4]~reg0.CLK
clk => exDataImm[0]~reg0.CLK
clk => exDataImm[1]~reg0.CLK
clk => exDataImm[2]~reg0.CLK
clk => exDataImm[3]~reg0.CLK
clk => exDataImm[4]~reg0.CLK
clk => exDataImm[5]~reg0.CLK
clk => exDataImm[6]~reg0.CLK
clk => exDataImm[7]~reg0.CLK
clk => exDataImm[8]~reg0.CLK
clk => exDataImm[9]~reg0.CLK
clk => exDataImm[10]~reg0.CLK
clk => exDataImm[11]~reg0.CLK
clk => exDataImm[12]~reg0.CLK
clk => exDataImm[13]~reg0.CLK
clk => exDataImm[14]~reg0.CLK
clk => exDataImm[15]~reg0.CLK
clk => exDataImm[16]~reg0.CLK
clk => exDataImm[17]~reg0.CLK
clk => exDataImm[18]~reg0.CLK
clk => exDataImm[19]~reg0.CLK
clk => exDataImm[20]~reg0.CLK
clk => exDataImm[21]~reg0.CLK
clk => exDataImm[22]~reg0.CLK
clk => exDataImm[23]~reg0.CLK
clk => exDataImm[24]~reg0.CLK
clk => exDataImm[25]~reg0.CLK
clk => exDataImm[26]~reg0.CLK
clk => exDataImm[27]~reg0.CLK
clk => exDataImm[28]~reg0.CLK
clk => exDataImm[29]~reg0.CLK
clk => exDataImm[30]~reg0.CLK
clk => exDataImm[31]~reg0.CLK
clk => exDataB[0]~reg0.CLK
clk => exDataB[1]~reg0.CLK
clk => exDataB[2]~reg0.CLK
clk => exDataB[3]~reg0.CLK
clk => exDataB[4]~reg0.CLK
clk => exDataB[5]~reg0.CLK
clk => exDataB[6]~reg0.CLK
clk => exDataB[7]~reg0.CLK
clk => exDataB[8]~reg0.CLK
clk => exDataB[9]~reg0.CLK
clk => exDataB[10]~reg0.CLK
clk => exDataB[11]~reg0.CLK
clk => exDataB[12]~reg0.CLK
clk => exDataB[13]~reg0.CLK
clk => exDataB[14]~reg0.CLK
clk => exDataB[15]~reg0.CLK
clk => exDataB[16]~reg0.CLK
clk => exDataB[17]~reg0.CLK
clk => exDataB[18]~reg0.CLK
clk => exDataB[19]~reg0.CLK
clk => exDataB[20]~reg0.CLK
clk => exDataB[21]~reg0.CLK
clk => exDataB[22]~reg0.CLK
clk => exDataB[23]~reg0.CLK
clk => exDataB[24]~reg0.CLK
clk => exDataB[25]~reg0.CLK
clk => exDataB[26]~reg0.CLK
clk => exDataB[27]~reg0.CLK
clk => exDataB[28]~reg0.CLK
clk => exDataB[29]~reg0.CLK
clk => exDataB[30]~reg0.CLK
clk => exDataB[31]~reg0.CLK
clk => exDataA[0]~reg0.CLK
clk => exDataA[1]~reg0.CLK
clk => exDataA[2]~reg0.CLK
clk => exDataA[3]~reg0.CLK
clk => exDataA[4]~reg0.CLK
clk => exDataA[5]~reg0.CLK
clk => exDataA[6]~reg0.CLK
clk => exDataA[7]~reg0.CLK
clk => exDataA[8]~reg0.CLK
clk => exDataA[9]~reg0.CLK
clk => exDataA[10]~reg0.CLK
clk => exDataA[11]~reg0.CLK
clk => exDataA[12]~reg0.CLK
clk => exDataA[13]~reg0.CLK
clk => exDataA[14]~reg0.CLK
clk => exDataA[15]~reg0.CLK
clk => exDataA[16]~reg0.CLK
clk => exDataA[17]~reg0.CLK
clk => exDataA[18]~reg0.CLK
clk => exDataA[19]~reg0.CLK
clk => exDataA[20]~reg0.CLK
clk => exDataA[21]~reg0.CLK
clk => exDataA[22]~reg0.CLK
clk => exDataA[23]~reg0.CLK
clk => exDataA[24]~reg0.CLK
clk => exDataA[25]~reg0.CLK
clk => exDataA[26]~reg0.CLK
clk => exDataA[27]~reg0.CLK
clk => exDataA[28]~reg0.CLK
clk => exDataA[29]~reg0.CLK
clk => exDataA[30]~reg0.CLK
clk => exDataA[31]~reg0.CLK
clk => expc4[0]~reg0.CLK
clk => expc4[1]~reg0.CLK
clk => expc4[2]~reg0.CLK
clk => expc4[3]~reg0.CLK
clk => expc4[4]~reg0.CLK
clk => expc4[5]~reg0.CLK
clk => expc4[6]~reg0.CLK
clk => expc4[7]~reg0.CLK
clk => expc4[8]~reg0.CLK
clk => expc4[9]~reg0.CLK
clk => expc4[10]~reg0.CLK
clk => expc4[11]~reg0.CLK
clk => expc4[12]~reg0.CLK
clk => expc4[13]~reg0.CLK
clk => expc4[14]~reg0.CLK
clk => expc4[15]~reg0.CLK
clk => expc4[16]~reg0.CLK
clk => expc4[17]~reg0.CLK
clk => expc4[18]~reg0.CLK
clk => expc4[19]~reg0.CLK
clk => expc4[20]~reg0.CLK
clk => expc4[21]~reg0.CLK
clk => expc4[22]~reg0.CLK
clk => expc4[23]~reg0.CLK
clk => expc4[24]~reg0.CLK
clk => expc4[25]~reg0.CLK
clk => expc4[26]~reg0.CLK
clk => expc4[27]~reg0.CLK
clk => expc4[28]~reg0.CLK
clk => expc4[29]~reg0.CLK
clk => expc4[30]~reg0.CLK
clk => expc4[31]~reg0.CLK
clk => exAluC[0]~reg0.CLK
clk => exAluC[1]~reg0.CLK
clk => exAluC[2]~reg0.CLK
clk => exAluC[3]~reg0.CLK
clk => exShift~reg0.CLK
clk => exAluImm~reg0.CLK
clk => exJal~reg0.CLK
clk => exWriteMem~reg0.CLK
clk => exMem2Reg~reg0.CLK
clk => exWriteReg~reg0.CLK
reset => exReg0[0]~reg0.ACLR
reset => exReg0[1]~reg0.ACLR
reset => exReg0[2]~reg0.ACLR
reset => exReg0[3]~reg0.ACLR
reset => exReg0[4]~reg0.ACLR
reset => exDataImm[0]~reg0.ACLR
reset => exDataImm[1]~reg0.ACLR
reset => exDataImm[2]~reg0.ACLR
reset => exDataImm[3]~reg0.ACLR
reset => exDataImm[4]~reg0.ACLR
reset => exDataImm[5]~reg0.ACLR
reset => exDataImm[6]~reg0.ACLR
reset => exDataImm[7]~reg0.ACLR
reset => exDataImm[8]~reg0.ACLR
reset => exDataImm[9]~reg0.ACLR
reset => exDataImm[10]~reg0.ACLR
reset => exDataImm[11]~reg0.ACLR
reset => exDataImm[12]~reg0.ACLR
reset => exDataImm[13]~reg0.ACLR
reset => exDataImm[14]~reg0.ACLR
reset => exDataImm[15]~reg0.ACLR
reset => exDataImm[16]~reg0.ACLR
reset => exDataImm[17]~reg0.ACLR
reset => exDataImm[18]~reg0.ACLR
reset => exDataImm[19]~reg0.ACLR
reset => exDataImm[20]~reg0.ACLR
reset => exDataImm[21]~reg0.ACLR
reset => exDataImm[22]~reg0.ACLR
reset => exDataImm[23]~reg0.ACLR
reset => exDataImm[24]~reg0.ACLR
reset => exDataImm[25]~reg0.ACLR
reset => exDataImm[26]~reg0.ACLR
reset => exDataImm[27]~reg0.ACLR
reset => exDataImm[28]~reg0.ACLR
reset => exDataImm[29]~reg0.ACLR
reset => exDataImm[30]~reg0.ACLR
reset => exDataImm[31]~reg0.ACLR
reset => exDataB[0]~reg0.ACLR
reset => exDataB[1]~reg0.ACLR
reset => exDataB[2]~reg0.ACLR
reset => exDataB[3]~reg0.ACLR
reset => exDataB[4]~reg0.ACLR
reset => exDataB[5]~reg0.ACLR
reset => exDataB[6]~reg0.ACLR
reset => exDataB[7]~reg0.ACLR
reset => exDataB[8]~reg0.ACLR
reset => exDataB[9]~reg0.ACLR
reset => exDataB[10]~reg0.ACLR
reset => exDataB[11]~reg0.ACLR
reset => exDataB[12]~reg0.ACLR
reset => exDataB[13]~reg0.ACLR
reset => exDataB[14]~reg0.ACLR
reset => exDataB[15]~reg0.ACLR
reset => exDataB[16]~reg0.ACLR
reset => exDataB[17]~reg0.ACLR
reset => exDataB[18]~reg0.ACLR
reset => exDataB[19]~reg0.ACLR
reset => exDataB[20]~reg0.ACLR
reset => exDataB[21]~reg0.ACLR
reset => exDataB[22]~reg0.ACLR
reset => exDataB[23]~reg0.ACLR
reset => exDataB[24]~reg0.ACLR
reset => exDataB[25]~reg0.ACLR
reset => exDataB[26]~reg0.ACLR
reset => exDataB[27]~reg0.ACLR
reset => exDataB[28]~reg0.ACLR
reset => exDataB[29]~reg0.ACLR
reset => exDataB[30]~reg0.ACLR
reset => exDataB[31]~reg0.ACLR
reset => exDataA[0]~reg0.ACLR
reset => exDataA[1]~reg0.ACLR
reset => exDataA[2]~reg0.ACLR
reset => exDataA[3]~reg0.ACLR
reset => exDataA[4]~reg0.ACLR
reset => exDataA[5]~reg0.ACLR
reset => exDataA[6]~reg0.ACLR
reset => exDataA[7]~reg0.ACLR
reset => exDataA[8]~reg0.ACLR
reset => exDataA[9]~reg0.ACLR
reset => exDataA[10]~reg0.ACLR
reset => exDataA[11]~reg0.ACLR
reset => exDataA[12]~reg0.ACLR
reset => exDataA[13]~reg0.ACLR
reset => exDataA[14]~reg0.ACLR
reset => exDataA[15]~reg0.ACLR
reset => exDataA[16]~reg0.ACLR
reset => exDataA[17]~reg0.ACLR
reset => exDataA[18]~reg0.ACLR
reset => exDataA[19]~reg0.ACLR
reset => exDataA[20]~reg0.ACLR
reset => exDataA[21]~reg0.ACLR
reset => exDataA[22]~reg0.ACLR
reset => exDataA[23]~reg0.ACLR
reset => exDataA[24]~reg0.ACLR
reset => exDataA[25]~reg0.ACLR
reset => exDataA[26]~reg0.ACLR
reset => exDataA[27]~reg0.ACLR
reset => exDataA[28]~reg0.ACLR
reset => exDataA[29]~reg0.ACLR
reset => exDataA[30]~reg0.ACLR
reset => exDataA[31]~reg0.ACLR
reset => expc4[0]~reg0.ACLR
reset => expc4[1]~reg0.ACLR
reset => expc4[2]~reg0.ACLR
reset => expc4[3]~reg0.ACLR
reset => expc4[4]~reg0.ACLR
reset => expc4[5]~reg0.ACLR
reset => expc4[6]~reg0.ACLR
reset => expc4[7]~reg0.ACLR
reset => expc4[8]~reg0.ACLR
reset => expc4[9]~reg0.ACLR
reset => expc4[10]~reg0.ACLR
reset => expc4[11]~reg0.ACLR
reset => expc4[12]~reg0.ACLR
reset => expc4[13]~reg0.ACLR
reset => expc4[14]~reg0.ACLR
reset => expc4[15]~reg0.ACLR
reset => expc4[16]~reg0.ACLR
reset => expc4[17]~reg0.ACLR
reset => expc4[18]~reg0.ACLR
reset => expc4[19]~reg0.ACLR
reset => expc4[20]~reg0.ACLR
reset => expc4[21]~reg0.ACLR
reset => expc4[22]~reg0.ACLR
reset => expc4[23]~reg0.ACLR
reset => expc4[24]~reg0.ACLR
reset => expc4[25]~reg0.ACLR
reset => expc4[26]~reg0.ACLR
reset => expc4[27]~reg0.ACLR
reset => expc4[28]~reg0.ACLR
reset => expc4[29]~reg0.ACLR
reset => expc4[30]~reg0.ACLR
reset => expc4[31]~reg0.ACLR
reset => exAluC[0]~reg0.ACLR
reset => exAluC[1]~reg0.ACLR
reset => exAluC[2]~reg0.ACLR
reset => exAluC[3]~reg0.ACLR
reset => exShift~reg0.ACLR
reset => exAluImm~reg0.ACLR
reset => exJal~reg0.ACLR
reset => exWriteMem~reg0.ACLR
reset => exMem2Reg~reg0.ACLR
reset => exWriteReg~reg0.ACLR
dWriteReg => exWriteReg~reg0.DATAIN
dMem2Reg => exMem2Reg~reg0.DATAIN
dWriteMem => exWriteMem~reg0.DATAIN
dJal => exJal~reg0.DATAIN
dAluC[0] => exAluC[0]~reg0.DATAIN
dAluC[1] => exAluC[1]~reg0.DATAIN
dAluC[2] => exAluC[2]~reg0.DATAIN
dAluC[3] => exAluC[3]~reg0.DATAIN
dAluImm => exAluImm~reg0.DATAIN
dShift => exShift~reg0.DATAIN
dpc4[0] => expc4[0]~reg0.DATAIN
dpc4[1] => expc4[1]~reg0.DATAIN
dpc4[2] => expc4[2]~reg0.DATAIN
dpc4[3] => expc4[3]~reg0.DATAIN
dpc4[4] => expc4[4]~reg0.DATAIN
dpc4[5] => expc4[5]~reg0.DATAIN
dpc4[6] => expc4[6]~reg0.DATAIN
dpc4[7] => expc4[7]~reg0.DATAIN
dpc4[8] => expc4[8]~reg0.DATAIN
dpc4[9] => expc4[9]~reg0.DATAIN
dpc4[10] => expc4[10]~reg0.DATAIN
dpc4[11] => expc4[11]~reg0.DATAIN
dpc4[12] => expc4[12]~reg0.DATAIN
dpc4[13] => expc4[13]~reg0.DATAIN
dpc4[14] => expc4[14]~reg0.DATAIN
dpc4[15] => expc4[15]~reg0.DATAIN
dpc4[16] => expc4[16]~reg0.DATAIN
dpc4[17] => expc4[17]~reg0.DATAIN
dpc4[18] => expc4[18]~reg0.DATAIN
dpc4[19] => expc4[19]~reg0.DATAIN
dpc4[20] => expc4[20]~reg0.DATAIN
dpc4[21] => expc4[21]~reg0.DATAIN
dpc4[22] => expc4[22]~reg0.DATAIN
dpc4[23] => expc4[23]~reg0.DATAIN
dpc4[24] => expc4[24]~reg0.DATAIN
dpc4[25] => expc4[25]~reg0.DATAIN
dpc4[26] => expc4[26]~reg0.DATAIN
dpc4[27] => expc4[27]~reg0.DATAIN
dpc4[28] => expc4[28]~reg0.DATAIN
dpc4[29] => expc4[29]~reg0.DATAIN
dpc4[30] => expc4[30]~reg0.DATAIN
dpc4[31] => expc4[31]~reg0.DATAIN
dDataA[0] => exDataA[0]~reg0.DATAIN
dDataA[1] => exDataA[1]~reg0.DATAIN
dDataA[2] => exDataA[2]~reg0.DATAIN
dDataA[3] => exDataA[3]~reg0.DATAIN
dDataA[4] => exDataA[4]~reg0.DATAIN
dDataA[5] => exDataA[5]~reg0.DATAIN
dDataA[6] => exDataA[6]~reg0.DATAIN
dDataA[7] => exDataA[7]~reg0.DATAIN
dDataA[8] => exDataA[8]~reg0.DATAIN
dDataA[9] => exDataA[9]~reg0.DATAIN
dDataA[10] => exDataA[10]~reg0.DATAIN
dDataA[11] => exDataA[11]~reg0.DATAIN
dDataA[12] => exDataA[12]~reg0.DATAIN
dDataA[13] => exDataA[13]~reg0.DATAIN
dDataA[14] => exDataA[14]~reg0.DATAIN
dDataA[15] => exDataA[15]~reg0.DATAIN
dDataA[16] => exDataA[16]~reg0.DATAIN
dDataA[17] => exDataA[17]~reg0.DATAIN
dDataA[18] => exDataA[18]~reg0.DATAIN
dDataA[19] => exDataA[19]~reg0.DATAIN
dDataA[20] => exDataA[20]~reg0.DATAIN
dDataA[21] => exDataA[21]~reg0.DATAIN
dDataA[22] => exDataA[22]~reg0.DATAIN
dDataA[23] => exDataA[23]~reg0.DATAIN
dDataA[24] => exDataA[24]~reg0.DATAIN
dDataA[25] => exDataA[25]~reg0.DATAIN
dDataA[26] => exDataA[26]~reg0.DATAIN
dDataA[27] => exDataA[27]~reg0.DATAIN
dDataA[28] => exDataA[28]~reg0.DATAIN
dDataA[29] => exDataA[29]~reg0.DATAIN
dDataA[30] => exDataA[30]~reg0.DATAIN
dDataA[31] => exDataA[31]~reg0.DATAIN
dDataB[0] => exDataB[0]~reg0.DATAIN
dDataB[1] => exDataB[1]~reg0.DATAIN
dDataB[2] => exDataB[2]~reg0.DATAIN
dDataB[3] => exDataB[3]~reg0.DATAIN
dDataB[4] => exDataB[4]~reg0.DATAIN
dDataB[5] => exDataB[5]~reg0.DATAIN
dDataB[6] => exDataB[6]~reg0.DATAIN
dDataB[7] => exDataB[7]~reg0.DATAIN
dDataB[8] => exDataB[8]~reg0.DATAIN
dDataB[9] => exDataB[9]~reg0.DATAIN
dDataB[10] => exDataB[10]~reg0.DATAIN
dDataB[11] => exDataB[11]~reg0.DATAIN
dDataB[12] => exDataB[12]~reg0.DATAIN
dDataB[13] => exDataB[13]~reg0.DATAIN
dDataB[14] => exDataB[14]~reg0.DATAIN
dDataB[15] => exDataB[15]~reg0.DATAIN
dDataB[16] => exDataB[16]~reg0.DATAIN
dDataB[17] => exDataB[17]~reg0.DATAIN
dDataB[18] => exDataB[18]~reg0.DATAIN
dDataB[19] => exDataB[19]~reg0.DATAIN
dDataB[20] => exDataB[20]~reg0.DATAIN
dDataB[21] => exDataB[21]~reg0.DATAIN
dDataB[22] => exDataB[22]~reg0.DATAIN
dDataB[23] => exDataB[23]~reg0.DATAIN
dDataB[24] => exDataB[24]~reg0.DATAIN
dDataB[25] => exDataB[25]~reg0.DATAIN
dDataB[26] => exDataB[26]~reg0.DATAIN
dDataB[27] => exDataB[27]~reg0.DATAIN
dDataB[28] => exDataB[28]~reg0.DATAIN
dDataB[29] => exDataB[29]~reg0.DATAIN
dDataB[30] => exDataB[30]~reg0.DATAIN
dDataB[31] => exDataB[31]~reg0.DATAIN
dDataImm[0] => exDataImm[0]~reg0.DATAIN
dDataImm[1] => exDataImm[1]~reg0.DATAIN
dDataImm[2] => exDataImm[2]~reg0.DATAIN
dDataImm[3] => exDataImm[3]~reg0.DATAIN
dDataImm[4] => exDataImm[4]~reg0.DATAIN
dDataImm[5] => exDataImm[5]~reg0.DATAIN
dDataImm[6] => exDataImm[6]~reg0.DATAIN
dDataImm[7] => exDataImm[7]~reg0.DATAIN
dDataImm[8] => exDataImm[8]~reg0.DATAIN
dDataImm[9] => exDataImm[9]~reg0.DATAIN
dDataImm[10] => exDataImm[10]~reg0.DATAIN
dDataImm[11] => exDataImm[11]~reg0.DATAIN
dDataImm[12] => exDataImm[12]~reg0.DATAIN
dDataImm[13] => exDataImm[13]~reg0.DATAIN
dDataImm[14] => exDataImm[14]~reg0.DATAIN
dDataImm[15] => exDataImm[15]~reg0.DATAIN
dDataImm[16] => exDataImm[16]~reg0.DATAIN
dDataImm[17] => exDataImm[17]~reg0.DATAIN
dDataImm[18] => exDataImm[18]~reg0.DATAIN
dDataImm[19] => exDataImm[19]~reg0.DATAIN
dDataImm[20] => exDataImm[20]~reg0.DATAIN
dDataImm[21] => exDataImm[21]~reg0.DATAIN
dDataImm[22] => exDataImm[22]~reg0.DATAIN
dDataImm[23] => exDataImm[23]~reg0.DATAIN
dDataImm[24] => exDataImm[24]~reg0.DATAIN
dDataImm[25] => exDataImm[25]~reg0.DATAIN
dDataImm[26] => exDataImm[26]~reg0.DATAIN
dDataImm[27] => exDataImm[27]~reg0.DATAIN
dDataImm[28] => exDataImm[28]~reg0.DATAIN
dDataImm[29] => exDataImm[29]~reg0.DATAIN
dDataImm[30] => exDataImm[30]~reg0.DATAIN
dDataImm[31] => exDataImm[31]~reg0.DATAIN
dReg[0] => exReg0[0]~reg0.DATAIN
dReg[1] => exReg0[1]~reg0.DATAIN
dReg[2] => exReg0[2]~reg0.DATAIN
dReg[3] => exReg0[3]~reg0.DATAIN
dReg[4] => exReg0[4]~reg0.DATAIN
exWriteReg <= exWriteReg~reg0.DB_MAX_OUTPUT_PORT_TYPE
exMem2Reg <= exMem2Reg~reg0.DB_MAX_OUTPUT_PORT_TYPE
exWriteMem <= exWriteMem~reg0.DB_MAX_OUTPUT_PORT_TYPE
exJal <= exJal~reg0.DB_MAX_OUTPUT_PORT_TYPE
exAluC[0] <= exAluC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exAluC[1] <= exAluC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exAluC[2] <= exAluC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exAluC[3] <= exAluC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exAluImm <= exAluImm~reg0.DB_MAX_OUTPUT_PORT_TYPE
exShift <= exShift~reg0.DB_MAX_OUTPUT_PORT_TYPE
expc4[0] <= expc4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
expc4[1] <= expc4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
expc4[2] <= expc4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
expc4[3] <= expc4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
expc4[4] <= expc4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
expc4[5] <= expc4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
expc4[6] <= expc4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
expc4[7] <= expc4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
expc4[8] <= expc4[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
expc4[9] <= expc4[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
expc4[10] <= expc4[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
expc4[11] <= expc4[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
expc4[12] <= expc4[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
expc4[13] <= expc4[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
expc4[14] <= expc4[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
expc4[15] <= expc4[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
expc4[16] <= expc4[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
expc4[17] <= expc4[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
expc4[18] <= expc4[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
expc4[19] <= expc4[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
expc4[20] <= expc4[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
expc4[21] <= expc4[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
expc4[22] <= expc4[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
expc4[23] <= expc4[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
expc4[24] <= expc4[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
expc4[25] <= expc4[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
expc4[26] <= expc4[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
expc4[27] <= expc4[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
expc4[28] <= expc4[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
expc4[29] <= expc4[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
expc4[30] <= expc4[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
expc4[31] <= expc4[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataA[0] <= exDataA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataA[1] <= exDataA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataA[2] <= exDataA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataA[3] <= exDataA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataA[4] <= exDataA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataA[5] <= exDataA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataA[6] <= exDataA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataA[7] <= exDataA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataA[8] <= exDataA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataA[9] <= exDataA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataA[10] <= exDataA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataA[11] <= exDataA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataA[12] <= exDataA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataA[13] <= exDataA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataA[14] <= exDataA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataA[15] <= exDataA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataA[16] <= exDataA[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataA[17] <= exDataA[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataA[18] <= exDataA[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataA[19] <= exDataA[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataA[20] <= exDataA[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataA[21] <= exDataA[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataA[22] <= exDataA[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataA[23] <= exDataA[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataA[24] <= exDataA[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataA[25] <= exDataA[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataA[26] <= exDataA[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataA[27] <= exDataA[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataA[28] <= exDataA[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataA[29] <= exDataA[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataA[30] <= exDataA[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataA[31] <= exDataA[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataB[0] <= exDataB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataB[1] <= exDataB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataB[2] <= exDataB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataB[3] <= exDataB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataB[4] <= exDataB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataB[5] <= exDataB[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataB[6] <= exDataB[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataB[7] <= exDataB[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataB[8] <= exDataB[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataB[9] <= exDataB[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataB[10] <= exDataB[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataB[11] <= exDataB[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataB[12] <= exDataB[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataB[13] <= exDataB[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataB[14] <= exDataB[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataB[15] <= exDataB[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataB[16] <= exDataB[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataB[17] <= exDataB[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataB[18] <= exDataB[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataB[19] <= exDataB[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataB[20] <= exDataB[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataB[21] <= exDataB[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataB[22] <= exDataB[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataB[23] <= exDataB[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataB[24] <= exDataB[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataB[25] <= exDataB[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataB[26] <= exDataB[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataB[27] <= exDataB[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataB[28] <= exDataB[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataB[29] <= exDataB[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataB[30] <= exDataB[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataB[31] <= exDataB[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataImm[0] <= exDataImm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataImm[1] <= exDataImm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataImm[2] <= exDataImm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataImm[3] <= exDataImm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataImm[4] <= exDataImm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataImm[5] <= exDataImm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataImm[6] <= exDataImm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataImm[7] <= exDataImm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataImm[8] <= exDataImm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataImm[9] <= exDataImm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataImm[10] <= exDataImm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataImm[11] <= exDataImm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataImm[12] <= exDataImm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataImm[13] <= exDataImm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataImm[14] <= exDataImm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataImm[15] <= exDataImm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataImm[16] <= exDataImm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataImm[17] <= exDataImm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataImm[18] <= exDataImm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataImm[19] <= exDataImm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataImm[20] <= exDataImm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataImm[21] <= exDataImm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataImm[22] <= exDataImm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataImm[23] <= exDataImm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataImm[24] <= exDataImm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataImm[25] <= exDataImm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataImm[26] <= exDataImm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataImm[27] <= exDataImm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataImm[28] <= exDataImm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataImm[29] <= exDataImm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataImm[30] <= exDataImm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exDataImm[31] <= exDataImm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exReg0[0] <= exReg0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exReg0[1] <= exReg0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exReg0[2] <= exReg0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exReg0[3] <= exReg0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exReg0[4] <= exReg0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ppl_cpu|ppl_execute:iExecute
exJal => exJal.IN1
exAluC[0] => exAluC[0].IN1
exAluC[1] => exAluC[1].IN1
exAluC[2] => exAluC[2].IN1
exAluC[3] => exAluC[3].IN1
exAluImm => exAluImm.IN1
exShift => exShift.IN1
expc4[0] => expc[0].IN1
expc4[1] => expc[1].IN1
expc4[2] => Add0.IN60
expc4[3] => Add0.IN59
expc4[4] => Add0.IN58
expc4[5] => Add0.IN57
expc4[6] => Add0.IN56
expc4[7] => Add0.IN55
expc4[8] => Add0.IN54
expc4[9] => Add0.IN53
expc4[10] => Add0.IN52
expc4[11] => Add0.IN51
expc4[12] => Add0.IN50
expc4[13] => Add0.IN49
expc4[14] => Add0.IN48
expc4[15] => Add0.IN47
expc4[16] => Add0.IN46
expc4[17] => Add0.IN45
expc4[18] => Add0.IN44
expc4[19] => Add0.IN43
expc4[20] => Add0.IN42
expc4[21] => Add0.IN41
expc4[22] => Add0.IN40
expc4[23] => Add0.IN39
expc4[24] => Add0.IN38
expc4[25] => Add0.IN37
expc4[26] => Add0.IN36
expc4[27] => Add0.IN35
expc4[28] => Add0.IN34
expc4[29] => Add0.IN33
expc4[30] => Add0.IN32
expc4[31] => Add0.IN31
exDataA[0] => exDataA[0].IN1
exDataA[1] => exDataA[1].IN1
exDataA[2] => exDataA[2].IN1
exDataA[3] => exDataA[3].IN1
exDataA[4] => exDataA[4].IN1
exDataA[5] => exDataA[5].IN1
exDataA[6] => exDataA[6].IN1
exDataA[7] => exDataA[7].IN1
exDataA[8] => exDataA[8].IN1
exDataA[9] => exDataA[9].IN1
exDataA[10] => exDataA[10].IN1
exDataA[11] => exDataA[11].IN1
exDataA[12] => exDataA[12].IN1
exDataA[13] => exDataA[13].IN1
exDataA[14] => exDataA[14].IN1
exDataA[15] => exDataA[15].IN1
exDataA[16] => exDataA[16].IN1
exDataA[17] => exDataA[17].IN1
exDataA[18] => exDataA[18].IN1
exDataA[19] => exDataA[19].IN1
exDataA[20] => exDataA[20].IN1
exDataA[21] => exDataA[21].IN1
exDataA[22] => exDataA[22].IN1
exDataA[23] => exDataA[23].IN1
exDataA[24] => exDataA[24].IN1
exDataA[25] => exDataA[25].IN1
exDataA[26] => exDataA[26].IN1
exDataA[27] => exDataA[27].IN1
exDataA[28] => exDataA[28].IN1
exDataA[29] => exDataA[29].IN1
exDataA[30] => exDataA[30].IN1
exDataA[31] => exDataA[31].IN1
exDataB[0] => exDataB[0].IN1
exDataB[1] => exDataB[1].IN1
exDataB[2] => exDataB[2].IN1
exDataB[3] => exDataB[3].IN1
exDataB[4] => exDataB[4].IN1
exDataB[5] => exDataB[5].IN1
exDataB[6] => exDataB[6].IN1
exDataB[7] => exDataB[7].IN1
exDataB[8] => exDataB[8].IN1
exDataB[9] => exDataB[9].IN1
exDataB[10] => exDataB[10].IN1
exDataB[11] => exDataB[11].IN1
exDataB[12] => exDataB[12].IN1
exDataB[13] => exDataB[13].IN1
exDataB[14] => exDataB[14].IN1
exDataB[15] => exDataB[15].IN1
exDataB[16] => exDataB[16].IN1
exDataB[17] => exDataB[17].IN1
exDataB[18] => exDataB[18].IN1
exDataB[19] => exDataB[19].IN1
exDataB[20] => exDataB[20].IN1
exDataB[21] => exDataB[21].IN1
exDataB[22] => exDataB[22].IN1
exDataB[23] => exDataB[23].IN1
exDataB[24] => exDataB[24].IN1
exDataB[25] => exDataB[25].IN1
exDataB[26] => exDataB[26].IN1
exDataB[27] => exDataB[27].IN1
exDataB[28] => exDataB[28].IN1
exDataB[29] => exDataB[29].IN1
exDataB[30] => exDataB[30].IN1
exDataB[31] => exDataB[31].IN1
exDataImm[0] => exDataImm[0].IN2
exDataImm[1] => exDataImm[1].IN2
exDataImm[2] => exDataImm[2].IN2
exDataImm[3] => exDataImm[3].IN2
exDataImm[4] => exDataImm[4].IN2
exDataImm[5] => exDataImm[5].IN2
exDataImm[6] => exDataImm[6].IN2
exDataImm[7] => exDataImm[7].IN2
exDataImm[8] => exDataImm[8].IN2
exDataImm[9] => exDataImm[9].IN2
exDataImm[10] => exDataImm[10].IN2
exDataImm[11] => exDataImm[11].IN2
exDataImm[12] => exDataImm[12].IN2
exDataImm[13] => exDataImm[13].IN2
exDataImm[14] => exDataImm[14].IN2
exDataImm[15] => exDataImm[15].IN2
exDataImm[16] => exDataImm[16].IN2
exDataImm[17] => exDataImm[17].IN2
exDataImm[18] => exDataImm[18].IN2
exDataImm[19] => exDataImm[19].IN2
exDataImm[20] => exDataImm[20].IN2
exDataImm[21] => exDataImm[21].IN2
exDataImm[22] => exDataImm[22].IN2
exDataImm[23] => exDataImm[23].IN2
exDataImm[24] => exDataImm[24].IN2
exDataImm[25] => exDataImm[25].IN2
exDataImm[26] => exDataImm[26].IN2
exDataImm[27] => exDataImm[27].IN2
exDataImm[28] => exDataImm[28].IN2
exDataImm[29] => exDataImm[29].IN2
exDataImm[30] => exDataImm[30].IN2
exDataImm[31] => exDataImm[31].IN2
exReg0[0] => exReg.DATAA
exReg0[1] => exReg.DATAA
exReg0[2] => exReg.DATAA
exReg0[3] => exReg.DATAA
exReg0[4] => exReg.DATAA
exAlu[0] <= mux2x32:jumpAndLink.port3
exAlu[1] <= mux2x32:jumpAndLink.port3
exAlu[2] <= mux2x32:jumpAndLink.port3
exAlu[3] <= mux2x32:jumpAndLink.port3
exAlu[4] <= mux2x32:jumpAndLink.port3
exAlu[5] <= mux2x32:jumpAndLink.port3
exAlu[6] <= mux2x32:jumpAndLink.port3
exAlu[7] <= mux2x32:jumpAndLink.port3
exAlu[8] <= mux2x32:jumpAndLink.port3
exAlu[9] <= mux2x32:jumpAndLink.port3
exAlu[10] <= mux2x32:jumpAndLink.port3
exAlu[11] <= mux2x32:jumpAndLink.port3
exAlu[12] <= mux2x32:jumpAndLink.port3
exAlu[13] <= mux2x32:jumpAndLink.port3
exAlu[14] <= mux2x32:jumpAndLink.port3
exAlu[15] <= mux2x32:jumpAndLink.port3
exAlu[16] <= mux2x32:jumpAndLink.port3
exAlu[17] <= mux2x32:jumpAndLink.port3
exAlu[18] <= mux2x32:jumpAndLink.port3
exAlu[19] <= mux2x32:jumpAndLink.port3
exAlu[20] <= mux2x32:jumpAndLink.port3
exAlu[21] <= mux2x32:jumpAndLink.port3
exAlu[22] <= mux2x32:jumpAndLink.port3
exAlu[23] <= mux2x32:jumpAndLink.port3
exAlu[24] <= mux2x32:jumpAndLink.port3
exAlu[25] <= mux2x32:jumpAndLink.port3
exAlu[26] <= mux2x32:jumpAndLink.port3
exAlu[27] <= mux2x32:jumpAndLink.port3
exAlu[28] <= mux2x32:jumpAndLink.port3
exAlu[29] <= mux2x32:jumpAndLink.port3
exAlu[30] <= mux2x32:jumpAndLink.port3
exAlu[31] <= mux2x32:jumpAndLink.port3
exReg[0] <= exReg.DB_MAX_OUTPUT_PORT_TYPE
exReg[1] <= exReg.DB_MAX_OUTPUT_PORT_TYPE
exReg[2] <= exReg.DB_MAX_OUTPUT_PORT_TYPE
exReg[3] <= exReg.DB_MAX_OUTPUT_PORT_TYPE
exReg[4] <= exReg.DB_MAX_OUTPUT_PORT_TYPE


|ppl_cpu|ppl_execute:iExecute|mux2x32:eAluA
in0[0] => out.DATAA
in0[1] => out.DATAA
in0[2] => out.DATAA
in0[3] => out.DATAA
in0[4] => out.DATAA
in0[5] => out.DATAA
in0[6] => out.DATAA
in0[7] => out.DATAA
in0[8] => out.DATAA
in0[9] => out.DATAA
in0[10] => out.DATAA
in0[11] => out.DATAA
in0[12] => out.DATAA
in0[13] => out.DATAA
in0[14] => out.DATAA
in0[15] => out.DATAA
in0[16] => out.DATAA
in0[17] => out.DATAA
in0[18] => out.DATAA
in0[19] => out.DATAA
in0[20] => out.DATAA
in0[21] => out.DATAA
in0[22] => out.DATAA
in0[23] => out.DATAA
in0[24] => out.DATAA
in0[25] => out.DATAA
in0[26] => out.DATAA
in0[27] => out.DATAA
in0[28] => out.DATAA
in0[29] => out.DATAA
in0[30] => out.DATAA
in0[31] => out.DATAA
in1[0] => out.DATAB
in1[1] => out.DATAB
in1[2] => out.DATAB
in1[3] => out.DATAB
in1[4] => out.DATAB
in1[5] => out.DATAB
in1[6] => out.DATAB
in1[7] => out.DATAB
in1[8] => out.DATAB
in1[9] => out.DATAB
in1[10] => out.DATAB
in1[11] => out.DATAB
in1[12] => out.DATAB
in1[13] => out.DATAB
in1[14] => out.DATAB
in1[15] => out.DATAB
in1[16] => out.DATAB
in1[17] => out.DATAB
in1[18] => out.DATAB
in1[19] => out.DATAB
in1[20] => out.DATAB
in1[21] => out.DATAB
in1[22] => out.DATAB
in1[23] => out.DATAB
in1[24] => out.DATAB
in1[25] => out.DATAB
in1[26] => out.DATAB
in1[27] => out.DATAB
in1[28] => out.DATAB
in1[29] => out.DATAB
in1[30] => out.DATAB
in1[31] => out.DATAB
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|ppl_cpu|ppl_execute:iExecute|mux2x32:eAluB
in0[0] => out.DATAA
in0[1] => out.DATAA
in0[2] => out.DATAA
in0[3] => out.DATAA
in0[4] => out.DATAA
in0[5] => out.DATAA
in0[6] => out.DATAA
in0[7] => out.DATAA
in0[8] => out.DATAA
in0[9] => out.DATAA
in0[10] => out.DATAA
in0[11] => out.DATAA
in0[12] => out.DATAA
in0[13] => out.DATAA
in0[14] => out.DATAA
in0[15] => out.DATAA
in0[16] => out.DATAA
in0[17] => out.DATAA
in0[18] => out.DATAA
in0[19] => out.DATAA
in0[20] => out.DATAA
in0[21] => out.DATAA
in0[22] => out.DATAA
in0[23] => out.DATAA
in0[24] => out.DATAA
in0[25] => out.DATAA
in0[26] => out.DATAA
in0[27] => out.DATAA
in0[28] => out.DATAA
in0[29] => out.DATAA
in0[30] => out.DATAA
in0[31] => out.DATAA
in1[0] => out.DATAB
in1[1] => out.DATAB
in1[2] => out.DATAB
in1[3] => out.DATAB
in1[4] => out.DATAB
in1[5] => out.DATAB
in1[6] => out.DATAB
in1[7] => out.DATAB
in1[8] => out.DATAB
in1[9] => out.DATAB
in1[10] => out.DATAB
in1[11] => out.DATAB
in1[12] => out.DATAB
in1[13] => out.DATAB
in1[14] => out.DATAB
in1[15] => out.DATAB
in1[16] => out.DATAB
in1[17] => out.DATAB
in1[18] => out.DATAB
in1[19] => out.DATAB
in1[20] => out.DATAB
in1[21] => out.DATAB
in1[22] => out.DATAB
in1[23] => out.DATAB
in1[24] => out.DATAB
in1[25] => out.DATAB
in1[26] => out.DATAB
in1[27] => out.DATAB
in1[28] => out.DATAB
in1[29] => out.DATAB
in1[30] => out.DATAB
in1[31] => out.DATAB
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|ppl_cpu|ppl_execute:iExecute|alu:eAluC
alua[0] => Add0.IN32
alua[0] => Add1.IN64
alua[0] => result.IN0
alua[0] => result.IN0
alua[0] => result.IN0
alua[0] => ShiftLeft0.IN32
alua[0] => ShiftRight0.IN32
alua[0] => ShiftRight1.IN31
alua[1] => Add0.IN31
alua[1] => Add1.IN63
alua[1] => result.IN0
alua[1] => result.IN0
alua[1] => result.IN0
alua[1] => ShiftLeft0.IN31
alua[1] => ShiftRight0.IN31
alua[1] => ShiftRight1.IN30
alua[2] => Add0.IN30
alua[2] => Add1.IN62
alua[2] => result.IN0
alua[2] => result.IN0
alua[2] => result.IN0
alua[2] => ShiftLeft0.IN30
alua[2] => ShiftRight0.IN30
alua[2] => ShiftRight1.IN29
alua[3] => Add0.IN29
alua[3] => Add1.IN61
alua[3] => result.IN0
alua[3] => result.IN0
alua[3] => result.IN0
alua[3] => ShiftLeft0.IN29
alua[3] => ShiftRight0.IN29
alua[3] => ShiftRight1.IN28
alua[4] => Add0.IN28
alua[4] => Add1.IN60
alua[4] => result.IN0
alua[4] => result.IN0
alua[4] => result.IN0
alua[4] => ShiftLeft0.IN28
alua[4] => ShiftRight0.IN28
alua[4] => ShiftRight1.IN27
alua[5] => Add0.IN27
alua[5] => Add1.IN59
alua[5] => result.IN0
alua[5] => result.IN0
alua[5] => result.IN0
alua[5] => ShiftLeft0.IN27
alua[5] => ShiftRight0.IN27
alua[5] => ShiftRight1.IN26
alua[6] => Add0.IN26
alua[6] => Add1.IN58
alua[6] => result.IN0
alua[6] => result.IN0
alua[6] => result.IN0
alua[6] => ShiftLeft0.IN26
alua[6] => ShiftRight0.IN26
alua[6] => ShiftRight1.IN25
alua[7] => Add0.IN25
alua[7] => Add1.IN57
alua[7] => result.IN0
alua[7] => result.IN0
alua[7] => result.IN0
alua[7] => ShiftLeft0.IN25
alua[7] => ShiftRight0.IN25
alua[7] => ShiftRight1.IN24
alua[8] => Add0.IN24
alua[8] => Add1.IN56
alua[8] => result.IN0
alua[8] => result.IN0
alua[8] => result.IN0
alua[8] => ShiftLeft0.IN24
alua[8] => ShiftRight0.IN24
alua[8] => ShiftRight1.IN23
alua[9] => Add0.IN23
alua[9] => Add1.IN55
alua[9] => result.IN0
alua[9] => result.IN0
alua[9] => result.IN0
alua[9] => ShiftLeft0.IN23
alua[9] => ShiftRight0.IN23
alua[9] => ShiftRight1.IN22
alua[10] => Add0.IN22
alua[10] => Add1.IN54
alua[10] => result.IN0
alua[10] => result.IN0
alua[10] => result.IN0
alua[10] => ShiftLeft0.IN22
alua[10] => ShiftRight0.IN22
alua[10] => ShiftRight1.IN21
alua[11] => Add0.IN21
alua[11] => Add1.IN53
alua[11] => result.IN0
alua[11] => result.IN0
alua[11] => result.IN0
alua[11] => ShiftLeft0.IN21
alua[11] => ShiftRight0.IN21
alua[11] => ShiftRight1.IN20
alua[12] => Add0.IN20
alua[12] => Add1.IN52
alua[12] => result.IN0
alua[12] => result.IN0
alua[12] => result.IN0
alua[12] => ShiftLeft0.IN20
alua[12] => ShiftRight0.IN20
alua[12] => ShiftRight1.IN19
alua[13] => Add0.IN19
alua[13] => Add1.IN51
alua[13] => result.IN0
alua[13] => result.IN0
alua[13] => result.IN0
alua[13] => ShiftLeft0.IN19
alua[13] => ShiftRight0.IN19
alua[13] => ShiftRight1.IN18
alua[14] => Add0.IN18
alua[14] => Add1.IN50
alua[14] => result.IN0
alua[14] => result.IN0
alua[14] => result.IN0
alua[14] => ShiftLeft0.IN18
alua[14] => ShiftRight0.IN18
alua[14] => ShiftRight1.IN17
alua[15] => Add0.IN17
alua[15] => Add1.IN49
alua[15] => result.IN0
alua[15] => result.IN0
alua[15] => result.IN0
alua[15] => ShiftLeft0.IN17
alua[15] => ShiftRight0.IN17
alua[15] => ShiftRight1.IN16
alua[16] => Add0.IN16
alua[16] => Add1.IN48
alua[16] => result.IN0
alua[16] => result.IN0
alua[16] => result.IN0
alua[16] => ShiftLeft0.IN16
alua[16] => ShiftRight0.IN16
alua[16] => ShiftRight1.IN15
alua[17] => Add0.IN15
alua[17] => Add1.IN47
alua[17] => result.IN0
alua[17] => result.IN0
alua[17] => result.IN0
alua[17] => ShiftLeft0.IN15
alua[17] => ShiftRight0.IN15
alua[17] => ShiftRight1.IN14
alua[18] => Add0.IN14
alua[18] => Add1.IN46
alua[18] => result.IN0
alua[18] => result.IN0
alua[18] => result.IN0
alua[18] => ShiftLeft0.IN14
alua[18] => ShiftRight0.IN14
alua[18] => ShiftRight1.IN13
alua[19] => Add0.IN13
alua[19] => Add1.IN45
alua[19] => result.IN0
alua[19] => result.IN0
alua[19] => result.IN0
alua[19] => ShiftLeft0.IN13
alua[19] => ShiftRight0.IN13
alua[19] => ShiftRight1.IN12
alua[20] => Add0.IN12
alua[20] => Add1.IN44
alua[20] => result.IN0
alua[20] => result.IN0
alua[20] => result.IN0
alua[20] => ShiftLeft0.IN12
alua[20] => ShiftRight0.IN12
alua[20] => ShiftRight1.IN11
alua[21] => Add0.IN11
alua[21] => Add1.IN43
alua[21] => result.IN0
alua[21] => result.IN0
alua[21] => result.IN0
alua[21] => ShiftLeft0.IN11
alua[21] => ShiftRight0.IN11
alua[21] => ShiftRight1.IN10
alua[22] => Add0.IN10
alua[22] => Add1.IN42
alua[22] => result.IN0
alua[22] => result.IN0
alua[22] => result.IN0
alua[22] => ShiftLeft0.IN10
alua[22] => ShiftRight0.IN10
alua[22] => ShiftRight1.IN9
alua[23] => Add0.IN9
alua[23] => Add1.IN41
alua[23] => result.IN0
alua[23] => result.IN0
alua[23] => result.IN0
alua[23] => ShiftLeft0.IN9
alua[23] => ShiftRight0.IN9
alua[23] => ShiftRight1.IN8
alua[24] => Add0.IN8
alua[24] => Add1.IN40
alua[24] => result.IN0
alua[24] => result.IN0
alua[24] => result.IN0
alua[24] => ShiftLeft0.IN8
alua[24] => ShiftRight0.IN8
alua[24] => ShiftRight1.IN7
alua[25] => Add0.IN7
alua[25] => Add1.IN39
alua[25] => result.IN0
alua[25] => result.IN0
alua[25] => result.IN0
alua[25] => ShiftLeft0.IN7
alua[25] => ShiftRight0.IN7
alua[25] => ShiftRight1.IN6
alua[26] => Add0.IN6
alua[26] => Add1.IN38
alua[26] => result.IN0
alua[26] => result.IN0
alua[26] => result.IN0
alua[26] => ShiftLeft0.IN6
alua[26] => ShiftRight0.IN6
alua[26] => ShiftRight1.IN5
alua[27] => Add0.IN5
alua[27] => Add1.IN37
alua[27] => result.IN0
alua[27] => result.IN0
alua[27] => result.IN0
alua[27] => ShiftLeft0.IN5
alua[27] => ShiftRight0.IN5
alua[27] => ShiftRight1.IN4
alua[28] => Add0.IN4
alua[28] => Add1.IN36
alua[28] => result.IN0
alua[28] => result.IN0
alua[28] => result.IN0
alua[28] => ShiftLeft0.IN4
alua[28] => ShiftRight0.IN4
alua[28] => ShiftRight1.IN3
alua[29] => Add0.IN3
alua[29] => Add1.IN35
alua[29] => result.IN0
alua[29] => result.IN0
alua[29] => result.IN0
alua[29] => ShiftLeft0.IN3
alua[29] => ShiftRight0.IN3
alua[29] => ShiftRight1.IN2
alua[30] => Add0.IN2
alua[30] => Add1.IN34
alua[30] => result.IN0
alua[30] => result.IN0
alua[30] => result.IN0
alua[30] => ShiftLeft0.IN2
alua[30] => ShiftRight0.IN2
alua[30] => ShiftRight1.IN1
alua[31] => Add0.IN1
alua[31] => Add1.IN33
alua[31] => result.IN0
alua[31] => result.IN0
alua[31] => result.IN0
alua[31] => ShiftLeft0.IN1
alua[31] => ShiftRight0.IN1
alua[31] => ShiftRight1.IN0
alub[0] => Add0.IN64
alub[0] => result.IN1
alub[0] => result.IN1
alub[0] => result.IN1
alub[0] => ShiftLeft0.IN64
alub[0] => ShiftRight0.IN64
alub[0] => ShiftRight1.IN64
alub[0] => Mux15.IN14
alub[0] => Mux15.IN15
alub[0] => Add1.IN32
alub[1] => Add0.IN63
alub[1] => result.IN1
alub[1] => result.IN1
alub[1] => result.IN1
alub[1] => ShiftLeft0.IN63
alub[1] => ShiftRight0.IN63
alub[1] => ShiftRight1.IN63
alub[1] => Mux14.IN14
alub[1] => Mux14.IN15
alub[1] => Add1.IN31
alub[2] => Add0.IN62
alub[2] => result.IN1
alub[2] => result.IN1
alub[2] => result.IN1
alub[2] => ShiftLeft0.IN62
alub[2] => ShiftRight0.IN62
alub[2] => ShiftRight1.IN62
alub[2] => Mux13.IN14
alub[2] => Mux13.IN15
alub[2] => Add1.IN30
alub[3] => Add0.IN61
alub[3] => result.IN1
alub[3] => result.IN1
alub[3] => result.IN1
alub[3] => ShiftLeft0.IN61
alub[3] => ShiftRight0.IN61
alub[3] => ShiftRight1.IN61
alub[3] => Mux12.IN14
alub[3] => Mux12.IN15
alub[3] => Add1.IN29
alub[4] => Add0.IN60
alub[4] => result.IN1
alub[4] => result.IN1
alub[4] => result.IN1
alub[4] => ShiftLeft0.IN60
alub[4] => ShiftRight0.IN60
alub[4] => ShiftRight1.IN60
alub[4] => Mux11.IN14
alub[4] => Mux11.IN15
alub[4] => Add1.IN28
alub[5] => Add0.IN59
alub[5] => result.IN1
alub[5] => result.IN1
alub[5] => result.IN1
alub[5] => ShiftLeft0.IN59
alub[5] => ShiftRight0.IN59
alub[5] => ShiftRight1.IN59
alub[5] => Mux10.IN14
alub[5] => Mux10.IN15
alub[5] => Add1.IN27
alub[6] => Add0.IN58
alub[6] => result.IN1
alub[6] => result.IN1
alub[6] => result.IN1
alub[6] => ShiftLeft0.IN58
alub[6] => ShiftRight0.IN58
alub[6] => ShiftRight1.IN58
alub[6] => Mux9.IN14
alub[6] => Mux9.IN15
alub[6] => Add1.IN26
alub[7] => Add0.IN57
alub[7] => result.IN1
alub[7] => result.IN1
alub[7] => result.IN1
alub[7] => ShiftLeft0.IN57
alub[7] => ShiftRight0.IN57
alub[7] => ShiftRight1.IN57
alub[7] => Mux8.IN14
alub[7] => Mux8.IN15
alub[7] => Add1.IN25
alub[8] => Add0.IN56
alub[8] => result.IN1
alub[8] => result.IN1
alub[8] => result.IN1
alub[8] => ShiftLeft0.IN56
alub[8] => ShiftRight0.IN56
alub[8] => ShiftRight1.IN56
alub[8] => Mux7.IN14
alub[8] => Mux7.IN15
alub[8] => Add1.IN24
alub[9] => Add0.IN55
alub[9] => result.IN1
alub[9] => result.IN1
alub[9] => result.IN1
alub[9] => ShiftLeft0.IN55
alub[9] => ShiftRight0.IN55
alub[9] => ShiftRight1.IN55
alub[9] => Mux6.IN14
alub[9] => Mux6.IN15
alub[9] => Add1.IN23
alub[10] => Add0.IN54
alub[10] => result.IN1
alub[10] => result.IN1
alub[10] => result.IN1
alub[10] => ShiftLeft0.IN54
alub[10] => ShiftRight0.IN54
alub[10] => ShiftRight1.IN54
alub[10] => Mux5.IN14
alub[10] => Mux5.IN15
alub[10] => Add1.IN22
alub[11] => Add0.IN53
alub[11] => result.IN1
alub[11] => result.IN1
alub[11] => result.IN1
alub[11] => ShiftLeft0.IN53
alub[11] => ShiftRight0.IN53
alub[11] => ShiftRight1.IN53
alub[11] => Mux4.IN14
alub[11] => Mux4.IN15
alub[11] => Add1.IN21
alub[12] => Add0.IN52
alub[12] => result.IN1
alub[12] => result.IN1
alub[12] => result.IN1
alub[12] => ShiftLeft0.IN52
alub[12] => ShiftRight0.IN52
alub[12] => ShiftRight1.IN52
alub[12] => Mux3.IN14
alub[12] => Mux3.IN15
alub[12] => Add1.IN20
alub[13] => Add0.IN51
alub[13] => result.IN1
alub[13] => result.IN1
alub[13] => result.IN1
alub[13] => ShiftLeft0.IN51
alub[13] => ShiftRight0.IN51
alub[13] => ShiftRight1.IN51
alub[13] => Mux2.IN14
alub[13] => Mux2.IN15
alub[13] => Add1.IN19
alub[14] => Add0.IN50
alub[14] => result.IN1
alub[14] => result.IN1
alub[14] => result.IN1
alub[14] => ShiftLeft0.IN50
alub[14] => ShiftRight0.IN50
alub[14] => ShiftRight1.IN50
alub[14] => Mux1.IN14
alub[14] => Mux1.IN15
alub[14] => Add1.IN18
alub[15] => Add0.IN49
alub[15] => result.IN1
alub[15] => result.IN1
alub[15] => result.IN1
alub[15] => ShiftLeft0.IN49
alub[15] => ShiftRight0.IN49
alub[15] => ShiftRight1.IN49
alub[15] => Mux0.IN14
alub[15] => Mux0.IN15
alub[15] => Add1.IN17
alub[16] => Add0.IN48
alub[16] => result.IN1
alub[16] => result.IN1
alub[16] => result.IN1
alub[16] => ShiftLeft0.IN48
alub[16] => ShiftRight0.IN48
alub[16] => ShiftRight1.IN48
alub[16] => Add1.IN16
alub[17] => Add0.IN47
alub[17] => result.IN1
alub[17] => result.IN1
alub[17] => result.IN1
alub[17] => ShiftLeft0.IN47
alub[17] => ShiftRight0.IN47
alub[17] => ShiftRight1.IN47
alub[17] => Add1.IN15
alub[18] => Add0.IN46
alub[18] => result.IN1
alub[18] => result.IN1
alub[18] => result.IN1
alub[18] => ShiftLeft0.IN46
alub[18] => ShiftRight0.IN46
alub[18] => ShiftRight1.IN46
alub[18] => Add1.IN14
alub[19] => Add0.IN45
alub[19] => result.IN1
alub[19] => result.IN1
alub[19] => result.IN1
alub[19] => ShiftLeft0.IN45
alub[19] => ShiftRight0.IN45
alub[19] => ShiftRight1.IN45
alub[19] => Add1.IN13
alub[20] => Add0.IN44
alub[20] => result.IN1
alub[20] => result.IN1
alub[20] => result.IN1
alub[20] => ShiftLeft0.IN44
alub[20] => ShiftRight0.IN44
alub[20] => ShiftRight1.IN44
alub[20] => Add1.IN12
alub[21] => Add0.IN43
alub[21] => result.IN1
alub[21] => result.IN1
alub[21] => result.IN1
alub[21] => ShiftLeft0.IN43
alub[21] => ShiftRight0.IN43
alub[21] => ShiftRight1.IN43
alub[21] => Add1.IN11
alub[22] => Add0.IN42
alub[22] => result.IN1
alub[22] => result.IN1
alub[22] => result.IN1
alub[22] => ShiftLeft0.IN42
alub[22] => ShiftRight0.IN42
alub[22] => ShiftRight1.IN42
alub[22] => Add1.IN10
alub[23] => Add0.IN41
alub[23] => result.IN1
alub[23] => result.IN1
alub[23] => result.IN1
alub[23] => ShiftLeft0.IN41
alub[23] => ShiftRight0.IN41
alub[23] => ShiftRight1.IN41
alub[23] => Add1.IN9
alub[24] => Add0.IN40
alub[24] => result.IN1
alub[24] => result.IN1
alub[24] => result.IN1
alub[24] => ShiftLeft0.IN40
alub[24] => ShiftRight0.IN40
alub[24] => ShiftRight1.IN40
alub[24] => Add1.IN8
alub[25] => Add0.IN39
alub[25] => result.IN1
alub[25] => result.IN1
alub[25] => result.IN1
alub[25] => ShiftLeft0.IN39
alub[25] => ShiftRight0.IN39
alub[25] => ShiftRight1.IN39
alub[25] => Add1.IN7
alub[26] => Add0.IN38
alub[26] => result.IN1
alub[26] => result.IN1
alub[26] => result.IN1
alub[26] => ShiftLeft0.IN38
alub[26] => ShiftRight0.IN38
alub[26] => ShiftRight1.IN38
alub[26] => Add1.IN6
alub[27] => Add0.IN37
alub[27] => result.IN1
alub[27] => result.IN1
alub[27] => result.IN1
alub[27] => ShiftLeft0.IN37
alub[27] => ShiftRight0.IN37
alub[27] => ShiftRight1.IN37
alub[27] => Add1.IN5
alub[28] => Add0.IN36
alub[28] => result.IN1
alub[28] => result.IN1
alub[28] => result.IN1
alub[28] => ShiftLeft0.IN36
alub[28] => ShiftRight0.IN36
alub[28] => ShiftRight1.IN36
alub[28] => Add1.IN4
alub[29] => Add0.IN35
alub[29] => result.IN1
alub[29] => result.IN1
alub[29] => result.IN1
alub[29] => ShiftLeft0.IN35
alub[29] => ShiftRight0.IN35
alub[29] => ShiftRight1.IN35
alub[29] => Add1.IN3
alub[30] => Add0.IN34
alub[30] => result.IN1
alub[30] => result.IN1
alub[30] => result.IN1
alub[30] => ShiftLeft0.IN34
alub[30] => ShiftRight0.IN34
alub[30] => ShiftRight1.IN34
alub[30] => Add1.IN2
alub[31] => Add0.IN33
alub[31] => result.IN1
alub[31] => result.IN1
alub[31] => result.IN1
alub[31] => ShiftLeft0.IN33
alub[31] => ShiftRight0.IN33
alub[31] => ShiftRight1.IN32
alub[31] => ShiftRight1.IN33
alub[31] => Add1.IN1
aluc[0] => Mux0.IN19
aluc[0] => Mux1.IN19
aluc[0] => Mux2.IN19
aluc[0] => Mux3.IN19
aluc[0] => Mux4.IN19
aluc[0] => Mux5.IN19
aluc[0] => Mux6.IN19
aluc[0] => Mux7.IN19
aluc[0] => Mux8.IN19
aluc[0] => Mux9.IN19
aluc[0] => Mux10.IN19
aluc[0] => Mux11.IN19
aluc[0] => Mux12.IN19
aluc[0] => Mux13.IN19
aluc[0] => Mux14.IN19
aluc[0] => Mux15.IN19
aluc[0] => Mux16.IN19
aluc[0] => Mux17.IN19
aluc[0] => Mux18.IN19
aluc[0] => Mux19.IN19
aluc[0] => Mux20.IN19
aluc[0] => Mux21.IN19
aluc[0] => Mux22.IN19
aluc[0] => Mux23.IN19
aluc[0] => Mux24.IN19
aluc[0] => Mux25.IN19
aluc[0] => Mux26.IN19
aluc[0] => Mux27.IN19
aluc[0] => Mux28.IN19
aluc[0] => Mux29.IN19
aluc[0] => Mux30.IN19
aluc[0] => Mux31.IN19
aluc[1] => Mux0.IN18
aluc[1] => Mux1.IN18
aluc[1] => Mux2.IN18
aluc[1] => Mux3.IN18
aluc[1] => Mux4.IN18
aluc[1] => Mux5.IN18
aluc[1] => Mux6.IN18
aluc[1] => Mux7.IN18
aluc[1] => Mux8.IN18
aluc[1] => Mux9.IN18
aluc[1] => Mux10.IN18
aluc[1] => Mux11.IN18
aluc[1] => Mux12.IN18
aluc[1] => Mux13.IN18
aluc[1] => Mux14.IN18
aluc[1] => Mux15.IN18
aluc[1] => Mux16.IN18
aluc[1] => Mux17.IN18
aluc[1] => Mux18.IN18
aluc[1] => Mux19.IN18
aluc[1] => Mux20.IN18
aluc[1] => Mux21.IN18
aluc[1] => Mux22.IN18
aluc[1] => Mux23.IN18
aluc[1] => Mux24.IN18
aluc[1] => Mux25.IN18
aluc[1] => Mux26.IN18
aluc[1] => Mux27.IN18
aluc[1] => Mux28.IN18
aluc[1] => Mux29.IN18
aluc[1] => Mux30.IN18
aluc[1] => Mux31.IN18
aluc[2] => Mux0.IN17
aluc[2] => Mux1.IN17
aluc[2] => Mux2.IN17
aluc[2] => Mux3.IN17
aluc[2] => Mux4.IN17
aluc[2] => Mux5.IN17
aluc[2] => Mux6.IN17
aluc[2] => Mux7.IN17
aluc[2] => Mux8.IN17
aluc[2] => Mux9.IN17
aluc[2] => Mux10.IN17
aluc[2] => Mux11.IN17
aluc[2] => Mux12.IN17
aluc[2] => Mux13.IN17
aluc[2] => Mux14.IN17
aluc[2] => Mux15.IN17
aluc[2] => Mux16.IN17
aluc[2] => Mux17.IN17
aluc[2] => Mux18.IN17
aluc[2] => Mux19.IN17
aluc[2] => Mux20.IN17
aluc[2] => Mux21.IN17
aluc[2] => Mux22.IN17
aluc[2] => Mux23.IN17
aluc[2] => Mux24.IN17
aluc[2] => Mux25.IN17
aluc[2] => Mux26.IN17
aluc[2] => Mux27.IN17
aluc[2] => Mux28.IN17
aluc[2] => Mux29.IN17
aluc[2] => Mux30.IN17
aluc[2] => Mux31.IN17
aluc[3] => Mux0.IN16
aluc[3] => Mux1.IN16
aluc[3] => Mux2.IN16
aluc[3] => Mux3.IN16
aluc[3] => Mux4.IN16
aluc[3] => Mux5.IN16
aluc[3] => Mux6.IN16
aluc[3] => Mux7.IN16
aluc[3] => Mux8.IN16
aluc[3] => Mux9.IN16
aluc[3] => Mux10.IN16
aluc[3] => Mux11.IN16
aluc[3] => Mux12.IN16
aluc[3] => Mux13.IN16
aluc[3] => Mux14.IN16
aluc[3] => Mux15.IN16
aluc[3] => Mux16.IN16
aluc[3] => Mux17.IN16
aluc[3] => Mux18.IN16
aluc[3] => Mux19.IN16
aluc[3] => Mux20.IN16
aluc[3] => Mux21.IN16
aluc[3] => Mux22.IN16
aluc[3] => Mux23.IN16
aluc[3] => Mux24.IN16
aluc[3] => Mux25.IN16
aluc[3] => Mux26.IN16
aluc[3] => Mux27.IN16
aluc[3] => Mux28.IN16
aluc[3] => Mux29.IN16
aluc[3] => Mux30.IN16
aluc[3] => Mux31.IN16
result[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|ppl_cpu|ppl_execute:iExecute|mux2x32:jumpAndLink
in0[0] => out.DATAA
in0[1] => out.DATAA
in0[2] => out.DATAA
in0[3] => out.DATAA
in0[4] => out.DATAA
in0[5] => out.DATAA
in0[6] => out.DATAA
in0[7] => out.DATAA
in0[8] => out.DATAA
in0[9] => out.DATAA
in0[10] => out.DATAA
in0[11] => out.DATAA
in0[12] => out.DATAA
in0[13] => out.DATAA
in0[14] => out.DATAA
in0[15] => out.DATAA
in0[16] => out.DATAA
in0[17] => out.DATAA
in0[18] => out.DATAA
in0[19] => out.DATAA
in0[20] => out.DATAA
in0[21] => out.DATAA
in0[22] => out.DATAA
in0[23] => out.DATAA
in0[24] => out.DATAA
in0[25] => out.DATAA
in0[26] => out.DATAA
in0[27] => out.DATAA
in0[28] => out.DATAA
in0[29] => out.DATAA
in0[30] => out.DATAA
in0[31] => out.DATAA
in1[0] => out.DATAB
in1[1] => out.DATAB
in1[2] => out.DATAB
in1[3] => out.DATAB
in1[4] => out.DATAB
in1[5] => out.DATAB
in1[6] => out.DATAB
in1[7] => out.DATAB
in1[8] => out.DATAB
in1[9] => out.DATAB
in1[10] => out.DATAB
in1[11] => out.DATAB
in1[12] => out.DATAB
in1[13] => out.DATAB
in1[14] => out.DATAB
in1[15] => out.DATAB
in1[16] => out.DATAB
in1[17] => out.DATAB
in1[18] => out.DATAB
in1[19] => out.DATAB
in1[20] => out.DATAB
in1[21] => out.DATAB
in1[22] => out.DATAB
in1[23] => out.DATAB
in1[24] => out.DATAB
in1[25] => out.DATAB
in1[26] => out.DATAB
in1[27] => out.DATAB
in1[28] => out.DATAB
in1[29] => out.DATAB
in1[30] => out.DATAB
in1[31] => out.DATAB
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|ppl_cpu|ppl_regM:regM
clk => mDataB[0]~reg0.CLK
clk => mDataB[1]~reg0.CLK
clk => mDataB[2]~reg0.CLK
clk => mDataB[3]~reg0.CLK
clk => mDataB[4]~reg0.CLK
clk => mDataB[5]~reg0.CLK
clk => mDataB[6]~reg0.CLK
clk => mDataB[7]~reg0.CLK
clk => mDataB[8]~reg0.CLK
clk => mDataB[9]~reg0.CLK
clk => mDataB[10]~reg0.CLK
clk => mDataB[11]~reg0.CLK
clk => mDataB[12]~reg0.CLK
clk => mDataB[13]~reg0.CLK
clk => mDataB[14]~reg0.CLK
clk => mDataB[15]~reg0.CLK
clk => mDataB[16]~reg0.CLK
clk => mDataB[17]~reg0.CLK
clk => mDataB[18]~reg0.CLK
clk => mDataB[19]~reg0.CLK
clk => mDataB[20]~reg0.CLK
clk => mDataB[21]~reg0.CLK
clk => mDataB[22]~reg0.CLK
clk => mDataB[23]~reg0.CLK
clk => mDataB[24]~reg0.CLK
clk => mDataB[25]~reg0.CLK
clk => mDataB[26]~reg0.CLK
clk => mDataB[27]~reg0.CLK
clk => mDataB[28]~reg0.CLK
clk => mDataB[29]~reg0.CLK
clk => mDataB[30]~reg0.CLK
clk => mDataB[31]~reg0.CLK
clk => mReg[0]~reg0.CLK
clk => mReg[1]~reg0.CLK
clk => mReg[2]~reg0.CLK
clk => mReg[3]~reg0.CLK
clk => mReg[4]~reg0.CLK
clk => mAlu[0]~reg0.CLK
clk => mAlu[1]~reg0.CLK
clk => mAlu[2]~reg0.CLK
clk => mAlu[3]~reg0.CLK
clk => mAlu[4]~reg0.CLK
clk => mAlu[5]~reg0.CLK
clk => mAlu[6]~reg0.CLK
clk => mAlu[7]~reg0.CLK
clk => mAlu[8]~reg0.CLK
clk => mAlu[9]~reg0.CLK
clk => mAlu[10]~reg0.CLK
clk => mAlu[11]~reg0.CLK
clk => mAlu[12]~reg0.CLK
clk => mAlu[13]~reg0.CLK
clk => mAlu[14]~reg0.CLK
clk => mAlu[15]~reg0.CLK
clk => mAlu[16]~reg0.CLK
clk => mAlu[17]~reg0.CLK
clk => mAlu[18]~reg0.CLK
clk => mAlu[19]~reg0.CLK
clk => mAlu[20]~reg0.CLK
clk => mAlu[21]~reg0.CLK
clk => mAlu[22]~reg0.CLK
clk => mAlu[23]~reg0.CLK
clk => mAlu[24]~reg0.CLK
clk => mAlu[25]~reg0.CLK
clk => mAlu[26]~reg0.CLK
clk => mAlu[27]~reg0.CLK
clk => mAlu[28]~reg0.CLK
clk => mAlu[29]~reg0.CLK
clk => mAlu[30]~reg0.CLK
clk => mAlu[31]~reg0.CLK
clk => mWriteMem~reg0.CLK
clk => mMem2Reg~reg0.CLK
clk => mWriteReg~reg0.CLK
reset => mDataB[0]~reg0.ACLR
reset => mDataB[1]~reg0.ACLR
reset => mDataB[2]~reg0.ACLR
reset => mDataB[3]~reg0.ACLR
reset => mDataB[4]~reg0.ACLR
reset => mDataB[5]~reg0.ACLR
reset => mDataB[6]~reg0.ACLR
reset => mDataB[7]~reg0.ACLR
reset => mDataB[8]~reg0.ACLR
reset => mDataB[9]~reg0.ACLR
reset => mDataB[10]~reg0.ACLR
reset => mDataB[11]~reg0.ACLR
reset => mDataB[12]~reg0.ACLR
reset => mDataB[13]~reg0.ACLR
reset => mDataB[14]~reg0.ACLR
reset => mDataB[15]~reg0.ACLR
reset => mDataB[16]~reg0.ACLR
reset => mDataB[17]~reg0.ACLR
reset => mDataB[18]~reg0.ACLR
reset => mDataB[19]~reg0.ACLR
reset => mDataB[20]~reg0.ACLR
reset => mDataB[21]~reg0.ACLR
reset => mDataB[22]~reg0.ACLR
reset => mDataB[23]~reg0.ACLR
reset => mDataB[24]~reg0.ACLR
reset => mDataB[25]~reg0.ACLR
reset => mDataB[26]~reg0.ACLR
reset => mDataB[27]~reg0.ACLR
reset => mDataB[28]~reg0.ACLR
reset => mDataB[29]~reg0.ACLR
reset => mDataB[30]~reg0.ACLR
reset => mDataB[31]~reg0.ACLR
reset => mReg[0]~reg0.ACLR
reset => mReg[1]~reg0.ACLR
reset => mReg[2]~reg0.ACLR
reset => mReg[3]~reg0.ACLR
reset => mReg[4]~reg0.ACLR
reset => mAlu[0]~reg0.ACLR
reset => mAlu[1]~reg0.ACLR
reset => mAlu[2]~reg0.ACLR
reset => mAlu[3]~reg0.ACLR
reset => mAlu[4]~reg0.ACLR
reset => mAlu[5]~reg0.ACLR
reset => mAlu[6]~reg0.ACLR
reset => mAlu[7]~reg0.ACLR
reset => mAlu[8]~reg0.ACLR
reset => mAlu[9]~reg0.ACLR
reset => mAlu[10]~reg0.ACLR
reset => mAlu[11]~reg0.ACLR
reset => mAlu[12]~reg0.ACLR
reset => mAlu[13]~reg0.ACLR
reset => mAlu[14]~reg0.ACLR
reset => mAlu[15]~reg0.ACLR
reset => mAlu[16]~reg0.ACLR
reset => mAlu[17]~reg0.ACLR
reset => mAlu[18]~reg0.ACLR
reset => mAlu[19]~reg0.ACLR
reset => mAlu[20]~reg0.ACLR
reset => mAlu[21]~reg0.ACLR
reset => mAlu[22]~reg0.ACLR
reset => mAlu[23]~reg0.ACLR
reset => mAlu[24]~reg0.ACLR
reset => mAlu[25]~reg0.ACLR
reset => mAlu[26]~reg0.ACLR
reset => mAlu[27]~reg0.ACLR
reset => mAlu[28]~reg0.ACLR
reset => mAlu[29]~reg0.ACLR
reset => mAlu[30]~reg0.ACLR
reset => mAlu[31]~reg0.ACLR
reset => mWriteMem~reg0.ACLR
reset => mMem2Reg~reg0.ACLR
reset => mWriteReg~reg0.ACLR
exWriteReg => mWriteReg~reg0.DATAIN
exMem2Reg => mMem2Reg~reg0.DATAIN
exWriteMem => mWriteMem~reg0.DATAIN
exAlu[0] => mAlu[0]~reg0.DATAIN
exAlu[1] => mAlu[1]~reg0.DATAIN
exAlu[2] => mAlu[2]~reg0.DATAIN
exAlu[3] => mAlu[3]~reg0.DATAIN
exAlu[4] => mAlu[4]~reg0.DATAIN
exAlu[5] => mAlu[5]~reg0.DATAIN
exAlu[6] => mAlu[6]~reg0.DATAIN
exAlu[7] => mAlu[7]~reg0.DATAIN
exAlu[8] => mAlu[8]~reg0.DATAIN
exAlu[9] => mAlu[9]~reg0.DATAIN
exAlu[10] => mAlu[10]~reg0.DATAIN
exAlu[11] => mAlu[11]~reg0.DATAIN
exAlu[12] => mAlu[12]~reg0.DATAIN
exAlu[13] => mAlu[13]~reg0.DATAIN
exAlu[14] => mAlu[14]~reg0.DATAIN
exAlu[15] => mAlu[15]~reg0.DATAIN
exAlu[16] => mAlu[16]~reg0.DATAIN
exAlu[17] => mAlu[17]~reg0.DATAIN
exAlu[18] => mAlu[18]~reg0.DATAIN
exAlu[19] => mAlu[19]~reg0.DATAIN
exAlu[20] => mAlu[20]~reg0.DATAIN
exAlu[21] => mAlu[21]~reg0.DATAIN
exAlu[22] => mAlu[22]~reg0.DATAIN
exAlu[23] => mAlu[23]~reg0.DATAIN
exAlu[24] => mAlu[24]~reg0.DATAIN
exAlu[25] => mAlu[25]~reg0.DATAIN
exAlu[26] => mAlu[26]~reg0.DATAIN
exAlu[27] => mAlu[27]~reg0.DATAIN
exAlu[28] => mAlu[28]~reg0.DATAIN
exAlu[29] => mAlu[29]~reg0.DATAIN
exAlu[30] => mAlu[30]~reg0.DATAIN
exAlu[31] => mAlu[31]~reg0.DATAIN
exReg[0] => mReg[0]~reg0.DATAIN
exReg[1] => mReg[1]~reg0.DATAIN
exReg[2] => mReg[2]~reg0.DATAIN
exReg[3] => mReg[3]~reg0.DATAIN
exReg[4] => mReg[4]~reg0.DATAIN
exDataB[0] => mDataB[0]~reg0.DATAIN
exDataB[1] => mDataB[1]~reg0.DATAIN
exDataB[2] => mDataB[2]~reg0.DATAIN
exDataB[3] => mDataB[3]~reg0.DATAIN
exDataB[4] => mDataB[4]~reg0.DATAIN
exDataB[5] => mDataB[5]~reg0.DATAIN
exDataB[6] => mDataB[6]~reg0.DATAIN
exDataB[7] => mDataB[7]~reg0.DATAIN
exDataB[8] => mDataB[8]~reg0.DATAIN
exDataB[9] => mDataB[9]~reg0.DATAIN
exDataB[10] => mDataB[10]~reg0.DATAIN
exDataB[11] => mDataB[11]~reg0.DATAIN
exDataB[12] => mDataB[12]~reg0.DATAIN
exDataB[13] => mDataB[13]~reg0.DATAIN
exDataB[14] => mDataB[14]~reg0.DATAIN
exDataB[15] => mDataB[15]~reg0.DATAIN
exDataB[16] => mDataB[16]~reg0.DATAIN
exDataB[17] => mDataB[17]~reg0.DATAIN
exDataB[18] => mDataB[18]~reg0.DATAIN
exDataB[19] => mDataB[19]~reg0.DATAIN
exDataB[20] => mDataB[20]~reg0.DATAIN
exDataB[21] => mDataB[21]~reg0.DATAIN
exDataB[22] => mDataB[22]~reg0.DATAIN
exDataB[23] => mDataB[23]~reg0.DATAIN
exDataB[24] => mDataB[24]~reg0.DATAIN
exDataB[25] => mDataB[25]~reg0.DATAIN
exDataB[26] => mDataB[26]~reg0.DATAIN
exDataB[27] => mDataB[27]~reg0.DATAIN
exDataB[28] => mDataB[28]~reg0.DATAIN
exDataB[29] => mDataB[29]~reg0.DATAIN
exDataB[30] => mDataB[30]~reg0.DATAIN
exDataB[31] => mDataB[31]~reg0.DATAIN
mWriteReg <= mWriteReg~reg0.DB_MAX_OUTPUT_PORT_TYPE
mMem2Reg <= mMem2Reg~reg0.DB_MAX_OUTPUT_PORT_TYPE
mWriteMem <= mWriteMem~reg0.DB_MAX_OUTPUT_PORT_TYPE
mAlu[0] <= mAlu[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mAlu[1] <= mAlu[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mAlu[2] <= mAlu[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mAlu[3] <= mAlu[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mAlu[4] <= mAlu[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mAlu[5] <= mAlu[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mAlu[6] <= mAlu[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mAlu[7] <= mAlu[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mAlu[8] <= mAlu[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mAlu[9] <= mAlu[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mAlu[10] <= mAlu[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mAlu[11] <= mAlu[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mAlu[12] <= mAlu[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mAlu[13] <= mAlu[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mAlu[14] <= mAlu[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mAlu[15] <= mAlu[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mAlu[16] <= mAlu[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mAlu[17] <= mAlu[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mAlu[18] <= mAlu[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mAlu[19] <= mAlu[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mAlu[20] <= mAlu[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mAlu[21] <= mAlu[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mAlu[22] <= mAlu[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mAlu[23] <= mAlu[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mAlu[24] <= mAlu[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mAlu[25] <= mAlu[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mAlu[26] <= mAlu[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mAlu[27] <= mAlu[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mAlu[28] <= mAlu[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mAlu[29] <= mAlu[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mAlu[30] <= mAlu[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mAlu[31] <= mAlu[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mReg[0] <= mReg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mReg[1] <= mReg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mReg[2] <= mReg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mReg[3] <= mReg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mReg[4] <= mReg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mDataB[0] <= mDataB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mDataB[1] <= mDataB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mDataB[2] <= mDataB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mDataB[3] <= mDataB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mDataB[4] <= mDataB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mDataB[5] <= mDataB[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mDataB[6] <= mDataB[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mDataB[7] <= mDataB[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mDataB[8] <= mDataB[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mDataB[9] <= mDataB[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mDataB[10] <= mDataB[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mDataB[11] <= mDataB[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mDataB[12] <= mDataB[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mDataB[13] <= mDataB[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mDataB[14] <= mDataB[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mDataB[15] <= mDataB[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mDataB[16] <= mDataB[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mDataB[17] <= mDataB[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mDataB[18] <= mDataB[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mDataB[19] <= mDataB[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mDataB[20] <= mDataB[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mDataB[21] <= mDataB[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mDataB[22] <= mDataB[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mDataB[23] <= mDataB[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mDataB[24] <= mDataB[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mDataB[25] <= mDataB[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mDataB[26] <= mDataB[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mDataB[27] <= mDataB[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mDataB[28] <= mDataB[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mDataB[29] <= mDataB[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mDataB[30] <= mDataB[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mDataB[31] <= mDataB[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ppl_cpu|ppl_memory:iMemory
clk => clk.IN1
mWriteMem => mWriteMem.IN1
mAlu[0] => mAlu[0].IN1
mAlu[1] => mAlu[1].IN1
mAlu[2] => mAlu[2].IN1
mAlu[3] => mAlu[3].IN1
mAlu[4] => mAlu[4].IN1
mAlu[5] => mAlu[5].IN1
mAlu[6] => mAlu[6].IN1
mAlu[7] => mAlu[7].IN2
mAlu[8] => mAlu[8].IN1
mAlu[9] => mAlu[9].IN1
mAlu[10] => mAlu[10].IN1
mAlu[11] => mAlu[11].IN1
mAlu[12] => mAlu[12].IN1
mAlu[13] => mAlu[13].IN1
mAlu[14] => mAlu[14].IN1
mAlu[15] => mAlu[15].IN1
mAlu[16] => mAlu[16].IN1
mAlu[17] => mAlu[17].IN1
mAlu[18] => mAlu[18].IN1
mAlu[19] => mAlu[19].IN1
mAlu[20] => mAlu[20].IN1
mAlu[21] => mAlu[21].IN1
mAlu[22] => mAlu[22].IN1
mAlu[23] => mAlu[23].IN1
mAlu[24] => mAlu[24].IN1
mAlu[25] => mAlu[25].IN1
mAlu[26] => mAlu[26].IN1
mAlu[27] => mAlu[27].IN1
mAlu[28] => mAlu[28].IN1
mAlu[29] => mAlu[29].IN1
mAlu[30] => mAlu[30].IN1
mAlu[31] => mAlu[31].IN1
mDataB[0] => mDataB[0].IN1
mDataB[1] => mDataB[1].IN1
mDataB[2] => mDataB[2].IN1
mDataB[3] => mDataB[3].IN1
mDataB[4] => mDataB[4].IN1
mDataB[5] => mDataB[5].IN1
mDataB[6] => mDataB[6].IN1
mDataB[7] => mDataB[7].IN1
mDataB[8] => mDataB[8].IN1
mDataB[9] => mDataB[9].IN1
mDataB[10] => mDataB[10].IN1
mDataB[11] => mDataB[11].IN1
mDataB[12] => mDataB[12].IN1
mDataB[13] => mDataB[13].IN1
mDataB[14] => mDataB[14].IN1
mDataB[15] => mDataB[15].IN1
mDataB[16] => mDataB[16].IN1
mDataB[17] => mDataB[17].IN1
mDataB[18] => mDataB[18].IN1
mDataB[19] => mDataB[19].IN1
mDataB[20] => mDataB[20].IN1
mDataB[21] => mDataB[21].IN1
mDataB[22] => mDataB[22].IN1
mDataB[23] => mDataB[23].IN1
mDataB[24] => mDataB[24].IN1
mDataB[25] => mDataB[25].IN1
mDataB[26] => mDataB[26].IN1
mDataB[27] => mDataB[27].IN1
mDataB[28] => mDataB[28].IN1
mDataB[29] => mDataB[29].IN1
mDataB[30] => mDataB[30].IN1
mDataB[31] => mDataB[31].IN1
ioOut[0] => ioOut[0].IN1
ioOut[1] => ioOut[1].IN1
ioOut[2] => ioOut[2].IN1
ioOut[3] => ioOut[3].IN1
ioOut[4] => ioOut[4].IN1
ioOut[5] => ioOut[5].IN1
ioOut[6] => ioOut[6].IN1
ioOut[7] => ioOut[7].IN1
ioOut[8] => ioOut[8].IN1
ioOut[9] => ioOut[9].IN1
ioOut[10] => ioOut[10].IN1
ioOut[11] => ioOut[11].IN1
ioOut[12] => ioOut[12].IN1
ioOut[13] => ioOut[13].IN1
ioOut[14] => ioOut[14].IN1
ioOut[15] => ioOut[15].IN1
ioOut[16] => ioOut[16].IN1
ioOut[17] => ioOut[17].IN1
ioOut[18] => ioOut[18].IN1
ioOut[19] => ioOut[19].IN1
ioOut[20] => ioOut[20].IN1
ioOut[21] => ioOut[21].IN1
ioOut[22] => ioOut[22].IN1
ioOut[23] => ioOut[23].IN1
ioOut[24] => ioOut[24].IN1
ioOut[25] => ioOut[25].IN1
ioOut[26] => ioOut[26].IN1
ioOut[27] => ioOut[27].IN1
ioOut[28] => ioOut[28].IN1
ioOut[29] => ioOut[29].IN1
ioOut[30] => ioOut[30].IN1
ioOut[31] => ioOut[31].IN1
mMemOut[0] <= mux2x32:memOrIo.port3
mMemOut[1] <= mux2x32:memOrIo.port3
mMemOut[2] <= mux2x32:memOrIo.port3
mMemOut[3] <= mux2x32:memOrIo.port3
mMemOut[4] <= mux2x32:memOrIo.port3
mMemOut[5] <= mux2x32:memOrIo.port3
mMemOut[6] <= mux2x32:memOrIo.port3
mMemOut[7] <= mux2x32:memOrIo.port3
mMemOut[8] <= mux2x32:memOrIo.port3
mMemOut[9] <= mux2x32:memOrIo.port3
mMemOut[10] <= mux2x32:memOrIo.port3
mMemOut[11] <= mux2x32:memOrIo.port3
mMemOut[12] <= mux2x32:memOrIo.port3
mMemOut[13] <= mux2x32:memOrIo.port3
mMemOut[14] <= mux2x32:memOrIo.port3
mMemOut[15] <= mux2x32:memOrIo.port3
mMemOut[16] <= mux2x32:memOrIo.port3
mMemOut[17] <= mux2x32:memOrIo.port3
mMemOut[18] <= mux2x32:memOrIo.port3
mMemOut[19] <= mux2x32:memOrIo.port3
mMemOut[20] <= mux2x32:memOrIo.port3
mMemOut[21] <= mux2x32:memOrIo.port3
mMemOut[22] <= mux2x32:memOrIo.port3
mMemOut[23] <= mux2x32:memOrIo.port3
mMemOut[24] <= mux2x32:memOrIo.port3
mMemOut[25] <= mux2x32:memOrIo.port3
mMemOut[26] <= mux2x32:memOrIo.port3
mMemOut[27] <= mux2x32:memOrIo.port3
mMemOut[28] <= mux2x32:memOrIo.port3
mMemOut[29] <= mux2x32:memOrIo.port3
mMemOut[30] <= mux2x32:memOrIo.port3
mMemOut[31] <= mux2x32:memOrIo.port3


|ppl_cpu|ppl_memory:iMemory|ppl_datamem:dmem
addr[0] => ~NO_FANOUT~
addr[1] => ~NO_FANOUT~
addr[2] => addr[2].IN1
addr[3] => addr[3].IN1
addr[4] => addr[4].IN1
addr[5] => addr[5].IN1
addr[6] => addr[6].IN1
addr[7] => ~NO_FANOUT~
addr[8] => ~NO_FANOUT~
addr[9] => ~NO_FANOUT~
addr[10] => ~NO_FANOUT~
addr[11] => ~NO_FANOUT~
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
addr[16] => ~NO_FANOUT~
addr[17] => ~NO_FANOUT~
addr[18] => ~NO_FANOUT~
addr[19] => ~NO_FANOUT~
addr[20] => ~NO_FANOUT~
addr[21] => ~NO_FANOUT~
addr[22] => ~NO_FANOUT~
addr[23] => ~NO_FANOUT~
addr[24] => ~NO_FANOUT~
addr[25] => ~NO_FANOUT~
addr[26] => ~NO_FANOUT~
addr[27] => ~NO_FANOUT~
addr[28] => ~NO_FANOUT~
addr[29] => ~NO_FANOUT~
addr[30] => ~NO_FANOUT~
addr[31] => ~NO_FANOUT~
dataIn[0] => dataIn[0].IN1
dataIn[1] => dataIn[1].IN1
dataIn[2] => dataIn[2].IN1
dataIn[3] => dataIn[3].IN1
dataIn[4] => dataIn[4].IN1
dataIn[5] => dataIn[5].IN1
dataIn[6] => dataIn[6].IN1
dataIn[7] => dataIn[7].IN1
dataIn[8] => dataIn[8].IN1
dataIn[9] => dataIn[9].IN1
dataIn[10] => dataIn[10].IN1
dataIn[11] => dataIn[11].IN1
dataIn[12] => dataIn[12].IN1
dataIn[13] => dataIn[13].IN1
dataIn[14] => dataIn[14].IN1
dataIn[15] => dataIn[15].IN1
dataIn[16] => dataIn[16].IN1
dataIn[17] => dataIn[17].IN1
dataIn[18] => dataIn[18].IN1
dataIn[19] => dataIn[19].IN1
dataIn[20] => dataIn[20].IN1
dataIn[21] => dataIn[21].IN1
dataIn[22] => dataIn[22].IN1
dataIn[23] => dataIn[23].IN1
dataIn[24] => dataIn[24].IN1
dataIn[25] => dataIn[25].IN1
dataIn[26] => dataIn[26].IN1
dataIn[27] => dataIn[27].IN1
dataIn[28] => dataIn[28].IN1
dataIn[29] => dataIn[29].IN1
dataIn[30] => dataIn[30].IN1
dataIn[31] => dataIn[31].IN1
dataOut[0] <= lpm_ram_dq_dram:dram.port4
dataOut[1] <= lpm_ram_dq_dram:dram.port4
dataOut[2] <= lpm_ram_dq_dram:dram.port4
dataOut[3] <= lpm_ram_dq_dram:dram.port4
dataOut[4] <= lpm_ram_dq_dram:dram.port4
dataOut[5] <= lpm_ram_dq_dram:dram.port4
dataOut[6] <= lpm_ram_dq_dram:dram.port4
dataOut[7] <= lpm_ram_dq_dram:dram.port4
dataOut[8] <= lpm_ram_dq_dram:dram.port4
dataOut[9] <= lpm_ram_dq_dram:dram.port4
dataOut[10] <= lpm_ram_dq_dram:dram.port4
dataOut[11] <= lpm_ram_dq_dram:dram.port4
dataOut[12] <= lpm_ram_dq_dram:dram.port4
dataOut[13] <= lpm_ram_dq_dram:dram.port4
dataOut[14] <= lpm_ram_dq_dram:dram.port4
dataOut[15] <= lpm_ram_dq_dram:dram.port4
dataOut[16] <= lpm_ram_dq_dram:dram.port4
dataOut[17] <= lpm_ram_dq_dram:dram.port4
dataOut[18] <= lpm_ram_dq_dram:dram.port4
dataOut[19] <= lpm_ram_dq_dram:dram.port4
dataOut[20] <= lpm_ram_dq_dram:dram.port4
dataOut[21] <= lpm_ram_dq_dram:dram.port4
dataOut[22] <= lpm_ram_dq_dram:dram.port4
dataOut[23] <= lpm_ram_dq_dram:dram.port4
dataOut[24] <= lpm_ram_dq_dram:dram.port4
dataOut[25] <= lpm_ram_dq_dram:dram.port4
dataOut[26] <= lpm_ram_dq_dram:dram.port4
dataOut[27] <= lpm_ram_dq_dram:dram.port4
dataOut[28] <= lpm_ram_dq_dram:dram.port4
dataOut[29] <= lpm_ram_dq_dram:dram.port4
dataOut[30] <= lpm_ram_dq_dram:dram.port4
dataOut[31] <= lpm_ram_dq_dram:dram.port4
mWriteMem => write_enable.IN0
clk => write_enable.IN1
clk => dmem_clk.IN0
mem_clk => dmem_clk.IN1


|ppl_cpu|ppl_memory:iMemory|ppl_datamem:dmem|lpm_ram_dq_dram:dram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|ppl_cpu|ppl_memory:iMemory|ppl_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component
wren_a => altsyncram_59m1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_59m1:auto_generated.data_a[0]
data_a[1] => altsyncram_59m1:auto_generated.data_a[1]
data_a[2] => altsyncram_59m1:auto_generated.data_a[2]
data_a[3] => altsyncram_59m1:auto_generated.data_a[3]
data_a[4] => altsyncram_59m1:auto_generated.data_a[4]
data_a[5] => altsyncram_59m1:auto_generated.data_a[5]
data_a[6] => altsyncram_59m1:auto_generated.data_a[6]
data_a[7] => altsyncram_59m1:auto_generated.data_a[7]
data_a[8] => altsyncram_59m1:auto_generated.data_a[8]
data_a[9] => altsyncram_59m1:auto_generated.data_a[9]
data_a[10] => altsyncram_59m1:auto_generated.data_a[10]
data_a[11] => altsyncram_59m1:auto_generated.data_a[11]
data_a[12] => altsyncram_59m1:auto_generated.data_a[12]
data_a[13] => altsyncram_59m1:auto_generated.data_a[13]
data_a[14] => altsyncram_59m1:auto_generated.data_a[14]
data_a[15] => altsyncram_59m1:auto_generated.data_a[15]
data_a[16] => altsyncram_59m1:auto_generated.data_a[16]
data_a[17] => altsyncram_59m1:auto_generated.data_a[17]
data_a[18] => altsyncram_59m1:auto_generated.data_a[18]
data_a[19] => altsyncram_59m1:auto_generated.data_a[19]
data_a[20] => altsyncram_59m1:auto_generated.data_a[20]
data_a[21] => altsyncram_59m1:auto_generated.data_a[21]
data_a[22] => altsyncram_59m1:auto_generated.data_a[22]
data_a[23] => altsyncram_59m1:auto_generated.data_a[23]
data_a[24] => altsyncram_59m1:auto_generated.data_a[24]
data_a[25] => altsyncram_59m1:auto_generated.data_a[25]
data_a[26] => altsyncram_59m1:auto_generated.data_a[26]
data_a[27] => altsyncram_59m1:auto_generated.data_a[27]
data_a[28] => altsyncram_59m1:auto_generated.data_a[28]
data_a[29] => altsyncram_59m1:auto_generated.data_a[29]
data_a[30] => altsyncram_59m1:auto_generated.data_a[30]
data_a[31] => altsyncram_59m1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_59m1:auto_generated.address_a[0]
address_a[1] => altsyncram_59m1:auto_generated.address_a[1]
address_a[2] => altsyncram_59m1:auto_generated.address_a[2]
address_a[3] => altsyncram_59m1:auto_generated.address_a[3]
address_a[4] => altsyncram_59m1:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_59m1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_59m1:auto_generated.q_a[0]
q_a[1] <= altsyncram_59m1:auto_generated.q_a[1]
q_a[2] <= altsyncram_59m1:auto_generated.q_a[2]
q_a[3] <= altsyncram_59m1:auto_generated.q_a[3]
q_a[4] <= altsyncram_59m1:auto_generated.q_a[4]
q_a[5] <= altsyncram_59m1:auto_generated.q_a[5]
q_a[6] <= altsyncram_59m1:auto_generated.q_a[6]
q_a[7] <= altsyncram_59m1:auto_generated.q_a[7]
q_a[8] <= altsyncram_59m1:auto_generated.q_a[8]
q_a[9] <= altsyncram_59m1:auto_generated.q_a[9]
q_a[10] <= altsyncram_59m1:auto_generated.q_a[10]
q_a[11] <= altsyncram_59m1:auto_generated.q_a[11]
q_a[12] <= altsyncram_59m1:auto_generated.q_a[12]
q_a[13] <= altsyncram_59m1:auto_generated.q_a[13]
q_a[14] <= altsyncram_59m1:auto_generated.q_a[14]
q_a[15] <= altsyncram_59m1:auto_generated.q_a[15]
q_a[16] <= altsyncram_59m1:auto_generated.q_a[16]
q_a[17] <= altsyncram_59m1:auto_generated.q_a[17]
q_a[18] <= altsyncram_59m1:auto_generated.q_a[18]
q_a[19] <= altsyncram_59m1:auto_generated.q_a[19]
q_a[20] <= altsyncram_59m1:auto_generated.q_a[20]
q_a[21] <= altsyncram_59m1:auto_generated.q_a[21]
q_a[22] <= altsyncram_59m1:auto_generated.q_a[22]
q_a[23] <= altsyncram_59m1:auto_generated.q_a[23]
q_a[24] <= altsyncram_59m1:auto_generated.q_a[24]
q_a[25] <= altsyncram_59m1:auto_generated.q_a[25]
q_a[26] <= altsyncram_59m1:auto_generated.q_a[26]
q_a[27] <= altsyncram_59m1:auto_generated.q_a[27]
q_a[28] <= altsyncram_59m1:auto_generated.q_a[28]
q_a[29] <= altsyncram_59m1:auto_generated.q_a[29]
q_a[30] <= altsyncram_59m1:auto_generated.q_a[30]
q_a[31] <= altsyncram_59m1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ppl_cpu|ppl_memory:iMemory|ppl_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_59m1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|ppl_cpu|ppl_memory:iMemory|mux2x32:memOrIo
in0[0] => out.DATAA
in0[1] => out.DATAA
in0[2] => out.DATAA
in0[3] => out.DATAA
in0[4] => out.DATAA
in0[5] => out.DATAA
in0[6] => out.DATAA
in0[7] => out.DATAA
in0[8] => out.DATAA
in0[9] => out.DATAA
in0[10] => out.DATAA
in0[11] => out.DATAA
in0[12] => out.DATAA
in0[13] => out.DATAA
in0[14] => out.DATAA
in0[15] => out.DATAA
in0[16] => out.DATAA
in0[17] => out.DATAA
in0[18] => out.DATAA
in0[19] => out.DATAA
in0[20] => out.DATAA
in0[21] => out.DATAA
in0[22] => out.DATAA
in0[23] => out.DATAA
in0[24] => out.DATAA
in0[25] => out.DATAA
in0[26] => out.DATAA
in0[27] => out.DATAA
in0[28] => out.DATAA
in0[29] => out.DATAA
in0[30] => out.DATAA
in0[31] => out.DATAA
in1[0] => out.DATAB
in1[1] => out.DATAB
in1[2] => out.DATAB
in1[3] => out.DATAB
in1[4] => out.DATAB
in1[5] => out.DATAB
in1[6] => out.DATAB
in1[7] => out.DATAB
in1[8] => out.DATAB
in1[9] => out.DATAB
in1[10] => out.DATAB
in1[11] => out.DATAB
in1[12] => out.DATAB
in1[13] => out.DATAB
in1[14] => out.DATAB
in1[15] => out.DATAB
in1[16] => out.DATAB
in1[17] => out.DATAB
in1[18] => out.DATAB
in1[19] => out.DATAB
in1[20] => out.DATAB
in1[21] => out.DATAB
in1[22] => out.DATAB
in1[23] => out.DATAB
in1[24] => out.DATAB
in1[25] => out.DATAB
in1[26] => out.DATAB
in1[27] => out.DATAB
in1[28] => out.DATAB
in1[29] => out.DATAB
in1[30] => out.DATAB
in1[31] => out.DATAB
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|ppl_cpu|ppl_regW:regW
clk => wReg[0]~reg0.CLK
clk => wReg[1]~reg0.CLK
clk => wReg[2]~reg0.CLK
clk => wReg[3]~reg0.CLK
clk => wReg[4]~reg0.CLK
clk => wDataImm[0]~reg0.CLK
clk => wDataImm[1]~reg0.CLK
clk => wDataImm[2]~reg0.CLK
clk => wDataImm[3]~reg0.CLK
clk => wDataImm[4]~reg0.CLK
clk => wDataImm[5]~reg0.CLK
clk => wDataImm[6]~reg0.CLK
clk => wDataImm[7]~reg0.CLK
clk => wDataImm[8]~reg0.CLK
clk => wDataImm[9]~reg0.CLK
clk => wDataImm[10]~reg0.CLK
clk => wDataImm[11]~reg0.CLK
clk => wDataImm[12]~reg0.CLK
clk => wDataImm[13]~reg0.CLK
clk => wDataImm[14]~reg0.CLK
clk => wDataImm[15]~reg0.CLK
clk => wDataImm[16]~reg0.CLK
clk => wDataImm[17]~reg0.CLK
clk => wDataImm[18]~reg0.CLK
clk => wDataImm[19]~reg0.CLK
clk => wDataImm[20]~reg0.CLK
clk => wDataImm[21]~reg0.CLK
clk => wDataImm[22]~reg0.CLK
clk => wDataImm[23]~reg0.CLK
clk => wDataImm[24]~reg0.CLK
clk => wDataImm[25]~reg0.CLK
clk => wDataImm[26]~reg0.CLK
clk => wDataImm[27]~reg0.CLK
clk => wDataImm[28]~reg0.CLK
clk => wDataImm[29]~reg0.CLK
clk => wDataImm[30]~reg0.CLK
clk => wDataImm[31]~reg0.CLK
clk => wWriteReg~reg0.CLK
reset => wReg[0]~reg0.ACLR
reset => wReg[1]~reg0.ACLR
reset => wReg[2]~reg0.ACLR
reset => wReg[3]~reg0.ACLR
reset => wReg[4]~reg0.ACLR
reset => wDataImm[0]~reg0.ACLR
reset => wDataImm[1]~reg0.ACLR
reset => wDataImm[2]~reg0.ACLR
reset => wDataImm[3]~reg0.ACLR
reset => wDataImm[4]~reg0.ACLR
reset => wDataImm[5]~reg0.ACLR
reset => wDataImm[6]~reg0.ACLR
reset => wDataImm[7]~reg0.ACLR
reset => wDataImm[8]~reg0.ACLR
reset => wDataImm[9]~reg0.ACLR
reset => wDataImm[10]~reg0.ACLR
reset => wDataImm[11]~reg0.ACLR
reset => wDataImm[12]~reg0.ACLR
reset => wDataImm[13]~reg0.ACLR
reset => wDataImm[14]~reg0.ACLR
reset => wDataImm[15]~reg0.ACLR
reset => wDataImm[16]~reg0.ACLR
reset => wDataImm[17]~reg0.ACLR
reset => wDataImm[18]~reg0.ACLR
reset => wDataImm[19]~reg0.ACLR
reset => wDataImm[20]~reg0.ACLR
reset => wDataImm[21]~reg0.ACLR
reset => wDataImm[22]~reg0.ACLR
reset => wDataImm[23]~reg0.ACLR
reset => wDataImm[24]~reg0.ACLR
reset => wDataImm[25]~reg0.ACLR
reset => wDataImm[26]~reg0.ACLR
reset => wDataImm[27]~reg0.ACLR
reset => wDataImm[28]~reg0.ACLR
reset => wDataImm[29]~reg0.ACLR
reset => wDataImm[30]~reg0.ACLR
reset => wDataImm[31]~reg0.ACLR
reset => wWriteReg~reg0.ACLR
mWriteReg => wWriteReg~reg0.DATAIN
mMem2Reg => mMem2Reg.IN1
mAlu[0] => mAlu[0].IN1
mAlu[1] => mAlu[1].IN1
mAlu[2] => mAlu[2].IN1
mAlu[3] => mAlu[3].IN1
mAlu[4] => mAlu[4].IN1
mAlu[5] => mAlu[5].IN1
mAlu[6] => mAlu[6].IN1
mAlu[7] => mAlu[7].IN1
mAlu[8] => mAlu[8].IN1
mAlu[9] => mAlu[9].IN1
mAlu[10] => mAlu[10].IN1
mAlu[11] => mAlu[11].IN1
mAlu[12] => mAlu[12].IN1
mAlu[13] => mAlu[13].IN1
mAlu[14] => mAlu[14].IN1
mAlu[15] => mAlu[15].IN1
mAlu[16] => mAlu[16].IN1
mAlu[17] => mAlu[17].IN1
mAlu[18] => mAlu[18].IN1
mAlu[19] => mAlu[19].IN1
mAlu[20] => mAlu[20].IN1
mAlu[21] => mAlu[21].IN1
mAlu[22] => mAlu[22].IN1
mAlu[23] => mAlu[23].IN1
mAlu[24] => mAlu[24].IN1
mAlu[25] => mAlu[25].IN1
mAlu[26] => mAlu[26].IN1
mAlu[27] => mAlu[27].IN1
mAlu[28] => mAlu[28].IN1
mAlu[29] => mAlu[29].IN1
mAlu[30] => mAlu[30].IN1
mAlu[31] => mAlu[31].IN1
mMemOut[0] => mMemOut[0].IN1
mMemOut[1] => mMemOut[1].IN1
mMemOut[2] => mMemOut[2].IN1
mMemOut[3] => mMemOut[3].IN1
mMemOut[4] => mMemOut[4].IN1
mMemOut[5] => mMemOut[5].IN1
mMemOut[6] => mMemOut[6].IN1
mMemOut[7] => mMemOut[7].IN1
mMemOut[8] => mMemOut[8].IN1
mMemOut[9] => mMemOut[9].IN1
mMemOut[10] => mMemOut[10].IN1
mMemOut[11] => mMemOut[11].IN1
mMemOut[12] => mMemOut[12].IN1
mMemOut[13] => mMemOut[13].IN1
mMemOut[14] => mMemOut[14].IN1
mMemOut[15] => mMemOut[15].IN1
mMemOut[16] => mMemOut[16].IN1
mMemOut[17] => mMemOut[17].IN1
mMemOut[18] => mMemOut[18].IN1
mMemOut[19] => mMemOut[19].IN1
mMemOut[20] => mMemOut[20].IN1
mMemOut[21] => mMemOut[21].IN1
mMemOut[22] => mMemOut[22].IN1
mMemOut[23] => mMemOut[23].IN1
mMemOut[24] => mMemOut[24].IN1
mMemOut[25] => mMemOut[25].IN1
mMemOut[26] => mMemOut[26].IN1
mMemOut[27] => mMemOut[27].IN1
mMemOut[28] => mMemOut[28].IN1
mMemOut[29] => mMemOut[29].IN1
mMemOut[30] => mMemOut[30].IN1
mMemOut[31] => mMemOut[31].IN1
mReg[0] => wReg[0]~reg0.DATAIN
mReg[1] => wReg[1]~reg0.DATAIN
mReg[2] => wReg[2]~reg0.DATAIN
mReg[3] => wReg[3]~reg0.DATAIN
mReg[4] => wReg[4]~reg0.DATAIN
wWriteReg <= wWriteReg~reg0.DB_MAX_OUTPUT_PORT_TYPE
wDataImm[0] <= wDataImm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wDataImm[1] <= wDataImm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wDataImm[2] <= wDataImm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wDataImm[3] <= wDataImm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wDataImm[4] <= wDataImm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wDataImm[5] <= wDataImm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wDataImm[6] <= wDataImm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wDataImm[7] <= wDataImm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wDataImm[8] <= wDataImm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wDataImm[9] <= wDataImm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wDataImm[10] <= wDataImm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wDataImm[11] <= wDataImm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wDataImm[12] <= wDataImm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wDataImm[13] <= wDataImm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wDataImm[14] <= wDataImm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wDataImm[15] <= wDataImm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wDataImm[16] <= wDataImm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wDataImm[17] <= wDataImm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wDataImm[18] <= wDataImm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wDataImm[19] <= wDataImm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wDataImm[20] <= wDataImm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wDataImm[21] <= wDataImm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wDataImm[22] <= wDataImm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wDataImm[23] <= wDataImm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wDataImm[24] <= wDataImm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wDataImm[25] <= wDataImm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wDataImm[26] <= wDataImm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wDataImm[27] <= wDataImm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wDataImm[28] <= wDataImm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wDataImm[29] <= wDataImm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wDataImm[30] <= wDataImm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wDataImm[31] <= wDataImm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wReg[0] <= wReg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wReg[1] <= wReg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wReg[2] <= wReg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wReg[3] <= wReg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wReg[4] <= wReg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ppl_cpu|ppl_regW:regW|mux2x32:writeBackSelect
in0[0] => out.DATAA
in0[1] => out.DATAA
in0[2] => out.DATAA
in0[3] => out.DATAA
in0[4] => out.DATAA
in0[5] => out.DATAA
in0[6] => out.DATAA
in0[7] => out.DATAA
in0[8] => out.DATAA
in0[9] => out.DATAA
in0[10] => out.DATAA
in0[11] => out.DATAA
in0[12] => out.DATAA
in0[13] => out.DATAA
in0[14] => out.DATAA
in0[15] => out.DATAA
in0[16] => out.DATAA
in0[17] => out.DATAA
in0[18] => out.DATAA
in0[19] => out.DATAA
in0[20] => out.DATAA
in0[21] => out.DATAA
in0[22] => out.DATAA
in0[23] => out.DATAA
in0[24] => out.DATAA
in0[25] => out.DATAA
in0[26] => out.DATAA
in0[27] => out.DATAA
in0[28] => out.DATAA
in0[29] => out.DATAA
in0[30] => out.DATAA
in0[31] => out.DATAA
in1[0] => out.DATAB
in1[1] => out.DATAB
in1[2] => out.DATAB
in1[3] => out.DATAB
in1[4] => out.DATAB
in1[5] => out.DATAB
in1[6] => out.DATAB
in1[7] => out.DATAB
in1[8] => out.DATAB
in1[9] => out.DATAB
in1[10] => out.DATAB
in1[11] => out.DATAB
in1[12] => out.DATAB
in1[13] => out.DATAB
in1[14] => out.DATAB
in1[15] => out.DATAB
in1[16] => out.DATAB
in1[17] => out.DATAB
in1[18] => out.DATAB
in1[19] => out.DATAB
in1[20] => out.DATAB
in1[21] => out.DATAB
in1[22] => out.DATAB
in1[23] => out.DATAB
in1[24] => out.DATAB
in1[25] => out.DATAB
in1[26] => out.DATAB
in1[27] => out.DATAB
in1[28] => out.DATAB
in1[29] => out.DATAB
in1[30] => out.DATAB
in1[31] => out.DATAB
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
select => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|ppl_cpu|ppl_io:io
addr[0] => addr[0].IN2
addr[1] => addr[1].IN2
addr[2] => addr[2].IN2
addr[3] => addr[3].IN2
addr[4] => addr[4].IN2
addr[5] => addr[5].IN2
addr[6] => addr[6].IN2
addr[7] => addr[7].IN2
addr[8] => addr[8].IN2
addr[9] => addr[9].IN2
addr[10] => addr[10].IN2
addr[11] => addr[11].IN2
addr[12] => addr[12].IN2
addr[13] => addr[13].IN2
addr[14] => addr[14].IN2
addr[15] => addr[15].IN2
addr[16] => addr[16].IN2
addr[17] => addr[17].IN2
addr[18] => addr[18].IN2
addr[19] => addr[19].IN2
addr[20] => addr[20].IN2
addr[21] => addr[21].IN2
addr[22] => addr[22].IN2
addr[23] => addr[23].IN2
addr[24] => addr[24].IN2
addr[25] => addr[25].IN2
addr[26] => addr[26].IN2
addr[27] => addr[27].IN2
addr[28] => addr[28].IN2
addr[29] => addr[29].IN2
addr[30] => addr[30].IN2
addr[31] => addr[31].IN2
datain[0] => datain[0].IN1
datain[1] => datain[1].IN1
datain[2] => datain[2].IN1
datain[3] => datain[3].IN1
datain[4] => datain[4].IN1
datain[5] => datain[5].IN1
datain[6] => datain[6].IN1
datain[7] => datain[7].IN1
datain[8] => datain[8].IN1
datain[9] => datain[9].IN1
datain[10] => datain[10].IN1
datain[11] => datain[11].IN1
datain[12] => datain[12].IN1
datain[13] => datain[13].IN1
datain[14] => datain[14].IN1
datain[15] => datain[15].IN1
datain[16] => datain[16].IN1
datain[17] => datain[17].IN1
datain[18] => datain[18].IN1
datain[19] => datain[19].IN1
datain[20] => datain[20].IN1
datain[21] => datain[21].IN1
datain[22] => datain[22].IN1
datain[23] => datain[23].IN1
datain[24] => datain[24].IN1
datain[25] => datain[25].IN1
datain[26] => datain[26].IN1
datain[27] => datain[27].IN1
datain[28] => datain[28].IN1
datain[29] => datain[29].IN1
datain[30] => datain[30].IN1
datain[31] => datain[31].IN1
dataout[0] <= io_input_reg:input_reg.port2
dataout[1] <= io_input_reg:input_reg.port2
dataout[2] <= io_input_reg:input_reg.port2
dataout[3] <= io_input_reg:input_reg.port2
dataout[4] <= io_input_reg:input_reg.port2
dataout[5] <= io_input_reg:input_reg.port2
dataout[6] <= io_input_reg:input_reg.port2
dataout[7] <= io_input_reg:input_reg.port2
dataout[8] <= io_input_reg:input_reg.port2
dataout[9] <= io_input_reg:input_reg.port2
dataout[10] <= io_input_reg:input_reg.port2
dataout[11] <= io_input_reg:input_reg.port2
dataout[12] <= io_input_reg:input_reg.port2
dataout[13] <= io_input_reg:input_reg.port2
dataout[14] <= io_input_reg:input_reg.port2
dataout[15] <= io_input_reg:input_reg.port2
dataout[16] <= io_input_reg:input_reg.port2
dataout[17] <= io_input_reg:input_reg.port2
dataout[18] <= io_input_reg:input_reg.port2
dataout[19] <= io_input_reg:input_reg.port2
dataout[20] <= io_input_reg:input_reg.port2
dataout[21] <= io_input_reg:input_reg.port2
dataout[22] <= io_input_reg:input_reg.port2
dataout[23] <= io_input_reg:input_reg.port2
dataout[24] <= io_input_reg:input_reg.port2
dataout[25] <= io_input_reg:input_reg.port2
dataout[26] <= io_input_reg:input_reg.port2
dataout[27] <= io_input_reg:input_reg.port2
dataout[28] <= io_input_reg:input_reg.port2
dataout[29] <= io_input_reg:input_reg.port2
dataout[30] <= io_input_reg:input_reg.port2
dataout[31] <= io_input_reg:input_reg.port2
we => we.IN1
clock => clock.IN2
clrn => clrn.IN1
keys[0] => keys[0].IN1
keys[1] => keys[1].IN1
keys[2] => keys[2].IN1
keys[3] => keys[3].IN1
keys[4] => keys[4].IN1
keys[5] => keys[5].IN1
keys[6] => keys[6].IN1
keys[7] => keys[7].IN1
keys[8] => keys[8].IN1
keys[9] => keys[9].IN1
display_1[0] <= io_input_reg:input_reg.port4
display_1[1] <= io_input_reg:input_reg.port4
display_1[2] <= io_input_reg:input_reg.port4
display_1[3] <= io_input_reg:input_reg.port4
display_1[4] <= io_input_reg:input_reg.port4
display_1[5] <= io_input_reg:input_reg.port4
display_1[6] <= io_input_reg:input_reg.port4
display_2[0] <= io_input_reg:input_reg.port5
display_2[1] <= io_input_reg:input_reg.port5
display_2[2] <= io_input_reg:input_reg.port5
display_2[3] <= io_input_reg:input_reg.port5
display_2[4] <= io_input_reg:input_reg.port5
display_2[5] <= io_input_reg:input_reg.port5
display_2[6] <= io_input_reg:input_reg.port5
display_3[0] <= io_input_reg:input_reg.port6
display_3[1] <= io_input_reg:input_reg.port6
display_3[2] <= io_input_reg:input_reg.port6
display_3[3] <= io_input_reg:input_reg.port6
display_3[4] <= io_input_reg:input_reg.port6
display_3[5] <= io_input_reg:input_reg.port6
display_3[6] <= io_input_reg:input_reg.port6
display_4[0] <= io_input_reg:input_reg.port7
display_4[1] <= io_input_reg:input_reg.port7
display_4[2] <= io_input_reg:input_reg.port7
display_4[3] <= io_input_reg:input_reg.port7
display_4[4] <= io_input_reg:input_reg.port7
display_4[5] <= io_input_reg:input_reg.port7
display_4[6] <= io_input_reg:input_reg.port7
display_5[0] <= io_output_reg:output_reg.port5
display_5[1] <= io_output_reg:output_reg.port5
display_5[2] <= io_output_reg:output_reg.port5
display_5[3] <= io_output_reg:output_reg.port5
display_5[4] <= io_output_reg:output_reg.port5
display_5[5] <= io_output_reg:output_reg.port5
display_5[6] <= io_output_reg:output_reg.port5
display_6[0] <= io_output_reg:output_reg.port6
display_6[1] <= io_output_reg:output_reg.port6
display_6[2] <= io_output_reg:output_reg.port6
display_6[3] <= io_output_reg:output_reg.port6
display_6[4] <= io_output_reg:output_reg.port6
display_6[5] <= io_output_reg:output_reg.port6
display_6[6] <= io_output_reg:output_reg.port6


|ppl_cpu|ppl_io:io|io_input_reg:input_reg
addr[0] => ~NO_FANOUT~
addr[1] => ~NO_FANOUT~
addr[2] => Decoder0.IN5
addr[3] => Decoder0.IN4
addr[4] => Decoder0.IN3
addr[5] => Decoder0.IN2
addr[6] => Decoder0.IN1
addr[7] => Decoder0.IN0
addr[8] => ~NO_FANOUT~
addr[9] => ~NO_FANOUT~
addr[10] => ~NO_FANOUT~
addr[11] => ~NO_FANOUT~
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
addr[16] => ~NO_FANOUT~
addr[17] => ~NO_FANOUT~
addr[18] => ~NO_FANOUT~
addr[19] => ~NO_FANOUT~
addr[20] => ~NO_FANOUT~
addr[21] => ~NO_FANOUT~
addr[22] => ~NO_FANOUT~
addr[23] => ~NO_FANOUT~
addr[24] => ~NO_FANOUT~
addr[25] => ~NO_FANOUT~
addr[26] => ~NO_FANOUT~
addr[27] => ~NO_FANOUT~
addr[28] => ~NO_FANOUT~
addr[29] => ~NO_FANOUT~
addr[30] => ~NO_FANOUT~
addr[31] => ~NO_FANOUT~
io_clock => display_data_4[0].CLK
io_clock => display_data_4[1].CLK
io_clock => display_data_4[2].CLK
io_clock => display_data_4[3].CLK
io_clock => display_data_3[0].CLK
io_clock => display_data_3[1].CLK
io_clock => display_data_3[2].CLK
io_clock => display_data_3[3].CLK
io_clock => display_data_2[0].CLK
io_clock => display_data_2[1].CLK
io_clock => display_data_2[2].CLK
io_clock => display_data_2[3].CLK
io_clock => display_data_1[0].CLK
io_clock => display_data_1[1].CLK
io_clock => display_data_1[2].CLK
io_clock => display_data_1[3].CLK
io_clock => key_group_3[0].CLK
io_clock => key_group_3[1].CLK
io_clock => key_group_3[2].CLK
io_clock => key_group_3[3].CLK
io_clock => key_group_3[4].CLK
io_clock => key_group_3[5].CLK
io_clock => key_group_3[6].CLK
io_clock => key_group_3[7].CLK
io_clock => key_group_3[8].CLK
io_clock => key_group_3[9].CLK
io_clock => key_group_3[10].CLK
io_clock => key_group_3[11].CLK
io_clock => key_group_3[12].CLK
io_clock => key_group_3[13].CLK
io_clock => key_group_3[14].CLK
io_clock => key_group_3[15].CLK
io_clock => key_group_3[16].CLK
io_clock => key_group_3[17].CLK
io_clock => key_group_3[18].CLK
io_clock => key_group_3[19].CLK
io_clock => key_group_3[20].CLK
io_clock => key_group_3[21].CLK
io_clock => key_group_3[22].CLK
io_clock => key_group_3[23].CLK
io_clock => key_group_3[24].CLK
io_clock => key_group_3[25].CLK
io_clock => key_group_3[26].CLK
io_clock => key_group_3[27].CLK
io_clock => key_group_3[28].CLK
io_clock => key_group_3[29].CLK
io_clock => key_group_3[30].CLK
io_clock => key_group_3[31].CLK
io_clock => key_group_2[0].CLK
io_clock => key_group_2[1].CLK
io_clock => key_group_2[2].CLK
io_clock => key_group_2[3].CLK
io_clock => key_group_2[4].CLK
io_clock => key_group_2[5].CLK
io_clock => key_group_2[6].CLK
io_clock => key_group_2[7].CLK
io_clock => key_group_2[8].CLK
io_clock => key_group_2[9].CLK
io_clock => key_group_2[10].CLK
io_clock => key_group_2[11].CLK
io_clock => key_group_2[12].CLK
io_clock => key_group_2[13].CLK
io_clock => key_group_2[14].CLK
io_clock => key_group_2[15].CLK
io_clock => key_group_2[16].CLK
io_clock => key_group_2[17].CLK
io_clock => key_group_2[18].CLK
io_clock => key_group_2[19].CLK
io_clock => key_group_2[20].CLK
io_clock => key_group_2[21].CLK
io_clock => key_group_2[22].CLK
io_clock => key_group_2[23].CLK
io_clock => key_group_2[24].CLK
io_clock => key_group_2[25].CLK
io_clock => key_group_2[26].CLK
io_clock => key_group_2[27].CLK
io_clock => key_group_2[28].CLK
io_clock => key_group_2[29].CLK
io_clock => key_group_2[30].CLK
io_clock => key_group_2[31].CLK
io_clock => key_group_1[0].CLK
io_clock => key_group_1[1].CLK
io_clock => key_group_1[2].CLK
io_clock => key_group_1[3].CLK
io_clock => key_group_1[4].CLK
io_clock => key_group_1[5].CLK
io_clock => key_group_1[6].CLK
io_clock => key_group_1[7].CLK
io_clock => key_group_1[8].CLK
io_clock => key_group_1[9].CLK
io_clock => key_group_1[10].CLK
io_clock => key_group_1[11].CLK
io_clock => key_group_1[12].CLK
io_clock => key_group_1[13].CLK
io_clock => key_group_1[14].CLK
io_clock => key_group_1[15].CLK
io_clock => key_group_1[16].CLK
io_clock => key_group_1[17].CLK
io_clock => key_group_1[18].CLK
io_clock => key_group_1[19].CLK
io_clock => key_group_1[20].CLK
io_clock => key_group_1[21].CLK
io_clock => key_group_1[22].CLK
io_clock => key_group_1[23].CLK
io_clock => key_group_1[24].CLK
io_clock => key_group_1[25].CLK
io_clock => key_group_1[26].CLK
io_clock => key_group_1[27].CLK
io_clock => key_group_1[28].CLK
io_clock => key_group_1[29].CLK
io_clock => key_group_1[30].CLK
io_clock => key_group_1[31].CLK
dataout[0] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
keys[0] => ~NO_FANOUT~
keys[1] => ~NO_FANOUT~
keys[2] => key_group_2[0].DATAIN
keys[3] => key_group_2[1].DATAIN
keys[4] => key_group_2[2].DATAIN
keys[5] => key_group_2[3].DATAIN
keys[6] => key_group_1[0].DATAIN
keys[7] => key_group_1[1].DATAIN
keys[8] => key_group_1[2].DATAIN
keys[9] => key_group_1[3].DATAIN
display_1[0] <= sevenseg:LED8_display_1.port1
display_1[1] <= sevenseg:LED8_display_1.port1
display_1[2] <= sevenseg:LED8_display_1.port1
display_1[3] <= sevenseg:LED8_display_1.port1
display_1[4] <= sevenseg:LED8_display_1.port1
display_1[5] <= sevenseg:LED8_display_1.port1
display_1[6] <= sevenseg:LED8_display_1.port1
display_2[0] <= sevenseg:LED8_display_2.port1
display_2[1] <= sevenseg:LED8_display_2.port1
display_2[2] <= sevenseg:LED8_display_2.port1
display_2[3] <= sevenseg:LED8_display_2.port1
display_2[4] <= sevenseg:LED8_display_2.port1
display_2[5] <= sevenseg:LED8_display_2.port1
display_2[6] <= sevenseg:LED8_display_2.port1
display_3[0] <= sevenseg:LED8_display_3.port1
display_3[1] <= sevenseg:LED8_display_3.port1
display_3[2] <= sevenseg:LED8_display_3.port1
display_3[3] <= sevenseg:LED8_display_3.port1
display_3[4] <= sevenseg:LED8_display_3.port1
display_3[5] <= sevenseg:LED8_display_3.port1
display_3[6] <= sevenseg:LED8_display_3.port1
display_4[0] <= sevenseg:LED8_display_4.port1
display_4[1] <= sevenseg:LED8_display_4.port1
display_4[2] <= sevenseg:LED8_display_4.port1
display_4[3] <= sevenseg:LED8_display_4.port1
display_4[4] <= sevenseg:LED8_display_4.port1
display_4[5] <= sevenseg:LED8_display_4.port1
display_4[6] <= sevenseg:LED8_display_4.port1


|ppl_cpu|ppl_io:io|io_input_reg:input_reg|sevenseg:LED8_display_1
data[0] => Decoder0.IN3
data[1] => Decoder0.IN2
data[2] => Decoder0.IN1
data[3] => Decoder0.IN0
ledsegments[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|ppl_cpu|ppl_io:io|io_input_reg:input_reg|sevenseg:LED8_display_2
data[0] => Decoder0.IN3
data[1] => Decoder0.IN2
data[2] => Decoder0.IN1
data[3] => Decoder0.IN0
ledsegments[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|ppl_cpu|ppl_io:io|io_input_reg:input_reg|sevenseg:LED8_display_3
data[0] => Decoder0.IN3
data[1] => Decoder0.IN2
data[2] => Decoder0.IN1
data[3] => Decoder0.IN0
ledsegments[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|ppl_cpu|ppl_io:io|io_input_reg:input_reg|sevenseg:LED8_display_4
data[0] => Decoder0.IN3
data[1] => Decoder0.IN2
data[2] => Decoder0.IN1
data[3] => Decoder0.IN0
ledsegments[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|ppl_cpu|ppl_io:io|io_output_reg:output_reg
addr[0] => ~NO_FANOUT~
addr[1] => ~NO_FANOUT~
addr[2] => Equal0.IN11
addr[3] => Equal0.IN10
addr[4] => Equal0.IN9
addr[5] => Equal0.IN8
addr[6] => Equal0.IN7
addr[7] => Equal0.IN6
addr[8] => ~NO_FANOUT~
addr[9] => ~NO_FANOUT~
addr[10] => ~NO_FANOUT~
addr[11] => ~NO_FANOUT~
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
addr[16] => ~NO_FANOUT~
addr[17] => ~NO_FANOUT~
addr[18] => ~NO_FANOUT~
addr[19] => ~NO_FANOUT~
addr[20] => ~NO_FANOUT~
addr[21] => ~NO_FANOUT~
addr[22] => ~NO_FANOUT~
addr[23] => ~NO_FANOUT~
addr[24] => ~NO_FANOUT~
addr[25] => ~NO_FANOUT~
addr[26] => ~NO_FANOUT~
addr[27] => ~NO_FANOUT~
addr[28] => ~NO_FANOUT~
addr[29] => ~NO_FANOUT~
addr[30] => ~NO_FANOUT~
addr[31] => ~NO_FANOUT~
datain[0] => Mod0.IN35
datain[0] => Div0.IN35
datain[1] => Mod0.IN34
datain[1] => Div0.IN34
datain[2] => Mod0.IN33
datain[2] => Div0.IN33
datain[3] => Mod0.IN32
datain[3] => Div0.IN32
datain[4] => Mod0.IN31
datain[4] => Div0.IN31
datain[5] => Mod0.IN30
datain[5] => Div0.IN30
datain[6] => Mod0.IN29
datain[6] => Div0.IN29
datain[7] => Mod0.IN28
datain[7] => Div0.IN28
datain[8] => Mod0.IN27
datain[8] => Div0.IN27
datain[9] => Mod0.IN26
datain[9] => Div0.IN26
datain[10] => Mod0.IN25
datain[10] => Div0.IN25
datain[11] => Mod0.IN24
datain[11] => Div0.IN24
datain[12] => Mod0.IN23
datain[12] => Div0.IN23
datain[13] => Mod0.IN22
datain[13] => Div0.IN22
datain[14] => Mod0.IN21
datain[14] => Div0.IN21
datain[15] => Mod0.IN20
datain[15] => Div0.IN20
datain[16] => Mod0.IN19
datain[16] => Div0.IN19
datain[17] => Mod0.IN18
datain[17] => Div0.IN18
datain[18] => Mod0.IN17
datain[18] => Div0.IN17
datain[19] => Mod0.IN16
datain[19] => Div0.IN16
datain[20] => Mod0.IN15
datain[20] => Div0.IN15
datain[21] => Mod0.IN14
datain[21] => Div0.IN14
datain[22] => Mod0.IN13
datain[22] => Div0.IN13
datain[23] => Mod0.IN12
datain[23] => Div0.IN12
datain[24] => Mod0.IN11
datain[24] => Div0.IN11
datain[25] => Mod0.IN10
datain[25] => Div0.IN10
datain[26] => Mod0.IN9
datain[26] => Div0.IN9
datain[27] => Mod0.IN8
datain[27] => Div0.IN8
datain[28] => Mod0.IN7
datain[28] => Div0.IN7
datain[29] => Mod0.IN6
datain[29] => Div0.IN6
datain[30] => Mod0.IN5
datain[30] => Div0.IN5
datain[31] => Mod0.IN4
datain[31] => Div0.IN4
we => display_data_5.OUTPUTSELECT
we => display_data_5.OUTPUTSELECT
we => display_data_5.OUTPUTSELECT
we => display_data_5.OUTPUTSELECT
we => display_data_6.OUTPUTSELECT
we => display_data_6.OUTPUTSELECT
we => display_data_6.OUTPUTSELECT
we => display_data_6.OUTPUTSELECT
io_clock => display_data_6[0].CLK
io_clock => display_data_6[1].CLK
io_clock => display_data_6[2].CLK
io_clock => display_data_6[3].CLK
io_clock => display_data_5[0].CLK
io_clock => display_data_5[1].CLK
io_clock => display_data_5[2].CLK
io_clock => display_data_5[3].CLK
clrn => display_data_5.OUTPUTSELECT
clrn => display_data_5.OUTPUTSELECT
clrn => display_data_5.OUTPUTSELECT
clrn => display_data_5.OUTPUTSELECT
clrn => display_data_6.OUTPUTSELECT
clrn => display_data_6.OUTPUTSELECT
clrn => display_data_6.OUTPUTSELECT
clrn => display_data_6.OUTPUTSELECT
display_5[0] <= sevenseg:LED8_display_5.port1
display_5[1] <= sevenseg:LED8_display_5.port1
display_5[2] <= sevenseg:LED8_display_5.port1
display_5[3] <= sevenseg:LED8_display_5.port1
display_5[4] <= sevenseg:LED8_display_5.port1
display_5[5] <= sevenseg:LED8_display_5.port1
display_5[6] <= sevenseg:LED8_display_5.port1
display_6[0] <= sevenseg:LED8_display_6.port1
display_6[1] <= sevenseg:LED8_display_6.port1
display_6[2] <= sevenseg:LED8_display_6.port1
display_6[3] <= sevenseg:LED8_display_6.port1
display_6[4] <= sevenseg:LED8_display_6.port1
display_6[5] <= sevenseg:LED8_display_6.port1
display_6[6] <= sevenseg:LED8_display_6.port1


|ppl_cpu|ppl_io:io|io_output_reg:output_reg|sevenseg:LED8_display_5
data[0] => Decoder0.IN3
data[1] => Decoder0.IN2
data[2] => Decoder0.IN1
data[3] => Decoder0.IN0
ledsegments[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|ppl_cpu|ppl_io:io|io_output_reg:output_reg|sevenseg:LED8_display_6
data[0] => Decoder0.IN3
data[1] => Decoder0.IN2
data[2] => Decoder0.IN1
data[3] => Decoder0.IN0
ledsegments[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ledsegments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


