<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1021</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:18px;font-family:Times;color:#000000;}
	.ft04{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1021-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1021.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:761px;white-space:nowrap" class="ft00">Vol. 3B&#160;22-17</p>
<p style="position:absolute;top:47px;left:657px;white-space:nowrap" class="ft01">ARCHITECTURE&#160;COMPATIBILITY</p>
<p style="position:absolute;top:100px;left:69px;white-space:nowrap" class="ft02">The Pentium&#160;III&#160;processor introduced one&#160;new&#160;control flag&#160;in control register&#160;CR4:</p>
<p style="position:absolute;top:122px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:123px;left:95px;white-space:nowrap" class="ft02">OSXMMEXCPT (bit 10) —&#160;The OS will set&#160;this bit if it&#160;supports unmasked SIMD&#160;floating-point exceptions.</p>
<p style="position:absolute;top:147px;left:69px;white-space:nowrap" class="ft02">The Pentium II&#160;processor&#160;introduced&#160;one new control flag&#160;in&#160;control&#160;register&#160;CR4:</p>
<p style="position:absolute;top:169px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:169px;left:95px;white-space:nowrap" class="ft04">OSFXSR&#160;(bit&#160;9) —&#160;The OS supports saving and&#160;restoring&#160;the Pentium&#160;III&#160;processor state&#160;during&#160;context&#160;<br/>switches.</p>
<p style="position:absolute;top:210px;left:69px;white-space:nowrap" class="ft02">The&#160;Pentium&#160;Pro processor introduced three&#160;new control flags&#160;in control register&#160;CR4:</p>
<p style="position:absolute;top:232px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:232px;left:95px;white-space:nowrap" class="ft04">PAE (bit 5) —&#160;Physical&#160;address extension. Enables paging&#160;mechanism&#160;to reference extended&#160;physical addresses&#160;<br/>when&#160;set; restricts physical addresses&#160;to&#160;32 bits when clear&#160;(see also:&#160;<a href="o_fe12b1e2a880e0ce-1022.html">Section&#160;22.22.1.1,&#160;“Physical&#160;Memory&#160;<br/>Addressing&#160;Extension”</a>).</p>
<p style="position:absolute;top:287px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:288px;left:95px;white-space:nowrap" class="ft04">PGE&#160;(bit&#160;7)&#160;—&#160;Page&#160;global&#160;enable.&#160;Inhibits&#160;flushing&#160;of&#160;frequently-used&#160;or&#160;shared&#160;pages&#160;on&#160;CR3&#160;writes&#160;(see&#160;also:&#160;<br/><a href="o_fe12b1e2a880e0ce-1022.html">Section 22.22.1.2,&#160;“Global Pages”).</a>&#160;</p>
<p style="position:absolute;top:326px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:327px;left:95px;white-space:nowrap" class="ft04">PCE (bit&#160;8)&#160;— Performance-monitoring&#160;counter&#160;enable. Enables&#160;execution of&#160;the&#160;RDPMC instruction&#160;at&#160;any&#160;<br/>protection&#160;level.</p>
<p style="position:absolute;top:367px;left:69px;white-space:nowrap" class="ft04">The&#160;content of CR4&#160;is 0H following&#160;a&#160;hardware reset.<br/>Control register&#160;CR4 was introduced&#160;in the Pentium processor.&#160;This register&#160;contains flags that&#160;enable certain new&#160;<br/>extensions provided in&#160;the Pentium processor:</p>
<p style="position:absolute;top:430px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:430px;left:95px;white-space:nowrap" class="ft04">VME — Virtual-8086&#160;mode&#160;extensions.&#160;Enables&#160;support for&#160;a virtual&#160;interrupt flag&#160;in virtual-8086 mode&#160;(see&#160;<br/><a href="o_fe12b1e2a880e0ce-987.html">Section 20.3, “Interrupt and&#160;Exception Handling&#160;in Virtual-8086&#160;Mode”).</a></p>
<p style="position:absolute;top:469px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:469px;left:95px;white-space:nowrap" class="ft04">PVI&#160;— Protected-mode virtual interrupts. Enables support&#160;for a&#160;virtual&#160;interrupt flag&#160;in protected&#160;mode&#160;(see&#160;<br/><a href="o_fe12b1e2a880e0ce-996.html">Section 20.4, “Protected-Mode Virtual Interrupts”).</a></p>
<p style="position:absolute;top:508px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:508px;left:95px;white-space:nowrap" class="ft04">TSD&#160;— Time-stamp&#160;disable. Restricts&#160;the execution&#160;of&#160;the RDTSC instruction to&#160;procedures running&#160;at&#160;<br/>privileged level&#160;0.</p>
<p style="position:absolute;top:547px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:547px;left:95px;white-space:nowrap" class="ft04">DE&#160;— Debugging extensions. Causes an&#160;undefined&#160;opcode (#UD)&#160;exception&#160;to be generated when&#160;debug&#160;<br/>registers DR4 and&#160;DR5&#160;are references&#160;for&#160;improved&#160;performance&#160;(see&#160;<a href="o_fe12b1e2a880e0ce-1023.html">Section 22.23.3,&#160;“Debug&#160;Registers DR4&#160;<br/>and DR5”</a>).</p>
<p style="position:absolute;top:602px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:603px;left:95px;white-space:nowrap" class="ft04">PSE — Page&#160;size&#160;extensions.&#160;Enables 4-MByte&#160;pages&#160;with&#160;32-bit paging&#160;when&#160;<a href="o_fe12b1e2a880e0ce-111.html">set (see Section 4.3, “32-Bit&#160;<br/>Paging”)</a>.</p>
<p style="position:absolute;top:641px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:642px;left:95px;white-space:nowrap" class="ft04">MCE — Machine-check enable.&#160;Enables the&#160;machine-check&#160;exception, allowing exception&#160;handling for certain&#160;<br/>hardware error&#160;cond<a href="o_fe12b1e2a880e0ce-507.html">itions (see Chapter&#160;15, “Machine-Check&#160;Architecture”).&#160;</a></p>
<p style="position:absolute;top:682px;left:69px;white-space:nowrap" class="ft02">The&#160;Intel486&#160;processor introduced&#160;five&#160;new flags&#160;in control register&#160;CR0:</p>
<p style="position:absolute;top:704px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:705px;left:95px;white-space:nowrap" class="ft02">NE —&#160;Numeric&#160;error.&#160;Enables the normal&#160;mechanism for reporting floating-point&#160;numeric&#160;errors.</p>
<p style="position:absolute;top:727px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:727px;left:95px;white-space:nowrap" class="ft02">WP&#160;— Write&#160;protect.&#160;Write-protects&#160;read-only pages&#160;against supervisor-mode&#160;accesses.</p>
<p style="position:absolute;top:749px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:750px;left:95px;white-space:nowrap" class="ft04">AM&#160;— Alignment mask. Controls&#160;whether alignment&#160;checking&#160;is performed.&#160;Operates&#160;in conjunction&#160;with&#160;the AC&#160;<br/>(Alignment Check) flag.</p>
<p style="position:absolute;top:788px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:789px;left:95px;white-space:nowrap" class="ft04">NW&#160;— Not write-through. Enables&#160;write-throughs&#160;and cache&#160;invalidation&#160;cycles&#160;when&#160;clear&#160;and disables&#160;invali-<br/>dation&#160;cycles&#160;and write-throughs that&#160;hit&#160;in the&#160;cache when&#160;set.&#160;</p>
<p style="position:absolute;top:827px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:828px;left:95px;white-space:nowrap" class="ft02">CD —&#160;Cache&#160;disable.&#160;Enables the&#160;internal cache&#160;when clear and&#160;disables the&#160;cache&#160;when&#160;set.</p>
<p style="position:absolute;top:852px;left:69px;white-space:nowrap" class="ft02">The&#160;Intel486&#160;processor introduced two new flags&#160;in control register&#160;CR3:</p>
<p style="position:absolute;top:874px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:874px;left:95px;white-space:nowrap" class="ft04">PCD&#160;— Page-level cache disable.&#160;The state of this flag&#160;is&#160;driven&#160;on the PCD# pin during bus cycles&#160;that&#160;are&#160;not&#160;<br/>paged,&#160;such&#160;as&#160;interrupt&#160;acknowledge&#160;cycles,&#160;when&#160;paging&#160;is&#160;enabled.&#160; &#160;The&#160;PCD#&#160;pin&#160;is&#160;used&#160;to&#160;control&#160;caching&#160;<br/>in an&#160;external cache&#160;on a&#160;cycle-by-cycle basis.</p>
<p style="position:absolute;top:929px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:930px;left:95px;white-space:nowrap" class="ft04">PWT&#160;— Page-level&#160;write-through.&#160;The state&#160;of&#160;this&#160;flag&#160;is&#160;driven&#160;on&#160;the PWT#&#160;pin during&#160;bus cycles that&#160;are not&#160;<br/>paged,&#160;such&#160;as interrupt&#160;acknowledge&#160;cycles,&#160;when paging&#160;is enabled. The&#160;PWT#&#160;pin is&#160;used&#160;to control write&#160;<br/>through in&#160;an&#160;external cache&#160;on a&#160;cycle-by-cycle basis.&#160;</p>
</div>
</body>
</html>
