;redcode
;assert 1
	SPL 0, <412
	CMP -207, <-126
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB <11, <-20
	ADD 210, 60
	SLT @-900, 2
	CMP @121, 106
	SPL 0, <412
	SUB #12, @200
	ADD 1, 111
	JMN -1, #2
	MOV @-127, 100
	ADD @-900, 2
	CMP @121, 106
	SPL 0, <412
	SUB @124, 906
	SUB 12, @10
	MOV #-900, 2
	SLT #-1, 2
	SPL 12, #10
	JMN <121, 106
	SLT 12, @10
	JMN -4, @-20
	MOV -1, <-20
	ADD 1, 100
	DAT <30, #9
	SPL 0, <412
	SLT 211, 700
	SLT 211, 700
	SUB @124, 906
	MOV -4, <-20
	SUB #300, 1
	SLT @121, @270
	MOV -4, <-20
	SUB <11, <-21
	SUB <11, <-21
	SUB <11, <-21
	ADD #300, 1
	SUB #30, 9
	ADD #30, 9
	CMP 300, 90
	CMP 0, -12
	MOV -1, <-20
	CMP 0, -12
	CMP #0, -41
	SLT @121, @270
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, <412
	MOV -1, <-20
	MOV -1, <-20
