// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module read_input (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        input_upper_0_V_din,
        input_upper_0_V_full_n,
        input_upper_0_V_write,
        input_upper_1_V_din,
        input_upper_1_V_full_n,
        input_upper_1_V_write,
        input_upper_2_V_din,
        input_upper_2_V_full_n,
        input_upper_2_V_write,
        input_lower_0_V_din,
        input_lower_0_V_full_n,
        input_lower_0_V_write,
        input_lower_1_V_din,
        input_lower_1_V_full_n,
        input_lower_1_V_write,
        input_lower_2_V_din,
        input_lower_2_V_full_n,
        input_lower_2_V_write,
        in_0_TDATA,
        in_0_TVALID,
        in_0_TREADY,
        in_1_TDATA,
        in_1_TVALID,
        in_1_TREADY,
        in_0_TKEEP,
        in_1_TKEEP,
        in_0_TSTRB,
        in_1_TSTRB,
        in_0_TLAST,
        in_1_TLAST
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_state2 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
output  [7:0] input_upper_0_V_din;
input   input_upper_0_V_full_n;
output   input_upper_0_V_write;
output  [7:0] input_upper_1_V_din;
input   input_upper_1_V_full_n;
output   input_upper_1_V_write;
output  [7:0] input_upper_2_V_din;
input   input_upper_2_V_full_n;
output   input_upper_2_V_write;
output  [7:0] input_lower_0_V_din;
input   input_lower_0_V_full_n;
output   input_lower_0_V_write;
output  [7:0] input_lower_1_V_din;
input   input_lower_1_V_full_n;
output   input_lower_1_V_write;
output  [7:0] input_lower_2_V_din;
input   input_lower_2_V_full_n;
output   input_lower_2_V_write;
input  [63:0] in_0_TDATA;
input   in_0_TVALID;
output   in_0_TREADY;
input  [63:0] in_1_TDATA;
input   in_1_TVALID;
output   in_1_TREADY;
input  [7:0] in_0_TKEEP;
input  [7:0] in_1_TKEEP;
input  [7:0] in_0_TSTRB;
input  [7:0] in_1_TSTRB;
input  [0:0] in_0_TLAST;
input  [0:0] in_1_TLAST;

reg ap_done;
reg ap_idle;
reg start_write;
reg[7:0] input_upper_0_V_din;
reg input_upper_0_V_write;
reg[7:0] input_upper_1_V_din;
reg input_upper_1_V_write;
reg[7:0] input_upper_2_V_din;
reg input_upper_2_V_write;
reg[7:0] input_lower_0_V_din;
reg input_lower_0_V_write;
reg[7:0] input_lower_1_V_din;
reg input_lower_1_V_write;
reg[7:0] input_lower_2_V_din;
reg input_lower_2_V_write;
reg in_0_TREADY;
reg in_1_TREADY;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [0:0] guard_variable_for_r;
reg   [63:0] last_in_data_V_0;
reg   [63:0] last_in_data_V_1;
reg   [1:0] state;
reg    input_upper_0_V_blk_n;
wire    ap_CS_fsm_state2;
reg   [1:0] state_load_reg_570;
reg    input_upper_1_V_blk_n;
reg    input_upper_2_V_blk_n;
reg    input_lower_0_V_blk_n;
reg    input_lower_1_V_blk_n;
reg    input_lower_2_V_blk_n;
reg    in_0_TDATA_blk_n;
wire   [0:0] icmp_ln11_fu_400_p2;
reg    in_1_TDATA_blk_n;
reg   [7:0] reg_348;
reg    ap_block_state1;
reg   [7:0] reg_354;
reg   [7:0] tmp_45_reg_577;
reg   [7:0] tmp_46_reg_582;
reg   [7:0] tmp_48_reg_587;
reg   [7:0] tmp_49_reg_592;
reg   [63:0] p_Val2_1_reg_164;
reg   [63:0] p_Val2_s_reg_175;
reg    ap_block_state2;
wire   [7:0] tmp_fu_488_p1;
wire   [7:0] tmp_34_fu_504_p1;
wire   [7:0] tmp_17_fu_472_p1;
wire   [7:0] tmp_6_fu_493_p1;
wire   [7:0] tmp_37_fu_509_p1;
wire   [7:0] tmp_20_fu_477_p1;
wire   [63:0] p_Val2_2_fu_372_p3;
wire   [63:0] p_Val2_3_fu_384_p3;
reg   [63:0] grp_fu_270_p1;
reg   [63:0] grp_fu_284_p1;
reg   [63:0] grp_fu_297_p1;
reg   [63:0] grp_fu_311_p1;
reg   [1:0] ap_NS_fsm;
wire    regslice_both_in_0_V_data_V_U_apdone_blk;
wire   [63:0] in_0_TDATA_int;
wire    in_0_TVALID_int;
reg    in_0_TREADY_int;
wire    regslice_both_in_0_V_data_V_U_ack_in;
wire    regslice_both_in_1_V_data_V_U_apdone_blk;
wire   [63:0] in_1_TDATA_int;
wire    in_1_TVALID_int;
reg    in_1_TREADY_int;
wire    regslice_both_in_1_V_data_V_U_ack_in;
wire    regslice_both_in_0_V_keep_V_U_apdone_blk;
wire   [7:0] in_0_TKEEP_int;
wire    regslice_both_in_0_V_keep_V_U_vld_out;
wire    regslice_both_in_0_V_keep_V_U_ack_in;
wire    regslice_both_in_1_V_keep_V_U_apdone_blk;
wire   [7:0] in_1_TKEEP_int;
wire    regslice_both_in_1_V_keep_V_U_vld_out;
wire    regslice_both_in_1_V_keep_V_U_ack_in;
wire    regslice_both_in_0_V_strb_V_U_apdone_blk;
wire   [7:0] in_0_TSTRB_int;
wire    regslice_both_in_0_V_strb_V_U_vld_out;
wire    regslice_both_in_0_V_strb_V_U_ack_in;
wire    regslice_both_in_1_V_strb_V_U_apdone_blk;
wire   [7:0] in_1_TSTRB_int;
wire    regslice_both_in_1_V_strb_V_U_vld_out;
wire    regslice_both_in_1_V_strb_V_U_ack_in;
wire    regslice_both_in_0_V_last_V_U_apdone_blk;
wire   [0:0] in_0_TLAST_int;
wire    regslice_both_in_0_V_last_V_U_vld_out;
wire    regslice_both_in_0_V_last_V_U_ack_in;
wire    regslice_both_in_1_V_last_V_U_apdone_blk;
wire   [0:0] in_1_TLAST_int;
wire    regslice_both_in_1_V_last_V_U_vld_out;
wire    regslice_both_in_1_V_last_V_U_ack_in;
reg    ap_condition_508;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'd1;
#0 guard_variable_for_r = 1'd0;
#0 last_in_data_V_0 = 64'd0;
#0 last_in_data_V_1 = 64'd0;
#0 state = 2'd0;
end

regslice_both #(
    .DataWidth( 64 ))
regslice_both_in_0_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(in_0_TDATA),
    .vld_in(in_0_TVALID),
    .ack_in(regslice_both_in_0_V_data_V_U_ack_in),
    .data_out(in_0_TDATA_int),
    .vld_out(in_0_TVALID_int),
    .ack_out(in_0_TREADY_int),
    .apdone_blk(regslice_both_in_0_V_data_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 64 ))
regslice_both_in_1_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(in_1_TDATA),
    .vld_in(in_1_TVALID),
    .ack_in(regslice_both_in_1_V_data_V_U_ack_in),
    .data_out(in_1_TDATA_int),
    .vld_out(in_1_TVALID_int),
    .ack_out(in_1_TREADY_int),
    .apdone_blk(regslice_both_in_1_V_data_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 8 ))
regslice_both_in_0_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(in_0_TKEEP),
    .vld_in(in_0_TVALID),
    .ack_in(regslice_both_in_0_V_keep_V_U_ack_in),
    .data_out(in_0_TKEEP_int),
    .vld_out(regslice_both_in_0_V_keep_V_U_vld_out),
    .ack_out(in_0_TREADY_int),
    .apdone_blk(regslice_both_in_0_V_keep_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 8 ))
regslice_both_in_1_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(in_1_TKEEP),
    .vld_in(in_1_TVALID),
    .ack_in(regslice_both_in_1_V_keep_V_U_ack_in),
    .data_out(in_1_TKEEP_int),
    .vld_out(regslice_both_in_1_V_keep_V_U_vld_out),
    .ack_out(in_1_TREADY_int),
    .apdone_blk(regslice_both_in_1_V_keep_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 8 ))
regslice_both_in_0_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(in_0_TSTRB),
    .vld_in(in_0_TVALID),
    .ack_in(regslice_both_in_0_V_strb_V_U_ack_in),
    .data_out(in_0_TSTRB_int),
    .vld_out(regslice_both_in_0_V_strb_V_U_vld_out),
    .ack_out(in_0_TREADY_int),
    .apdone_blk(regslice_both_in_0_V_strb_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 8 ))
regslice_both_in_1_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(in_1_TSTRB),
    .vld_in(in_1_TVALID),
    .ack_in(regslice_both_in_1_V_strb_V_U_ack_in),
    .data_out(in_1_TSTRB_int),
    .vld_out(regslice_both_in_1_V_strb_V_U_vld_out),
    .ack_out(in_1_TREADY_int),
    .apdone_blk(regslice_both_in_1_V_strb_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 1 ))
regslice_both_in_0_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(in_0_TLAST),
    .vld_in(in_0_TVALID),
    .ack_in(regslice_both_in_0_V_last_V_U_ack_in),
    .data_out(in_0_TLAST_int),
    .vld_out(regslice_both_in_0_V_last_V_U_vld_out),
    .ack_out(in_0_TREADY_int),
    .apdone_blk(regslice_both_in_0_V_last_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 1 ))
regslice_both_in_1_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(in_1_TLAST),
    .vld_in(in_1_TVALID),
    .ack_in(regslice_both_in_1_V_last_V_U_ack_in),
    .data_out(in_1_TLAST_int),
    .vld_out(regslice_both_in_1_V_last_V_U_vld_out),
    .ack_out(in_1_TREADY_int),
    .apdone_blk(regslice_both_in_1_V_last_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_508)) begin
        if ((state == 2'd0)) begin
            state <= 2'd1;
        end else if ((state == 2'd1)) begin
            state <= 2'd2;
        end else if ((state == 2'd2)) begin
            state <= 2'd3;
        end else if ((state == 2'd3)) begin
            state <= 2'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state2))) begin
        last_in_data_V_0 <= p_Val2_s_reg_175;
        last_in_data_V_1 <= p_Val2_1_reg_164;
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (icmp_ln11_fu_400_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_1_reg_164 <= in_1_TDATA_int;
        p_Val2_s_reg_175 <= in_0_TDATA_int;
    end
end

always @ (posedge ap_clk) begin
    if (((~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd3) & (1'b1 == ap_CS_fsm_state1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd2) & (1'b1 == ap_CS_fsm_state1)))) begin
        reg_348 <= {{p_Val2_2_fu_372_p3[63:56]}};
        reg_354 <= {{p_Val2_3_fu_384_p3[63:56]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        state_load_reg_570 <= state;
    end
end

always @ (posedge ap_clk) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd3) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_45_reg_577 <= {{p_Val2_2_fu_372_p3[47:40]}};
        tmp_46_reg_582 <= {{p_Val2_2_fu_372_p3[55:48]}};
        tmp_48_reg_587 <= {{p_Val2_3_fu_384_p3[47:40]}};
        tmp_49_reg_592 <= {{p_Val2_3_fu_384_p3[55:48]}};
    end
end

always @ (*) begin
    if ((~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((((state_load_reg_570 == 2'd2) & (1'b1 == ap_CS_fsm_state2)) | ((state_load_reg_570 == 2'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        grp_fu_270_p1 = p_Val2_s_reg_175;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_270_p1 = in_0_TDATA_int;
    end else begin
        grp_fu_270_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_284_p1 = p_Val2_s_reg_175;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_284_p1 = in_0_TDATA_int;
    end else begin
        grp_fu_284_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((state_load_reg_570 == 2'd2) & (1'b1 == ap_CS_fsm_state2)) | ((state_load_reg_570 == 2'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        grp_fu_297_p1 = p_Val2_1_reg_164;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_297_p1 = in_1_TDATA_int;
    end else begin
        grp_fu_297_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_311_p1 = p_Val2_1_reg_164;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_311_p1 = in_1_TDATA_int;
    end else begin
        grp_fu_311_p1 = 'bx;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (icmp_ln11_fu_400_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        in_0_TDATA_blk_n = in_0_TVALID_int;
    end else begin
        in_0_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((in_0_TVALID == 1'b1) & (regslice_both_in_0_V_data_V_U_ack_in == 1'b1))) begin
        in_0_TREADY = 1'b1;
    end else begin
        in_0_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (icmp_ln11_fu_400_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        in_0_TREADY_int = 1'b1;
    end else begin
        in_0_TREADY_int = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (icmp_ln11_fu_400_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        in_1_TDATA_blk_n = in_1_TVALID_int;
    end else begin
        in_1_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((in_1_TVALID == 1'b1) & (regslice_both_in_1_V_data_V_U_ack_in == 1'b1))) begin
        in_1_TREADY = 1'b1;
    end else begin
        in_1_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (icmp_ln11_fu_400_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        in_1_TREADY_int = 1'b1;
    end else begin
        in_1_TREADY_int = 1'b0;
    end
end

always @ (*) begin
    if ((((state_load_reg_570 == 2'd0) & (1'b1 == ap_CS_fsm_state2)) | ((state_load_reg_570 == 2'd3) & (1'b1 == ap_CS_fsm_state2)) | ((state_load_reg_570 == 2'd2) & (1'b1 == ap_CS_fsm_state2)) | ((state_load_reg_570 == 2'd1) & (1'b1 == ap_CS_fsm_state2)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (state == 2'd1) & (1'b1 == ap_CS_fsm_state1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (state == 2'd0) & (1'b1 == ap_CS_fsm_state1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (state == 2'd3) & (1'b1 == ap_CS_fsm_state1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (state == 2'd2) & (1'b1 == ap_CS_fsm_state1)))) begin
        input_lower_0_V_blk_n = input_lower_0_V_full_n;
    end else begin
        input_lower_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (state_load_reg_570 == 2'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        input_lower_0_V_din = {{p_Val2_1_reg_164[31:24]}};
    end else if ((~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (state_load_reg_570 == 2'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        input_lower_0_V_din = {{grp_fu_297_p1[15:8]}};
    end else if ((~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (state_load_reg_570 == 2'd2) & (1'b1 == ap_CS_fsm_state2))) begin
        input_lower_0_V_din = reg_354;
    end else if ((~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (state_load_reg_570 == 2'd3) & (1'b1 == ap_CS_fsm_state2))) begin
        input_lower_0_V_din = tmp_48_reg_587;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        input_lower_0_V_din = tmp_6_fu_493_p1;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        input_lower_0_V_din = {{p_Val2_3_fu_384_p3[55:48]}};
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd2) & (1'b1 == ap_CS_fsm_state1))) begin
        input_lower_0_V_din = {{p_Val2_3_fu_384_p3[39:32]}};
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd3) & (1'b1 == ap_CS_fsm_state1))) begin
        input_lower_0_V_din = {{p_Val2_3_fu_384_p3[23:16]}};
    end else begin
        input_lower_0_V_din = 'bx;
    end
end

always @ (*) begin
    if (((~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (state_load_reg_570 == 2'd0) & (1'b1 == ap_CS_fsm_state2)) | (~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (state_load_reg_570 == 2'd3) & (1'b1 == ap_CS_fsm_state2)) | (~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (state_load_reg_570 == 2'd2) & (1'b1 == ap_CS_fsm_state2)) | (~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (state_load_reg_570 == 2'd1) & (1'b1 == ap_CS_fsm_state2)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd1) & (1'b1 == ap_CS_fsm_state1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd0) & (1'b1 == ap_CS_fsm_state1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd3) & (1'b1 == ap_CS_fsm_state1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd2) & (1'b1 == ap_CS_fsm_state1)))) begin
        input_lower_0_V_write = 1'b1;
    end else begin
        input_lower_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((state_load_reg_570 == 2'd0) & (1'b1 == ap_CS_fsm_state2)) | ((state_load_reg_570 == 2'd3) & (1'b1 == ap_CS_fsm_state2)) | ((state_load_reg_570 == 2'd2) & (1'b1 == ap_CS_fsm_state2)) | ((state_load_reg_570 == 2'd1) & (1'b1 == ap_CS_fsm_state2)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (state == 2'd1) & (1'b1 == ap_CS_fsm_state1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (state == 2'd0) & (1'b1 == ap_CS_fsm_state1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (state == 2'd3) & (1'b1 == ap_CS_fsm_state1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (state == 2'd2) & (1'b1 == ap_CS_fsm_state1)))) begin
        input_lower_1_V_blk_n = input_lower_1_V_full_n;
    end else begin
        input_lower_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (state_load_reg_570 == 2'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        input_lower_1_V_din = {{p_Val2_1_reg_164[39:32]}};
    end else if ((~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (state_load_reg_570 == 2'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        input_lower_1_V_din = {{grp_fu_311_p1[23:16]}};
    end else if ((~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (state_load_reg_570 == 2'd2) & (1'b1 == ap_CS_fsm_state2))) begin
        input_lower_1_V_din = tmp_37_fu_509_p1;
    end else if ((~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (state_load_reg_570 == 2'd3) & (1'b1 == ap_CS_fsm_state2))) begin
        input_lower_1_V_din = tmp_49_reg_592;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        input_lower_1_V_din = {{grp_fu_297_p1[15:8]}};
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        input_lower_1_V_din = {{p_Val2_3_fu_384_p3[63:56]}};
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd2) & (1'b1 == ap_CS_fsm_state1))) begin
        input_lower_1_V_din = {{p_Val2_3_fu_384_p3[47:40]}};
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd3) & (1'b1 == ap_CS_fsm_state1))) begin
        input_lower_1_V_din = {{p_Val2_3_fu_384_p3[31:24]}};
    end else begin
        input_lower_1_V_din = 'bx;
    end
end

always @ (*) begin
    if (((~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (state_load_reg_570 == 2'd0) & (1'b1 == ap_CS_fsm_state2)) | (~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (state_load_reg_570 == 2'd3) & (1'b1 == ap_CS_fsm_state2)) | (~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (state_load_reg_570 == 2'd2) & (1'b1 == ap_CS_fsm_state2)) | (~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (state_load_reg_570 == 2'd1) & (1'b1 == ap_CS_fsm_state2)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd1) & (1'b1 == ap_CS_fsm_state1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd0) & (1'b1 == ap_CS_fsm_state1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd3) & (1'b1 == ap_CS_fsm_state1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd2) & (1'b1 == ap_CS_fsm_state1)))) begin
        input_lower_1_V_write = 1'b1;
    end else begin
        input_lower_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((state_load_reg_570 == 2'd0) & (1'b1 == ap_CS_fsm_state2)) | ((state_load_reg_570 == 2'd3) & (1'b1 == ap_CS_fsm_state2)) | ((state_load_reg_570 == 2'd2) & (1'b1 == ap_CS_fsm_state2)) | ((state_load_reg_570 == 2'd1) & (1'b1 == ap_CS_fsm_state2)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (state == 2'd1) & (1'b1 == ap_CS_fsm_state1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (state == 2'd0) & (1'b1 == ap_CS_fsm_state1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (state == 2'd3) & (1'b1 == ap_CS_fsm_state1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (state == 2'd2) & (1'b1 == ap_CS_fsm_state1)))) begin
        input_lower_2_V_blk_n = input_lower_2_V_full_n;
    end else begin
        input_lower_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (state_load_reg_570 == 2'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        input_lower_2_V_din = {{p_Val2_1_reg_164[47:40]}};
    end else if ((~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (state_load_reg_570 == 2'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        input_lower_2_V_din = {{p_Val2_1_reg_164[31:24]}};
    end else if ((~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (state_load_reg_570 == 2'd2) & (1'b1 == ap_CS_fsm_state2))) begin
        input_lower_2_V_din = {{grp_fu_297_p1[15:8]}};
    end else if ((~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (state_load_reg_570 == 2'd3) & (1'b1 == ap_CS_fsm_state2))) begin
        input_lower_2_V_din = reg_354;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        input_lower_2_V_din = {{grp_fu_311_p1[23:16]}};
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        input_lower_2_V_din = tmp_20_fu_477_p1;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd2) & (1'b1 == ap_CS_fsm_state1))) begin
        input_lower_2_V_din = {{p_Val2_3_fu_384_p3[55:48]}};
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd3) & (1'b1 == ap_CS_fsm_state1))) begin
        input_lower_2_V_din = {{p_Val2_3_fu_384_p3[39:32]}};
    end else begin
        input_lower_2_V_din = 'bx;
    end
end

always @ (*) begin
    if (((~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (state_load_reg_570 == 2'd0) & (1'b1 == ap_CS_fsm_state2)) | (~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (state_load_reg_570 == 2'd3) & (1'b1 == ap_CS_fsm_state2)) | (~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (state_load_reg_570 == 2'd2) & (1'b1 == ap_CS_fsm_state2)) | (~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (state_load_reg_570 == 2'd1) & (1'b1 == ap_CS_fsm_state2)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd1) & (1'b1 == ap_CS_fsm_state1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd0) & (1'b1 == ap_CS_fsm_state1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd3) & (1'b1 == ap_CS_fsm_state1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd2) & (1'b1 == ap_CS_fsm_state1)))) begin
        input_lower_2_V_write = 1'b1;
    end else begin
        input_lower_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((state_load_reg_570 == 2'd0) & (1'b1 == ap_CS_fsm_state2)) | ((state_load_reg_570 == 2'd3) & (1'b1 == ap_CS_fsm_state2)) | ((state_load_reg_570 == 2'd2) & (1'b1 == ap_CS_fsm_state2)) | ((state_load_reg_570 == 2'd1) & (1'b1 == ap_CS_fsm_state2)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (state == 2'd1) & (1'b1 == ap_CS_fsm_state1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (state == 2'd0) & (1'b1 == ap_CS_fsm_state1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (state == 2'd3) & (1'b1 == ap_CS_fsm_state1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (state == 2'd2) & (1'b1 == ap_CS_fsm_state1)))) begin
        input_upper_0_V_blk_n = input_upper_0_V_full_n;
    end else begin
        input_upper_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (state_load_reg_570 == 2'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        input_upper_0_V_din = {{p_Val2_s_reg_175[31:24]}};
    end else if ((~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (state_load_reg_570 == 2'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        input_upper_0_V_din = {{grp_fu_270_p1[15:8]}};
    end else if ((~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (state_load_reg_570 == 2'd2) & (1'b1 == ap_CS_fsm_state2))) begin
        input_upper_0_V_din = reg_348;
    end else if ((~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (state_load_reg_570 == 2'd3) & (1'b1 == ap_CS_fsm_state2))) begin
        input_upper_0_V_din = tmp_45_reg_577;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        input_upper_0_V_din = tmp_fu_488_p1;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        input_upper_0_V_din = {{p_Val2_2_fu_372_p3[55:48]}};
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd2) & (1'b1 == ap_CS_fsm_state1))) begin
        input_upper_0_V_din = {{p_Val2_2_fu_372_p3[39:32]}};
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd3) & (1'b1 == ap_CS_fsm_state1))) begin
        input_upper_0_V_din = {{p_Val2_2_fu_372_p3[23:16]}};
    end else begin
        input_upper_0_V_din = 'bx;
    end
end

always @ (*) begin
    if (((~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (state_load_reg_570 == 2'd0) & (1'b1 == ap_CS_fsm_state2)) | (~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (state_load_reg_570 == 2'd3) & (1'b1 == ap_CS_fsm_state2)) | (~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (state_load_reg_570 == 2'd2) & (1'b1 == ap_CS_fsm_state2)) | (~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (state_load_reg_570 == 2'd1) & (1'b1 == ap_CS_fsm_state2)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd1) & (1'b1 == ap_CS_fsm_state1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd0) & (1'b1 == ap_CS_fsm_state1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd3) & (1'b1 == ap_CS_fsm_state1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd2) & (1'b1 == ap_CS_fsm_state1)))) begin
        input_upper_0_V_write = 1'b1;
    end else begin
        input_upper_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((state_load_reg_570 == 2'd0) & (1'b1 == ap_CS_fsm_state2)) | ((state_load_reg_570 == 2'd3) & (1'b1 == ap_CS_fsm_state2)) | ((state_load_reg_570 == 2'd2) & (1'b1 == ap_CS_fsm_state2)) | ((state_load_reg_570 == 2'd1) & (1'b1 == ap_CS_fsm_state2)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (state == 2'd1) & (1'b1 == ap_CS_fsm_state1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (state == 2'd0) & (1'b1 == ap_CS_fsm_state1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (state == 2'd3) & (1'b1 == ap_CS_fsm_state1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (state == 2'd2) & (1'b1 == ap_CS_fsm_state1)))) begin
        input_upper_1_V_blk_n = input_upper_1_V_full_n;
    end else begin
        input_upper_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (state_load_reg_570 == 2'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        input_upper_1_V_din = {{p_Val2_s_reg_175[39:32]}};
    end else if ((~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (state_load_reg_570 == 2'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        input_upper_1_V_din = {{grp_fu_284_p1[23:16]}};
    end else if ((~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (state_load_reg_570 == 2'd2) & (1'b1 == ap_CS_fsm_state2))) begin
        input_upper_1_V_din = tmp_34_fu_504_p1;
    end else if ((~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (state_load_reg_570 == 2'd3) & (1'b1 == ap_CS_fsm_state2))) begin
        input_upper_1_V_din = tmp_46_reg_582;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        input_upper_1_V_din = {{grp_fu_270_p1[15:8]}};
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        input_upper_1_V_din = {{p_Val2_2_fu_372_p3[63:56]}};
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd2) & (1'b1 == ap_CS_fsm_state1))) begin
        input_upper_1_V_din = {{p_Val2_2_fu_372_p3[47:40]}};
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd3) & (1'b1 == ap_CS_fsm_state1))) begin
        input_upper_1_V_din = {{p_Val2_2_fu_372_p3[31:24]}};
    end else begin
        input_upper_1_V_din = 'bx;
    end
end

always @ (*) begin
    if (((~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (state_load_reg_570 == 2'd0) & (1'b1 == ap_CS_fsm_state2)) | (~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (state_load_reg_570 == 2'd3) & (1'b1 == ap_CS_fsm_state2)) | (~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (state_load_reg_570 == 2'd2) & (1'b1 == ap_CS_fsm_state2)) | (~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (state_load_reg_570 == 2'd1) & (1'b1 == ap_CS_fsm_state2)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd1) & (1'b1 == ap_CS_fsm_state1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd0) & (1'b1 == ap_CS_fsm_state1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd3) & (1'b1 == ap_CS_fsm_state1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd2) & (1'b1 == ap_CS_fsm_state1)))) begin
        input_upper_1_V_write = 1'b1;
    end else begin
        input_upper_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((state_load_reg_570 == 2'd0) & (1'b1 == ap_CS_fsm_state2)) | ((state_load_reg_570 == 2'd3) & (1'b1 == ap_CS_fsm_state2)) | ((state_load_reg_570 == 2'd2) & (1'b1 == ap_CS_fsm_state2)) | ((state_load_reg_570 == 2'd1) & (1'b1 == ap_CS_fsm_state2)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (state == 2'd1) & (1'b1 == ap_CS_fsm_state1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (state == 2'd0) & (1'b1 == ap_CS_fsm_state1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (state == 2'd3) & (1'b1 == ap_CS_fsm_state1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (state == 2'd2) & (1'b1 == ap_CS_fsm_state1)))) begin
        input_upper_2_V_blk_n = input_upper_2_V_full_n;
    end else begin
        input_upper_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (state_load_reg_570 == 2'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        input_upper_2_V_din = {{p_Val2_s_reg_175[47:40]}};
    end else if ((~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (state_load_reg_570 == 2'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        input_upper_2_V_din = {{p_Val2_s_reg_175[31:24]}};
    end else if ((~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (state_load_reg_570 == 2'd2) & (1'b1 == ap_CS_fsm_state2))) begin
        input_upper_2_V_din = {{grp_fu_270_p1[15:8]}};
    end else if ((~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (state_load_reg_570 == 2'd3) & (1'b1 == ap_CS_fsm_state2))) begin
        input_upper_2_V_din = reg_348;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        input_upper_2_V_din = {{grp_fu_284_p1[23:16]}};
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        input_upper_2_V_din = tmp_17_fu_472_p1;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd2) & (1'b1 == ap_CS_fsm_state1))) begin
        input_upper_2_V_din = {{p_Val2_2_fu_372_p3[55:48]}};
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd3) & (1'b1 == ap_CS_fsm_state1))) begin
        input_upper_2_V_din = {{p_Val2_2_fu_372_p3[39:32]}};
    end else begin
        input_upper_2_V_din = 'bx;
    end
end

always @ (*) begin
    if (((~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (state_load_reg_570 == 2'd0) & (1'b1 == ap_CS_fsm_state2)) | (~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (state_load_reg_570 == 2'd3) & (1'b1 == ap_CS_fsm_state2)) | (~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (state_load_reg_570 == 2'd2) & (1'b1 == ap_CS_fsm_state2)) | (~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (state_load_reg_570 == 2'd1) & (1'b1 == ap_CS_fsm_state2)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd1) & (1'b1 == ap_CS_fsm_state1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd0) & (1'b1 == ap_CS_fsm_state1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd3) & (1'b1 == ap_CS_fsm_state1)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (state == 2'd2) & (1'b1 == ap_CS_fsm_state1)))) begin
        input_upper_2_V_write = 1'b1;
    end else begin
        input_upper_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~(((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2 = (((state_load_reg_570 == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd2) & (input_upper_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state_load_reg_570 == 2'd1) & (input_upper_0_V_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_508 = (~((real_start == 1'b0) | (ap_done_reg == 1'b1) | ((state == 2'd1) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd1) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd0) & (input_upper_0_V_full_n == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_1_TVALID_int == 1'b0)) | ((icmp_ln11_fu_400_p2 == 1'd0) & (in_0_TVALID_int == 1'b0)) | ((state == 2'd3) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd3) & (input_upper_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_lower_0_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_2_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_1_V_full_n == 1'b0)) | ((state == 2'd2) & (input_upper_0_V_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state1));
end

assign ap_ready = internal_ap_ready;

assign icmp_ln11_fu_400_p2 = ((state == 2'd3) ? 1'b1 : 1'b0);

assign p_Val2_2_fu_372_p3 = ((guard_variable_for_r[0:0] === 1'b1) ? last_in_data_V_0 : 64'd0);

assign p_Val2_3_fu_384_p3 = ((guard_variable_for_r[0:0] === 1'b1) ? last_in_data_V_1 : 64'd0);

assign start_out = real_start;

assign tmp_17_fu_472_p1 = in_0_TDATA_int[7:0];

assign tmp_20_fu_477_p1 = in_1_TDATA_int[7:0];

assign tmp_34_fu_504_p1 = p_Val2_s_reg_175[7:0];

assign tmp_37_fu_509_p1 = p_Val2_1_reg_164[7:0];

assign tmp_6_fu_493_p1 = in_1_TDATA_int[7:0];

assign tmp_fu_488_p1 = in_0_TDATA_int[7:0];

endmodule //read_input
