// Seed: 81497327
module module_0 #(
    parameter id_6 = 32'd28,
    parameter id_7 = 32'd41
) (
    input tri id_0,
    input supply0 id_1,
    input supply1 id_2
    , id_4
);
  assign id_4 = 1'h0 === 1 - id_4;
  wire id_5;
  defparam id_6.id_7 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1,
    input supply1 id_2
    , id_20,
    input wire id_3,
    output wand id_4,
    output supply1 id_5,
    input wor id_6,
    output wire id_7,
    input wor id_8,
    input logic id_9,
    input wire id_10,
    input wand id_11,
    output wand id_12,
    output logic id_13
    , id_21,
    inout uwire id_14,
    output tri id_15,
    input wand id_16,
    input supply1 id_17,
    output supply1 id_18
);
  assign id_4 = 1;
  wire id_22;
  module_0(
      id_3, id_10, id_8
  );
  initial begin
    id_13 <= id_9;
    id_13 <= id_21;
  end
endmodule
