Cycle 1
lw:IF
Cycle 2
lw:IDCycle 3
lw:EX RegDst=0 ALUSrc=1 Branch=0 MemRead=1 MemWrite=0 RegWrite=1 MemtoReg=1
beq:IF
sub:IF
Cycle 4
lw:MEM Branch=0 MemRead=1 MemWrite=0 RegWrite=1 MemtoReg=1
beq:ID
sub:ID
beq:IF
Cycle 5
lw:WB RegWrite=1 MemtoReg=1
sub:EX RegDst=1 ALUSrc=0 Branch=0 MemRead=0 MemWrite=0 RegWrite=1 MemtoReg=0
beq:ID
sub:IF
Cycle 6
beq:EX RegDst=X ALUSrc=0 Branch=1 MemRead=0 MemWrite=0 RegWrite=0 MemtoReg=X
sub:MEM Branch=0 MemRead=0 MemWrite=0 RegWrite=1 MemtoReg=0
beq:EX RegDst=X ALUSrc=0 Branch=1 MemRead=0 MemWrite=0 RegWrite=0 MemtoReg=X
sub:ID
sw:IF
Cycle 7
beq:MEM Branch=1 MemRead=0 MemWrite=0 RegWrite=0 MemtoReg=X
sub:WB RegWrite=1 MemtoReg=0
sub:EX RegDst=1 ALUSrc=0 Branch=0 MemRead=0 MemWrite=0 RegWrite=1 MemtoReg=0
sw:ID
Cycle 8
sub:WB RegWrite=1 MemtoReg=0
sub:MEM Branch=0 MemRead=0 MemWrite=0 RegWrite=1 MemtoReg=0
sw:EX RegDst=X ALUSrc=1 Branch=0 MemRead=0 MemWrite=1 RegWrite=0 MemtoReg=X
Cycle 9
beq:MEM Branch=1 MemRead=0 MemWrite=0 RegWrite=0 MemtoReg=X
sub:WB RegWrite=1 MemtoReg=0
Cycle 10
sub:WB RegWrite=1 MemtoReg=0
Cycle 11
sw:MEM Branch=0 MemRead=0 MemWrite=1 RegWrite=0 MemtoReg=X
Cycle 12
sw:WB RegWrite=0 MemtoReg=X
