Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar 21 11:34:31 2022
| Host         : Martim running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file wrapper_4_timing_summary_routed.rpt -pb wrapper_4_timing_summary_routed.pb -rpx wrapper_4_timing_summary_routed.rpx -warn_on_violation
| Design       : wrapper_4
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.711        0.000                      0                  291        0.161        0.000                      0                  291        4.500        0.000                       0                   116  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.711        0.000                      0                  291        0.161        0.000                      0                  291        4.500        0.000                       0                   116  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.711ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 debouncerD/s_debounceCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerD/s_debounceCnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 1.021ns (25.148%)  route 3.039ns (74.852%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.730     5.333    debouncerD/CLK
    SLICE_X84Y56         FDRE                                         r  debouncerD/s_debounceCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y56         FDRE (Prop_fdre_C_Q)         0.478     5.811 r  debouncerD/s_debounceCnt_reg[19]/Q
                         net (fo=4, routed)           1.344     7.155    debouncerD/s_debounceCnt_reg_n_0_[19]
    SLICE_X84Y52         LUT3 (Prop_lut3_I1_O)        0.295     7.450 r  debouncerD/s_debounceCnt[22]_i_7__0/O
                         net (fo=1, routed)           0.670     8.120    debouncerD/s_debounceCnt[22]_i_7__0_n_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124     8.244 r  debouncerD/s_debounceCnt[22]_i_2__0/O
                         net (fo=17, routed)          0.493     8.737    debouncerD/s_debounceCnt[22]_i_2__0_n_0
    SLICE_X84Y56         LUT2 (Prop_lut2_I0_O)        0.124     8.861 r  debouncerD/s_debounceCnt[23]_i_2__0/O
                         net (fo=8, routed)           0.531     9.393    debouncerD/s_debounceCnt[23]_i_2__0_n_0
    SLICE_X84Y54         FDRE                                         r  debouncerD/s_debounceCnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.610    15.033    debouncerD/CLK
    SLICE_X84Y54         FDRE                                         r  debouncerD/s_debounceCnt_reg[10]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X84Y54         FDRE (Setup_fdre_C_CE)      -0.169    15.103    debouncerD/s_debounceCnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -9.393    
  -------------------------------------------------------------------
                         slack                                  5.711    

Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 debouncerD/s_debounceCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerD/s_debounceCnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 1.021ns (25.148%)  route 3.039ns (74.852%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.730     5.333    debouncerD/CLK
    SLICE_X84Y56         FDRE                                         r  debouncerD/s_debounceCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y56         FDRE (Prop_fdre_C_Q)         0.478     5.811 r  debouncerD/s_debounceCnt_reg[19]/Q
                         net (fo=4, routed)           1.344     7.155    debouncerD/s_debounceCnt_reg_n_0_[19]
    SLICE_X84Y52         LUT3 (Prop_lut3_I1_O)        0.295     7.450 r  debouncerD/s_debounceCnt[22]_i_7__0/O
                         net (fo=1, routed)           0.670     8.120    debouncerD/s_debounceCnt[22]_i_7__0_n_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124     8.244 r  debouncerD/s_debounceCnt[22]_i_2__0/O
                         net (fo=17, routed)          0.493     8.737    debouncerD/s_debounceCnt[22]_i_2__0_n_0
    SLICE_X84Y56         LUT2 (Prop_lut2_I0_O)        0.124     8.861 r  debouncerD/s_debounceCnt[23]_i_2__0/O
                         net (fo=8, routed)           0.531     9.393    debouncerD/s_debounceCnt[23]_i_2__0_n_0
    SLICE_X84Y54         FDRE                                         r  debouncerD/s_debounceCnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.610    15.033    debouncerD/CLK
    SLICE_X84Y54         FDRE                                         r  debouncerD/s_debounceCnt_reg[12]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X84Y54         FDRE (Setup_fdre_C_CE)      -0.169    15.103    debouncerD/s_debounceCnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -9.393    
  -------------------------------------------------------------------
                         slack                                  5.711    

Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 debouncerD/s_debounceCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerD/s_debounceCnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 1.021ns (25.148%)  route 3.039ns (74.852%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.730     5.333    debouncerD/CLK
    SLICE_X84Y56         FDRE                                         r  debouncerD/s_debounceCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y56         FDRE (Prop_fdre_C_Q)         0.478     5.811 r  debouncerD/s_debounceCnt_reg[19]/Q
                         net (fo=4, routed)           1.344     7.155    debouncerD/s_debounceCnt_reg_n_0_[19]
    SLICE_X84Y52         LUT3 (Prop_lut3_I1_O)        0.295     7.450 r  debouncerD/s_debounceCnt[22]_i_7__0/O
                         net (fo=1, routed)           0.670     8.120    debouncerD/s_debounceCnt[22]_i_7__0_n_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124     8.244 r  debouncerD/s_debounceCnt[22]_i_2__0/O
                         net (fo=17, routed)          0.493     8.737    debouncerD/s_debounceCnt[22]_i_2__0_n_0
    SLICE_X84Y56         LUT2 (Prop_lut2_I0_O)        0.124     8.861 r  debouncerD/s_debounceCnt[23]_i_2__0/O
                         net (fo=8, routed)           0.531     9.393    debouncerD/s_debounceCnt[23]_i_2__0_n_0
    SLICE_X84Y54         FDRE                                         r  debouncerD/s_debounceCnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.610    15.033    debouncerD/CLK
    SLICE_X84Y54         FDRE                                         r  debouncerD/s_debounceCnt_reg[7]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X84Y54         FDRE (Setup_fdre_C_CE)      -0.169    15.103    debouncerD/s_debounceCnt_reg[7]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -9.393    
  -------------------------------------------------------------------
                         slack                                  5.711    

Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 debouncerD/s_debounceCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerD/s_debounceCnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 1.021ns (25.148%)  route 3.039ns (74.852%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.730     5.333    debouncerD/CLK
    SLICE_X84Y56         FDRE                                         r  debouncerD/s_debounceCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y56         FDRE (Prop_fdre_C_Q)         0.478     5.811 r  debouncerD/s_debounceCnt_reg[19]/Q
                         net (fo=4, routed)           1.344     7.155    debouncerD/s_debounceCnt_reg_n_0_[19]
    SLICE_X84Y52         LUT3 (Prop_lut3_I1_O)        0.295     7.450 r  debouncerD/s_debounceCnt[22]_i_7__0/O
                         net (fo=1, routed)           0.670     8.120    debouncerD/s_debounceCnt[22]_i_7__0_n_0
    SLICE_X84Y52         LUT6 (Prop_lut6_I4_O)        0.124     8.244 r  debouncerD/s_debounceCnt[22]_i_2__0/O
                         net (fo=17, routed)          0.493     8.737    debouncerD/s_debounceCnt[22]_i_2__0_n_0
    SLICE_X84Y56         LUT2 (Prop_lut2_I0_O)        0.124     8.861 r  debouncerD/s_debounceCnt[23]_i_2__0/O
                         net (fo=8, routed)           0.531     9.393    debouncerD/s_debounceCnt[23]_i_2__0_n_0
    SLICE_X84Y54         FDRE                                         r  debouncerD/s_debounceCnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.610    15.033    debouncerD/CLK
    SLICE_X84Y54         FDRE                                         r  debouncerD/s_debounceCnt_reg[9]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X84Y54         FDRE (Setup_fdre_C_CE)      -0.169    15.103    debouncerD/s_debounceCnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -9.393    
  -------------------------------------------------------------------
                         slack                                  5.711    

Slack (MET) :             5.755ns  (required time - arrival time)
  Source:                 debouncerR/s_debounceCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerR/s_debounceCnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 0.828ns (20.801%)  route 3.153ns (79.199%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.729     5.332    debouncerR/CLK
    SLICE_X82Y57         FDRE                                         r  debouncerR/s_debounceCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y57         FDRE (Prop_fdre_C_Q)         0.456     5.788 r  debouncerR/s_debounceCnt_reg[22]/Q
                         net (fo=3, routed)           1.060     6.848    debouncerR/s_debounceCnt_reg_n_0_[22]
    SLICE_X81Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.972 r  debouncerR/s_debounceCnt[22]_i_4__1/O
                         net (fo=2, routed)           1.083     8.055    debouncerR/s_debounceCnt[22]_i_4__1_n_0
    SLICE_X85Y55         LUT6 (Prop_lut6_I1_O)        0.124     8.179 r  debouncerR/s_debounceCnt[22]_i_2__1/O
                         net (fo=17, routed)          0.525     8.704    debouncerR/s_debounceCnt[22]_i_2__1_n_0
    SLICE_X84Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.828 r  debouncerR/s_debounceCnt[23]_i_2__1/O
                         net (fo=8, routed)           0.485     9.312    debouncerR/s_debounceCnt[23]_i_2__1_n_0
    SLICE_X85Y54         FDRE                                         r  debouncerR/s_debounceCnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.610    15.033    debouncerR/CLK
    SLICE_X85Y54         FDRE                                         r  debouncerR/s_debounceCnt_reg[10]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X85Y54         FDRE (Setup_fdre_C_CE)      -0.205    15.067    debouncerR/s_debounceCnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                  5.755    

Slack (MET) :             5.755ns  (required time - arrival time)
  Source:                 debouncerR/s_debounceCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerR/s_debounceCnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 0.828ns (20.801%)  route 3.153ns (79.199%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.729     5.332    debouncerR/CLK
    SLICE_X82Y57         FDRE                                         r  debouncerR/s_debounceCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y57         FDRE (Prop_fdre_C_Q)         0.456     5.788 r  debouncerR/s_debounceCnt_reg[22]/Q
                         net (fo=3, routed)           1.060     6.848    debouncerR/s_debounceCnt_reg_n_0_[22]
    SLICE_X81Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.972 r  debouncerR/s_debounceCnt[22]_i_4__1/O
                         net (fo=2, routed)           1.083     8.055    debouncerR/s_debounceCnt[22]_i_4__1_n_0
    SLICE_X85Y55         LUT6 (Prop_lut6_I1_O)        0.124     8.179 r  debouncerR/s_debounceCnt[22]_i_2__1/O
                         net (fo=17, routed)          0.525     8.704    debouncerR/s_debounceCnt[22]_i_2__1_n_0
    SLICE_X84Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.828 r  debouncerR/s_debounceCnt[23]_i_2__1/O
                         net (fo=8, routed)           0.485     9.312    debouncerR/s_debounceCnt[23]_i_2__1_n_0
    SLICE_X85Y54         FDRE                                         r  debouncerR/s_debounceCnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.610    15.033    debouncerR/CLK
    SLICE_X85Y54         FDRE                                         r  debouncerR/s_debounceCnt_reg[12]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X85Y54         FDRE (Setup_fdre_C_CE)      -0.205    15.067    debouncerR/s_debounceCnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                  5.755    

Slack (MET) :             5.755ns  (required time - arrival time)
  Source:                 debouncerR/s_debounceCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerR/s_debounceCnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 0.828ns (20.801%)  route 3.153ns (79.199%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.729     5.332    debouncerR/CLK
    SLICE_X82Y57         FDRE                                         r  debouncerR/s_debounceCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y57         FDRE (Prop_fdre_C_Q)         0.456     5.788 r  debouncerR/s_debounceCnt_reg[22]/Q
                         net (fo=3, routed)           1.060     6.848    debouncerR/s_debounceCnt_reg_n_0_[22]
    SLICE_X81Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.972 r  debouncerR/s_debounceCnt[22]_i_4__1/O
                         net (fo=2, routed)           1.083     8.055    debouncerR/s_debounceCnt[22]_i_4__1_n_0
    SLICE_X85Y55         LUT6 (Prop_lut6_I1_O)        0.124     8.179 r  debouncerR/s_debounceCnt[22]_i_2__1/O
                         net (fo=17, routed)          0.525     8.704    debouncerR/s_debounceCnt[22]_i_2__1_n_0
    SLICE_X84Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.828 r  debouncerR/s_debounceCnt[23]_i_2__1/O
                         net (fo=8, routed)           0.485     9.312    debouncerR/s_debounceCnt[23]_i_2__1_n_0
    SLICE_X85Y54         FDRE                                         r  debouncerR/s_debounceCnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.610    15.033    debouncerR/CLK
    SLICE_X85Y54         FDRE                                         r  debouncerR/s_debounceCnt_reg[7]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X85Y54         FDRE (Setup_fdre_C_CE)      -0.205    15.067    debouncerR/s_debounceCnt_reg[7]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                  5.755    

Slack (MET) :             5.755ns  (required time - arrival time)
  Source:                 debouncerR/s_debounceCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerR/s_debounceCnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 0.828ns (20.801%)  route 3.153ns (79.199%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.729     5.332    debouncerR/CLK
    SLICE_X82Y57         FDRE                                         r  debouncerR/s_debounceCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y57         FDRE (Prop_fdre_C_Q)         0.456     5.788 r  debouncerR/s_debounceCnt_reg[22]/Q
                         net (fo=3, routed)           1.060     6.848    debouncerR/s_debounceCnt_reg_n_0_[22]
    SLICE_X81Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.972 r  debouncerR/s_debounceCnt[22]_i_4__1/O
                         net (fo=2, routed)           1.083     8.055    debouncerR/s_debounceCnt[22]_i_4__1_n_0
    SLICE_X85Y55         LUT6 (Prop_lut6_I1_O)        0.124     8.179 r  debouncerR/s_debounceCnt[22]_i_2__1/O
                         net (fo=17, routed)          0.525     8.704    debouncerR/s_debounceCnt[22]_i_2__1_n_0
    SLICE_X84Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.828 r  debouncerR/s_debounceCnt[23]_i_2__1/O
                         net (fo=8, routed)           0.485     9.312    debouncerR/s_debounceCnt[23]_i_2__1_n_0
    SLICE_X85Y54         FDRE                                         r  debouncerR/s_debounceCnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.610    15.033    debouncerR/CLK
    SLICE_X85Y54         FDRE                                         r  debouncerR/s_debounceCnt_reg[9]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X85Y54         FDRE (Setup_fdre_C_CE)      -0.205    15.067    debouncerR/s_debounceCnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                  5.755    

Slack (MET) :             5.784ns  (required time - arrival time)
  Source:                 pulse_1Hz/s_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_1Hz/s_cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 0.966ns (23.089%)  route 3.218ns (76.911%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.733     5.336    pulse_1Hz/CLK
    SLICE_X89Y52         FDRE                                         r  pulse_1Hz/s_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y52         FDRE (Prop_fdre_C_Q)         0.419     5.755 r  pulse_1Hz/s_cnt_reg[12]/Q
                         net (fo=2, routed)           0.870     6.625    pulse_1Hz/s_cnt[12]
    SLICE_X89Y52         LUT4 (Prop_lut4_I2_O)        0.299     6.924 r  pulse_1Hz/s_cnt[26]_i_7/O
                         net (fo=1, routed)           0.650     7.574    pulse_1Hz/s_cnt[26]_i_7_n_0
    SLICE_X89Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.698 r  pulse_1Hz/s_cnt[26]_i_3/O
                         net (fo=27, routed)          1.697     9.395    pulse_1Hz/s_cnt[26]_i_3_n_0
    SLICE_X89Y54         LUT4 (Prop_lut4_I1_O)        0.124     9.519 r  pulse_1Hz/s_cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     9.519    pulse_1Hz/s_cnt_1[17]
    SLICE_X89Y54         FDRE                                         r  pulse_1Hz/s_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.612    15.035    pulse_1Hz/CLK
    SLICE_X89Y54         FDRE                                         r  pulse_1Hz/s_cnt_reg[17]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X89Y54         FDRE (Setup_fdre_C_D)        0.029    15.303    pulse_1Hz/s_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                  5.784    

Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 pulse_1Hz/s_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_1Hz/s_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 0.994ns (23.600%)  route 3.218ns (76.400%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.733     5.336    pulse_1Hz/CLK
    SLICE_X89Y52         FDRE                                         r  pulse_1Hz/s_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y52         FDRE (Prop_fdre_C_Q)         0.419     5.755 r  pulse_1Hz/s_cnt_reg[12]/Q
                         net (fo=2, routed)           0.870     6.625    pulse_1Hz/s_cnt[12]
    SLICE_X89Y52         LUT4 (Prop_lut4_I2_O)        0.299     6.924 r  pulse_1Hz/s_cnt[26]_i_7/O
                         net (fo=1, routed)           0.650     7.574    pulse_1Hz/s_cnt[26]_i_7_n_0
    SLICE_X89Y51         LUT5 (Prop_lut5_I4_O)        0.124     7.698 r  pulse_1Hz/s_cnt[26]_i_3/O
                         net (fo=27, routed)          1.697     9.395    pulse_1Hz/s_cnt[26]_i_3_n_0
    SLICE_X89Y54         LUT4 (Prop_lut4_I1_O)        0.152     9.547 r  pulse_1Hz/s_cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     9.547    pulse_1Hz/s_cnt_1[19]
    SLICE_X89Y54         FDRE                                         r  pulse_1Hz/s_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.612    15.035    pulse_1Hz/CLK
    SLICE_X89Y54         FDRE                                         r  pulse_1Hz/s_cnt_reg[19]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X89Y54         FDRE (Setup_fdre_C_D)        0.075    15.349    pulse_1Hz/s_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.349    
                         arrival time                          -9.547    
  -------------------------------------------------------------------
                         slack                                  5.802    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 debouncerR/s_pulsedOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.664%)  route 0.106ns (36.336%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.606     1.525    debouncerR/CLK
    SLICE_X85Y55         FDRE                                         r  debouncerR/s_pulsedOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y55         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  debouncerR/s_pulsedOut_reg/Q
                         net (fo=1, routed)           0.106     1.772    debouncerR/s_pulsedOut
    SLICE_X87Y54         LUT2 (Prop_lut2_I0_O)        0.045     1.817 r  debouncerR/s_state_i_1/O
                         net (fo=1, routed)           0.000     1.817    debouncerR_n_0
    SLICE_X87Y54         FDRE                                         r  s_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.879     2.044    clk_IBUF_BUFG
    SLICE_X87Y54         FDRE                                         r  s_state_reg/C
                         clock pessimism             -0.479     1.564    
    SLICE_X87Y54         FDRE (Hold_fdre_C_D)         0.092     1.656    s_state_reg
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 debouncerU/s_debounceCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerU/s_pulsedOut_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.842%)  route 0.110ns (37.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.607     1.526    debouncerU/CLK
    SLICE_X86Y54         FDRE                                         r  debouncerU/s_debounceCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  debouncerU/s_debounceCnt_reg[0]/Q
                         net (fo=4, routed)           0.110     1.777    debouncerU/s_debounceCnt_reg_n_0_[0]
    SLICE_X87Y54         LUT6 (Prop_lut6_I2_O)        0.045     1.822 r  debouncerU/s_pulsedOut_i_1/O
                         net (fo=1, routed)           0.000     1.822    debouncerU/s_pulsedOut_i_1_n_0
    SLICE_X87Y54         FDRE                                         r  debouncerU/s_pulsedOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.879     2.044    debouncerU/CLK
    SLICE_X87Y54         FDRE                                         r  debouncerU/s_pulsedOut_reg/C
                         clock pessimism             -0.504     1.539    
    SLICE_X87Y54         FDRE (Hold_fdre_C_D)         0.092     1.631    debouncerU/s_pulsedOut_reg
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 debouncerD/s_previousIn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerD/s_debounceCnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.189ns (52.444%)  route 0.171ns (47.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.606     1.525    debouncerD/CLK
    SLICE_X85Y55         FDRE                                         r  debouncerD/s_previousIn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y55         FDRE (Prop_fdre_C_Q)         0.141     1.666 f  debouncerD/s_previousIn_reg/Q
                         net (fo=10, routed)          0.171     1.838    debouncerD/s_previousIn_reg_n_0
    SLICE_X84Y54         LUT2 (Prop_lut2_I1_O)        0.048     1.886 r  debouncerD/s_debounceCnt[12]_i_1__0/O
                         net (fo=1, routed)           0.000     1.886    debouncerD/s_debounceCnt[12]_i_1__0_n_0
    SLICE_X84Y54         FDRE                                         r  debouncerD/s_debounceCnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.878     2.043    debouncerD/CLK
    SLICE_X84Y54         FDRE                                         r  debouncerD/s_debounceCnt_reg[12]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X84Y54         FDRE (Hold_fdre_C_D)         0.131     1.672    debouncerD/s_debounceCnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 debouncerD/s_previousIn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerD/s_debounceCnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.189ns (51.586%)  route 0.177ns (48.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.606     1.525    debouncerD/CLK
    SLICE_X85Y55         FDRE                                         r  debouncerD/s_previousIn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y55         FDRE (Prop_fdre_C_Q)         0.141     1.666 f  debouncerD/s_previousIn_reg/Q
                         net (fo=10, routed)          0.177     1.844    debouncerD/s_previousIn_reg_n_0
    SLICE_X84Y56         LUT2 (Prop_lut2_I1_O)        0.048     1.892 r  debouncerD/s_debounceCnt[23]_i_3__0/O
                         net (fo=1, routed)           0.000     1.892    debouncerD/s_debounceCnt[23]_i_3__0_n_0
    SLICE_X84Y56         FDRE                                         r  debouncerD/s_debounceCnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.878     2.043    debouncerD/CLK
    SLICE_X84Y56         FDRE                                         r  debouncerD/s_debounceCnt_reg[23]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X84Y56         FDRE (Hold_fdre_C_D)         0.131     1.672    debouncerD/s_debounceCnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 debouncerD/s_previousIn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerD/s_debounceCnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.045%)  route 0.171ns (47.955%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.606     1.525    debouncerD/CLK
    SLICE_X85Y55         FDRE                                         r  debouncerD/s_previousIn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y55         FDRE (Prop_fdre_C_Q)         0.141     1.666 f  debouncerD/s_previousIn_reg/Q
                         net (fo=10, routed)          0.171     1.838    debouncerD/s_previousIn_reg_n_0
    SLICE_X84Y54         LUT2 (Prop_lut2_I1_O)        0.045     1.883 r  debouncerD/s_debounceCnt[10]_i_1__0/O
                         net (fo=1, routed)           0.000     1.883    debouncerD/s_debounceCnt[10]_i_1__0_n_0
    SLICE_X84Y54         FDRE                                         r  debouncerD/s_debounceCnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.878     2.043    debouncerD/CLK
    SLICE_X84Y54         FDRE                                         r  debouncerD/s_debounceCnt_reg[10]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X84Y54         FDRE (Hold_fdre_C_D)         0.120     1.661    debouncerD/s_debounceCnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 debouncerD/s_previousIn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerD/s_debounceCnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.186%)  route 0.177ns (48.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.606     1.525    debouncerD/CLK
    SLICE_X85Y55         FDRE                                         r  debouncerD/s_previousIn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y55         FDRE (Prop_fdre_C_Q)         0.141     1.666 f  debouncerD/s_previousIn_reg/Q
                         net (fo=10, routed)          0.177     1.844    debouncerD/s_previousIn_reg_n_0
    SLICE_X84Y56         LUT2 (Prop_lut2_I1_O)        0.045     1.889 r  debouncerD/s_debounceCnt[20]_i_1__0/O
                         net (fo=1, routed)           0.000     1.889    debouncerD/s_debounceCnt[20]_i_1__0_n_0
    SLICE_X84Y56         FDRE                                         r  debouncerD/s_debounceCnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.878     2.043    debouncerD/CLK
    SLICE_X84Y56         FDRE                                         r  debouncerD/s_debounceCnt_reg[20]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X84Y56         FDRE (Hold_fdre_C_D)         0.121     1.662    debouncerD/s_debounceCnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 debouncerU/s_debounceCnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerU/s_debounceCnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.265ns (77.613%)  route 0.076ns (22.387%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.607     1.526    debouncerU/CLK
    SLICE_X86Y56         FDRE                                         r  debouncerU/s_debounceCnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y56         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  debouncerU/s_debounceCnt_reg[17]/Q
                         net (fo=3, routed)           0.076     1.744    debouncerU/s_debounceCnt_reg_n_0_[17]
    SLICE_X86Y56         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.868 r  debouncerU/s_debounceCnt0_carry__3/O[1]
                         net (fo=1, routed)           0.000     1.868    debouncerU/s_debounceCnt0[18]
    SLICE_X86Y56         FDRE                                         r  debouncerU/s_debounceCnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.879     2.044    debouncerU/CLK
    SLICE_X86Y56         FDRE                                         r  debouncerU/s_debounceCnt_reg[18]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X86Y56         FDRE (Hold_fdre_C_D)         0.105     1.631    debouncerU/s_debounceCnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 debouncerD/s_debounceCnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerD/s_debounceCnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.606     1.525    debouncerD/CLK
    SLICE_X83Y56         FDRE                                         r  debouncerD/s_debounceCnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y56         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  debouncerD/s_debounceCnt_reg[17]/Q
                         net (fo=3, routed)           0.079     1.745    debouncerD/s_debounceCnt_reg_n_0_[17]
    SLICE_X83Y56         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.869 r  debouncerD/s_debounceCnt0_carry__3/O[1]
                         net (fo=1, routed)           0.000     1.869    debouncerD/s_debounceCnt0_carry__3_n_6
    SLICE_X83Y56         FDRE                                         r  debouncerD/s_debounceCnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.878     2.043    debouncerD/CLK
    SLICE_X83Y56         FDRE                                         r  debouncerD/s_debounceCnt_reg[18]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X83Y56         FDRE (Hold_fdre_C_D)         0.105     1.630    debouncerD/s_debounceCnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 debouncerD/s_debounceCnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerD/s_debounceCnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.606     1.525    debouncerD/CLK
    SLICE_X83Y53         FDRE                                         r  debouncerD/s_debounceCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y53         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  debouncerD/s_debounceCnt_reg[5]/Q
                         net (fo=3, routed)           0.079     1.745    debouncerD/s_debounceCnt_reg_n_0_[5]
    SLICE_X83Y53         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.869 r  debouncerD/s_debounceCnt0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.869    debouncerD/s_debounceCnt0_carry__0_n_6
    SLICE_X83Y53         FDRE                                         r  debouncerD/s_debounceCnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.878     2.043    debouncerD/CLK
    SLICE_X83Y53         FDRE                                         r  debouncerD/s_debounceCnt_reg[6]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X83Y53         FDRE (Hold_fdre_C_D)         0.105     1.630    debouncerD/s_debounceCnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 debouncerD/s_debounceCnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerD/s_debounceCnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.606     1.525    debouncerD/CLK
    SLICE_X83Y55         FDRE                                         r  debouncerD/s_debounceCnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y55         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  debouncerD/s_debounceCnt_reg[13]/Q
                         net (fo=3, routed)           0.079     1.746    debouncerD/s_debounceCnt_reg_n_0_[13]
    SLICE_X83Y55         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.870 r  debouncerD/s_debounceCnt0_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.870    debouncerD/s_debounceCnt0_carry__2_n_6
    SLICE_X83Y55         FDRE                                         r  debouncerD/s_debounceCnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.878     2.043    debouncerD/CLK
    SLICE_X83Y55         FDRE                                         r  debouncerD/s_debounceCnt_reg[14]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X83Y55         FDRE (Hold_fdre_C_D)         0.105     1.630    debouncerD/s_debounceCnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y56    counter/s_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y56    counter/s_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y56    counter/s_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y56    counter/s_cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y55    debouncerD/s_debounceCnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y56    debouncerD/s_debounceCnt_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y56    debouncerD/s_debounceCnt_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y56    debouncerD/s_debounceCnt_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y52    debouncerD/s_debounceCnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y54    debouncerD/s_dirtyIn_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y54    debouncerR/s_dirtyIn_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y54    debouncerR/s_previousIn_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y55    debouncerD/s_debounceCnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y56    debouncerD/s_debounceCnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y56    debouncerD/s_debounceCnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y56    debouncerD/s_debounceCnt_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y52    debouncerD/s_debounceCnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y56    debouncerD/s_debounceCnt_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y57    debouncerD/s_debounceCnt_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y57    debouncerD/s_debounceCnt_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y57    debouncerD/s_debounceCnt_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y57    debouncerR/s_debounceCnt_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y57    debouncerR/s_debounceCnt_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y57    debouncerU/s_previousIn_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y58    s_reset_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y56    counter/s_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y56    counter/s_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y56    counter/s_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y56    counter/s_cnt_reg[1]/C



