<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>drivers/edma/src/edma_low_level.c File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_14bc92f4b96c8519b376567118ac28b3.html">drivers</a></li><li class="navelem"><a class="el" href="dir_810c6c17b078d25542c5921e1e766f5a.html">edma</a></li><li class="navelem"><a class="el" href="dir_a124d93c7d726a6f9b7ba423a23f1962.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">edma_low_level.c File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>This is the internal low level EDMA implementation reused from ADAS team (with fixes). This header file should <em>NOT</em> be directly included by applications.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;stdlib.h&gt;</code><br />
<code>#include &lt;ti/common/hw_types.h&gt;</code><br />
<code>#include &lt;<a class="el" href="edma__low__level_8h.html">ti/drivers/edma/include/edma_low_level.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="hw__edma__tc_8h.html">ti/drivers/edma/include/hw_edma_tc.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="hw__edma__tpcc_8h.html">ti/drivers/edma/include/hw_edma_tpcc.h</a>&gt;</code><br />
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ab66d13e4c007dcfa1cea90ea4230b37d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="edma__low__level_8c.html#ab66d13e4c007dcfa1cea90ea4230b37d">EDMA3Init</a> (uint32_t baseAddr, uint32_t queNum)</td></tr>
<tr class="memdesc:ab66d13e4c007dcfa1cea90ea4230b37d"><td class="mdescLeft">&#160;</td><td class="mdescRight">EDMA3 Initialization.  <a href="#ab66d13e4c007dcfa1cea90ea4230b37d">More...</a><br /></td></tr>
<tr class="separator:ab66d13e4c007dcfa1cea90ea4230b37d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e54ca8515c51741de7e835f5b7222e4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="edma__low__level_8c.html#a9e54ca8515c51741de7e835f5b7222e4">EDMAsetRegion</a> (uint32_t i)</td></tr>
<tr class="memdesc:a9e54ca8515c51741de7e835f5b7222e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API sets the region.  <a href="#a9e54ca8515c51741de7e835f5b7222e4">More...</a><br /></td></tr>
<tr class="separator:a9e54ca8515c51741de7e835f5b7222e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a8fa677546cd9c2d60b47b1ea77d259"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="edma__low__level_8c.html#a1a8fa677546cd9c2d60b47b1ea77d259">EDMA3PeripheralIdGet</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:a1a8fa677546cd9c2d60b47b1ea77d259"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API return the revision Id of the peripheral.  <a href="#a1a8fa677546cd9c2d60b47b1ea77d259">More...</a><br /></td></tr>
<tr class="separator:a1a8fa677546cd9c2d60b47b1ea77d259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d8aa2faa3c4202e176b5c9f71703eb1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="edma__low__level_8c.html#a6d8aa2faa3c4202e176b5c9f71703eb1">EDMA3EnableChInShadowReg</a> (uint32_t baseAddr, uint32_t chType, uint32_t chNum)</td></tr>
<tr class="memdesc:a6d8aa2faa3c4202e176b5c9f71703eb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable channel to Shadow region mapping.  <a href="#a6d8aa2faa3c4202e176b5c9f71703eb1">More...</a><br /></td></tr>
<tr class="separator:a6d8aa2faa3c4202e176b5c9f71703eb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e346569b374b58ded250cf53b838e93"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="edma__low__level_8c.html#a4e346569b374b58ded250cf53b838e93">EDMA3DisableChInShadowReg</a> (uint32_t baseAddr, uint32_t chType, uint32_t chNum)</td></tr>
<tr class="memdesc:a4e346569b374b58ded250cf53b838e93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable channel to Shadow region mapping.  <a href="#a4e346569b374b58ded250cf53b838e93">More...</a><br /></td></tr>
<tr class="separator:a4e346569b374b58ded250cf53b838e93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a792a59bef7f0761613c24ef116a6198d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="edma__low__level_8c.html#a792a59bef7f0761613c24ef116a6198d">EDMA3ChannelToParamMap</a> (uint32_t baseAddr, uint32_t channel, uint32_t paramSet)</td></tr>
<tr class="memdesc:a792a59bef7f0761613c24ef116a6198d"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function maps DMA channel to any of the PaRAM sets in the PaRAM memory map.  <a href="#a792a59bef7f0761613c24ef116a6198d">More...</a><br /></td></tr>
<tr class="separator:a792a59bef7f0761613c24ef116a6198d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaf563d6307782fccac6a3683307d8bd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="edma__low__level_8c.html#abaf563d6307782fccac6a3683307d8bd">EDMA3MapChToEvtQ</a> (uint32_t baseAddr, uint32_t chType, uint32_t chNum, uint32_t evtQNum)</td></tr>
<tr class="memdesc:abaf563d6307782fccac6a3683307d8bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Map channel to Event Queue.  <a href="#abaf563d6307782fccac6a3683307d8bd">More...</a><br /></td></tr>
<tr class="separator:abaf563d6307782fccac6a3683307d8bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18c9a3f603302ee0dacdacb35eb51852"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="edma__low__level_8c.html#a18c9a3f603302ee0dacdacb35eb51852">EDMA3UnmapChToEvtQ</a> (uint32_t baseAddr, uint32_t chType, uint32_t chNum)</td></tr>
<tr class="memdesc:a18c9a3f603302ee0dacdacb35eb51852"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remove Mapping of channel to Event Queue.  <a href="#a18c9a3f603302ee0dacdacb35eb51852">More...</a><br /></td></tr>
<tr class="separator:a18c9a3f603302ee0dacdacb35eb51852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a629c20aff6c8b33b3288f4d3c5b522ca"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="edma__low__level_8c.html#a629c20aff6c8b33b3288f4d3c5b522ca">EDMA3MapQdmaChToPaRAM</a> (uint32_t baseAddr, uint32_t chNum, const uint32_t *paRAMId)</td></tr>
<tr class="memdesc:a629c20aff6c8b33b3288f4d3c5b522ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the user to map a QDMA channel to PaRAM set This API Needs to be called before programming the paRAM sets for the QDMA Channels.Application needs to maitain the paRAMId provided by this API.This paRAMId is used to set paRAM and get paRAM. Refer corresponding API's for more details.  <a href="#a629c20aff6c8b33b3288f4d3c5b522ca">More...</a><br /></td></tr>
<tr class="separator:a629c20aff6c8b33b3288f4d3c5b522ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4022e5226a1d3237df4c9b64a191a09"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="edma__low__level_8c.html#ac4022e5226a1d3237df4c9b64a191a09">EDMA3SetQdmaTrigWord</a> (uint32_t baseAddr, uint32_t chNum, uint32_t trigWord)</td></tr>
<tr class="memdesc:ac4022e5226a1d3237df4c9b64a191a09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assign a Trigger Word to the specified QDMA channel.  <a href="#ac4022e5226a1d3237df4c9b64a191a09">More...</a><br /></td></tr>
<tr class="separator:ac4022e5226a1d3237df4c9b64a191a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad946e79c26344f6171afeb63a63d5ea3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="edma__low__level_8c.html#ad946e79c26344f6171afeb63a63d5ea3">EDMA3ClrMissEvt</a> (uint32_t baseAddr, uint32_t chNum)</td></tr>
<tr class="memdesc:ad946e79c26344f6171afeb63a63d5ea3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the user to Clear any missed event.  <a href="#ad946e79c26344f6171afeb63a63d5ea3">More...</a><br /></td></tr>
<tr class="separator:ad946e79c26344f6171afeb63a63d5ea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a513d7b74611a279ac44b9f48632ac5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="edma__low__level_8c.html#a9a513d7b74611a279ac44b9f48632ac5">EDMA3QdmaClrMissEvt</a> (uint32_t baseAddr, uint32_t chNum)</td></tr>
<tr class="memdesc:a9a513d7b74611a279ac44b9f48632ac5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the user to Clear any QDMA missed event.  <a href="#a9a513d7b74611a279ac44b9f48632ac5">More...</a><br /></td></tr>
<tr class="separator:a9a513d7b74611a279ac44b9f48632ac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a402439d047f2480c7d9ec4e1bee68042"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="edma__low__level_8c.html#a402439d047f2480c7d9ec4e1bee68042">EDMA3ClrCCErr</a> (uint32_t baseAddr, uint32_t flags)</td></tr>
<tr class="memdesc:a402439d047f2480c7d9ec4e1bee68042"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the user to Clear any Channel controller Errors.  <a href="#a402439d047f2480c7d9ec4e1bee68042">More...</a><br /></td></tr>
<tr class="separator:a402439d047f2480c7d9ec4e1bee68042"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b3ccd5010ded7a4c3e5e6fa3bdb8cb9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="edma__low__level_8c.html#a0b3ccd5010ded7a4c3e5e6fa3bdb8cb9">EDMA3SetEvt</a> (uint32_t baseAddr, uint32_t chNum)</td></tr>
<tr class="memdesc:a0b3ccd5010ded7a4c3e5e6fa3bdb8cb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the user to Set an event. This API helps user to manually set events to initiate DMA transfer requests.  <a href="#a0b3ccd5010ded7a4c3e5e6fa3bdb8cb9">More...</a><br /></td></tr>
<tr class="separator:a0b3ccd5010ded7a4c3e5e6fa3bdb8cb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a101e0bc0c39a89bcb553101c69f7ac54"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="edma__low__level_8c.html#a101e0bc0c39a89bcb553101c69f7ac54">EDMA3ClrEvt</a> (uint32_t baseAddr, uint32_t chNum)</td></tr>
<tr class="memdesc:a101e0bc0c39a89bcb553101c69f7ac54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the user to Clear an event.  <a href="#a101e0bc0c39a89bcb553101c69f7ac54">More...</a><br /></td></tr>
<tr class="separator:a101e0bc0c39a89bcb553101c69f7ac54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a129831175660a5f95789cf0cca50f85a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="edma__low__level_8c.html#a129831175660a5f95789cf0cca50f85a">EDMA3EnableDmaEvt</a> (uint32_t baseAddr, uint32_t chNum)</td></tr>
<tr class="memdesc:a129831175660a5f95789cf0cca50f85a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the user to enable an DMA event.  <a href="#a129831175660a5f95789cf0cca50f85a">More...</a><br /></td></tr>
<tr class="separator:a129831175660a5f95789cf0cca50f85a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e7d8675c42a1b556ce81a975be0abe7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="edma__low__level_8c.html#a1e7d8675c42a1b556ce81a975be0abe7">EDMA3DisableDmaEvt</a> (uint32_t baseAddr, uint32_t chNum)</td></tr>
<tr class="memdesc:a1e7d8675c42a1b556ce81a975be0abe7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the user to Disable an DMA event.  <a href="#a1e7d8675c42a1b556ce81a975be0abe7">More...</a><br /></td></tr>
<tr class="separator:a1e7d8675c42a1b556ce81a975be0abe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a608d6bc779aba002f52acf778f6ad3a9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="edma__low__level_8c.html#a608d6bc779aba002f52acf778f6ad3a9">EDMA3EnableQdmaEvt</a> (uint32_t baseAddr, uint32_t chNum)</td></tr>
<tr class="memdesc:a608d6bc779aba002f52acf778f6ad3a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the user to enable an QDMA event.  <a href="#a608d6bc779aba002f52acf778f6ad3a9">More...</a><br /></td></tr>
<tr class="separator:a608d6bc779aba002f52acf778f6ad3a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a9c6cb39698f76cb91e54eef3fe7213"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="edma__low__level_8c.html#a6a9c6cb39698f76cb91e54eef3fe7213">EDMA3DisableQdmaEvt</a> (uint32_t baseAddr, uint32_t chNum)</td></tr>
<tr class="memdesc:a6a9c6cb39698f76cb91e54eef3fe7213"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the user to disable an QDMA event.  <a href="#a6a9c6cb39698f76cb91e54eef3fe7213">More...</a><br /></td></tr>
<tr class="separator:a6a9c6cb39698f76cb91e54eef3fe7213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a141ed857ef68ddefd1090e18c398c7f5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="edma__low__level_8c.html#a141ed857ef68ddefd1090e18c398c7f5">EDMA3GetCCErrStatus</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:a141ed857ef68ddefd1090e18c398c7f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">This returns EDMA3 CC error status.  <a href="#a141ed857ef68ddefd1090e18c398c7f5">More...</a><br /></td></tr>
<tr class="separator:a141ed857ef68ddefd1090e18c398c7f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac698341ad879431a6c58e398cdd33598"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="edma__low__level_8c.html#ac698341ad879431a6c58e398cdd33598">EDMA3GetIntrStatus</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ac698341ad879431a6c58e398cdd33598"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns interrupts status of those events which is less than 32.  <a href="#ac698341ad879431a6c58e398cdd33598">More...</a><br /></td></tr>
<tr class="separator:ac698341ad879431a6c58e398cdd33598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71c380ecb4f173eb707d7f99665720bb"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="edma__low__level_8c.html#a71c380ecb4f173eb707d7f99665720bb">EDMA3IntrStatusHighGet</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:a71c380ecb4f173eb707d7f99665720bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns interrupts status of those events which is greater than 32.  <a href="#a71c380ecb4f173eb707d7f99665720bb">More...</a><br /></td></tr>
<tr class="separator:a71c380ecb4f173eb707d7f99665720bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29294680f838defea6fff50dd17030c8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="edma__low__level_8c.html#a29294680f838defea6fff50dd17030c8">EDMA3GetErrIntrStatus</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:a29294680f838defea6fff50dd17030c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">This returns error interrupt status for those events whose event number is less than 32.  <a href="#a29294680f838defea6fff50dd17030c8">More...</a><br /></td></tr>
<tr class="separator:a29294680f838defea6fff50dd17030c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa59f781ee1a3b6a6e6d48824b72b92bb"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="edma__low__level_8c.html#aa59f781ee1a3b6a6e6d48824b72b92bb">EDMA3ErrIntrHighStatusGet</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:aa59f781ee1a3b6a6e6d48824b72b92bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">This returns error interrupt status for those events whose event number is greater than 32.  <a href="#aa59f781ee1a3b6a6e6d48824b72b92bb">More...</a><br /></td></tr>
<tr class="separator:aa59f781ee1a3b6a6e6d48824b72b92bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a54a693752df1194f935e9bf24fdfa9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="edma__low__level_8c.html#a8a54a693752df1194f935e9bf24fdfa9">EDMA3QdmaGetErrIntrStatus</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:a8a54a693752df1194f935e9bf24fdfa9"><td class="mdescLeft">&#160;</td><td class="mdescRight">This returns QDMA error interrupt status.  <a href="#a8a54a693752df1194f935e9bf24fdfa9">More...</a><br /></td></tr>
<tr class="separator:a8a54a693752df1194f935e9bf24fdfa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c829647e3899cc0d6bbc16020f01700"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="edma__low__level_8c.html#a3c829647e3899cc0d6bbc16020f01700">EDMA3EnableEvtIntr</a> (uint32_t baseAddr, uint32_t chNum)</td></tr>
<tr class="memdesc:a3c829647e3899cc0d6bbc16020f01700"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the user to enable the transfer completion interrupt generation by the EDMA3CC for all DMA/QDMA channels.  <a href="#a3c829647e3899cc0d6bbc16020f01700">More...</a><br /></td></tr>
<tr class="separator:a3c829647e3899cc0d6bbc16020f01700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a213282be2c4140455d81ced10e810de2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="edma__low__level_8c.html#a213282be2c4140455d81ced10e810de2">EDMA3DisableEvtIntr</a> (uint32_t baseAddr, uint32_t chNum)</td></tr>
<tr class="memdesc:a213282be2c4140455d81ced10e810de2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the user to clear CC interrupts.  <a href="#a213282be2c4140455d81ced10e810de2">More...</a><br /></td></tr>
<tr class="separator:a213282be2c4140455d81ced10e810de2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd005654c2daf72c73ded5594bfdefa0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="edma__low__level_8c.html#abd005654c2daf72c73ded5594bfdefa0">EDMA3ClrIntr</a> (uint32_t baseAddr, uint32_t value)</td></tr>
<tr class="memdesc:abd005654c2daf72c73ded5594bfdefa0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the user to Clear an Interrupt.  <a href="#abd005654c2daf72c73ded5594bfdefa0">More...</a><br /></td></tr>
<tr class="separator:abd005654c2daf72c73ded5594bfdefa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef06a81130838670613f8c4f004def82"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="edma__low__level_8c.html#aef06a81130838670613f8c4f004def82">EDMA3GetPaRAM</a> (uint32_t baseAddr, uint32_t paRAMId, <a class="el" href="struct_e_d_m_a3_c_c_pa_r_a_m_entry.html">EDMA3CCPaRAMEntry</a> *currPaRAM)</td></tr>
<tr class="memdesc:aef06a81130838670613f8c4f004def82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Retrieve existing PaRAM set associated with specified logical channel (DMA/Link).  <a href="#aef06a81130838670613f8c4f004def82">More...</a><br /></td></tr>
<tr class="separator:aef06a81130838670613f8c4f004def82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b70287bd650a9b60eaeb2dc3b89f132"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="edma__low__level_8c.html#a1b70287bd650a9b60eaeb2dc3b89f132">EDMA3QdmaGetPaRAM</a> (uint32_t baseAddr, uint32_t paRAMId, <a class="el" href="struct_e_d_m_a3_c_c_pa_r_a_m_entry.html">EDMA3CCPaRAMEntry</a> *currPaRAM)</td></tr>
<tr class="memdesc:a1b70287bd650a9b60eaeb2dc3b89f132"><td class="mdescLeft">&#160;</td><td class="mdescRight">Retrieve existing PaRAM set associated with specified logical channel (QDMA).  <a href="#a1b70287bd650a9b60eaeb2dc3b89f132">More...</a><br /></td></tr>
<tr class="separator:a1b70287bd650a9b60eaeb2dc3b89f132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d748b5088388c3f3885e06e6aa1bb6a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="edma__low__level_8c.html#a9d748b5088388c3f3885e06e6aa1bb6a">EDMA3SetPaRAM</a> (uint32_t baseAddr, uint32_t paRAMId, <a class="el" href="struct_e_d_m_a3_c_c_pa_r_a_m_entry.html">EDMA3CCPaRAMEntry</a> *newPaRAM)</td></tr>
<tr class="memdesc:a9d748b5088388c3f3885e06e6aa1bb6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Copy the user specified PaRAM Set onto the PaRAM Set associated with the logical channel (DMA/Link).  <a href="#a9d748b5088388c3f3885e06e6aa1bb6a">More...</a><br /></td></tr>
<tr class="separator:a9d748b5088388c3f3885e06e6aa1bb6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d095fec286d29e3397d950fa5d2b61a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="edma__low__level_8c.html#a7d095fec286d29e3397d950fa5d2b61a">EDMA3QdmaSetPaRAM</a> (uint32_t baseAddr, uint32_t paRAMId, <a class="el" href="struct_e_d_m_a3_c_c_pa_r_a_m_entry.html">EDMA3CCPaRAMEntry</a> *newPaRAM)</td></tr>
<tr class="memdesc:a7d095fec286d29e3397d950fa5d2b61a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Copy the user specified PaRAM Set onto the PaRAM Set associated with the logical channel (QDMA only).  <a href="#a7d095fec286d29e3397d950fa5d2b61a">More...</a><br /></td></tr>
<tr class="separator:a7d095fec286d29e3397d950fa5d2b61a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab546403fd08a8aec1e68d7dd7dd4604c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="edma__low__level_8c.html#ab546403fd08a8aec1e68d7dd7dd4604c">EDMA3QdmaSetPaRAMEntry</a> (uint32_t baseAddr, uint32_t paRAMId, uint32_t paRAMEntry, uint32_t newPaRAMEntryVal)</td></tr>
<tr class="memdesc:ab546403fd08a8aec1e68d7dd7dd4604c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set a particular PaRAM set entry of the specified PaRAM set.  <a href="#ab546403fd08a8aec1e68d7dd7dd4604c">More...</a><br /></td></tr>
<tr class="separator:ab546403fd08a8aec1e68d7dd7dd4604c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a779a272d124ef8941b77e6f045354a03"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="edma__low__level_8c.html#a779a272d124ef8941b77e6f045354a03">EDMA3QdmaGetPaRAMEntry</a> (uint32_t baseAddr, uint32_t paRAMId, uint32_t paRAMEntry)</td></tr>
<tr class="memdesc:a779a272d124ef8941b77e6f045354a03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get a particular PaRAM entry of the specified PaRAM set.  <a href="#a779a272d124ef8941b77e6f045354a03">More...</a><br /></td></tr>
<tr class="separator:a779a272d124ef8941b77e6f045354a03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae09fa85959ac79d28f45df89d66d99b3"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="edma__low__level_8c.html#ae09fa85959ac79d28f45df89d66d99b3">EDMA3RequestChannel</a> (uint32_t baseAddr, uint32_t chType, uint32_t chNum, uint32_t tccNum, uint32_t evtQNum)</td></tr>
<tr class="memdesc:ae09fa85959ac79d28f45df89d66d99b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Request a DMA/QDMA/Link channel.  <a href="#ae09fa85959ac79d28f45df89d66d99b3">More...</a><br /></td></tr>
<tr class="separator:ae09fa85959ac79d28f45df89d66d99b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45d29542d393bd9e4534b9c56a8e4a9c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="edma__low__level_8c.html#a45d29542d393bd9e4534b9c56a8e4a9c">EDMA3FreeChannel</a> (uint32_t baseAddr, uint32_t chType, uint32_t chNum, uint32_t trigMode, uint32_t tccNum, uint32_t evtQNum)</td></tr>
<tr class="memdesc:a45d29542d393bd9e4534b9c56a8e4a9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Free the specified channel (DMA/QDMA/Link) and its associated resources (PaRAM Set, TCC etc) and removes various mappings.  <a href="#a45d29542d393bd9e4534b9c56a8e4a9c">More...</a><br /></td></tr>
<tr class="separator:a45d29542d393bd9e4534b9c56a8e4a9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa73400c4c07a1c2878f30651e3a7327d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="edma__low__level_8c.html#aa73400c4c07a1c2878f30651e3a7327d">EDMA3EnableTransfer</a> (uint32_t baseAddr, uint32_t chNum, uint32_t trigMode)</td></tr>
<tr class="memdesc:aa73400c4c07a1c2878f30651e3a7327d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start EDMA transfer on the specified channel.  <a href="#aa73400c4c07a1c2878f30651e3a7327d">More...</a><br /></td></tr>
<tr class="separator:aa73400c4c07a1c2878f30651e3a7327d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c3ce0b87262ea398fb86cd6df1568bd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="edma__low__level_8c.html#a8c3ce0b87262ea398fb86cd6df1568bd">EDMA3DisableTransfer</a> (uint32_t baseAddr, uint32_t chNum, uint32_t trigMode)</td></tr>
<tr class="memdesc:a8c3ce0b87262ea398fb86cd6df1568bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable DMA transfer on the specified channel.  <a href="#a8c3ce0b87262ea398fb86cd6df1568bd">More...</a><br /></td></tr>
<tr class="separator:a8c3ce0b87262ea398fb86cd6df1568bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc19f0ea8ff710c3f840a76014c59e4e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="edma__low__level_8c.html#adc19f0ea8ff710c3f840a76014c59e4e">EDMA3ClearErrorBits</a> (uint32_t baseAddr, uint32_t chNum, uint32_t evtQNum)</td></tr>
<tr class="memdesc:adc19f0ea8ff710c3f840a76014c59e4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears Event Register and Error Register for a specific DMA channel and brings back EDMA3 to its initial state.  <a href="#adc19f0ea8ff710c3f840a76014c59e4e">More...</a><br /></td></tr>
<tr class="separator:adc19f0ea8ff710c3f840a76014c59e4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a1db2a769f837b14ebf556b1fb8fbb6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="edma__low__level_8c.html#a9a1db2a769f837b14ebf556b1fb8fbb6">EDMA3Deinit</a> (uint32_t baseAddr, uint32_t queNum)</td></tr>
<tr class="memdesc:a9a1db2a769f837b14ebf556b1fb8fbb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">EDMA3 Deinitialization.  <a href="#a9a1db2a769f837b14ebf556b1fb8fbb6">More...</a><br /></td></tr>
<tr class="separator:a9a1db2a769f837b14ebf556b1fb8fbb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf0b2d1fea831c1fce97df497e10d039"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="edma__low__level_8c.html#acf0b2d1fea831c1fce97df497e10d039">EDMA3ChainChannel</a> (uint32_t baseAddr, uint32_t chId1, uint32_t chId2, uint32_t chainOptions)</td></tr>
<tr class="memdesc:acf0b2d1fea831c1fce97df497e10d039"><td class="mdescLeft">&#160;</td><td class="mdescRight">Chain the two specified channels.  <a href="#acf0b2d1fea831c1fce97df497e10d039">More...</a><br /></td></tr>
<tr class="separator:acf0b2d1fea831c1fce97df497e10d039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49626c04dade54b8794fb6e0f9994884"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="edma__low__level_8c.html#a49626c04dade54b8794fb6e0f9994884">EDMA3LinkChannel</a> (uint32_t baseAddr, uint32_t paRAMId1, uint32_t paRAMId2)</td></tr>
<tr class="memdesc:a49626c04dade54b8794fb6e0f9994884"><td class="mdescLeft">&#160;</td><td class="mdescRight">Link two channels.  <a href="#a49626c04dade54b8794fb6e0f9994884">More...</a><br /></td></tr>
<tr class="separator:a49626c04dade54b8794fb6e0f9994884"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a1d586b4ceff31773b88b6e4f2a70ead5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1d586b4ceff31773b88b6e4f2a70ead5"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="edma__low__level_8c.html#a1d586b4ceff31773b88b6e4f2a70ead5">regionId</a> = 0</td></tr>
<tr class="memdesc:a1d586b4ceff31773b88b6e4f2a70ead5"><td class="mdescLeft">&#160;</td><td class="mdescRight">The regionId is the shadow region(0 or 1) <br /></td></tr>
<tr class="separator:a1d586b4ceff31773b88b6e4f2a70ead5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This is the internal low level EDMA implementation reused from ADAS team (with fixes). This header file should <em>NOT</em> be directly included by applications. </p>
<dl class="section user"><dt></dt><dd>Copyright (C) 2013 Texas Instruments Incorporated - <a href="http://www.ti.com/">http://www.ti.com/</a></dd></dl>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p>
<p>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</p>
<p>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</p>
<p>Neither the name of Texas Instruments Incorporated nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</p>
<p>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>
</div><h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="acf0b2d1fea831c1fce97df497e10d039"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EDMA3ChainChannel </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chId1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chId2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chainOptions</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Chain the two specified channels. </p>
<p>This API is used to chain a DMA channel to a previously allocated DMA/QDMA channel</p>
<p>Chaining is different from Linking. The EDMA3 link feature reloads the current channel parameter set with the linked parameter set. The EDMA3 chaining feature does not modify or update any channel parameter set; it provides a synchronization event (or trigger) to the chained DMA channel, as soon as the transfer (final or intermediate) completes on the main DMA/QDMA channel.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory address of the EDMA instance used.<br />
 </td></tr>
    <tr><td class="paramname">chId1</td><td>DMA/QDMA channel to which a particular DMA channel will be chained</td></tr>
    <tr><td class="paramname">chId2</td><td>DMA channel which needs to be chained to the first DMA/QDMA channel.</td></tr>
    <tr><td class="paramname">chainOptions</td><td>Options such as intermediate interrupts are required or not, intermediate/final chaining is enabled or not etc.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none.<br />
</dd></dl>

</div>
</div>
<a class="anchor" id="a792a59bef7f0761613c24ef116a6198d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EDMA3ChannelToParamMap </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>channel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>paramSet</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function maps DMA channel to any of the PaRAM sets in the PaRAM memory map. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory address of the EDMA instance used.</td></tr>
    <tr><td class="paramname">channel</td><td>The DMA channel number required to be mapped.</td></tr>
    <tr><td class="paramname">paramSet</td><td>It specifies the paramSet to which DMA channel required to be mapped.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="adc19f0ea8ff710c3f840a76014c59e4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EDMA3ClearErrorBits </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>evtQNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears Event Register and Error Register for a specific DMA channel and brings back EDMA3 to its initial state. </p>
<p>This API clears the Event register, Event Miss register, Event Enable register for a specific DMA channel. It also clears the CC Error register.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory address of the EDMA instance used.<br />
 </td></tr>
    <tr><td class="paramname">chNum</td><td>This is the channel number requested for a particular event.<br />
 </td></tr>
    <tr><td class="paramname">evtQNum</td><td>Event Queue Number to which the channel will be unmapped (valid only for the Master Channel (DMA/QDMA) request).<br />
 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>none.<br />
</dd></dl>

</div>
</div>
<a class="anchor" id="a402439d047f2480c7d9ec4e1bee68042"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EDMA3ClrCCErr </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the user to Clear any Channel controller Errors. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory address of the EDMA instance used.<br />
 </td></tr>
    <tr><td class="paramname">flags</td><td>Masks to be passed.<br />
 flags can have values:</td></tr>
  </table>
  </dd>
</dl>
<p>EDMA3CC_CLR_TCCERR Clears the TCCERR bit in the EDMA3CC ERR Reg<br />
EDMA3CC_CLR_QTHRQ0 Queue threshold error clear for queue 0.<br />
EDMA3CC_CLR_QTHRQ1 Queue threshold error clear for queue 1.</p>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="a101e0bc0c39a89bcb553101c69f7ac54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EDMA3ClrEvt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the user to Clear an event. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory address of the EDMA instance used.<br />
 </td></tr>
    <tr><td class="paramname">chNum</td><td>Allocated channel number.<br />
 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>Note : This API is generally used during Manual transfers.<br />
</p>

</div>
</div>
<a class="anchor" id="abd005654c2daf72c73ded5594bfdefa0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EDMA3ClrIntr </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the user to Clear an Interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory address of the EDMA instance used.</td></tr>
    <tr><td class="paramname">value</td><td>Value to be set to clear the Interrupt Status.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="ad946e79c26344f6171afeb63a63d5ea3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EDMA3ClrMissEvt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the user to Clear any missed event. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory address of the EDMA instance used.<br />
 </td></tr>
    <tr><td class="paramname">chNum</td><td>Allocated channel number.<br />
 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="a9a1db2a769f837b14ebf556b1fb8fbb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EDMA3Deinit </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>queNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EDMA3 Deinitialization. </p>
<p>This function deinitializes the EDMA3 Driver Clears the error specific registers (EMCR/EMCRh, QEMCR, CCERRCLR) &amp; deinitialize the Queue Number Registers</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory address of the EDMA instance used.<br />
 </td></tr>
    <tr><td class="paramname">queNum</td><td>Event Queue used </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<dl class="section note"><dt>Note</dt><dd>The regionId is the shadow region(0 or 1) used and the, Event Queue used is either (0 or 1). There are only two shadow regions and only two event Queues </dd></dl>

</div>
</div>
<a class="anchor" id="a4e346569b374b58ded250cf53b838e93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EDMA3DisableChInShadowReg </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chType</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable channel to Shadow region mapping. </p>
<p>This API allocates DMA/QDMA channels or TCCs, and the same resources are enabled in the shadow region specific register (DRAE/DRAEH/QRAE). Here only one shadow region is used since, there is only one Master.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory address of the EDMA instance used.<br />
 </td></tr>
    <tr><td class="paramname">chType</td><td>(DMA/QDMA) Channel</td></tr>
    <tr><td class="paramname">chNum</td><td>Allocated channel number.<br />
</td></tr>
  </table>
  </dd>
</dl>
<p>chType can have values EDMA3_CHANNEL_TYPE_DMA<br />
 EDMA3_CHANNEL_TYPE_QDMA</p>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="a1e7d8675c42a1b556ce81a975be0abe7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EDMA3DisableDmaEvt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the user to Disable an DMA event. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory address of the EDMA instance used.<br />
 </td></tr>
    <tr><td class="paramname">chNum</td><td>Allocated channel number.<br />
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>Note : Writes of 1 to the bits in EECR clear the corresponding event bits in EER; writes of 0 have no effect.. This is generally used for Event Based transfers.<br />
</p>

</div>
</div>
<a class="anchor" id="a213282be2c4140455d81ced10e810de2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EDMA3DisableEvtIntr </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the user to clear CC interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory address of the EDMA instance used.<br />
 </td></tr>
    <tr><td class="paramname">chNum</td><td>Allocated channel number.<br />
 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>Note : Writes of 1 to the bits in IECR clear the corresponding interrupt bits in the interrupt enable registers (IER); writes of 0 have no effect.<br />
</p>

</div>
</div>
<a class="anchor" id="a6a9c6cb39698f76cb91e54eef3fe7213"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EDMA3DisableQdmaEvt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the user to disable an QDMA event. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory address of the EDMA instance used.<br />
 </td></tr>
    <tr><td class="paramname">chNum</td><td>Allocated channel number.<br />
 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>Note : Writes of 1 to the bits in QEECR clears the corresponding event bits in QEER.<br />
</p>

</div>
</div>
<a class="anchor" id="a8c3ce0b87262ea398fb86cd6df1568bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t EDMA3DisableTransfer </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>trigMode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable DMA transfer on the specified channel. </p>
<p>There are multiple ways by which an EDMA3 transfer could be triggered. The triggering mode option allows choosing from the available triggering modes.</p>
<p>To disable a channel which was previously triggered in manual mode, this API clears the Secondary Event Register and Event Miss Register, if set, for the specific DMA channel.</p>
<p>To disable a channel which was previously triggered in QDMA mode, this API clears the QDMA Event Enable Register, for the specific QDMA channel.</p>
<p>To disable a channel which was previously triggered in event mode, this API clears the Event Enable Register, Event Register, Secondary Event Register and Event Miss Register, if set, for the specific DMA channel.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory address of the EDMA instance used.<br />
 </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel being used to enable transfer.<br />
 </td></tr>
    <tr><td class="paramname">trigMode</td><td>Mode of triggering start of transfer (Manual, QDMA or Event).<br />
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>retVal TRUE or FALSE depending on the param passed.<br />
</dd></dl>

</div>
</div>
<a class="anchor" id="a6d8aa2faa3c4202e176b5c9f71703eb1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EDMA3EnableChInShadowReg </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chType</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable channel to Shadow region mapping. </p>
<p>This API allocates DMA/QDMA channels or TCCs, and the same resources are enabled in the shadow region specific register (DRAE/DRAEH/QRAE). Here only one shadow region is used since, there is only one Master.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory address of the EDMA instance used.<br />
 </td></tr>
    <tr><td class="paramname">chType</td><td>(DMA/QDMA) Channel For Example: For DMA it is, EDMA3_CHANNEL_TYPE_DMA.<br />
 </td></tr>
    <tr><td class="paramname">chNum</td><td>Allocated channel number.<br />
</td></tr>
  </table>
  </dd>
</dl>
<p>chType can have values EDMA3_CHANNEL_TYPE_DMA<br />
 EDMA3_CHANNEL_TYPE_QDMA</p>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="a129831175660a5f95789cf0cca50f85a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EDMA3EnableDmaEvt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the user to enable an DMA event. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory address of the EDMA instance used.<br />
 </td></tr>
    <tr><td class="paramname">chNum</td><td>Allocated channel number.<br />
 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>Note : Writes of 1 to the bits in EESR sets the corresponding event bits in EER. This is generally used for Event Based transfers.<br />
</p>

</div>
</div>
<a class="anchor" id="a3c829647e3899cc0d6bbc16020f01700"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EDMA3EnableEvtIntr </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the user to enable the transfer completion interrupt generation by the EDMA3CC for all DMA/QDMA channels. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory address of the EDMA instance used.<br />
 </td></tr>
    <tr><td class="paramname">chNum</td><td>Allocated channel number.<br />
 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>Note : To set any interrupt bit in IER, a 1 must be written to the corresponding interrupt bit in the interrupt enable set register. </p>

</div>
</div>
<a class="anchor" id="a608d6bc779aba002f52acf778f6ad3a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EDMA3EnableQdmaEvt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the user to enable an QDMA event. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory address of the EDMA instance used.<br />
 </td></tr>
    <tr><td class="paramname">chNum</td><td>Allocated channel number.<br />
 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>Note : Writes of 1 to the bits in QEESR sets the corresponding event bits in QEER.<br />
</p>

</div>
</div>
<a class="anchor" id="aa73400c4c07a1c2878f30651e3a7327d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t EDMA3EnableTransfer </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>trigMode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start EDMA transfer on the specified channel. </p>
<p>There are multiple ways to trigger an EDMA3 transfer. The triggering mode option allows choosing from the available triggering modes: Event, Manual or QDMA.</p>
<p>In event triggered, a peripheral or an externally generated event triggers the transfer. This API clears the Event and Event Miss Register and then enables the DMA channel by writing to the EESR.</p>
<p>In manual triggered mode, CPU manually triggers a transfer by writing a 1 in the Event Set Register ESR. This API writes to the ESR to start the transfer.</p>
<p>In QDMA triggered mode, a QDMA transfer is triggered when a CPU (or other EDMA3 programmer) writes to the trigger word of the QDMA channel PaRAM set (auto-triggered) or when the EDMA3CC performs a link update on a PaRAM set that has been mapped to a QDMA channel (link triggered). This API enables the QDMA channel by writing to the QEESR register.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory address of the EDMA instance used.<br />
 </td></tr>
    <tr><td class="paramname">chNum</td><td>Channel being used to enable transfer.<br />
 </td></tr>
    <tr><td class="paramname">trigMode</td><td>Mode of triggering start of transfer (Manual, QDMA or Event).<br />
 trigMode can have values: EDMA3_TRIG_MODE_MANUAL<br />
 EDMA3_TRIG_MODE_QDMA<br />
 EDMA3_TRIG_MODE_EVENT<br />
 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>retVal TRUE or FALSE depending on the param passed.<br />
</dd></dl>

</div>
</div>
<a class="anchor" id="aa59f781ee1a3b6a6e6d48824b72b92bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t EDMA3ErrIntrHighStatusGet </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This returns error interrupt status for those events whose event number is greater than 32. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory address of the EDMA instance used.<br />
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value Status of the Interrupt Pending Register </dd></dl>

</div>
</div>
<a class="anchor" id="a45d29542d393bd9e4534b9c56a8e4a9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t EDMA3FreeChannel </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chType</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>trigMode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>tccNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>evtQNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Free the specified channel (DMA/QDMA/Link) and its associated resources (PaRAM Set, TCC etc) and removes various mappings. </p>
<p>For Link channels, this API only frees the associated PaRAM Set.</p>
<p>For DMA/QDMA channels, it does the following operations: 1) Disable any ongoing transfer on the channel,<br />
2) Remove the channel to Event Queue mapping,<br />
3) For DMA channels, clear the DCHMAP register, if available<br />
4) For QDMA channels, clear the QCHMAP register,<br />
5) Frees the DMA/QDMA channel in the end.<br />
 </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory address of the EDMA instance used.<br />
 </td></tr>
    <tr><td class="paramname">chType</td><td>(DMA/QDMA) Channel For Example: For QDMA it is, EDMA3_CHANNEL_TYPE_QDMA.<br />
 </td></tr>
    <tr><td class="paramname">chNum</td><td>This is the channel number requested for a particular event.<br />
 </td></tr>
    <tr><td class="paramname">trigMode</td><td>Mode of triggering start of transfer.<br />
 </td></tr>
    <tr><td class="paramname">tccNum</td><td>The channel number on which the completion/error interrupt is generated. Not used if user requested for a Link channel.<br />
 </td></tr>
    <tr><td class="paramname">evtQNum</td><td>Event Queue Number to which the channel will be unmapped (valid only for the Master Channel (DMA/QDMA) request).<br />
 trigMode can have values: EDMA3_TRIG_MODE_MANUAL<br />
 EDMA3_TRIG_MODE_QDMA<br />
 EDMA3_TRIG_MODE_EVENT</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>TRUE if parameters are valid else return FALSE </dd></dl>

</div>
</div>
<a class="anchor" id="a141ed857ef68ddefd1090e18c398c7f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t EDMA3GetCCErrStatus </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This returns EDMA3 CC error status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory address of the EDMA instance used.<br />
 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value Status of the Interrupt Pending Register </dd></dl>

</div>
</div>
<a class="anchor" id="a29294680f838defea6fff50dd17030c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t EDMA3GetErrIntrStatus </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This returns error interrupt status for those events whose event number is less than 32. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory address of the EDMA instance used.<br />
 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value Status of the Interrupt Pending Register </dd></dl>

</div>
</div>
<a class="anchor" id="ac698341ad879431a6c58e398cdd33598"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t EDMA3GetIntrStatus </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function returns interrupts status of those events which is less than 32. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory address of the EDMA instance used.<br />
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="aef06a81130838670613f8c4f004def82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EDMA3GetPaRAM </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>paRAMId</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_e_d_m_a3_c_c_pa_r_a_m_entry.html">EDMA3CCPaRAMEntry</a> *&#160;</td>
          <td class="paramname"><em>currPaRAM</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Retrieve existing PaRAM set associated with specified logical channel (DMA/Link). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory address of the EDMA instance used.<br />
 </td></tr>
    <tr><td class="paramname">paRAMId</td><td>paRAMset ID whose parameter set is requested.<br />
 </td></tr>
    <tr><td class="paramname">currPaRAM</td><td>User gets the existing PaRAM here.<br />
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="ab66d13e4c007dcfa1cea90ea4230b37d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EDMA3Init </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>queNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EDMA3 Initialization. </p>
<p>This function initializes the EDMA3 Driver Clears the error specific registers (EMCR/EMCRh, QEMCR, CCERRCLR) &amp; initialize the Queue Number Registers</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory address of the EDMA instance used.<br />
 </td></tr>
    <tr><td class="paramname">queNum</td><td>Event Queue Number to which the channel will be mapped (valid only for the Master Channel (DMA/QDMA) request).<br />
 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<dl class="section note"><dt>Note</dt><dd>The regionId is the shadow region(0 or 1) used and the, Event Queue used is either (0 or 1). There are only four shadow regions and only two event Queues </dd></dl>

</div>
</div>
<a class="anchor" id="a71c380ecb4f173eb707d7f99665720bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t EDMA3IntrStatusHighGet </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function returns interrupts status of those events which is greater than 32. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory address of the EDMA instance used.<br />
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a49626c04dade54b8794fb6e0f9994884"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EDMA3LinkChannel </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>paRAMId1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>paRAMId2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Link two channels. </p>
<p>This API is used to link two previously allocated logical (DMA/QDMA/Link) channels.</p>
<p>It sets the Link field of the PaRAM set associated with first channel (chId1) to point it to the PaRAM set associated with second channel (chId2).</p>
<p>It also sets the TCC field of PaRAM set of second channel to the same as that of the first channel.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory address of the EDMA instance used.<br />
 </td></tr>
    <tr><td class="paramname">paRAMId1</td><td>PaRAM set ID of physical channel1 to which particular paRAM set will be linked or PaRAM set ID in case another PaRAM set is being linked to this PaRAM set</td></tr>
    <tr><td class="paramname">paRAMId2</td><td>PaRAM set ID which is linked to channel with parameter ID paRAMId1</td></tr>
  </table>
  </dd>
</dl>
<p>After the transfer based on the PaRAM set of channel1 is over, the PaRAM set paRAMId2 will be copied to the PaRAM set of channel1 and transfer will resume. For DMA channels, another sync event is required to initiate the transfer on the Link channel.</p>
<dl class="section return"><dt>Returns</dt><dd>none.<br />
</dd></dl>

</div>
</div>
<a class="anchor" id="abaf563d6307782fccac6a3683307d8bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EDMA3MapChToEvtQ </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chType</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>evtQNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Map channel to Event Queue. </p>
<p>This API maps DMA/QDMA channels to the Event Queue</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory address of the EDMA instance used.<br />
 </td></tr>
    <tr><td class="paramname">chType</td><td>(DMA/QDMA) Channel For Example: For QDMA it is EDMA3_CHANNEL_TYPE_QDMA.<br />
 </td></tr>
    <tr><td class="paramname">chNum</td><td>Allocated channel number.<br />
 </td></tr>
    <tr><td class="paramname">evtQNum</td><td>Event Queue Number to which the channel will be mapped (valid only for the Master Channel (DMA/QDMA) request).<br />
 chtype can have values EDMA3_CHANNEL_TYPE_DMA<br />
 EDMA3_CHANNEL_TYPE_QDMA</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="a629c20aff6c8b33b3288f4d3c5b522ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EDMA3MapQdmaChToPaRAM </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint32_t *&#160;</td>
          <td class="paramname"><em>paRAMId</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the user to map a QDMA channel to PaRAM set This API Needs to be called before programming the paRAM sets for the QDMA Channels.Application needs to maitain the paRAMId provided by this API.This paRAMId is used to set paRAM and get paRAM. Refer corresponding API's for more details. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory address of the EDMA instance used.<br />
 </td></tr>
    <tr><td class="paramname">chNum</td><td>Allocated QDMA channel number.<br />
 </td></tr>
    <tr><td class="paramname">paRAMId</td><td>PaRAM Id to which the QDMA channel will be mapped to. mapped to.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>Note : The PaRAMId requested must be greater than 32(SOC_EDMA3_NUM_DMACH). and lesser than SOC_EDMA3_NUM_DMACH + chNum Because, the first 32 PaRAM's are directly mapped to first 32 DMA channels and (32 - 38) for QDMA Channels. (32 - 38) is assigned by driver in this API. </p>

</div>
</div>
<a class="anchor" id="a1a8fa677546cd9c2d60b47b1ea77d259"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t EDMA3PeripheralIdGet </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API return the revision Id of the peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory address of the EDMA instance used.<br />
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a9a513d7b74611a279ac44b9f48632ac5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EDMA3QdmaClrMissEvt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the user to Clear any QDMA missed event. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory address of the EDMA instance used.<br />
 </td></tr>
    <tr><td class="paramname">chNum</td><td>Allocated channel number.<br />
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="a8a54a693752df1194f935e9bf24fdfa9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t EDMA3QdmaGetErrIntrStatus </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This returns QDMA error interrupt status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory address of the EDMA instance used.<br />
 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value Status of the QDMA Interrupt Pending Register </dd></dl>

</div>
</div>
<a class="anchor" id="a1b70287bd650a9b60eaeb2dc3b89f132"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EDMA3QdmaGetPaRAM </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>paRAMId</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_e_d_m_a3_c_c_pa_r_a_m_entry.html">EDMA3CCPaRAMEntry</a> *&#160;</td>
          <td class="paramname"><em>currPaRAM</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Retrieve existing PaRAM set associated with specified logical channel (QDMA). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory address of the EDMA instance used.<br />
 </td></tr>
    <tr><td class="paramname">paRAMId</td><td>paRAMset ID whose parameter set is requested.<br />
 </td></tr>
    <tr><td class="paramname">currPaRAM</td><td>User gets the existing PaRAM here.<br />
 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="a779a272d124ef8941b77e6f045354a03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t EDMA3QdmaGetPaRAMEntry </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>paRAMId</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>paRAMEntry</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get a particular PaRAM entry of the specified PaRAM set. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory address of the EDMA instance used.<br />
 </td></tr>
    <tr><td class="paramname">paRAMId</td><td>PaRAM Id to which the QDMA channel is mapped to.</td></tr>
    <tr><td class="paramname">paRAMEntry</td><td>Specify the PaRAM set entry which needs to be read.</td></tr>
  </table>
  </dd>
</dl>
<p>paRAMEntry can have values:</p>
<p>EDMA3CC_PARAM_ENTRY_OPT EDMA3CC_PARAM_ENTRY_SRC EDMA3CC_PARAM_ENTRY_ACNT_BCNT EDMA3CC_PARAM_ENTRY_DST EDMA3CC_PARAM_ENTRY_SRC_DST_BIDX EDMA3CC_PARAM_ENTRY_LINK_BCNTRLD EDMA3CC_PARAM_ENTRY_SRC_DST_CIDX EDMA3CC_PARAM_ENTRY_CCNT</p>
<dl class="section return"><dt>Returns</dt><dd>paRAMEntryVal The value of the paRAM field pointed by the paRAMEntry.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This API should be used while reading the PaRAM set entry for QDMA channels. And the paRAMEntryVal is a packed value for certain fields of paRAMEntry.The user has to make sure the value is unpacked appropriately. For example, the third field is A_B_CNT. Hence he will have to unpack it to two 16 bit fields to get ACNT and BCNT. </dd></dl>

</div>
</div>
<a class="anchor" id="a7d095fec286d29e3397d950fa5d2b61a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EDMA3QdmaSetPaRAM </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>paRAMId</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_e_d_m_a3_c_c_pa_r_a_m_entry.html">EDMA3CCPaRAMEntry</a> *&#160;</td>
          <td class="paramname"><em>newPaRAM</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Copy the user specified PaRAM Set onto the PaRAM Set associated with the logical channel (QDMA only). </p>
<p>This API takes a PaRAM Set as input and copies it onto the actual PaRAM Set associated with the logical channel. OPT field of the PaRAM Set is written first and the CCNT field is written last.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory address of the EDMA instance used.<br />
</td></tr>
    <tr><td class="paramname">paRAMId</td><td>paRaMset ID whose parameter set has to be updated</td></tr>
    <tr><td class="paramname">newPaRAM</td><td>Parameter RAM set to be copied onto existing PaRAM.<br />
 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="ab546403fd08a8aec1e68d7dd7dd4604c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EDMA3QdmaSetPaRAMEntry </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>paRAMId</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>paRAMEntry</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>newPaRAMEntryVal</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set a particular PaRAM set entry of the specified PaRAM set. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory address of the EDMA instance used.<br />
 </td></tr>
    <tr><td class="paramname">paRAMId</td><td>PaRAM Id to which the QDMA channel is mapped to.</td></tr>
    <tr><td class="paramname">paRAMEntry</td><td>Specify the PaRAM set entry which needs to be set.</td></tr>
    <tr><td class="paramname">newPaRAMEntryVal</td><td>The new field setting. Make sure this field is packed for setting certain fields in paRAM.</td></tr>
  </table>
  </dd>
</dl>
<p>EDMA3CC_PARAM_ENTRY_OPT EDMA3CC_PARAM_ENTRY_SRC EDMA3CC_PARAM_ENTRY_ACNT_BCNT EDMA3CC_PARAM_ENTRY_DST EDMA3CC_PARAM_ENTRY_SRC_DST_BIDX EDMA3CC_PARAM_ENTRY_LINK_BCNTRLD EDMA3CC_PARAM_ENTRY_SRC_DST_CIDX EDMA3CC_PARAM_ENTRY_CCNT</p>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This API should be used while setting the PaRAM set entry for QDMA channels. If <a class="el" href="edma__low__level_8h.html#ab546403fd08a8aec1e68d7dd7dd4604c" title="Set a particular PaRAM set entry of the specified PaRAM set. ">EDMA3QdmaSetPaRAMEntry()</a> used, it will trigger the QDMA channel before complete PaRAM set entry is written. </dd></dl>

</div>
</div>
<a class="anchor" id="ae09fa85959ac79d28f45df89d66d99b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t EDMA3RequestChannel </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chType</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>tccNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>evtQNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Request a DMA/QDMA/Link channel. </p>
<p>Each channel (DMA/QDMA/Link) must be requested before initiating a DMA transfer on that channel.</p>
<p>This API is used to allocate a logical channel (DMA/QDMA/Link) along with the associated resources. For DMA and QDMA channels, TCC and PaRAM Set are also allocated along with the requested channel.</p>
<p>User can request a specific logical channel by passing the channel number in 'chNum'.</p>
<p>For DMA/QDMA channels, after allocating all the EDMA3 resources, this API sets the TCC field of the OPT PaRAM Word with the allocated TCC. It also sets the event queue for the channel allocated. The event queue needs to be specified by the user.</p>
<p>For DMA channel, it also sets the DCHMAP register.</p>
<p>For QDMA channel, it sets the QCHMAP register and CCNT as trigger word and enables the QDMA channel by writing to the QEESR register.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory address of the EDMA instance used.<br />
 </td></tr>
    <tr><td class="paramname">chType</td><td>(DMA/QDMA) Channel For Example: For DMA it is EDMA3_CHANNEL_TYPE_DMA.<br />
 </td></tr>
    <tr><td class="paramname">chNum</td><td>This is the channel number requested for a particular event.<br />
 </td></tr>
    <tr><td class="paramname">tccNum</td><td>The channel number on which the completion/error interrupt is generated. Not used if user requested for a Link channel.<br />
 </td></tr>
    <tr><td class="paramname">evtQNum</td><td>Event Queue Number to which the channel will be mapped (valid only for the Master Channel (DMA/QDMA) request).<br />
 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>TRUE if parameters are valid, else FALSE </dd></dl>

</div>
</div>
<a class="anchor" id="a0b3ccd5010ded7a4c3e5e6fa3bdb8cb9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EDMA3SetEvt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the user to Set an event. This API helps user to manually set events to initiate DMA transfer requests. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory address of the EDMA instance used.<br />
 </td></tr>
    <tr><td class="paramname">chNum</td><td>Allocated channel number.<br />
 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>Note : This API is generally used during Manual transfers.<br />
</p>

</div>
</div>
<a class="anchor" id="a9d748b5088388c3f3885e06e6aa1bb6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EDMA3SetPaRAM </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>paRAMId</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_e_d_m_a3_c_c_pa_r_a_m_entry.html">EDMA3CCPaRAMEntry</a> *&#160;</td>
          <td class="paramname"><em>newPaRAM</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Copy the user specified PaRAM Set onto the PaRAM Set associated with the logical channel (DMA/Link). </p>
<p>This API takes a PaRAM Set as input and copies it onto the actual PaRAM Set associated with the logical channel. OPT field of the PaRAM Set is written first and the CCNT field is written last.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory address of the EDMA instance used.<br />
 </td></tr>
    <tr><td class="paramname">paRAMId</td><td>paRAMset ID whose parameter set has to be updated</td></tr>
    <tr><td class="paramname">newPaRAM</td><td>Parameter RAM set to be copied onto existing PaRAM.<br />
 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="ac4022e5226a1d3237df4c9b64a191a09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EDMA3SetQdmaTrigWord </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>trigWord</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Assign a Trigger Word to the specified QDMA channel. </p>
<p>This API sets the Trigger word for the specific QDMA channel in the QCHMAP Register. Default QDMA trigger word is CCNT.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory address of the EDMA instance used.<br />
 </td></tr>
    <tr><td class="paramname">chNum</td><td>QDMA Channel which needs to be assigned the Trigger Word</td></tr>
    <tr><td class="paramname">trigWord</td><td>The Trigger Word for the QDMA channel. Trigger Word is the word in the PaRAM Register Set which, when written to by CPU, will start the QDMA transfer automatically.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="a18c9a3f603302ee0dacdacb35eb51852"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EDMA3UnmapChToEvtQ </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chType</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>chNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Remove Mapping of channel to Event Queue. </p>
<p>This API Unmaps DMA/QDMA channels to the Event Queue allocated</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Memory address of the EDMA instance used.<br />
 </td></tr>
    <tr><td class="paramname">chType</td><td>(DMA/QDMA) Channel For Example: For DMA it is EDMA3_CHANNEL_TYPE_DMA.<br />
 </td></tr>
    <tr><td class="paramname">chNum</td><td>Allocated channel number.<br />
 chtype can have values EDMA3_CHANNEL_TYPE_DMA<br />
 EDMA3_CHANNEL_TYPE_QDMA</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="a9e54ca8515c51741de7e835f5b7222e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EDMAsetRegion </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>i</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API sets the region. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">i</td><td>pass the regionId.<br />
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2018, Texas Instruments Incorporated</small>
</body>
</html>
