// Seed: 3293334683
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  input id_3;
  input id_2;
  output id_1;
  assign id_1 = 1;
  logic id_4;
  logic id_5;
  type_7(
      1'h0, id_6, 1
  );
  assign id_5 = 1;
endmodule
