INFO: [VRFC 10-163] Analyzing VHDL file "/home/nick/ECEC302/W3/Lab/adder_project/adder_project.srcs/sources_1/imports/new/add3bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'add3bits'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nick/ECEC302/W3/Lab/adder_project/adder_project.srcs/sources_1/new/p1_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nick/ECEC302/W3/Lab/adder_project/adder_project.srcs/sources_1/new/control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nick/ECEC302/W3/Lab/adder_project/adder_project.srcs/sources_1/imports/new/serial_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serial_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nick/ECEC302/W3/Lab/adder_project/adder_project.srcs/sources_1/imports/Lab/sh_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sh_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nick/ECEC302/W3/Lab/adder_project/adder_project.srcs/sources_1/new/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder'
ERROR: [VRFC 10-2935] 'reg_a' is already declared in this region [/home/nick/ECEC302/W3/Lab/adder_project/adder_project.srcs/sources_1/new/adder.vhd:44]
ERROR: [VRFC 10-3782] unit 'struc' ignored due to previous errors [/home/nick/ECEC302/W3/Lab/adder_project/adder_project.srcs/sources_1/new/adder.vhd:12]
INFO: [VRFC 10-3070] VHDL file '/home/nick/ECEC302/W3/Lab/adder_project/adder_project.srcs/sources_1/new/adder.vhd' ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nick/ECEC302/W3/Lab/adder_project/adder_project.srcs/sources_1/imports/new/add3bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'add3bits'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nick/ECEC302/W3/Lab/adder_project/adder_project.srcs/sources_1/new/p1_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nick/ECEC302/W3/Lab/adder_project/adder_project.srcs/sources_1/new/control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nick/ECEC302/W3/Lab/adder_project/adder_project.srcs/sources_1/imports/new/serial_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serial_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nick/ECEC302/W3/Lab/adder_project/adder_project.srcs/sources_1/imports/Lab/sh_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sh_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nick/ECEC302/W3/Lab/adder_project/adder_project.srcs/sources_1/new/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder'
ERROR: [VRFC 10-2935] 'reg_a' is already declared in this region [/home/nick/ECEC302/W3/Lab/adder_project/adder_project.srcs/sources_1/new/adder.vhd:44]
ERROR: [VRFC 10-3782] unit 'struc' ignored due to previous errors [/home/nick/ECEC302/W3/Lab/adder_project/adder_project.srcs/sources_1/new/adder.vhd:12]
INFO: [VRFC 10-3070] VHDL file '/home/nick/ECEC302/W3/Lab/adder_project/adder_project.srcs/sources_1/new/adder.vhd' ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nick/ECEC302/W3/Lab/adder_project/adder_project.srcs/sources_1/imports/new/add3bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'add3bits'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nick/ECEC302/W3/Lab/adder_project/adder_project.srcs/sources_1/new/p1_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nick/ECEC302/W3/Lab/adder_project/adder_project.srcs/sources_1/new/control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nick/ECEC302/W3/Lab/adder_project/adder_project.srcs/sources_1/imports/new/serial_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'serial_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nick/ECEC302/W3/Lab/adder_project/adder_project.srcs/sources_1/imports/Lab/sh_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sh_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/nick/ECEC302/W3/Lab/adder_project/adder_project.srcs/sources_1/new/adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder'
