// Seed: 67856889
macromodule module_0 (
    input uwire id_0,
    input uwire id_1,
    output uwire id_2,
    input wire id_3,
    input tri0 id_4,
    input supply0 id_5,
    output tri1 id_6,
    input tri id_7
);
  assign id_6 = "" === ~id_3;
  assign module_1.type_22 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output wire id_1,
    input uwire id_2,
    input wand id_3,
    input wand id_4,
    output uwire id_5,
    output tri0 id_6,
    input wire id_7,
    input uwire id_8,
    input supply1 id_9,
    output supply1 id_10,
    input tri0 id_11,
    input wor id_12,
    output supply1 id_13,
    input supply1 id_14,
    input supply0 id_15,
    input supply0 id_16
);
  module_0 modCall_1 (
      id_4,
      id_11,
      id_13,
      id_16,
      id_15,
      id_4,
      id_13,
      id_12
  );
  wire id_18;
  id_19(
      .id_0(1), .id_1(~1)
  );
  wire id_20;
endmodule
