# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2012 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 12.1 Build 177 11/07/2012 SJ Full Version
# Date created = 09:20:24  August 19, 2015
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		usb_test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE30F23C8
set_global_assignment -name TOP_LEVEL_ENTITY usb_test
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 12.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "09:20:24  AUGUST 19, 2015"
set_global_assignment -name LAST_QUARTUS_VERSION 12.1
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name DEVICE_FILTER_PACKAGE FBGA
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 484
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 8
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name VERILOG_FILE rtl/usb_test.v
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to fpga_gclk
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to reset_n
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to usb_fd[15]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to usb_fd[14]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to usb_fd[13]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to usb_fd[12]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to usb_fd[11]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to usb_fd[10]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to usb_fd[9]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to usb_fd[8]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to usb_fd[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to usb_fd[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to usb_fd[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to usb_fd[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to usb_fd[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to usb_fd[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to usb_fd[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to usb_fd[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to usb_fifoaddr[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to usb_fifoaddr[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to usb_flaga
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to usb_flagb
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to usb_flagc
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to usb_slcs
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to usb_sloe
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to usb_slrd
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to usb_slwr
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to clk
set_location_assignment PIN_B19 -to reset_n
set_location_assignment PIN_L21 -to usb_fd[15]
set_location_assignment PIN_L22 -to usb_fd[14]
set_location_assignment PIN_K19 -to usb_fd[13]
set_location_assignment PIN_K21 -to usb_fd[12]
set_location_assignment PIN_K22 -to usb_fd[11]
set_location_assignment PIN_J18 -to usb_fd[10]
set_location_assignment PIN_J21 -to usb_fd[9]
set_location_assignment PIN_J22 -to usb_fd[8]
set_location_assignment PIN_F20 -to usb_fd[7]
set_location_assignment PIN_F19 -to usb_fd[6]
set_location_assignment PIN_E22 -to usb_fd[5]
set_location_assignment PIN_E21 -to usb_fd[4]
set_location_assignment PIN_D22 -to usb_fd[3]
set_location_assignment PIN_D21 -to usb_fd[2]
set_location_assignment PIN_H17 -to usb_fd[1]
set_location_assignment PIN_C22 -to usb_fd[0]
set_location_assignment PIN_H22 -to usb_fifoaddr[1]
set_location_assignment PIN_H19 -to usb_fifoaddr[0]
set_location_assignment PIN_F22 -to usb_flaga
set_location_assignment PIN_F21 -to usb_flagb
set_location_assignment PIN_G18 -to usb_flagc
set_location_assignment PIN_H20 -to usb_slcs
set_location_assignment PIN_H18 -to usb_sloe
set_location_assignment PIN_J17 -to usb_slrd
set_location_assignment PIN_K17 -to usb_slwr
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_DATA0_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_DATA1_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_FLASH_NCE_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_DCLK_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_global_assignment -name CDF_FILE Chain1.cdf
set_location_assignment PIN_T21 -to fpga_gclk
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top