<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7vx690tffg1761-3" LaunchTime="1532789686">
  <File Type="ROUTE-PWR-RPX" Name="top_power_routed.rpx"/>
  <File Type="ROUTE-PWR-SUM" Name="top_power_summary_routed.pb"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="top_methodology_drc_routed.rpx"/>
  <File Type="ROUTE-PWR" Name="top_power_routed.rpt"/>
  <File Type="ROUTE-DRC-RPX" Name="top_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="top_methodology_drc_routed.pb"/>
  <File Type="ROUTE-DRC-PB" Name="top_drc_routed.pb"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="top_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-DRC" Name="top_drc_routed.rpt"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="top_routed_bb.dcp"/>
  <File Type="ROUTE-DCP" Name="top_routed.dcp"/>
  <File Type="ROUTE-ERROR-DCP" Name="top_routed_error.dcp"/>
  <File Type="PHYSOPT-DRC" Name="top_drc_physopted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="top_physopt.dcp"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="top_postplace_pwropt.dcp"/>
  <File Type="PA-TCL" Name="top.tcl"/>
  <File Type="PLACE-SIMILARITY" Name="top_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="top_incremental_reuse_pre_placed.rpt"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="top_methodology_drc_opted.rpt"/>
  <File Type="OPT-DCP" Name="top_opt.dcp"/>
  <File Type="OPT-DRC" Name="top_drc_opted.rpt"/>
  <File Type="INIT-TIMING" Name="top_timing_summary_init.rpt"/>
  <File Type="PLACE-TIMING" Name="top_timing_summary_placed.rpt"/>
  <File Type="RDI-RDI" Name="top.vdi"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="top_postroute_physopt.dcp"/>
  <File Type="BG-BIT" Name="top.bit"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="top_timing_summary_postroute_physopted.pb"/>
  <File Type="BG-BIN" Name="top.bin"/>
  <File Type="ROUTE-TIMING-PB" Name="top_timing_summary_routed.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="top_timing_summary_postroute_physopted.rpx"/>
  <File Type="BITSTR-MSK" Name="top.msk"/>
  <File Type="ROUTE-TIMING-RPX" Name="top_timing_summary_routed.rpx"/>
  <File Type="BITSTR-RBT" Name="top.rbt"/>
  <File Type="ROUTE-SIMILARITY" Name="top_incremental_reuse_routed.rpt"/>
  <File Type="BITSTR-NKY" Name="top.nky"/>
  <File Type="ROUTE-CLK" Name="top_clock_utilization_routed.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="top_postroute_physopt_bb.dcp"/>
  <File Type="BG-DRC" Name="top.drc"/>
  <File Type="BITSTR-MMI" Name="top.mmi"/>
  <File Type="PLACE-DCP" Name="top_placed.dcp"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="top_timing_summary_postroute_physopted.rpt"/>
  <File Type="BG-BGN" Name="top.bgn"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="top_timing_summary_routed.rpt"/>
  <File Type="BITSTR-SYSDEF" Name="top.sysdef"/>
  <File Type="PWROPT-DCP" Name="top_pwropt.dcp"/>
  <File Type="BITSTR-BMM" Name="top_bd.bmm"/>
  <File Type="ROUTE-STATUS-PB" Name="top_route_status.pb"/>
  <File Type="ROUTE-STATUS" Name="top_route_status.rpt"/>
  <File Type="PLACE-CTRL" Name="top_control_sets_placed.rpt"/>
  <File Type="PLACE-IO" Name="top_io_placed.rpt"/>
  <File Type="PWROPT-TIMING" Name="top_timing_summary_pwropted.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="top_utilization_placed.pb"/>
  <File Type="PHYSOPT-TIMING" Name="top_timing_summary_physopted.rpt"/>
  <File Type="PWROPT-DRC" Name="top_drc_pwropted.rpt"/>
  <File Type="PLACE-UTIL" Name="top_utilization_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="top_timing_summary_postplace_pwropted.rpt"/>
  <File Type="OPT-TIMING" Name="top_timing_summary_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="top.hwdef"/>
  <File Type="PLACE-CLK" Name="top_clock_utilization_placed.rpt"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/ip/output_port_lookup_ip/output_port_lookup_ip.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/input_arbiter_ip/input_arbiter_ip.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/output_queues_ip/output_queues_ip.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/control_sub/control_sub.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/axi_10g_ethernet_nonshared/axi_10g_ethernet_nonshared.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/fifo_generator_status/fifo_generator_status.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/inverter_0/inverter_0.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/fifo_generator_1_9/fifo_generator_1_9.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/nf_10g_interface_ip/nf_10g_interface_ip.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/axi_10g_ethernet_shared/axi_10g_ethernet_shared.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/nf_10g_interface_shared_ip/nf_10g_interface_shared_ip.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/clk_wiz_ip/clk_wiz_ip.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/proc_sys_reset_ip/proc_sys_reset_ip.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/identifier_ip/identifier_ip.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../create_ip/id_rom16x32.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../hdl/axi_clocking.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../hdl/nf_datapath.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../hdl/top.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../sw/embedded/SDK_Workspace/reference_switch/app/Debug/app.elf">
      <FileInfo>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="ScopedToRef" Val="control_sub"/>
        <Attr Name="ScopedToCell" Val="nf_mbsys/mbsys/microblaze_0"/>
        <Attr Name="IsVisible" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="top"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constraints">
    <File Path="$PPRDIR/../../../../lib/hw/std/constraints/generic_bit.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../constraints/nf_sume_general.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../constraints/nf_sume_10g.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Performance_Explore" Flow="Vivado Implementation 2016"/>
    <Step Id="init_design"/>
    <Step Id="opt_design">
      <Option Id="Directive">0</Option>
    </Step>
    <Step Id="power_opt_design"/>
    <Step Id="place_design">
      <Option Id="Directive">0</Option>
    </Step>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design" EnableStepBool="1">
      <Option Id="Directive">1</Option>
    </Step>
    <Step Id="route_design">
      <Option Id="Directive">0</Option>
    </Step>
    <Step Id="post_route_phys_opt_design" EnableStepBool="1">
      <Option Id="Directive">1</Option>
    </Step>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="control_sub_mdm_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="control_sub_microblaze_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="control_sub_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="control_sub_axi_clock_converter_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="control_sub_pcie_reset_inv_0"/>
  <BlockFileSet Type="BlockSrcs" Name="control_sub_axi_iic_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="control_sub_ilmb_bram_if_cntlr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="control_sub_auto_cc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="control_sub_m00_data_fifo_0"/>
  <BlockFileSet Type="BlockSrcs" Name="control_sub_m04_data_fifo_0"/>
  <BlockFileSet Type="BlockSrcs" Name="control_sub_nf_riffa_dma_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="control_sub_s00_data_fifo_0"/>
  <BlockFileSet Type="BlockSrcs" Name="control_sub_clk_wiz_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="control_sub_axi_uartlite_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="control_sub_axis_dwidth_dma_rx_0"/>
  <BlockFileSet Type="BlockSrcs" Name="control_sub_pcie3_7x_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="control_sub_m07_data_fifo_0"/>
  <BlockFileSet Type="BlockSrcs" Name="control_sub_m03_data_fifo_0"/>
  <BlockFileSet Type="BlockSrcs" Name="control_sub_lmb_bram_0"/>
  <BlockFileSet Type="BlockSrcs" Name="control_sub_m05_data_fifo_0"/>
  <BlockFileSet Type="BlockSrcs" Name="control_sub_m01_data_fifo_0"/>
  <BlockFileSet Type="BlockSrcs" Name="control_sub_m08_data_fifo_0"/>
  <BlockFileSet Type="BlockSrcs" Name="control_sub_ilmb_v10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="control_sub_m02_data_fifo_0"/>
  <BlockFileSet Type="BlockSrcs" Name="control_sub_m06_data_fifo_0"/>
  <BlockFileSet Type="BlockSrcs" Name="control_sub_rst_clk_wiz_1_100M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="control_sub_dlmb_v10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="control_sub_xbar_1"/>
  <BlockFileSet Type="BlockSrcs" Name="control_sub_dlmb_bram_if_cntlr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="control_sub_axis_fifo_10g_tx_0"/>
  <BlockFileSet Type="BlockSrcs" Name="control_sub_microblaze_0_xlconcat_0"/>
  <BlockFileSet Type="BlockSrcs" Name="control_sub_axis_dwidth_dma_tx_0"/>
  <BlockFileSet Type="BlockSrcs" Name="control_sub_microblaze_0_axi_intc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="control_sub_axis_fifo_10g_rx_0"/>
</GenRun>
