

================================================================
== Vivado HLS Report for 'f_sum'
================================================================
* Date:           Mon Dec 10 15:19:44 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls8Bit16Quant
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.244|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2161|  6721|  2161|  6721|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  2160|  6720|  27 ~ 84 |          -|          -|    80|    no    |
        | + Loop 1.1  |    12|    60|  3 ~ 15  |          -|          -|     4|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      5|       -|      -|
|Expression       |        -|      0|       0|    967|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     494|    216|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    396|
|Register         |        -|      -|     382|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|     876|   1579|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +--------------------------+----------------------+---------+-------+-----+----+
    |lenetSynthMatlab_fYi_U22  |lenetSynthMatlab_fYi  |        0|      0|  118|  60|
    |lenetSynthMatlab_g8j_U23  |lenetSynthMatlab_g8j  |        0|      0|   94|  39|
    |lenetSynthMatlab_g8j_U24  |lenetSynthMatlab_g8j  |        0|      0|   94|  39|
    |lenetSynthMatlab_hbi_U25  |lenetSynthMatlab_hbi  |        0|      0|   94|  39|
    |lenetSynthMatlab_hbi_U26  |lenetSynthMatlab_hbi  |        0|      0|   94|  39|
    +--------------------------+----------------------+---------+-------+-----+----+
    |Total                     |                      |        0|      0|  494| 216|
    +--------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |lenetSynthMatlab_ibs_U27  |lenetSynthMatlab_ibs  |  i0 * i1  |
    |lenetSynthMatlab_ibs_U28  |lenetSynthMatlab_ibs  |  i0 * i1  |
    |lenetSynthMatlab_ibs_U29  |lenetSynthMatlab_ibs  |  i0 * i1  |
    |lenetSynthMatlab_ibs_U30  |lenetSynthMatlab_ibs  |  i0 * i1  |
    |lenetSynthMatlab_ibs_U31  |lenetSynthMatlab_ibs  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |mul1_fu_728_p2              |     *    |      0|  0|  42|           8|           7|
    |mul2_fu_683_p2              |     *    |      0|  0|  42|           8|           7|
    |grp_fu_255_p0               |     +    |      0|  0|  16|           9|           1|
    |i23_1_fu_703_p2             |     +    |      0|  0|  15|           7|           7|
    |i23_2_fu_407_p2             |     +    |      0|  0|  39|          32|           5|
    |i23_3_fu_419_p2             |     +    |      0|  0|  39|          32|           7|
    |i23_fu_748_p2               |     +    |      0|  0|  15|           7|           7|
    |i_fu_763_p2                 |     +    |      0|  0|  15|           7|           1|
    |indvars_iv_next2_fu_280_p2  |     +    |      0|  0|  15|           7|           1|
    |indvars_iv_next_fu_769_p2   |     +    |      0|  0|  16|           9|           3|
    |ix_6_fu_296_p2              |     +    |      0|  0|  17|           3|          10|
    |ixstart_10_fu_510_p2        |     +    |      0|  0|  16|           9|           9|
    |ixstart_11_fu_363_p2        |     +    |      0|  0|  39|          32|           7|
    |ixstart_12_fu_375_p2        |     +    |      0|  0|  39|          32|          10|
    |ixstart_13_fu_387_p2        |     +    |      0|  0|  39|          32|          10|
    |ixstart_9_fu_531_p2         |     +    |      0|  0|  16|           9|           9|
    |ixstart_cast_fu_302_p2      |     +    |      0|  0|  16|           1|           9|
    |s_10_fu_635_p2              |     +    |      0|  0|  41|          34|          34|
    |s_12_cast_fu_641_p2         |     +    |      0|  0|  42|          35|          35|
    |s_9_fu_629_p2               |     +    |      0|  0|  71|          64|          64|
    |tmp1_fu_593_p2              |     +    |      0|  0|  13|           4|           4|
    |tmp2_fu_484_p2              |     +    |      0|  0|  13|           4|           4|
    |tmp_48_fu_603_p2            |     +    |      0|  0|  15|           5|           5|
    |tmp_55_fu_494_p2            |     +    |      0|  0|  15|           5|           5|
    |tmp_s_fu_329_p2             |     +    |      0|  0|  15|           7|           7|
    |exitcond1_fu_274_p2         |   icmp   |      0|  0|  11|           7|           7|
    |exitcond_fu_344_p2          |   icmp   |      0|  0|  13|           9|           9|
    |tmp_45_fu_401_p2            |   icmp   |      0|  0|  18|          32|          31|
    |tmp_51_fu_357_p2            |   icmp   |      0|  0|  18|          32|          31|
    |tmp_53_fu_413_p2            |   icmp   |      0|  0|  18|          32|           7|
    |tmp_57_fu_369_p2            |   icmp   |      0|  0|  18|          32|           9|
    |tmp_59_fu_381_p2            |   icmp   |      0|  0|  18|          32|           7|
    |s_3_fu_655_p2               |    or    |      0|  0|  64|          64|          36|
    |p_3_fu_425_p3               |  select  |      0|  0|  32|           1|          32|
    |p_s_fu_393_p3               |  select  |      0|  0|  32|           1|          32|
    |s_2_fu_665_p3               |  select  |      0|  0|  64|           1|          64|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 967|         645|         533|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+-----+-----------+-----+-----------+
    |                Name                | LUT | Input Size| Bits| Total Bits|
    +------------------------------------+-----+-----------+-----+-----------+
    |X_address0                          |   15|          3|    9|         27|
    |ap_NS_fsm                           |  261|         61|    1|         61|
    |ap_phi_mux_ixstart_5_phi_fu_244_p8  |   15|          3|   32|         96|
    |i7_fu_96                            |   21|          4|   32|        128|
    |indvars_iv1_reg_134                 |    9|          2|    7|         14|
    |indvars_iv_reg_146                  |    9|          2|    9|         18|
    |ix_1_reg_217                        |    9|          2|    9|         18|
    |ix_reg_184                          |    9|          2|   10|         20|
    |ixstart_5_reg_240                   |   21|          4|   32|        128|
    |ixstart_reg_206                     |    9|          2|   32|         64|
    |iy_reg_158                          |    9|          2|    7|         14|
    |s_1_reg_195                         |    9|          2|   64|        128|
    +------------------------------------+-----+-----------+-----+-----------+
    |Total                               |  396|         89|  244|        716|
    +------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |  60|   0|   60|          0|
    |b4_reg_170                |   1|   0|    1|          0|
    |b5_reg_226                |   1|   0|    1|          0|
    |i7_fu_96                  |  32|   0|   32|          0|
    |i_reg_934                 |   7|   0|    7|          0|
    |indvars_iv1_reg_134       |   7|   0|    7|          0|
    |indvars_iv_next2_reg_826  |   7|   0|    7|          0|
    |indvars_iv_next_reg_939   |   9|   0|    9|          0|
    |indvars_iv_reg_146        |   9|   0|    9|          0|
    |ix_1_reg_217              |   9|   0|    9|          0|
    |ix_6_reg_836              |  10|   0|   10|          0|
    |ix_7_reg_865              |   9|   0|    9|          0|
    |ix_reg_184                |  10|   0|   10|          0|
    |ixstart_5_reg_240         |  32|   0|   32|          0|
    |ixstart_cast_reg_841      |   9|   0|    9|          0|
    |ixstart_reg_206           |  32|   0|   32|          0|
    |iy_reg_158                |   7|   0|    7|          0|
    |mul_reg_847               |  20|   0|   20|          0|
    |s_1_reg_195               |  64|   0|   64|          0|
    |tmp_37_cast_reg_914       |   7|   0|    7|          0|
    |tmp_45_cast_reg_894       |   7|   0|    7|          0|
    |tmp_45_reg_890            |   1|   0|    1|          0|
    |tmp_48_reg_924            |   5|   0|    5|          0|
    |tmp_51_reg_873            |   1|   0|    1|          0|
    |tmp_55_reg_904            |   5|   0|    5|          0|
    |tmp_83_reg_919            |   6|   0|    6|          0|
    |tmp_89_reg_899            |   6|   0|    6|          0|
    |tmp_reg_831               |   9|   0|    9|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 382|   0|  382|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |     f_sum    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |     f_sum    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |     f_sum    | return value |
|ap_done     | out |    1| ap_ctrl_hs |     f_sum    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |     f_sum    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |     f_sum    | return value |
|X_address0  | out |    9|  ap_memory |       X      |     array    |
|X_ce0       | out |    1|  ap_memory |       X      |     array    |
|X_q0        |  in |    1|  ap_memory |       X      |     array    |
|Y_address0  | out |    7|  ap_memory |       Y      |     array    |
|Y_ce0       | out |    1|  ap_memory |       Y      |     array    |
|Y_we0       | out |    1|  ap_memory |       Y      |     array    |
|Y_d0        | out |   64|  ap_memory |       Y      |     array    |
+------------+-----+-----+------------+--------------+--------------+

