// Seed: 414770578
module module_0 (
    input uwire id_0,
    output wand id_1,
    input wor id_2,
    output supply1 id_3,
    input supply0 id_4,
    output wand id_5
);
  wire id_7;
endmodule
module module_1 (
    input wor id_0,
    output logic id_1,
    input supply0 id_2,
    input tri0 id_3,
    input supply1 id_4,
    output supply1 id_5,
    input tri1 id_6,
    input supply1 id_7,
    input wand id_8,
    output tri1 id_9,
    input supply0 id_10,
    output wire id_11,
    input logic id_12,
    output tri0 id_13
);
  assign id_1 = 1;
  always @(1'h0 or posedge 1) begin : LABEL_0
    id_1 <= (1) - id_6;
  end
  assign id_1 = id_12;
  logic id_15 = id_12;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_4,
      id_13,
      id_4,
      id_11
  );
  assign modCall_1.type_1 = 0;
  assign id_9 = 1;
endmodule
