//! **************************************************************************
// Written by: Map P.20131013 on Mon Apr 22 00:48:24 2019
//! **************************************************************************

SCHEMATIC START;
COMP "TX_ser_bnak<0><0>" LOCATE = SITE "AN42" LEVEL 1;
COMP "TX_ser_bnak<0><1>" LOCATE = SITE "AM44" LEVEL 1;
COMP "TX_ser_bnak<0><2>" LOCATE = SITE "AL42" LEVEL 1;
COMP "TX_ser_bnak<0><3>" LOCATE = SITE "AK44" LEVEL 1;
COMP "XCVR_Ref_Clock_in" LOCATE = SITE "AU37" LEVEL 1;
COMP "CLK_SEL_127M" LOCATE = SITE "B37" LEVEL 1;
COMP "CLK_SEL_254M" LOCATE = SITE "A37" LEVEL 1;
COMP "CLK_SEL" LOCATE = SITE "E35" LEVEL 1;
PIN
        Connect_XVCR_Module_loop[0].XCVR_Module_gen/v6_gtxwizard_v1_12_i/gtx0_v6_gtxwizard_v1_12_i/gtxe1_i_pins<293>
        = BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/v6_gtxwizard_v1_12_i/gtx0_v6_gtxwizard_v1_12_i/gtxe1_i"
        PINNAME TXUSRCLK2;
PIN
        Connect_XVCR_Module_loop[0].XCVR_Module_gen/v6_gtxwizard_v1_12_i/gtx0_v6_gtxwizard_v1_12_i/gtxe1_i_pins<155>
        = BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/v6_gtxwizard_v1_12_i/gtx0_v6_gtxwizard_v1_12_i/gtxe1_i"
        PINNAME RXUSRCLK2;
PIN
        Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_pins<65>
        = BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36"
        PINNAME CLKBWRCLKU;
PIN
        Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_pins<64>
        = BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36"
        PINNAME CLKBWRCLKL;
PIN
        Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_pins<65>
        = BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36"
        PINNAME CLKBWRCLKU;
PIN
        Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_pins<64>
        = BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36"
        PINNAME CLKBWRCLKL;
PIN
        Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_pins<65>
        = BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36"
        PINNAME CLKBWRCLKU;
PIN
        Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_pins<64>
        = BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36"
        PINNAME CLKBWRCLKL;
PIN
        Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_pins<65>
        = BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36"
        PINNAME CLKBWRCLKU;
PIN
        Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_pins<64>
        = BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36"
        PINNAME CLKBWRCLKL;
PIN
        Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_pins<65>
        = BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36"
        PINNAME CLKBWRCLKU;
PIN
        Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_pins<64>
        = BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36"
        PINNAME CLKBWRCLKL;
PIN
        Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_pins<65>
        = BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36"
        PINNAME CLKBWRCLKU;
PIN
        Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_pins<64>
        = BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36"
        PINNAME CLKBWRCLKL;
TIMEGRP D_CLK = PIN
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/v6_gtxwizard_v1_12_i/gtx0_v6_gtxwizard_v1_12_i/gtxe1_i_pins<293>"
        PIN
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/v6_gtxwizard_v1_12_i/gtx0_v6_gtxwizard_v1_12_i/gtxe1_i_pins<155>"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_gen_loop[0].judg_if_data_is_internal.Data_gen/tx_d_r_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_gen_loop[0].judg_if_data_is_internal.Data_gen/tx_d_r_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_gen_loop[0].judg_if_data_is_internal.Data_gen/tx_d_r_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_gen_loop[0].judg_if_data_is_internal.Data_gen/tx_d_r_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_gen_loop[0].judg_if_data_is_internal.Data_gen/tx_d_r_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_gen_loop[0].judg_if_data_is_internal.Data_gen/tx_d_r_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_gen_loop[0].judg_if_data_is_internal.Data_gen/tx_d_r_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_gen_loop[0].judg_if_data_is_internal.Data_gen/tx_d_r_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_gen_loop[0].judg_if_data_is_internal.Data_gen/tx_d_r_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_gen_loop[0].judg_if_data_is_internal.Data_gen/tx_d_r_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_gen_loop[0].judg_if_data_is_internal.Data_gen/tx_d_r_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_gen_loop[0].judg_if_data_is_internal.Data_gen/tx_d_r_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_gen_loop[0].judg_if_data_is_internal.Data_gen/tx_d_r_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_gen_loop[0].judg_if_data_is_internal.Data_gen/tx_d_r_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_gen_loop[0].judg_if_data_is_internal.Data_gen/tx_d_r_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_gen_loop[0].judg_if_data_is_internal.Data_gen/tx_d_r_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_status_FSM_FFd2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_status_FSM_FFd3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_status_FSM_FFd1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/tx_status_FSM_FFd1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/tx_status_FSM_FFd2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/tx_status_FSM_FFd3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_procedure.rx_wait_cnt_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_procedure.rx_wait_cnt_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_procedure.rx_wait_cnt_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_procedure.rx_wait_cnt_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_procedure.rx_wait_cnt_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_procedure.rx_wait_cnt_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_procedure.rx_wait_cnt_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_procedure.rx_wait_cnt_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_procedure.rx_wait_cnt_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_procedure.rx_wait_cnt_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_procedure.rx_wait_cnt_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_procedure.rx_wait_cnt_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_procedure.rx_wait_cnt_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_procedure.rx_wait_cnt_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_procedure.rx_wait_cnt_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_procedure.rx_wait_cnt_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Rx_DATA_client_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Rx_DATA_client_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Rx_DATA_client_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Rx_DATA_client_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Rx_DATA_client_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Rx_DATA_client_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Rx_DATA_client_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Rx_DATA_client_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Rx_DATA_client_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Rx_DATA_client_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Rx_DATA_client_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Rx_DATA_client_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Rx_DATA_client_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Rx_DATA_client_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Rx_DATA_client_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Rx_DATA_client_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Rx_DATA_client_r_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Rx_DATA_client_r_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Rx_DATA_client_r_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Rx_DATA_client_r_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Rx_DATA_client_r_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Rx_DATA_client_r_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Rx_DATA_client_r_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Rx_DATA_client_r_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Rx_DATA_client_r_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Rx_DATA_client_r_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Rx_DATA_client_r_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Rx_DATA_client_r_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Rx_DATA_client_r_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Rx_DATA_client_r_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Rx_DATA_client_r_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Rx_DATA_client_r_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/gp_sync_can_start"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_traffic_ready"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/TX_K_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/tx_traffic_ready"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/tx_traffic_ready_r"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_K_r_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/flag_swap"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_DATA_Xcvr_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_DATA_Xcvr_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_DATA_Xcvr_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_DATA_Xcvr_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_DATA_Xcvr_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_DATA_Xcvr_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_DATA_Xcvr_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_DATA_Xcvr_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_DATA_Xcvr_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_DATA_Xcvr_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_DATA_Xcvr_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_DATA_Xcvr_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_DATA_Xcvr_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_DATA_Xcvr_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_DATA_Xcvr_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_DATA_Xcvr_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_DATA_Xcvr_r_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_DATA_Xcvr_r_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_DATA_Xcvr_r_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_DATA_Xcvr_r_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_DATA_Xcvr_r_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_DATA_Xcvr_r_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_DATA_Xcvr_r_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_DATA_Xcvr_r_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_DATA_Xcvr_r_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_DATA_Xcvr_r_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_DATA_Xcvr_r_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_DATA_Xcvr_r_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_DATA_Xcvr_r_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_DATA_Xcvr_r_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_DATA_Xcvr_r_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_DATA_Xcvr_r_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/lane_up_r_rx"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/lane_up_r_tx"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_DATA_client_r_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_DATA_client_r_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_DATA_client_r_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_DATA_client_r_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_DATA_client_r_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_DATA_client_r_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_DATA_client_r_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_DATA_client_r_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_DATA_client_r_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_DATA_client_r_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_DATA_client_r_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_DATA_client_r_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_DATA_client_r_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_DATA_client_r_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_DATA_client_r_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Tx_DATA_client_r_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Rx_DATA_Xcvr_i_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Rx_DATA_Xcvr_i_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Rx_DATA_Xcvr_i_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Rx_DATA_Xcvr_i_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Rx_DATA_Xcvr_i_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Rx_DATA_Xcvr_i_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Rx_DATA_Xcvr_i_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Rx_DATA_Xcvr_i_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Rx_DATA_Xcvr_i_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Rx_DATA_Xcvr_i_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Rx_DATA_Xcvr_i_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Rx_DATA_Xcvr_i_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Rx_DATA_Xcvr_i_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Rx_DATA_Xcvr_i_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Rx_DATA_Xcvr_i_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Rx_DATA_Xcvr_i_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Rx_K_i_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/Rx_K_i_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/ch_sync_buffer_sync_done"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/out_mux_sel_ch_3_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/out_mux_sel_ch_0_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/out_mux_sel_ch_1_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/out_mux_sel_ch_2_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/out_mux_sel_ch_3_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/out_mux_sel_ch_0_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/out_mux_sel_ch_1_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/out_mux_sel_ch_2_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[3].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[3].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[3].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[3].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[3].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[3].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[3].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[3].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[3].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[3].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[3].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[3].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[3].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[3].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[3].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[3].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[2].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[2].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[2].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[2].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[2].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[2].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[2].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[2].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[2].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[2].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[2].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[2].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[2].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[2].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[2].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[2].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[1].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[1].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[1].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[1].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[1].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[1].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[1].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[1].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[1].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[1].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[1].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[1].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[1].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[1].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[1].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[1].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[0].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[0].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[0].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[0].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[0].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[0].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[0].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[0].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[0].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[0].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[0].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[0].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[0].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[0].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[0].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[14].ch_loop[0].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[3].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[3].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[3].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[3].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[3].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[3].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[3].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[3].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[3].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[3].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[3].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[3].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[3].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[3].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[3].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[3].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[2].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[2].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[2].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[2].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[2].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[2].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[2].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[2].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[2].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[2].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[2].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[2].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[2].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[2].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[2].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[2].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[1].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[1].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[1].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[1].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[1].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[1].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[1].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[1].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[1].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[1].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[1].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[1].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[1].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[1].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[1].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[1].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[0].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[0].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[0].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[0].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[0].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[0].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[0].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[0].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[0].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[0].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[0].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[0].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[0].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[0].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[0].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[13].ch_loop[0].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[3].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[3].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[3].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[3].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[3].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[3].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[3].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[3].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[3].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[3].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[3].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[3].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[3].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[3].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[3].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[3].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[2].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[2].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[2].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[2].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[2].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[2].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[2].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[2].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[2].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[2].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[2].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[2].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[2].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[2].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[2].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[2].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[1].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[1].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[1].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[1].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[1].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[1].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[1].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[1].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[1].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[1].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[1].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[1].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[1].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[1].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[1].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[1].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[0].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[0].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[0].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[0].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[0].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[0].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[0].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[0].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[0].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[0].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[0].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[0].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[0].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[0].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[0].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[12].ch_loop[0].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[3].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[3].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[3].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[3].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[3].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[3].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[3].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[3].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[3].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[3].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[3].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[3].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[3].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[3].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[3].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[3].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[2].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[2].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[2].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[2].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[2].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[2].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[2].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[2].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[2].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[2].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[2].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[2].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[2].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[2].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[2].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[2].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[1].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[1].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[1].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[1].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[1].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[1].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[1].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[1].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[1].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[1].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[1].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[1].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[1].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[1].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[1].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[1].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[0].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[0].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[0].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[0].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[0].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[0].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[0].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[0].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[0].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[0].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[0].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[0].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[0].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[0].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[0].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[11].ch_loop[0].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[3].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[3].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[3].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[3].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[3].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[3].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[3].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[3].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[3].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[3].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[3].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[3].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[3].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[3].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[3].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[3].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[2].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[2].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[2].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[2].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[2].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[2].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[2].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[2].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[2].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[2].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[2].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[2].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[2].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[2].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[2].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[2].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[1].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[1].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[1].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[1].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[1].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[1].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[1].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[1].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[1].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[1].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[1].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[1].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[1].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[1].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[1].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[1].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[0].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[0].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[0].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[0].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[0].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[0].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[0].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[0].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[0].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[0].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[0].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[0].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[0].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[0].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[0].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[10].ch_loop[0].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[3].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[3].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[3].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[3].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[3].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[3].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[3].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[3].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[3].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[3].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[3].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[3].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[3].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[3].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[3].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[3].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[2].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[2].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[2].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[2].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[2].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[2].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[2].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[2].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[2].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[2].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[2].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[2].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[2].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[2].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[2].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[2].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[1].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[1].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[1].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[1].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[1].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[1].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[1].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[1].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[1].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[1].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[1].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[1].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[1].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[1].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[1].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[1].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[0].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[0].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[0].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[0].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[0].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[0].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[0].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[0].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[0].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[0].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[0].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[0].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[0].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[0].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[0].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[9].ch_loop[0].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[3].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[3].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[3].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[3].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[3].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[3].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[3].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[3].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[3].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[3].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[3].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[3].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[3].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[3].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[3].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[3].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[2].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[2].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[2].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[2].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[2].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[2].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[2].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[2].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[2].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[2].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[2].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[2].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[2].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[2].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[2].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[2].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[1].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[1].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[1].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[1].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[1].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[1].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[1].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[1].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[1].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[1].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[1].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[1].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[1].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[1].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[1].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[1].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[0].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[0].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[0].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[0].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[0].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[0].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[0].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[0].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[0].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[0].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[0].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[0].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[0].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[0].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[0].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[8].ch_loop[0].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[3].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[3].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[3].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[3].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[3].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[3].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[3].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[3].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[3].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[3].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[3].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[3].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[3].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[3].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[3].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[3].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[2].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[2].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[2].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[2].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[2].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[2].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[2].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[2].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[2].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[2].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[2].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[2].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[2].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[2].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[2].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[2].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[1].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[1].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[1].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[1].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[1].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[1].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[1].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[1].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[1].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[1].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[1].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[1].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[1].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[1].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[1].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[1].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[0].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[0].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[0].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[0].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[0].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[0].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[0].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[0].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[0].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[0].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[0].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[0].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[0].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[0].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[0].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[7].ch_loop[0].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[3].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[3].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[3].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[3].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[3].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[3].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[3].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[3].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[3].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[3].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[3].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[3].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[3].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[3].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[3].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[3].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[2].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[2].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[2].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[2].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[2].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[2].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[2].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[2].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[2].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[2].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[2].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[2].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[2].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[2].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[2].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[2].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[1].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[1].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[1].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[1].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[1].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[1].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[1].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[1].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[1].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[1].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[1].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[1].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[1].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[1].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[1].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[1].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[0].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[0].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[0].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[0].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[0].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[0].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[0].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[0].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[0].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[0].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[0].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[0].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[0].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[0].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[0].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[6].ch_loop[0].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[3].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[3].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[3].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[3].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[3].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[3].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[3].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[3].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[3].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[3].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[3].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[3].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[3].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[3].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[3].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[3].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[2].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[2].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[2].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[2].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[2].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[2].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[2].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[2].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[2].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[2].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[2].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[2].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[2].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[2].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[2].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[2].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[1].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[1].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[1].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[1].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[1].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[1].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[1].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[1].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[1].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[1].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[1].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[1].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[1].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[1].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[1].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[1].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[0].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[0].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[0].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[0].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[0].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[0].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[0].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[0].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[0].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[0].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[0].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[0].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[0].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[0].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[0].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[5].ch_loop[0].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[3].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[3].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[3].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[3].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[3].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[3].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[3].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[3].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[3].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[3].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[3].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[3].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[3].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[3].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[3].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[3].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[2].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[2].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[2].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[2].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[2].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[2].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[2].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[2].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[2].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[2].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[2].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[2].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[2].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[2].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[2].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[2].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[1].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[1].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[1].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[1].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[1].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[1].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[1].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[1].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[1].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[1].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[1].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[1].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[1].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[1].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[1].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[1].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[0].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[0].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[0].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[0].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[0].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[0].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[0].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[0].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[0].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[0].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[0].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[0].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[0].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[0].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[0].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[4].ch_loop[0].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[3].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[3].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[3].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[3].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[3].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[3].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[3].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[3].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[3].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[3].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[3].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[3].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[3].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[3].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[3].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[3].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[2].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[2].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[2].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[2].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[2].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[2].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[2].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[2].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[2].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[2].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[2].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[2].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[2].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[2].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[2].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[2].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[1].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[1].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[1].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[1].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[1].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[1].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[1].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[1].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[1].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[1].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[1].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[1].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[1].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[1].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[1].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[1].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[0].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[0].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[0].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[0].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[0].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[0].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[0].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[0].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[0].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[0].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[0].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[0].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[0].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[0].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[0].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[3].ch_loop[0].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[3].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[3].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[3].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[3].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[3].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[3].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[3].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[3].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[3].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[3].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[3].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[3].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[3].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[3].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[3].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[3].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[2].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[2].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[2].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[2].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[2].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[2].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[2].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[2].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[2].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[2].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[2].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[2].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[2].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[2].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[2].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[2].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[1].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[1].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[1].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[1].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[1].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[1].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[1].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[1].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[1].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[1].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[1].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[1].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[1].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[1].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[1].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[1].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[0].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[0].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[0].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[0].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[0].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[0].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[0].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[0].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[0].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[0].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[0].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[0].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[0].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[0].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[0].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[2].ch_loop[0].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[3].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[3].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[3].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[3].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[3].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[3].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[3].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[3].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[3].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[3].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[3].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[3].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[3].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[3].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[3].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[3].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[2].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[2].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[2].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[2].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[2].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[2].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[2].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[2].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[2].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[2].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[2].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[2].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[2].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[2].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[2].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[2].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[1].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[1].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[1].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[1].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[1].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[1].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[1].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[1].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[1].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[1].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[1].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[1].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[1].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[1].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[1].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[1].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[0].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[0].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[0].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[0].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[0].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[0].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[0].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[0].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[0].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[0].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[0].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[0].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[0].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[0].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[0].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[1].ch_loop[0].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[3].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[3].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[3].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[3].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[3].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[3].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[3].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[3].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[3].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[3].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[3].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[3].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[3].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[3].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[3].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[3].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[2].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[2].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[2].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[2].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[2].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[2].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[2].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[2].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[2].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[2].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[2].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[2].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[2].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[2].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[2].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[2].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[1].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[1].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[1].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[1].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[1].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[1].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[1].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[1].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[1].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[1].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[1].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[1].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[1].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[1].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[1].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[1].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[0].shift_reg/Q_15"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[0].shift_reg/Q_14"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[0].shift_reg/Q_13"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[0].shift_reg/Q_12"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[0].shift_reg/Q_11"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[0].shift_reg/Q_10"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[0].shift_reg/Q_9"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[0].shift_reg/Q_8"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[0].shift_reg/Q_7"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[0].shift_reg/Q_6"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[0].shift_reg/Q_5"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[0].shift_reg/Q_4"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[0].shift_reg/Q_3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[0].shift_reg/Q_2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[0].shift_reg/Q_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/shift_reg_gen_loop[0].ch_loop[0].shift_reg/Q_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/cnt_ch_3_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/cnt_ch_1_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/cnt_ch_2_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/cnt_ch_0_0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/sync_status"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/gp_sync_can_start_r"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_traffic_ready_r"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/flag_swap_r"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ch_sync_buf_4ch/ch_sync_buffer_sync_done_r"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_15_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_14_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_13_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_12_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_11_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_10_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_9_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_8_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_7_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_6_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_5_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_4_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_3_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_2_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_1_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_0_1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_5_TO_8.U_TPL/I_OUTREG.U_DOUT"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_5_TO_8.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_5_TO_8.U_TPL/I_OUTREG.U_DOUT"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_5_TO_8.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_5_TO_8.F_TPL[0].U_TPL/I_OUTREG.U_DOUT"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_5_TO_8.F_TPL[0].U_TPL/I_OUTREG.U_DOUT"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_NO.U_NO_MC_REG"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/I_MC_NO.U_NO_MC_REG"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_NO.U_NO_MC_REG"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[95].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[94].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[93].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[92].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[91].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[90].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[89].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[88].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[87].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[86].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[85].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[84].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[83].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[82].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[80].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[79].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[78].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[77].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[76].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[74].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[73].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[72].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[71].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[70].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[69].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[68].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[67].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[66].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[64].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[63].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[62].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[59].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[58].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[57].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[56].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[53].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[49].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[48].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[47].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[46].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[44].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[43].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[42].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[40].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[38].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[37].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[36].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[35].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[34].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[30].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[26].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[95].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[94].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[93].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[92].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[91].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[90].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[89].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[88].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[87].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[86].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[85].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[84].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[83].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[82].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[80].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[79].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[78].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[77].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[76].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[74].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[73].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[72].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[71].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[70].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[69].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[68].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[67].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[66].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[64].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[63].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[62].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[59].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[58].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[57].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[56].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[53].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[49].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[48].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[47].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[46].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[44].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[43].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[42].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[40].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[38].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[37].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[36].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[35].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[34].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[30].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[26].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_STAT/U_STATE0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_STAT/U_STATE1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_STAT/U_CR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_STAT/U_DSL3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_STAT/U_DSL2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_RST/G_RST[7].U_RST"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_RST/G_RST[6].U_RST"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_RST/G_RST[4].U_RST"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_RST/G_RST[2].U_RST"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[2].U_FD"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[1].U_FD"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[4].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_STAT/U_ECR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_STAT/U_FULL"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_STAT/U_ARM"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ5.G_TW[15].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ5.G_TW[14].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ5.G_TW[13].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ5.G_TW[12].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ5.G_TW[11].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ5.G_TW[10].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ5.G_TW[9].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ5.G_TW[8].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ5.G_TW[7].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ5.G_TW[6].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ5.G_TW[5].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ5.G_TW[4].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ5.G_TW[3].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ5.G_TW[2].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ5.G_TW[1].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ5.G_TW[0].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ4.G_TW[15].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ4.G_TW[14].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ4.G_TW[13].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ4.G_TW[12].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ4.G_TW[11].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ4.G_TW[10].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ4.G_TW[9].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ4.G_TW[8].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ4.G_TW[7].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ4.G_TW[6].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ4.G_TW[5].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ4.G_TW[4].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ4.G_TW[3].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ4.G_TW[2].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ4.G_TW[1].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ4.G_TW[0].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ3.G_TW[15].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ3.G_TW[14].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ3.G_TW[13].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ3.G_TW[12].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ3.G_TW[11].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ3.G_TW[10].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ3.G_TW[9].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ3.G_TW[8].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ3.G_TW[7].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ3.G_TW[6].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ3.G_TW[5].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ3.G_TW[4].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ3.G_TW[3].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ3.G_TW[2].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ3.G_TW[1].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ3.G_TW[0].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ2.G_TW[15].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ2.G_TW[14].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ2.G_TW[13].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ2.G_TW[12].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ2.G_TW[11].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ2.G_TW[10].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ2.G_TW[9].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ2.G_TW[8].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ2.G_TW[7].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ2.G_TW[6].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ2.G_TW[5].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ2.G_TW[4].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ2.G_TW[3].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ2.G_TW[2].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ2.G_TW[1].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ2.G_TW[0].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ1.G_TW[15].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ1.G_TW[14].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ1.G_TW[13].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ1.G_TW[12].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ1.G_TW[11].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ1.G_TW[10].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ1.G_TW[9].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ1.G_TW[8].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ1.G_TW[7].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ1.G_TW[6].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ1.G_TW[5].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ1.G_TW[4].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ1.G_TW[3].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ1.G_TW[2].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ1.G_TW[1].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ1.G_TW[0].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ0.G_TW[15].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ0.G_TW[14].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ0.G_TW[13].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ0.G_TW[12].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ0.G_TW[11].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ0.G_TW[10].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ0.G_TW[9].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ0.G_TW[8].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ0.G_TW[7].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ0.G_TW[6].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ0.G_TW[5].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ0.G_TW[4].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ0.G_TW[3].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ0.G_TW[2].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ0.G_TW[1].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_TQ0.G_TW[0].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[3].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[8].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[9].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[12].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[13].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[14].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[15].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[15].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[3].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[8].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[9].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[12].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[13].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[14].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[15].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[15].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[3].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[8].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[9].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[12].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[13].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[14].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[15].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[15].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[3].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[8].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[9].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[12].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[13].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[14].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[15].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[15].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[3].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[8].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[9].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[12].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[13].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[14].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[15].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[15].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[3].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[8].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[9].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[12].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[13].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[14].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[15].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[15].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_STAT/U_RISING"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_RST/U_POR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_5_TO_8.U_TPL/I_OUTREG.U_DOUT"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_5_TO_8.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_5_TO_8.U_TPL/I_OUTREG.U_DOUT"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_5_TO_8.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_5_TO_8.F_TPL[0].U_TPL/I_OUTREG.U_DOUT"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_5_TO_8.F_TPL[0].U_TPL/I_OUTREG.U_DOUT"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_NO.U_NO_MC_REG"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/I_MC_NO.U_NO_MC_REG"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_NO.U_NO_MC_REG"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[95].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[94].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[93].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[92].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[91].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[90].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[89].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[88].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[87].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[86].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[85].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[84].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[83].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[82].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[80].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[79].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[78].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[77].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[76].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[74].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[73].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[72].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[71].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[70].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[69].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[68].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[67].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[66].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[64].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[63].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[62].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[59].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[58].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[57].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[56].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[53].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[49].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[48].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[47].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[46].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[44].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[43].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[42].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[40].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[38].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[37].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[36].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[35].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[34].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[30].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[26].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[95].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[94].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[93].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[92].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[91].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[90].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[89].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[88].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[87].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[86].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[85].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[84].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[83].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[82].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[80].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[79].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[78].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[77].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[76].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[74].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[73].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[72].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[71].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[70].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[69].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[68].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[67].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[66].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[64].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[63].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[62].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[59].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[58].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[57].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[56].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[53].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[49].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[48].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[47].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[46].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[44].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[43].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[42].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[40].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[38].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[37].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[36].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[35].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[34].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[30].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[26].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.FF"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_STATE0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_STATE1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_CR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DSL3"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DSL2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/G_RST[7].U_RST"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/G_RST[6].U_RST"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/G_RST[4].U_RST"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/G_RST[2].U_RST"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[2].U_FD"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[1].U_FD"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[4].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_ECR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_FULL"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_ARM"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ5.G_TW[15].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ5.G_TW[14].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ5.G_TW[13].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ5.G_TW[12].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ5.G_TW[11].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ5.G_TW[10].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ5.G_TW[9].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ5.G_TW[8].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ5.G_TW[7].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ5.G_TW[6].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ5.G_TW[5].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ5.G_TW[4].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ5.G_TW[3].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ5.G_TW[2].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ5.G_TW[1].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ5.G_TW[0].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ4.G_TW[15].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ4.G_TW[14].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ4.G_TW[13].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ4.G_TW[12].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ4.G_TW[11].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ4.G_TW[10].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ4.G_TW[9].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ4.G_TW[8].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ4.G_TW[7].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ4.G_TW[6].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ4.G_TW[5].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ4.G_TW[4].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ4.G_TW[3].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ4.G_TW[2].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ4.G_TW[1].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ4.G_TW[0].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ3.G_TW[15].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ3.G_TW[14].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ3.G_TW[13].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ3.G_TW[12].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ3.G_TW[11].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ3.G_TW[10].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ3.G_TW[9].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ3.G_TW[8].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ3.G_TW[7].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ3.G_TW[6].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ3.G_TW[5].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ3.G_TW[4].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ3.G_TW[3].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ3.G_TW[2].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ3.G_TW[1].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ3.G_TW[0].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ2.G_TW[15].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ2.G_TW[14].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ2.G_TW[13].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ2.G_TW[12].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ2.G_TW[11].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ2.G_TW[10].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ2.G_TW[9].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ2.G_TW[8].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ2.G_TW[7].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ2.G_TW[6].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ2.G_TW[5].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ2.G_TW[4].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ2.G_TW[3].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ2.G_TW[2].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ2.G_TW[1].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ2.G_TW[0].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ1.G_TW[15].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ1.G_TW[14].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ1.G_TW[13].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ1.G_TW[12].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ1.G_TW[11].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ1.G_TW[10].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ1.G_TW[9].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ1.G_TW[8].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ1.G_TW[7].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ1.G_TW[6].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ1.G_TW[5].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ1.G_TW[4].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ1.G_TW[3].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ1.G_TW[2].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ1.G_TW[1].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ1.G_TW[0].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ0.G_TW[15].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ0.G_TW[14].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ0.G_TW[13].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ0.G_TW[12].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ0.G_TW[11].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ0.G_TW[10].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ0.G_TW[9].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ0.G_TW[8].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ0.G_TW[7].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ0.G_TW[6].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ0.G_TW[5].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ0.G_TW[4].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ0.G_TW[3].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ0.G_TW[2].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ0.G_TW[1].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_TQ0.G_TW[0].U_TQ"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[3].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[8].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[9].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[12].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[13].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[14].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[15].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[15].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[3].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[8].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[9].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[12].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[13].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[14].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[15].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[15].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[3].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[8].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[9].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[12].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[13].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[14].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[15].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[15].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[3].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[8].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[9].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[12].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[13].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[14].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[15].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[15].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[3].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[8].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[9].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[12].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[13].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[14].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[15].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[15].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[3].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[8].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[9].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[12].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[13].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[14].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[15].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[15].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_RISING"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/U_POR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0"
        PIN
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_pins<65>"
        PIN
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_pins<64>"
        PIN
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_pins<65>"
        PIN
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_pins<64>"
        PIN
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_pins<65>"
        PIN
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_pins<64>"
        PIN
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_pins<65>"
        PIN
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_pins<64>"
        PIN
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_pins<65>"
        PIN
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_pins<64>"
        PIN
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_pins<65>"
        PIN
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_pins<64>";
PIN
        Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_pins<63>
        = BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36"
        PINNAME CLKARDCLKU;
PIN
        Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_pins<62>
        = BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36"
        PINNAME CLKARDCLKL;
PIN
        Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_pins<63>
        = BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36"
        PINNAME CLKARDCLKU;
PIN
        Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_pins<62>
        = BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36"
        PINNAME CLKARDCLKL;
PIN
        Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_pins<63>
        = BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36"
        PINNAME CLKARDCLKU;
PIN
        Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_pins<62>
        = BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36"
        PINNAME CLKARDCLKL;
PIN
        Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_pins<63>
        = BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36"
        PINNAME CLKARDCLKU;
PIN
        Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_pins<62>
        = BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36"
        PINNAME CLKARDCLKL;
PIN
        Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_pins<63>
        = BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36"
        PINNAME CLKARDCLKU;
PIN
        Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_pins<62>
        = BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36"
        PINNAME CLKARDCLKL;
PIN
        Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_pins<63>
        = BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36"
        PINNAME CLKARDCLKU;
PIN
        Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_pins<62>
        = BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36"
        PINNAME CLKARDCLKL;
TIMEGRP J_CLK = BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_5_TO_8.U_TPL/I_NMU_EQ2.U_iDOUT/I_YESLUT6.U_SRLC16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_5_TO_8.U_TCL/I_NMU_EQ2.U_iDOUT/I_YESLUT6.U_SRLC16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_5_TO_8.U_TPL/I_NMU_EQ2.U_iDOUT/I_YESLUT6.U_SRLC16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_5_TO_8.U_TCL/I_NMU_EQ2.U_iDOUT/I_YESLUT6.U_SRLC16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_5_TO_8.F_TPL[0].U_TPL/I_NMU_EQ4.U_iDOUT/I_YESLUT6.U_SRLC16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_5_TO_8.F_TPL[0].U_TPL/I_NMU_EQ4.U_iDOUT/I_YESLUT6.U_SRLC16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_STAT/U_TDO"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_D"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_C"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_D"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[5].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[4].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[3].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[2].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[0].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[1].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[2].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[3].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[5].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[6].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[0].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[1].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[2].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[3].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[4].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[5].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_5_TO_8.U_TPL/I_NMU_EQ2.U_iDOUT/I_YESLUT6.U_SRLC16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_5_TO_8.U_TCL/I_NMU_EQ2.U_iDOUT/I_YESLUT6.U_SRLC16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_5_TO_8.U_TPL/I_NMU_EQ2.U_iDOUT/I_YESLUT6.U_SRLC16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_5_TO_8.U_TCL/I_NMU_EQ2.U_iDOUT/I_YESLUT6.U_SRLC16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_5_TO_8.F_TPL[0].U_TPL/I_NMU_EQ4.U_iDOUT/I_YESLUT6.U_SRLC16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_5_TO_8.F_TPL[0].U_TPL/I_NMU_EQ4.U_iDOUT/I_YESLUT6.U_SRLC16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_TDO"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE/I_YESLUT6.U_SRL32"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_D"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_C"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_D"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_B"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_A"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLC"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLB"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V6.U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLA"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[5].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[4].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[3].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[2].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[3].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[5].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[8].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[10].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[0].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[1].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[2].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[3].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[4].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[5].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt/G[6].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[0].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[1].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[2].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[3].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[4].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[5].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_reg"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDI_reg"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_STAT/U_TDO"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[0].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[3].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[4].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_FDRE"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR"
        PIN
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_pins<63>"
        PIN
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_pins<62>"
        PIN
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_pins<63>"
        PIN
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_pins<62>"
        PIN
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_pins<63>"
        PIN
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_pins<62>"
        PIN
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_pins<63>"
        PIN
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_pins<62>"
        PIN
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_pins<63>"
        PIN
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_pins<62>"
        PIN
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_pins<63>"
        PIN
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_pins<62>";
TIMEGRP D2_CLK = BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_rx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC"
        BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC";
TIMEGRP U_CLK = BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD";
TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
PATH TS_J_TO_D_path = FROM TIMEGRP "J_CLK" TO TIMEGRP "D_CLK";
PATH "TS_J_TO_D_path" TIG;
PATH TS_D_TO_J_path = FROM TIMEGRP "D_CLK" TO TIMEGRP "J_CLK";
PATH "TS_D_TO_J_path" TIG;
TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
TIMEGRP "FFS" = FFS(*);
PATH TS_D2_TO_T2_path = FROM TIMEGRP "D2_CLK" TO TIMEGRP "FFS";
PATH "TS_D2_TO_T2_path" TIG;
PATH TS_J2_TO_D2_path = FROM TIMEGRP "FFS" TO TIMEGRP "D2_CLK";
PATH "TS_J2_TO_D2_path" TIG;
PATH TS_J3_TO_D2_path = FROM TIMEGRP "FFS" TO TIMEGRP "D2_CLK";
PATH "TS_J3_TO_D2_path" TIG;
PATH TS_J4_TO_D2_path = FROM TIMEGRP "FFS" TO TIMEGRP "D2_CLK";
PATH "TS_J4_TO_D2_path" TIG;
PIN
        Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS_pins<2>
        = BEL
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS"
        PINNAME SHIFT;
PIN
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_V6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS_pins<2>"
        TIG;
SCHEMATIC END;

