
*** Running vivado
    with args -log mainBD_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source mainBD_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source mainBD_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/sources/vivado/EAAES_Fall_20/EAAES_IP_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.cache/ip 
Command: link_design -top mainBD_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.srcs/sources_1/bd/mainBD/ip/mainBD_axi_gpio_2_0/mainBD_axi_gpio_2_0.dcp' for cell 'mainBD_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.srcs/sources_1/bd/mainBD/ip/mainBD_axi_uart16550_0_0/mainBD_axi_uart16550_0_0.dcp' for cell 'mainBD_i/axi_uart16550_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.srcs/sources_1/bd/mainBD/ip/mainBD_axi_uartlite_0_0/mainBD_axi_uartlite_0_0.dcp' for cell 'mainBD_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.srcs/sources_1/bd/mainBD/ip/mainBD_clk_wiz_0_0/mainBD_clk_wiz_0_0.dcp' for cell 'mainBD_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.srcs/sources_1/bd/mainBD/ip/mainBD_proc_sys_reset_0_1/mainBD_proc_sys_reset_0_1.dcp' for cell 'mainBD_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.srcs/sources_1/bd/mainBD/ip/mainBD_processing_system7_0_0/mainBD_processing_system7_0_0.dcp' for cell 'mainBD_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.srcs/sources_1/bd/mainBD/ip/mainBD_rst_ps7_0_100M_0/mainBD_rst_ps7_0_100M_0.dcp' for cell 'mainBD_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.srcs/sources_1/bd/mainBD/ip/mainBD_xadc_wiz_0_0/mainBD_xadc_wiz_0_0.dcp' for cell 'mainBD_i/xadc_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.srcs/sources_1/bd/mainBD/ip/mainBD_xbar_0/mainBD_xbar_0.dcp' for cell 'mainBD_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.srcs/sources_1/bd/mainBD/ip/mainBD_auto_pc_0/mainBD_auto_pc_0.dcp' for cell 'mainBD_i/axi_interconnect_0/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.srcs/sources_1/bd/mainBD/ip/mainBD_auto_pc_1/mainBD_auto_pc_1.dcp' for cell 'mainBD_i/axi_interconnect_0/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.srcs/sources_1/bd/mainBD/ip/mainBD_auto_pc_2/mainBD_auto_pc_2.dcp' for cell 'mainBD_i/axi_interconnect_0/m03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.srcs/sources_1/bd/mainBD/ip/mainBD_auto_pc_3/mainBD_auto_pc_3.dcp' for cell 'mainBD_i/axi_interconnect_0/m04_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.srcs/sources_1/bd/mainBD/ip/mainBD_auto_pc_4/mainBD_auto_pc_4.dcp' for cell 'mainBD_i/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 185 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. mainBD_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mainBD_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.srcs/sources_1/bd/mainBD/ip/mainBD_processing_system7_0_0/mainBD_processing_system7_0_0.xdc] for cell 'mainBD_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.srcs/sources_1/bd/mainBD/ip/mainBD_processing_system7_0_0/mainBD_processing_system7_0_0.xdc] for cell 'mainBD_i/processing_system7_0/inst'
Parsing XDC File [c:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.srcs/sources_1/bd/mainBD/ip/mainBD_clk_wiz_0_0/mainBD_clk_wiz_0_0_board.xdc] for cell 'mainBD_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.srcs/sources_1/bd/mainBD/ip/mainBD_clk_wiz_0_0/mainBD_clk_wiz_0_0_board.xdc] for cell 'mainBD_i/clk_wiz_0/inst'
Parsing XDC File [c:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.srcs/sources_1/bd/mainBD/ip/mainBD_clk_wiz_0_0/mainBD_clk_wiz_0_0.xdc] for cell 'mainBD_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.srcs/sources_1/bd/mainBD/ip/mainBD_clk_wiz_0_0/mainBD_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.srcs/sources_1/bd/mainBD/ip/mainBD_clk_wiz_0_0/mainBD_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1318.910 ; gain = 570.621
Finished Parsing XDC File [c:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.srcs/sources_1/bd/mainBD/ip/mainBD_clk_wiz_0_0/mainBD_clk_wiz_0_0.xdc] for cell 'mainBD_i/clk_wiz_0/inst'
Parsing XDC File [c:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.srcs/sources_1/bd/mainBD/ip/mainBD_xadc_wiz_0_0/mainBD_xadc_wiz_0_0.xdc] for cell 'mainBD_i/xadc_wiz_0/U0'
Finished Parsing XDC File [c:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.srcs/sources_1/bd/mainBD/ip/mainBD_xadc_wiz_0_0/mainBD_xadc_wiz_0_0.xdc] for cell 'mainBD_i/xadc_wiz_0/U0'
Parsing XDC File [c:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.srcs/sources_1/bd/mainBD/ip/mainBD_axi_gpio_2_0/mainBD_axi_gpio_2_0_board.xdc] for cell 'mainBD_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.srcs/sources_1/bd/mainBD/ip/mainBD_axi_gpio_2_0/mainBD_axi_gpio_2_0_board.xdc] for cell 'mainBD_i/axi_gpio_2/U0'
Parsing XDC File [c:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.srcs/sources_1/bd/mainBD/ip/mainBD_axi_gpio_2_0/mainBD_axi_gpio_2_0.xdc] for cell 'mainBD_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.srcs/sources_1/bd/mainBD/ip/mainBD_axi_gpio_2_0/mainBD_axi_gpio_2_0.xdc] for cell 'mainBD_i/axi_gpio_2/U0'
Parsing XDC File [c:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.srcs/sources_1/bd/mainBD/ip/mainBD_proc_sys_reset_0_1/mainBD_proc_sys_reset_0_1_board.xdc] for cell 'mainBD_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.srcs/sources_1/bd/mainBD/ip/mainBD_proc_sys_reset_0_1/mainBD_proc_sys_reset_0_1_board.xdc] for cell 'mainBD_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.srcs/sources_1/bd/mainBD/ip/mainBD_proc_sys_reset_0_1/mainBD_proc_sys_reset_0_1.xdc] for cell 'mainBD_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.srcs/sources_1/bd/mainBD/ip/mainBD_proc_sys_reset_0_1/mainBD_proc_sys_reset_0_1.xdc] for cell 'mainBD_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.srcs/sources_1/bd/mainBD/ip/mainBD_axi_uart16550_0_0/mainBD_axi_uart16550_0_0_board.xdc] for cell 'mainBD_i/axi_uart16550_0/U0'
Finished Parsing XDC File [c:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.srcs/sources_1/bd/mainBD/ip/mainBD_axi_uart16550_0_0/mainBD_axi_uart16550_0_0_board.xdc] for cell 'mainBD_i/axi_uart16550_0/U0'
Parsing XDC File [c:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.srcs/sources_1/bd/mainBD/ip/mainBD_axi_uart16550_0_0/mainBD_axi_uart16550_0_0.xdc] for cell 'mainBD_i/axi_uart16550_0/U0'
Finished Parsing XDC File [c:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.srcs/sources_1/bd/mainBD/ip/mainBD_axi_uart16550_0_0/mainBD_axi_uart16550_0_0.xdc] for cell 'mainBD_i/axi_uart16550_0/U0'
Parsing XDC File [c:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.srcs/sources_1/bd/mainBD/ip/mainBD_axi_uartlite_0_0/mainBD_axi_uartlite_0_0_board.xdc] for cell 'mainBD_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.srcs/sources_1/bd/mainBD/ip/mainBD_axi_uartlite_0_0/mainBD_axi_uartlite_0_0_board.xdc] for cell 'mainBD_i/axi_uartlite_0/U0'
Parsing XDC File [c:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.srcs/sources_1/bd/mainBD/ip/mainBD_axi_uartlite_0_0/mainBD_axi_uartlite_0_0.xdc] for cell 'mainBD_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.srcs/sources_1/bd/mainBD/ip/mainBD_axi_uartlite_0_0/mainBD_axi_uartlite_0_0.xdc] for cell 'mainBD_i/axi_uartlite_0/U0'
Parsing XDC File [c:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.srcs/sources_1/bd/mainBD/ip/mainBD_rst_ps7_0_100M_0/mainBD_rst_ps7_0_100M_0_board.xdc] for cell 'mainBD_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.srcs/sources_1/bd/mainBD/ip/mainBD_rst_ps7_0_100M_0/mainBD_rst_ps7_0_100M_0_board.xdc] for cell 'mainBD_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.srcs/sources_1/bd/mainBD/ip/mainBD_rst_ps7_0_100M_0/mainBD_rst_ps7_0_100M_0.xdc] for cell 'mainBD_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.srcs/sources_1/bd/mainBD/ip/mainBD_rst_ps7_0_100M_0/mainBD_rst_ps7_0_100M_0.xdc] for cell 'mainBD_i/rst_ps7_0_100M/U0'
Parsing XDC File [C:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.srcs/mainBD/new/mainBD.xdc]
Finished Parsing XDC File [C:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.srcs/mainBD/new/mainBD.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1318.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 12 instances

26 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1318.910 ; gain = 988.828
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.642 . Memory (MB): peak = 1318.910 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 18c4bb768

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.297 . Memory (MB): peak = 1333.996 ; gain = 15.086

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b3221bed

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.582 . Memory (MB): peak = 1470.973 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 173 cells and removed 275 cells
INFO: [Opt 31-1021] In phase Retarget, 10 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: 1ee48a745

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1470.973 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 185 cells and removed 1527 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1e4c759e2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1470.973 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 879 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1e4c759e2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1470.973 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1e4c759e2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1470.973 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 22bf5a6c0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1470.973 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             173  |             275  |                                             10  |
|  Constant propagation         |             185  |            1527  |                                              0  |
|  Sweep                        |               0  |             879  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1470.973 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1ba7a180c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1470.973 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1ba7a180c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1470.973 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1ba7a180c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1470.973 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1470.973 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1ba7a180c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1470.973 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1470.973 ; gain = 152.063
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1470.973 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1470.973 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.runs/impl_1/mainBD_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mainBD_wrapper_drc_opted.rpt -pb mainBD_wrapper_drc_opted.pb -rpx mainBD_wrapper_drc_opted.rpx
Command: report_drc -file mainBD_wrapper_drc_opted.rpt -pb mainBD_wrapper_drc_opted.pb -rpx mainBD_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.runs/impl_1/mainBD_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1470.973 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12a194456

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1470.973 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1470.973 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d178bf1b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1470.973 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 9637fe5c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1471.402 ; gain = 0.430

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 9637fe5c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1471.402 ; gain = 0.430
Phase 1 Placer Initialization | Checksum: 9637fe5c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1471.402 ; gain = 0.430

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 16898a6b4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1471.402 ; gain = 0.430

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1471.402 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: ff80d40e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1471.402 ; gain = 0.430
Phase 2.2 Global Placement Core | Checksum: 7b05a473

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1471.402 ; gain = 0.430
Phase 2 Global Placement | Checksum: 7b05a473

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1471.402 ; gain = 0.430

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15813cdf8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1471.402 ; gain = 0.430

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19252cbfd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1471.402 ; gain = 0.430

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1472e6c5f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1471.402 ; gain = 0.430

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 11a75eb42

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1471.402 ; gain = 0.430

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 14e2bc6db

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1471.402 ; gain = 0.430

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 15e4ee1b3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1471.402 ; gain = 0.430

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: f9ccf880

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1471.402 ; gain = 0.430
Phase 3 Detail Placement | Checksum: f9ccf880

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1471.402 ; gain = 0.430

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12633d512

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 12633d512

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1483.223 ; gain = 12.250
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.609. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 111665318

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1483.223 ; gain = 12.250
Phase 4.1 Post Commit Optimization | Checksum: 111665318

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1483.223 ; gain = 12.250

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 111665318

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1483.223 ; gain = 12.250

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 111665318

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1483.223 ; gain = 12.250

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1483.223 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 10ef9e868

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1483.223 ; gain = 12.250
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 10ef9e868

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1483.223 ; gain = 12.250
Ending Placer Task | Checksum: 51297845

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1483.223 ; gain = 12.250
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1483.223 ; gain = 12.250
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1483.223 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.473 . Memory (MB): peak = 1484.238 ; gain = 1.016
INFO: [Common 17-1381] The checkpoint 'C:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.runs/impl_1/mainBD_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file mainBD_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1484.238 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mainBD_wrapper_utilization_placed.rpt -pb mainBD_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mainBD_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.164 . Memory (MB): peak = 1484.238 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 7b2486a ConstDB: 0 ShapeSum: 49772fdb RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1bd1e6ac6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1537.090 ; gain = 43.813
Post Restoration Checksum: NetGraph: c4f6e2d7 NumContArr: f82787ef Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1bd1e6ac6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1569.371 ; gain = 76.094

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1bd1e6ac6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1575.398 ; gain = 82.121

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1bd1e6ac6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1575.398 ; gain = 82.121
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c83b031f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1585.637 ; gain = 92.359
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.601  | TNS=0.000  | WHS=-0.242 | THS=-69.226|

Phase 2 Router Initialization | Checksum: 15c86c6f2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1593.082 ; gain = 99.805

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5339
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5339
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15cb40b07

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1593.699 ; gain = 100.422

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 846
 Number of Nodes with overlaps = 237
 Number of Nodes with overlaps = 108
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.880  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 166db5b9a

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1593.703 ; gain = 100.426

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.880  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 188d3a519

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1593.703 ; gain = 100.426
Phase 4 Rip-up And Reroute | Checksum: 188d3a519

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1593.703 ; gain = 100.426

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1971f8960

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1593.703 ; gain = 100.426
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.995  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1971f8960

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1593.703 ; gain = 100.426

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1971f8960

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1593.703 ; gain = 100.426
Phase 5 Delay and Skew Optimization | Checksum: 1971f8960

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1593.703 ; gain = 100.426

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18dce4c7d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1593.703 ; gain = 100.426
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.995  | TNS=0.000  | WHS=0.025  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c18ee050

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1593.703 ; gain = 100.426
Phase 6 Post Hold Fix | Checksum: 1c18ee050

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1593.703 ; gain = 100.426

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.6136 %
  Global Horizontal Routing Utilization  = 3.17256 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1fc89f2ec

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1593.703 ; gain = 100.426

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1fc89f2ec

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 1594.711 ; gain = 101.434

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d6e58546

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1594.711 ; gain = 101.434

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.995  | TNS=0.000  | WHS=0.025  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d6e58546

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1594.711 ; gain = 101.434
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 1594.711 ; gain = 101.434

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 1594.711 ; gain = 110.473
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1594.711 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.582 . Memory (MB): peak = 1604.594 ; gain = 9.883
INFO: [Common 17-1381] The checkpoint 'C:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.runs/impl_1/mainBD_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mainBD_wrapper_drc_routed.rpt -pb mainBD_wrapper_drc_routed.pb -rpx mainBD_wrapper_drc_routed.rpx
Command: report_drc -file mainBD_wrapper_drc_routed.rpt -pb mainBD_wrapper_drc_routed.pb -rpx mainBD_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.runs/impl_1/mainBD_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file mainBD_wrapper_methodology_drc_routed.rpt -pb mainBD_wrapper_methodology_drc_routed.pb -rpx mainBD_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file mainBD_wrapper_methodology_drc_routed.rpt -pb mainBD_wrapper_methodology_drc_routed.pb -rpx mainBD_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.runs/impl_1/mainBD_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file mainBD_wrapper_power_routed.rpt -pb mainBD_wrapper_power_summary_routed.pb -rpx mainBD_wrapper_power_routed.rpx
Command: report_power -file mainBD_wrapper_power_routed.rpt -pb mainBD_wrapper_power_summary_routed.pb -rpx mainBD_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
102 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file mainBD_wrapper_route_status.rpt -pb mainBD_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file mainBD_wrapper_timing_summary_routed.rpt -pb mainBD_wrapper_timing_summary_routed.pb -rpx mainBD_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file mainBD_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mainBD_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mainBD_wrapper_bus_skew_routed.rpt -pb mainBD_wrapper_bus_skew_routed.pb -rpx mainBD_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force mainBD_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./mainBD_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'C:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Sep 18 14:39:52 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
122 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2070.832 ; gain = 437.574
INFO: [Common 17-206] Exiting Vivado at Fri Sep 18 14:39:53 2020...

*** Running vivado
    with args -log mainBD_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source mainBD_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source mainBD_wrapper.tcl -notrace
Command: open_checkpoint mainBD_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 300.859 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 159 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mainBD_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1266.574 ; gain = 4.969
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1266.574 ; gain = 4.969
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1266.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 12 instances
  SRLC32E => SRL16E: 3 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1 (64-bit) build 2552052
open_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1266.574 ; gain = 965.715
Command: write_bitstream -force mainBD_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./mainBD_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'C:/sources/vivado/Sys_B_ref_design_Z7_10_V19_1/MatlabBuildRootTest1/MatlabBuildRootTest1.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Sep 22 15:42:06 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1734.223 ; gain = 467.648
INFO: [Common 17-206] Exiting Vivado at Tue Sep 22 15:42:06 2020...
