

================================================================
== Synthesis Summary Report of 'matrixmul'
================================================================
+ General Information: 
    * Date:           Sat Jul 19 17:37:32 2025
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        MM_FunctionPipeline
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvc1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------+------+------+---------+--------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |   Modules   | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |         |           |           |     |
    |   & Loops   | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +-------------+------+------+---------+--------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ matrixmul  |    II|  4.33|        9|  90.000|         -|        5|     -|       yes|     -|  18 (1%)|  335 (~0%)|  636 (~0%)|    -|
    +-------------+------+------+---------+--------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+--------------+-----------+----------+
| Port         | Direction | Bitwidth |
+--------------+-----------+----------+
| res_address0 | out       | 4        |
| res_address1 | out       | 4        |
| res_d0       | out       | 16       |
| res_d1       | out       | 16       |
+--------------+-----------+----------+

* BRAM
+-----------+------------+---------------+
| Interface | Data Width | Address Width |
+-----------+------------+---------------+
| a_0_PORTA | 8          | 32            |
| a_1_PORTA | 8          | 32            |
| a_2_PORTA | 8          | 32            |
| b_0_PORTA | 8          | 32            |
| b_1_PORTA | 8          | 32            |
| b_2_PORTA | 8          | 32            |
+-----------+------------+---------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | in        | char*    |
| b        | in        | char*    |
| res      | out       | short*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+-----------+----------+
| Argument | HW Interface | HW Type   | HW Usage |
+----------+--------------+-----------+----------+
| a        | a_0_PORTA    | interface |          |
| a        | a_1_PORTA    | interface |          |
| a        | a_2_PORTA    | interface |          |
| b        | b_0_PORTA    | interface |          |
| b        | b_1_PORTA    | interface |          |
| b        | b_2_PORTA    | interface |          |
| res      | res_address0 | port      | offset   |
| res      | res_ce0      | port      |          |
| res      | res_we0      | port      |          |
| res      | res_d0       | port      |          |
| res      | res_address1 | port      | offset   |
| res      | res_ce1      | port      |          |
| res      | res_we1      | port      |          |
| res      | res_d1       | port      |          |
+----------+--------------+-----------+----------+


================================================================
== Bind Op Report
================================================================
+------------------------------------+-----+--------+-------------+-----+-----------+---------+
| Name                               | DSP | Pragma | Variable    | Op  | Impl      | Latency |
+------------------------------------+-----+--------+-------------+-----+-----------+---------+
| + matrixmul                        | 18  |        |             |     |           |         |
|   mul_8s_8s_16_1_1_U1              |     |        | tmp         | mul | auto      | 0       |
|   mac_muladd_8s_8s_16ns_16_4_1_U12 | 1   |        | mul_ln26    | mul | dsp_slice | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U10  | 1   |        | mul_ln26_1  | mul | dsp_slice | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U10  | 1   |        | add_ln26    | add | dsp_slice | 3       |
|   mac_muladd_8s_8s_16ns_16_4_1_U12 | 1   |        | tmp_1       | add | dsp_slice | 3       |
|   mul_8s_8s_16_1_1_U2              |     |        | tmp_2       | mul | auto      | 0       |
|   mac_muladd_8s_8s_16ns_16_4_1_U13 | 1   |        | mul_ln26_3  | mul | dsp_slice | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U11  | 1   |        | mul_ln26_4  | mul | dsp_slice | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U11  | 1   |        | add_ln26_2  | add | dsp_slice | 3       |
|   mac_muladd_8s_8s_16ns_16_4_1_U13 | 1   |        | tmp_3       | add | dsp_slice | 3       |
|   mul_8s_8s_16_1_1_U3              |     |        | tmp_4       | mul | auto      | 0       |
|   mac_muladd_8s_8s_16ns_16_4_1_U16 | 1   |        | mul_ln26_6  | mul | dsp_slice | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U14  | 1   |        | mul_ln26_7  | mul | dsp_slice | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U14  | 1   |        | add_ln26_4  | add | dsp_slice | 3       |
|   mac_muladd_8s_8s_16ns_16_4_1_U16 | 1   |        | tmp_5       | add | dsp_slice | 3       |
|   mul_8s_8s_16_1_1_U4              |     |        | tmp_6       | mul | auto      | 0       |
|   mac_muladd_8s_8s_16ns_16_4_1_U17 | 1   |        | mul_ln26_9  | mul | dsp_slice | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U15  | 1   |        | mul_ln26_10 | mul | dsp_slice | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U15  | 1   |        | add_ln26_6  | add | dsp_slice | 3       |
|   mac_muladd_8s_8s_16ns_16_4_1_U17 | 1   |        | tmp_7       | add | dsp_slice | 3       |
|   mul_8s_8s_16_1_1_U5              |     |        | tmp_8       | mul | auto      | 0       |
|   mac_muladd_8s_8s_16ns_16_4_1_U20 | 1   |        | mul_ln26_12 | mul | dsp_slice | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U18  | 1   |        | mul_ln26_13 | mul | dsp_slice | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U18  | 1   |        | add_ln26_8  | add | dsp_slice | 3       |
|   mac_muladd_8s_8s_16ns_16_4_1_U20 | 1   |        | tmp_9       | add | dsp_slice | 3       |
|   mul_8s_8s_16_1_1_U6              |     |        | tmp_10      | mul | auto      | 0       |
|   mac_muladd_8s_8s_16ns_16_4_1_U21 | 1   |        | mul_ln26_15 | mul | dsp_slice | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U19  | 1   |        | mul_ln26_16 | mul | dsp_slice | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U19  | 1   |        | add_ln26_10 | add | dsp_slice | 3       |
|   mac_muladd_8s_8s_16ns_16_4_1_U21 | 1   |        | tmp_11      | add | dsp_slice | 3       |
|   mul_8s_8s_16_1_1_U7              |     |        | tmp_12      | mul | auto      | 0       |
|   mac_muladd_8s_8s_16ns_16_4_1_U24 | 1   |        | mul_ln26_18 | mul | dsp_slice | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U22  | 1   |        | mul_ln26_19 | mul | dsp_slice | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U22  | 1   |        | add_ln26_12 | add | dsp_slice | 3       |
|   mac_muladd_8s_8s_16ns_16_4_1_U24 | 1   |        | tmp_13      | add | dsp_slice | 3       |
|   mul_8s_8s_16_1_1_U8              |     |        | tmp_14      | mul | auto      | 0       |
|   mac_muladd_8s_8s_16ns_16_4_1_U25 | 1   |        | mul_ln26_21 | mul | dsp_slice | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U23  | 1   |        | mul_ln26_22 | mul | dsp_slice | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U23  | 1   |        | add_ln26_14 | add | dsp_slice | 3       |
|   mac_muladd_8s_8s_16ns_16_4_1_U25 | 1   |        | tmp_15      | add | dsp_slice | 3       |
|   mul_8s_8s_16_1_1_U9              |     |        | tmp_16      | mul | auto      | 0       |
|   mac_muladd_8s_8s_16ns_16_4_1_U27 | 1   |        | mul_ln26_24 | mul | dsp_slice | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U26  | 1   |        | mul_ln26_25 | mul | dsp_slice | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U26  | 1   |        | add_ln26_16 | add | dsp_slice | 3       |
|   mac_muladd_8s_8s_16ns_16_4_1_U27 | 1   |        | tmp_17      | add | dsp_slice | 3       |
+------------------------------------+-----+--------+-------------+-----+-----------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+---------------------------------+-----------------------------------+
| Type            | Options                         | Location                          |
+-----------------+---------------------------------+-----------------------------------+
| array_partition | complete dim=2 variable=a       | hls_config.cfg:20 in matrixmul, a |
| array_partition | complete dim=2 variable=b       | hls_config.cfg:19 in matrixmul, b |
| interface       | bram port=a storage_type=ram_1p | hls_config.cfg:17 in matrixmul, a |
| interface       | bram port=b storage_type=ram_1p | hls_config.cfg:18 in matrixmul, b |
| pipeline        |                                 | hls_config.cfg:15 in matrixmul    |
| pipeline        | off=true                        | hls_config.cfg:16 in matrixmul    |
+-----------------+---------------------------------+-----------------------------------+


