Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Fri Jan 27 01:04:59 2023
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:               7.00
  Critical Path Length:          0.94
  Critical Path Slack:          -0.07
  Critical Path Clk Period:      0.78
  Total Negative Slack:         -0.53
  No. of Violating Paths:       15.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:          1.81
  Critical Path Slack:          -0.13
  Critical Path Clk Period:      0.78
  Total Negative Slack:         -1.07
  No. of Violating Paths:       10.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'rclk'
  -----------------------------------
  Levels of Logic:               7.00
  Critical Path Length:          0.72
  Critical Path Slack:          -0.07
  Critical Path Clk Period:      0.78
  Total Negative Slack:         -0.26
  No. of Violating Paths:        6.00
  Worst Hold Violation:         -0.16
  Total Hold Violation:         -7.41
  No. of Hold Violations:       56.00
  -----------------------------------

  Timing Path Group 'wclk'
  -----------------------------------
  Levels of Logic:               9.00
  Critical Path Length:          0.73
  Critical Path Slack:          -0.09
  Critical Path Clk Period:      0.78
  Total Negative Slack:         -0.09
  No. of Violating Paths:        1.00
  Worst Hold Violation:         -0.20
  Total Hold Violation:        -17.63
  No. of Hold Violations:      120.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        160
  Leaf Cell Count:                652
  Buf/Inv Cell Count:             103
  Buf Cell Count:                  14
  Inv Cell Count:                  89
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       548
  Sequential Cell Count:          104
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   181073.758420
  Noncombinational Area:
                        120842.741515
  Buf/Inv Area:            171.038913
  Total Buffer Area:            31.77
  Total Inverter Area:         139.27
  Macro/Black Box Area: 209907.328125
  Net Area:               1397.542581
  -----------------------------------
  Cell Area:            511823.828060
  Design Area:          513221.370641


  Design Rules
  -----------------------------------
  Total Number of Nets:           798
  Nets With Violations:            74
  Max Trans Violations:            10
  Max Cap Violations:              64
  -----------------------------------


  Hostname: mo.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.06
  Logic Optimization:                 50.20
  Mapping Optimization:              274.59
  -----------------------------------------
  Overall Compile Time:              333.90
  Overall Compile Wall Clock Time:   335.18

  --------------------------------------------------------------------

  Design  WNS: 0.13  TNS: 1.77  Number of Violating Paths: 26


  Design (Hold)  WNS: 0.20  TNS: 25.04  Number of Violating Paths: 176

  --------------------------------------------------------------------


1
