// Seed: 3388108064
module module_0 (
    input wor id_0,
    input tri1 id_1,
    output wor id_2,
    input supply1 id_3,
    input wor id_4,
    output tri1 id_5,
    output tri1 id_6,
    input tri id_7,
    output supply0 module_0,
    input supply0 id_9,
    input tri1 id_10,
    output wor id_11,
    input tri1 id_12,
    input tri0 id_13,
    input wor id_14,
    output uwire id_15,
    input supply0 id_16
    , id_30,
    input uwire id_17,
    output wor id_18,
    input tri id_19,
    output supply1 id_20,
    input wor id_21
    , id_31,
    input uwire id_22,
    output supply1 id_23,
    output wor id_24,
    input tri1 id_25,
    input uwire id_26,
    input tri id_27,
    output supply1 id_28
);
  always force id_2 = 1 * id_19 == 1;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    output supply1 id_2,
    input wire id_3,
    output uwire id_4,
    input uwire id_5,
    input tri0 id_6,
    input wor id_7,
    input wand id_8,
    output wand id_9,
    input tri0 id_10,
    input tri1 id_11,
    input wire id_12,
    input tri1 id_13,
    input tri0 id_14,
    output supply0 id_15,
    input tri1 id_16,
    input tri0 id_17
);
  wire id_19;
  wire id_20;
  module_0(
      id_5,
      id_1,
      id_15,
      id_13,
      id_6,
      id_2,
      id_2,
      id_11,
      id_15,
      id_16,
      id_6,
      id_4,
      id_10,
      id_12,
      id_16,
      id_2,
      id_17,
      id_6,
      id_9,
      id_14,
      id_9,
      id_5,
      id_6,
      id_4,
      id_4,
      id_5,
      id_0,
      id_0,
      id_9
  );
endmodule
