{"question": "/* Generated by Yosys 0.53 (git sha1 53c22ab7c, g++ 12.2.1 -fPIC -O3) */\n\n(* src = \"../riscv/core/riscv/riscv_csr_regfile.v:41.1-643.10\" *)\nmodule riscv_csr_regfile(clk_i, rst_i, ext_intr_i, timer_intr_i, cpu_id_i, misa_i, exception_i, exception_pc_i, exception_addr_i, csr_ren_i, csr_raddr_i, csr_rdata_o, csr_waddr_i, csr_wdata_i, csr_branch_o, csr_target_o, priv_o, status_o, satp_o, interrupt_o);\n  wire [11:0] _0000_;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:164.1-170.27\" *)\n  wire _0001_;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:253.1-485.4\" *)\n  (* unused_bits = \"3 7 11 12\" *)\n  wire [31:0] _0002_;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:253.1-485.4\" *)\n  wire [31:0] _0003_;\n  wire _0004_;\n  wire _0005_;\n  wire _0006_;\n  wire _0007_;\n  wire _0008_;\n  wire _0009_;\n  wire _0010_;\n  wire _0011_;\n  wire _0012_;\n  wire _0013_;\n  wire _0014_;\n  wire _0015_;\n  wire _0016_;\n  wire _0017_;\n  wire _0018_;\n  wire _0019_;\n  wire _0020_;\n  wire _0021_;\n  wire _0022_;\n  wire _0023_;\n  wire _0024_;\n  wire _0025_;\n  wire _0026_;\n  wire _0027_;\n  wire _0028_;\n  wire _0029_;\n  wire _0030_;\n  wire _0031_;\n  wire _0032_;\n  wire _0033_;\n  wire _0034_;\n  wire _0035_;\n  wire _0036_;\n  wire _0037_;\n  wire _0038_;\n  wire _0039_;\n  wire _0040_;\n  wire _0041_;\n  wire _0042_;\n  wire _0043_;\n  wire _0044_;\n  wire _0045_;\n  wire _0046_;\n  wire _0047_;\n  wire _0048_;\n  wire _0049_;\n  wire _0050_;\n  wire _0051_;\n  wire _0052_;\n  wire _0053_;\n  wire _0054_;\n  wire _0055_;\n  wire _0056_;\n  wire _0057_;\n  wire _0058_;\n  wire _0059_;\n  wire _0060_;\n  wire _0061_;\n  wire _0062_;\n  wire _0063_;\n  wire _0064_;\n  wire _0065_;\n  wire _0066_;\n  wire _0067_;\n  wire _0068_;\n  wire _0069_;\n  wire _0070_;\n  wire _0071_;\n  wire _0072_;\n  wire _0073_;\n  wire _0074_;\n  wire _0075_;\n  wire _0076_;\n  wire _0077_;\n  wire _0078_;\n  wire _0079_;\n  wire _0080_;\n  wire _0081_;\n  wire _0082_;\n  wire _0083_;\n  wire _0084_;\n  wire _0085_;\n  wire _0086_;\n  wire _0087_;\n  wire _0088_;\n  wire _0089_;\n  wire _0090_;\n  wire _0091_;\n  wire _0092_;\n  wire _0093_;\n  wire _0094_;\n  wire _0095_;\n  wire _0096_;\n  wire _0097_;\n  wire _0098_;\n  wire _0099_;\n  wire _0100_;\n  wire _0101_;\n  wire _0102_;\n  wire _0103_;\n  wire _0104_;\n  wire _0105_;\n  wire _0106_;\n  wire _0107_;\n  wire _0108_;\n  wire _0109_;\n  wire _0110_;\n  wire _0111_;\n  wire _0112_;\n  wire _0113_;\n  wire _0114_;\n  wire _0115_;\n  wire _0116_;\n  wire _0117_;\n  wire _0118_;\n  wire _0119_;\n  wire _0120_;\n  wire _0121_;\n  wire _0122_;\n  wire _0123_;\n  wire _0124_;\n  wire _0125_;\n  wire _0126_;\n  wire _0127_;\n  wire _0128_;\n  wire _0129_;\n  wire _0130_;\n  wire _0131_;\n  wire _0132_;\n  wire _0133_;\n  wire _0134_;\n  wire _0135_;\n  wire _0136_;\n  wire _0137_;\n  wire _0138_;\n  wire _0139_;\n  wire _0140_;\n  wire _0141_;\n  wire _0142_;\n  wire _0143_;\n  wire _0144_;\n  wire _0145_;\n  wire _0146_;\n  wire _0147_;\n  wire _0148_;\n  wire _0149_;\n  wire _0150_;\n  wire _0151_;\n  wire _0152_;\n  wire _0153_;\n  wire _0154_;\n  wire _0155_;\n  wire _0156_;\n  wire _0157_;\n  wire _0158_;\n  wire _0159_;\n  wire _0160_;\n  wire _0161_;\n  wire _0162_;\n  wire _0163_;\n  wire _0164_;\n  wire _0165_;\n  wire _0166_;\n  wire _0167_;\n  wire _0168_;\n  wire _0169_;\n  wire _0170_;\n  wire _0171_;\n  wire _0172_;\n  wire _0173_;\n  wire _0174_;\n  wire _0175_;\n  wire _0176_;\n  wire _0177_;\n  wire _0178_;\n  wire _0179_;\n  wire _0180_;\n  wire _0181_;\n  wire _0182_;\n  wire _0183_;\n  wire _0184_;\n  wire _0185_;\n  wire _0186_;\n  wire _0187_;\n  wire _0188_;\n  wire _0189_;\n  wire _0190_;\n  wire _0191_;\n  wire _0192_;\n  wire _0193_;\n  wire _0194_;\n  wire _0195_;\n  wire _0196_;\n  wire _0197_;\n  wire _0198_;\n  wire _0199_;\n  wire _0200_;\n  wire _0201_;\n  wire _0202_;\n  wire _0203_;\n  wire _0204_;\n  wire _0205_;\n  wire _0206_;\n  wire _0207_;\n  wire _0208_;\n  wire _0209_;\n  wire _0210_;\n  wire _0211_;\n  wire _0212_;\n  wire _0213_;\n  wire _0214_;\n  wire _0215_;\n  wire _0216_;\n  wire _0217_;\n  wire _0218_;\n  wire _0219_;\n  wire _0220_;\n  wire _0221_;\n  wire _0222_;\n  wire _0223_;\n  wire _0224_;\n  wire _0225_;\n  wire _0226_;\n  wire _0227_;\n  wire _0228_;\n  wire _0229_;\n  wire _0230_;\n  wire _0231_;\n  wire _0232_;\n  wire _0233_;\n  wire _0234_;\n  wire _0235_;\n  wire _0236_;\n  wire _0237_;\n  wire _0238_;\n  wire _0239_;\n  wire _0240_;\n  wire _0241_;\n  wire _0242_;\n  wire _0243_;\n  wire _0244_;\n  wire _0245_;\n  wire _0246_;\n  wire _0247_;\n  wire _0248_;\n  wire _0249_;\n  wire _0250_;\n  wire _0251_;\n  wire _0252_;\n  wire _0253_;\n  wire _0254_;\n  wire _0255_;\n  wire _0256_;\n  wire _0257_;\n  wire _0258_;\n  wire _0259_;\n  wire _0260_;\n  wire _0261_;\n  wire _0262_;\n  wire _0263_;\n  wire _0264_;\n  wire _0265_;\n  wire _0266_;\n  wire _0267_;\n  wire _0268_;\n  wire _0269_;\n  wire _0270_;\n  wire _0271_;\n  wire _0272_;\n  wire _0273_;\n  wire _0274_;\n  wire _0275_;\n  wire _0276_;\n  wire _0277_;\n  wire _0278_;\n  wire _0279_;\n  wire _0280_;\n  wire _0281_;\n  wire _0282_;\n  wire _0283_;\n  wire _0284_;\n  wire _0285_;\n  wire _0286_;\n  wire _0287_;\n  wire _0288_;\n  wire _0289_;\n  wire _0290_;\n  wire _0291_;\n  wire _0292_;\n  wire _0293_;\n  wire _0294_;\n  wire _0295_;\n  wire _0296_;\n  wire _0297_;\n  wire _0298_;\n  wire _0299_;\n  wire _0300_;\n  wire _0301_;\n  wire _0302_;\n  wire _0303_;\n  wire _0304_;\n  wire _0305_;\n  wire _0306_;\n  wire _0307_;\n  wire _0308_;\n  wire _0309_;\n  wire _0310_;\n  wire _0311_;\n  wire _0312_;\n  wire _0313_;\n  wire _0314_;\n  wire _0315_;\n  wire _0316_;\n  wire _0317_;\n  wire _0318_;\n  wire _0319_;\n  wire _0320_;\n  wire _0321_;\n  wire _0322_;\n  wire _0323_;\n  wire _0324_;\n  wire _0325_;\n  wire _0326_;\n  wire _0327_;\n  wire _0328_;\n  wire _0329_;\n  wire _0330_;\n  wire _0331_;\n  wire _0332_;\n  wire _0333_;\n  wire _0334_;\n  wire _0335_;\n  wire _0336_;\n  wire _0337_;\n  wire _0338_;\n  wire _0339_;\n  wire _0340_;\n  wire _0341_;\n  wire _0342_;\n  wire _0343_;\n  wire _0344_;\n  wire _0345_;\n  wire _0346_;\n  wire _0347_;\n  wire _0348_;\n  wire _0349_;\n  wire _0350_;\n  wire _0351_;\n  wire _0352_;\n  wire _0353_;\n  wire _0354_;\n  wire _0355_;\n  wire _0356_;\n  wire _0357_;\n  wire _0358_;\n  wire _0359_;\n  wire _0360_;\n  wire _0361_;\n  wire _0362_;\n  wire _0363_;\n  wire _0364_;\n  wire _0365_;\n  wire _0366_;\n  wire _0367_;\n  wire _0368_;\n  wire _0369_;\n  wire _0370_;\n  wire _0371_;\n  wire _0372_;\n  wire _0373_;\n  wire _0374_;\n  wire _0375_;\n  wire _0376_;\n  wire _0377_;\n  wire _0378_;\n  wire _0379_;\n  wire _0380_;\n  wire _0381_;\n  wire _0382_;\n  wire _0383_;\n  wire _0384_;\n  wire _0385_;\n  wire _0386_;\n  wire _0387_;\n  wire _0388_;\n  wire _0389_;\n  wire _0390_;\n  wire _0391_;\n  wire _0392_;\n  wire _0393_;\n  wire _0394_;\n  wire _0395_;\n  wire _0396_;\n  wire _0397_;\n  wire _0398_;\n  wire _0399_;\n  wire _0400_;\n  wire _0401_;\n  wire _0402_;\n  wire _0403_;\n  wire _0404_;\n  wire _0405_;\n  wire _0406_;\n  wire _0407_;\n  wire _0408_;\n  wire _0409_;\n  wire _0410_;\n  wire _0411_;\n  wire _0412_;\n  wire _0413_;\n  wire _0414_;\n  wire _0415_;\n  wire _0416_;\n  wire _0417_;\n  wire _0418_;\n  wire _0419_;\n  wire _0420_;\n  wire _0421_;\n  wire _0422_;\n  wire _0423_;\n  wire _0424_;\n  wire _0425_;\n  wire _0426_;\n  wire _0427_;\n  wire _0428_;\n  wire _0429_;\n  wire _0430_;\n  wire _0431_;\n  wire _0432_;\n  wire _0433_;\n  wire _0434_;\n  wire _0435_;\n  wire _0436_;\n  wire _0437_;\n  wire _0438_;\n  wire _0439_;\n  wire _0440_;\n  wire _0441_;\n  wire _0442_;\n  wire _0443_;\n  wire _0444_;\n  wire _0445_;\n  wire _0446_;\n  wire _0447_;\n  wire _0448_;\n  wire _0449_;\n  wire _0450_;\n  wire _0451_;\n  wire _0452_;\n  wire _0453_;\n  wire _0454_;\n  wire _0455_;\n  wire _0456_;\n  wire _0457_;\n  wire _0458_;\n  wire _0459_;\n  wire _0460_;\n  wire _0461_;\n  wire _0462_;\n  wire _0463_;\n  wire _0464_;\n  wire _0465_;\n  wire _0466_;\n  wire _0467_;\n  wire _0468_;\n  wire _0469_;\n  wire _0470_;\n  wire _0471_;\n  wire _0472_;\n  wire _0473_;\n  wire _0474_;\n  wire _0475_;\n  wire _0476_;\n  wire _0477_;\n  wire _0478_;\n  wire _0479_;\n  wire _0480_;\n  wire _0481_;\n  wire _0482_;\n  wire _0483_;\n  wire _0484_;\n  wire _0485_;\n  wire _0486_;\n  wire _0487_;\n  wire _0488_;\n  wire _0489_;\n  wire _0490_;\n  wire _0491_;\n  wire _0492_;\n  wire _0493_;\n  wire _0494_;\n  wire _0495_;\n  wire _0496_;\n  wire _0497_;\n  wire _0498_;\n  wire _0499_;\n  wire _0500_;\n  wire _0501_;\n  wire _0502_;\n  wire _0503_;\n  wire _0504_;\n  wire _0505_;\n  wire _0506_;\n  wire _0507_;\n  wire _0508_;\n  wire _0509_;\n  wire _0510_;\n  wire _0511_;\n  wire _0512_;\n  wire _0513_;\n  wire _0514_;\n  wire _0515_;\n  wire _0516_;\n  wire _0517_;\n  wire _0518_;\n  wire _0519_;\n  wire _0520_;\n  wire _0521_;\n  wire _0522_;\n  wire _0523_;\n  wire _0524_;\n  wire _0525_;\n  wire _0526_;\n  wire _0527_;\n  wire _0528_;\n  wire _0529_;\n  wire _0530_;\n  wire _0531_;\n  wire _0532_;\n  wire _0533_;\n  wire _0534_;\n  wire _0535_;\n  wire _0536_;\n  wire _0537_;\n  wire _0538_;\n  wire _0539_;\n  wire _0540_;\n  wire _0541_;\n  wire _0542_;\n  wire _0543_;\n  wire _0544_;\n  wire _0545_;\n  wire _0546_;\n  wire _0547_;\n  wire _0548_;\n  wire _0549_;\n  wire _0550_;\n  wire _0551_;\n  wire _0552_;\n  wire _0553_;\n  wire _0554_;\n  wire _0555_;\n  wire _0556_;\n  wire _0557_;\n  wire _0558_;\n  wire _0559_;\n  wire _0560_;\n  wire _0561_;\n  wire _0562_;\n  wire _0563_;\n  wire _0564_;\n  wire _0565_;\n  wire _0566_;\n  wire _0567_;\n  wire _0568_;\n  wire _0569_;\n  wire _0570_;\n  wire _0571_;\n  wire _0572_;\n  wire _0573_;\n  wire _0574_;\n  wire _0575_;\n  wire _0576_;\n  wire _0577_;\n  wire _0578_;\n  wire _0579_;\n  wire _0580_;\n  wire _0581_;\n  wire _0582_;\n  wire _0583_;\n  wire _0584_;\n  wire _0585_;\n  wire _0586_;\n  wire _0587_;\n  wire _0588_;\n  wire _0589_;\n  wire _0590_;\n  wire _0591_;\n  wire _0592_;\n  wire _0593_;\n  wire _0594_;\n  wire _0595_;\n  wire _0596_;\n  wire _0597_;\n  wire _0598_;\n  wire _0599_;\n  wire _0600_;\n  wire _0601_;\n  wire _0602_;\n  wire _0603_;\n  wire _0604_;\n  wire _0605_;\n  wire _0606_;\n  wire _0607_;\n  wire _0608_;\n  wire _0609_;\n  wire _0610_;\n  wire _0611_;\n  wire _0612_;\n  wire _0613_;\n  wire _0614_;\n  wire _0615_;\n  wire _0616_;\n  wire _0617_;\n  wire _0618_;\n  wire _0619_;\n  wire _0620_;\n  wire _0621_;\n  wire _0622_;\n  wire _0623_;\n  wire _0624_;\n  wire _0625_;\n  wire _0626_;\n  wire _0627_;\n  wire _0628_;\n  wire _0629_;\n  wire _0630_;\n  wire _0631_;\n  wire _0632_;\n  wire _0633_;\n  wire _0634_;\n  wire _0635_;\n  wire _0636_;\n  wire _0637_;\n  wire _0638_;\n  wire _0639_;\n  wire _0640_;\n  wire _0641_;\n  wire _0642_;\n  wire _0643_;\n  wire _0644_;\n  wire _0645_;\n  wire _0646_;\n  wire _0647_;\n  wire _0648_;\n  wire _0649_;\n  wire _0650_;\n  wire _0651_;\n  wire _0652_;\n  wire _0653_;\n  wire _0654_;\n  wire _0655_;\n  wire _0656_;\n  wire _0657_;\n  wire _0658_;\n  wire _0659_;\n  wire _0660_;\n  wire _0661_;\n  wire _0662_;\n  wire _0663_;\n  wire _0664_;\n  wire _0665_;\n  wire _0666_;\n  wire _0667_;\n  wire _0668_;\n  wire _0669_;\n  wire _0670_;\n  wire _0671_;\n  wire _0672_;\n  wire _0673_;\n  wire _0674_;\n  wire _0675_;\n  wire _0676_;\n  wire _0677_;\n  wire _0678_;\n  wire _0679_;\n  wire _0680_;\n  wire _0681_;\n  wire _0682_;\n  wire _0683_;\n  wire _0684_;\n  wire _0685_;\n  wire _0686_;\n  wire _0687_;\n  wire _0688_;\n  wire _0689_;\n  wire _0690_;\n  wire _0691_;\n  wire _0692_;\n  wire _0693_;\n  wire _0694_;\n  wire _0695_;\n  wire _0696_;\n  wire _0697_;\n  wire _0698_;\n  wire _0699_;\n  wire _0700_;\n  wire _0701_;\n  wire _0702_;\n  wire _0703_;\n  wire _0704_;\n  wire _0705_;\n  wire _0706_;\n  wire _0707_;\n  wire _0708_;\n  wire _0709_;\n  wire _0710_;\n  wire _0711_;\n  wire _0712_;\n  wire _0713_;\n  wire _0714_;\n  wire _0715_;\n  wire _0716_;\n  wire _0717_;\n  wire _0718_;\n  wire _0719_;\n  wire _0720_;\n  wire _0721_;\n  wire _0722_;\n  wire _0723_;\n  wire _0724_;\n  wire _0725_;\n  wire _0726_;\n  wire _0727_;\n  wire _0728_;\n  wire _0729_;\n  wire _0730_;\n  wire _0731_;\n  wire _0732_;\n  wire _0733_;\n  wire _0734_;\n  wire _0735_;\n  wire _0736_;\n  wire _0737_;\n  wire _0738_;\n  wire _0739_;\n  wire _0740_;\n  wire _0741_;\n  wire _0742_;\n  wire _0743_;\n  wire _0744_;\n  wire _0745_;\n  wire _0746_;\n  wire _0747_;\n  wire _0748_;\n  wire _0749_;\n  wire _0750_;\n  wire _0751_;\n  wire _0752_;\n  wire _0753_;\n  wire _0754_;\n  wire _0755_;\n  wire _0756_;\n  wire _0757_;\n  wire _0758_;\n  wire _0759_;\n  wire _0760_;\n  wire _0761_;\n  wire _0762_;\n  wire _0763_;\n  wire _0764_;\n  wire _0765_;\n  wire _0766_;\n  wire _0767_;\n  wire _0768_;\n  wire _0769_;\n  wire _0770_;\n  wire _0771_;\n  wire _0772_;\n  wire _0773_;\n  wire _0774_;\n  wire _0775_;\n  wire _0776_;\n  wire _0777_;\n  wire _0778_;\n  wire _0779_;\n  wire _0780_;\n  wire _0781_;\n  wire _0782_;\n  wire _0783_;\n  wire _0784_;\n  wire _0785_;\n  wire _0786_;\n  wire _0787_;\n  wire _0788_;\n  wire _0789_;\n  wire _0790_;\n  wire _0791_;\n  wire _0792_;\n  wire _0793_;\n  wire _0794_;\n  wire _0795_;\n  wire _0796_;\n  wire _0797_;\n  wire _0798_;\n  wire _0799_;\n  wire _0800_;\n  wire _0801_;\n  wire _0802_;\n  wire _0803_;\n  wire _0804_;\n  wire _0805_;\n  wire _0806_;\n  wire _0807_;\n  wire _0808_;\n  wire _0809_;\n  wire _0810_;\n  wire _0811_;\n  wire _0812_;\n  wire _0813_;\n  wire _0814_;\n  wire _0815_;\n  wire _0816_;\n  wire _0817_;\n  wire _0818_;\n  wire _0819_;\n  wire _0820_;\n  wire _0821_;\n  wire _0822_;\n  wire _0823_;\n  wire _0824_;\n  wire _0825_;\n  wire _0826_;\n  wire _0827_;\n  wire _0828_;\n  wire _0829_;\n  wire _0830_;\n  wire _0831_;\n  wire _0832_;\n  wire _0833_;\n  wire _0834_;\n  wire _0835_;\n  wire _0836_;\n  wire _0837_;\n  wire _0838_;\n  wire _0839_;\n  wire _0840_;\n  wire _0841_;\n  wire _0842_;\n  wire _0843_;\n  wire _0844_;\n  wire _0845_;\n  wire _0846_;\n  wire _0847_;\n  wire _0848_;\n  wire _0849_;\n  wire _0850_;\n  wire _0851_;\n  wire _0852_;\n  wire _0853_;\n  wire _0854_;\n  wire _0855_;\n  wire _0856_;\n  wire _0857_;\n  wire _0858_;\n  wire _0859_;\n  wire _0860_;\n  wire _0861_;\n  wire _0862_;\n  wire _0863_;\n  wire _0864_;\n  wire _0865_;\n  wire _0866_;\n  wire _0867_;\n  wire _0868_;\n  wire _0869_;\n  wire _0870_;\n  wire _0871_;\n  wire _0872_;\n  wire _0873_;\n  wire _0874_;\n  wire _0875_;\n  wire _0876_;\n  wire _0877_;\n  wire _0878_;\n  wire _0879_;\n  wire _0880_;\n  wire _0881_;\n  wire _0882_;\n  wire _0883_;\n  wire _0884_;\n  wire _0885_;\n  wire _0886_;\n  wire _0887_;\n  wire _0888_;\n  wire _0889_;\n  wire _0890_;\n  wire _0891_;\n  wire _0892_;\n  wire _0893_;\n  wire _0894_;\n  wire _0895_;\n  wire _0896_;\n  wire _0897_;\n  wire _0898_;\n  wire _0899_;\n  wire _0900_;\n  wire _0901_;\n  wire _0902_;\n  wire _0903_;\n  wire _0904_;\n  wire _0905_;\n  wire _0906_;\n  wire _0907_;\n  wire _0908_;\n  wire _0909_;\n  wire _0910_;\n  wire _0911_;\n  wire _0912_;\n  wire _0913_;\n  wire _0914_;\n  wire _0915_;\n  wire _0916_;\n  wire _0917_;\n  wire _0918_;\n  wire _0919_;\n  wire _0920_;\n  wire _0921_;\n  wire _0922_;\n  wire _0923_;\n  wire _0924_;\n  wire _0925_;\n  wire _0926_;\n  wire _0927_;\n  wire _0928_;\n  wire _0929_;\n  wire _0930_;\n  wire _0931_;\n  wire _0932_;\n  wire _0933_;\n  wire _0934_;\n  wire _0935_;\n  wire _0936_;\n  wire _0937_;\n  wire _0938_;\n  wire _0939_;\n  wire _0940_;\n  wire _0941_;\n  wire _0942_;\n  wire _0943_;\n  wire _0944_;\n  wire _0945_;\n  wire _0946_;\n  wire _0947_;\n  wire _0948_;\n  wire _0949_;\n  wire _0950_;\n  wire _0951_;\n  wire _0952_;\n  wire _0953_;\n  wire _0954_;\n  wire _0955_;\n  wire _0956_;\n  wire _0957_;\n  wire _0958_;\n  wire _0959_;\n  wire _0960_;\n  wire _0961_;\n  wire _0962_;\n  wire _0963_;\n  wire _0964_;\n  wire _0965_;\n  wire _0966_;\n  wire _0967_;\n  wire _0968_;\n  wire _0969_;\n  wire _0970_;\n  wire _0971_;\n  wire _0972_;\n  wire _0973_;\n  wire _0974_;\n  wire _0975_;\n  wire _0976_;\n  wire _0977_;\n  wire _0978_;\n  wire _0979_;\n  wire _0980_;\n  wire _0981_;\n  wire _0982_;\n  wire _0983_;\n  wire _0984_;\n  wire _0985_;\n  wire _0986_;\n  wire _0987_;\n  wire _0988_;\n  wire _0989_;\n  wire _0990_;\n  wire _0991_;\n  wire _0992_;\n  wire _0993_;\n  wire _0994_;\n  wire _0995_;\n  wire _0996_;\n  wire _0997_;\n  wire _0998_;\n  wire _0999_;\n  wire _1000_;\n  wire _1001_;\n  wire _1002_;\n  wire _1003_;\n  wire _1004_;\n  wire _1005_;\n  wire _1006_;\n  wire _1007_;\n  wire _1008_;\n  wire _1009_;\n  wire _1010_;\n  wire _1011_;\n  wire _1012_;\n  wire _1013_;\n  wire _1014_;\n  wire _1015_;\n  wire _1016_;\n  wire _1017_;\n  wire _1018_;\n  wire _1019_;\n  wire _1020_;\n  wire _1021_;\n  wire _1022_;\n  wire _1023_;\n  wire _1024_;\n  wire _1025_;\n  wire _1026_;\n  wire _1027_;\n  wire _1028_;\n  wire _1029_;\n  wire _1030_;\n  wire _1031_;\n  wire _1032_;\n  wire _1033_;\n  wire _1034_;\n  wire _1035_;\n  wire _1036_;\n  wire _1037_;\n  wire _1038_;\n  wire _1039_;\n  wire _1040_;\n  wire _1041_;\n  wire _1042_;\n  wire _1043_;\n  wire _1044_;\n  wire _1045_;\n  wire _1046_;\n  wire _1047_;\n  wire _1048_;\n  wire _1049_;\n  wire _1050_;\n  wire _1051_;\n  wire _1052_;\n  wire _1053_;\n  wire _1054_;\n  wire _1055_;\n  wire _1056_;\n  wire _1057_;\n  wire _1058_;\n  wire _1059_;\n  wire _1060_;\n  wire _1061_;\n  wire _1062_;\n  wire _1063_;\n  wire _1064_;\n  wire _1065_;\n  wire _1066_;\n  wire _1067_;\n  wire _1068_;\n  wire _1069_;\n  wire _1070_;\n  wire _1071_;\n  wire _1072_;\n  wire _1073_;\n  wire _1074_;\n  wire _1075_;\n  wire _1076_;\n  wire _1077_;\n  wire _1078_;\n  wire _1079_;\n  wire _1080_;\n  wire _1081_;\n  wire _1082_;\n  wire _1083_;\n  wire _1084_;\n  wire _1085_;\n  wire _1086_;\n  wire _1087_;\n  wire _1088_;\n  wire _1089_;\n  wire _1090_;\n  wire _1091_;\n  wire _1092_;\n  wire _1093_;\n  wire _1094_;\n  wire _1095_;\n  wire _1096_;\n  wire _1097_;\n  wire _1098_;\n  wire _1099_;\n  wire _1100_;\n  wire _1101_;\n  wire _1102_;\n  wire _1103_;\n  wire _1104_;\n  wire _1105_;\n  wire _1106_;\n  wire _1107_;\n  wire _1108_;\n  wire _1109_;\n  wire _1110_;\n  wire _1111_;\n  wire _1112_;\n  wire _1113_;\n  wire _1114_;\n  wire _1115_;\n  wire _1116_;\n  wire _1117_;\n  wire _1118_;\n  wire _1119_;\n  wire _1120_;\n  wire _1121_;\n  wire _1122_;\n  wire _1123_;\n  wire _1124_;\n  wire _1125_;\n  wire _1126_;\n  wire _1127_;\n  wire _1128_;\n  wire _1129_;\n  wire _1130_;\n  wire _1131_;\n  wire _1132_;\n  wire _1133_;\n  wire _1134_;\n  wire _1135_;\n  wire _1136_;\n  wire _1137_;\n  wire _1138_;\n  wire _1139_;\n  wire _1140_;\n  wire _1141_;\n  wire _1142_;\n  wire _1143_;\n  wire _1144_;\n  wire _1145_;\n  wire _1146_;\n  wire _1147_;\n  wire _1148_;\n  wire _1149_;\n  wire _1150_;\n  wire _1151_;\n  wire _1152_;\n  wire _1153_;\n  wire _1154_;\n  wire _1155_;\n  wire _1156_;\n  wire _1157_;\n  wire _1158_;\n  wire _1159_;\n  wire _1160_;\n  wire _1161_;\n  wire _1162_;\n  wire _1163_;\n  wire _1164_;\n  wire _1165_;\n  wire _1166_;\n  wire _1167_;\n  wire _1168_;\n  wire _1169_;\n  wire _1170_;\n  wire _1171_;\n  wire _1172_;\n  wire _1173_;\n  wire _1174_;\n  wire _1175_;\n  wire _1176_;\n  wire _1177_;\n  wire _1178_;\n  wire _1179_;\n  wire _1180_;\n  wire _1181_;\n  wire _1182_;\n  wire _1183_;\n  wire _1184_;\n  wire _1185_;\n  wire _1186_;\n  wire _1187_;\n  wire _1188_;\n  wire _1189_;\n  wire _1190_;\n  wire _1191_;\n  wire _1192_;\n  wire _1193_;\n  wire _1194_;\n  wire _1195_;\n  wire _1196_;\n  wire _1197_;\n  wire _1198_;\n  wire _1199_;\n  wire _1200_;\n  wire _1201_;\n  wire _1202_;\n  wire _1203_;\n  wire _1204_;\n  wire _1205_;\n  wire _1206_;\n  wire _1207_;\n  wire _1208_;\n  wire _1209_;\n  wire _1210_;\n  wire _1211_;\n  wire _1212_;\n  wire _1213_;\n  wire _1214_;\n  wire _1215_;\n  wire _1216_;\n  wire _1217_;\n  wire _1218_;\n  wire _1219_;\n  wire _1220_;\n  wire _1221_;\n  wire _1222_;\n  wire _1223_;\n  wire _1224_;\n  wire _1225_;\n  wire _1226_;\n  wire _1227_;\n  wire _1228_;\n  wire _1229_;\n  wire _1230_;\n  wire _1231_;\n  wire _1232_;\n  wire _1233_;\n  wire _1234_;\n  wire _1235_;\n  wire _1236_;\n  wire _1237_;\n  wire _1238_;\n  wire _1239_;\n  wire _1240_;\n  wire _1241_;\n  wire _1242_;\n  wire _1243_;\n  wire _1244_;\n  wire _1245_;\n  wire _1246_;\n  wire _1247_;\n  wire _1248_;\n  wire _1249_;\n  wire _1250_;\n  wire _1251_;\n  wire _1252_;\n  wire _1253_;\n  wire _1254_;\n  wire _1255_;\n  wire _1256_;\n  wire _1257_;\n  wire _1258_;\n  wire _1259_;\n  wire _1260_;\n  wire _1261_;\n  wire _1262_;\n  wire _1263_;\n  wire _1264_;\n  wire _1265_;\n  wire _1266_;\n  wire _1267_;\n  wire _1268_;\n  wire _1269_;\n  wire _1270_;\n  wire _1271_;\n  wire _1272_;\n  wire _1273_;\n  wire _1274_;\n  wire _1275_;\n  wire _1276_;\n  wire _1277_;\n  wire _1278_;\n  wire _1279_;\n  wire _1280_;\n  wire _1281_;\n  wire _1282_;\n  wire _1283_;\n  wire _1284_;\n  wire _1285_;\n  wire _1286_;\n  wire _1287_;\n  wire _1288_;\n  wire _1289_;\n  wire _1290_;\n  wire _1291_;\n  wire _1292_;\n  wire _1293_;\n  wire _1294_;\n  wire _1295_;\n  wire _1296_;\n  wire _1297_;\n  wire _1298_;\n  wire _1299_;\n  wire _1300_;\n  wire _1301_;\n  wire _1302_;\n  wire _1303_;\n  wire _1304_;\n  wire _1305_;\n  wire _1306_;\n  wire _1307_;\n  wire _1308_;\n  wire _1309_;\n  wire _1310_;\n  wire _1311_;\n  wire _1312_;\n  wire _1313_;\n  wire _1314_;\n  wire _1315_;\n  wire _1316_;\n  wire _1317_;\n  wire _1318_;\n  wire _1319_;\n  wire _1320_;\n  wire _1321_;\n  wire _1322_;\n  wire _1323_;\n  wire _1324_;\n  wire _1325_;\n  wire _1326_;\n  wire _1327_;\n  wire _1328_;\n  wire _1329_;\n  wire _1330_;\n  wire _1331_;\n  wire _1332_;\n  wire _1333_;\n  wire _1334_;\n  wire _1335_;\n  wire _1336_;\n  wire _1337_;\n  wire _1338_;\n  wire _1339_;\n  wire _1340_;\n  wire _1341_;\n  wire _1342_;\n  wire _1343_;\n  wire _1344_;\n  wire _1345_;\n  wire _1346_;\n  wire _1347_;\n  wire _1348_;\n  wire _1349_;\n  wire _1350_;\n  wire _1351_;\n  wire _1352_;\n  wire _1353_;\n  wire _1354_;\n  wire _1355_;\n  wire _1356_;\n  wire _1357_;\n  wire _1358_;\n  wire _1359_;\n  wire _1360_;\n  wire _1361_;\n  wire _1362_;\n  wire _1363_;\n  wire _1364_;\n  wire _1365_;\n  wire _1366_;\n  wire _1367_;\n  wire _1368_;\n  wire _1369_;\n  wire _1370_;\n  wire _1371_;\n  wire _1372_;\n  wire _1373_;\n  wire _1374_;\n  wire _1375_;\n  wire _1376_;\n  wire _1377_;\n  wire _1378_;\n  wire _1379_;\n  wire _1380_;\n  wire _1381_;\n  wire _1382_;\n  wire _1383_;\n  wire _1384_;\n  wire _1385_;\n  wire _1386_;\n  wire _1387_;\n  wire _1388_;\n  wire _1389_;\n  wire _1390_;\n  wire _1391_;\n  wire _1392_;\n  wire _1393_;\n  wire _1394_;\n  wire _1395_;\n  wire _1396_;\n  wire _1397_;\n  wire _1398_;\n  wire _1399_;\n  wire _1400_;\n  wire _1401_;\n  wire _1402_;\n  wire _1403_;\n  wire _1404_;\n  wire _1405_;\n  wire _1406_;\n  wire _1407_;\n  wire _1408_;\n  wire _1409_;\n  wire _1410_;\n  wire _1411_;\n  wire _1412_;\n  wire _1413_;\n  wire _1414_;\n  wire _1415_;\n  wire _1416_;\n  wire _1417_;\n  wire _1418_;\n  wire _1419_;\n  wire _1420_;\n  wire _1421_;\n  wire _1422_;\n  wire _1423_;\n  wire _1424_;\n  wire _1425_;\n  wire _1426_;\n  wire _1427_;\n  wire _1428_;\n  wire _1429_;\n  wire _1430_;\n  wire _1431_;\n  wire _1432_;\n  wire _1433_;\n  wire _1434_;\n  wire _1435_;\n  wire _1436_;\n  wire _1437_;\n  wire _1438_;\n  wire _1439_;\n  wire _1440_;\n  wire _1441_;\n  wire _1442_;\n  wire _1443_;\n  wire _1444_;\n  wire _1445_;\n  wire _1446_;\n  wire _1447_;\n  wire _1448_;\n  wire _1449_;\n  wire _1450_;\n  wire _1451_;\n  wire _1452_;\n  wire _1453_;\n  wire _1454_;\n  wire _1455_;\n  wire _1456_;\n  wire _1457_;\n  wire _1458_;\n  wire _1459_;\n  wire _1460_;\n  wire _1461_;\n  wire _1462_;\n  wire _1463_;\n  wire _1464_;\n  wire _1465_;\n  wire _1466_;\n  wire _1467_;\n  wire _1468_;\n  wire _1469_;\n  wire _1470_;\n  wire _1471_;\n  wire _1472_;\n  wire _1473_;\n  wire _1474_;\n  wire _1475_;\n  wire _1476_;\n  wire _1477_;\n  wire _1478_;\n  wire _1479_;\n  wire _1480_;\n  wire _1481_;\n  wire _1482_;\n  wire _1483_;\n  wire _1484_;\n  wire _1485_;\n  wire _1486_;\n  wire _1487_;\n  wire _1488_;\n  wire _1489_;\n  wire _1490_;\n  wire _1491_;\n  wire _1492_;\n  wire _1493_;\n  wire _1494_;\n  wire _1495_;\n  wire _1496_;\n  wire _1497_;\n  wire _1498_;\n  wire _1499_;\n  wire _1500_;\n  wire _1501_;\n  wire _1502_;\n  wire _1503_;\n  wire _1504_;\n  wire _1505_;\n  wire _1506_;\n  wire _1507_;\n  wire _1508_;\n  wire _1509_;\n  wire _1510_;\n  wire _1511_;\n  wire _1512_;\n  wire _1513_;\n  wire _1514_;\n  wire _1515_;\n  wire _1516_;\n  wire _1517_;\n  wire _1518_;\n  wire _1519_;\n  wire _1520_;\n  wire _1521_;\n  wire _1522_;\n  wire _1523_;\n  wire _1524_;\n  wire _1525_;\n  wire _1526_;\n  wire _1527_;\n  wire _1528_;\n  wire _1529_;\n  wire _1530_;\n  wire _1531_;\n  wire _1532_;\n  wire _1533_;\n  wire _1534_;\n  wire _1535_;\n  wire _1536_;\n  wire _1537_;\n  wire _1538_;\n  wire _1539_;\n  wire _1540_;\n  wire _1541_;\n  wire _1542_;\n  wire _1543_;\n  wire _1544_;\n  wire _1545_;\n  wire _1546_;\n  wire _1547_;\n  wire _1548_;\n  wire _1549_;\n  wire _1550_;\n  wire _1551_;\n  wire _1552_;\n  wire _1553_;\n  wire _1554_;\n  wire _1555_;\n  wire _1556_;\n  wire _1557_;\n  wire _1558_;\n  wire _1559_;\n  wire _1560_;\n  wire _1561_;\n  wire _1562_;\n  wire _1563_;\n  wire _1564_;\n  wire _1565_;\n  wire _1566_;\n  (* force_downto = 32'd1 *)\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:557.27-557.49|/var/home/arades/vrev/verai/.venv/lib64/python3.13/site-packages/pyosys/share/techmap.v:270.23-270.24\" *)\n  wire [31:0] _1567_;\n  (* force_downto = 32'd1 *)\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:557.27-557.49|/var/home/arades/vrev/verai/.venv/lib64/python3.13/site-packages/pyosys/share/techmap.v:270.26-270.27\" *)\n  wire [31:0] _1568_;\n  (* force_downto = 32'd1 *)\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:0.0-0.0|../riscv/core/riscv/riscv_csr_regfile.v:434.9-464.16|/var/home/arades/vrev/verai/.venv/lib64/python3.13/site-packages/pyosys/share/techmap.v:576.21-576.22\" *)\n  (* unused_bits = \"7 11\" *)\n  wire [31:0] _1569_;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:582.12-582.20\" *)\n  wire branch_r;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:583.12-583.27\" *)\n  wire [31:0] branch_target_r;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:53.22-53.27\" *)\n  input clk_i;\n  wire clk_i;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:59.22-59.30\" *)\n  input [31:0] cpu_id_i;\n  wire [31:0] cpu_id_i;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:75.22-75.34\" *)\n  output csr_branch_o;\n  wire csr_branch_o;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:97.13-97.25\" *)\n  wire [31:0] csr_mcause_q;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:225.13-225.25\" *)\n  wire [31:0] csr_mcause_r;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:104.13-104.27\" *)\n  reg [31:0] csr_mcycle_h_q;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:103.13-103.25\" *)\n  reg [31:0] csr_mcycle_q;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:232.13-232.25\" *)\n  wire [31:0] csr_mcycle_r;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:96.13-96.23\" *)\n  reg [31:0] csr_mepc_q;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:224.13-224.23\" *)\n  wire [31:0] csr_mepc_r;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:110.13-110.26\" *)\n  wire [31:0] csr_mideleg_q;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:101.13-101.22\" *)\n  wire [31:0] csr_mie_q;\n  wire [11:0] csr_mip_next_q;\n  (* unused_bits = \"7 11\" *)\n  wire [11:0] csr_mip_next_r;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:100.13-100.22\" *)\n  reg [31:0] csr_mip_q;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:229.13-229.22\" *)\n  (* unused_bits = \"0 1 2 3 4 5 6 8 9 10 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31\" *)\n  wire [31:0] csr_mip_r;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:162.5-162.18\" *)\n  reg csr_mip_upd_q;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:102.13-102.24\" *)\n  wire [1:0] csr_mpriv_q;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:105.13-105.27\" *)\n  reg [31:0] csr_mscratch_q;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:108.13-108.27\" *)\n  reg csr_mtime_ie_q;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:235.13-235.27\" *)\n  wire csr_mtime_ie_r;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:107.13-107.27\" *)\n  reg [31:0] csr_mtimecmp_q;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:106.13-106.24\" *)\n  reg [31:0] csr_mtval_q;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:226.13-226.24\" *)\n  wire [31:0] csr_mtval_r;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:99.13-99.24\" *)\n  reg [31:0] csr_mtvec_q;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:68.22-68.33\" *)\n  input [11:0] csr_raddr_i;\n  wire [11:0] csr_raddr_i;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:69.22-69.33\" *)\n  output [31:0] csr_rdata_o;\n  wire [31:0] csr_rdata_o;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:67.22-67.31\" *)\n  input csr_ren_i;\n  wire csr_ren_i;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:117.13-117.23\" *)\n  wire [31:0] csr_satp_q;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:113.13-113.23\" *)\n  wire [31:0] csr_sepc_q;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:98.13-98.21\" *)\n  reg [31:0] csr_sr_q;\n  wire [12:0] csr_sr_r;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:114.13-114.24\" *)\n  wire [31:0] csr_stvec_q;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:76.22-76.34\" *)\n  output [31:0] csr_target_o;\n  wire [31:0] csr_target_o;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:72.22-72.33\" *)\n  input [11:0] csr_waddr_i;\n  wire [11:0] csr_waddr_i;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:73.22-73.33\" *)\n  input [31:0] csr_wdata_i;\n  wire [31:0] csr_wdata_i;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:64.22-64.38\" *)\n  input [31:0] exception_addr_i;\n  wire [31:0] exception_addr_i;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:62.22-62.33\" *)\n  input [5:0] exception_i;\n  wire [5:0] exception_i;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:63.22-63.36\" *)\n  input [31:0] exception_pc_i;\n  wire [31:0] exception_pc_i;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:251.6-251.19\" *)\n  wire exception_s_w;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:56.22-56.32\" *)\n  input ext_intr_i;\n  wire ext_intr_i;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:84.22-84.33\" *)\n  output [31:0] interrupt_o;\n  wire [31:0] interrupt_o;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:124.12-124.24\" *)\n  wire [31:0] irq_masked_r;\n  (* fsm_encoding = \"auto\" *)\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:152.11-152.21\" *)\n  wire [1:0] irq_priv_q;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:125.12-125.22\" *)\n  wire [1:0] irq_priv_r;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:60.22-60.28\" *)\n  input [31:0] misa_i;\n  wire [31:0] misa_i;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:79.22-79.28\" *)\n  output [1:0] priv_o;\n  wire [1:0] priv_o;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:177.12-177.19\" *)\n  wire [31:0] rdata_r;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:54.22-54.27\" *)\n  input rst_i;\n  wire rst_i;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:81.22-81.28\" *)\n  output [31:0] satp_o;\n  wire [31:0] satp_o;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:80.22-80.30\" *)\n  output [31:0] status_o;\n  wire [31:0] status_o;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:57.22-57.34\" *)\n  input timer_intr_i;\n  wire timer_intr_i;\n  assign _1295_ = _1294_ | _1293_;\n  assign _1296_ = _1286_ & ~(_1295_);\n  assign csr_rdata_o[31] = _0675_ & ~(_1296_);\n  assign _1567_[0] = ~csr_mcycle_h_q[0];\n  assign _1297_ = _0100_ | _1404_;\n  assign _1298_ = _1297_ | ~(_1403_);\n  assign csr_branch_o = _1298_ | _0097_;\n  assign _1299_ = csr_mip_q[7] & ~(_1429_);\n  assign _1300_ = csr_wdata_i[7] & ~(_1426_);\n  assign _1301_ = _1300_ | _1299_;\n  assign _1302_ = _1430_ ? _1301_ : csr_mip_q[7];\n  assign _1303_ = _1404_ ? csr_mip_q[7] : _1302_;\n  assign _1304_ = _1403_ ? _1303_ : csr_mip_q[7];\n  assign _1305_ = _1417_ ? csr_mip_q[7] : _1304_;\n  assign csr_mip_r[7] = _1305_ | _0094_;\n  assign _1306_ = csr_mip_q[11] & ~(_1429_);\n  assign _1307_ = csr_wdata_i[11] & ~(_1426_);\n  assign _1308_ = _1307_ | _1306_;\n  assign _1309_ = _1430_ ? _1308_ : csr_mip_q[11];\n  assign _1310_ = _1404_ ? csr_mip_q[11] : _1309_;\n  assign _1311_ = _1403_ ? _1310_ : csr_mip_q[11];\n  assign _1312_ = _1417_ ? csr_mip_q[11] : _1311_;\n  assign csr_mip_r[11] = _1312_ | ~(_0096_);\n  assign _1313_ = _1404_ | _0382_;\n  assign csr_sr_r[5] = ~(_1313_ & _1403_);\n  assign csr_mcycle_r[1] = csr_mcycle_q[1] ^ csr_mcycle_q[0];\n  assign csr_mcycle_r[2] = ~(_1522_ ^ csr_mcycle_q[2]);\n  assign _1314_ = csr_mcycle_q[2] & ~(_1522_);\n  assign csr_mcycle_r[3] = _1314_ ^ csr_mcycle_q[3];\n  assign csr_mcycle_r[4] = ~(_1524_ ^ csr_mcycle_q[4]);\n  assign _1315_ = csr_mcycle_q[4] & ~(_1524_);\n  assign csr_mcycle_r[5] = _1315_ ^ csr_mcycle_q[5];\n  assign _1316_ = ~(_1525_ | _1524_);\n  assign csr_mcycle_r[6] = _1316_ ^ csr_mcycle_q[6];\n  assign _1317_ = _1316_ & csr_mcycle_q[6];\n  assign csr_mcycle_r[7] = _1317_ ^ csr_mcycle_q[7];\n  assign csr_mcycle_r[8] = ~(_1528_ ^ csr_mcycle_q[8]);\n  assign _1318_ = csr_mcycle_q[8] & ~(_1528_);\n  assign csr_mcycle_r[9] = _1318_ ^ csr_mcycle_q[9];\n  assign _1319_ = ~(_1529_ | _1528_);\n  assign csr_mcycle_r[10] = _1319_ ^ csr_mcycle_q[10];\n  assign _1320_ = _1319_ & csr_mcycle_q[10];\n  assign csr_mcycle_r[11] = _1320_ ^ csr_mcycle_q[11];\n  assign _1321_ = _1531_ | _1528_;\n  assign csr_mcycle_r[12] = ~(_1321_ ^ csr_mcycle_q[12]);\n  assign _1322_ = csr_mcycle_q[12] & ~(_1321_);\n  assign csr_mcycle_r[13] = _1322_ ^ csr_mcycle_q[13];\n  assign _1323_ = ~(_1321_ | _1532_);\n  assign csr_mcycle_r[14] = _1323_ ^ csr_mcycle_q[14];\n  assign _1324_ = _1323_ & csr_mcycle_q[14];\n  assign csr_mcycle_r[15] = _1324_ ^ csr_mcycle_q[15];\n  assign csr_mcycle_r[16] = ~(_1536_ ^ csr_mcycle_q[16]);\n  assign _1325_ = csr_mcycle_q[16] & ~(_1536_);\n  assign csr_mcycle_r[17] = _1325_ ^ csr_mcycle_q[17];\n  assign _1326_ = ~(_1537_ | _1536_);\n  assign csr_mcycle_r[18] = _1326_ ^ csr_mcycle_q[18];\n  assign _1327_ = _1326_ & csr_mcycle_q[18];\n  assign csr_mcycle_r[19] = _1327_ ^ csr_mcycle_q[19];\n  assign _1328_ = _1539_ | _1536_;\n  assign csr_mcycle_r[20] = ~(_1328_ ^ csr_mcycle_q[20]);\n  assign _1329_ = csr_mcycle_q[20] & ~(_1328_);\n  assign csr_mcycle_r[21] = _1329_ ^ csr_mcycle_q[21];\n  assign _1330_ = _1328_ | _1540_;\n  assign csr_mcycle_r[22] = ~(_1330_ ^ csr_mcycle_q[22]);\n  assign _1331_ = csr_mcycle_q[22] & ~(_1330_);\n  assign csr_mcycle_r[23] = _1331_ ^ csr_mcycle_q[23];\n  assign _1332_ = _1543_ | _1536_;\n  assign csr_mcycle_r[24] = ~(_1332_ ^ csr_mcycle_q[24]);\n  assign _1333_ = csr_mcycle_q[24] & ~(_1332_);\n  assign csr_mcycle_r[25] = _1333_ ^ csr_mcycle_q[25];\n  assign _1334_ = _1332_ | ~(_1544_);\n  assign csr_mcycle_r[26] = ~(_1334_ ^ csr_mcycle_q[26]);\n  assign _1335_ = csr_mcycle_q[26] & ~(_1334_);\n  assign csr_mcycle_r[27] = _1335_ ^ csr_mcycle_q[27];\n  assign _1336_ = _1332_ | _1546_;\n  assign csr_mcycle_r[28] = ~(_1336_ ^ csr_mcycle_q[28]);\n  assign _1337_ = csr_mcycle_q[28] & ~(_1336_);\n  assign csr_mcycle_r[29] = _1337_ ^ csr_mcycle_q[29];\n  assign _1338_ = _1336_ | ~(_1547_);\n  assign csr_mcycle_r[30] = ~(_1338_ ^ csr_mcycle_q[30]);\n  assign _1339_ = csr_mcycle_q[30] & ~(_1338_);\n  assign csr_mcycle_r[31] = _1339_ ^ csr_mcycle_q[31];\n  assign _1568_[1] = csr_mcycle_h_q[1] ^ csr_mcycle_h_q[0];\n  assign _1340_ = csr_mcycle_h_q[1] & csr_mcycle_h_q[0];\n  assign _1568_[2] = _1340_ ^ csr_mcycle_h_q[2];\n  assign _1341_ = _1340_ & csr_mcycle_h_q[2];\n  assign _1568_[3] = _1341_ ^ csr_mcycle_h_q[3];\n  assign _1342_ = ~(csr_mcycle_h_q[3] & csr_mcycle_h_q[2]);\n  assign _1343_ = _1340_ & ~(_1342_);\n  assign _1568_[4] = _1343_ ^ csr_mcycle_h_q[4];\n  assign _1344_ = _1343_ & csr_mcycle_h_q[4];\n  assign _1568_[5] = _1344_ ^ csr_mcycle_h_q[5];\n  assign _1345_ = ~(csr_mcycle_h_q[5] & csr_mcycle_h_q[4]);\n  assign _1346_ = _1343_ & ~(_1345_);\n  assign _1568_[6] = _1346_ ^ csr_mcycle_h_q[6];\n  assign _1347_ = _1346_ & csr_mcycle_h_q[6];\n  assign _1568_[7] = _1347_ ^ csr_mcycle_h_q[7];\n  assign _1348_ = ~(csr_mcycle_h_q[7] & csr_mcycle_h_q[6]);\n  assign _1349_ = _1348_ | _1345_;\n  assign _1350_ = _1343_ & ~(_1349_);\n  assign _1568_[8] = _1350_ ^ csr_mcycle_h_q[8];\n  assign _1351_ = _1350_ & csr_mcycle_h_q[8];\n  assign _1568_[9] = _1351_ ^ csr_mcycle_h_q[9];\n  assign _1352_ = ~(csr_mcycle_h_q[9] & csr_mcycle_h_q[8]);\n  assign _1353_ = _1350_ & ~(_1352_);\n  assign _1568_[10] = _1353_ ^ csr_mcycle_h_q[10];\n  assign _1354_ = _1353_ & csr_mcycle_h_q[10];\n  assign _1568_[11] = _1354_ ^ csr_mcycle_h_q[11];\n  assign _1355_ = ~(csr_mcycle_h_q[11] & csr_mcycle_h_q[10]);\n  assign _1356_ = _1355_ | _1352_;\n  assign _1357_ = _1350_ & ~(_1356_);\n  assign _1568_[12] = _1357_ ^ csr_mcycle_h_q[12];\n  assign _1358_ = _1357_ & csr_mcycle_h_q[12];\n  assign _1568_[13] = _1358_ ^ csr_mcycle_h_q[13];\n  assign _1359_ = ~(csr_mcycle_h_q[13] & csr_mcycle_h_q[12]);\n  assign _1360_ = _1357_ & ~(_1359_);\n  assign _1568_[14] = _1360_ ^ csr_mcycle_h_q[14];\n  assign _1361_ = _1360_ & csr_mcycle_h_q[14];\n  assign _1568_[15] = _1361_ ^ csr_mcycle_h_q[15];\n  assign _1362_ = ~(csr_mcycle_h_q[15] & csr_mcycle_h_q[14]);\n  assign _1363_ = _1362_ | _1359_;\n  assign _1364_ = _1363_ | _1356_;\n  assign _1365_ = _1350_ & ~(_1364_);\n  assign _1568_[16] = _1365_ ^ csr_mcycle_h_q[16];\n  assign _1366_ = _1365_ & csr_mcycle_h_q[16];\n  assign _1568_[17] = _1366_ ^ csr_mcycle_h_q[17];\n  assign _1367_ = ~(csr_mcycle_h_q[17] & csr_mcycle_h_q[16]);\n  assign _1368_ = _1365_ & ~(_1367_);\n  assign _1568_[18] = _1368_ ^ csr_mcycle_h_q[18];\n  assign _1369_ = _1368_ & csr_mcycle_h_q[18];\n  assign _1568_[19] = _1369_ ^ csr_mcycle_h_q[19];\n  assign _1370_ = ~(csr_mcycle_h_q[19] & csr_mcycle_h_q[18]);\n  assign _1371_ = _1370_ | _1367_;\n  assign _1372_ = _1371_ | ~(_1365_);\n  assign _1568_[20] = ~(_1372_ ^ csr_mcycle_h_q[20]);\n  assign _1373_ = csr_mcycle_h_q[20] & ~(_1372_);\n  assign _1568_[21] = _1373_ ^ csr_mcycle_h_q[21];\n  assign _1374_ = ~(csr_mcycle_h_q[21] & csr_mcycle_h_q[20]);\n  assign _1375_ = _1374_ | _1372_;\n  assign _1568_[22] = ~(_1375_ ^ csr_mcycle_h_q[22]);\n  assign _1376_ = csr_mcycle_h_q[22] & ~(_1375_);\n  assign _1568_[23] = _1376_ ^ csr_mcycle_h_q[23];\n  assign _1377_ = ~(csr_mcycle_h_q[23] & csr_mcycle_h_q[22]);\n  assign _1378_ = _1377_ | _1374_;\n  assign _1379_ = _1378_ | _1371_;\n  assign _1380_ = _1365_ & ~(_1379_);\n  assign _1568_[24] = _1380_ ^ csr_mcycle_h_q[24];\n  assign _1381_ = _1380_ & csr_mcycle_h_q[24];\n  assign _1568_[25] = _1381_ ^ csr_mcycle_h_q[25];\n  assign _1382_ = ~(csr_mcycle_h_q[25] & csr_mcycle_h_q[24]);\n  assign _1383_ = _1382_ | ~(_1380_);\n  assign _1568_[26] = ~(_1383_ ^ csr_mcycle_h_q[26]);\n  assign _1384_ = csr_mcycle_h_q[26] & ~(_1383_);\n  assign _1568_[27] = _1384_ ^ csr_mcycle_h_q[27];\n  assign _1385_ = ~(csr_mcycle_h_q[27] & csr_mcycle_h_q[26]);\n  assign _1386_ = _1385_ | _1382_;\n  assign _1387_ = _1380_ & ~(_1386_);\n  assign _1568_[28] = _1387_ ^ csr_mcycle_h_q[28];\n  assign _1388_ = _1387_ & csr_mcycle_h_q[28];\n  assign _1568_[29] = _1388_ ^ csr_mcycle_h_q[29];\n  assign _1389_ = csr_mcycle_h_q[29] & csr_mcycle_h_q[28];\n  assign _1390_ = ~(_1389_ & _1387_);\n  assign _1568_[30] = ~(_1390_ ^ csr_mcycle_h_q[30]);\n  assign _1391_ = csr_mcycle_h_q[30] & ~(_1390_);\n  assign _1568_[31] = _1391_ ^ csr_mcycle_h_q[31];\n  assign csr_mcycle_r[0] = ~csr_mcycle_q[0];\n  assign _1392_ = exception_i[0] | exception_i[1];\n  assign _1393_ = exception_i[3] | exception_i[2];\n  assign _1394_ = ~(_1393_ | _1392_);\n  assign _1395_ = ~(exception_i[4] & exception_i[5]);\n  assign _1396_ = exception_i[4] & exception_i[5];\n  assign _1397_ = ~(exception_i[0] & exception_i[1]);\n  assign _1398_ = _1397_ | _1393_;\n  assign _1399_ = _1398_ & ~(_1393_);\n  assign _1400_ = _1396_ & ~(_1399_);\n  assign _1401_ = _1396_ & ~(_1398_);\n  assign _1402_ = _1400_ & ~(_1401_);\n  assign _1403_ = _1402_ | _1395_;\n  assign _1404_ = exception_i[4] & ~(exception_i[5]);\n  assign _1405_ = _1403_ & ~(_1404_);\n  assign _1406_ = csr_waddr_i[1] | csr_waddr_i[0];\n  assign _1407_ = csr_waddr_i[3] | csr_waddr_i[2];\n  assign _1408_ = _1407_ | _1406_;\n  assign _1409_ = csr_waddr_i[5] | csr_waddr_i[4];\n  assign _1410_ = ~(csr_waddr_i[7] & csr_waddr_i[6]);\n  assign _1411_ = _1410_ | _1409_;\n  assign _1412_ = ~(_1411_ | _1408_);\n  assign _1413_ = ~(csr_waddr_i[8] & csr_waddr_i[9]);\n  assign _1414_ = csr_waddr_i[11] | ~(csr_waddr_i[10]);\n  assign _1415_ = _1414_ | _1413_;\n  assign _1416_ = _1412_ & ~(_1415_);\n  assign _1417_ = exception_i[5] & ~(exception_i[4]);\n  assign _1418_ = _1417_ | ~(_1416_);\n  assign _0006_ = _1405_ & ~(_1418_);\n  assign _1419_ = csr_waddr_i[3] | ~(csr_waddr_i[2]);\n  assign _1420_ = _1419_ | _1406_;\n  assign _1421_ = csr_waddr_i[7] | ~(csr_waddr_i[6]);\n  assign _1422_ = _1421_ | _1409_;\n  assign _1423_ = _1422_ | _1420_;\n  assign _1424_ = csr_waddr_i[11] | csr_waddr_i[10];\n  assign _1425_ = ~(_1424_ | _1413_);\n  assign _1426_ = _1423_ | ~(_1425_);\n  assign _1427_ = csr_waddr_i[9] | ~(csr_waddr_i[8]);\n  assign _1428_ = _1427_ | _1424_;\n  assign _1429_ = _1428_ | _1423_;\n  assign _1430_ = ~(_1429_ & _1426_);\n  assign _1431_ = _1417_ | ~(_1430_);\n  assign _0015_ = _1405_ & ~(_1431_);\n  assign _1432_ = ~(_1417_ | _1404_);\n  assign _1433_ = ~(csr_waddr_i[1] & csr_waddr_i[0]);\n  assign _1434_ = _1433_ | _1407_;\n  assign _1435_ = _1434_ | _1422_;\n  assign _1436_ = _1425_ & ~(_1435_);\n  assign _1437_ = _1403_ & ~(_1436_);\n  assign _1438_ = ~(_1437_ & _1432_);\n  assign _1439_ = _1417_ | _1403_;\n  assign _0007_ = _1439_ & _1438_;\n  assign _1440_ = ~(csr_mtimecmp_q[0] ^ csr_mcycle_q[0]);\n  assign _1441_ = csr_mtimecmp_q[1] ^ csr_mcycle_q[1];\n  assign _1442_ = _1440_ & ~(_1441_);\n  assign _1443_ = csr_mtimecmp_q[2] ^ csr_mcycle_q[2];\n  assign _1444_ = csr_mtimecmp_q[3] ^ csr_mcycle_q[3];\n  assign _1445_ = _1444_ | _1443_;\n  assign _1446_ = _1442_ & ~(_1445_);\n  assign _1447_ = csr_mtimecmp_q[4] ^ csr_mcycle_q[4];\n  assign _1448_ = csr_mtimecmp_q[5] ^ csr_mcycle_q[5];\n  assign _1449_ = _1448_ | _1447_;\n  assign _1450_ = csr_mtimecmp_q[6] ^ csr_mcycle_q[6];\n  assign _1451_ = csr_mtimecmp_q[7] ^ csr_mcycle_q[7];\n  assign _1452_ = _1451_ | _1450_;\n  assign _1453_ = _1452_ | _1449_;\n  assign _1454_ = _1446_ & ~(_1453_);\n  assign _1455_ = csr_mtimecmp_q[8] ^ csr_mcycle_q[8];\n  assign _1456_ = csr_mtimecmp_q[9] ^ csr_mcycle_q[9];\n  assign _1457_ = _1456_ | _1455_;\n  assign _1458_ = csr_mtimecmp_q[10] ^ csr_mcycle_q[10];\n  assign _1459_ = csr_mtimecmp_q[11] ^ csr_mcycle_q[11];\n  assign _1460_ = _1459_ | _1458_;\n  assign _1461_ = _1460_ | _1457_;\n  assign _1462_ = csr_mtimecmp_q[12] ^ csr_mcycle_q[12];\n  assign _1463_ = csr_mtimecmp_q[13] ^ csr_mcycle_q[13];\n  assign _1464_ = _1463_ | _1462_;\n  assign _1465_ = csr_mtimecmp_q[14] ^ csr_mcycle_q[14];\n  assign _1466_ = csr_mtimecmp_q[15] ^ csr_mcycle_q[15];\n  assign _1467_ = _1466_ | _1465_;\n  assign _1468_ = _1467_ | _1464_;\n  assign _1469_ = _1468_ | _1461_;\n  assign _1470_ = _1454_ & ~(_1469_);\n  assign _1471_ = csr_mtimecmp_q[16] ^ csr_mcycle_q[16];\n  assign _1472_ = csr_mtimecmp_q[17] ^ csr_mcycle_q[17];\n  assign _1473_ = _1472_ | _1471_;\n  assign _1474_ = csr_mtimecmp_q[18] ^ csr_mcycle_q[18];\n  assign _1475_ = csr_mtimecmp_q[19] ^ csr_mcycle_q[19];\n  assign _1476_ = _1475_ | _1474_;\n  assign _1477_ = _1476_ | _1473_;\n  assign _1478_ = csr_mtimecmp_q[20] ^ csr_mcycle_q[20];\n  assign _1479_ = csr_mtimecmp_q[21] ^ csr_mcycle_q[21];\n  assign _1480_ = _1479_ | _1478_;\n  assign _1481_ = csr_mtimecmp_q[22] ^ csr_mcycle_q[22];\n  assign _1482_ = csr_mtimecmp_q[23] ^ csr_mcycle_q[23];\n  assign _1483_ = _1482_ | _1481_;\n  assign _1484_ = _1483_ | _1480_;\n  assign _1485_ = _1484_ | _1477_;\n  assign _1486_ = csr_mtimecmp_q[24] ^ csr_mcycle_q[24];\n  assign _1487_ = csr_mtimecmp_q[25] ^ csr_mcycle_q[25];\n  assign _1488_ = _1487_ | _1486_;\n  assign _1489_ = csr_mtimecmp_q[26] ^ csr_mcycle_q[26];\n  assign _1490_ = csr_mtimecmp_q[27] ^ csr_mcycle_q[27];\n  assign _1491_ = _1490_ | _1489_;\n  assign _1492_ = _1491_ | _1488_;\n  assign _1493_ = csr_mtimecmp_q[28] ^ csr_mcycle_q[28];\n  assign _1494_ = csr_mtimecmp_q[29] ^ csr_mcycle_q[29];\n  assign _1495_ = _1494_ | _1493_;\n  assign _1496_ = csr_mtimecmp_q[30] ^ csr_mcycle_q[30];\n  assign _1497_ = csr_mtimecmp_q[31] ^ csr_mcycle_q[31];\n  assign _1498_ = _1497_ | _1496_;\n  assign _1499_ = _1498_ | _1495_;\n  assign _1500_ = _1499_ | _1492_;\n  assign _1501_ = _1500_ | _1485_;\n  assign _1502_ = _1470_ & ~(_1501_);\n  assign csr_mtime_ie_r = ~_1502_;\n  assign _1503_ = csr_raddr_i[1] | csr_raddr_i[0];\n  assign _1504_ = csr_raddr_i[3] | ~(csr_raddr_i[2]);\n  assign _1505_ = _1504_ | _1503_;\n  assign _1506_ = csr_raddr_i[5] | csr_raddr_i[4];\n  assign _1507_ = csr_raddr_i[7] | ~(csr_raddr_i[6]);\n  assign _1508_ = _1507_ | _1506_;\n  assign _1509_ = _1508_ | _1505_;\n  assign _1510_ = ~(csr_raddr_i[9] & csr_raddr_i[8]);\n  assign _1511_ = csr_raddr_i[11] | csr_raddr_i[10];\n  assign _1512_ = _1511_ | _1510_;\n  assign _1513_ = _1512_ | _1509_;\n  assign _1514_ = csr_ren_i & ~(_1513_);\n  assign _1515_ = csr_raddr_i[9] | ~(csr_raddr_i[8]);\n  assign _1516_ = _1515_ | _1511_;\n  assign _1517_ = _1516_ | _1509_;\n  assign _1518_ = csr_ren_i & ~(_1517_);\n  assign _0001_ = _1518_ | _1514_;\n  assign _1519_ = exception_i[4] | exception_i[5];\n  assign _1520_ = _1519_ | ~(_1394_);\n  assign _1521_ = _1520_ | _1430_;\n  assign _0004_ = _1521_ | _0001_;\n  assign _1522_ = ~(csr_mcycle_q[1] & csr_mcycle_q[0]);\n  assign _1523_ = ~(csr_mcycle_q[3] & csr_mcycle_q[2]);\n  assign _1524_ = _1523_ | _1522_;\n  assign _1525_ = ~(csr_mcycle_q[5] & csr_mcycle_q[4]);\n  assign _1526_ = ~(csr_mcycle_q[7] & csr_mcycle_q[6]);\n  assign _1527_ = _1526_ | _1525_;\n  assign _1528_ = _1527_ | _1524_;\n  assign _1529_ = ~(csr_mcycle_q[9] & csr_mcycle_q[8]);\n  assign _1530_ = ~(csr_mcycle_q[11] & csr_mcycle_q[10]);\n  assign _1531_ = _1530_ | _1529_;\n  assign _1532_ = ~(csr_mcycle_q[13] & csr_mcycle_q[12]);\n  assign _1533_ = ~(csr_mcycle_q[15] & csr_mcycle_q[14]);\n  assign _1534_ = _1533_ | _1532_;\n  assign _1535_ = _1534_ | _1531_;\n  assign _1536_ = _1535_ | _1528_;\n  assign _1537_ = ~(csr_mcycle_q[17] & csr_mcycle_q[16]);\n  assign _1538_ = ~(csr_mcycle_q[19] & csr_mcycle_q[18]);\n  assign _1539_ = _1538_ | _1537_;\n  assign _1540_ = ~(csr_mcycle_q[21] & csr_mcycle_q[20]);\n  assign _1541_ = ~(csr_mcycle_q[23] & csr_mcycle_q[22]);\n  assign _1542_ = _1541_ | _1540_;\n  assign _1543_ = _1542_ | _1539_;\n  assign _1544_ = csr_mcycle_q[25] & csr_mcycle_q[24];\n  assign _1545_ = csr_mcycle_q[27] & csr_mcycle_q[26];\n  assign _1546_ = ~(_1545_ & _1544_);\n  assign _1547_ = csr_mcycle_q[29] & csr_mcycle_q[28];\n  assign _1548_ = csr_mcycle_q[30] & csr_mcycle_q[31];\n  assign _1549_ = ~(_1548_ & _1547_);\n  assign _1550_ = _1549_ | _1546_;\n  assign _1551_ = _1550_ | _1543_;\n  assign _0019_ = _1551_ | _1536_;\n  assign _1552_ = _1422_ | _1408_;\n  assign _1553_ = _1552_ | ~(_1425_);\n  assign _1554_ = _1553_ | _1417_;\n  assign _0008_ = _1405_ & ~(_1554_);\n  assign _1555_ = csr_waddr_i[7] | csr_waddr_i[6];\n  assign _1556_ = _1555_ | _1409_;\n  assign _1557_ = _1556_ | _1420_;\n  assign _1558_ = ~(_1557_ | _1428_);\n  assign _1559_ = _1425_ & ~(_1557_);\n  assign _1560_ = ~(_1559_ | _1558_);\n  assign _1561_ = _1560_ | _1417_;\n  assign _0009_ = _1405_ & ~(_1561_);\n  assign _1562_ = _1403_ & ~(_1502_);\n  assign _1563_ = ~(_1562_ & _1432_);\n  assign _1564_ = _1563_ | _1416_;\n  assign _1565_ = ~(_1502_ | _1439_);\n  assign _1566_ = _1564_ & ~(_1565_);\n  assign _0034_ = exception_i[5] | ~(exception_i[4]);\n  assign _0020_ = _1562_ & ~(_0034_);\n  assign _0021_ = _1417_ & ~(_1502_);\n  assign _0022_ = _0021_ | _0020_;\n  assign _0005_ = _1566_ & ~(_0022_);\n  assign _0023_ = csr_waddr_i[1] | ~(csr_waddr_i[0]);\n  assign _0024_ = _0023_ | _1419_;\n  assign _0025_ = _0024_ | _1556_;\n  assign _0026_ = _0025_ | ~(_1425_);\n  assign _0027_ = _0026_ | _1417_;\n  assign _0010_ = _1405_ & ~(_0027_);\n  assign _0028_ = _1556_ | _1408_;\n  assign _0029_ = ~(_0028_ | _1428_);\n  assign _0030_ = _0029_ | ~(_1403_);\n  assign _0031_ = _1432_ & ~(_0030_);\n  assign _0032_ = _1425_ & ~(_0028_);\n  assign _0033_ = _0031_ & ~(_0032_);\n  assign _0035_ = _0034_ & ~(_0033_);\n  assign _0036_ = ~(_1439_ | _1397_);\n  assign _0037_ = _0036_ | _1417_;\n  assign _0011_ = _0035_ & ~(_0037_);\n  assign _0038_ = ~(_0032_ | _0029_);\n  assign _0039_ = _0038_ | _1417_;\n  assign _0012_ = _1405_ & ~(_0039_);\n  assign _0040_ = ~(csr_mie_q[3] & csr_mip_q[3]);\n  assign interrupt_o[3] = csr_sr_q[3] & ~(_0040_);\n  assign _0041_ = ~(csr_mie_q[7] & csr_mip_q[7]);\n  assign interrupt_o[7] = csr_sr_q[3] & ~(_0041_);\n  assign _0042_ = ~(csr_mie_q[11] & csr_mip_q[11]);\n  assign interrupt_o[11] = csr_sr_q[3] & ~(_0042_);\n  assign _0043_ = ~(interrupt_o[7] | interrupt_o[3]);\n  assign _0044_ = interrupt_o[11] | ~(_1417_);\n  assign _0045_ = _0043_ & ~(_0044_);\n  assign _0046_ = _1439_ & ~(_0045_);\n  assign _0047_ = csr_waddr_i[0] | ~(csr_waddr_i[1]);\n  assign _0048_ = _0047_ | _1407_;\n  assign _0049_ = _0048_ | _1422_;\n  assign _0050_ = _1425_ & ~(_0049_);\n  assign _0051_ = _0050_ | ~(_1403_);\n  assign _0052_ = _1432_ & ~(_0051_);\n  assign _0013_ = _0046_ & ~(_0052_);\n  assign _0053_ = _0023_ | _1407_;\n  assign _0054_ = _0053_ | _1422_;\n  assign _0055_ = _1425_ & ~(_0054_);\n  assign _0056_ = _0055_ | ~(_1403_);\n  assign _0057_ = _1432_ & ~(_0056_);\n  assign _0014_ = _1439_ & ~(_0057_);\n  assign _0016_ = _0012_ & ~(_0029_);\n  assign _0058_ = _1417_ | ~(_1403_);\n  assign _0059_ = ~_1404_;\n  assign _0060_ = ~(_0029_ & _0059_);\n  assign _0061_ = _0060_ | _0058_;\n  assign _0062_ = _1397_ & ~(_1439_);\n  assign _0063_ = _0062_ | _0033_;\n  assign _0017_ = _0061_ & ~(_0063_);\n  assign _0018_ = _0009_ & ~(_1558_);\n  assign _0064_ = ~(1'h0 & csr_mip_q[0]);\n  assign interrupt_o[0] = csr_sr_q[3] & ~(_0064_);\n  assign _0065_ = ~(csr_mie_q[1] & csr_mip_q[1]);\n  assign interrupt_o[1] = csr_sr_q[3] & ~(_0065_);\n  assign _0066_ = ~(csr_mip_q[2] & 1'h0);\n  assign interrupt_o[2] = csr_sr_q[3] & ~(_0066_);\n  assign _0067_ = ~(csr_mip_q[4] & 1'h0);\n  assign interrupt_o[4] = csr_sr_q[3] & ~(_0067_);\n  assign _0068_ = ~(csr_mie_q[5] & csr_mip_q[5]);\n  assign interrupt_o[5] = csr_sr_q[3] & ~(_0068_);\n  assign _0069_ = ~(csr_mip_q[6] & 1'h0);\n  assign interrupt_o[6] = csr_sr_q[3] & ~(_0069_);\n  assign _0070_ = ~(csr_mip_q[8] & 1'h0);\n  assign interrupt_o[8] = csr_sr_q[3] & ~(_0070_);\n  assign _0071_ = ~(csr_mie_q[9] & csr_mip_q[9]);\n  assign interrupt_o[9] = csr_sr_q[3] & ~(_0071_);\n  assign _0072_ = ~(csr_mip_q[10] & 1'h0);\n  assign interrupt_o[10] = csr_sr_q[3] & ~(_0072_);\n  assign _0073_ = ~(csr_mip_q[12] & 1'h0);\n  assign interrupt_o[12] = csr_sr_q[3] & ~(_0073_);\n  assign _0074_ = ~(csr_mip_q[13] & 1'h0);\n  assign interrupt_o[13] = csr_sr_q[3] & ~(_0074_);\n  assign _0075_ = ~(csr_mip_q[14] & 1'h0);\n  assign interrupt_o[14] = csr_sr_q[3] & ~(_0075_);\n  assign _0076_ = ~(csr_mip_q[15] & 1'h0);\n  assign interrupt_o[15] = csr_sr_q[3] & ~(_0076_);\n  assign _0077_ = ~(csr_mip_q[16] & 1'h0);\n  assign interrupt_o[16] = csr_sr_q[3] & ~(_0077_);\n  assign _0078_ = ~(csr_mip_q[17] & 1'h0);\n  assign interrupt_o[17] = csr_sr_q[3] & ~(_0078_);\n  assign _0079_ = ~(csr_mip_q[18] & 1'h0);\n  assign interrupt_o[18] = csr_sr_q[3] & ~(_0079_);\n  assign _0080_ = ~(csr_mip_q[19] & 1'h0);\n  assign interrupt_o[19] = csr_sr_q[3] & ~(_0080_);\n  assign _0081_ = ~(csr_mip_q[20] & 1'h0);\n  assign interrupt_o[20] = csr_sr_q[3] & ~(_0081_);\n  assign _0082_ = ~(csr_mip_q[21] & 1'h0);\n  assign interrupt_o[21] = csr_sr_q[3] & ~(_0082_);\n  assign _0083_ = ~(csr_mip_q[22] & 1'h0);\n  assign interrupt_o[22] = csr_sr_q[3] & ~(_0083_);\n  assign _0084_ = ~(csr_mip_q[23] & 1'h0);\n  assign interrupt_o[23] = csr_sr_q[3] & ~(_0084_);\n  assign _0085_ = ~(csr_mip_q[24] & 1'h0);\n  assign interrupt_o[24] = csr_sr_q[3] & ~(_0085_);\n  assign _0086_ = ~(csr_mip_q[25] & 1'h0);\n  assign interrupt_o[25] = csr_sr_q[3] & ~(_0086_);\n  assign _0087_ = ~(csr_mip_q[26] & 1'h0);\n  assign interrupt_o[26] = csr_sr_q[3] & ~(_0087_);\n  assign _0088_ = ~(csr_mip_q[27] & 1'h0);\n  assign interrupt_o[27] = csr_sr_q[3] & ~(_0088_);\n  assign _0089_ = ~(csr_mip_q[28] & 1'h0);\n  assign interrupt_o[28] = csr_sr_q[3] & ~(_0089_);\n  assign _0090_ = ~(csr_mip_q[29] & 1'h0);\n  assign interrupt_o[29] = csr_sr_q[3] & ~(_0090_);\n  assign _0091_ = ~(csr_mip_q[30] & 1'h0);\n  assign interrupt_o[30] = csr_sr_q[3] & ~(_0091_);\n  assign _0092_ = ~(csr_mip_q[31] & 1'h0);\n  assign interrupt_o[31] = csr_sr_q[3] & ~(_0092_);\n  assign _0093_ = timer_intr_i | csr_mip_next_q[7];\n  assign _0094_ = _1502_ ? csr_mtime_ie_q : _0093_;\n  assign _0095_ = _0001_ | csr_mip_upd_q;\n  assign _0000_[7] = _0095_ & _0094_;\n  assign _0096_ = ~(ext_intr_i | csr_mip_next_q[11]);\n  assign _0000_[11] = _0095_ & ~(_0096_);\n  assign _0097_ = _1417_ & _1394_;\n  assign _0098_ = exception_i[3] | ~(exception_i[2]);\n  assign _0099_ = _0098_ | _1392_;\n  assign _0100_ = _1396_ & ~(_0099_);\n  assign _0101_ = _0100_ & exception_pc_i[0];\n  assign _0102_ = _1404_ ? csr_mtvec_q[0] : _0101_;\n  assign _0103_ = csr_mepc_q[0] & ~(_1397_);\n  assign _0104_ = _1403_ ? _0102_ : _0103_;\n  assign csr_target_o[0] = _0097_ ? csr_mtvec_q[0] : _0104_;\n  assign _0105_ = _0100_ & exception_pc_i[1];\n  assign _0106_ = _1404_ ? csr_mtvec_q[1] : _0105_;\n  assign _0107_ = csr_mepc_q[1] & ~(_1397_);\n  assign _0108_ = _1403_ ? _0106_ : _0107_;\n  assign csr_target_o[1] = _0097_ ? csr_mtvec_q[1] : _0108_;\n  assign _0109_ = _0100_ & ~(exception_pc_i[2]);\n  assign _0110_ = _1404_ ? csr_mtvec_q[2] : _0109_;\n  assign _0111_ = csr_mepc_q[2] & ~(_1397_);\n  assign _0112_ = _1403_ ? _0110_ : _0111_;\n  assign csr_target_o[2] = _0097_ ? csr_mtvec_q[2] : _0112_;\n  assign _0113_ = ~(exception_pc_i[3] ^ exception_pc_i[2]);\n  assign _0114_ = _0100_ & ~(_0113_);\n  assign _0115_ = _1404_ ? csr_mtvec_q[3] : _0114_;\n  assign _0116_ = csr_mepc_q[3] & ~(_1397_);\n  assign _0117_ = _1403_ ? _0115_ : _0116_;\n  assign csr_target_o[3] = _0097_ ? csr_mtvec_q[3] : _0117_;\n  assign _0118_ = ~(exception_pc_i[3] & exception_pc_i[2]);\n  assign _0119_ = _0118_ ^ exception_pc_i[4];\n  assign _0120_ = _0100_ & ~(_0119_);\n  assign _0121_ = _1404_ ? csr_mtvec_q[4] : _0120_;\n  assign _0122_ = csr_mepc_q[4] & ~(_1397_);\n  assign _0123_ = _1403_ ? _0121_ : _0122_;\n  assign csr_target_o[4] = _0097_ ? csr_mtvec_q[4] : _0123_;\n  assign _0124_ = exception_pc_i[3] & exception_pc_i[2];\n  assign _0125_ = ~(_0124_ & exception_pc_i[4]);\n  assign _0126_ = _0125_ ^ exception_pc_i[5];\n  assign _0127_ = _0100_ & ~(_0126_);\n  assign _0128_ = _1404_ ? csr_mtvec_q[5] : _0127_;\n  assign _0129_ = csr_mepc_q[5] & ~(_1397_);\n  assign _0130_ = _1403_ ? _0128_ : _0129_;\n  assign csr_target_o[5] = _0097_ ? csr_mtvec_q[5] : _0130_;\n  assign _0131_ = ~(exception_pc_i[5] & exception_pc_i[4]);\n  assign _0132_ = _0131_ | _0118_;\n  assign _0133_ = _0132_ ^ exception_pc_i[6];\n  assign _0134_ = _0100_ & ~(_0133_);\n  assign _0135_ = _1404_ ? csr_mtvec_q[6] : _0134_;\n  assign _0136_ = csr_mepc_q[6] & ~(_1397_);\n  assign _0137_ = _1403_ ? _0135_ : _0136_;\n  assign csr_target_o[6] = _0097_ ? csr_mtvec_q[6] : _0137_;\n  assign _0138_ = _0124_ & ~(_0131_);\n  assign _0139_ = ~(_0138_ & exception_pc_i[6]);\n  assign _0140_ = _0139_ ^ exception_pc_i[7];\n  assign _0141_ = _0100_ & ~(_0140_);\n  assign _0142_ = _1404_ ? csr_mtvec_q[7] : _0141_;\n  assign _0143_ = csr_mepc_q[7] & ~(_1397_);\n  assign _0144_ = _1403_ ? _0142_ : _0143_;\n  assign csr_target_o[7] = _0097_ ? csr_mtvec_q[7] : _0144_;\n  assign _0145_ = ~(exception_pc_i[7] & exception_pc_i[6]);\n  assign _0146_ = _0145_ | _0132_;\n  assign _0147_ = _0146_ ^ exception_pc_i[8];\n  assign _0148_ = _0100_ & ~(_0147_);\n  assign _0149_ = _1404_ ? csr_mtvec_q[8] : _0148_;\n  assign _0150_ = csr_mepc_q[8] & ~(_1397_);\n  assign _0151_ = _1403_ ? _0149_ : _0150_;\n  assign csr_target_o[8] = _0097_ ? csr_mtvec_q[8] : _0151_;\n  assign _0152_ = _0146_ | ~(exception_pc_i[8]);\n  assign _0153_ = _0152_ ^ exception_pc_i[9];\n  assign _0154_ = _0100_ & ~(_0153_);\n  assign _0155_ = _1404_ ? csr_mtvec_q[9] : _0154_;\n  assign _0156_ = csr_mepc_q[9] & ~(_1397_);\n  assign _0157_ = _1403_ ? _0155_ : _0156_;\n  assign csr_target_o[9] = _0097_ ? csr_mtvec_q[9] : _0157_;\n  assign _0158_ = ~(exception_pc_i[9] & exception_pc_i[8]);\n  assign _0159_ = _0158_ | _0145_;\n  assign _0160_ = _0159_ | _0132_;\n  assign _0161_ = _0160_ ^ exception_pc_i[10];\n  assign _0162_ = _0100_ & ~(_0161_);\n  assign _0163_ = _1404_ ? csr_mtvec_q[10] : _0162_;\n  assign _0164_ = csr_mepc_q[10] & ~(_1397_);\n  assign _0165_ = _1403_ ? _0163_ : _0164_;\n  assign csr_target_o[10] = _0097_ ? csr_mtvec_q[10] : _0165_;\n  assign _0166_ = _0138_ & ~(_0159_);\n  assign _0167_ = ~(_0166_ & exception_pc_i[10]);\n  assign _0168_ = _0167_ ^ exception_pc_i[11];\n  assign _0169_ = _0100_ & ~(_0168_);\n  assign _0170_ = _1404_ ? csr_mtvec_q[11] : _0169_;\n  assign _0171_ = csr_mepc_q[11] & ~(_1397_);\n  assign _0172_ = _1403_ ? _0170_ : _0171_;\n  assign csr_target_o[11] = _0097_ ? csr_mtvec_q[11] : _0172_;\n  assign _0173_ = ~(exception_pc_i[11] & exception_pc_i[10]);\n  assign _0174_ = _0173_ | _0160_;\n  assign _0175_ = _0174_ ^ exception_pc_i[12];\n  assign _0176_ = _0100_ & ~(_0175_);\n  assign _0177_ = _1404_ ? csr_mtvec_q[12] : _0176_;\n  assign _0178_ = csr_mepc_q[12] & ~(_1397_);\n  assign _0179_ = _1403_ ? _0177_ : _0178_;\n  assign csr_target_o[12] = _0097_ ? csr_mtvec_q[12] : _0179_;\n  assign _0180_ = _0174_ | ~(exception_pc_i[12]);\n  assign _0181_ = _0180_ ^ exception_pc_i[13];\n  assign _0182_ = _0100_ & ~(_0181_);\n  assign _0183_ = _1404_ ? csr_mtvec_q[13] : _0182_;\n  assign _0184_ = csr_mepc_q[13] & ~(_1397_);\n  assign _0185_ = _1403_ ? _0183_ : _0184_;\n  assign csr_target_o[13] = _0097_ ? csr_mtvec_q[13] : _0185_;\n  assign _0186_ = ~(exception_pc_i[13] & exception_pc_i[12]);\n  assign _0187_ = _0186_ | _0173_;\n  assign _0188_ = _0187_ | _0160_;\n  assign _0189_ = _0188_ ^ exception_pc_i[14];\n  assign _0190_ = _0100_ & ~(_0189_);\n  assign _0191_ = _1404_ ? csr_mtvec_q[14] : _0190_;\n  assign _0192_ = csr_mepc_q[14] & ~(_1397_);\n  assign _0193_ = _1403_ ? _0191_ : _0192_;\n  assign csr_target_o[14] = _0097_ ? csr_mtvec_q[14] : _0193_;\n  assign _0194_ = _0188_ | ~(exception_pc_i[14]);\n  assign _0195_ = _0194_ ^ exception_pc_i[15];\n  assign _0196_ = _0100_ & ~(_0195_);\n  assign _0197_ = _1404_ ? csr_mtvec_q[15] : _0196_;\n  assign _0198_ = csr_mepc_q[15] & ~(_1397_);\n  assign _0199_ = _1403_ ? _0197_ : _0198_;\n  assign csr_target_o[15] = _0097_ ? csr_mtvec_q[15] : _0199_;\n  assign _0200_ = ~(exception_pc_i[15] & exception_pc_i[14]);\n  assign _0201_ = _0200_ | _0188_;\n  assign _0202_ = _0201_ ^ exception_pc_i[16];\n  assign _0203_ = _0100_ & ~(_0202_);\n  assign _0204_ = _1404_ ? csr_mtvec_q[16] : _0203_;\n  assign _0205_ = csr_mepc_q[16] & ~(_1397_);\n  assign _0206_ = _1403_ ? _0204_ : _0205_;\n  assign csr_target_o[16] = _0097_ ? csr_mtvec_q[16] : _0206_;\n  assign _0207_ = _0201_ | ~(exception_pc_i[16]);\n  assign _0208_ = _0207_ ^ exception_pc_i[17];\n  assign _0209_ = _0100_ & ~(_0208_);\n  assign _0210_ = _1404_ ? csr_mtvec_q[17] : _0209_;\n  assign _0211_ = csr_mepc_q[17] & ~(_1397_);\n  assign _0212_ = _1403_ ? _0210_ : _0211_;\n  assign csr_target_o[17] = _0097_ ? csr_mtvec_q[17] : _0212_;\n  assign _0213_ = ~(exception_pc_i[17] & exception_pc_i[16]);\n  assign _0214_ = _0213_ | _0200_;\n  assign _0215_ = _0214_ | _0187_;\n  assign _0216_ = _0215_ | _0160_;\n  assign _0217_ = _0216_ ^ exception_pc_i[18];\n  assign _0218_ = _0100_ & ~(_0217_);\n  assign _0219_ = _1404_ ? csr_mtvec_q[18] : _0218_;\n  assign _0220_ = csr_mepc_q[18] & ~(_1397_);\n  assign _0221_ = _1403_ ? _0219_ : _0220_;\n  assign csr_target_o[18] = _0097_ ? csr_mtvec_q[18] : _0221_;\n  assign _0222_ = _0166_ & ~(_0215_);\n  assign _0223_ = ~(_0222_ & exception_pc_i[18]);\n  assign _0224_ = _0223_ ^ exception_pc_i[19];\n  assign _0225_ = _0100_ & ~(_0224_);\n  assign _0226_ = _1404_ ? csr_mtvec_q[19] : _0225_;\n  assign _0227_ = csr_mepc_q[19] & ~(_1397_);\n  assign _0228_ = _1403_ ? _0226_ : _0227_;\n  assign csr_target_o[19] = _0097_ ? csr_mtvec_q[19] : _0228_;\n  assign _0229_ = ~(exception_pc_i[19] & exception_pc_i[18]);\n  assign _0230_ = _0229_ | _0216_;\n  assign _0231_ = _0230_ ^ exception_pc_i[20];\n  assign _0232_ = _0100_ & ~(_0231_);\n  assign _0233_ = _1404_ ? csr_mtvec_q[20] : _0232_;\n  assign _0234_ = csr_mepc_q[20] & ~(_1397_);\n  assign _0235_ = _1403_ ? _0233_ : _0234_;\n  assign csr_target_o[20] = _0097_ ? csr_mtvec_q[20] : _0235_;\n  assign _0236_ = _0230_ | ~(exception_pc_i[20]);\n  assign _0237_ = _0236_ ^ exception_pc_i[21];\n  assign _0238_ = _0100_ & ~(_0237_);\n  assign _0239_ = _1404_ ? csr_mtvec_q[21] : _0238_;\n  assign _0240_ = csr_mepc_q[21] & ~(_1397_);\n  assign _0241_ = _1403_ ? _0239_ : _0240_;\n  assign csr_target_o[21] = _0097_ ? csr_mtvec_q[21] : _0241_;\n  assign _0242_ = ~(exception_pc_i[21] & exception_pc_i[20]);\n  assign _0243_ = _0242_ | _0229_;\n  assign _0244_ = _0243_ | _0216_;\n  assign _0245_ = _0244_ ^ exception_pc_i[22];\n  assign _0246_ = _0100_ & ~(_0245_);\n  assign _0247_ = _1404_ ? csr_mtvec_q[22] : _0246_;\n  assign _0248_ = csr_mepc_q[22] & ~(_1397_);\n  assign _0249_ = _1403_ ? _0247_ : _0248_;\n  assign csr_target_o[22] = _0097_ ? csr_mtvec_q[22] : _0249_;\n  assign _0250_ = _0244_ | ~(exception_pc_i[22]);\n  assign _0251_ = _0250_ ^ exception_pc_i[23];\n  assign _0252_ = _0100_ & ~(_0251_);\n  assign _0253_ = _1404_ ? csr_mtvec_q[23] : _0252_;\n  assign _0254_ = csr_mepc_q[23] & ~(_1397_);\n  assign _0255_ = _1403_ ? _0253_ : _0254_;\n  assign csr_target_o[23] = _0097_ ? csr_mtvec_q[23] : _0255_;\n  assign _0256_ = ~(exception_pc_i[23] & exception_pc_i[22]);\n  assign _0257_ = _0256_ | _0244_;\n  assign _0258_ = _0257_ ^ exception_pc_i[24];\n  assign _0259_ = _0100_ & ~(_0258_);\n  assign _0260_ = _1404_ ? csr_mtvec_q[24] : _0259_;\n  assign _0261_ = csr_mepc_q[24] & ~(_1397_);\n  assign _0262_ = _1403_ ? _0260_ : _0261_;\n  assign csr_target_o[24] = _0097_ ? csr_mtvec_q[24] : _0262_;\n  assign _0263_ = _0257_ | ~(exception_pc_i[24]);\n  assign _0264_ = _0263_ ^ exception_pc_i[25];\n  assign _0265_ = _0100_ & ~(_0264_);\n  assign _0266_ = _1404_ ? csr_mtvec_q[25] : _0265_;\n  assign _0267_ = csr_mepc_q[25] & ~(_1397_);\n  assign _0268_ = _1403_ ? _0266_ : _0267_;\n  assign csr_target_o[25] = _0097_ ? csr_mtvec_q[25] : _0268_;\n  assign _0269_ = ~(exception_pc_i[25] & exception_pc_i[24]);\n  assign _0270_ = _0269_ | _0256_;\n  assign _0271_ = _0270_ | _0243_;\n  assign _0272_ = _0271_ | _0216_;\n  assign _0273_ = _0272_ ^ exception_pc_i[26];\n  assign _0274_ = _0100_ & ~(_0273_);\n  assign _0275_ = _1404_ ? csr_mtvec_q[26] : _0274_;\n  assign _0276_ = csr_mepc_q[26] & ~(_1397_);\n  assign _0277_ = _1403_ ? _0275_ : _0276_;\n  assign csr_target_o[26] = _0097_ ? csr_mtvec_q[26] : _0277_;\n  assign _0278_ = _0272_ | ~(exception_pc_i[26]);\n  assign _0279_ = _0278_ ^ exception_pc_i[27];\n  assign _0280_ = _0100_ & ~(_0279_);\n  assign _0281_ = _1404_ ? csr_mtvec_q[27] : _0280_;\n  assign _0282_ = csr_mepc_q[27] & ~(_1397_);\n  assign _0283_ = _1403_ ? _0281_ : _0282_;\n  assign csr_target_o[27] = _0097_ ? csr_mtvec_q[27] : _0283_;\n  assign _0284_ = ~(exception_pc_i[27] & exception_pc_i[26]);\n  assign _0285_ = _0284_ | _0272_;\n  assign _0286_ = _0285_ ^ exception_pc_i[28];\n  assign _0287_ = _0100_ & ~(_0286_);\n  assign _0288_ = _1404_ ? csr_mtvec_q[28] : _0287_;\n  assign _0289_ = csr_mepc_q[28] & ~(_1397_);\n  assign _0290_ = _1403_ ? _0288_ : _0289_;\n  assign csr_target_o[28] = _0097_ ? csr_mtvec_q[28] : _0290_;\n  assign _0291_ = _0285_ | ~(exception_pc_i[28]);\n  assign _0292_ = _0291_ ^ exception_pc_i[29];\n  assign _0293_ = _0100_ & ~(_0292_);\n  assign _0294_ = _1404_ ? csr_mtvec_q[29] : _0293_;\n  assign _0295_ = csr_mepc_q[29] & ~(_1397_);\n  assign _0296_ = _1403_ ? _0294_ : _0295_;\n  assign csr_target_o[29] = _0097_ ? csr_mtvec_q[29] : _0296_;\n  assign _0297_ = ~(exception_pc_i[29] & exception_pc_i[28]);\n  assign _0298_ = _0297_ | _0284_;\n  assign _0299_ = _0298_ | _0272_;\n  assign _0300_ = _0299_ ^ exception_pc_i[30];\n  assign _0301_ = _0100_ & ~(_0300_);\n  assign _0302_ = _1404_ ? csr_mtvec_q[30] : _0301_;\n  assign _0303_ = csr_mepc_q[30] & ~(_1397_);\n  assign _0304_ = _1403_ ? _0302_ : _0303_;\n  assign csr_target_o[30] = _0097_ ? csr_mtvec_q[30] : _0304_;\n  assign _0305_ = _0299_ | ~(exception_pc_i[30]);\n  assign _0306_ = _0305_ ^ exception_pc_i[31];\n  assign _0307_ = _0100_ & ~(_0306_);\n  assign _0308_ = _1404_ ? csr_mtvec_q[31] : _0307_;\n  assign _0309_ = csr_mepc_q[31] & ~(_1397_);\n  assign _0310_ = _1403_ ? _0308_ : _0309_;\n  assign csr_target_o[31] = _0097_ ? csr_mtvec_q[31] : _0310_;\n  assign _0003_[3] = csr_wdata_i[3] & ~(_1558_);\n  assign _0003_[7] = csr_wdata_i[7] & ~(_1558_);\n  assign _0003_[11] = csr_wdata_i[11] & ~(_1558_);\n  assign _0002_[2] = csr_wdata_i[2] & ~(_0029_);\n  assign _0002_[6] = csr_wdata_i[6] & ~(_0029_);\n  assign _0002_[9] = csr_wdata_i[9] & ~(_0029_);\n  assign _0002_[10] = csr_wdata_i[10] & ~(_0029_);\n  assign _0002_[13] = csr_wdata_i[13] & ~(_0029_);\n  assign _0002_[14] = csr_wdata_i[14] & ~(_0029_);\n  assign _0002_[15] = csr_wdata_i[15] & ~(_0029_);\n  assign _0002_[16] = csr_wdata_i[16] & ~(_0029_);\n  assign _0002_[17] = csr_wdata_i[17] & ~(_0029_);\n  assign _0002_[19] = csr_wdata_i[19] & ~(_0029_);\n  assign _0002_[20] = csr_wdata_i[20] & ~(_0029_);\n  assign _0002_[21] = csr_wdata_i[21] & ~(_0029_);\n  assign _0002_[22] = csr_wdata_i[22] & ~(_0029_);\n  assign _0002_[23] = csr_wdata_i[23] & ~(_0029_);\n  assign _0002_[24] = csr_wdata_i[24] & ~(_0029_);\n  assign _0002_[25] = csr_wdata_i[25] & ~(_0029_);\n  assign _0002_[26] = csr_wdata_i[26] & ~(_0029_);\n  assign _0002_[27] = csr_wdata_i[27] & ~(_0029_);\n  assign _0002_[28] = csr_wdata_i[28] & ~(_0029_);\n  assign _0002_[29] = csr_wdata_i[29] & ~(_0029_);\n  assign _0002_[30] = csr_wdata_i[30] & ~(_0029_);\n  assign _0002_[31] = csr_wdata_i[31] & ~(_0029_);\n  assign _0311_ = csr_wdata_i[1] & ~(_1404_);\n  assign csr_sr_r[1] = _1403_ ? _0311_ : csr_sr_q[5];\n  assign _0312_ = csr_wdata_i[11] & ~(_0029_);\n  assign _0313_ = _0059_ & ~(_0312_);\n  assign _0314_ = _1403_ & ~(_0313_);\n  assign csr_sr_r[11] = _0314_ | _1417_;\n  assign _0315_ = csr_wdata_i[12] & ~(_0029_);\n  assign _0316_ = _0059_ & ~(_0315_);\n  assign _0317_ = _1403_ & ~(_0316_);\n  assign csr_sr_r[12] = _0317_ | _1417_;\n  assign _0318_ = csr_wdata_i[7] & ~(_0029_);\n  assign _0319_ = _1404_ ? csr_sr_q[3] : _0318_;\n  assign _0320_ = _0319_ | ~(_1403_);\n  assign csr_sr_r[7] = _1417_ ? csr_sr_q[3] : _0320_;\n  assign _0321_ = ~(_1403_ & csr_wdata_i[8]);\n  assign csr_sr_r[8] = ~(_0321_ | _1417_);\n  assign _0322_ = ~csr_wdata_i[3];\n  assign _0323_ = _0029_ | _0322_;\n  assign _0324_ = _0059_ & ~(_0323_);\n  assign _0325_ = _1403_ ? _0324_ : csr_sr_q[7];\n  assign csr_sr_r[3] = _0325_ & ~(_1417_);\n  assign _0326_ = exception_i[0] | ~(exception_i[1]);\n  assign _0327_ = _0326_ | _1393_;\n  assign _0328_ = _0327_ | _0059_;\n  assign _0329_ = _1404_ & ~(_0099_);\n  assign _0330_ = _0328_ & ~(_0329_);\n  assign _0331_ = exception_i[1] | ~(exception_i[0]);\n  assign _0332_ = _0331_ | _0098_;\n  assign _0333_ = _1404_ & ~(_0332_);\n  assign _0334_ = _0326_ | _0098_;\n  assign _0335_ = _1404_ & ~(_0334_);\n  assign _0336_ = _0335_ | _0333_;\n  assign _0337_ = _0330_ & ~(_0336_);\n  assign _0338_ = _1397_ | _0098_;\n  assign _0339_ = _1404_ & ~(_0338_);\n  assign _0340_ = ~(exception_i[3] & exception_i[2]);\n  assign _0341_ = _0340_ | _0331_;\n  assign _0342_ = _1404_ & ~(_0341_);\n  assign _0343_ = _0342_ | _0339_;\n  assign _0344_ = _0340_ | _1397_;\n  assign _0345_ = _1404_ & ~(_0344_);\n  assign _0346_ = _0345_ | _0343_;\n  assign _0347_ = _0337_ & ~(_0346_);\n  assign _0348_ = _0347_ | ~(exception_addr_i[0]);\n  assign _0349_ = ~(_1404_ & _1394_);\n  assign _0350_ = _0331_ | _1393_;\n  assign _0351_ = _1404_ & ~(_0350_);\n  assign _0352_ = _0349_ & ~(_0351_);\n  assign _0353_ = _0340_ | _1392_;\n  assign _0354_ = _1404_ & ~(_0353_);\n  assign _0355_ = _0352_ & ~(_0354_);\n  assign _0356_ = exception_pc_i[0] & ~(_0355_);\n  assign _0357_ = _0348_ & ~(_0356_);\n  assign _0358_ = _0355_ & _0347_;\n  assign _0359_ = ~(_0358_ | _0357_);\n  assign _0360_ = _1404_ ? _0359_ : csr_wdata_i[0];\n  assign csr_mtval_r[0] = _0360_ & ~(_1417_);\n  assign _0361_ = ~csr_wdata_i[1];\n  assign _0362_ = _0347_ | ~(exception_addr_i[1]);\n  assign _0363_ = exception_pc_i[1] & ~(_0355_);\n  assign _0364_ = _0362_ & ~(_0363_);\n  assign _0365_ = _0364_ | _0358_;\n  assign _0366_ = _1404_ ? _0365_ : _0361_;\n  assign csr_mtval_r[1] = ~(_0366_ | _1417_);\n  assign _0367_ = _0347_ | ~(exception_addr_i[2]);\n  assign _0368_ = exception_pc_i[2] & ~(_0355_);\n  assign _0369_ = _0367_ & ~(_0368_);\n  assign _0370_ = ~(_0369_ | _0358_);\n  assign _0371_ = _1404_ ? _0370_ : csr_wdata_i[2];\n  assign csr_mtval_r[2] = _0371_ & ~(_1417_);\n  assign _0372_ = _0347_ | ~(exception_addr_i[3]);\n  assign _0373_ = exception_pc_i[3] & ~(_0355_);\n  assign _0374_ = _0372_ & ~(_0373_);\n  assign _0375_ = _0374_ | _0358_;\n  assign _0376_ = _1404_ ? _0375_ : _0322_;\n  assign csr_mtval_r[3] = ~(_0376_ | _1417_);\n  assign _0377_ = _0347_ | ~(exception_addr_i[4]);\n  assign _0378_ = exception_pc_i[4] & ~(_0355_);\n  assign _0379_ = _0377_ & ~(_0378_);\n  assign _0380_ = ~(_0379_ | _0358_);\n  assign _0381_ = _1404_ ? _0380_ : csr_wdata_i[4];\n  assign csr_mtval_r[4] = _0381_ & ~(_1417_);\n  assign _0382_ = ~csr_wdata_i[5];\n  assign _0383_ = _0347_ | ~(exception_addr_i[5]);\n  assign _0384_ = exception_pc_i[5] & ~(_0355_);\n  assign _0385_ = _0383_ & ~(_0384_);\n  assign _0386_ = _0385_ | _0358_;\n  assign _0387_ = _1404_ ? _0386_ : _0382_;\n  assign csr_mtval_r[5] = ~(_0387_ | _1417_);\n  assign _0388_ = _0347_ | ~(exception_addr_i[6]);\n  assign _0389_ = exception_pc_i[6] & ~(_0355_);\n  assign _0390_ = _0388_ & ~(_0389_);\n  assign _0391_ = ~(_0390_ | _0358_);\n  assign _0392_ = _1404_ ? _0391_ : csr_wdata_i[6];\n  assign csr_mtval_r[6] = _0392_ & ~(_1417_);\n  assign _0393_ = _0347_ | ~(exception_addr_i[7]);\n  assign _0394_ = exception_pc_i[7] & ~(_0355_);\n  assign _0395_ = _0393_ & ~(_0394_);\n  assign _0396_ = ~(_0395_ | _0358_);\n  assign _0397_ = _1404_ ? _0396_ : csr_wdata_i[7];\n  assign csr_mtval_r[7] = _0397_ & ~(_1417_);\n  assign _0398_ = _0347_ | ~(exception_addr_i[8]);\n  assign _0399_ = exception_pc_i[8] & ~(_0355_);\n  assign _0400_ = _0398_ & ~(_0399_);\n  assign _0401_ = ~(_0400_ | _0358_);\n  assign _0402_ = _1404_ ? _0401_ : csr_wdata_i[8];\n  assign csr_mtval_r[8] = _0402_ & ~(_1417_);\n  assign _0403_ = ~csr_wdata_i[9];\n  assign _0404_ = _0347_ | ~(exception_addr_i[9]);\n  assign _0405_ = exception_pc_i[9] & ~(_0355_);\n  assign _0406_ = _0404_ & ~(_0405_);\n  assign _0407_ = _0406_ | _0358_;\n  assign _0408_ = _1404_ ? _0407_ : _0403_;\n  assign csr_mtval_r[9] = ~(_0408_ | _1417_);\n  assign _0409_ = _0347_ | ~(exception_addr_i[10]);\n  assign _0410_ = exception_pc_i[10] & ~(_0355_);\n  assign _0411_ = _0409_ & ~(_0410_);\n  assign _0412_ = ~(_0411_ | _0358_);\n  assign _0413_ = _1404_ ? _0412_ : csr_wdata_i[10];\n  assign csr_mtval_r[10] = _0413_ & ~(_1417_);\n  assign _0414_ = _0347_ | ~(exception_addr_i[11]);\n  assign _0415_ = exception_pc_i[11] & ~(_0355_);\n  assign _0416_ = _0414_ & ~(_0415_);\n  assign _0417_ = ~(_0416_ | _0358_);\n  assign _0418_ = _1404_ ? _0417_ : csr_wdata_i[11];\n  assign csr_mtval_r[11] = _0418_ & ~(_1417_);\n  assign _0419_ = _0347_ | ~(exception_addr_i[12]);\n  assign _0420_ = exception_pc_i[12] & ~(_0355_);\n  assign _0421_ = _0419_ & ~(_0420_);\n  assign _0422_ = ~(_0421_ | _0358_);\n  assign _0423_ = _1404_ ? _0422_ : csr_wdata_i[12];\n  assign csr_mtval_r[12] = _0423_ & ~(_1417_);\n  assign _0424_ = _0347_ | ~(exception_addr_i[13]);\n  assign _0425_ = exception_pc_i[13] & ~(_0355_);\n  assign _0426_ = _0424_ & ~(_0425_);\n  assign _0427_ = ~(_0426_ | _0358_);\n  assign _0428_ = _1404_ ? _0427_ : csr_wdata_i[13];\n  assign csr_mtval_r[13] = _0428_ & ~(_1417_);\n  assign _0429_ = _0347_ | ~(exception_addr_i[14]);\n  assign _0430_ = exception_pc_i[14] & ~(_0355_);\n  assign _0431_ = _0429_ & ~(_0430_);\n  assign _0432_ = ~(_0431_ | _0358_);\n  assign _0433_ = _1404_ ? _0432_ : csr_wdata_i[14];\n  assign csr_mtval_r[14] = _0433_ & ~(_1417_);\n  assign _0434_ = _0347_ | ~(exception_addr_i[15]);\n  assign _0435_ = exception_pc_i[15] & ~(_0355_);\n  assign _0436_ = _0434_ & ~(_0435_);\n  assign _0437_ = ~(_0436_ | _0358_);\n  assign _0438_ = _1404_ ? _0437_ : csr_wdata_i[15];\n  assign csr_mtval_r[15] = _0438_ & ~(_1417_);\n  assign _0439_ = _0347_ | ~(exception_addr_i[16]);\n  assign _0440_ = exception_pc_i[16] & ~(_0355_);\n  assign _0441_ = _0439_ & ~(_0440_);\n  assign _0442_ = ~(_0441_ | _0358_);\n  assign _0443_ = _1404_ ? _0442_ : csr_wdata_i[16];\n  assign csr_mtval_r[16] = _0443_ & ~(_1417_);\n  assign _0444_ = _0347_ | ~(exception_addr_i[17]);\n  assign _0445_ = exception_pc_i[17] & ~(_0355_);\n  assign _0446_ = _0444_ & ~(_0445_);\n  assign _0447_ = ~(_0446_ | _0358_);\n  assign _0448_ = _1404_ ? _0447_ : csr_wdata_i[17];\n  assign csr_mtval_r[17] = _0448_ & ~(_1417_);\n  assign _0449_ = _0347_ | ~(exception_addr_i[18]);\n  assign _0450_ = exception_pc_i[18] & ~(_0355_);\n  assign _0451_ = _0449_ & ~(_0450_);\n  assign _0452_ = ~(_0451_ | _0358_);\n  assign _0453_ = _1404_ ? _0452_ : csr_wdata_i[18];\n  assign csr_mtval_r[18] = _0453_ & ~(_1417_);\n  assign _0454_ = _0347_ | ~(exception_addr_i[19]);\n  assign _0455_ = exception_pc_i[19] & ~(_0355_);\n  assign _0456_ = _0454_ & ~(_0455_);\n  assign _0457_ = ~(_0456_ | _0358_);\n  assign _0458_ = _1404_ ? _0457_ : csr_wdata_i[19];\n  assign csr_mtval_r[19] = _0458_ & ~(_1417_);\n  assign _0459_ = _0347_ | ~(exception_addr_i[20]);\n  assign _0460_ = exception_pc_i[20] & ~(_0355_);\n  assign _0461_ = _0459_ & ~(_0460_);\n  assign _0462_ = ~(_0461_ | _0358_);\n  assign _0463_ = _1404_ ? _0462_ : csr_wdata_i[20];\n  assign csr_mtval_r[20] = _0463_ & ~(_1417_);\n  assign _0464_ = _0347_ | ~(exception_addr_i[21]);\n  assign _0465_ = exception_pc_i[21] & ~(_0355_);\n  assign _0466_ = _0464_ & ~(_0465_);\n  assign _0467_ = ~(_0466_ | _0358_);\n  assign _0468_ = _1404_ ? _0467_ : csr_wdata_i[21];\n  assign csr_mtval_r[21] = _0468_ & ~(_1417_);\n  assign _0469_ = _0347_ | ~(exception_addr_i[22]);\n  assign _0470_ = exception_pc_i[22] & ~(_0355_);\n  assign _0471_ = _0469_ & ~(_0470_);\n  assign _0472_ = ~(_0471_ | _0358_);\n  assign _0473_ = _1404_ ? _0472_ : csr_wdata_i[22];\n  assign csr_mtval_r[22] = _0473_ & ~(_1417_);\n  assign _0474_ = _0347_ | ~(exception_addr_i[23]);\n  assign _0475_ = exception_pc_i[23] & ~(_0355_);\n  assign _0476_ = _0474_ & ~(_0475_);\n  assign _0477_ = ~(_0476_ | _0358_);\n  assign _0478_ = _1404_ ? _0477_ : csr_wdata_i[23];\n  assign csr_mtval_r[23] = _0478_ & ~(_1417_);\n  assign _0479_ = _0347_ | ~(exception_addr_i[24]);\n  assign _0480_ = exception_pc_i[24] & ~(_0355_);\n  assign _0481_ = _0479_ & ~(_0480_);\n  assign _0482_ = ~(_0481_ | _0358_);\n  assign _0483_ = _1404_ ? _0482_ : csr_wdata_i[24];\n  assign csr_mtval_r[24] = _0483_ & ~(_1417_);\n  assign _0484_ = _0347_ | ~(exception_addr_i[25]);\n  assign _0485_ = exception_pc_i[25] & ~(_0355_);\n  assign _0486_ = _0484_ & ~(_0485_);\n  assign _0487_ = ~(_0486_ | _0358_);\n  assign _0488_ = _1404_ ? _0487_ : csr_wdata_i[25];\n  assign csr_mtval_r[25] = _0488_ & ~(_1417_);\n  assign _0489_ = _0347_ | ~(exception_addr_i[26]);\n  assign _0490_ = exception_pc_i[26] & ~(_0355_);\n  assign _0491_ = _0489_ & ~(_0490_);\n  assign _0492_ = ~(_0491_ | _0358_);\n  assign _0493_ = _1404_ ? _0492_ : csr_wdata_i[26];\n  assign csr_mtval_r[26] = _0493_ & ~(_1417_);\n  assign _0494_ = _0347_ | ~(exception_addr_i[27]);\n  assign _0495_ = exception_pc_i[27] & ~(_0355_);\n  assign _0496_ = _0494_ & ~(_0495_);\n  assign _0497_ = ~(_0496_ | _0358_);\n  assign _0498_ = _1404_ ? _0497_ : csr_wdata_i[27];\n  assign csr_mtval_r[27] = _0498_ & ~(_1417_);\n  assign _0499_ = _0347_ | ~(exception_addr_i[28]);\n  assign _0500_ = exception_pc_i[28] & ~(_0355_);\n  assign _0501_ = _0499_ & ~(_0500_);\n  assign _0502_ = ~(_0501_ | _0358_);\n  assign _0503_ = _1404_ ? _0502_ : csr_wdata_i[28];\n  assign csr_mtval_r[28] = _0503_ & ~(_1417_);\n  assign _0504_ = _0347_ | ~(exception_addr_i[29]);\n  assign _0505_ = exception_pc_i[29] & ~(_0355_);\n  assign _0506_ = _0504_ & ~(_0505_);\n  assign _0507_ = ~(_0506_ | _0358_);\n  assign _0508_ = _1404_ ? _0507_ : csr_wdata_i[29];\n  assign csr_mtval_r[29] = _0508_ & ~(_1417_);\n  assign _0509_ = _0347_ | ~(exception_addr_i[30]);\n  assign _0510_ = exception_pc_i[30] & ~(_0355_);\n  assign _0511_ = _0509_ & ~(_0510_);\n  assign _0512_ = ~(_0511_ | _0358_);\n  assign _0513_ = _1404_ ? _0512_ : csr_wdata_i[30];\n  assign csr_mtval_r[30] = _0513_ & ~(_1417_);\n  assign _0514_ = _0347_ | ~(exception_addr_i[31]);\n  assign _0515_ = exception_pc_i[31] & ~(_0355_);\n  assign _0516_ = _0514_ & ~(_0515_);\n  assign _0517_ = ~(_0516_ | _0358_);\n  assign _0518_ = _1404_ ? _0517_ : csr_wdata_i[31];\n  assign csr_mtval_r[31] = _0518_ & ~(_1417_);\n  assign _0519_ = _1404_ ? exception_i[0] : csr_wdata_i[0];\n  assign csr_mcause_r[0] = _0519_ | _1417_;\n  assign _0520_ = _1404_ ? exception_i[1] : csr_wdata_i[1];\n  assign csr_mcause_r[1] = _0520_ | _1417_;\n  assign _0521_ = interrupt_o[7] & ~(interrupt_o[3]);\n  assign _0522_ = _1404_ ? exception_i[2] : csr_wdata_i[2];\n  assign csr_mcause_r[2] = _1417_ ? _0521_ : _0522_;\n  assign _0523_ = _1404_ ? exception_i[3] : csr_wdata_i[3];\n  assign csr_mcause_r[3] = _1417_ ? _0043_ : _0523_;\n  assign _0524_ = csr_wdata_i[31] & ~(_1404_);\n  assign csr_mcause_r[31] = _0524_ | _1417_;\n  assign _0525_ = _1404_ ? exception_pc_i[0] : csr_wdata_i[0];\n  assign csr_mepc_r[0] = _1417_ ? exception_pc_i[0] : _0525_;\n  assign _0526_ = _1404_ ? exception_pc_i[1] : csr_wdata_i[1];\n  assign csr_mepc_r[1] = _1417_ ? exception_pc_i[1] : _0526_;\n  assign _0527_ = _1404_ ? exception_pc_i[2] : csr_wdata_i[2];\n  assign csr_mepc_r[2] = _1417_ ? exception_pc_i[2] : _0527_;\n  assign _0528_ = _1404_ ? exception_pc_i[3] : csr_wdata_i[3];\n  assign csr_mepc_r[3] = _1417_ ? exception_pc_i[3] : _0528_;\n  assign _0529_ = _1404_ ? exception_pc_i[4] : csr_wdata_i[4];\n  assign csr_mepc_r[4] = _1417_ ? exception_pc_i[4] : _0529_;\n  assign _0530_ = _1404_ ? exception_pc_i[5] : csr_wdata_i[5];\n  assign csr_mepc_r[5] = _1417_ ? exception_pc_i[5] : _0530_;\n  assign _0531_ = _1404_ ? exception_pc_i[6] : csr_wdata_i[6];\n  assign csr_mepc_r[6] = _1417_ ? exception_pc_i[6] : _0531_;\n  assign _0532_ = _1404_ ? exception_pc_i[7] : csr_wdata_i[7];\n  assign csr_mepc_r[7] = _1417_ ? exception_pc_i[7] : _0532_;\n  assign _0533_ = _1404_ ? exception_pc_i[8] : csr_wdata_i[8];\n  assign csr_mepc_r[8] = _1417_ ? exception_pc_i[8] : _0533_;\n  assign _0534_ = _1404_ ? exception_pc_i[9] : csr_wdata_i[9];\n  assign csr_mepc_r[9] = _1417_ ? exception_pc_i[9] : _0534_;\n  assign _0535_ = _1404_ ? exception_pc_i[10] : csr_wdata_i[10];\n  assign csr_mepc_r[10] = _1417_ ? exception_pc_i[10] : _0535_;\n  assign _0536_ = _1404_ ? exception_pc_i[11] : csr_wdata_i[11];\n  assign csr_mepc_r[11] = _1417_ ? exception_pc_i[11] : _0536_;\n  assign _0537_ = _1404_ ? exception_pc_i[12] : csr_wdata_i[12];\n  assign csr_mepc_r[12] = _1417_ ? exception_pc_i[12] : _0537_;\n  assign _0538_ = _1404_ ? exception_pc_i[13] : csr_wdata_i[13];\n  assign csr_mepc_r[13] = _1417_ ? exception_pc_i[13] : _0538_;\n  assign _0539_ = _1404_ ? exception_pc_i[14] : csr_wdata_i[14];\n  assign csr_mepc_r[14] = _1417_ ? exception_pc_i[14] : _0539_;\n  assign _0540_ = _1404_ ? exception_pc_i[15] : csr_wdata_i[15];\n  assign csr_mepc_r[15] = _1417_ ? exception_pc_i[15] : _0540_;\n  assign _0541_ = _1404_ ? exception_pc_i[16] : csr_wdata_i[16];\n  assign csr_mepc_r[16] = _1417_ ? exception_pc_i[16] : _0541_;\n  assign _0542_ = _1404_ ? exception_pc_i[17] : csr_wdata_i[17];\n  assign csr_mepc_r[17] = _1417_ ? exception_pc_i[17] : _0542_;\n  assign _0543_ = _1404_ ? exception_pc_i[18] : csr_wdata_i[18];\n  assign csr_mepc_r[18] = _1417_ ? exception_pc_i[18] : _0543_;\n  assign _0544_ = _1404_ ? exception_pc_i[19] : csr_wdata_i[19];\n  assign csr_mepc_r[19] = _1417_ ? exception_pc_i[19] : _0544_;\n  assign _0545_ = _1404_ ? exception_pc_i[20] : csr_wdata_i[20];\n  assign csr_mepc_r[20] = _1417_ ? exception_pc_i[20] : _0545_;\n  assign _0546_ = _1404_ ? exception_pc_i[21] : csr_wdata_i[21];\n  assign csr_mepc_r[21] = _1417_ ? exception_pc_i[21] : _0546_;\n  assign _0547_ = _1404_ ? exception_pc_i[22] : csr_wdata_i[22];\n  assign csr_mepc_r[22] = _1417_ ? exception_pc_i[22] : _0547_;\n  assign _0548_ = _1404_ ? exception_pc_i[23] : csr_wdata_i[23];\n  assign csr_mepc_r[23] = _1417_ ? exception_pc_i[23] : _0548_;\n  assign _0549_ = _1404_ ? exception_pc_i[24] : csr_wdata_i[24];\n  assign csr_mepc_r[24] = _1417_ ? exception_pc_i[24] : _0549_;\n  assign _0550_ = _1404_ ? exception_pc_i[25] : csr_wdata_i[25];\n  assign csr_mepc_r[25] = _1417_ ? exception_pc_i[25] : _0550_;\n  assign _0551_ = _1404_ ? exception_pc_i[26] : csr_wdata_i[26];\n  assign csr_mepc_r[26] = _1417_ ? exception_pc_i[26] : _0551_;\n  assign _0552_ = _1404_ ? exception_pc_i[27] : csr_wdata_i[27];\n  assign csr_mepc_r[27] = _1417_ ? exception_pc_i[27] : _0552_;\n  assign _0553_ = _1404_ ? exception_pc_i[28] : csr_wdata_i[28];\n  assign csr_mepc_r[28] = _1417_ ? exception_pc_i[28] : _0553_;\n  assign _0554_ = _1404_ ? exception_pc_i[29] : csr_wdata_i[29];\n  assign csr_mepc_r[29] = _1417_ ? exception_pc_i[29] : _0554_;\n  assign _0555_ = _1404_ ? exception_pc_i[30] : csr_wdata_i[30];\n  assign csr_mepc_r[30] = _1417_ ? exception_pc_i[30] : _0555_;\n  assign _0556_ = _1404_ ? exception_pc_i[31] : csr_wdata_i[31];\n  assign csr_mepc_r[31] = _1417_ ? exception_pc_i[31] : _0556_;\n  assign _0557_ = _1429_ | ~(csr_mip_q[0]);\n  assign _1569_[0] = _1430_ & ~(_0557_);\n  assign _0558_ = _1429_ | _0361_;\n  assign _0559_ = csr_wdata_i[1] & ~(_1426_);\n  assign _0560_ = _0558_ & ~(_0559_);\n  assign _1569_[1] = _1430_ & ~(_0560_);\n  assign _0561_ = _1429_ | ~(csr_mip_q[2]);\n  assign _1569_[2] = _1430_ & ~(_0561_);\n  assign _0562_ = _1429_ | ~(csr_mip_q[3]);\n  assign _0563_ = csr_wdata_i[3] & ~(_1426_);\n  assign _0564_ = _0562_ & ~(_0563_);\n  assign _1569_[3] = _1430_ & ~(_0564_);\n  assign _0565_ = _1429_ | ~(csr_mip_q[4]);\n  assign _1569_[4] = _1430_ & ~(_0565_);\n  assign _0566_ = _1429_ | _0382_;\n  assign _0567_ = csr_wdata_i[5] & ~(_1426_);\n  assign _0568_ = _0566_ & ~(_0567_);\n  assign _1569_[5] = _1430_ & ~(_0568_);\n  assign _0569_ = _1429_ | ~(csr_mip_q[6]);\n  assign _1569_[6] = _1430_ & ~(_0569_);\n  assign _0570_ = _1429_ | ~(csr_mip_q[8]);\n  assign _1569_[8] = _1430_ & ~(_0570_);\n  assign _0571_ = _1429_ | _0403_;\n  assign _0572_ = csr_wdata_i[9] & ~(_1426_);\n  assign _0573_ = _0571_ & ~(_0572_);\n  assign _1569_[9] = _1430_ & ~(_0573_);\n  assign _0574_ = _1429_ | ~(csr_mip_q[10]);\n  assign _1569_[10] = _1430_ & ~(_0574_);\n  assign _0575_ = _1429_ | ~(csr_mip_q[12]);\n  assign _1569_[12] = _1430_ & ~(_0575_);\n  assign _0576_ = _1429_ | ~(csr_mip_q[13]);\n  assign _1569_[13] = _1430_ & ~(_0576_);\n  assign _0577_ = _1429_ | ~(csr_mip_q[14]);\n  assign _1569_[14] = _1430_ & ~(_0577_);\n  assign _0578_ = _1429_ | ~(csr_mip_q[15]);\n  assign _1569_[15] = _1430_ & ~(_0578_);\n  assign _0579_ = _1429_ | ~(csr_mip_q[16]);\n  assign _1569_[16] = _1430_ & ~(_0579_);\n  assign _0580_ = _1429_ | ~(csr_mip_q[17]);\n  assign _1569_[17] = _1430_ & ~(_0580_);\n  assign _0581_ = _1429_ | ~(csr_mip_q[18]);\n  assign _1569_[18] = _1430_ & ~(_0581_);\n  assign _0582_ = _1429_ | ~(csr_mip_q[19]);\n  assign _1569_[19] = _1430_ & ~(_0582_);\n  assign _0583_ = _1429_ | ~(csr_mip_q[20]);\n  assign _1569_[20] = _1430_ & ~(_0583_);\n  assign _0584_ = _1429_ | ~(csr_mip_q[21]);\n  assign _1569_[21] = _1430_ & ~(_0584_);\n  assign _0585_ = _1429_ | ~(csr_mip_q[22]);\n  assign _1569_[22] = _1430_ & ~(_0585_);\n  assign _0586_ = _1429_ | ~(csr_mip_q[23]);\n  assign _1569_[23] = _1430_ & ~(_0586_);\n  assign _0587_ = _1429_ | ~(csr_mip_q[24]);\n  assign _1569_[24] = _1430_ & ~(_0587_);\n  assign _0588_ = _1429_ | ~(csr_mip_q[25]);\n  assign _1569_[25] = _1430_ & ~(_0588_);\n  assign _0589_ = _1429_ | ~(csr_mip_q[26]);\n  assign _1569_[26] = _1430_ & ~(_0589_);\n  assign _0590_ = _1429_ | ~(csr_mip_q[27]);\n  assign _1569_[27] = _1430_ & ~(_0590_);\n  assign _0591_ = _1429_ | ~(csr_mip_q[28]);\n  assign _1569_[28] = _1430_ & ~(_0591_);\n  assign _0592_ = _1429_ | ~(csr_mip_q[29]);\n  assign _1569_[29] = _1430_ & ~(_0592_);\n  assign _0593_ = _1429_ | ~(csr_mip_q[30]);\n  assign _1569_[30] = _1430_ & ~(_0593_);\n  assign _0594_ = _1429_ | ~(csr_mip_q[31]);\n  assign _1569_[31] = _1430_ & ~(_0594_);\n  assign _0595_ = csr_raddr_i[3] | csr_raddr_i[2];\n  assign _0596_ = _0595_ | _1503_;\n  assign _0597_ = ~(csr_raddr_i[7] & csr_raddr_i[6]);\n  assign _0598_ = _0597_ | _1506_;\n  assign _0599_ = _0598_ | _0596_;\n  assign _0600_ = csr_raddr_i[11] | ~(csr_raddr_i[10]);\n  assign _0601_ = _0600_ | _1510_;\n  assign _0602_ = _0601_ | _0599_;\n  assign _0603_ = csr_mtimecmp_q[0] & ~(_0602_);\n  assign _0604_ = csr_raddr_i[1] | ~(csr_raddr_i[0]);\n  assign _0605_ = _0604_ | _0595_;\n  assign _0606_ = csr_raddr_i[7] | csr_raddr_i[6];\n  assign _0607_ = _0606_ | _1506_;\n  assign _0608_ = _0607_ | _0605_;\n  assign _0609_ = _0608_ | _1512_;\n  assign _0610_ = misa_i[0] & ~(_0609_);\n  assign _0611_ = _0610_ | _0603_;\n  assign _0612_ = csr_raddr_i[5] | ~(csr_raddr_i[4]);\n  assign _0613_ = _0612_ | _0606_;\n  assign _0614_ = _0613_ | _1505_;\n  assign _0615_ = ~(csr_raddr_i[11] & csr_raddr_i[10]);\n  assign _0616_ = _0615_ | _1510_;\n  assign _0617_ = _0616_ | _0614_;\n  assign _0618_ = cpu_id_i[0] & ~(_0617_);\n  assign _0619_ = csr_raddr_i[6] | ~(csr_raddr_i[7]);\n  assign _0620_ = _0619_ | _1506_;\n  assign _0621_ = _0620_ | _0605_;\n  assign _0622_ = csr_raddr_i[9] | csr_raddr_i[8];\n  assign _0623_ = _0622_ | _0615_;\n  assign _0624_ = _0623_ | _0621_;\n  assign _0625_ = csr_mcycle_h_q[0] & ~(_0624_);\n  assign _0626_ = _0625_ | _0618_;\n  assign _0627_ = _0626_ | _0611_;\n  assign _0628_ = _0607_ | _0596_;\n  assign _0629_ = _0628_ | _0623_;\n  assign _0630_ = ~(_0623_ | _0608_);\n  assign _0631_ = _0629_ & ~(_0630_);\n  assign _0632_ = csr_mcycle_q[0] & ~(_0631_);\n  assign _0633_ = _0628_ | _1512_;\n  assign _0634_ = csr_sr_q[0] & ~(_0633_);\n  assign _0635_ = _0634_ | _0632_;\n  assign _0636_ = _0635_ | _0627_;\n  assign _0637_ = ~(csr_raddr_i[1] & csr_raddr_i[0]);\n  assign _0638_ = _0637_ | _0595_;\n  assign _0639_ = _0638_ | _1508_;\n  assign _0640_ = _0639_ | _1512_;\n  assign _0641_ = csr_mtval_q[0] & ~(_0640_);\n  assign _0642_ = csr_raddr_i[0] | ~(csr_raddr_i[1]);\n  assign _0643_ = _0642_ | _0595_;\n  assign _0644_ = _0643_ | _1508_;\n  assign _0645_ = _0644_ | _1512_;\n  assign _0646_ = csr_mcause_q[0] & ~(_0645_);\n  assign _0647_ = _0646_ | _0641_;\n  assign _0648_ = _0604_ | _1504_;\n  assign _0649_ = _0648_ | _0607_;\n  assign _0650_ = _0649_ | _1512_;\n  assign _0651_ = csr_mtvec_q[0] & ~(_0650_);\n  assign _0652_ = _0605_ | _1508_;\n  assign _0653_ = _0652_ | _1512_;\n  assign _0654_ = csr_mepc_q[0] & ~(_0653_);\n  assign _0655_ = _0654_ | _0651_;\n  assign _0656_ = _0655_ | _0647_;\n  assign _0657_ = _0596_ | _1508_;\n  assign _0658_ = _0657_ | _1512_;\n  assign _0659_ = csr_mscratch_q[0] & ~(_0658_);\n  assign _0660_ = _0659_ | _0656_;\n  assign _0661_ = _0660_ | _0636_;\n  assign _0662_ = ~(_0609_ & _0602_);\n  assign _0663_ = ~(_0624_ & _0617_);\n  assign _0664_ = _0663_ | _0662_;\n  assign _0665_ = _0607_ | _1505_;\n  assign _0666_ = _0665_ | _1512_;\n  assign _0667_ = ~(_0666_ & _0631_);\n  assign _0668_ = ~(_0633_ & _1513_);\n  assign _0669_ = _0668_ | _0667_;\n  assign _0670_ = _0669_ | _0664_;\n  assign _0671_ = ~(_0645_ & _0640_);\n  assign _0672_ = ~(_0653_ & _0650_);\n  assign _0673_ = _0672_ | _0671_;\n  assign _0674_ = _0673_ | ~(_0658_);\n  assign _0675_ = _0674_ | _0670_;\n  assign csr_rdata_o[0] = _0675_ & _0661_;\n  assign _0676_ = _0602_ | ~(csr_mtimecmp_q[1]);\n  assign _0677_ = misa_i[1] & ~(_0609_);\n  assign _0678_ = _0676_ & ~(_0677_);\n  assign _0679_ = cpu_id_i[1] & ~(_0617_);\n  assign _0680_ = csr_mcycle_h_q[1] & ~(_0624_);\n  assign _0681_ = _0680_ | _0679_;\n  assign _0682_ = _0678_ & ~(_0681_);\n  assign _0683_ = csr_mcycle_q[1] & ~(_0631_);\n  assign _0684_ = csr_mie_q[1] & ~(_0666_);\n  assign _0685_ = _0684_ | _0683_;\n  assign _0686_ = csr_mip_q[1] & ~(_1513_);\n  assign _0687_ = csr_sr_q[1] & ~(_0633_);\n  assign _0688_ = _0687_ | _0686_;\n  assign _0689_ = _0688_ | _0685_;\n  assign _0690_ = _0682_ & ~(_0689_);\n  assign _0691_ = csr_mtval_q[1] & ~(_0640_);\n  assign _0692_ = csr_mcause_q[1] & ~(_0645_);\n  assign _0693_ = _0692_ | _0691_;\n  assign _0694_ = csr_mtvec_q[1] & ~(_0650_);\n  assign _0695_ = csr_mepc_q[1] & ~(_0653_);\n  assign _0696_ = _0695_ | _0694_;\n  assign _0697_ = _0696_ | _0693_;\n  assign _0698_ = csr_mscratch_q[1] & ~(_0658_);\n  assign _0699_ = _0698_ | _0697_;\n  assign _0700_ = _0690_ & ~(_0699_);\n  assign csr_rdata_o[1] = _0675_ & ~(_0700_);\n  assign _0701_ = _0602_ | ~(csr_mtimecmp_q[2]);\n  assign _0702_ = misa_i[2] & ~(_0609_);\n  assign _0703_ = _0701_ & ~(_0702_);\n  assign _0704_ = cpu_id_i[2] & ~(_0617_);\n  assign _0705_ = csr_mcycle_h_q[2] & ~(_0624_);\n  assign _0706_ = _0705_ | _0704_;\n  assign _0707_ = _0703_ & ~(_0706_);\n  assign _0708_ = csr_mcycle_q[2] & ~(_0631_);\n  assign _0709_ = csr_sr_q[2] & ~(_0633_);\n  assign _0710_ = _0709_ | _0708_;\n  assign _0711_ = _0707_ & ~(_0710_);\n  assign _0712_ = csr_mtval_q[2] & ~(_0640_);\n  assign _0713_ = csr_mcause_q[2] & ~(_0645_);\n  assign _0714_ = _0713_ | _0712_;\n  assign _0715_ = csr_mtvec_q[2] & ~(_0650_);\n  assign _0716_ = csr_mepc_q[2] & ~(_0653_);\n  assign _0717_ = _0716_ | _0715_;\n  assign _0718_ = _0717_ | _0714_;\n  assign _0719_ = csr_mscratch_q[2] & ~(_0658_);\n  assign _0720_ = _0719_ | _0718_;\n  assign _0721_ = _0711_ & ~(_0720_);\n  assign csr_rdata_o[2] = _0675_ & ~(_0721_);\n  assign _0722_ = _0602_ | ~(csr_mtimecmp_q[3]);\n  assign _0723_ = misa_i[3] & ~(_0609_);\n  assign _0724_ = _0722_ & ~(_0723_);\n  assign _0725_ = cpu_id_i[3] & ~(_0617_);\n  assign _0726_ = csr_mcycle_h_q[3] & ~(_0624_);\n  assign _0727_ = _0726_ | _0725_;\n  assign _0728_ = _0724_ & ~(_0727_);\n  assign _0729_ = csr_mcycle_q[3] & ~(_0631_);\n  assign _0730_ = csr_mie_q[3] & ~(_0666_);\n  assign _0731_ = _0730_ | _0729_;\n  assign _0732_ = csr_mip_q[3] & ~(_1513_);\n  assign _0733_ = csr_sr_q[3] & ~(_0633_);\n  assign _0734_ = _0733_ | _0732_;\n  assign _0735_ = _0734_ | _0731_;\n  assign _0736_ = _0728_ & ~(_0735_);\n  assign _0737_ = csr_mtval_q[3] & ~(_0640_);\n  assign _0738_ = csr_mcause_q[3] & ~(_0645_);\n  assign _0739_ = _0738_ | _0737_;\n  assign _0740_ = csr_mtvec_q[3] & ~(_0650_);\n  assign _0741_ = csr_mepc_q[3] & ~(_0653_);\n  assign _0742_ = _0741_ | _0740_;\n  assign _0743_ = _0742_ | _0739_;\n  assign _0744_ = csr_mscratch_q[3] & ~(_0658_);\n  assign _0745_ = _0744_ | _0743_;\n  assign _0746_ = _0736_ & ~(_0745_);\n  assign csr_rdata_o[3] = _0675_ & ~(_0746_);\n  assign _0747_ = _0602_ | ~(csr_mtimecmp_q[4]);\n  assign _0748_ = misa_i[4] & ~(_0609_);\n  assign _0749_ = _0747_ & ~(_0748_);\n  assign _0750_ = cpu_id_i[4] & ~(_0617_);\n  assign _0751_ = csr_mcycle_h_q[4] & ~(_0624_);\n  assign _0752_ = _0751_ | _0750_;\n  assign _0753_ = _0749_ & ~(_0752_);\n  assign _0754_ = csr_mcycle_q[4] & ~(_0631_);\n  assign _0755_ = csr_sr_q[4] & ~(_0633_);\n  assign _0756_ = _0755_ | _0754_;\n  assign _0757_ = _0753_ & ~(_0756_);\n  assign _0758_ = csr_mtval_q[4] & ~(_0640_);\n  assign _0759_ = csr_mtvec_q[4] & ~(_0650_);\n  assign _0760_ = csr_mepc_q[4] & ~(_0653_);\n  assign _0761_ = _0760_ | _0759_;\n  assign _0762_ = _0761_ | _0758_;\n  assign _0763_ = csr_mscratch_q[4] & ~(_0658_);\n  assign _0764_ = _0763_ | _0762_;\n  assign _0765_ = _0757_ & ~(_0764_);\n  assign csr_rdata_o[4] = _0675_ & ~(_0765_);\n  assign _0766_ = _0602_ | ~(csr_mtimecmp_q[5]);\n  assign _0767_ = misa_i[5] & ~(_0609_);\n  assign _0768_ = _0766_ & ~(_0767_);\n  assign _0769_ = cpu_id_i[5] & ~(_0617_);\n  assign _0770_ = csr_mcycle_h_q[5] & ~(_0624_);\n  assign _0771_ = _0770_ | _0769_;\n  assign _0772_ = _0768_ & ~(_0771_);\n  assign _0773_ = csr_mcycle_q[5] & ~(_0631_);\n  assign _0774_ = csr_mie_q[5] & ~(_0666_);\n  assign _0775_ = _0774_ | _0773_;\n  assign _0776_ = csr_mip_q[5] & ~(_1513_);\n  assign _0777_ = csr_sr_q[5] & ~(_0633_);\n  assign _0778_ = _0777_ | _0776_;\n  assign _0779_ = _0778_ | _0775_;\n  assign _0780_ = _0772_ & ~(_0779_);\n  assign _0781_ = csr_mtval_q[5] & ~(_0640_);\n  assign _0782_ = csr_mtvec_q[5] & ~(_0650_);\n  assign _0783_ = csr_mepc_q[5] & ~(_0653_);\n  assign _0784_ = _0783_ | _0782_;\n  assign _0785_ = _0784_ | _0781_;\n  assign _0786_ = csr_mscratch_q[5] & ~(_0658_);\n  assign _0787_ = _0786_ | _0785_;\n  assign _0788_ = _0780_ & ~(_0787_);\n  assign csr_rdata_o[5] = _0675_ & ~(_0788_);\n  assign _0789_ = _0602_ | ~(csr_mtimecmp_q[6]);\n  assign _0790_ = misa_i[6] & ~(_0609_);\n  assign _0791_ = _0789_ & ~(_0790_);\n  assign _0792_ = cpu_id_i[6] & ~(_0617_);\n  assign _0793_ = csr_mcycle_h_q[6] & ~(_0624_);\n  assign _0794_ = _0793_ | _0792_;\n  assign _0795_ = _0791_ & ~(_0794_);\n  assign _0796_ = csr_mcycle_q[6] & ~(_0631_);\n  assign _0797_ = csr_sr_q[6] & ~(_0633_);\n  assign _0798_ = _0797_ | _0796_;\n  assign _0799_ = _0795_ & ~(_0798_);\n  assign _0800_ = csr_mtval_q[6] & ~(_0640_);\n  assign _0801_ = csr_mtvec_q[6] & ~(_0650_);\n  assign _0802_ = csr_mepc_q[6] & ~(_0653_);\n  assign _0803_ = _0802_ | _0801_;\n  assign _0804_ = _0803_ | _0800_;\n  assign _0805_ = csr_mscratch_q[6] & ~(_0658_);\n  assign _0806_ = _0805_ | _0804_;\n  assign _0807_ = _0799_ & ~(_0806_);\n  assign csr_rdata_o[6] = _0675_ & ~(_0807_);\n  assign _0808_ = _0602_ | ~(csr_mtimecmp_q[7]);\n  assign _0809_ = misa_i[7] & ~(_0609_);\n  assign _0810_ = _0808_ & ~(_0809_);\n  assign _0811_ = cpu_id_i[7] & ~(_0617_);\n  assign _0812_ = csr_mcycle_h_q[7] & ~(_0624_);\n  assign _0813_ = _0812_ | _0811_;\n  assign _0814_ = _0810_ & ~(_0813_);\n  assign _0815_ = csr_mcycle_q[7] & ~(_0631_);\n  assign _0816_ = csr_mie_q[7] & ~(_0666_);\n  assign _0817_ = _0816_ | _0815_;\n  assign _0818_ = csr_mip_q[7] & ~(_1513_);\n  assign _0819_ = csr_sr_q[7] & ~(_0633_);\n  assign _0820_ = _0819_ | _0818_;\n  assign _0821_ = _0820_ | _0817_;\n  assign _0822_ = _0814_ & ~(_0821_);\n  assign _0823_ = csr_mtval_q[7] & ~(_0640_);\n  assign _0824_ = csr_mtvec_q[7] & ~(_0650_);\n  assign _0825_ = csr_mepc_q[7] & ~(_0653_);\n  assign _0826_ = _0825_ | _0824_;\n  assign _0827_ = _0826_ | _0823_;\n  assign _0828_ = csr_mscratch_q[7] & ~(_0658_);\n  assign _0829_ = _0828_ | _0827_;\n  assign _0830_ = _0822_ & ~(_0829_);\n  assign csr_rdata_o[7] = _0675_ & ~(_0830_);\n  assign _0831_ = _0602_ | ~(csr_mtimecmp_q[8]);\n  assign _0832_ = misa_i[8] & ~(_0609_);\n  assign _0833_ = _0831_ & ~(_0832_);\n  assign _0834_ = cpu_id_i[8] & ~(_0617_);\n  assign _0835_ = csr_mcycle_h_q[8] & ~(_0624_);\n  assign _0836_ = _0835_ | _0834_;\n  assign _0837_ = _0833_ & ~(_0836_);\n  assign _0838_ = csr_mcycle_q[8] & ~(_0631_);\n  assign _0839_ = csr_sr_q[8] & ~(_0633_);\n  assign _0840_ = _0839_ | _0838_;\n  assign _0841_ = _0837_ & ~(_0840_);\n  assign _0842_ = csr_mtval_q[8] & ~(_0640_);\n  assign _0843_ = csr_mtvec_q[8] & ~(_0650_);\n  assign _0844_ = csr_mepc_q[8] & ~(_0653_);\n  assign _0845_ = _0844_ | _0843_;\n  assign _0846_ = _0845_ | _0842_;\n  assign _0847_ = csr_mscratch_q[8] & ~(_0658_);\n  assign _0848_ = _0847_ | _0846_;\n  assign _0849_ = _0841_ & ~(_0848_);\n  assign csr_rdata_o[8] = _0675_ & ~(_0849_);\n  assign _0850_ = _0602_ | ~(csr_mtimecmp_q[9]);\n  assign _0851_ = misa_i[9] & ~(_0609_);\n  assign _0852_ = _0850_ & ~(_0851_);\n  assign _0853_ = cpu_id_i[9] & ~(_0617_);\n  assign _0854_ = csr_mcycle_h_q[9] & ~(_0624_);\n  assign _0855_ = _0854_ | _0853_;\n  assign _0856_ = _0852_ & ~(_0855_);\n  assign _0857_ = csr_mcycle_q[9] & ~(_0631_);\n  assign _0858_ = csr_mie_q[9] & ~(_0666_);\n  assign _0859_ = _0858_ | _0857_;\n  assign _0860_ = csr_mip_q[9] & ~(_1513_);\n  assign _0861_ = csr_sr_q[9] & ~(_0633_);\n  assign _0862_ = _0861_ | _0860_;\n  assign _0863_ = _0862_ | _0859_;\n  assign _0864_ = _0856_ & ~(_0863_);\n  assign _0865_ = csr_mtval_q[9] & ~(_0640_);\n  assign _0866_ = csr_mtvec_q[9] & ~(_0650_);\n  assign _0867_ = csr_mepc_q[9] & ~(_0653_);\n  assign _0868_ = _0867_ | _0866_;\n  assign _0869_ = _0868_ | _0865_;\n  assign _0870_ = csr_mscratch_q[9] & ~(_0658_);\n  assign _0871_ = _0870_ | _0869_;\n  assign _0872_ = _0864_ & ~(_0871_);\n  assign csr_rdata_o[9] = _0675_ & ~(_0872_);\n  assign _0873_ = _0602_ | ~(csr_mtimecmp_q[10]);\n  assign _0874_ = misa_i[10] & ~(_0609_);\n  assign _0875_ = _0873_ & ~(_0874_);\n  assign _0876_ = cpu_id_i[10] & ~(_0617_);\n  assign _0877_ = csr_mcycle_h_q[10] & ~(_0624_);\n  assign _0878_ = _0877_ | _0876_;\n  assign _0879_ = _0875_ & ~(_0878_);\n  assign _0880_ = csr_mcycle_q[10] & ~(_0631_);\n  assign _0881_ = csr_sr_q[10] & ~(_0633_);\n  assign _0882_ = _0881_ | _0880_;\n  assign _0883_ = _0879_ & ~(_0882_);\n  assign _0884_ = csr_mtval_q[10] & ~(_0640_);\n  assign _0885_ = csr_mtvec_q[10] & ~(_0650_);\n  assign _0886_ = csr_mepc_q[10] & ~(_0653_);\n  assign _0887_ = _0886_ | _0885_;\n  assign _0888_ = _0887_ | _0884_;\n  assign _0889_ = csr_mscratch_q[10] & ~(_0658_);\n  assign _0890_ = _0889_ | _0888_;\n  assign _0891_ = _0883_ & ~(_0890_);\n  assign csr_rdata_o[10] = _0675_ & ~(_0891_);\n  assign _0892_ = _0602_ | ~(csr_mtimecmp_q[11]);\n  assign _0893_ = misa_i[11] & ~(_0609_);\n  assign _0894_ = _0892_ & ~(_0893_);\n  assign _0895_ = cpu_id_i[11] & ~(_0617_);\n  assign _0896_ = csr_mcycle_h_q[11] & ~(_0624_);\n  assign _0897_ = _0896_ | _0895_;\n  assign _0898_ = _0894_ & ~(_0897_);\n  assign _0899_ = csr_mcycle_q[11] & ~(_0631_);\n  assign _0900_ = csr_mie_q[11] & ~(_0666_);\n  assign _0901_ = _0900_ | _0899_;\n  assign _0902_ = csr_mip_q[11] & ~(_1513_);\n  assign _0903_ = csr_sr_q[11] & ~(_0633_);\n  assign _0904_ = _0903_ | _0902_;\n  assign _0905_ = _0904_ | _0901_;\n  assign _0906_ = _0898_ & ~(_0905_);\n  assign _0907_ = csr_mtval_q[11] & ~(_0640_);\n  assign _0908_ = csr_mtvec_q[11] & ~(_0650_);\n  assign _0909_ = csr_mepc_q[11] & ~(_0653_);\n  assign _0910_ = _0909_ | _0908_;\n  assign _0911_ = _0910_ | _0907_;\n  assign _0912_ = csr_mscratch_q[11] & ~(_0658_);\n  assign _0913_ = _0912_ | _0911_;\n  assign _0914_ = _0906_ & ~(_0913_);\n  assign csr_rdata_o[11] = _0675_ & ~(_0914_);\n  assign _0915_ = _0602_ | ~(csr_mtimecmp_q[12]);\n  assign _0916_ = misa_i[12] & ~(_0609_);\n  assign _0917_ = _0915_ & ~(_0916_);\n  assign _0918_ = cpu_id_i[12] & ~(_0617_);\n  assign _0919_ = csr_mcycle_h_q[12] & ~(_0624_);\n  assign _0920_ = _0919_ | _0918_;\n  assign _0921_ = _0917_ & ~(_0920_);\n  assign _0922_ = csr_mcycle_q[12] & ~(_0631_);\n  assign _0923_ = csr_sr_q[12] & ~(_0633_);\n  assign _0924_ = _0923_ | _0922_;\n  assign _0925_ = _0921_ & ~(_0924_);\n  assign _0926_ = csr_mtval_q[12] & ~(_0640_);\n  assign _0927_ = csr_mtvec_q[12] & ~(_0650_);\n  assign _0928_ = csr_mepc_q[12] & ~(_0653_);\n  assign _0929_ = _0928_ | _0927_;\n  assign _0930_ = _0929_ | _0926_;\n  assign _0931_ = csr_mscratch_q[12] & ~(_0658_);\n  assign _0932_ = _0931_ | _0930_;\n  assign _0933_ = _0925_ & ~(_0932_);\n  assign csr_rdata_o[12] = _0675_ & ~(_0933_);\n  assign _0934_ = _0602_ | ~(csr_mtimecmp_q[13]);\n  assign _0935_ = misa_i[13] & ~(_0609_);\n  assign _0936_ = _0934_ & ~(_0935_);\n  assign _0937_ = cpu_id_i[13] & ~(_0617_);\n  assign _0938_ = csr_mcycle_h_q[13] & ~(_0624_);\n  assign _0939_ = _0938_ | _0937_;\n  assign _0940_ = _0936_ & ~(_0939_);\n  assign _0941_ = csr_mcycle_q[13] & ~(_0631_);\n  assign _0942_ = csr_sr_q[13] & ~(_0633_);\n  assign _0943_ = _0942_ | _0941_;\n  assign _0944_ = _0940_ & ~(_0943_);\n  assign _0945_ = csr_mtval_q[13] & ~(_0640_);\n  assign _0946_ = csr_mtvec_q[13] & ~(_0650_);\n  assign _0947_ = csr_mepc_q[13] & ~(_0653_);\n  assign _0948_ = _0947_ | _0946_;\n  assign _0949_ = _0948_ | _0945_;\n  assign _0950_ = csr_mscratch_q[13] & ~(_0658_);\n  assign _0951_ = _0950_ | _0949_;\n  assign _0952_ = _0944_ & ~(_0951_);\n  assign csr_rdata_o[13] = _0675_ & ~(_0952_);\n  assign _0953_ = _0602_ | ~(csr_mtimecmp_q[14]);\n  assign _0954_ = misa_i[14] & ~(_0609_);\n  assign _0955_ = _0953_ & ~(_0954_);\n  assign _0956_ = cpu_id_i[14] & ~(_0617_);\n  assign _0957_ = csr_mcycle_h_q[14] & ~(_0624_);\n  assign _0958_ = _0957_ | _0956_;\n  assign _0959_ = _0955_ & ~(_0958_);\n  assign _0960_ = csr_mcycle_q[14] & ~(_0631_);\n  assign _0961_ = csr_sr_q[14] & ~(_0633_);\n  assign _0962_ = _0961_ | _0960_;\n  assign _0963_ = _0959_ & ~(_0962_);\n  assign _0964_ = csr_mtval_q[14] & ~(_0640_);\n  assign _0965_ = csr_mtvec_q[14] & ~(_0650_);\n  assign _0966_ = csr_mepc_q[14] & ~(_0653_);\n  assign _0967_ = _0966_ | _0965_;\n  assign _0968_ = _0967_ | _0964_;\n  assign _0969_ = csr_mscratch_q[14] & ~(_0658_);\n  assign _0970_ = _0969_ | _0968_;\n  assign _0971_ = _0963_ & ~(_0970_);\n  assign csr_rdata_o[14] = _0675_ & ~(_0971_);\n  assign _0972_ = _0602_ | ~(csr_mtimecmp_q[15]);\n  assign _0973_ = misa_i[15] & ~(_0609_);\n  assign _0974_ = _0972_ & ~(_0973_);\n  assign _0975_ = cpu_id_i[15] & ~(_0617_);\n  assign _0976_ = csr_mcycle_h_q[15] & ~(_0624_);\n  assign _0977_ = _0976_ | _0975_;\n  assign _0978_ = _0974_ & ~(_0977_);\n  assign _0979_ = csr_mcycle_q[15] & ~(_0631_);\n  assign _0980_ = csr_sr_q[15] & ~(_0633_);\n  assign _0981_ = _0980_ | _0979_;\n  assign _0982_ = _0978_ & ~(_0981_);\n  assign _0983_ = csr_mtval_q[15] & ~(_0640_);\n  assign _0984_ = csr_mtvec_q[15] & ~(_0650_);\n  assign _0985_ = csr_mepc_q[15] & ~(_0653_);\n  assign _0986_ = _0985_ | _0984_;\n  assign _0987_ = _0986_ | _0983_;\n  assign _0988_ = csr_mscratch_q[15] & ~(_0658_);\n  assign _0989_ = _0988_ | _0987_;\n  assign _0990_ = _0982_ & ~(_0989_);\n  assign csr_rdata_o[15] = _0675_ & ~(_0990_);\n  assign _0991_ = _0602_ | ~(csr_mtimecmp_q[16]);\n  assign _0992_ = misa_i[16] & ~(_0609_);\n  assign _0993_ = _0991_ & ~(_0992_);\n  assign _0994_ = cpu_id_i[16] & ~(_0617_);\n  assign _0995_ = csr_mcycle_h_q[16] & ~(_0624_);\n  assign _0996_ = _0995_ | _0994_;\n  assign _0997_ = _0993_ & ~(_0996_);\n  assign _0998_ = csr_mcycle_q[16] & ~(_0631_);\n  assign _0999_ = csr_sr_q[16] & ~(_0633_);\n  assign _1000_ = _0999_ | _0998_;\n  assign _1001_ = _0997_ & ~(_1000_);\n  assign _1002_ = csr_mtval_q[16] & ~(_0640_);\n  assign _1003_ = csr_mtvec_q[16] & ~(_0650_);\n  assign _1004_ = csr_mepc_q[16] & ~(_0653_);\n  assign _1005_ = _1004_ | _1003_;\n  assign _1006_ = _1005_ | _1002_;\n  assign _1007_ = csr_mscratch_q[16] & ~(_0658_);\n  assign _1008_ = _1007_ | _1006_;\n  assign _1009_ = _1001_ & ~(_1008_);\n  assign csr_rdata_o[16] = _0675_ & ~(_1009_);\n  assign _1010_ = _0602_ | ~(csr_mtimecmp_q[17]);\n  assign _1011_ = misa_i[17] & ~(_0609_);\n  assign _1012_ = _1010_ & ~(_1011_);\n  assign _1013_ = cpu_id_i[17] & ~(_0617_);\n  assign _1014_ = csr_mcycle_h_q[17] & ~(_0624_);\n  assign _1015_ = _1014_ | _1013_;\n  assign _1016_ = _1012_ & ~(_1015_);\n  assign _1017_ = csr_mcycle_q[17] & ~(_0631_);\n  assign _1018_ = csr_sr_q[17] & ~(_0633_);\n  assign _1019_ = _1018_ | _1017_;\n  assign _1020_ = _1016_ & ~(_1019_);\n  assign _1021_ = csr_mtval_q[17] & ~(_0640_);\n  assign _1022_ = csr_mtvec_q[17] & ~(_0650_);\n  assign _1023_ = csr_mepc_q[17] & ~(_0653_);\n  assign _1024_ = _1023_ | _1022_;\n  assign _1025_ = _1024_ | _1021_;\n  assign _1026_ = csr_mscratch_q[17] & ~(_0658_);\n  assign _1027_ = _1026_ | _1025_;\n  assign _1028_ = _1020_ & ~(_1027_);\n  assign csr_rdata_o[17] = _0675_ & ~(_1028_);\n  assign _1029_ = _0602_ | ~(csr_mtimecmp_q[18]);\n  assign _1030_ = misa_i[18] & ~(_0609_);\n  assign _1031_ = _1029_ & ~(_1030_);\n  assign _1032_ = cpu_id_i[18] & ~(_0617_);\n  assign _1033_ = csr_mcycle_h_q[18] & ~(_0624_);\n  assign _1034_ = _1033_ | _1032_;\n  assign _1035_ = _1031_ & ~(_1034_);\n  assign _1036_ = csr_mcycle_q[18] & ~(_0631_);\n  assign _1037_ = csr_sr_q[18] & ~(_0633_);\n  assign _1038_ = _1037_ | _1036_;\n  assign _1039_ = _1035_ & ~(_1038_);\n  assign _1040_ = csr_mtval_q[18] & ~(_0640_);\n  assign _1041_ = csr_mtvec_q[18] & ~(_0650_);\n  assign _1042_ = csr_mepc_q[18] & ~(_0653_);\n  assign _1043_ = _1042_ | _1041_;\n  assign _1044_ = _1043_ | _1040_;\n  assign _1045_ = csr_mscratch_q[18] & ~(_0658_);\n  assign _1046_ = _1045_ | _1044_;\n  assign _1047_ = _1039_ & ~(_1046_);\n  assign csr_rdata_o[18] = _0675_ & ~(_1047_);\n  assign _1048_ = _0602_ | ~(csr_mtimecmp_q[19]);\n  assign _1049_ = misa_i[19] & ~(_0609_);\n  assign _1050_ = _1048_ & ~(_1049_);\n  assign _1051_ = cpu_id_i[19] & ~(_0617_);\n  assign _1052_ = csr_mcycle_h_q[19] & ~(_0624_);\n  assign _1053_ = _1052_ | _1051_;\n  assign _1054_ = _1050_ & ~(_1053_);\n  assign _1055_ = csr_mcycle_q[19] & ~(_0631_);\n  assign _1056_ = csr_sr_q[19] & ~(_0633_);\n  assign _1057_ = _1056_ | _1055_;\n  assign _1058_ = _1054_ & ~(_1057_);\n  assign _1059_ = csr_mtval_q[19] & ~(_0640_);\n  assign _1060_ = csr_mtvec_q[19] & ~(_0650_);\n  assign _1061_ = csr_mepc_q[19] & ~(_0653_);\n  assign _1062_ = _1061_ | _1060_;\n  assign _1063_ = _1062_ | _1059_;\n  assign _1064_ = csr_mscratch_q[19] & ~(_0658_);\n  assign _1065_ = _1064_ | _1063_;\n  assign _1066_ = _1058_ & ~(_1065_);\n  assign csr_rdata_o[19] = _0675_ & ~(_1066_);\n  assign _1067_ = _0602_ | ~(csr_mtimecmp_q[20]);\n  assign _1068_ = misa_i[20] & ~(_0609_);\n  assign _1069_ = _1067_ & ~(_1068_);\n  assign _1070_ = cpu_id_i[20] & ~(_0617_);\n  assign _1071_ = csr_mcycle_h_q[20] & ~(_0624_);\n  assign _1072_ = _1071_ | _1070_;\n  assign _1073_ = _1069_ & ~(_1072_);\n  assign _1074_ = csr_mcycle_q[20] & ~(_0631_);\n  assign _1075_ = csr_sr_q[20] & ~(_0633_);\n  assign _1076_ = _1075_ | _1074_;\n  assign _1077_ = _1073_ & ~(_1076_);\n  assign _1078_ = csr_mtval_q[20] & ~(_0640_);\n  assign _1079_ = csr_mtvec_q[20] & ~(_0650_);\n  assign _1080_ = csr_mepc_q[20] & ~(_0653_);\n  assign _1081_ = _1080_ | _1079_;\n  assign _1082_ = _1081_ | _1078_;\n  assign _1083_ = csr_mscratch_q[20] & ~(_0658_);\n  assign _1084_ = _1083_ | _1082_;\n  assign _1085_ = _1077_ & ~(_1084_);\n  assign csr_rdata_o[20] = _0675_ & ~(_1085_);\n  assign _1086_ = _0602_ | ~(csr_mtimecmp_q[21]);\n  assign _1087_ = misa_i[21] & ~(_0609_);\n  assign _1088_ = _1086_ & ~(_1087_);\n  assign _1089_ = cpu_id_i[21] & ~(_0617_);\n  assign _1090_ = csr_mcycle_h_q[21] & ~(_0624_);\n  assign _1091_ = _1090_ | _1089_;\n  assign _1092_ = _1088_ & ~(_1091_);\n  assign _1093_ = csr_mcycle_q[21] & ~(_0631_);\n  assign _1094_ = csr_sr_q[21] & ~(_0633_);\n  assign _1095_ = _1094_ | _1093_;\n  assign _1096_ = _1092_ & ~(_1095_);\n  assign _1097_ = csr_mtval_q[21] & ~(_0640_);\n  assign _1098_ = csr_mtvec_q[21] & ~(_0650_);\n  assign _1099_ = csr_mepc_q[21] & ~(_0653_);\n  assign _1100_ = _1099_ | _1098_;\n  assign _1101_ = _1100_ | _1097_;\n  assign _1102_ = csr_mscratch_q[21] & ~(_0658_);\n  assign _1103_ = _1102_ | _1101_;\n  assign _1104_ = _1096_ & ~(_1103_);\n  assign csr_rdata_o[21] = _0675_ & ~(_1104_);\n  assign _1105_ = _0602_ | ~(csr_mtimecmp_q[22]);\n  assign _1106_ = misa_i[22] & ~(_0609_);\n  assign _1107_ = _1105_ & ~(_1106_);\n  assign _1108_ = cpu_id_i[22] & ~(_0617_);\n  assign _1109_ = csr_mcycle_h_q[22] & ~(_0624_);\n  assign _1110_ = _1109_ | _1108_;\n  assign _1111_ = _1107_ & ~(_1110_);\n  assign _1112_ = csr_mcycle_q[22] & ~(_0631_);\n  assign _1113_ = csr_sr_q[22] & ~(_0633_);\n  assign _1114_ = _1113_ | _1112_;\n  assign _1115_ = _1111_ & ~(_1114_);\n  assign _1116_ = csr_mtval_q[22] & ~(_0640_);\n  assign _1117_ = csr_mtvec_q[22] & ~(_0650_);\n  assign _1118_ = csr_mepc_q[22] & ~(_0653_);\n  assign _1119_ = _1118_ | _1117_;\n  assign _1120_ = _1119_ | _1116_;\n  assign _1121_ = csr_mscratch_q[22] & ~(_0658_);\n  assign _1122_ = _1121_ | _1120_;\n  assign _1123_ = _1115_ & ~(_1122_);\n  assign csr_rdata_o[22] = _0675_ & ~(_1123_);\n  assign _1124_ = _0602_ | ~(csr_mtimecmp_q[23]);\n  assign _1125_ = misa_i[23] & ~(_0609_);\n  assign _1126_ = _1124_ & ~(_1125_);\n  assign _1127_ = cpu_id_i[23] & ~(_0617_);\n  assign _1128_ = csr_mcycle_h_q[23] & ~(_0624_);\n  assign _1129_ = _1128_ | _1127_;\n  assign _1130_ = _1126_ & ~(_1129_);\n  assign _1131_ = csr_mcycle_q[23] & ~(_0631_);\n  assign _1132_ = csr_sr_q[23] & ~(_0633_);\n  assign _1133_ = _1132_ | _1131_;\n  assign _1134_ = _1130_ & ~(_1133_);\n  assign _1135_ = csr_mtval_q[23] & ~(_0640_);\n  assign _1136_ = csr_mtvec_q[23] & ~(_0650_);\n  assign _1137_ = csr_mepc_q[23] & ~(_0653_);\n  assign _1138_ = _1137_ | _1136_;\n  assign _1139_ = _1138_ | _1135_;\n  assign _1140_ = csr_mscratch_q[23] & ~(_0658_);\n  assign _1141_ = _1140_ | _1139_;\n  assign _1142_ = _1134_ & ~(_1141_);\n  assign csr_rdata_o[23] = _0675_ & ~(_1142_);\n  assign _1143_ = _0602_ | ~(csr_mtimecmp_q[24]);\n  assign _1144_ = misa_i[24] & ~(_0609_);\n  assign _1145_ = _1143_ & ~(_1144_);\n  assign _1146_ = cpu_id_i[24] & ~(_0617_);\n  assign _1147_ = csr_mcycle_h_q[24] & ~(_0624_);\n  assign _1148_ = _1147_ | _1146_;\n  assign _1149_ = _1145_ & ~(_1148_);\n  assign _1150_ = csr_mcycle_q[24] & ~(_0631_);\n  assign _1151_ = csr_sr_q[24] & ~(_0633_);\n  assign _1152_ = _1151_ | _1150_;\n  assign _1153_ = _1149_ & ~(_1152_);\n  assign _1154_ = csr_mtval_q[24] & ~(_0640_);\n  assign _1155_ = csr_mtvec_q[24] & ~(_0650_);\n  assign _1156_ = csr_mepc_q[24] & ~(_0653_);\n  assign _1157_ = _1156_ | _1155_;\n  assign _1158_ = _1157_ | _1154_;\n  assign _1159_ = csr_mscratch_q[24] & ~(_0658_);\n  assign _1160_ = _1159_ | _1158_;\n  assign _1161_ = _1153_ & ~(_1160_);\n  assign csr_rdata_o[24] = _0675_ & ~(_1161_);\n  assign _1162_ = _0602_ | ~(csr_mtimecmp_q[25]);\n  assign _1163_ = misa_i[25] & ~(_0609_);\n  assign _1164_ = _1162_ & ~(_1163_);\n  assign _1165_ = cpu_id_i[25] & ~(_0617_);\n  assign _1166_ = csr_mcycle_h_q[25] & ~(_0624_);\n  assign _1167_ = _1166_ | _1165_;\n  assign _1168_ = _1164_ & ~(_1167_);\n  assign _1169_ = csr_mcycle_q[25] & ~(_0631_);\n  assign _1170_ = csr_sr_q[25] & ~(_0633_);\n  assign _1171_ = _1170_ | _1169_;\n  assign _1172_ = _1168_ & ~(_1171_);\n  assign _1173_ = csr_mtval_q[25] & ~(_0640_);\n  assign _1174_ = csr_mtvec_q[25] & ~(_0650_);\n  assign _1175_ = csr_mepc_q[25] & ~(_0653_);\n  assign _1176_ = _1175_ | _1174_;\n  assign _1177_ = _1176_ | _1173_;\n  assign _1178_ = csr_mscratch_q[25] & ~(_0658_);\n  assign _1179_ = _1178_ | _1177_;\n  assign _1180_ = _1172_ & ~(_1179_);\n  assign csr_rdata_o[25] = _0675_ & ~(_1180_);\n  assign _1181_ = _0602_ | ~(csr_mtimecmp_q[26]);\n  assign _1182_ = misa_i[26] & ~(_0609_);\n  assign _1183_ = _1181_ & ~(_1182_);\n  assign _1184_ = cpu_id_i[26] & ~(_0617_);\n  assign _1185_ = csr_mcycle_h_q[26] & ~(_0624_);\n  assign _1186_ = _1185_ | _1184_;\n  assign _1187_ = _1183_ & ~(_1186_);\n  assign _1188_ = csr_mcycle_q[26] & ~(_0631_);\n  assign _1189_ = csr_sr_q[26] & ~(_0633_);\n  assign _1190_ = _1189_ | _1188_;\n  assign _1191_ = _1187_ & ~(_1190_);\n  assign _1192_ = csr_mtval_q[26] & ~(_0640_);\n  assign _1193_ = csr_mtvec_q[26] & ~(_0650_);\n  assign _1194_ = csr_mepc_q[26] & ~(_0653_);\n  assign _1195_ = _1194_ | _1193_;\n  assign _1196_ = _1195_ | _1192_;\n  assign _1197_ = csr_mscratch_q[26] & ~(_0658_);\n  assign _1198_ = _1197_ | _1196_;\n  assign _1199_ = _1191_ & ~(_1198_);\n  assign csr_rdata_o[26] = _0675_ & ~(_1199_);\n  assign _1200_ = _0602_ | ~(csr_mtimecmp_q[27]);\n  assign _1201_ = misa_i[27] & ~(_0609_);\n  assign _1202_ = _1200_ & ~(_1201_);\n  assign _1203_ = cpu_id_i[27] & ~(_0617_);\n  assign _1204_ = csr_mcycle_h_q[27] & ~(_0624_);\n  assign _1205_ = _1204_ | _1203_;\n  assign _1206_ = _1202_ & ~(_1205_);\n  assign _1207_ = csr_mcycle_q[27] & ~(_0631_);\n  assign _1208_ = csr_sr_q[27] & ~(_0633_);\n  assign _1209_ = _1208_ | _1207_;\n  assign _1210_ = _1206_ & ~(_1209_);\n  assign _1211_ = csr_mtval_q[27] & ~(_0640_);\n  assign _1212_ = csr_mtvec_q[27] & ~(_0650_);\n  assign _1213_ = csr_mepc_q[27] & ~(_0653_);\n  assign _1214_ = _1213_ | _1212_;\n  assign _1215_ = _1214_ | _1211_;\n  assign _1216_ = csr_mscratch_q[27] & ~(_0658_);\n  assign _1217_ = _1216_ | _1215_;\n  assign _1218_ = _1210_ & ~(_1217_);\n  assign csr_rdata_o[27] = _0675_ & ~(_1218_);\n  assign _1219_ = _0602_ | ~(csr_mtimecmp_q[28]);\n  assign _1220_ = misa_i[28] & ~(_0609_);\n  assign _1221_ = _1219_ & ~(_1220_);\n  assign _1222_ = cpu_id_i[28] & ~(_0617_);\n  assign _1223_ = csr_mcycle_h_q[28] & ~(_0624_);\n  assign _1224_ = _1223_ | _1222_;\n  assign _1225_ = _1221_ & ~(_1224_);\n  assign _1226_ = csr_mcycle_q[28] & ~(_0631_);\n  assign _1227_ = csr_sr_q[28] & ~(_0633_);\n  assign _1228_ = _1227_ | _1226_;\n  assign _1229_ = _1225_ & ~(_1228_);\n  assign _1230_ = csr_mtval_q[28] & ~(_0640_);\n  assign _1231_ = csr_mtvec_q[28] & ~(_0650_);\n  assign _1232_ = csr_mepc_q[28] & ~(_0653_);\n  assign _1233_ = _1232_ | _1231_;\n  assign _1234_ = _1233_ | _1230_;\n  assign _1235_ = csr_mscratch_q[28] & ~(_0658_);\n  assign _1236_ = _1235_ | _1234_;\n  assign _1237_ = _1229_ & ~(_1236_);\n  assign csr_rdata_o[28] = _0675_ & ~(_1237_);\n  assign _1238_ = _0602_ | ~(csr_mtimecmp_q[29]);\n  assign _1239_ = misa_i[29] & ~(_0609_);\n  assign _1240_ = _1238_ & ~(_1239_);\n  assign _1241_ = cpu_id_i[29] & ~(_0617_);\n  assign _1242_ = csr_mcycle_h_q[29] & ~(_0624_);\n  assign _1243_ = _1242_ | _1241_;\n  assign _1244_ = _1240_ & ~(_1243_);\n  assign _1245_ = csr_mcycle_q[29] & ~(_0631_);\n  assign _1246_ = csr_sr_q[29] & ~(_0633_);\n  assign _1247_ = _1246_ | _1245_;\n  assign _1248_ = _1244_ & ~(_1247_);\n  assign _1249_ = csr_mtval_q[29] & ~(_0640_);\n  assign _1250_ = csr_mtvec_q[29] & ~(_0650_);\n  assign _1251_ = csr_mepc_q[29] & ~(_0653_);\n  assign _1252_ = _1251_ | _1250_;\n  assign _1253_ = _1252_ | _1249_;\n  assign _1254_ = csr_mscratch_q[29] & ~(_0658_);\n  assign _1255_ = _1254_ | _1253_;\n  assign _1256_ = _1248_ & ~(_1255_);\n  assign csr_rdata_o[29] = _0675_ & ~(_1256_);\n  assign _1257_ = _0602_ | ~(csr_mtimecmp_q[30]);\n  assign _1258_ = misa_i[30] & ~(_0609_);\n  assign _1259_ = _1257_ & ~(_1258_);\n  assign _1260_ = cpu_id_i[30] & ~(_0617_);\n  assign _1261_ = csr_mcycle_h_q[30] & ~(_0624_);\n  assign _1262_ = _1261_ | _1260_;\n  assign _1263_ = _1259_ & ~(_1262_);\n  assign _1264_ = csr_mcycle_q[30] & ~(_0631_);\n  assign _1265_ = csr_sr_q[30] & ~(_0633_);\n  assign _1266_ = _1265_ | _1264_;\n  assign _1267_ = _1263_ & ~(_1266_);\n  assign _1268_ = csr_mtval_q[30] & ~(_0640_);\n  assign _1269_ = csr_mtvec_q[30] & ~(_0650_);\n  assign _1270_ = csr_mepc_q[30] & ~(_0653_);\n  assign _1271_ = _1270_ | _1269_;\n  assign _1272_ = _1271_ | _1268_;\n  assign _1273_ = csr_mscratch_q[30] & ~(_0658_);\n  assign _1274_ = _1273_ | _1272_;\n  assign _1275_ = _1267_ & ~(_1274_);\n  assign csr_rdata_o[30] = _0675_ & ~(_1275_);\n  assign _1276_ = _0602_ | ~(csr_mtimecmp_q[31]);\n  assign _1277_ = misa_i[31] & ~(_0609_);\n  assign _1278_ = _1276_ & ~(_1277_);\n  assign _1279_ = cpu_id_i[31] & ~(_0617_);\n  assign _1280_ = csr_mcycle_h_q[31] & ~(_0624_);\n  assign _1281_ = _1280_ | _1279_;\n  assign _1282_ = _1278_ & ~(_1281_);\n  assign _1283_ = csr_mcycle_q[31] & ~(_0631_);\n  assign _1284_ = csr_sr_q[31] & ~(_0633_);\n  assign _1285_ = _1284_ | _1283_;\n  assign _1286_ = _1282_ & ~(_1285_);\n  assign _1287_ = csr_mtval_q[31] & ~(_0640_);\n  assign _1288_ = csr_mcause_q[31] & ~(_0645_);\n  assign _1289_ = _1288_ | _1287_;\n  assign _1290_ = csr_mtvec_q[31] & ~(_0650_);\n  assign _1291_ = csr_mepc_q[31] & ~(_0653_);\n  assign _1292_ = _1291_ | _1290_;\n  assign _1293_ = _1292_ | _1289_;\n  assign _1294_ = csr_mscratch_q[31] & ~(_0658_);\n  reg \\csr_mip_next_q_reg[7] ;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\csr_mip_next_q_reg[7]  <= 1'h0;\n    else \\csr_mip_next_q_reg[7]  <= _0000_[7];\n  assign csr_mip_next_q[7] = \\csr_mip_next_q_reg[7] ;\n  reg \\csr_mip_next_q_reg[11] ;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\csr_mip_next_q_reg[11]  <= 1'h0;\n    else \\csr_mip_next_q_reg[11]  <= _0000_[11];\n  assign csr_mip_next_q[11] = \\csr_mip_next_q_reg[11] ;\n  reg \\csr_mcause_q_reg[0] ;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\csr_mcause_q_reg[0]  <= 1'h0;\n    else if (_0013_) \\csr_mcause_q_reg[0]  <= csr_mcause_r[0];\n  assign csr_mcause_q[0] = \\csr_mcause_q_reg[0] ;\n  reg \\csr_mcause_q_reg[1] ;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\csr_mcause_q_reg[1]  <= 1'h0;\n    else if (_0013_) \\csr_mcause_q_reg[1]  <= csr_mcause_r[1];\n  assign csr_mcause_q[1] = \\csr_mcause_q_reg[1] ;\n  reg \\csr_mcause_q_reg[2] ;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\csr_mcause_q_reg[2]  <= 1'h0;\n    else if (_0013_) \\csr_mcause_q_reg[2]  <= csr_mcause_r[2];\n  assign csr_mcause_q[2] = \\csr_mcause_q_reg[2] ;\n  reg \\csr_mcause_q_reg[3] ;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\csr_mcause_q_reg[3]  <= 1'h0;\n    else if (_0013_) \\csr_mcause_q_reg[3]  <= csr_mcause_r[3];\n  assign csr_mcause_q[3] = \\csr_mcause_q_reg[3] ;\n  reg \\csr_mcause_q_reg[31] ;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\csr_mcause_q_reg[31]  <= 1'h0;\n    else if (_0013_) \\csr_mcause_q_reg[31]  <= csr_mcause_r[31];\n  assign csr_mcause_q[31] = \\csr_mcause_q_reg[31] ;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mip_q[7] <= 1'h0;\n    else csr_mip_q[7] <= csr_mip_r[7];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mip_q[11] <= 1'h0;\n    else csr_mip_q[11] <= csr_mip_r[11];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mip_q[0] <= 1'h0;\n    else if (_0015_) csr_mip_q[0] <= _1569_[0];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mip_q[1] <= 1'h0;\n    else if (_0015_) csr_mip_q[1] <= _1569_[1];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mip_q[2] <= 1'h0;\n    else if (_0015_) csr_mip_q[2] <= _1569_[2];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mip_q[3] <= 1'h0;\n    else if (_0015_) csr_mip_q[3] <= _1569_[3];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mip_q[4] <= 1'h0;\n    else if (_0015_) csr_mip_q[4] <= _1569_[4];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mip_q[5] <= 1'h0;\n    else if (_0015_) csr_mip_q[5] <= _1569_[5];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mip_q[6] <= 1'h0;\n    else if (_0015_) csr_mip_q[6] <= _1569_[6];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mip_q[8] <= 1'h0;\n    else if (_0015_) csr_mip_q[8] <= _1569_[8];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mip_q[9] <= 1'h0;\n    else if (_0015_) csr_mip_q[9] <= _1569_[9];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mip_q[10] <= 1'h0;\n    else if (_0015_) csr_mip_q[10] <= _1569_[10];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mip_q[12] <= 1'h0;\n    else if (_0015_) csr_mip_q[12] <= _1569_[12];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mip_q[13] <= 1'h0;\n    else if (_0015_) csr_mip_q[13] <= _1569_[13];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mip_q[14] <= 1'h0;\n    else if (_0015_) csr_mip_q[14] <= _1569_[14];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mip_q[15] <= 1'h0;\n    else if (_0015_) csr_mip_q[15] <= _1569_[15];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mip_q[16] <= 1'h0;\n    else if (_0015_) csr_mip_q[16] <= _1569_[16];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mip_q[17] <= 1'h0;\n    else if (_0015_) csr_mip_q[17] <= _1569_[17];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mip_q[18] <= 1'h0;\n    else if (_0015_) csr_mip_q[18] <= _1569_[18];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mip_q[19] <= 1'h0;\n    else if (_0015_) csr_mip_q[19] <= _1569_[19];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mip_q[20] <= 1'h0;\n    else if (_0015_) csr_mip_q[20] <= _1569_[20];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mip_q[21] <= 1'h0;\n    else if (_0015_) csr_mip_q[21] <= _1569_[21];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mip_q[22] <= 1'h0;\n    else if (_0015_) csr_mip_q[22] <= _1569_[22];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mip_q[23] <= 1'h0;\n    else if (_0015_) csr_mip_q[23] <= _1569_[23];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mip_q[24] <= 1'h0;\n    else if (_0015_) csr_mip_q[24] <= _1569_[24];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mip_q[25] <= 1'h0;\n    else if (_0015_) csr_mip_q[25] <= _1569_[25];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mip_q[26] <= 1'h0;\n    else if (_0015_) csr_mip_q[26] <= _1569_[26];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mip_q[27] <= 1'h0;\n    else if (_0015_) csr_mip_q[27] <= _1569_[27];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mip_q[28] <= 1'h0;\n    else if (_0015_) csr_mip_q[28] <= _1569_[28];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mip_q[29] <= 1'h0;\n    else if (_0015_) csr_mip_q[29] <= _1569_[29];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mip_q[30] <= 1'h0;\n    else if (_0015_) csr_mip_q[30] <= _1569_[30];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mip_q[31] <= 1'h0;\n    else if (_0015_) csr_mip_q[31] <= _1569_[31];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_sr_q[0] <= 1'h0;\n    else if (_0012_) csr_sr_q[0] <= csr_wdata_i[0];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_sr_q[4] <= 1'h0;\n    else if (_0012_) csr_sr_q[4] <= csr_wdata_i[4];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_sr_q[18] <= 1'h0;\n    else if (_0012_) csr_sr_q[18] <= csr_wdata_i[18];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mepc_q[0] <= 1'h0;\n    else if (_0014_) csr_mepc_q[0] <= csr_mepc_r[0];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mepc_q[1] <= 1'h0;\n    else if (_0014_) csr_mepc_q[1] <= csr_mepc_r[1];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mepc_q[2] <= 1'h0;\n    else if (_0014_) csr_mepc_q[2] <= csr_mepc_r[2];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mepc_q[3] <= 1'h0;\n    else if (_0014_) csr_mepc_q[3] <= csr_mepc_r[3];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mepc_q[4] <= 1'h0;\n    else if (_0014_) csr_mepc_q[4] <= csr_mepc_r[4];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mepc_q[5] <= 1'h0;\n    else if (_0014_) csr_mepc_q[5] <= csr_mepc_r[5];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mepc_q[6] <= 1'h0;\n    else if (_0014_) csr_mepc_q[6] <= csr_mepc_r[6];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mepc_q[7] <= 1'h0;\n    else if (_0014_) csr_mepc_q[7] <= csr_mepc_r[7];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mepc_q[8] <= 1'h0;\n    else if (_0014_) csr_mepc_q[8] <= csr_mepc_r[8];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mepc_q[9] <= 1'h0;\n    else if (_0014_) csr_mepc_q[9] <= csr_mepc_r[9];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mepc_q[10] <= 1'h0;\n    else if (_0014_) csr_mepc_q[10] <= csr_mepc_r[10];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mepc_q[11] <= 1'h0;\n    else if (_0014_) csr_mepc_q[11] <= csr_mepc_r[11];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mepc_q[12] <= 1'h0;\n    else if (_0014_) csr_mepc_q[12] <= csr_mepc_r[12];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mepc_q[13] <= 1'h0;\n    else if (_0014_) csr_mepc_q[13] <= csr_mepc_r[13];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mepc_q[14] <= 1'h0;\n    else if (_0014_) csr_mepc_q[14] <= csr_mepc_r[14];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mepc_q[15] <= 1'h0;\n    else if (_0014_) csr_mepc_q[15] <= csr_mepc_r[15];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mepc_q[16] <= 1'h0;\n    else if (_0014_) csr_mepc_q[16] <= csr_mepc_r[16];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mepc_q[17] <= 1'h0;\n    else if (_0014_) csr_mepc_q[17] <= csr_mepc_r[17];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mepc_q[18] <= 1'h0;\n    else if (_0014_) csr_mepc_q[18] <= csr_mepc_r[18];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mepc_q[19] <= 1'h0;\n    else if (_0014_) csr_mepc_q[19] <= csr_mepc_r[19];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mepc_q[20] <= 1'h0;\n    else if (_0014_) csr_mepc_q[20] <= csr_mepc_r[20];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mepc_q[21] <= 1'h0;\n    else if (_0014_) csr_mepc_q[21] <= csr_mepc_r[21];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mepc_q[22] <= 1'h0;\n    else if (_0014_) csr_mepc_q[22] <= csr_mepc_r[22];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mepc_q[23] <= 1'h0;\n    else if (_0014_) csr_mepc_q[23] <= csr_mepc_r[23];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mepc_q[24] <= 1'h0;\n    else if (_0014_) csr_mepc_q[24] <= csr_mepc_r[24];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mepc_q[25] <= 1'h0;\n    else if (_0014_) csr_mepc_q[25] <= csr_mepc_r[25];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mepc_q[26] <= 1'h0;\n    else if (_0014_) csr_mepc_q[26] <= csr_mepc_r[26];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mepc_q[27] <= 1'h0;\n    else if (_0014_) csr_mepc_q[27] <= csr_mepc_r[27];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mepc_q[28] <= 1'h0;\n    else if (_0014_) csr_mepc_q[28] <= csr_mepc_r[28];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mepc_q[29] <= 1'h0;\n    else if (_0014_) csr_mepc_q[29] <= csr_mepc_r[29];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mepc_q[30] <= 1'h0;\n    else if (_0014_) csr_mepc_q[30] <= csr_mepc_r[30];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mepc_q[31] <= 1'h0;\n    else if (_0014_) csr_mepc_q[31] <= csr_mepc_r[31];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_sr_q[1] <= 1'h0;\n    else if (_0011_) csr_sr_q[1] <= csr_sr_r[1];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_sr_q[5] <= 1'h0;\n    else if (_0011_) csr_sr_q[5] <= csr_sr_r[5];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_sr_q[8] <= 1'h0;\n    else if (_0011_) csr_sr_q[8] <= csr_sr_r[8];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtvec_q[0] <= 1'h0;\n    else if (_0010_) csr_mtvec_q[0] <= csr_wdata_i[0];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtvec_q[1] <= 1'h0;\n    else if (_0010_) csr_mtvec_q[1] <= csr_wdata_i[1];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtvec_q[2] <= 1'h0;\n    else if (_0010_) csr_mtvec_q[2] <= csr_wdata_i[2];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtvec_q[3] <= 1'h0;\n    else if (_0010_) csr_mtvec_q[3] <= csr_wdata_i[3];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtvec_q[4] <= 1'h0;\n    else if (_0010_) csr_mtvec_q[4] <= csr_wdata_i[4];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtvec_q[5] <= 1'h0;\n    else if (_0010_) csr_mtvec_q[5] <= csr_wdata_i[5];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtvec_q[6] <= 1'h0;\n    else if (_0010_) csr_mtvec_q[6] <= csr_wdata_i[6];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtvec_q[7] <= 1'h0;\n    else if (_0010_) csr_mtvec_q[7] <= csr_wdata_i[7];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtvec_q[8] <= 1'h0;\n    else if (_0010_) csr_mtvec_q[8] <= csr_wdata_i[8];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtvec_q[9] <= 1'h0;\n    else if (_0010_) csr_mtvec_q[9] <= csr_wdata_i[9];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtvec_q[10] <= 1'h0;\n    else if (_0010_) csr_mtvec_q[10] <= csr_wdata_i[10];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtvec_q[11] <= 1'h0;\n    else if (_0010_) csr_mtvec_q[11] <= csr_wdata_i[11];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtvec_q[12] <= 1'h0;\n    else if (_0010_) csr_mtvec_q[12] <= csr_wdata_i[12];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtvec_q[13] <= 1'h0;\n    else if (_0010_) csr_mtvec_q[13] <= csr_wdata_i[13];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtvec_q[14] <= 1'h0;\n    else if (_0010_) csr_mtvec_q[14] <= csr_wdata_i[14];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtvec_q[15] <= 1'h0;\n    else if (_0010_) csr_mtvec_q[15] <= csr_wdata_i[15];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtvec_q[16] <= 1'h0;\n    else if (_0010_) csr_mtvec_q[16] <= csr_wdata_i[16];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtvec_q[17] <= 1'h0;\n    else if (_0010_) csr_mtvec_q[17] <= csr_wdata_i[17];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtvec_q[18] <= 1'h0;\n    else if (_0010_) csr_mtvec_q[18] <= csr_wdata_i[18];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtvec_q[19] <= 1'h0;\n    else if (_0010_) csr_mtvec_q[19] <= csr_wdata_i[19];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtvec_q[20] <= 1'h0;\n    else if (_0010_) csr_mtvec_q[20] <= csr_wdata_i[20];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtvec_q[21] <= 1'h0;\n    else if (_0010_) csr_mtvec_q[21] <= csr_wdata_i[21];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtvec_q[22] <= 1'h0;\n    else if (_0010_) csr_mtvec_q[22] <= csr_wdata_i[22];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtvec_q[23] <= 1'h0;\n    else if (_0010_) csr_mtvec_q[23] <= csr_wdata_i[23];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtvec_q[24] <= 1'h0;\n    else if (_0010_) csr_mtvec_q[24] <= csr_wdata_i[24];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtvec_q[25] <= 1'h0;\n    else if (_0010_) csr_mtvec_q[25] <= csr_wdata_i[25];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtvec_q[26] <= 1'h0;\n    else if (_0010_) csr_mtvec_q[26] <= csr_wdata_i[26];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtvec_q[27] <= 1'h0;\n    else if (_0010_) csr_mtvec_q[27] <= csr_wdata_i[27];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtvec_q[28] <= 1'h0;\n    else if (_0010_) csr_mtvec_q[28] <= csr_wdata_i[28];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtvec_q[29] <= 1'h0;\n    else if (_0010_) csr_mtvec_q[29] <= csr_wdata_i[29];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtvec_q[30] <= 1'h0;\n    else if (_0010_) csr_mtvec_q[30] <= csr_wdata_i[30];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtvec_q[31] <= 1'h0;\n    else if (_0010_) csr_mtvec_q[31] <= csr_wdata_i[31];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_q[0] <= 1'h0;\n    else csr_mcycle_q[0] <= csr_mcycle_r[0];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_q[1] <= 1'h0;\n    else csr_mcycle_q[1] <= csr_mcycle_r[1];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_q[2] <= 1'h0;\n    else csr_mcycle_q[2] <= csr_mcycle_r[2];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_q[3] <= 1'h0;\n    else csr_mcycle_q[3] <= csr_mcycle_r[3];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_q[4] <= 1'h0;\n    else csr_mcycle_q[4] <= csr_mcycle_r[4];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_q[5] <= 1'h0;\n    else csr_mcycle_q[5] <= csr_mcycle_r[5];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_q[6] <= 1'h0;\n    else csr_mcycle_q[6] <= csr_mcycle_r[6];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_q[7] <= 1'h0;\n    else csr_mcycle_q[7] <= csr_mcycle_r[7];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_q[8] <= 1'h0;\n    else csr_mcycle_q[8] <= csr_mcycle_r[8];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_q[9] <= 1'h0;\n    else csr_mcycle_q[9] <= csr_mcycle_r[9];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_q[10] <= 1'h0;\n    else csr_mcycle_q[10] <= csr_mcycle_r[10];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_q[11] <= 1'h0;\n    else csr_mcycle_q[11] <= csr_mcycle_r[11];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_q[12] <= 1'h0;\n    else csr_mcycle_q[12] <= csr_mcycle_r[12];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_q[13] <= 1'h0;\n    else csr_mcycle_q[13] <= csr_mcycle_r[13];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_q[14] <= 1'h0;\n    else csr_mcycle_q[14] <= csr_mcycle_r[14];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_q[15] <= 1'h0;\n    else csr_mcycle_q[15] <= csr_mcycle_r[15];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_q[16] <= 1'h0;\n    else csr_mcycle_q[16] <= csr_mcycle_r[16];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_q[17] <= 1'h0;\n    else csr_mcycle_q[17] <= csr_mcycle_r[17];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_q[18] <= 1'h0;\n    else csr_mcycle_q[18] <= csr_mcycle_r[18];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_q[19] <= 1'h0;\n    else csr_mcycle_q[19] <= csr_mcycle_r[19];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_q[20] <= 1'h0;\n    else csr_mcycle_q[20] <= csr_mcycle_r[20];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_q[21] <= 1'h0;\n    else csr_mcycle_q[21] <= csr_mcycle_r[21];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_q[22] <= 1'h0;\n    else csr_mcycle_q[22] <= csr_mcycle_r[22];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_q[23] <= 1'h0;\n    else csr_mcycle_q[23] <= csr_mcycle_r[23];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_q[24] <= 1'h0;\n    else csr_mcycle_q[24] <= csr_mcycle_r[24];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_q[25] <= 1'h0;\n    else csr_mcycle_q[25] <= csr_mcycle_r[25];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_q[26] <= 1'h0;\n    else csr_mcycle_q[26] <= csr_mcycle_r[26];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_q[27] <= 1'h0;\n    else csr_mcycle_q[27] <= csr_mcycle_r[27];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_q[28] <= 1'h0;\n    else csr_mcycle_q[28] <= csr_mcycle_r[28];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_q[29] <= 1'h0;\n    else csr_mcycle_q[29] <= csr_mcycle_r[29];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_q[30] <= 1'h0;\n    else csr_mcycle_q[30] <= csr_mcycle_r[30];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_q[31] <= 1'h0;\n    else csr_mcycle_q[31] <= csr_mcycle_r[31];\n  reg \\csr_mie_q_reg[1] ;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\csr_mie_q_reg[1]  <= 1'h0;\n    else if (_0009_) \\csr_mie_q_reg[1]  <= csr_wdata_i[1];\n  assign csr_mie_q[1] = \\csr_mie_q_reg[1] ;\n  reg \\csr_mie_q_reg[5] ;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\csr_mie_q_reg[5]  <= 1'h0;\n    else if (_0009_) \\csr_mie_q_reg[5]  <= csr_wdata_i[5];\n  assign csr_mie_q[5] = \\csr_mie_q_reg[5] ;\n  reg \\csr_mie_q_reg[9] ;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\csr_mie_q_reg[9]  <= 1'h0;\n    else if (_0009_) \\csr_mie_q_reg[9]  <= csr_wdata_i[9];\n  assign csr_mie_q[9] = \\csr_mie_q_reg[9] ;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_h_q[0] <= 1'h0;\n    else if (!_0019_) csr_mcycle_h_q[0] <= _1567_[0];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_h_q[1] <= 1'h0;\n    else if (!_0019_) csr_mcycle_h_q[1] <= _1568_[1];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_h_q[2] <= 1'h0;\n    else if (!_0019_) csr_mcycle_h_q[2] <= _1568_[2];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_h_q[3] <= 1'h0;\n    else if (!_0019_) csr_mcycle_h_q[3] <= _1568_[3];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_h_q[4] <= 1'h0;\n    else if (!_0019_) csr_mcycle_h_q[4] <= _1568_[4];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_h_q[5] <= 1'h0;\n    else if (!_0019_) csr_mcycle_h_q[5] <= _1568_[5];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_h_q[6] <= 1'h0;\n    else if (!_0019_) csr_mcycle_h_q[6] <= _1568_[6];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_h_q[7] <= 1'h0;\n    else if (!_0019_) csr_mcycle_h_q[7] <= _1568_[7];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_h_q[8] <= 1'h0;\n    else if (!_0019_) csr_mcycle_h_q[8] <= _1568_[8];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_h_q[9] <= 1'h0;\n    else if (!_0019_) csr_mcycle_h_q[9] <= _1568_[9];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_h_q[10] <= 1'h0;\n    else if (!_0019_) csr_mcycle_h_q[10] <= _1568_[10];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_h_q[11] <= 1'h0;\n    else if (!_0019_) csr_mcycle_h_q[11] <= _1568_[11];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_h_q[12] <= 1'h0;\n    else if (!_0019_) csr_mcycle_h_q[12] <= _1568_[12];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_h_q[13] <= 1'h0;\n    else if (!_0019_) csr_mcycle_h_q[13] <= _1568_[13];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_h_q[14] <= 1'h0;\n    else if (!_0019_) csr_mcycle_h_q[14] <= _1568_[14];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_h_q[15] <= 1'h0;\n    else if (!_0019_) csr_mcycle_h_q[15] <= _1568_[15];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_h_q[16] <= 1'h0;\n    else if (!_0019_) csr_mcycle_h_q[16] <= _1568_[16];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_h_q[17] <= 1'h0;\n    else if (!_0019_) csr_mcycle_h_q[17] <= _1568_[17];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_h_q[18] <= 1'h0;\n    else if (!_0019_) csr_mcycle_h_q[18] <= _1568_[18];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_h_q[19] <= 1'h0;\n    else if (!_0019_) csr_mcycle_h_q[19] <= _1568_[19];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_h_q[20] <= 1'h0;\n    else if (!_0019_) csr_mcycle_h_q[20] <= _1568_[20];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_h_q[21] <= 1'h0;\n    else if (!_0019_) csr_mcycle_h_q[21] <= _1568_[21];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_h_q[22] <= 1'h0;\n    else if (!_0019_) csr_mcycle_h_q[22] <= _1568_[22];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_h_q[23] <= 1'h0;\n    else if (!_0019_) csr_mcycle_h_q[23] <= _1568_[23];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_h_q[24] <= 1'h0;\n    else if (!_0019_) csr_mcycle_h_q[24] <= _1568_[24];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_h_q[25] <= 1'h0;\n    else if (!_0019_) csr_mcycle_h_q[25] <= _1568_[25];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_h_q[26] <= 1'h0;\n    else if (!_0019_) csr_mcycle_h_q[26] <= _1568_[26];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_h_q[27] <= 1'h0;\n    else if (!_0019_) csr_mcycle_h_q[27] <= _1568_[27];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_h_q[28] <= 1'h0;\n    else if (!_0019_) csr_mcycle_h_q[28] <= _1568_[28];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_h_q[29] <= 1'h0;\n    else if (!_0019_) csr_mcycle_h_q[29] <= _1568_[29];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_h_q[30] <= 1'h0;\n    else if (!_0019_) csr_mcycle_h_q[30] <= _1568_[30];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mcycle_h_q[31] <= 1'h0;\n    else if (!_0019_) csr_mcycle_h_q[31] <= _1568_[31];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mscratch_q[0] <= 1'h0;\n    else if (_0008_) csr_mscratch_q[0] <= csr_wdata_i[0];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mscratch_q[1] <= 1'h0;\n    else if (_0008_) csr_mscratch_q[1] <= csr_wdata_i[1];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mscratch_q[2] <= 1'h0;\n    else if (_0008_) csr_mscratch_q[2] <= csr_wdata_i[2];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mscratch_q[3] <= 1'h0;\n    else if (_0008_) csr_mscratch_q[3] <= csr_wdata_i[3];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mscratch_q[4] <= 1'h0;\n    else if (_0008_) csr_mscratch_q[4] <= csr_wdata_i[4];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mscratch_q[5] <= 1'h0;\n    else if (_0008_) csr_mscratch_q[5] <= csr_wdata_i[5];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mscratch_q[6] <= 1'h0;\n    else if (_0008_) csr_mscratch_q[6] <= csr_wdata_i[6];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mscratch_q[7] <= 1'h0;\n    else if (_0008_) csr_mscratch_q[7] <= csr_wdata_i[7];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mscratch_q[8] <= 1'h0;\n    else if (_0008_) csr_mscratch_q[8] <= csr_wdata_i[8];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mscratch_q[9] <= 1'h0;\n    else if (_0008_) csr_mscratch_q[9] <= csr_wdata_i[9];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mscratch_q[10] <= 1'h0;\n    else if (_0008_) csr_mscratch_q[10] <= csr_wdata_i[10];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mscratch_q[11] <= 1'h0;\n    else if (_0008_) csr_mscratch_q[11] <= csr_wdata_i[11];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mscratch_q[12] <= 1'h0;\n    else if (_0008_) csr_mscratch_q[12] <= csr_wdata_i[12];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mscratch_q[13] <= 1'h0;\n    else if (_0008_) csr_mscratch_q[13] <= csr_wdata_i[13];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mscratch_q[14] <= 1'h0;\n    else if (_0008_) csr_mscratch_q[14] <= csr_wdata_i[14];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mscratch_q[15] <= 1'h0;\n    else if (_0008_) csr_mscratch_q[15] <= csr_wdata_i[15];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mscratch_q[16] <= 1'h0;\n    else if (_0008_) csr_mscratch_q[16] <= csr_wdata_i[16];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mscratch_q[17] <= 1'h0;\n    else if (_0008_) csr_mscratch_q[17] <= csr_wdata_i[17];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mscratch_q[18] <= 1'h0;\n    else if (_0008_) csr_mscratch_q[18] <= csr_wdata_i[18];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mscratch_q[19] <= 1'h0;\n    else if (_0008_) csr_mscratch_q[19] <= csr_wdata_i[19];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mscratch_q[20] <= 1'h0;\n    else if (_0008_) csr_mscratch_q[20] <= csr_wdata_i[20];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mscratch_q[21] <= 1'h0;\n    else if (_0008_) csr_mscratch_q[21] <= csr_wdata_i[21];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mscratch_q[22] <= 1'h0;\n    else if (_0008_) csr_mscratch_q[22] <= csr_wdata_i[22];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mscratch_q[23] <= 1'h0;\n    else if (_0008_) csr_mscratch_q[23] <= csr_wdata_i[23];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mscratch_q[24] <= 1'h0;\n    else if (_0008_) csr_mscratch_q[24] <= csr_wdata_i[24];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mscratch_q[25] <= 1'h0;\n    else if (_0008_) csr_mscratch_q[25] <= csr_wdata_i[25];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mscratch_q[26] <= 1'h0;\n    else if (_0008_) csr_mscratch_q[26] <= csr_wdata_i[26];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mscratch_q[27] <= 1'h0;\n    else if (_0008_) csr_mscratch_q[27] <= csr_wdata_i[27];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mscratch_q[28] <= 1'h0;\n    else if (_0008_) csr_mscratch_q[28] <= csr_wdata_i[28];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mscratch_q[29] <= 1'h0;\n    else if (_0008_) csr_mscratch_q[29] <= csr_wdata_i[29];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mscratch_q[30] <= 1'h0;\n    else if (_0008_) csr_mscratch_q[30] <= csr_wdata_i[30];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mscratch_q[31] <= 1'h0;\n    else if (_0008_) csr_mscratch_q[31] <= csr_wdata_i[31];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtval_q[0] <= 1'h0;\n    else if (_0007_) csr_mtval_q[0] <= csr_mtval_r[0];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtval_q[1] <= 1'h0;\n    else if (_0007_) csr_mtval_q[1] <= csr_mtval_r[1];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtval_q[2] <= 1'h0;\n    else if (_0007_) csr_mtval_q[2] <= csr_mtval_r[2];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtval_q[3] <= 1'h0;\n    else if (_0007_) csr_mtval_q[3] <= csr_mtval_r[3];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtval_q[4] <= 1'h0;\n    else if (_0007_) csr_mtval_q[4] <= csr_mtval_r[4];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtval_q[5] <= 1'h0;\n    else if (_0007_) csr_mtval_q[5] <= csr_mtval_r[5];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtval_q[6] <= 1'h0;\n    else if (_0007_) csr_mtval_q[6] <= csr_mtval_r[6];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtval_q[7] <= 1'h0;\n    else if (_0007_) csr_mtval_q[7] <= csr_mtval_r[7];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtval_q[8] <= 1'h0;\n    else if (_0007_) csr_mtval_q[8] <= csr_mtval_r[8];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtval_q[9] <= 1'h0;\n    else if (_0007_) csr_mtval_q[9] <= csr_mtval_r[9];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtval_q[10] <= 1'h0;\n    else if (_0007_) csr_mtval_q[10] <= csr_mtval_r[10];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtval_q[11] <= 1'h0;\n    else if (_0007_) csr_mtval_q[11] <= csr_mtval_r[11];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtval_q[12] <= 1'h0;\n    else if (_0007_) csr_mtval_q[12] <= csr_mtval_r[12];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtval_q[13] <= 1'h0;\n    else if (_0007_) csr_mtval_q[13] <= csr_mtval_r[13];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtval_q[14] <= 1'h0;\n    else if (_0007_) csr_mtval_q[14] <= csr_mtval_r[14];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtval_q[15] <= 1'h0;\n    else if (_0007_) csr_mtval_q[15] <= csr_mtval_r[15];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtval_q[16] <= 1'h0;\n    else if (_0007_) csr_mtval_q[16] <= csr_mtval_r[16];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtval_q[17] <= 1'h0;\n    else if (_0007_) csr_mtval_q[17] <= csr_mtval_r[17];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtval_q[18] <= 1'h0;\n    else if (_0007_) csr_mtval_q[18] <= csr_mtval_r[18];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtval_q[19] <= 1'h0;\n    else if (_0007_) csr_mtval_q[19] <= csr_mtval_r[19];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtval_q[20] <= 1'h0;\n    else if (_0007_) csr_mtval_q[20] <= csr_mtval_r[20];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtval_q[21] <= 1'h0;\n    else if (_0007_) csr_mtval_q[21] <= csr_mtval_r[21];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtval_q[22] <= 1'h0;\n    else if (_0007_) csr_mtval_q[22] <= csr_mtval_r[22];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtval_q[23] <= 1'h0;\n    else if (_0007_) csr_mtval_q[23] <= csr_mtval_r[23];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtval_q[24] <= 1'h0;\n    else if (_0007_) csr_mtval_q[24] <= csr_mtval_r[24];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtval_q[25] <= 1'h0;\n    else if (_0007_) csr_mtval_q[25] <= csr_mtval_r[25];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtval_q[26] <= 1'h0;\n    else if (_0007_) csr_mtval_q[26] <= csr_mtval_r[26];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtval_q[27] <= 1'h0;\n    else if (_0007_) csr_mtval_q[27] <= csr_mtval_r[27];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtval_q[28] <= 1'h0;\n    else if (_0007_) csr_mtval_q[28] <= csr_mtval_r[28];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtval_q[29] <= 1'h0;\n    else if (_0007_) csr_mtval_q[29] <= csr_mtval_r[29];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtval_q[30] <= 1'h0;\n    else if (_0007_) csr_mtval_q[30] <= csr_mtval_r[30];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtval_q[31] <= 1'h0;\n    else if (_0007_) csr_mtval_q[31] <= csr_mtval_r[31];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtimecmp_q[0] <= 1'h0;\n    else if (_0006_) csr_mtimecmp_q[0] <= csr_wdata_i[0];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtimecmp_q[1] <= 1'h0;\n    else if (_0006_) csr_mtimecmp_q[1] <= csr_wdata_i[1];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtimecmp_q[2] <= 1'h0;\n    else if (_0006_) csr_mtimecmp_q[2] <= csr_wdata_i[2];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtimecmp_q[3] <= 1'h0;\n    else if (_0006_) csr_mtimecmp_q[3] <= csr_wdata_i[3];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtimecmp_q[4] <= 1'h0;\n    else if (_0006_) csr_mtimecmp_q[4] <= csr_wdata_i[4];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtimecmp_q[5] <= 1'h0;\n    else if (_0006_) csr_mtimecmp_q[5] <= csr_wdata_i[5];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtimecmp_q[6] <= 1'h0;\n    else if (_0006_) csr_mtimecmp_q[6] <= csr_wdata_i[6];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtimecmp_q[7] <= 1'h0;\n    else if (_0006_) csr_mtimecmp_q[7] <= csr_wdata_i[7];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtimecmp_q[8] <= 1'h0;\n    else if (_0006_) csr_mtimecmp_q[8] <= csr_wdata_i[8];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtimecmp_q[9] <= 1'h0;\n    else if (_0006_) csr_mtimecmp_q[9] <= csr_wdata_i[9];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtimecmp_q[10] <= 1'h0;\n    else if (_0006_) csr_mtimecmp_q[10] <= csr_wdata_i[10];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtimecmp_q[11] <= 1'h0;\n    else if (_0006_) csr_mtimecmp_q[11] <= csr_wdata_i[11];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtimecmp_q[12] <= 1'h0;\n    else if (_0006_) csr_mtimecmp_q[12] <= csr_wdata_i[12];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtimecmp_q[13] <= 1'h0;\n    else if (_0006_) csr_mtimecmp_q[13] <= csr_wdata_i[13];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtimecmp_q[14] <= 1'h0;\n    else if (_0006_) csr_mtimecmp_q[14] <= csr_wdata_i[14];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtimecmp_q[15] <= 1'h0;\n    else if (_0006_) csr_mtimecmp_q[15] <= csr_wdata_i[15];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtimecmp_q[16] <= 1'h0;\n    else if (_0006_) csr_mtimecmp_q[16] <= csr_wdata_i[16];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtimecmp_q[17] <= 1'h0;\n    else if (_0006_) csr_mtimecmp_q[17] <= csr_wdata_i[17];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtimecmp_q[18] <= 1'h0;\n    else if (_0006_) csr_mtimecmp_q[18] <= csr_wdata_i[18];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtimecmp_q[19] <= 1'h0;\n    else if (_0006_) csr_mtimecmp_q[19] <= csr_wdata_i[19];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtimecmp_q[20] <= 1'h0;\n    else if (_0006_) csr_mtimecmp_q[20] <= csr_wdata_i[20];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtimecmp_q[21] <= 1'h0;\n    else if (_0006_) csr_mtimecmp_q[21] <= csr_wdata_i[21];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtimecmp_q[22] <= 1'h0;\n    else if (_0006_) csr_mtimecmp_q[22] <= csr_wdata_i[22];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtimecmp_q[23] <= 1'h0;\n    else if (_0006_) csr_mtimecmp_q[23] <= csr_wdata_i[23];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtimecmp_q[24] <= 1'h0;\n    else if (_0006_) csr_mtimecmp_q[24] <= csr_wdata_i[24];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtimecmp_q[25] <= 1'h0;\n    else if (_0006_) csr_mtimecmp_q[25] <= csr_wdata_i[25];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtimecmp_q[26] <= 1'h0;\n    else if (_0006_) csr_mtimecmp_q[26] <= csr_wdata_i[26];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtimecmp_q[27] <= 1'h0;\n    else if (_0006_) csr_mtimecmp_q[27] <= csr_wdata_i[27];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtimecmp_q[28] <= 1'h0;\n    else if (_0006_) csr_mtimecmp_q[28] <= csr_wdata_i[28];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtimecmp_q[29] <= 1'h0;\n    else if (_0006_) csr_mtimecmp_q[29] <= csr_wdata_i[29];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtimecmp_q[30] <= 1'h0;\n    else if (_0006_) csr_mtimecmp_q[30] <= csr_wdata_i[30];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtimecmp_q[31] <= 1'h0;\n    else if (_0006_) csr_mtimecmp_q[31] <= csr_wdata_i[31];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mtime_ie_q <= 1'h0;\n    else if (_0005_) csr_mtime_ie_q <= csr_mtime_ie_r;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:164.1-170.27\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_mip_upd_q <= 1'h0;\n    else if (_0004_) csr_mip_upd_q <= _0001_;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_sr_q[31] <= 1'h0;\n    else if (_0016_) csr_sr_q[31] <= _0002_[31];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_sr_q[12] <= 1'h0;\n    else if (_0017_) csr_sr_q[12] <= csr_sr_r[12];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_sr_q[3] <= 1'h0;\n    else if (_0017_) csr_sr_q[3] <= csr_sr_r[3];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_sr_q[7] <= 1'h0;\n    else if (_0017_) csr_sr_q[7] <= csr_sr_r[7];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_sr_q[11] <= 1'h0;\n    else if (_0017_) csr_sr_q[11] <= csr_sr_r[11];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_sr_q[2] <= 1'h0;\n    else if (_0016_) csr_sr_q[2] <= _0002_[2];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_sr_q[6] <= 1'h0;\n    else if (_0016_) csr_sr_q[6] <= _0002_[6];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_sr_q[9] <= 1'h0;\n    else if (_0016_) csr_sr_q[9] <= _0002_[9];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_sr_q[10] <= 1'h0;\n    else if (_0016_) csr_sr_q[10] <= _0002_[10];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_sr_q[13] <= 1'h0;\n    else if (_0016_) csr_sr_q[13] <= _0002_[13];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_sr_q[14] <= 1'h0;\n    else if (_0016_) csr_sr_q[14] <= _0002_[14];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_sr_q[15] <= 1'h0;\n    else if (_0016_) csr_sr_q[15] <= _0002_[15];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_sr_q[16] <= 1'h0;\n    else if (_0016_) csr_sr_q[16] <= _0002_[16];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_sr_q[17] <= 1'h0;\n    else if (_0016_) csr_sr_q[17] <= _0002_[17];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_sr_q[19] <= 1'h0;\n    else if (_0016_) csr_sr_q[19] <= _0002_[19];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_sr_q[20] <= 1'h0;\n    else if (_0016_) csr_sr_q[20] <= _0002_[20];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_sr_q[21] <= 1'h0;\n    else if (_0016_) csr_sr_q[21] <= _0002_[21];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_sr_q[22] <= 1'h0;\n    else if (_0016_) csr_sr_q[22] <= _0002_[22];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_sr_q[23] <= 1'h0;\n    else if (_0016_) csr_sr_q[23] <= _0002_[23];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_sr_q[24] <= 1'h0;\n    else if (_0016_) csr_sr_q[24] <= _0002_[24];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_sr_q[25] <= 1'h0;\n    else if (_0016_) csr_sr_q[25] <= _0002_[25];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_sr_q[26] <= 1'h0;\n    else if (_0016_) csr_sr_q[26] <= _0002_[26];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_sr_q[27] <= 1'h0;\n    else if (_0016_) csr_sr_q[27] <= _0002_[27];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_sr_q[28] <= 1'h0;\n    else if (_0016_) csr_sr_q[28] <= _0002_[28];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_sr_q[29] <= 1'h0;\n    else if (_0016_) csr_sr_q[29] <= _0002_[29];\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_sr_q[30] <= 1'h0;\n    else if (_0016_) csr_sr_q[30] <= _0002_[30];\n  reg \\csr_mie_q_reg[3] ;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\csr_mie_q_reg[3]  <= 1'h0;\n    else if (_0018_) \\csr_mie_q_reg[3]  <= _0003_[3];\n  assign csr_mie_q[3] = \\csr_mie_q_reg[3] ;\n  reg \\csr_mie_q_reg[7] ;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\csr_mie_q_reg[7]  <= 1'h0;\n    else if (_0018_) \\csr_mie_q_reg[7]  <= _0003_[7];\n  assign csr_mie_q[7] = \\csr_mie_q_reg[7] ;\n  reg \\csr_mie_q_reg[11] ;\n  (* src = \"../riscv/core/riscv/riscv_csr_regfile.v:497.1-577.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\csr_mie_q_reg[11]  <= 1'h0;\n    else if (_0018_) \\csr_mie_q_reg[11]  <= _0003_[11];\n  assign csr_mie_q[11] = \\csr_mie_q_reg[11] ;\n  assign { _0000_[10:8], _0000_[6:0] } = 10'h000;\n  assign { _0002_[18], _0002_[8], _0002_[5:4], _0002_[1:0] } = { csr_wdata_i[18], csr_wdata_i[8], csr_wdata_i[5:4], csr_wdata_i[1:0] };\n  assign { _0003_[31:12], _0003_[10:8], _0003_[6:4], _0003_[2:0] } = { 21'h000000, csr_wdata_i[9], 2'h0, csr_wdata_i[5], 2'h0, csr_wdata_i[1], 1'h0 };\n  assign _1567_[31:1] = csr_mcycle_h_q[31:1];\n  assign _1568_[0] = _1567_[0];\n  assign branch_r = csr_branch_o;\n  assign branch_target_r = csr_target_o;\n  assign csr_mcause_q[30:4] = 27'h0000000;\n  assign csr_mcause_r[30:4] = 27'h0000000;\n  assign csr_mideleg_q = 32'd0;\n  assign { csr_mie_q[31:12], csr_mie_q[10], csr_mie_q[8], csr_mie_q[6], csr_mie_q[4], csr_mie_q[2], csr_mie_q[0] } = 26'h0000000;\n  assign { csr_mip_next_q[10:8], csr_mip_next_q[6:0] } = 10'h000;\n  assign { csr_mip_next_r[10:8], csr_mip_next_r[6:0] } = 10'h000;\n  assign csr_mpriv_q = 2'h3;\n  assign csr_satp_q = 32'd0;\n  assign csr_sepc_q = 32'd0;\n  assign { csr_sr_r[10:9], csr_sr_r[6], csr_sr_r[4], csr_sr_r[2], csr_sr_r[0] } = 6'hxx;\n  assign csr_stvec_q = 32'd0;\n  assign exception_s_w = 1'h0;\n  assign irq_masked_r = interrupt_o;\n  assign irq_priv_q = 2'h3;\n  assign irq_priv_r = 2'h3;\n  assign priv_o = 2'h3;\n  assign rdata_r = csr_rdata_o;\n  assign satp_o = 32'd0;\n  assign status_o = csr_sr_q;\nendmodule\n", "answer": "//-----------------------------------------------------------------\n//                         RISC-V Core\n//                            V1.0.1\n//                     Ultra-Embedded.com\n//                     Copyright 2014-2019\n//\n//                   admin@ultra-embedded.com\n//\n//                       License: BSD\n//-----------------------------------------------------------------\n//\n// Copyright (c) 2014-2019, Ultra-Embedded.com\n// All rights reserved.\n// \n// Redistribution and use in source and binary forms, with or without\n// modification, are permitted provided that the following conditions \n// are met:\n//   - Redistributions of source code must retain the above copyright\n//     notice, this list of conditions and the following disclaimer.\n//   - Redistributions in binary form must reproduce the above copyright\n//     notice, this list of conditions and the following disclaimer \n//     in the documentation and/or other materials provided with the \n//     distribution.\n//   - Neither the name of the author nor the names of its contributors \n//     may be used to endorse or promote products derived from this \n//     software without specific prior written permission.\n// \n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \n// \"AS IS\" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT \n// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR \n// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR BE \n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR \n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF \n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR \n// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF \n// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\n// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF \n// THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF \n// SUCH DAMAGE.\n//-----------------------------------------------------------------\nmodule riscv_csr_regfile\n//-----------------------------------------------------------------\n// Params\n//-----------------------------------------------------------------\n#(\n     parameter SUPPORT_MTIMECMP    = 1,\n     parameter SUPPORT_SUPER       = 0\n)\n//-----------------------------------------------------------------\n// Ports\n//-----------------------------------------------------------------\n(\n     input           clk_i\n    ,input           rst_i\n\n    ,input           ext_intr_i\n    ,input           timer_intr_i\n\n    ,input [31:0]    cpu_id_i\n    ,input [31:0]    misa_i\n\n    ,input [5:0]     exception_i\n    ,input [31:0]    exception_pc_i\n    ,input [31:0]    exception_addr_i\n\n    // CSR read port\n    ,input           csr_ren_i\n    ,input  [11:0]   csr_raddr_i\n    ,output [31:0]   csr_rdata_o\n\n    // CSR write port\n    ,input  [11:0]   csr_waddr_i\n    ,input  [31:0]   csr_wdata_i\n\n    ,output          csr_branch_o\n    ,output [31:0]   csr_target_o\n\n    // CSR registers\n    ,output [1:0]    priv_o\n    ,output [31:0]   status_o\n    ,output [31:0]   satp_o\n\n    // Masked interrupt output\n    ,output [31:0]   interrupt_o\n);\n\n//-----------------------------------------------------------------\n// Includes\n//-----------------------------------------------------------------\n`include \"riscv_defs.v\"\n\n//-----------------------------------------------------------------\n// Registers / Wires\n//-----------------------------------------------------------------\n// CSR - Machine\nreg [31:0]  csr_mepc_q;\nreg [31:0]  csr_mcause_q;\nreg [31:0]  csr_sr_q;\nreg [31:0]  csr_mtvec_q;\nreg [31:0]  csr_mip_q;\nreg [31:0]  csr_mie_q;\nreg [1:0]   csr_mpriv_q;\nreg [31:0]  csr_mcycle_q;\nreg [31:0]  csr_mcycle_h_q;\nreg [31:0]  csr_mscratch_q;\nreg [31:0]  csr_mtval_q;\nreg [31:0]  csr_mtimecmp_q;\nreg         csr_mtime_ie_q;\nreg [31:0]  csr_medeleg_q;\nreg [31:0]  csr_mideleg_q;\n\n// CSR - Supervisor\nreg [31:0]  csr_sepc_q;\nreg [31:0]  csr_stvec_q;\nreg [31:0]  csr_scause_q;\nreg [31:0]  csr_stval_q;\nreg [31:0]  csr_satp_q;\nreg [31:0]  csr_sscratch_q;\n\n//-----------------------------------------------------------------\n// Masked Interrupts\n//-----------------------------------------------------------------\nreg [31:0] irq_pending_r;\nreg [31:0] irq_masked_r;\nreg [1:0]  irq_priv_r;\n\nreg        m_enabled_r;\nreg [31:0] m_interrupts_r;\nreg        s_enabled_r;\nreg [31:0] s_interrupts_r;\n\nalways @ *\nbegin\n    if (SUPPORT_SUPER)\n    begin\n        irq_pending_r   = (csr_mip_q & csr_mie_q);\n        m_enabled_r     = (csr_mpriv_q < `PRIV_MACHINE) || (csr_mpriv_q == `PRIV_MACHINE && csr_sr_q[`SR_MIE_R]);\n        s_enabled_r     = (csr_mpriv_q < `PRIV_SUPER)   || (csr_mpriv_q == `PRIV_SUPER   && csr_sr_q[`SR_SIE_R]);\n        m_interrupts_r  = m_enabled_r    ? (irq_pending_r & ~csr_mideleg_q) : 32'b0;\n        s_interrupts_r  = s_enabled_r    ? (irq_pending_r &  csr_mideleg_q) : 32'b0;\n        irq_masked_r    = (|m_interrupts_r) ? m_interrupts_r : s_interrupts_r;\n        irq_priv_r      = (|m_interrupts_r) ? `PRIV_MACHINE : `PRIV_SUPER;\n    end\n    else\n    begin\n        irq_pending_r   = (csr_mip_q & csr_mie_q);\n        irq_masked_r    = csr_sr_q[`SR_MIE_R] ? irq_pending_r : 32'b0;\n        irq_priv_r      = `PRIV_MACHINE;\n    end\nend\n\nreg [1:0] irq_priv_q;\nalways @ (posedge clk_i or posedge rst_i)\nif (rst_i)\n    irq_priv_q <= `PRIV_MACHINE;\nelse if (|irq_masked_r)\n    irq_priv_q <= irq_priv_r;\n\nassign interrupt_o = irq_masked_r;\n\n\nreg csr_mip_upd_q;\n\nalways @ (posedge clk_i or posedge rst_i)\nif (rst_i)\n    csr_mip_upd_q <= 1'b0;\nelse if ((csr_ren_i && csr_raddr_i == `CSR_MIP) || (csr_ren_i && csr_raddr_i == `CSR_SIP))\n    csr_mip_upd_q <= 1'b1;\nelse if (csr_waddr_i == `CSR_MIP || csr_waddr_i == `CSR_SIP || (|exception_i))\n    csr_mip_upd_q <= 1'b0;\n\nwire buffer_mip_w = (csr_ren_i && csr_raddr_i == `CSR_MIP) | (csr_ren_i && csr_raddr_i == `CSR_SIP) | csr_mip_upd_q;\n\n//-----------------------------------------------------------------\n// CSR Read Port\n//-----------------------------------------------------------------\nreg [31:0] rdata_r;\nalways @ *\nbegin\n    rdata_r = 32'b0;\n\n    case (csr_raddr_i)\n    // CSR - Machine\n    `CSR_MSCRATCH: rdata_r = csr_mscratch_q & `CSR_MSCRATCH_MASK;\n    `CSR_MEPC:     rdata_r = csr_mepc_q & `CSR_MEPC_MASK;\n    `CSR_MTVEC:    rdata_r = csr_mtvec_q & `CSR_MTVEC_MASK;\n    `CSR_MCAUSE:   rdata_r = csr_mcause_q & `CSR_MCAUSE_MASK;\n    `CSR_MTVAL:    rdata_r = csr_mtval_q & `CSR_MTVAL_MASK;\n    `CSR_MSTATUS:  rdata_r = csr_sr_q & `CSR_MSTATUS_MASK;\n    `CSR_MIP:      rdata_r = csr_mip_q & `CSR_MIP_MASK;\n    `CSR_MIE:      rdata_r = csr_mie_q & `CSR_MIE_MASK;\n    `CSR_MCYCLE,\n    `CSR_MTIME:    rdata_r = csr_mcycle_q;\n    `CSR_MTIMEH:   rdata_r = csr_mcycle_h_q;\n    `CSR_MHARTID:  rdata_r = cpu_id_i;\n    `CSR_MISA:     rdata_r = misa_i;\n    `CSR_MEDELEG:  rdata_r = SUPPORT_SUPER ? (csr_medeleg_q & `CSR_MEDELEG_MASK) : 32'b0;\n    `CSR_MIDELEG:  rdata_r = SUPPORT_SUPER ? (csr_mideleg_q & `CSR_MIDELEG_MASK) : 32'b0;\n    // Non-std behaviour\n    `CSR_MTIMECMP: rdata_r = SUPPORT_MTIMECMP ? csr_mtimecmp_q : 32'b0;\n    // CSR - Super\n    `CSR_SSTATUS:  rdata_r = SUPPORT_SUPER ? (csr_sr_q       & `CSR_SSTATUS_MASK)  : 32'b0;\n    `CSR_SIP:      rdata_r = SUPPORT_SUPER ? (csr_mip_q      & `CSR_SIP_MASK)      : 32'b0;\n    `CSR_SIE:      rdata_r = SUPPORT_SUPER ? (csr_mie_q      & `CSR_SIE_MASK)      : 32'b0;\n    `CSR_SEPC:     rdata_r = SUPPORT_SUPER ? (csr_sepc_q     & `CSR_SEPC_MASK)     : 32'b0;\n    `CSR_STVEC:    rdata_r = SUPPORT_SUPER ? (csr_stvec_q    & `CSR_STVEC_MASK)    : 32'b0;\n    `CSR_SCAUSE:   rdata_r = SUPPORT_SUPER ? (csr_scause_q   & `CSR_SCAUSE_MASK)   : 32'b0;\n    `CSR_STVAL:    rdata_r = SUPPORT_SUPER ? (csr_stval_q    & `CSR_STVAL_MASK)    : 32'b0;\n    `CSR_SATP:     rdata_r = SUPPORT_SUPER ? (csr_satp_q     & `CSR_SATP_MASK)     : 32'b0;\n    `CSR_SSCRATCH: rdata_r = SUPPORT_SUPER ? (csr_sscratch_q & `CSR_SSCRATCH_MASK) : 32'b0;\n    default:       rdata_r = 32'b0;\n    endcase\nend\n\nassign csr_rdata_o = rdata_r;\nassign priv_o      = csr_mpriv_q;\nassign status_o    = csr_sr_q;\nassign satp_o      = csr_satp_q;\n\n//-----------------------------------------------------------------\n// CSR register next state\n//-----------------------------------------------------------------\n// CSR - Machine\nreg [31:0]  csr_mepc_r;\nreg [31:0]  csr_mcause_r;\nreg [31:0]  csr_mtval_r;\nreg [31:0]  csr_sr_r;\nreg [31:0]  csr_mtvec_r;\nreg [31:0]  csr_mip_r;\nreg [31:0]  csr_mie_r;\nreg [1:0]   csr_mpriv_r;\nreg [31:0]  csr_mcycle_r;\nreg [31:0]  csr_mscratch_r;\nreg [31:0]  csr_mtimecmp_r;\nreg         csr_mtime_ie_r;\nreg [31:0]  csr_medeleg_r;\nreg [31:0]  csr_mideleg_r;\n\nreg [31:0]  csr_mip_next_q;\nreg [31:0]  csr_mip_next_r;\n\n// CSR - Supervisor\nreg [31:0]  csr_sepc_r;\nreg [31:0]  csr_stvec_r;\nreg [31:0]  csr_scause_r;\nreg [31:0]  csr_stval_r;\nreg [31:0]  csr_satp_r;\nreg [31:0]  csr_sscratch_r;\n\nwire is_exception_w = ((exception_i & `EXCEPTION_TYPE_MASK) == `EXCEPTION_EXCEPTION);\nwire exception_s_w  = SUPPORT_SUPER ? ((csr_mpriv_q <= `PRIV_SUPER) & is_exception_w & csr_medeleg_q[{1'b0, exception_i[`EXCEPTION_SUBTYPE_R]}]) : 1'b0;\n\nalways @ *\nbegin\n    // CSR - Machine\n    csr_mip_next_r  = csr_mip_next_q;\n    csr_mepc_r      = csr_mepc_q;\n    csr_sr_r        = csr_sr_q;\n    csr_mcause_r    = csr_mcause_q;\n    csr_mtval_r     = csr_mtval_q;\n    csr_mtvec_r     = csr_mtvec_q;\n    csr_mip_r       = csr_mip_q;\n    csr_mie_r       = csr_mie_q;\n    csr_mpriv_r     = csr_mpriv_q;\n    csr_mscratch_r  = csr_mscratch_q;\n    csr_mcycle_r    = csr_mcycle_q + 32'd1;\n    csr_mtimecmp_r  = csr_mtimecmp_q;\n    csr_mtime_ie_r  = csr_mtime_ie_q;\n    csr_medeleg_r   = csr_medeleg_q;\n    csr_mideleg_r   = csr_mideleg_q;\n\n    // CSR - Super\n    csr_sepc_r      = csr_sepc_q;\n    csr_stvec_r     = csr_stvec_q;\n    csr_scause_r    = csr_scause_q;\n    csr_stval_r     = csr_stval_q;\n    csr_satp_r      = csr_satp_q;\n    csr_sscratch_r  = csr_sscratch_q;\n\n    // Interrupts\n    if ((exception_i & `EXCEPTION_TYPE_MASK) == `EXCEPTION_INTERRUPT)\n    begin\n        // Machine mode interrupts\n        if (irq_priv_q == `PRIV_MACHINE)\n        begin\n            // Save interrupt / supervisor state\n            csr_sr_r[`SR_MPIE_R] = csr_sr_r[`SR_MIE_R];\n            csr_sr_r[`SR_MPP_R]  = csr_mpriv_q;\n\n            // Disable interrupts and enter supervisor mode\n            csr_sr_r[`SR_MIE_R]  = 1'b0;\n\n            // Raise priviledge to machine level\n            csr_mpriv_r          = `PRIV_MACHINE;\n\n            // Record interrupt source PC\n            csr_mepc_r           = exception_pc_i;\n            csr_mtval_r          = 32'b0;\n\n            // Piority encoded interrupt cause\n            if (interrupt_o[`IRQ_M_SOFT])\n                csr_mcause_r = `MCAUSE_INTERRUPT + 32'd`IRQ_M_SOFT;\n            else if (interrupt_o[`IRQ_M_TIMER])\n                csr_mcause_r = `MCAUSE_INTERRUPT + 32'd`IRQ_M_TIMER;\n            else if (interrupt_o[`IRQ_M_EXT])\n                csr_mcause_r = `MCAUSE_INTERRUPT + 32'd`IRQ_M_EXT;\n        end\n        // Supervisor mode interrupts\n        else\n        begin\n            // Save interrupt / supervisor state\n            csr_sr_r[`SR_SPIE_R] = csr_sr_r[`SR_SIE_R];\n            csr_sr_r[`SR_SPP_R]  = (csr_mpriv_q == `PRIV_SUPER);\n\n            // Disable interrupts and enter supervisor mode\n            csr_sr_r[`SR_SIE_R]  = 1'b0;\n\n            // Raise priviledge to machine level\n            csr_mpriv_r  = `PRIV_SUPER;\n\n            // Record fault source PC\n            csr_sepc_r   = exception_pc_i;\n            csr_stval_r  = 32'b0;\n\n            // Piority encoded interrupt cause\n            if (interrupt_o[`IRQ_S_SOFT])\n                csr_scause_r = `MCAUSE_INTERRUPT + 32'd`IRQ_S_SOFT;\n            else if (interrupt_o[`IRQ_S_TIMER])\n                csr_scause_r = `MCAUSE_INTERRUPT + 32'd`IRQ_S_TIMER;\n            else if (interrupt_o[`IRQ_S_EXT])\n                csr_scause_r = `MCAUSE_INTERRUPT + 32'd`IRQ_S_EXT;\n        end\n    end\n    // Exception return\n    else if (exception_i >= `EXCEPTION_ERET_U && exception_i <= `EXCEPTION_ERET_M)\n    begin\n        // MRET (return from machine)\n        if (exception_i[1:0] == `PRIV_MACHINE)\n        begin\n            // Set privilege level to previous MPP\n            csr_mpriv_r          = csr_sr_r[`SR_MPP_R];\n\n            // Interrupt enable pop\n            csr_sr_r[`SR_MIE_R]  = csr_sr_r[`SR_MPIE_R];\n            csr_sr_r[`SR_MPIE_R] = 1'b1;\n\n            // TODO: Set next MPP to user mode??\n            csr_sr_r[`SR_MPP_R] = `SR_MPP_U;\n        end\n        // SRET (return from supervisor)\n        else\n        begin\n            // Set privilege level to previous privilege level\n            csr_mpriv_r          = csr_sr_r[`SR_SPP_R] ? `PRIV_SUPER : `PRIV_USER;\n\n            // Interrupt enable pop\n            csr_sr_r[`SR_SIE_R]  = csr_sr_r[`SR_SPIE_R];\n            csr_sr_r[`SR_SPIE_R] = 1'b1;\n\n            // Set next SPP to user mode\n            csr_sr_r[`SR_SPP_R] = 1'b0;\n        end\n    end\n    // Exception - handled in super mode\n    else if (is_exception_w && exception_s_w)\n    begin\n        // Save interrupt / supervisor state\n        csr_sr_r[`SR_SPIE_R] = csr_sr_r[`SR_SIE_R];\n        csr_sr_r[`SR_SPP_R]  = (csr_mpriv_q == `PRIV_SUPER);\n\n        // Disable interrupts and enter supervisor mode\n        csr_sr_r[`SR_SIE_R]  = 1'b0;\n\n        // Raise priviledge to machine level\n        csr_mpriv_r  = `PRIV_SUPER;\n\n        // Record fault source PC\n        csr_sepc_r   = exception_pc_i;\n\n        // Bad address / PC\n        case (exception_i)\n        `EXCEPTION_MISALIGNED_FETCH,\n        `EXCEPTION_FAULT_FETCH,\n        `EXCEPTION_PAGE_FAULT_INST:     csr_stval_r = exception_pc_i;\n        `EXCEPTION_ILLEGAL_INSTRUCTION,\n        `EXCEPTION_MISALIGNED_LOAD,\n        `EXCEPTION_FAULT_LOAD,\n        `EXCEPTION_MISALIGNED_STORE,\n        `EXCEPTION_FAULT_STORE,\n        `EXCEPTION_PAGE_FAULT_LOAD,\n        `EXCEPTION_PAGE_FAULT_STORE:    csr_stval_r = exception_addr_i;\n        default:                        csr_stval_r = 32'b0;\n        endcase\n\n        // Fault cause\n        csr_scause_r = {28'b0, exception_i[3:0]};\n    end\n    // Exception - handled in machine mode\n    else if (is_exception_w)\n    begin\n        // Save interrupt / supervisor state\n        csr_sr_r[`SR_MPIE_R] = csr_sr_r[`SR_MIE_R];\n        csr_sr_r[`SR_MPP_R]  = csr_mpriv_q;\n\n        // Disable interrupts and enter supervisor mode\n        csr_sr_r[`SR_MIE_R]  = 1'b0;\n\n        // Raise priviledge to machine level\n        csr_mpriv_r  = `PRIV_MACHINE;\n\n        // Record fault source PC\n        csr_mepc_r   = exception_pc_i;\n\n        // Bad address / PC\n        case (exception_i)\n        `EXCEPTION_MISALIGNED_FETCH,\n        `EXCEPTION_FAULT_FETCH,\n        `EXCEPTION_PAGE_FAULT_INST:     csr_mtval_r = exception_pc_i;\n        `EXCEPTION_ILLEGAL_INSTRUCTION,\n        `EXCEPTION_MISALIGNED_LOAD,\n        `EXCEPTION_FAULT_LOAD,\n        `EXCEPTION_MISALIGNED_STORE,\n        `EXCEPTION_FAULT_STORE,\n        `EXCEPTION_PAGE_FAULT_LOAD,\n        `EXCEPTION_PAGE_FAULT_STORE:    csr_mtval_r = exception_addr_i;\n        default:                        csr_mtval_r = 32'b0;\n        endcase        \n\n        // Fault cause\n        csr_mcause_r = {28'b0, exception_i[3:0]};\n    end\n    else\n    begin\n        case (csr_waddr_i)\n        // CSR - Machine\n        `CSR_MSCRATCH: csr_mscratch_r = csr_wdata_i & `CSR_MSCRATCH_MASK;\n        `CSR_MEPC:     csr_mepc_r     = csr_wdata_i & `CSR_MEPC_MASK;\n        `CSR_MTVEC:    csr_mtvec_r    = csr_wdata_i & `CSR_MTVEC_MASK;\n        `CSR_MCAUSE:   csr_mcause_r   = csr_wdata_i & `CSR_MCAUSE_MASK;\n        `CSR_MTVAL:    csr_mtval_r    = csr_wdata_i & `CSR_MTVAL_MASK;\n        `CSR_MSTATUS:  csr_sr_r       = csr_wdata_i & `CSR_MSTATUS_MASK;\n        `CSR_MIP:      csr_mip_r      = csr_wdata_i & `CSR_MIP_MASK;\n        `CSR_MIE:      csr_mie_r      = csr_wdata_i & `CSR_MIE_MASK;\n        `CSR_MEDELEG:  csr_medeleg_r  = csr_wdata_i & `CSR_MEDELEG_MASK;\n        `CSR_MIDELEG:  csr_mideleg_r  = csr_wdata_i & `CSR_MIDELEG_MASK;\n        // Non-std behaviour\n        `CSR_MTIMECMP:\n        begin\n            csr_mtimecmp_r = csr_wdata_i & `CSR_MTIMECMP_MASK;\n            csr_mtime_ie_r = 1'b1;\n        end\n        // CSR - Super\n        `CSR_SEPC:     csr_sepc_r     = csr_wdata_i & `CSR_SEPC_MASK;\n        `CSR_STVEC:    csr_stvec_r    = csr_wdata_i & `CSR_STVEC_MASK;\n        `CSR_SCAUSE:   csr_scause_r   = csr_wdata_i & `CSR_SCAUSE_MASK;\n        `CSR_STVAL:    csr_stval_r    = csr_wdata_i & `CSR_STVAL_MASK;\n        `CSR_SATP:     csr_satp_r     = csr_wdata_i & `CSR_SATP_MASK;\n        `CSR_SSCRATCH: csr_sscratch_r = csr_wdata_i & `CSR_SSCRATCH_MASK;\n        `CSR_SSTATUS:  csr_sr_r       = (csr_sr_r & ~`CSR_SSTATUS_MASK) | (csr_wdata_i & `CSR_SSTATUS_MASK);\n        `CSR_SIP:      csr_mip_r      = (csr_mip_r & ~`CSR_SIP_MASK) | (csr_wdata_i & `CSR_SIP_MASK);\n        `CSR_SIE:      csr_mie_r      = (csr_mie_r & ~`CSR_SIE_MASK) | (csr_wdata_i & `CSR_SIE_MASK);\n        default:\n            ;\n        endcase\n    end\n \n    // External interrupts\n    // NOTE: If the machine level interrupts are delegated to supervisor, route the interrupts there instead..\n    if (ext_intr_i   &&  csr_mideleg_q[`SR_IP_MEIP_R]) csr_mip_next_r[`SR_IP_SEIP_R] = 1'b1;\n    if (ext_intr_i   && ~csr_mideleg_q[`SR_IP_MEIP_R]) csr_mip_next_r[`SR_IP_MEIP_R] = 1'b1;\n    if (timer_intr_i &&  csr_mideleg_q[`SR_IP_MTIP_R]) csr_mip_next_r[`SR_IP_STIP_R] = 1'b1;\n    if (timer_intr_i && ~csr_mideleg_q[`SR_IP_MTIP_R]) csr_mip_next_r[`SR_IP_MTIP_R] = 1'b1;\n\n    // Optional: Internal timer compare interrupt\n    if (SUPPORT_MTIMECMP && csr_mcycle_q == csr_mtimecmp_q)\n    begin\n        if (csr_mideleg_q[`SR_IP_MTIP_R])\n            csr_mip_next_r[`SR_IP_STIP_R] = csr_mtime_ie_q;\n        else\n            csr_mip_next_r[`SR_IP_MTIP_R] = csr_mtime_ie_q;\n        csr_mtime_ie_r  = 1'b0;\n    end\n\n    csr_mip_r = csr_mip_r | csr_mip_next_r;\nend\n\n//-----------------------------------------------------------------\n// Sequential\n//-----------------------------------------------------------------\n`ifdef verilator\n`define HAS_SIM_CTRL\n`endif\n`ifdef verilog_sim\n`define HAS_SIM_CTRL\n`endif\n\nalways @ (posedge clk_i or posedge rst_i)\nif (rst_i)\nbegin\n    // CSR - Machine\n    csr_mepc_q         <= 32'b0;\n    csr_sr_q           <= 32'b0;\n    csr_mcause_q       <= 32'b0;\n    csr_mtval_q        <= 32'b0;\n    csr_mtvec_q        <= 32'b0;\n    csr_mip_q          <= 32'b0;\n    csr_mie_q          <= 32'b0;\n    csr_mpriv_q        <= `PRIV_MACHINE;\n    csr_mcycle_q       <= 32'b0;\n    csr_mcycle_h_q     <= 32'b0;\n    csr_mscratch_q     <= 32'b0;\n    csr_mtimecmp_q     <= 32'b0;\n    csr_mtime_ie_q     <= 1'b0;\n    csr_medeleg_q      <= 32'b0;\n    csr_mideleg_q      <= 32'b0;\n\n    // CSR - Super\n    csr_sepc_q         <= 32'b0;\n    csr_stvec_q        <= 32'b0;\n    csr_scause_q       <= 32'b0;\n    csr_stval_q        <= 32'b0;\n    csr_satp_q         <= 32'b0;\n    csr_sscratch_q     <= 32'b0;\n\n    csr_mip_next_q     <= 32'b0;\nend\nelse\nbegin\n    // CSR - Machine\n    csr_mepc_q         <= csr_mepc_r;\n    csr_sr_q           <= csr_sr_r;\n    csr_mcause_q       <= csr_mcause_r;\n    csr_mtval_q        <= csr_mtval_r;\n    csr_mtvec_q        <= csr_mtvec_r;\n    csr_mip_q          <= csr_mip_r;\n    csr_mie_q          <= csr_mie_r;\n    csr_mpriv_q        <= SUPPORT_SUPER ? csr_mpriv_r : `PRIV_MACHINE;\n    csr_mcycle_q       <= csr_mcycle_r;\n    csr_mscratch_q     <= csr_mscratch_r;\n    csr_mtimecmp_q     <= SUPPORT_MTIMECMP ? csr_mtimecmp_r : 32'b0;\n    csr_mtime_ie_q     <= SUPPORT_MTIMECMP ? csr_mtime_ie_r : 1'b0;\n    csr_medeleg_q      <= SUPPORT_SUPER ? (csr_medeleg_r   & `CSR_MEDELEG_MASK) : 32'b0;\n    csr_mideleg_q      <= SUPPORT_SUPER ? (csr_mideleg_r   & `CSR_MIDELEG_MASK) : 32'b0;\n\n    // CSR - Super\n    csr_sepc_q         <= SUPPORT_SUPER ? (csr_sepc_r     & `CSR_SEPC_MASK)     : 32'b0;\n    csr_stvec_q        <= SUPPORT_SUPER ? (csr_stvec_r    & `CSR_STVEC_MASK)    : 32'b0;\n    csr_scause_q       <= SUPPORT_SUPER ? (csr_scause_r   & `CSR_SCAUSE_MASK)   : 32'b0;\n    csr_stval_q        <= SUPPORT_SUPER ? (csr_stval_r    & `CSR_STVAL_MASK)    : 32'b0;\n    csr_satp_q         <= SUPPORT_SUPER ? (csr_satp_r     & `CSR_SATP_MASK)     : 32'b0;\n    csr_sscratch_q     <= SUPPORT_SUPER ? (csr_sscratch_r & `CSR_SSCRATCH_MASK) : 32'b0;\n\n    csr_mip_next_q     <= buffer_mip_w ? csr_mip_next_r : 32'b0;\n\n    // Increment upper cycle counter on lower 32-bit overflow\n    if (csr_mcycle_q == 32'hFFFFFFFF)\n        csr_mcycle_h_q <= csr_mcycle_h_q + 32'd1;\n\n`ifdef HAS_SIM_CTRL\n    // CSR SIM_CTRL (or DSCRATCH)\n    if ((csr_waddr_i == `CSR_DSCRATCH || csr_waddr_i == `CSR_SIM_CTRL) && ~(|exception_i))\n    begin\n        case (csr_wdata_i & 32'hFF000000)\n        `CSR_SIM_CTRL_EXIT:\n        begin\n            //exit(csr_wdata_i[7:0]);\n            $finish;\n            $finish;\n        end\n        `CSR_SIM_CTRL_PUTC:\n        begin\n            $write(\"%c\", csr_wdata_i[7:0]);\n        end\n        endcase\n    end\n`endif\nend\n\n//-----------------------------------------------------------------\n// CSR branch\n//-----------------------------------------------------------------\nreg        branch_r;\nreg [31:0] branch_target_r;\n\nalways @ *\nbegin\n    branch_r        = 1'b0;\n    branch_target_r = 32'b0;\n\n    // Interrupts\n    if (exception_i == `EXCEPTION_INTERRUPT)\n    begin\n        branch_r        = 1'b1;\n        branch_target_r = (irq_priv_q == `PRIV_MACHINE) ? csr_mtvec_q : csr_stvec_q;\n    end\n    // Exception return\n    else if (exception_i >= `EXCEPTION_ERET_U && exception_i <= `EXCEPTION_ERET_M)\n    begin\n        // MRET (return from machine)\n        if (exception_i[1:0] == `PRIV_MACHINE)\n        begin    \n            branch_r        = 1'b1;\n            branch_target_r = csr_mepc_q;\n        end\n        // SRET (return from supervisor)\n        else\n        begin\n            branch_r        = 1'b1;\n            branch_target_r = csr_sepc_q;\n        end\n    end\n    // Exception - handled in super mode\n    else if (is_exception_w && exception_s_w)\n    begin\n        branch_r        = 1'b1;\n        branch_target_r = csr_stvec_q;\n    end\n    // Exception - handled in machine mode\n    else if (is_exception_w)\n    begin\n        branch_r        = 1'b1;\n        branch_target_r = csr_mtvec_q;\n    end\n    // Fence / SATP register writes cause pipeline flushes\n    else if (exception_i == `EXCEPTION_FENCE)\n    begin\n        branch_r        = 1'b1;\n        branch_target_r = exception_pc_i + 32'd4;\n    end\nend\n\nassign csr_branch_o = branch_r;\nassign csr_target_o = branch_target_r;\n\n`ifdef verilator\nfunction [31:0] get_mcycle; /*verilator public*/\nbegin\n    get_mcycle = csr_mcycle_q;\nend\nendfunction\n`endif\n\nendmodule\n"}