Analysis & Synthesis report for project
Fri Mar 06 12:39:27 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|hdlverifier_dcram:u_dcram|altsyncram:ram_rtl_0|altsyncram_8fe1:auto_generated
 16. Parameter Settings for User Entity Instance: datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core
 17. Parameter Settings for User Entity Instance: datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:s0
 18. Parameter Settings for User Entity Instance: datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:s1
 19. Parameter Settings for User Entity Instance: datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:s2
 20. Parameter Settings for User Entity Instance: datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:s3
 21. Parameter Settings for User Entity Instance: datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0
 22. Parameter Settings for User Entity Instance: datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1
 23. Parameter Settings for User Entity Instance: datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2
 24. Parameter Settings for User Entity Instance: datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3
 25. Parameter Settings for User Entity Instance: datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_synchronizer:sync_trigger
 26. Parameter Settings for User Entity Instance: datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture
 27. Parameter Settings for User Entity Instance: datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|hdlverifier_synchronizer:s1
 28. Parameter Settings for User Entity Instance: datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|hdlverifier_synchronizer:s2
 29. Parameter Settings for User Entity Instance: datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|hdlverifier_dcram:u_dcram
 30. Parameter Settings for User Entity Instance: datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|hdlverifier_synchronizer:s3
 31. Parameter Settings for User Entity Instance: datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core
 32. Parameter Settings for User Entity Instance: datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core|hdlverifier_jtag_vendor_ip0:u_jtag
 33. Parameter Settings for User Entity Instance: datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core|hdlverifier_jtag_vendor_ip0:u_jtag|sld_virtual_jtag:u_virtual_jtag
 34. Parameter Settings for User Entity Instance: datacapture:u0|hdlverifier_capture_trigger_condition:u_hdlverifier_capture_trigger_condition|hdlverifier_capture_comparator:u_hdlverifier_capture_comparator
 35. Parameter Settings for User Entity Instance: datacapture:u0|hdlverifier_capture_trigger_condition:u_hdlverifier_capture_trigger_condition|hdlverifier_capture_trigger_combine:u_hdlverifier_capture_trigger_combine
 36. Parameter Settings for Inferred Entity Instance: datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|hdlverifier_dcram:u_dcram|altsyncram:ram_rtl_0
 37. altsyncram Parameter Settings by Entity Instance
 38. Port Connectivity Checks: "datacapture:u0|hdlverifier_capture_trigger_condition:u_hdlverifier_capture_trigger_condition|hdlverifier_capture_comparator_1bit:u_hdlverifier_capture_comparator_1bit_inst1"
 39. Port Connectivity Checks: "datacapture:u0|hdlverifier_capture_trigger_condition:u_hdlverifier_capture_trigger_condition|hdlverifier_capture_comparator_1bit:u_hdlverifier_capture_comparator_1bit"
 40. Port Connectivity Checks: "datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core|hdlverifier_jtag_vendor_ip0:u_jtag|sld_virtual_jtag:u_virtual_jtag"
 41. Port Connectivity Checks: "datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|hdlverifier_dcram:u_dcram"
 42. Port Connectivity Checks: "datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager"
 43. Port Connectivity Checks: "datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core"
 44. Port Connectivity Checks: "datacapture:u0"
 45. Virtual JTAG Settings
 46. Post-Synthesis Netlist Statistics for Top Partition
 47. Elapsed Time Per Partition
 48. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Mar 06 12:39:27 2020       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; project                                     ;
; Top-level Entity Name              ; project                                     ;
; Family                             ; Cyclone 10 LP                               ;
; Total logic elements               ; 888                                         ;
;     Total combinational functions  ; 639                                         ;
;     Dedicated logic registers      ; 608                                         ;
; Total registers                    ; 608                                         ;
; Total pins                         ; 13                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 896                                         ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10CL025YU256I7G    ;                    ;
; Top-level entity name                                            ; project            ; project            ;
; Family name                                                      ; Cyclone 10 LP      ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                                                          ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; project.vhd                                                        ; yes             ; Auto-Found VHDL File                         ; C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/project.vhd                                                        ;             ;
; datacapture.vhd                                                    ; yes             ; Auto-Found VHDL File                         ; C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/datacapture.vhd                                                    ;             ;
; hdlverifier_capture_core.vhd                                       ; yes             ; Auto-Found VHDL File                         ; C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_core.vhd                                       ;             ;
; hdlverifier_jtag_register.vhd                                      ; yes             ; Auto-Found VHDL File                         ; C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_jtag_register.vhd                                      ;             ;
; hdlverifier_synchronizer.vhd                                       ; yes             ; Auto-Found VHDL File                         ; C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_synchronizer.vhd                                       ;             ;
; hdlverifier_capture_data.vhd                                       ; yes             ; Auto-Found VHDL File                         ; C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_data.vhd                                       ;             ;
; hdlverifier_dcram.vhd                                              ; yes             ; Auto-Found VHDL File                         ; C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_dcram.vhd                                              ;             ;
; hdlverifier_capture_jtag_core.vhd                                  ; yes             ; Auto-Found VHDL File                         ; C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_jtag_core.vhd                                  ;             ;
; hdlverifier_jtag_vendor_ip0.vhd                                    ; yes             ; Auto-Found VHDL File                         ; C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_jtag_vendor_ip0.vhd                                    ;             ;
; sld_virtual_jtag.v                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag.v                                                                                                                                             ;             ;
; sld_virtual_jtag_basic.v                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                                                                       ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                                                  ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                                                              ;             ;
; hdlverifier_capture_trigger_condition.vhd                          ; yes             ; Auto-Found VHDL File                         ; C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_trigger_condition.vhd                          ;             ;
; hdlverifier_capture_comparator.vhd                                 ; yes             ; Auto-Found VHDL File                         ; C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_comparator.vhd                                 ;             ;
; hdlverifier_capture_comparator_1bit.vhd                            ; yes             ; Auto-Found VHDL File                         ; C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_comparator_1bit.vhd                            ;             ;
; hdlverifier_capture_trigger_combine.vhd                            ; yes             ; Auto-Found VHDL File                         ; C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_trigger_combine.vhd                            ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                                                    ; altera_sld  ;
; db/ip/sld3172de05/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/db/ip/sld3172de05/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                                                               ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                                                 ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                                                 ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                                                          ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                                                    ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                                                 ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                                                                                 ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                                                  ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                                                                                     ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                                                                                     ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                                                                   ;             ;
; db/altsyncram_8fe1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/db/altsyncram_8fe1.tdf                                             ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 888                      ;
;                                             ;                          ;
; Total combinational functions               ; 639                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 234                      ;
;     -- 3 input functions                    ; 192                      ;
;     -- <=2 input functions                  ; 213                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 490                      ;
;     -- arithmetic mode                      ; 149                      ;
;                                             ;                          ;
; Total registers                             ; 608                      ;
;     -- Dedicated logic registers            ; 608                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 13                       ;
; Total memory bits                           ; 896                      ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 356                      ;
; Total fan-out                               ; 3711                     ;
; Average fan-out                             ; 2.88                     ;
+---------------------------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Entity Name                           ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
; |project                                                                                                                                ; 639 (93)            ; 608 (101)                 ; 896         ; 0            ; 0       ; 0         ; 13   ; 0            ; |project                                                                                                                                                                                                                                                                                                                                            ; project                               ; work         ;
;    |datacapture:u0|                                                                                                                     ; 423 (0)             ; 420 (0)                   ; 896         ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|datacapture:u0                                                                                                                                                                                                                                                                                                                             ; datacapture                           ; work         ;
;       |hdlverifier_capture_core:u_hdlverifier_capture_core|                                                                             ; 412 (56)            ; 414 (47)                  ; 896         ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core                                                                                                                                                                                                                                                                         ; hdlverifier_capture_core              ; work         ;
;          |hdlverifier_capture_data:u_capture|                                                                                           ; 197 (197)           ; 171 (146)                 ; 896         ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture                                                                                                                                                                                                                                      ; hdlverifier_capture_data              ; work         ;
;             |hdlverifier_dcram:u_dcram|                                                                                                 ; 0 (0)               ; 7 (7)                     ; 896         ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|hdlverifier_dcram:u_dcram                                                                                                                                                                                                            ; hdlverifier_dcram                     ; work         ;
;                |altsyncram:ram_rtl_0|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 896         ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|hdlverifier_dcram:u_dcram|altsyncram:ram_rtl_0                                                                                                                                                                                       ; altsyncram                            ; work         ;
;                   |altsyncram_8fe1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 896         ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|hdlverifier_dcram:u_dcram|altsyncram:ram_rtl_0|altsyncram_8fe1:auto_generated                                                                                                                                                        ; altsyncram_8fe1                       ; work         ;
;             |hdlverifier_synchronizer:s1|                                                                                               ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|hdlverifier_synchronizer:s1                                                                                                                                                                                                          ; hdlverifier_synchronizer              ; work         ;
;             |hdlverifier_synchronizer:s2|                                                                                               ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|hdlverifier_synchronizer:s2                                                                                                                                                                                                          ; hdlverifier_synchronizer              ; work         ;
;             |hdlverifier_synchronizer:s3|                                                                                               ; 0 (0)               ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|hdlverifier_synchronizer:s3                                                                                                                                                                                                          ; hdlverifier_synchronizer              ; work         ;
;          |hdlverifier_capture_jtag_core:u_jtag_core|                                                                                    ; 134 (131)           ; 88 (88)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core                                                                                                                                                                                                                               ; hdlverifier_capture_jtag_core         ; work         ;
;             |hdlverifier_jtag_vendor_ip0:u_jtag|                                                                                        ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core|hdlverifier_jtag_vendor_ip0:u_jtag                                                                                                                                                                                            ; hdlverifier_jtag_vendor_ip0           ; work         ;
;                |sld_virtual_jtag:u_virtual_jtag|                                                                                        ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core|hdlverifier_jtag_vendor_ip0:u_jtag|sld_virtual_jtag:u_virtual_jtag                                                                                                                                                            ; sld_virtual_jtag                      ; work         ;
;                   |sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|                                                                  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core|hdlverifier_jtag_vendor_ip0:u_jtag|sld_virtual_jtag:u_virtual_jtag|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst                                                                                                         ; sld_virtual_jtag_basic                ; work         ;
;          |hdlverifier_jtag_register:register_manager|                                                                                   ; 25 (25)             ; 78 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager                                                                                                                                                                                                                              ; hdlverifier_jtag_register             ; work         ;
;             |hdlverifier_synchronizer:s0|                                                                                               ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:s0                                                                                                                                                                                                  ; hdlverifier_synchronizer              ; work         ;
;             |hdlverifier_synchronizer:s1|                                                                                               ; 0 (0)               ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:s1                                                                                                                                                                                                  ; hdlverifier_synchronizer              ; work         ;
;             |hdlverifier_synchronizer:t2|                                                                                               ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2                                                                                                                                                                                                  ; hdlverifier_synchronizer              ; work         ;
;          |hdlverifier_synchronizer:sync_trigger|                                                                                        ; 0 (0)               ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_synchronizer:sync_trigger                                                                                                                                                                                                                                   ; hdlverifier_synchronizer              ; work         ;
;       |hdlverifier_capture_trigger_condition:u_hdlverifier_capture_trigger_condition|                                                   ; 11 (0)              ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|datacapture:u0|hdlverifier_capture_trigger_condition:u_hdlverifier_capture_trigger_condition                                                                                                                                                                                                                                               ; hdlverifier_capture_trigger_condition ; work         ;
;          |hdlverifier_capture_comparator:u_hdlverifier_capture_comparator|                                                              ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|datacapture:u0|hdlverifier_capture_trigger_condition:u_hdlverifier_capture_trigger_condition|hdlverifier_capture_comparator:u_hdlverifier_capture_comparator                                                                                                                                                                               ; hdlverifier_capture_comparator        ; work         ;
;          |hdlverifier_capture_comparator_1bit:u_hdlverifier_capture_comparator_1bit_inst1|                                              ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|datacapture:u0|hdlverifier_capture_trigger_condition:u_hdlverifier_capture_trigger_condition|hdlverifier_capture_comparator_1bit:u_hdlverifier_capture_comparator_1bit_inst1                                                                                                                                                               ; hdlverifier_capture_comparator_1bit   ; work         ;
;          |hdlverifier_capture_comparator_1bit:u_hdlverifier_capture_comparator_1bit|                                                    ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|datacapture:u0|hdlverifier_capture_trigger_condition:u_hdlverifier_capture_trigger_condition|hdlverifier_capture_comparator_1bit:u_hdlverifier_capture_comparator_1bit                                                                                                                                                                     ; hdlverifier_capture_comparator_1bit   ; work         ;
;          |hdlverifier_capture_trigger_combine:u_hdlverifier_capture_trigger_combine|                                                    ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|datacapture:u0|hdlverifier_capture_trigger_condition:u_hdlverifier_capture_trigger_condition|hdlverifier_capture_trigger_combine:u_hdlverifier_capture_trigger_combine                                                                                                                                                                     ; hdlverifier_capture_trigger_combine   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 123 (1)             ; 87 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                               ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 122 (0)             ; 87 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input           ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 122 (0)             ; 87 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                           ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 122 (1)             ; 87 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab               ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 121 (0)             ; 82 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric     ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 121 (82)            ; 82 (54)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                          ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                            ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                        ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|hdlverifier_dcram:u_dcram|altsyncram:ram_rtl_0|altsyncram_8fe1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 7            ; 128          ; 7            ; 896  ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                              ; Reason for Removal                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_OUT[4]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|data_d1[4]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|data_d2[4]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|DEPTH[0..6]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|DEPTH[7]                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                           ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_reg[0..3]   ; Stuck at VCC due to stuck port data_in                                                                                                                                                           ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_reg[4..11]  ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_reg[12..15] ; Stuck at VCC due to stuck port data_in                                                                                                                                                           ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_reg[16..31] ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2|data_reg[9..31]  ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_reg[0..8]   ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_reg[9]      ; Stuck at VCC due to stuck port data_in                                                                                                                                                           ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_reg[10..31] ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_reg[0]      ; Stuck at VCC due to stuck port data_in                                                                                                                                                           ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_reg[1..3]   ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_reg[4]      ; Stuck at VCC due to stuck port data_in                                                                                                                                                           ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_reg[5..15]  ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_reg[16..18] ; Stuck at VCC due to stuck port data_in                                                                                                                                                           ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_reg[19,20]  ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_reg[21]     ; Stuck at VCC due to stuck port data_in                                                                                                                                                           ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_reg[22..31] ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|data_wtrigger_info[4]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_out[0..3]   ; Stuck at VCC due to stuck port data_in                                                                                                                                                           ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_out[4..11]  ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_out[12..15] ; Stuck at VCC due to stuck port data_in                                                                                                                                                           ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_out[16..31] ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2|data_out[9..31]  ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_out[0..8]   ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_out[9]      ; Stuck at VCC due to stuck port data_in                                                                                                                                                           ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_out[10..31] ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_out[0]      ; Stuck at VCC due to stuck port data_in                                                                                                                                                           ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_out[1..3]   ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_out[4]      ; Stuck at VCC due to stuck port data_in                                                                                                                                                           ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_out[5..15]  ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_out[16..18] ; Stuck at VCC due to stuck port data_in                                                                                                                                                           ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_out[19,20]  ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_out[21]     ; Stuck at VCC due to stuck port data_in                                                                                                                                                           ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_out[22..31] ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|hdlverifier_dcram:u_dcram|q[4]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; NEW_FRAME                                                                                                                                                  ; Merged with DATA_BUFFER                                                                                                                                                                          ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|data_d1[6]                                                                              ; Merged with datacapture:u0|hdlverifier_capture_trigger_condition:u_hdlverifier_capture_trigger_condition|hdlverifier_capture_comparator_1bit:u_hdlverifier_capture_comparator_1bit_inst1|data_d1 ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|data_d1[5]                                                                              ; Merged with datacapture:u0|hdlverifier_capture_trigger_condition:u_hdlverifier_capture_trigger_condition|hdlverifier_capture_comparator_1bit:u_hdlverifier_capture_comparator_1bit|data_d1       ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|trigpos_nteq_zero                                    ; Merged with datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|trigpos_eq_zero                                                                ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|state_reg[3]                                         ; Merged with datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|state_reg[2]                                                                   ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|rdata_Reg[11,19,20,22..31]                   ; Merged with datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|rdata_Reg[10]                                                          ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|rdata_Reg[13..15]                            ; Merged with datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|rdata_Reg[12]                                                          ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|rdata_Reg[17,18,21]                          ; Merged with datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|rdata_Reg[16]                                                          ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|rdata_Reg[10]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core|read_reg[22..31]                              ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|state_reg[2]                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; startup_frame[3]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|wr_window_count[7]                                   ; Lost fanout                                                                                                                                                                                      ;
; Total Number of Removed Registers = 289                                                                                                                    ;                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                          ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core|read_reg[31]                              ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core|read_reg[30],                              ;
;                                                                                                                                                        ; due to stuck port data_in ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core|read_reg[29],                              ;
;                                                                                                                                                        ;                           ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core|read_reg[28],                              ;
;                                                                                                                                                        ;                           ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core|read_reg[27],                              ;
;                                                                                                                                                        ;                           ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core|read_reg[26],                              ;
;                                                                                                                                                        ;                           ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core|read_reg[25],                              ;
;                                                                                                                                                        ;                           ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core|read_reg[24],                              ;
;                                                                                                                                                        ;                           ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core|read_reg[23]                               ;
; DATA_OUT[4]                                                                                                                                            ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|data_d1[4],                                                                          ;
;                                                                                                                                                        ; due to stuck port data_in ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|data_d2[4],                                                                          ;
;                                                                                                                                                        ;                           ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|data_wtrigger_info[4],                            ;
;                                                                                                                                                        ;                           ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|hdlverifier_dcram:u_dcram|q[4]                    ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_reg[10] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_out[10], ;
;                                                                                                                                                        ; due to stuck port data_in ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|rdata_Reg[10],                            ;
;                                                                                                                                                        ;                           ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core|read_reg[22]                               ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_reg[1]  ; Stuck at VCC              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_out[1]   ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_reg[2]  ; Stuck at VCC              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_out[2]   ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_reg[3]  ; Stuck at VCC              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_out[3]   ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_reg[4]  ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_out[4]   ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_reg[5]  ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_out[5]   ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_reg[6]  ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_out[6]   ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_reg[7]  ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_out[7]   ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_reg[8]  ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_out[8]   ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_reg[9]  ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_out[9]   ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_reg[11] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_out[11]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_reg[12] ; Stuck at VCC              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_out[12]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_reg[13] ; Stuck at VCC              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_out[13]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_reg[14] ; Stuck at VCC              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_out[14]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_reg[15] ; Stuck at VCC              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_out[15]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_reg[16] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_out[16]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_reg[17] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_out[17]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_reg[18] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_out[18]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_reg[19] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_out[19]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_reg[20] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_out[20]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_reg[21] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_out[21]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_reg[22] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_out[22]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_reg[23] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_out[23]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_reg[24] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_out[24]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_reg[25] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_out[25]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_reg[26] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_out[26]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_reg[27] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_out[27]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_reg[28] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_out[28]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_reg[29] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_out[29]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_reg[30] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_out[30]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_reg[31] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_out[31]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2|data_reg[9]  ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2|data_out[9]   ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2|data_reg[10] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2|data_out[10]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2|data_reg[11] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2|data_out[11]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2|data_reg[12] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2|data_out[12]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2|data_reg[13] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2|data_out[13]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2|data_reg[14] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2|data_out[14]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2|data_reg[15] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2|data_out[15]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2|data_reg[16] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2|data_out[16]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2|data_reg[17] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2|data_out[17]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2|data_reg[18] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2|data_out[18]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2|data_reg[19] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2|data_out[19]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2|data_reg[20] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2|data_out[20]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2|data_reg[21] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2|data_out[21]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2|data_reg[22] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2|data_out[22]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2|data_reg[23] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2|data_out[23]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2|data_reg[24] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2|data_out[24]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2|data_reg[25] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2|data_out[25]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2|data_reg[26] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2|data_out[26]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2|data_reg[27] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2|data_out[27]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2|data_reg[28] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2|data_out[28]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2|data_reg[29] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2|data_out[29]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2|data_reg[30] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2|data_out[30]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2|data_reg[31] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2|data_out[31]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_reg[0]  ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_out[0]   ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_reg[1]  ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_out[1]   ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_reg[2]  ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_out[2]   ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_reg[3]  ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_out[3]   ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_reg[4]  ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_out[4]   ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_reg[5]  ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_out[5]   ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_reg[6]  ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_out[6]   ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_reg[7]  ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_out[7]   ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_reg[8]  ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_out[8]   ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_reg[9]  ; Stuck at VCC              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_out[9]   ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_reg[10] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_out[10]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_reg[11] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_out[11]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_reg[12] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_out[12]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_reg[13] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_out[13]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_reg[14] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_out[14]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_reg[15] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_out[15]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_reg[16] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_out[16]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_reg[17] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_out[17]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_reg[18] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_out[18]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_reg[19] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_out[19]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_reg[20] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_out[20]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_reg[21] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_out[21]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_reg[22] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_out[22]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_reg[23] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_out[23]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_reg[24] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_out[24]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_reg[25] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_out[25]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_reg[26] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_out[26]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_reg[27] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_out[27]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_reg[28] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_out[28]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_reg[29] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_out[29]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_reg[30] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_out[30]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_reg[31] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1|data_out[31]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_reg[0]  ; Stuck at VCC              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_out[0]   ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_reg[1]  ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_out[1]   ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_reg[0]  ; Stuck at VCC              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3|data_out[0]   ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_reg[3]  ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_out[3]   ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_reg[4]  ; Stuck at VCC              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_out[4]   ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_reg[5]  ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_out[5]   ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_reg[6]  ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_out[6]   ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_reg[7]  ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_out[7]   ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_reg[8]  ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_out[8]   ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_reg[9]  ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_out[9]   ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_reg[10] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_out[10]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_reg[11] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_out[11]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_reg[12] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_out[12]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_reg[13] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_out[13]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_reg[14] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_out[14]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_reg[15] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_out[15]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_reg[16] ; Stuck at VCC              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_out[16]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_reg[2]  ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_out[2]   ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_reg[18] ; Stuck at VCC              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_out[18]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_reg[19] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_out[19]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_reg[20] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_out[20]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_reg[21] ; Stuck at VCC              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_out[21]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_reg[22] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_out[22]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_reg[23] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_out[23]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_reg[24] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_out[24]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_reg[25] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_out[25]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_reg[26] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_out[26]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_reg[27] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_out[27]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_reg[28] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_out[28]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_reg[29] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_out[29]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_reg[30] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_out[30]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_reg[31] ; Stuck at GND              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_out[31]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_reg[17] ; Stuck at VCC              ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0|data_out[17]  ;
;                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 608   ;
; Number of registers using Synchronous Clear  ; 108   ;
; Number of registers using Synchronous Load   ; 11    ;
; Number of registers using Asynchronous Clear ; 63    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 247   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; LED_output[1]                                                                                                                                                                                                                                                                                                                   ; 8       ;
; LED_output[2]                                                                                                                                                                                                                                                                                                                   ; 6       ;
; FIFO_reg[0]                                                                                                                                                                                                                                                                                                                     ; 2       ;
; FIFO_reg[1]                                                                                                                                                                                                                                                                                                                     ; 2       ;
; FIFO_reg[2]                                                                                                                                                                                                                                                                                                                     ; 2       ;
; FIFO_reg[3]                                                                                                                                                                                                                                                                                                                     ; 2       ;
; FIFO_reg[4]                                                                                                                                                                                                                                                                                                                     ; 2       ;
; FIFO_reg[5]                                                                                                                                                                                                                                                                                                                     ; 2       ;
; FIFO_reg[6]                                                                                                                                                                                                                                                                                                                     ; 2       ;
; FIFO_reg[7]                                                                                                                                                                                                                                                                                                                     ; 2       ;
; FIFO_reg[8]                                                                                                                                                                                                                                                                                                                     ; 2       ;
; FIFO_reg[9]                                                                                                                                                                                                                                                                                                                     ; 2       ;
; FIFO_reg[10]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[11]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[12]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[13]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[14]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[15]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[16]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[17]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[18]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[19]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[20]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[21]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[22]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[23]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[24]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[25]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[26]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[27]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[28]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[29]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[30]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[31]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[32]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[33]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[34]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[35]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[36]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[37]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[38]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[39]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[40]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[41]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[42]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[43]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[44]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[45]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[46]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[47]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[48]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[49]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[50]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[51]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[52]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[53]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[54]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[55]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[56]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[57]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[58]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[59]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[60]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; FIFO_reg[61]                                                                                                                                                                                                                                                                                                                    ; 1       ;
; startup_frame[2]                                                                                                                                                                                                                                                                                                                ; 14      ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|reset_clk                                                                                                                                                                                                                                                    ; 52      ;
; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|reset_reg                                                                                                                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 69                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |project|cnt[24]                                                                                                                        ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core|tdi_shift_reg[27] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|rdata_Reg[1]     ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core|reg_wdata_Reg[1]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core|reg_addr_Reg[1]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|wr_window_count[7]       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|wr_window_count_by1[6]   ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|trig_shift_counter[19]                                      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|shift_reg[2]             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|bitcount[12]             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|write_data[1][4] ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|write_data[0][4] ;
; 9:1                ; 7 bits    ; 42 LEs        ; 7 LEs                ; 35 LEs                 ; Yes        ; |project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|waddr[4]                 ;
; 10:1               ; 7 bits    ; 42 LEs        ; 7 LEs                ; 35 LEs                 ; Yes        ; |project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|pre_counter[5]           ;
; 18:1               ; 13 bits   ; 156 LEs       ; 13 LEs               ; 143 LEs                ; Yes        ; |project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core|read_reg[10]      ;
; 18:1               ; 18 bits   ; 216 LEs       ; 18 LEs               ; 198 LEs                ; Yes        ; |project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core|read_reg[9]       ;
; 18:1               ; 3 bits    ; 36 LEs        ; 3 LEs                ; 33 LEs                 ; Yes        ; |project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core|command_reg[6]    ;
; 16:1               ; 2 bits    ; 20 LEs        ; 2 LEs                ; 18 LEs                 ; Yes        ; |project|cal_cnt[0]                                                                                                                     ;
; 18:1               ; 3 bits    ; 36 LEs        ; 3 LEs                ; 33 LEs                 ; Yes        ; |project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core|pad_len[0]        ;
; 11:1               ; 7 bits    ; 49 LEs        ; 7 LEs                ; 42 LEs                 ; Yes        ; |project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|pos_counter[0]           ;
; 22:1               ; 8 bits    ; 112 LEs       ; 8 LEs                ; 104 LEs                ; Yes        ; |project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core|counter[0]        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |project|LED_output[1]                                                                                                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|raddr                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|ShiftRight0              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |project|datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|ShiftRight0              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|hdlverifier_dcram:u_dcram|altsyncram:ram_rtl_0|altsyncram_8fe1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                         ;
; addr_width     ; 7     ; Signed Integer                                                                         ;
; trig_width     ; 15    ; Signed Integer                                                                         ;
; jtag_id        ; 55    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:s0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:s1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:s2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:s3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:t3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_synchronizer:sync_trigger ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; width          ; 15    ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                                            ;
; addr_width     ; 7     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|hdlverifier_synchronizer:s1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|hdlverifier_synchronizer:s2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|hdlverifier_dcram:u_dcram ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 8     ; Signed Integer                                                                                                                                      ;
; addr_width     ; 7     ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|hdlverifier_synchronizer:s3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 7     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; jtag_id        ; 55    ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core|hdlverifier_jtag_vendor_ip0:u_jtag ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jtag_id        ; 55    ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core|hdlverifier_jtag_vendor_ip0:u_jtag|sld_virtual_jtag:u_virtual_jtag ;
+-------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value            ; Type                                                                                                                                                                            ;
+-------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_auto_instance_index ; NO               ; String                                                                                                                                                                          ;
; sld_instance_index      ; 55               ; Signed Integer                                                                                                                                                                  ;
; sld_ir_width            ; 8                ; Signed Integer                                                                                                                                                                  ;
; sld_sim_n_scan          ; 0                ; Signed Integer                                                                                                                                                                  ;
; sld_sim_action          ; UNUSED           ; String                                                                                                                                                                          ;
; sld_sim_total_length    ; 0                ; Signed Integer                                                                                                                                                                  ;
; lpm_type                ; sld_virtual_jtag ; String                                                                                                                                                                          ;
; lpm_hint                ; UNUSED           ; String                                                                                                                                                                          ;
+-------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datacapture:u0|hdlverifier_capture_trigger_condition:u_hdlverifier_capture_trigger_condition|hdlverifier_capture_comparator:u_hdlverifier_capture_comparator ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 5     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datacapture:u0|hdlverifier_capture_trigger_condition:u_hdlverifier_capture_trigger_condition|hdlverifier_capture_trigger_combine:u_hdlverifier_capture_trigger_combine ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|hdlverifier_dcram:u_dcram|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                   ;
; WIDTH_A                            ; 7                    ; Untyped                                                                                                                                   ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                                                                                   ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                   ;
; WIDTH_B                            ; 7                    ; Untyped                                                                                                                                   ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                                                                                   ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_8fe1      ; Untyped                                                                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                 ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                                                                                    ;
; Entity Instance                           ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|hdlverifier_dcram:u_dcram|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                            ;
;     -- WIDTH_A                            ; 7                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                         ;
;     -- WIDTH_B                            ; 7                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                            ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datacapture:u0|hdlverifier_capture_trigger_condition:u_hdlverifier_capture_trigger_condition|hdlverifier_capture_comparator_1bit:u_hdlverifier_capture_comparator_1bit_inst1" ;
+-----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                                                             ;
+-----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; trigger_enabled ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                        ;
+-----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datacapture:u0|hdlverifier_capture_trigger_condition:u_hdlverifier_capture_trigger_condition|hdlverifier_capture_comparator_1bit:u_hdlverifier_capture_comparator_1bit" ;
+-----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                                                       ;
+-----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; trigger_enabled ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                  ;
+-----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core|hdlverifier_jtag_vendor_ip0:u_jtag|sld_virtual_jtag:u_virtual_jtag" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                            ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ir_in[7..1]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
; ir_out             ; Input  ; Info     ; Stuck at GND                                                                                                                                                       ;
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                           ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                           ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                           ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                           ;
; virtual_state_uir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                           ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                           ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                           ;
; jtag_state_rti     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                           ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                           ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                           ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                           ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                           ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                           ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                           ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                           ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                           ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                           ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                           ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                           ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                           ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                           ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                           ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|hdlverifier_dcram:u_dcram" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                           ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; rd   ; Input ; Info     ; Stuck at VCC                                                                                                                      ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager" ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                   ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; user_data_in0[18..16]     ; Input  ; Info     ; Stuck at VCC                                                                              ;
; user_data_in0[31..22]     ; Input  ; Info     ; Stuck at GND                                                                              ;
; user_data_in0[20..19]     ; Input  ; Info     ; Stuck at GND                                                                              ;
; user_data_in0[15..5]      ; Input  ; Info     ; Stuck at GND                                                                              ;
; user_data_in0[3..1]       ; Input  ; Info     ; Stuck at GND                                                                              ;
; user_data_in0[21]         ; Input  ; Info     ; Stuck at VCC                                                                              ;
; user_data_in0[4]          ; Input  ; Info     ; Stuck at VCC                                                                              ;
; user_data_in0[0]          ; Input  ; Info     ; Stuck at VCC                                                                              ;
; user_data_in1[31..10]     ; Input  ; Info     ; Stuck at GND                                                                              ;
; user_data_in1[8..0]       ; Input  ; Info     ; Stuck at GND                                                                              ;
; user_data_in1[9]          ; Input  ; Info     ; Stuck at VCC                                                                              ;
; user_data_in2[31..9]      ; Input  ; Info     ; Stuck at GND                                                                              ;
; user_data_in3[15..12]     ; Input  ; Info     ; Stuck at VCC                                                                              ;
; user_data_in3[3..0]       ; Input  ; Info     ; Stuck at VCC                                                                              ;
; user_data_in3[31..16]     ; Input  ; Info     ; Stuck at GND                                                                              ;
; user_data_in3[11..4]      ; Input  ; Info     ; Stuck at GND                                                                              ;
; user_data_out0_tck[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
; user_data_out0[31..11]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
; user_data_out0[3..2]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
; user_data_out1[31..7]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
; user_data_out2            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
; user_data_out3            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core"                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; data[7] ; Input  ; Info     ; Stuck at GND                                                                        ;
; start   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datacapture:u0"                                                                                 ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; clk_enable       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ready_to_capture ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Virtual JTAG Settings                                                                                                                                                                                                                                                                             ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Instance Index ; Auto Index ; Index Reassigned ; IR Width ; Address ; USER1 DR length ; VIR capture instruction ; Hierarchy Location                                                                                                                                                              ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 55             ; NO         ; NO               ; 8        ; 0x100   ; 9               ; 0x00B                   ; datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core|hdlverifier_jtag_vendor_ip0:u_jtag|sld_virtual_jtag:u_virtual_jtag ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 52                          ;
; cycloneiii_ff         ; 521                         ;
;     CLR               ; 5                           ;
;     ENA               ; 119                         ;
;     ENA CLR           ; 8                           ;
;     ENA CLR SCLR      ; 16                          ;
;     ENA SCLR          ; 43                          ;
;     ENA SLD           ; 1                           ;
;     SCLR              ; 37                          ;
;     plain             ; 292                         ;
; cycloneiii_lcell_comb ; 518                         ;
;     arith             ; 141                         ;
;         2 data inputs ; 107                         ;
;         3 data inputs ; 34                          ;
;     normal            ; 377                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 18                          ;
;         2 data inputs ; 54                          ;
;         3 data inputs ; 123                         ;
;         4 data inputs ; 181                         ;
; cycloneiii_ram_block  ; 7                           ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 2.58                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Mar 06 12:38:13 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning (12125): Using design file project.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: project-blink_arch File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/project.vhd Line: 30
    Info (12023): Found entity 1: project File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/project.vhd Line: 10
Info (12127): Elaborating entity "project" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at project.vhd(47): object "LED_BUFFER" assigned a value but never read File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/project.vhd Line: 47
Warning (12125): Using design file datacapture.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: datacapture-rtl File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/datacapture.vhd Line: 24
    Info (12023): Found entity 1: datacapture File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/datacapture.vhd Line: 13
Info (12128): Elaborating entity "datacapture" for hierarchy "datacapture:u0" File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/project.vhd Line: 65
Warning (10036): Verilog HDL or VHDL warning at datacapture.vhd(59): object "start_flag" assigned a value but never read File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/datacapture.vhd Line: 59
Warning (12125): Using design file hdlverifier_capture_core.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: hdlverifier_capture_core-rtl File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_core.vhd Line: 35
    Info (12023): Found entity 1: hdlverifier_capture_core File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_core.vhd Line: 17
Info (12128): Elaborating entity "hdlverifier_capture_core" for hierarchy "datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core" File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/datacapture.vhd Line: 73
Warning (10036): Verilog HDL or VHDL warning at hdlverifier_capture_core.vhd(62): object "user_data_out2" assigned a value but never read File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_core.vhd Line: 62
Warning (10036): Verilog HDL or VHDL warning at hdlverifier_capture_core.vhd(63): object "user_data_out3" assigned a value but never read File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_core.vhd Line: 63
Warning (12125): Using design file hdlverifier_jtag_register.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: hdlverifier_jtag_register-rtl File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_jtag_register.vhd Line: 37
    Info (12023): Found entity 1: hdlverifier_jtag_register File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_jtag_register.vhd Line: 15
Info (12128): Elaborating entity "hdlverifier_jtag_register" for hierarchy "datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager" File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_core.vhd Line: 162
Warning (12125): Using design file hdlverifier_synchronizer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: hdlverifier_synchronizer-rtl File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_synchronizer.vhd Line: 22
    Info (12023): Found entity 1: hdlverifier_synchronizer File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_synchronizer.vhd Line: 13
Info (12128): Elaborating entity "hdlverifier_synchronizer" for hierarchy "datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_jtag_register:register_manager|hdlverifier_synchronizer:s0" File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_jtag_register.vhd Line: 59
Info (12128): Elaborating entity "hdlverifier_synchronizer" for hierarchy "datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_synchronizer:sync_trigger" File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_core.vhd Line: 183
Warning (12125): Using design file hdlverifier_capture_data.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: hdlverifier_capture_data-rtl File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_data.vhd Line: 43
    Info (12023): Found entity 1: hdlverifier_capture_data File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_data.vhd Line: 15
Info (12128): Elaborating entity "hdlverifier_capture_data" for hierarchy "datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture" File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_core.vhd Line: 192
Info (12128): Elaborating entity "hdlverifier_synchronizer" for hierarchy "datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|hdlverifier_synchronizer:s1" File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_data.vhd Line: 134
Warning (12125): Using design file hdlverifier_dcram.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: hdlverifier_dcram-rtl File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_dcram.vhd Line: 29
    Info (12023): Found entity 1: hdlverifier_dcram File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_dcram.vhd Line: 13
Info (12128): Elaborating entity "hdlverifier_dcram" for hierarchy "datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|hdlverifier_dcram:u_dcram" File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_data.vhd Line: 149
Info (12128): Elaborating entity "hdlverifier_synchronizer" for hierarchy "datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|hdlverifier_synchronizer:s3" File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_data.vhd Line: 241
Warning (12125): Using design file hdlverifier_capture_jtag_core.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: hdlverifier_capture_jtag_core-rtl File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_jtag_core.vhd Line: 34
    Info (12023): Found entity 1: hdlverifier_capture_jtag_core File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_jtag_core.vhd Line: 14
Info (12128): Elaborating entity "hdlverifier_capture_jtag_core" for hierarchy "datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core" File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_core.vhd Line: 218
Warning (12125): Using design file hdlverifier_jtag_vendor_ip0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: hdlverifier_jtag_vendor_ip0-jtag_vendor_ip0_arch File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_jtag_vendor_ip0.vhd Line: 25
    Info (12023): Found entity 1: hdlverifier_jtag_vendor_ip0 File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_jtag_vendor_ip0.vhd Line: 12
Info (12128): Elaborating entity "hdlverifier_jtag_vendor_ip0" for hierarchy "datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core|hdlverifier_jtag_vendor_ip0:u_jtag" File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_jtag_core.vhd Line: 84
Info (12128): Elaborating entity "sld_virtual_jtag" for hierarchy "datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core|hdlverifier_jtag_vendor_ip0:u_jtag|sld_virtual_jtag:u_virtual_jtag" File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_jtag_vendor_ip0.vhd Line: 49
Info (12130): Elaborated megafunction instantiation "datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core|hdlverifier_jtag_vendor_ip0:u_jtag|sld_virtual_jtag:u_virtual_jtag" File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_jtag_vendor_ip0.vhd Line: 49
Info (12133): Instantiated megafunction "datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core|hdlverifier_jtag_vendor_ip0:u_jtag|sld_virtual_jtag:u_virtual_jtag" with the following parameter: File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_jtag_vendor_ip0.vhd Line: 49
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_auto_instance_index" = "NO"
    Info (12134): Parameter "sld_instance_index" = "55"
    Info (12134): Parameter "sld_ir_width" = "8"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core|hdlverifier_jtag_vendor_ip0:u_jtag|sld_virtual_jtag:u_virtual_jtag|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag.v Line: 151
Info (12131): Elaborated megafunction instantiation "datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core|hdlverifier_jtag_vendor_ip0:u_jtag|sld_virtual_jtag:u_virtual_jtag|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst", which is child of megafunction instantiation "datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core|hdlverifier_jtag_vendor_ip0:u_jtag|sld_virtual_jtag:u_virtual_jtag" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag.v Line: 151
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core|hdlverifier_jtag_vendor_ip0:u_jtag|sld_virtual_jtag:u_virtual_jtag|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core|hdlverifier_jtag_vendor_ip0:u_jtag|sld_virtual_jtag:u_virtual_jtag|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core|hdlverifier_jtag_vendor_ip0:u_jtag|sld_virtual_jtag:u_virtual_jtag" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core|hdlverifier_jtag_vendor_ip0:u_jtag|sld_virtual_jtag:u_virtual_jtag|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_jtag_core:u_jtag_core|hdlverifier_jtag_vendor_ip0:u_jtag|sld_virtual_jtag:u_virtual_jtag|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Warning (12125): Using design file hdlverifier_capture_trigger_condition.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: hdlverifier_capture_trigger_condition-rtl File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_trigger_condition.vhd Line: 25
    Info (12023): Found entity 1: hdlverifier_capture_trigger_condition File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_trigger_condition.vhd Line: 13
Info (12128): Elaborating entity "hdlverifier_capture_trigger_condition" for hierarchy "datacapture:u0|hdlverifier_capture_trigger_condition:u_hdlverifier_capture_trigger_condition" File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/datacapture.vhd Line: 89
Warning (12125): Using design file hdlverifier_capture_comparator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: hdlverifier_capture_comparator-rtl File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_comparator.vhd Line: 30
    Info (12023): Found entity 1: hdlverifier_capture_comparator File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_comparator.vhd Line: 17
Info (12128): Elaborating entity "hdlverifier_capture_comparator" for hierarchy "datacapture:u0|hdlverifier_capture_trigger_condition:u_hdlverifier_capture_trigger_condition|hdlverifier_capture_comparator:u_hdlverifier_capture_comparator" File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_trigger_condition.vhd Line: 74
Warning (12125): Using design file hdlverifier_capture_comparator_1bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: hdlverifier_capture_comparator_1bit-rtl File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_comparator_1bit.vhd Line: 28
    Info (12023): Found entity 1: hdlverifier_capture_comparator_1bit File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_comparator_1bit.vhd Line: 16
Info (12128): Elaborating entity "hdlverifier_capture_comparator_1bit" for hierarchy "datacapture:u0|hdlverifier_capture_trigger_condition:u_hdlverifier_capture_trigger_condition|hdlverifier_capture_comparator_1bit:u_hdlverifier_capture_comparator_1bit" File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_trigger_condition.vhd Line: 85
Warning (12125): Using design file hdlverifier_capture_trigger_combine.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: hdlverifier_capture_trigger_combine-rtl File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_trigger_combine.vhd Line: 29
    Info (12023): Found entity 1: hdlverifier_capture_trigger_combine File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_trigger_combine.vhd Line: 15
Info (12128): Elaborating entity "hdlverifier_capture_trigger_combine" for hierarchy "datacapture:u0|hdlverifier_capture_trigger_condition:u_hdlverifier_capture_trigger_condition|hdlverifier_capture_trigger_combine:u_hdlverifier_capture_trigger_combine" File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_trigger_condition.vhd Line: 103
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.03.06.12:39:00 Progress: Loading sld3172de05/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/db/ip/sld3172de05/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/db/ip/sld3172de05/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (276027): Inferred dual-clock RAM node "datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|hdlverifier_dcram:u_dcram|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|hdlverifier_dcram:u_dcram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 7
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 7
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|hdlverifier_dcram:u_dcram|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "datacapture:u0|hdlverifier_capture_core:u_hdlverifier_capture_core|hdlverifier_capture_data:u_capture|hdlverifier_dcram:u_dcram|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "7"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "7"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8fe1.tdf
    Info (12023): Found entity 1: altsyncram_8fe1 File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/db/altsyncram_8fe1.tdf Line: 27
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/hdlverifier_capture_core.vhd Line: 45
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 935 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 910 logic cells
    Info (21064): Implemented 7 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 4829 megabytes
    Info: Processing ended: Fri Mar 06 12:39:27 2020
    Info: Elapsed time: 00:01:14
    Info: Total CPU time (on all processors): 00:01:42


