

================================================================
== Vitis HLS Report for 'node7'
================================================================
* Date:           Tue Sep 24 20:57:34 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_Autoencoder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.480 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1036|     1036|  3.450 us|  3.450 us|  1036|  1036|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop32_loop33  |     1034|     1034|        12|          1|          1|  1024|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      210|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     8|     1272|      792|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      135|    -|
|Register             |        -|     -|      681|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     8|     1953|     1137|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U1418  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1419  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1420  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1421  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U1422     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U1423     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U1424     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U1425     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                 |                                |        0|   8| 1272|  792|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln247_fu_235_p2                 |         +|   0|  0|  18|          11|           1|
    |add_ln248_fu_266_p2                 |         +|   0|  0|  13|           6|           1|
    |ap_condition_341                    |       and|   0|  0|   2|           1|           1|
    |icmp_ln247_fu_229_p2                |      icmp|   0|  0|  19|          11|          12|
    |icmp_ln248_fu_244_p2                |      icmp|   0|  0|  14|           6|           7|
    |ap_block_pp0_stage0_00001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage0_iter11  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1    |        or|   0|  0|   2|           1|           1|
    |select_ln247_fu_250_p3              |    select|   0|  0|   6|           1|           1|
    |select_ln257_1_fu_328_p3            |    select|   0|  0|  32|           1|          32|
    |select_ln257_2_fu_339_p3            |    select|   0|  0|  32|           1|          32|
    |select_ln257_3_fu_350_p3            |    select|   0|  0|  32|           1|          32|
    |select_ln257_fu_317_p3              |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 210|          45|         157|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_v96_load             |   9|          2|    6|         12|
    |indvar_flatten_fu_72                  |   9|          2|   11|         22|
    |real_start                            |   9|          2|    1|          2|
    |v270_0_blk_n                          |   9|          2|    1|          2|
    |v270_1_blk_n                          |   9|          2|    1|          2|
    |v270_2_blk_n                          |   9|          2|    1|          2|
    |v270_3_blk_n                          |   9|          2|    1|          2|
    |v271_0_blk_n                          |   9|          2|    1|          2|
    |v271_1_blk_n                          |   9|          2|    1|          2|
    |v271_2_blk_n                          |   9|          2|    1|          2|
    |v271_3_blk_n                          |   9|          2|    1|          2|
    |v96_fu_68                             |   9|          2|    6|         12|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 135|         30|   45|         90|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |indvar_flatten_fu_72               |  11|   0|   11|          0|
    |select_ln257_1_reg_505             |  32|   0|   32|          0|
    |select_ln257_2_reg_510             |  32|   0|   32|          0|
    |select_ln257_3_reg_515             |  32|   0|   32|          0|
    |select_ln257_reg_500               |  32|   0|   32|          0|
    |start_once_reg                     |   1|   0|    1|          0|
    |v101_1_reg_482                     |  32|   0|   32|          0|
    |v101_1_reg_482_pp0_iter9_reg       |  32|   0|   32|          0|
    |v101_2_reg_488                     |  32|   0|   32|          0|
    |v101_2_reg_488_pp0_iter9_reg       |  32|   0|   32|          0|
    |v101_3_reg_494                     |  32|   0|   32|          0|
    |v101_3_reg_494_pp0_iter9_reg       |  32|   0|   32|          0|
    |v101_reg_476                       |  32|   0|   32|          0|
    |v101_reg_476_pp0_iter9_reg         |  32|   0|   32|          0|
    |v257_0_load_reg_401                |  32|   0|   32|          0|
    |v257_1_load_reg_411                |  32|   0|   32|          0|
    |v257_2_load_reg_421                |  32|   0|   32|          0|
    |v257_3_load_reg_431                |  32|   0|   32|          0|
    |v271_0_read_reg_396                |  32|   0|   32|          0|
    |v271_1_read_reg_406                |  32|   0|   32|          0|
    |v271_2_read_reg_416                |  32|   0|   32|          0|
    |v271_3_read_reg_426                |  32|   0|   32|          0|
    |v96_fu_68                          |   6|   0|    6|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 681|   0|  681|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|         node7|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|         node7|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|         node7|  return value|
|start_full_n           |   in|    1|  ap_ctrl_hs|         node7|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|         node7|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|         node7|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|         node7|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|         node7|  return value|
|start_out              |  out|    1|  ap_ctrl_hs|         node7|  return value|
|start_write            |  out|    1|  ap_ctrl_hs|         node7|  return value|
|v271_0_dout            |   in|   32|     ap_fifo|        v271_0|       pointer|
|v271_0_num_data_valid  |   in|   11|     ap_fifo|        v271_0|       pointer|
|v271_0_fifo_cap        |   in|   11|     ap_fifo|        v271_0|       pointer|
|v271_0_empty_n         |   in|    1|     ap_fifo|        v271_0|       pointer|
|v271_0_read            |  out|    1|     ap_fifo|        v271_0|       pointer|
|v271_1_dout            |   in|   32|     ap_fifo|        v271_1|       pointer|
|v271_1_num_data_valid  |   in|   11|     ap_fifo|        v271_1|       pointer|
|v271_1_fifo_cap        |   in|   11|     ap_fifo|        v271_1|       pointer|
|v271_1_empty_n         |   in|    1|     ap_fifo|        v271_1|       pointer|
|v271_1_read            |  out|    1|     ap_fifo|        v271_1|       pointer|
|v271_2_dout            |   in|   32|     ap_fifo|        v271_2|       pointer|
|v271_2_num_data_valid  |   in|   11|     ap_fifo|        v271_2|       pointer|
|v271_2_fifo_cap        |   in|   11|     ap_fifo|        v271_2|       pointer|
|v271_2_empty_n         |   in|    1|     ap_fifo|        v271_2|       pointer|
|v271_2_read            |  out|    1|     ap_fifo|        v271_2|       pointer|
|v271_3_dout            |   in|   32|     ap_fifo|        v271_3|       pointer|
|v271_3_num_data_valid  |   in|   11|     ap_fifo|        v271_3|       pointer|
|v271_3_fifo_cap        |   in|   11|     ap_fifo|        v271_3|       pointer|
|v271_3_empty_n         |   in|    1|     ap_fifo|        v271_3|       pointer|
|v271_3_read            |  out|    1|     ap_fifo|        v271_3|       pointer|
|v270_0_din             |  out|   32|     ap_fifo|        v270_0|       pointer|
|v270_0_num_data_valid  |   in|   11|     ap_fifo|        v270_0|       pointer|
|v270_0_fifo_cap        |   in|   11|     ap_fifo|        v270_0|       pointer|
|v270_0_full_n          |   in|    1|     ap_fifo|        v270_0|       pointer|
|v270_0_write           |  out|    1|     ap_fifo|        v270_0|       pointer|
|v270_1_din             |  out|   32|     ap_fifo|        v270_1|       pointer|
|v270_1_num_data_valid  |   in|   11|     ap_fifo|        v270_1|       pointer|
|v270_1_fifo_cap        |   in|   11|     ap_fifo|        v270_1|       pointer|
|v270_1_full_n          |   in|    1|     ap_fifo|        v270_1|       pointer|
|v270_1_write           |  out|    1|     ap_fifo|        v270_1|       pointer|
|v270_2_din             |  out|   32|     ap_fifo|        v270_2|       pointer|
|v270_2_num_data_valid  |   in|   11|     ap_fifo|        v270_2|       pointer|
|v270_2_fifo_cap        |   in|   11|     ap_fifo|        v270_2|       pointer|
|v270_2_full_n          |   in|    1|     ap_fifo|        v270_2|       pointer|
|v270_2_write           |  out|    1|     ap_fifo|        v270_2|       pointer|
|v270_3_din             |  out|   32|     ap_fifo|        v270_3|       pointer|
|v270_3_num_data_valid  |   in|   11|     ap_fifo|        v270_3|       pointer|
|v270_3_fifo_cap        |   in|   11|     ap_fifo|        v270_3|       pointer|
|v270_3_full_n          |   in|    1|     ap_fifo|        v270_3|       pointer|
|v270_3_write           |  out|    1|     ap_fifo|        v270_3|       pointer|
|v257_0_address0        |  out|    5|   ap_memory|        v257_0|         array|
|v257_0_ce0             |  out|    1|   ap_memory|        v257_0|         array|
|v257_0_q0              |   in|   32|   ap_memory|        v257_0|         array|
|v257_1_address0        |  out|    5|   ap_memory|        v257_1|         array|
|v257_1_ce0             |  out|    1|   ap_memory|        v257_1|         array|
|v257_1_q0              |   in|   32|   ap_memory|        v257_1|         array|
|v257_2_address0        |  out|    5|   ap_memory|        v257_2|         array|
|v257_2_ce0             |  out|    1|   ap_memory|        v257_2|         array|
|v257_2_q0              |   in|   32|   ap_memory|        v257_2|         array|
|v257_3_address0        |  out|    5|   ap_memory|        v257_3|         array|
|v257_3_ce0             |  out|    1|   ap_memory|        v257_3|         array|
|v257_3_q0              |   in|   32|   ap_memory|        v257_3|         array|
+-----------------------+-----+-----+------------+--------------+--------------+

