# No design specified
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work work 
# Modifying F:/05. Code Battle/04. Verilog/CPU_design/CPU_wjf.mpf
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:54:23 on Oct 26,2016
# vlog -reportprogress 300 -work work DEFINE_CPU.v 
# End time: 15:54:23 on Oct 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:54:23 on Oct 26,2016
# vlog -reportprogress 300 -work work D_MEMORY.v 
# -- Compiling module D_MEMORY
# 
# Top level modules:
# 	D_MEMORY
# End time: 15:54:24 on Oct 26,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:54:24 on Oct 26,2016
# vlog -reportprogress 300 -work work I_MEMORY.v 
# -- Compiling module I_MEMORY
# 
# Top level modules:
# 	I_MEMORY
# End time: 15:54:24 on Oct 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:54:25 on Oct 26,2016
# vlog -reportprogress 300 -work work I_MEMORY_8bit.v 
# -- Compiling module I_MEMORY_8BIT
# 
# Top level modules:
# 	I_MEMORY_8BIT
# End time: 15:54:25 on Oct 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:54:25 on Oct 26,2016
# vlog -reportprogress 300 -work work RA1SHD_IBM512X8.v 
# -- Compiling module RA1SHD_IBM512X8
# 
# Top level modules:
# 	RA1SHD_IBM512X8
# End time: 15:54:25 on Oct 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:54:25 on Oct 26,2016
# vlog -reportprogress 300 -work work SERIAL_CPU_8bit.v 
# -- Compiling module SERIAL_CPU_8BIT
# 
# Top level modules:
# 	SERIAL_CPU_8BIT
# End time: 15:54:25 on Oct 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:54:25 on Oct 26,2016
# vlog -reportprogress 300 -work work SHARE_SUPERALU.v 
# -- Compiling module SHARE_SUPERALU
# 
# Top level modules:
# 	SHARE_SUPERALU
# End time: 15:54:25 on Oct 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:54:25 on Oct 26,2016
# vlog -reportprogress 300 -work work SRAM_IO_CTRL.v 
# -- Compiling module SRAM_IO_CTRL
# 
# Top level modules:
# 	SRAM_IO_CTRL
# End time: 15:54:25 on Oct 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:54:25 on Oct 26,2016
# vlog -reportprogress 300 -work work SRAM_IO_CTRL_LOGIC.v 
# -- Compiling module SRAM_IO_CTRL_LOGIC
# 
# Top level modules:
# 	SRAM_IO_CTRL_LOGIC
# End time: 15:54:25 on Oct 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:54:25 on Oct 26,2016
# vlog -reportprogress 300 -work work PSEUDO_SPI_INTF.v 
# -- Compiling module PSEUDO_SPT_INTF
# 
# Top level modules:
# 	PSEUDO_SPT_INTF
# End time: 15:54:25 on Oct 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:54:25 on Oct 26,2016
# vlog -reportprogress 300 -work work SCPU_8BIT_ALU_CTRL_SPI.v 
# -- Compiling module SERIAL_CPU_8BIT
# -- Compiling module SHARE_SUPERALU
# -- Compiling module SRAM_IO_CTRL
# -- Compiling module PSEUDO_SPT_INTF
# -- Compiling module SCPU_8BIT_ALU_CTRL_SPI
# 
# Top level modules:
# 	SCPU_8BIT_ALU_CTRL_SPI
# End time: 15:54:26 on Oct 26,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:54:26 on Oct 26,2016
# vlog -reportprogress 300 -work work iogpil_cmrf8sf_rvt.v 
# -- Compiling module PBCOC12A
# -- Compiling module PBCOC12B
# -- Compiling module PBCOC12C
# -- Compiling module PBCOC16A
# -- Compiling module PBCOC16B
# -- Compiling module PBCOC16C
# -- Compiling module PBCOC24A
# -- Compiling module PBCOC24B
# -- Compiling module PBCOC24C
# -- Compiling module PBCOC2A
# -- Compiling module PBCOC2C
# -- Compiling module PBCOC4A
# -- Compiling module PBCOC4C
# -- Compiling module PBCOC8A
# -- Compiling module PBCOC8B
# -- Compiling module PBCOC8C
# -- Compiling module PBCSOC12A
# -- Compiling module PBCSOC12B
# -- Compiling module PBCSOC12C
# -- Compiling module PBCSOC16A
# -- Compiling module PBCSOC16B
# -- Compiling module PBCSOC16C
# -- Compiling module PBCSOC24A
# -- Compiling module PBCSOC24B
# -- Compiling module PBCSOC24C
# -- Compiling module PBCSOC2A
# -- Compiling module PBCSOC2C
# -- Compiling module PBCSOC4A
# -- Compiling module PBCSOC4C
# -- Compiling module PBCSOC8A
# -- Compiling module PBCSOC8B
# -- Compiling module PBCSOC8C
# -- Compiling module PBCOD12A
# -- Compiling module PBCOD12B
# -- Compiling module PBCOD12C
# -- Compiling module PBCOD16A
# -- Compiling module PBCOD16B
# -- Compiling module PBCOD16C
# -- Compiling module PBCOD24A
# -- Compiling module PBCOD24B
# -- Compiling module PBCOD24C
# -- Compiling module PBCOD2A
# -- Compiling module PBCOD2C
# -- Compiling module PBCOD4A
# -- Compiling module PBCOD4C
# -- Compiling module PBCOD8A
# -- Compiling module PBCOD8B
# -- Compiling module PBCOD8C
# -- Compiling module PBCSOD12A
# -- Compiling module PBCSOD12B
# -- Compiling module PBCSOD12C
# -- Compiling module PBCSOD16A
# -- Compiling module PBCSOD16B
# -- Compiling module PBCSOD16C
# -- Compiling module PBCSOD24A
# -- Compiling module PBCSOD24B
# -- Compiling module PBCSOD24C
# -- Compiling module PBCSOD2A
# -- Compiling module PBCSOD2C
# -- Compiling module PBCSOD4A
# -- Compiling module PBCSOD4C
# -- Compiling module PBCSOD8A
# -- Compiling module PBCSOD8B
# -- Compiling module PBCSOD8C
# -- Compiling module PBCCT12A
# -- Compiling module PBCCT12B
# -- Compiling module PBCCT12C
# -- Compiling module PBCCT16A
# -- Compiling module PBCCT16B
# -- Compiling module PBCCT16C
# -- Compiling module PBCCT24A
# -- Compiling module PBCCT24B
# -- Compiling module PBCCT24C
# -- Compiling module PBCCT2A
# -- Compiling module PBCCT2C
# -- Compiling module PBCCT4A
# -- Compiling module PBCCT4C
# -- Compiling module PBCCT8A
# -- Compiling module PBCCT8B
# -- Compiling module PBCCT8C
# -- Compiling module PBCSCT12A
# -- Compiling module PBCSCT12B
# -- Compiling module PBCSCT12C
# -- Compiling module PBCSCT16A
# -- Compiling module PBCSCT16B
# -- Compiling module PBCSCT16C
# -- Compiling module PBCSCT24A
# -- Compiling module PBCSCT24B
# -- Compiling module PBCSCT24C
# -- Compiling module PBCSCT2A
# -- Compiling module PBCSCT2C
# -- Compiling module PBCSCT4A
# -- Compiling module PBCSCT4C
# -- Compiling module PBCSCT8A
# -- Compiling module PBCSCT8B
# -- Compiling module PBCSCT8C
# -- Compiling module PBCODD12A
# -- Compiling module PBCODD12B
# -- Compiling module PBCODD12C
# -- Compiling module PBCODD16A
# -- Compiling module PBCODD16B
# -- Compiling module PBCODD16C
# -- Compiling module PBCODD24A
# -- Compiling module PBCODD24B
# -- Compiling module PBCODD24C
# -- Compiling module PBCODD2A
# -- Compiling module PBCODD2C
# -- Compiling module PBCODD4A
# -- Compiling module PBCODD4C
# -- Compiling module PBCODD8A
# -- Compiling module PBCODD8B
# -- Compiling module PBCODD8C
# -- Compiling module PBCSODD12A
# -- Compiling module PBCSODD12B
# -- Compiling module PBCSODD12C
# -- Compiling module PBCSODD16A
# -- Compiling module PBCSODD16B
# -- Compiling module PBCSODD16C
# -- Compiling module PBCSODD24A
# -- Compiling module PBCSODD24B
# -- Compiling module PBCSODD24C
# -- Compiling module PBCSODD2A
# -- Compiling module PBCSODD2C
# -- Compiling module PBCSODD4A
# -- Compiling module PBCSODD4C
# -- Compiling module PBCSODD8A
# -- Compiling module PBCSODD8B
# -- Compiling module PBCSODD8C
# -- Compiling module PBCCTD12A
# -- Compiling module PBCCTD12B
# -- Compiling module PBCCTD12C
# -- Compiling module PBCCTD16A
# -- Compiling module PBCCTD16B
# -- Compiling module PBCCTD16C
# -- Compiling module PBCCTD24A
# -- Compiling module PBCCTD24B
# -- Compiling module PBCCTD24C
# -- Compiling module PBCCTD2A
# -- Compiling module PBCCTD2C
# -- Compiling module PBCCTD4A
# -- Compiling module PBCCTD4C
# -- Compiling module PBCCTD8A
# -- Compiling module PBCCTD8B
# -- Compiling module PBCCTD8C
# -- Compiling module PBCSCTD12A
# -- Compiling module PBCSCTD12B
# -- Compiling module PBCSCTD12C
# -- Compiling module PBCSCTD16A
# -- Compiling module PBCSCTD16B
# -- Compiling module PBCSCTD16C
# -- Compiling module PBCSCTD24A
# -- Compiling module PBCSCTD24B
# -- Compiling module PBCSCTD24C
# -- Compiling module PBCSCTD2A
# -- Compiling module PBCSCTD2C
# -- Compiling module PBCSCTD4A
# -- Compiling module PBCSCTD4C
# -- Compiling module PBCSCTD8A
# -- Compiling module PBCSCTD8B
# -- Compiling module PBCSCTD8C
# -- Compiling module PBCOCU12A
# -- Compiling module PBCOCU12B
# -- Compiling module PBCOCU12C
# -- Compiling module PBCOCU16A
# -- Compiling module PBCOCU16B
# -- Compiling module PBCOCU16C
# -- Compiling module PBCOCU24A
# -- Compiling module PBCOCU24B
# -- Compiling module PBCOCU24C
# -- Compiling module PBCOCU2A
# -- Compiling module PBCOCU2C
# -- Compiling module PBCOCU4A
# -- Compiling module PBCOCU4C
# -- Compiling module PBCOCU8A
# -- Compiling module PBCOCU8B
# -- Compiling module PBCOCU8C
# -- Compiling module PBCSOCU12A
# -- Compiling module PBCSOCU12B
# -- Compiling module PBCSOCU12C
# -- Compiling module PBCSOCU16A
# -- Compiling module PBCSOCU16B
# -- Compiling module PBCSOCU16C
# -- Compiling module PBCSOCU24A
# -- Compiling module PBCSOCU24B
# -- Compiling module PBCSOCU24C
# -- Compiling module PBCSOCU2A
# -- Compiling module PBCSOCU2C
# -- Compiling module PBCSOCU4A
# -- Compiling module PBCSOCU4C
# -- Compiling module PBCSOCU8A
# -- Compiling module PBCSOCU8B
# -- Compiling module PBCSOCU8C
# -- Compiling module PBCCTU12A
# -- Compiling module PBCCTU12B
# -- Compiling module PBCCTU12C
# -- Compiling module PBCCTU16A
# -- Compiling module PBCCTU16B
# -- Compiling module PBCCTU16C
# -- Compiling module PBCCTU24A
# -- Compiling module PBCCTU24B
# -- Compiling module PBCCTU24C
# -- Compiling module PBCCTU2A
# -- Compiling module PBCCTU2C
# -- Compiling module PBCCTU4A
# -- Compiling module PBCCTU4C
# -- Compiling module PBCCTU8A
# -- Compiling module PBCCTU8B
# -- Compiling module PBCCTU8C
# -- Compiling module PBCSCTU12A
# -- Compiling module PBCSCTU12B
# -- Compiling module PBCSCTU12C
# -- Compiling module PBCSCTU16A
# -- Compiling module PBCSCTU16B
# -- Compiling module PBCSCTU16C
# -- Compiling module PBCSCTU24A
# -- Compiling module PBCSCTU24B
# -- Compiling module PBCSCTU24C
# -- Compiling module PBCSCTU2A
# -- Compiling module PBCSCTU2C
# -- Compiling module PBCSCTU4A
# -- Compiling module PBCSCTU4C
# -- Compiling module PBCSCTU8A
# -- Compiling module PBCSCTU8B
# -- Compiling module PBCSCTU8C
# -- Compiling module PIC
# -- Compiling module PICS
# -- Compiling module PICD
# -- Compiling module PICSD
# -- Compiling module PICSU
# -- Compiling module PICU
# -- Compiling module POC12A
# -- Compiling module POC12B
# -- Compiling module POC12C
# -- Compiling module POC16A
# -- Compiling module POC16B
# -- Compiling module POC16C
# -- Compiling module POC24A
# -- Compiling module POC24B
# -- Compiling module POC24C
# -- Compiling module POC2A
# -- Compiling module POC2C
# -- Compiling module POC4A
# -- Compiling module POC4C
# -- Compiling module POC8A
# -- Compiling module POC8B
# -- Compiling module POC8C
# -- Compiling module POOC12A
# -- Compiling module POOC12B
# -- Compiling module POOC12C
# -- Compiling module POOC16A
# -- Compiling module POOC16B
# -- Compiling module POOC16C
# -- Compiling module POOC24A
# -- Compiling module POOC24B
# -- Compiling module POOC24C
# -- Compiling module POOC2A
# -- Compiling module POOC2C
# -- Compiling module POOC4A
# -- Compiling module POOC4C
# -- Compiling module POOC8A
# -- Compiling module POOC8B
# -- Compiling module POOC8C
# -- Compiling module POOD12A
# -- Compiling module POOD12B
# -- Compiling module POOD12C
# -- Compiling module POOD16A
# -- Compiling module POOD16B
# -- Compiling module POOD16C
# -- Compiling module POOD24A
# -- Compiling module POOD24B
# -- Compiling module POOD24C
# -- Compiling module POOD2A
# -- Compiling module POOD2C
# -- Compiling module POOD4A
# -- Compiling module POOD4C
# -- Compiling module POOD8A
# -- Compiling module POOD8B
# -- Compiling module POOD8C
# -- Compiling module POCT12A
# -- Compiling module POCT12B
# -- Compiling module POCT12C
# -- Compiling module POCT16A
# -- Compiling module POCT16B
# -- Compiling module POCT16C
# -- Compiling module POCT24A
# -- Compiling module POCT24B
# -- Compiling module POCT24C
# -- Compiling module POCT2A
# -- Compiling module POCT2C
# -- Compiling module POCT4A
# -- Compiling module POCT4C
# -- Compiling module POCT8A
# -- Compiling module POCT8B
# -- Compiling module POCT8C
# -- Compiling module PBREAK
# -- Compiling module PBREAKBF
# -- Compiling module PBREAKDVDDR
# -- Compiling module PBREAKBFDVDDR
# -- Compiling module PCORNER
# -- Compiling module PFILL1
# -- Compiling module PFILLH
# -- Compiling module PFILLQ
# -- Compiling module PDVSS
# -- Compiling module PDVDD
# -- Compiling module PVSS
# -- Compiling module PVDD
# -- Compiling module PAVDD
# -- Compiling module PAVSS
# -- Compiling module PANALOG
# -- Compiling module PBAREWIRE
# -- Compiling module POSC1
# -- Compiling module POSC2
# -- Compiling module POSC3
# -- Compiling module POSC4
# 
# Top level modules:
# 	PBCOC12A
# 	PBCOC12B
# 	PBCOC12C
# 	PBCOC16A
# 	PBCOC16B
# 	PBCOC16C
# 	PBCOC24A
# 	PBCOC24B
# 	PBCOC24C
# 	PBCOC2A
# 	PBCOC2C
# 	PBCOC4A
# 	PBCOC4C
# 	PBCOC8A
# 	PBCOC8B
# 	PBCOC8C
# 	PBCSOC12A
# 	PBCSOC12B
# 	PBCSOC12C
# 	PBCSOC16A
# 	PBCSOC16B
# 	PBCSOC16C
# 	PBCSOC24A
# 	PBCSOC24B
# 	PBCSOC24C
# 	PBCSOC2A
# 	PBCSOC2C
# 	PBCSOC4A
# 	PBCSOC4C
# 	PBCSOC8A
# 	PBCSOC8B
# 	PBCSOC8C
# 	PBCOD12A
# 	PBCOD12B
# 	PBCOD12C
# 	PBCOD16A
# 	PBCOD16B
# 	PBCOD16C
# 	PBCOD24A
# 	PBCOD24B
# 	PBCOD24C
# 	PBCOD2A
# 	PBCOD2C
# 	PBCOD4A
# 	PBCOD4C
# 	PBCOD8A
# 	PBCOD8B
# 	PBCOD8C
# 	PBCSOD12A
# 	PBCSOD12B
# 	PBCSOD12C
# 	PBCSOD16A
# 	PBCSOD16B
# 	PBCSOD16C
# 	PBCSOD24A
# 	PBCSOD24B
# 	PBCSOD24C
# 	PBCSOD2A
# 	PBCSOD2C
# 	PBCSOD4A
# 	PBCSOD4C
# 	PBCSOD8A
# 	PBCSOD8B
# 	PBCSOD8C
# 	PBCCT12A
# 	PBCCT12B
# 	PBCCT12C
# 	PBCCT16A
# 	PBCCT16B
# 	PBCCT16C
# 	PBCCT24A
# 	PBCCT24B
# 	PBCCT24C
# 	PBCCT2A
# 	PBCCT2C
# 	PBCCT4A
# 	PBCCT4C
# 	PBCCT8A
# 	PBCCT8B
# 	PBCCT8C
# 	PBCSCT12A
# 	PBCSCT12B
# 	PBCSCT12C
# 	PBCSCT16A
# 	PBCSCT16B
# 	PBCSCT16C
# 	PBCSCT24A
# 	PBCSCT24B
# 	PBCSCT24C
# 	PBCSCT2A
# 	PBCSCT2C
# 	PBCSCT4A
# 	PBCSCT4C
# 	PBCSCT8A
# 	PBCSCT8B
# 	PBCSCT8C
# 	PBCODD12A
# 	PBCODD12B
# 	PBCODD12C
# 	PBCODD16A
# 	PBCODD16B
# 	PBCODD16C
# 	PBCODD24A
# 	PBCODD24B
# 	PBCODD24C
# 	PBCODD2A
# 	PBCODD2C
# 	PBCODD4A
# 	PBCODD4C
# 	PBCODD8A
# 	PBCODD8B
# 	PBCODD8C
# 	PBCSODD12A
# 	PBCSODD12B
# 	PBCSODD12C
# 	PBCSODD16A
# 	PBCSODD16B
# 	PBCSODD16C
# 	PBCSODD24A
# 	PBCSODD24B
# 	PBCSODD24C
# 	PBCSODD2A
# 	PBCSODD2C
# 	PBCSODD4A
# 	PBCSODD4C
# 	PBCSODD8A
# 	PBCSODD8B
# 	PBCSODD8C
# 	PBCCTD12A
# 	PBCCTD12B
# 	PBCCTD12C
# 	PBCCTD16A
# 	PBCCTD16B
# 	PBCCTD16C
# 	PBCCTD24A
# 	PBCCTD24B
# 	PBCCTD24C
# 	PBCCTD2A
# 	PBCCTD2C
# 	PBCCTD4A
# 	PBCCTD4C
# 	PBCCTD8A
# 	PBCCTD8B
# 	PBCCTD8C
# 	PBCSCTD12A
# 	PBCSCTD12B
# 	PBCSCTD12C
# 	PBCSCTD16A
# 	PBCSCTD16B
# 	PBCSCTD16C
# 	PBCSCTD24A
# 	PBCSCTD24B
# 	PBCSCTD24C
# 	PBCSCTD2A
# 	PBCSCTD2C
# 	PBCSCTD4A
# 	PBCSCTD4C
# 	PBCSCTD8A
# 	PBCSCTD8B
# 	PBCSCTD8C
# 	PBCOCU12A
# 	PBCOCU12B
# 	PBCOCU12C
# 	PBCOCU16A
# 	PBCOCU16B
# 	PBCOCU16C
# 	PBCOCU24A
# 	PBCOCU24B
# 	PBCOCU24C
# 	PBCOCU2A
# 	PBCOCU2C
# 	PBCOCU4A
# 	PBCOCU4C
# 	PBCOCU8A
# 	PBCOCU8B
# 	PBCOCU8C
# 	PBCSOCU12A
# 	PBCSOCU12B
# 	PBCSOCU12C
# 	PBCSOCU16A
# 	PBCSOCU16B
# 	PBCSOCU16C
# 	PBCSOCU24A
# 	PBCSOCU24B
# 	PBCSOCU24C
# 	PBCSOCU2A
# 	PBCSOCU2C
# 	PBCSOCU4A
# 	PBCSOCU4C
# 	PBCSOCU8A
# 	PBCSOCU8B
# 	PBCSOCU8C
# 	PBCCTU12A
# 	PBCCTU12B
# 	PBCCTU12C
# 	PBCCTU16A
# 	PBCCTU16B
# 	PBCCTU16C
# 	PBCCTU24A
# 	PBCCTU24B
# 	PBCCTU24C
# 	PBCCTU2A
# 	PBCCTU2C
# 	PBCCTU4A
# 	PBCCTU4C
# 	PBCCTU8A
# 	PBCCTU8B
# 	PBCCTU8C
# 	PBCSCTU12A
# 	PBCSCTU12B
# 	PBCSCTU12C
# 	PBCSCTU16A
# 	PBCSCTU16B
# 	PBCSCTU16C
# 	PBCSCTU24A
# 	PBCSCTU24B
# 	PBCSCTU24C
# 	PBCSCTU2A
# 	PBCSCTU2C
# 	PBCSCTU4A
# 	PBCSCTU4C
# 	PBCSCTU8A
# 	PBCSCTU8B
# 	PBCSCTU8C
# 	PIC
# 	PICS
# 	PICD
# 	PICSD
# 	PICSU
# 	PICU
# 	POC12A
# 	POC12B
# 	POC12C
# 	POC16A
# 	POC16B
# 	POC16C
# 	POC24A
# 	POC24B
# 	POC24C
# 	POC2A
# 	POC2C
# 	POC4A
# 	POC4C
# 	POC8A
# 	POC8B
# 	POC8C
# 	POOC12A
# 	POOC12B
# 	POOC12C
# 	POOC16A
# 	POOC16B
# 	POOC16C
# 	POOC24A
# 	POOC24B
# 	POOC24C
# 	POOC2A
# 	POOC2C
# 	POOC4A
# 	POOC4C
# 	POOC8A
# 	POOC8B
# 	POOC8C
# 	POOD12A
# 	POOD12B
# 	POOD12C
# 	POOD16A
# 	POOD16B
# 	POOD16C
# 	POOD24A
# 	POOD24B
# 	POOD24C
# 	POOD2A
# 	POOD2C
# 	POOD4A
# 	POOD4C
# 	POOD8A
# 	POOD8B
# 	POOD8C
# 	POCT12A
# 	POCT12B
# 	POCT12C
# 	POCT16A
# 	POCT16B
# 	POCT16C
# 	POCT24A
# 	POCT24B
# 	POCT24C
# 	POCT2A
# 	POCT2C
# 	POCT4A
# 	POCT4C
# 	POCT8A
# 	POCT8B
# 	POCT8C
# 	PBREAK
# 	PBREAKBF
# 	PBREAKDVDDR
# 	PBREAKBFDVDDR
# 	PCORNER
# 	PFILL1
# 	PFILLH
# 	PFILLQ
# 	PDVSS
# 	PDVDD
# 	PVSS
# 	PVDD
# 	PAVDD
# 	PAVSS
# 	PANALOG
# 	PBAREWIRE
# 	POSC1
# 	POSC2
# 	POSC3
# 	POSC4
# End time: 15:54:28 on Oct 26,2016, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:54:30 on Oct 26,2016
# vlog -reportprogress 300 -work work SCPU_SRAM_8BIT_ALU_SPI_TOP.v 
# -- Compiling module SERIAL_CPU_8BIT
# -- Compiling module SHARE_SUPERALU
# -- Compiling module SRAM_IO_CTRL
# -- Compiling module PSEUDO_SPT_INTF
# -- Compiling module SCPU_8BIT_ALU_CTRL_SPI
# -- Compiling module RA1SHD_IBM1024X8
# -- Compiling module SCPU_SRAM_8BIT_ALU_SPI_TOP
# 
# Top level modules:
# 	SCPU_SRAM_8BIT_ALU_SPI_TOP
# End time: 15:54:30 on Oct 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:54:30 on Oct 26,2016
# vlog -reportprogress 300 -work work SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v 
# -- Compiling module SHARE_SUPERALU_VG
# -- Compiling module SERIAL_CPU_8BIT_VG
# -- Compiling module SCPU_SRAM_8BIT_ALU_SPI_TOP_VG
# 
# Top level modules:
# 	SCPU_SRAM_8BIT_ALU_SPI_TOP_VG
# End time: 15:54:30 on Oct 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# SHARE_SUPERALU_MULT_TEST SHARE_SUPERALU_DIV_TEST SHARE_SUPERALU_CORDIC_TEST PSEUDO_SPI_INTF_RA1SHD_TEST PSEUDO_SPI_INTF_SCAN_TEST PSEUDO_SPI_INTF_TEST SCPU_MEM_INST_END_8BIT_TEST SCPU_MEM_LOOP_8BIT_TEST SCPU_MEM_LOOP_TEST SRAM_IO_CTRL_RA1SHD_SCPU_8BIT_TEST SRAM_IO_CTRL_RA1SHD_TEST SRAM_IO_CTRL_LOGIC_TEST SRAM_IO_CTRL_TEST SCPU_SRAM_8BIT_ALU_SPI_TOP_TEST SYS_SHARE_SUPERALU_CORDIC_TEST SYS_SHARE_SUPERALU_MULT_TEST SYS_PSEUDO_SPI_INTF_SCAN_TEST SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:54:30 on Oct 26,2016
# vlog -reportprogress 300 -work work ./sim/SHARE_SUPERALU_MULT_TEST.v 
# -- Compiling module SHARE_SUPERALU
# -- Compiling module SHARE_SUPERALU_MULT_TEST
# 
# Top level modules:
# 	SHARE_SUPERALU_MULT_TEST
# End time: 15:54:31 on Oct 26,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:54:31 on Oct 26,2016
# vlog -reportprogress 300 -work work ./sim/SHARE_SUPERALU_DIV_TEST.v 
# -- Compiling module SHARE_SUPERALU
# -- Compiling module SHARE_SUPERALU_DIV_TEST
# 
# Top level modules:
# 	SHARE_SUPERALU_DIV_TEST
# End time: 15:54:31 on Oct 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:54:31 on Oct 26,2016
# vlog -reportprogress 300 -work work ./sim/SHARE_SUPERALU_CORDIC_TEST.v 
# -- Compiling module SHARE_SUPERALU
# -- Compiling module SHARE_SUPERALU_CORDIC_TEST
# 
# Top level modules:
# 	SHARE_SUPERALU_CORDIC_TEST
# End time: 15:54:31 on Oct 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:54:31 on Oct 26,2016
# vlog -reportprogress 300 -work work ./sim/PSEUDO_SPI_INTF_RA1SHD_TEST.v 
# -- Compiling module PSEUDO_SPT_INTF
# -- Compiling module RA1SHD_IBM1024X8
# -- Compiling module I_MEMORY_8BIT
# -- Compiling module PSEUDO_SPI_INTF_RA1SHD_TEST
# 
# Top level modules:
# 	PSEUDO_SPI_INTF_RA1SHD_TEST
# End time: 15:54:31 on Oct 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:54:31 on Oct 26,2016
# vlog -reportprogress 300 -work work ./sim/PSEUDO_SPI_INTF_SCAN_TEST.v 
# -- Compiling module PSEUDO_SPT_INTF
# -- Compiling module I_MEMORY_8BIT
# -- Compiling module SC_CELL_V3
# -- Compiling module PSEUDO_SPI_INTF_SCAN_TEST
# 
# Top level modules:
# 	PSEUDO_SPI_INTF_SCAN_TEST
# End time: 15:54:31 on Oct 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:54:31 on Oct 26,2016
# vlog -reportprogress 300 -work work ./sim/PSEUDO_SPI_INTF_TEST.v 
# -- Compiling module PSEUDO_SPT_INTF
# -- Compiling module I_MEMORY_8BIT
# -- Compiling module PSEUDO_SPI_INTF_TEST
# 
# Top level modules:
# 	PSEUDO_SPI_INTF_TEST
# End time: 15:54:32 on Oct 26,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:54:32 on Oct 26,2016
# vlog -reportprogress 300 -work work ./sim/SCPU_MEM_INST_END_8BIT_TEST.v 
# -- Compiling module SERIAL_CPU_8BIT
# -- Compiling module I_MEMORY_8BIT
# -- Compiling module SCPU_MEM_INST_END_8BIT_TEST
# 
# Top level modules:
# 	SCPU_MEM_INST_END_8BIT_TEST
# End time: 15:54:32 on Oct 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:54:32 on Oct 26,2016
# vlog -reportprogress 300 -work work ./sim/SCPU_MEM_LOOP_8BIT_TEST.v 
# -- Compiling module SERIAL_CPU_8BIT
# -- Compiling module I_MEMORY_8BIT
# -- Compiling module SCPU_MEM_LOOP_8BIT_TEST
# ** Warning: ./sim/SCPU_MEM_LOOP_8BIT_TEST.v(92): (vlog-2643) Unterminated string literal continues onto next line.
# 
# 
# Top level modules:
# 	SCPU_MEM_LOOP_8BIT_TEST
# End time: 15:54:32 on Oct 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:54:32 on Oct 26,2016
# vlog -reportprogress 300 -work work ./sim/SCPU_MEM_LOOP_TEST.v 
# -- Compiling module SERIAL_CPU
# -- Compiling module I_MEMORY
# -- Compiling module D_MEMORY
# -- Compiling module SCPU_MEM_LOOP_TEST
# ** Warning: ./sim/SCPU_MEM_LOOP_TEST.v(79): (vlog-2643) Unterminated string literal continues onto next line.
# 
# 
# Top level modules:
# 	SCPU_MEM_LOOP_TEST
# End time: 15:54:32 on Oct 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:54:32 on Oct 26,2016
# vlog -reportprogress 300 -work work ./sim/SRAM_IO_CTRL_RA1SHD_SCPU_8BIT_TEST.v 
# -- Compiling module SERIAL_CPU_8BIT
# -- Compiling module SRAM_IO_CTRL
# -- Compiling module RA1SHD_IBM1024X8
# -- Compiling module I_MEMORY_8BIT
# -- Compiling module SRAM_IO_CTRL_RA1SHD_SCPU_8BIT_TEST
# 
# Top level modules:
# 	SRAM_IO_CTRL_RA1SHD_SCPU_8BIT_TEST
# End time: 15:54:32 on Oct 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:54:32 on Oct 26,2016
# vlog -reportprogress 300 -work work ./sim/SRAM_IO_CTRL_RA1SHD_TEST.v 
# -- Compiling module SRAM_IO_CTRL
# -- Compiling module RA1SHD_IBM1024X8
# -- Compiling module I_MEMORY_8BIT
# -- Compiling module SRAM_IO_CTRL_RA1SHD_TEST
# 
# Top level modules:
# 	SRAM_IO_CTRL_RA1SHD_TEST
# End time: 15:54:32 on Oct 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:54:32 on Oct 26,2016
# vlog -reportprogress 300 -work work ./sim/SRAM_IO_CTRL_LOGIC_TEST.v 
# -- Compiling module SRAM_IO_CTRL
# -- Compiling module SRAM_IO_CTRL_LOGIC
# -- Compiling module I_MEMORY_8BIT
# -- Compiling module SRAM_IO_CTRL_LOGIC_TEST
# 
# Top level modules:
# 	SRAM_IO_CTRL_LOGIC_TEST
# End time: 15:54:33 on Oct 26,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:54:33 on Oct 26,2016
# vlog -reportprogress 300 -work work ./sim/SRAM_IO_CTRL_TEST.v 
# -- Compiling module SRAM_IO_CTRL
# -- Compiling module I_MEMORY_8BIT
# -- Compiling module SRAM_IO_CTRL_TEST
# 
# Top level modules:
# 	SRAM_IO_CTRL_TEST
# End time: 15:54:33 on Oct 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:54:33 on Oct 26,2016
# vlog -reportprogress 300 -work work ./sim/SCPU_SRAM_8BIT_ALU_SPI_TOP_TEST.v 
# -- Compiling module SERIAL_CPU_8BIT
# -- Compiling module SHARE_SUPERALU
# -- Compiling module SRAM_IO_CTRL
# -- Compiling module PSEUDO_SPT_INTF
# -- Compiling module SCPU_8BIT_ALU_CTRL_SPI
# -- Compiling module RA1SHD_IBM1024X8
# -- Compiling module SCPU_SRAM_8BIT_ALU_SPI_TOP
# -- Compiling module I_MEMORY_8BIT
# -- Compiling module SCPU_SRAM_8BIT_ALU_SPI_TOP_TEST
# ** Warning: ./sim/SCPU_SRAM_8BIT_ALU_SPI_TOP_TEST.v(166): (vlog-2252) Missing incrementer in "FOR" statement.
# 
# 
# Top level modules:
# 	SCPU_SRAM_8BIT_ALU_SPI_TOP_TEST
# End time: 15:54:33 on Oct 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:54:33 on Oct 26,2016
# vlog -reportprogress 300 -work work ./sim/SYS_SHARE_SUPERALU_CORDIC_TEST.v 
# -- Compiling module SERIAL_CPU_8BIT
# -- Compiling module SHARE_SUPERALU
# -- Compiling module SRAM_IO_CTRL
# -- Compiling module PSEUDO_SPT_INTF
# -- Compiling module SCPU_8BIT_ALU_CTRL_SPI
# -- Compiling module RA1SHD_IBM1024X8
# -- Compiling module SCPU_SRAM_8BIT_ALU_SPI_TOP
# -- Compiling module I_MEMORY_8BIT
# -- Compiling module SYS_SHARE_SUPERALU_CORDIC_TEST
# ** Warning: ./sim/SYS_SHARE_SUPERALU_CORDIC_TEST.v(175): (vlog-2252) Missing incrementer in "FOR" statement.
# 
# 
# Top level modules:
# 	SYS_SHARE_SUPERALU_CORDIC_TEST
# End time: 15:54:33 on Oct 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:54:33 on Oct 26,2016
# vlog -reportprogress 300 -work work ./sim/SYS_SHARE_SUPERALU_MULT_TEST.v 
# -- Compiling module SERIAL_CPU_8BIT
# -- Compiling module SHARE_SUPERALU
# -- Compiling module SRAM_IO_CTRL
# -- Compiling module PSEUDO_SPT_INTF
# -- Compiling module SCPU_8BIT_ALU_CTRL_SPI
# -- Compiling module RA1SHD_IBM1024X8
# -- Compiling module SCPU_SRAM_8BIT_ALU_SPI_TOP
# -- Compiling module SRAM_IO_CTRL_LOGIC
# -- Compiling module I_MEMORY_8BIT
# -- Compiling module SYS_SHARE_SUPERALU_MULT_TEST
# ** Warning: ./sim/SYS_SHARE_SUPERALU_MULT_TEST.v(237): (vlog-2252) Missing incrementer in "FOR" statement.
# 
# 
# Top level modules:
# 	SYS_SHARE_SUPERALU_MULT_TEST
# End time: 15:54:33 on Oct 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:54:33 on Oct 26,2016
# vlog -reportprogress 300 -work work ./sim/SYS_PSEUDO_SPI_INTF_SCAN_TEST.v 
# -- Compiling module SERIAL_CPU_8BIT
# -- Compiling module SHARE_SUPERALU
# -- Compiling module SRAM_IO_CTRL
# -- Compiling module PSEUDO_SPT_INTF
# -- Compiling module SCPU_8BIT_ALU_CTRL_SPI
# -- Compiling module RA1SHD_IBM1024X8
# -- Compiling module SCPU_SRAM_8BIT_ALU_SPI_TOP
# -- Compiling module SRAM_IO_CTRL_LOGIC
# -- Compiling module I_MEMORY_8BIT
# -- Compiling module SC_CELL_V3
# -- Compiling module SYS_PSEUDO_SPI_INTF_SCAN_TEST
# 
# Top level modules:
# 	SYS_PSEUDO_SPI_INTF_SCAN_TEST
# End time: 15:54:33 on Oct 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 15:54:34 on Oct 26,2016
# vlog -reportprogress 300 -work work ./sim/SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST.v 
# -- Compiling module BUFX2TF
# -- Compiling module BUFX3TF
# -- Compiling module BUFX4TF
# -- Compiling module BUFX6TF
# -- Compiling module BUFX8TF
# -- Compiling module BUFX12TF
# -- Compiling module BUFX16TF
# -- Compiling module BUFX20TF
# -- Compiling module INVXLTF
# -- Compiling module INVX1TF
# -- Compiling module INVX2TF
# -- Compiling module INVX3TF
# -- Compiling module INVX4TF
# -- Compiling module INVX6TF
# -- Compiling module INVX8TF
# -- Compiling module INVX12TF
# -- Compiling module INVX16TF
# -- Compiling module INVX20TF
# -- Compiling module TBUFXLTF
# -- Compiling module TBUFX1TF
# -- Compiling module TBUFX2TF
# -- Compiling module TBUFX3TF
# -- Compiling module TBUFX4TF
# -- Compiling module TBUFX6TF
# -- Compiling module TBUFX8TF
# -- Compiling module TBUFX12TF
# -- Compiling module TBUFX16TF
# -- Compiling module TBUFX20TF
# -- Compiling module HOLDX1TF
# -- Compiling module AND2XLTF
# -- Compiling module AND2X1TF
# -- Compiling module AND2X2TF
# -- Compiling module AND2X4TF
# -- Compiling module AND2X6TF
# -- Compiling module AND2X8TF
# -- Compiling module AND3XLTF
# -- Compiling module AND3X1TF
# -- Compiling module AND3X2TF
# -- Compiling module AND3X4TF
# -- Compiling module AND3X6TF
# -- Compiling module AND3X8TF
# -- Compiling module AND4XLTF
# -- Compiling module AND4X1TF
# -- Compiling module AND4X2TF
# -- Compiling module AND4X4TF
# -- Compiling module AND4X6TF
# -- Compiling module AND4X8TF
# -- Compiling module AOI21XLTF
# -- Compiling module AOI21X1TF
# -- Compiling module AOI21X2TF
# -- Compiling module AOI21X4TF
# -- Compiling module AOI211XLTF
# -- Compiling module AOI211X1TF
# -- Compiling module AOI211X2TF
# -- Compiling module AOI211X4TF
# -- Compiling module AOI22XLTF
# -- Compiling module AOI22X1TF
# -- Compiling module AOI22X2TF
# -- Compiling module AOI22X4TF
# -- Compiling module AOI221XLTF
# -- Compiling module AOI221X1TF
# -- Compiling module AOI221X2TF
# -- Compiling module AOI221X4TF
# -- Compiling module AOI222XLTF
# -- Compiling module AOI222X1TF
# -- Compiling module AOI222X2TF
# -- Compiling module AOI222X4TF
# -- Compiling module AOI31XLTF
# -- Compiling module AOI31X1TF
# -- Compiling module AOI31X2TF
# -- Compiling module AOI31X4TF
# -- Compiling module AOI32XLTF
# -- Compiling module AOI32X1TF
# -- Compiling module AOI32X2TF
# -- Compiling module AOI32X4TF
# -- Compiling module AOI33XLTF
# -- Compiling module AOI33X1TF
# -- Compiling module AOI33X2TF
# -- Compiling module AOI33X4TF
# -- Compiling module AOI2BB1XLTF
# -- Compiling module AOI2BB1X1TF
# -- Compiling module AOI2BB1X2TF
# -- Compiling module AOI2BB1X4TF
# -- Compiling module AOI2BB2XLTF
# -- Compiling module AOI2BB2X1TF
# -- Compiling module AOI2BB2X2TF
# -- Compiling module AOI2BB2X4TF
# -- Compiling module AO21XLTF
# -- Compiling module AO21X1TF
# -- Compiling module AO21X2TF
# -- Compiling module AO21X4TF
# -- Compiling module AO22XLTF
# -- Compiling module AO22X1TF
# -- Compiling module AO22X2TF
# -- Compiling module AO22X4TF
# -- Compiling module MX2XLTF
# -- Compiling module MX2X1TF
# -- Compiling module MX2X2TF
# -- Compiling module MX2X4TF
# -- Compiling module MX2X6TF
# -- Compiling module MX2X8TF
# -- Compiling module MX4XLTF
# -- Compiling module MX4X1TF
# -- Compiling module MX4X2TF
# -- Compiling module MX4X4TF
# -- Compiling module MXI2XLTF
# -- Compiling module MXI2X1TF
# -- Compiling module MXI2X2TF
# -- Compiling module MXI2X4TF
# -- Compiling module MXI2X6TF
# -- Compiling module MXI2X8TF
# -- Compiling module MXI4XLTF
# -- Compiling module MXI4X1TF
# -- Compiling module MXI4X2TF
# -- Compiling module MXI4X4TF
# -- Compiling module MX3XLTF
# -- Compiling module MX3X1TF
# -- Compiling module MX3X2TF
# -- Compiling module MX3X4TF
# -- Compiling module MXI3XLTF
# -- Compiling module MXI3X1TF
# -- Compiling module MXI3X2TF
# -- Compiling module MXI3X4TF
# -- Compiling module NAND2XLTF
# -- Compiling module NAND2X1TF
# -- Compiling module NAND2X2TF
# -- Compiling module NAND2X4TF
# -- Compiling module NAND2X6TF
# -- Compiling module NAND2X8TF
# -- Compiling module NAND3XLTF
# -- Compiling module NAND3X1TF
# -- Compiling module NAND3X2TF
# -- Compiling module NAND3X4TF
# -- Compiling module NAND3X6TF
# -- Compiling module NAND3X8TF
# -- Compiling module NAND4XLTF
# -- Compiling module NAND4X1TF
# -- Compiling module NAND4X2TF
# -- Compiling module NAND4X4TF
# -- Compiling module NAND4X6TF
# -- Compiling module NAND4X8TF
# -- Compiling module NAND2BXLTF
# -- Compiling module NAND2BX1TF
# -- Compiling module NAND2BX2TF
# -- Compiling module NAND2BX4TF
# -- Compiling module NAND3BXLTF
# -- Compiling module NAND3BX1TF
# -- Compiling module NAND3BX2TF
# -- Compiling module NAND3BX4TF
# -- Compiling module NAND4BXLTF
# -- Compiling module NAND4BX1TF
# -- Compiling module NAND4BX2TF
# -- Compiling module NAND4BX4TF
# -- Compiling module NAND4BBXLTF
# -- Compiling module NAND4BBX1TF
# -- Compiling module NAND4BBX2TF
# -- Compiling module NAND4BBX4TF
# -- Compiling module NOR2XLTF
# -- Compiling module NOR2X1TF
# -- Compiling module NOR2X2TF
# -- Compiling module NOR2X4TF
# -- Compiling module NOR2X6TF
# -- Compiling module NOR2X8TF
# -- Compiling module NOR3XLTF
# -- Compiling module NOR3X1TF
# -- Compiling module NOR3X2TF
# -- Compiling module NOR3X4TF
# -- Compiling module NOR3X6TF
# -- Compiling module NOR3X8TF
# -- Compiling module NOR4XLTF
# -- Compiling module NOR4X1TF
# -- Compiling module NOR4X2TF
# -- Compiling module NOR4X4TF
# -- Compiling module NOR4X6TF
# -- Compiling module NOR4X8TF
# -- Compiling module NOR2BXLTF
# -- Compiling module NOR2BX1TF
# -- Compiling module NOR2BX2TF
# -- Compiling module NOR2BX4TF
# -- Compiling module NOR3BXLTF
# -- Compiling module NOR3BX1TF
# -- Compiling module NOR3BX2TF
# -- Compiling module NOR3BX4TF
# -- Compiling module NOR4BXLTF
# -- Compiling module NOR4BX1TF
# -- Compiling module NOR4BX2TF
# -- Compiling module NOR4BX4TF
# -- Compiling module NOR4BBXLTF
# -- Compiling module NOR4BBX1TF
# -- Compiling module NOR4BBX2TF
# -- Compiling module NOR4BBX4TF
# -- Compiling module OR2XLTF
# -- Compiling module OR2X1TF
# -- Compiling module OR2X2TF
# -- Compiling module OR2X4TF
# -- Compiling module OR2X6TF
# -- Compiling module OR2X8TF
# -- Compiling module OR3XLTF
# -- Compiling module OR3X1TF
# -- Compiling module OR3X2TF
# -- Compiling module OR3X4TF
# -- Compiling module OR3X6TF
# -- Compiling module OR3X8TF
# -- Compiling module OR4XLTF
# -- Compiling module OR4X1TF
# -- Compiling module OR4X2TF
# -- Compiling module OR4X4TF
# -- Compiling module OR4X6TF
# -- Compiling module OR4X8TF
# -- Compiling module OAI21XLTF
# -- Compiling module OAI21X1TF
# -- Compiling module OAI21X2TF
# -- Compiling module OAI21X4TF
# -- Compiling module OAI211XLTF
# -- Compiling module OAI211X1TF
# -- Compiling module OAI211X2TF
# -- Compiling module OAI211X4TF
# -- Compiling module OAI22XLTF
# -- Compiling module OAI22X1TF
# -- Compiling module OAI22X2TF
# -- Compiling module OAI22X4TF
# -- Compiling module OAI221XLTF
# -- Compiling module OAI221X1TF
# -- Compiling module OAI221X2TF
# -- Compiling module OAI221X4TF
# -- Compiling module OAI222XLTF
# -- Compiling module OAI222X1TF
# -- Compiling module OAI222X2TF
# -- Compiling module OAI222X4TF
# -- Compiling module OAI31XLTF
# -- Compiling module OAI31X1TF
# -- Compiling module OAI31X2TF
# -- Compiling module OAI31X4TF
# -- Compiling module OAI32XLTF
# -- Compiling module OAI32X1TF
# -- Compiling module OAI32X2TF
# -- Compiling module OAI32X4TF
# -- Compiling module OAI33XLTF
# -- Compiling module OAI33X1TF
# -- Compiling module OAI33X2TF
# -- Compiling module OAI33X4TF
# -- Compiling module OAI2BB1XLTF
# -- Compiling module OAI2BB1X1TF
# -- Compiling module OAI2BB1X2TF
# -- Compiling module OAI2BB1X4TF
# -- Compiling module OAI2BB2XLTF
# -- Compiling module OAI2BB2X1TF
# -- Compiling module OAI2BB2X2TF
# -- Compiling module OAI2BB2X4TF
# -- Compiling module OA21XLTF
# -- Compiling module OA21X1TF
# -- Compiling module OA21X2TF
# -- Compiling module OA21X4TF
# -- Compiling module OA22XLTF
# -- Compiling module OA22X1TF
# -- Compiling module OA22X2TF
# -- Compiling module OA22X4TF
# -- Compiling module CLKXOR2X1TF
# -- Compiling module CLKXOR2X2TF
# -- Compiling module CLKXOR2X4TF
# -- Compiling module CLKXOR2X8TF
# -- Compiling module XOR2XLTF
# -- Compiling module XOR2X1TF
# -- Compiling module XOR2X2TF
# -- Compiling module XOR2X4TF
# -- Compiling module XOR3XLTF
# -- Compiling module XOR3X1TF
# -- Compiling module XOR3X2TF
# -- Compiling module XOR3X4TF
# -- Compiling module XNOR2XLTF
# -- Compiling module XNOR2X1TF
# -- Compiling module XNOR2X2TF
# -- Compiling module XNOR2X4TF
# -- Compiling module XNOR3XLTF
# -- Compiling module XNOR3X1TF
# -- Compiling module XNOR3X2TF
# -- Compiling module XNOR3X4TF
# -- Compiling module CLKBUFX2TF
# -- Compiling module CLKBUFX3TF
# -- Compiling module CLKBUFX4TF
# -- Compiling module CLKBUFX6TF
# -- Compiling module CLKBUFX8TF
# -- Compiling module CLKBUFX12TF
# -- Compiling module CLKBUFX16TF
# -- Compiling module CLKBUFX20TF
# -- Compiling module CLKINVX1TF
# -- Compiling module CLKINVX2TF
# -- Compiling module CLKINVX3TF
# -- Compiling module CLKINVX4TF
# -- Compiling module CLKINVX6TF
# -- Compiling module CLKINVX8TF
# -- Compiling module CLKINVX12TF
# -- Compiling module CLKINVX16TF
# -- Compiling module CLKINVX20TF
# -- Compiling module CLKAND2X2TF
# -- Compiling module CLKAND2X3TF
# -- Compiling module CLKAND2X4TF
# -- Compiling module CLKAND2X6TF
# -- Compiling module CLKAND2X8TF
# -- Compiling module CLKAND2X12TF
# -- Compiling module CLKMX2X2TF
# -- Compiling module CLKMX2X3TF
# -- Compiling module CLKMX2X4TF
# -- Compiling module CLKMX2X6TF
# -- Compiling module CLKMX2X8TF
# -- Compiling module CLKMX2X12TF
# -- Compiling module TLATNCAX2TF
# -- Compiling module TLATNCAX3TF
# -- Compiling module TLATNCAX4TF
# -- Compiling module TLATNCAX6TF
# -- Compiling module TLATNCAX8TF
# -- Compiling module TLATNCAX12TF
# -- Compiling module TLATNCAX16TF
# -- Compiling module TLATNCAX20TF
# -- Compiling module TLATNTSCAX2TF
# -- Compiling module TLATNTSCAX3TF
# -- Compiling module TLATNTSCAX4TF
# -- Compiling module TLATNTSCAX6TF
# -- Compiling module TLATNTSCAX8TF
# -- Compiling module TLATNTSCAX12TF
# -- Compiling module TLATNTSCAX16TF
# -- Compiling module TLATNTSCAX20TF
# -- Compiling module ADDHXLTF
# -- Compiling module ADDHX1TF
# -- Compiling module ADDHX2TF
# -- Compiling module ADDHX4TF
# -- Compiling module ADDFXLTF
# -- Compiling module ADDFX1TF
# -- Compiling module ADDFX2TF
# -- Compiling module ADDFX4TF
# -- Compiling module ADDFHXLTF
# -- Compiling module ADDFHX1TF
# -- Compiling module ADDFHX2TF
# -- Compiling module ADDFHX4TF
# -- Compiling module BENCX1TF
# -- Compiling module BENCX2TF
# -- Compiling module BENCX4TF
# -- Compiling module BMXX2TF
# -- Compiling module BMXX4TF
# -- Compiling module BMXIX2TF
# -- Compiling module BMXIX4TF
# -- Compiling module CMPR22X2TF
# -- Compiling module CMPR22X4TF
# -- Compiling module CMPR32X2TF
# -- Compiling module CMPR32X4TF
# -- Compiling module AFHCINX2TF
# -- Compiling module AFHCINX4TF
# -- Compiling module AFHCONX2TF
# -- Compiling module AFHCONX4TF
# -- Compiling module ACHCINX2TF
# -- Compiling module ACHCINX4TF
# -- Compiling module ACHCONX2TF
# -- Compiling module ACHCONX4TF
# -- Compiling module AHHCINX2TF
# -- Compiling module AHHCINX4TF
# -- Compiling module AHHCONX2TF
# -- Compiling module AHHCONX4TF
# -- Compiling module AFCSHCINX2TF
# -- Compiling module AFCSHCINX4TF
# -- Compiling module AFCSHCONX2TF
# -- Compiling module AFCSHCONX4TF
# -- Compiling module AFCSIHCONX2TF
# -- Compiling module AFCSIHCONX4TF
# -- Compiling module ACCSHCINX2TF
# -- Compiling module ACCSHCINX4TF
# -- Compiling module ACCSHCONX2TF
# -- Compiling module ACCSHCONX4TF
# -- Compiling module ACCSIHCONX2TF
# -- Compiling module ACCSIHCONX4TF
# -- Compiling module AHCSHCINX2TF
# -- Compiling module AHCSHCINX4TF
# -- Compiling module AHCSHCONX2TF
# -- Compiling module AHCSHCONX4TF
# -- Compiling module CMPR42X1TF
# -- Compiling module CMPR42X2TF
# -- Compiling module CMPR42X4TF
# -- Compiling module DFFXLTF
# -- Compiling module DFFX1TF
# -- Compiling module DFFX2TF
# -- Compiling module DFFX4TF
# -- Compiling module DFFQX1TF
# -- Compiling module DFFQX2TF
# -- Compiling module DFFQX4TF
# -- Compiling module DFFQXLTF
# -- Compiling module DFFRXLTF
# -- Compiling module DFFRX1TF
# -- Compiling module DFFRX2TF
# -- Compiling module DFFRX4TF
# -- Compiling module DFFSXLTF
# -- Compiling module DFFSX1TF
# -- Compiling module DFFSX2TF
# -- Compiling module DFFSX4TF
# -- Compiling module DFFSRXLTF
# -- Compiling module DFFSRX1TF
# -- Compiling module DFFSRX2TF
# -- Compiling module DFFSRX4TF
# -- Compiling module DFFNSRXLTF
# -- Compiling module DFFNSRX1TF
# -- Compiling module DFFNSRX2TF
# -- Compiling module DFFNSRX4TF
# -- Compiling module DFFTRXLTF
# -- Compiling module DFFTRX1TF
# -- Compiling module DFFTRX2TF
# -- Compiling module DFFTRX4TF
# -- Compiling module EDFFXLTF
# -- Compiling module EDFFX1TF
# -- Compiling module EDFFX2TF
# -- Compiling module EDFFX4TF
# -- Compiling module EDFFTRXLTF
# -- Compiling module EDFFTRX1TF
# -- Compiling module EDFFTRX2TF
# -- Compiling module EDFFTRX4TF
# -- Compiling module SDFFXLTF
# -- Compiling module SDFFX1TF
# -- Compiling module SDFFX2TF
# -- Compiling module SDFFX4TF
# -- Compiling module SDFFQX1TF
# -- Compiling module SDFFQX2TF
# -- Compiling module SDFFQX4TF
# -- Compiling module SDFFQXLTF
# -- Compiling module SDFFRXLTF
# -- Compiling module SDFFRX1TF
# -- Compiling module SDFFRX2TF
# -- Compiling module SDFFRX4TF
# -- Compiling module SDFFSXLTF
# -- Compiling module SDFFSX1TF
# -- Compiling module SDFFSX2TF
# -- Compiling module SDFFSX4TF
# -- Compiling module SDFFSRXLTF
# -- Compiling module SDFFSRX1TF
# -- Compiling module SDFFSRX2TF
# -- Compiling module SDFFSRX4TF
# -- Compiling module SDFFNSRXLTF
# -- Compiling module SDFFNSRX1TF
# -- Compiling module SDFFNSRX2TF
# -- Compiling module SDFFNSRX4TF
# -- Compiling module SDFFTRXLTF
# -- Compiling module SDFFTRX1TF
# -- Compiling module SDFFTRX2TF
# -- Compiling module SDFFTRX4TF
# -- Compiling module SEDFFXLTF
# -- Compiling module SEDFFX1TF
# -- Compiling module SEDFFX2TF
# -- Compiling module SEDFFX4TF
# -- Compiling module SEDFFTRXLTF
# -- Compiling module SEDFFTRX1TF
# -- Compiling module SEDFFTRX2TF
# -- Compiling module SEDFFTRX4TF
# -- Compiling module DFFHQX1TF
# -- Compiling module DFFHQX2TF
# -- Compiling module DFFHQX4TF
# -- Compiling module DFFHQX8TF
# -- Compiling module DFFRHQX1TF
# -- Compiling module DFFRHQX2TF
# -- Compiling module DFFRHQX4TF
# -- Compiling module DFFRHQX8TF
# -- Compiling module DFFSHQX1TF
# -- Compiling module DFFSHQX2TF
# -- Compiling module DFFSHQX4TF
# -- Compiling module DFFSHQX8TF
# -- Compiling module DFFSRHQX1TF
# -- Compiling module DFFSRHQX2TF
# -- Compiling module DFFSRHQX4TF
# -- Compiling module DFFSRHQX8TF
# -- Compiling module EDFFHQX1TF
# -- Compiling module EDFFHQX2TF
# -- Compiling module EDFFHQX4TF
# -- Compiling module EDFFHQX8TF
# -- Compiling module MDFFHQX1TF
# -- Compiling module MDFFHQX2TF
# -- Compiling module MDFFHQX4TF
# -- Compiling module MDFFHQX8TF
# -- Compiling module SDFFHQX1TF
# -- Compiling module SDFFHQX2TF
# -- Compiling module SDFFHQX4TF
# -- Compiling module SDFFHQX8TF
# -- Compiling module SDFFRHQX1TF
# -- Compiling module SDFFRHQX2TF
# -- Compiling module SDFFRHQX4TF
# -- Compiling module SDFFRHQX8TF
# -- Compiling module SDFFSHQX1TF
# -- Compiling module SDFFSHQX2TF
# -- Compiling module SDFFSHQX4TF
# -- Compiling module SDFFSHQX8TF
# -- Compiling module SDFFSRHQX1TF
# -- Compiling module SDFFSRHQX2TF
# -- Compiling module SDFFSRHQX4TF
# -- Compiling module SDFFSRHQX8TF
# -- Compiling module SEDFFHQX1TF
# -- Compiling module SEDFFHQX2TF
# -- Compiling module SEDFFHQX4TF
# -- Compiling module SEDFFHQX8TF
# -- Compiling module SMDFFHQX1TF
# -- Compiling module SMDFFHQX2TF
# -- Compiling module SMDFFHQX4TF
# -- Compiling module SMDFFHQX8TF
# -- Compiling module TLATXLTF
# -- Compiling module TLATX1TF
# -- Compiling module TLATX2TF
# -- Compiling module TLATX4TF
# -- Compiling module TLATSRXLTF
# -- Compiling module TLATSRX1TF
# -- Compiling module TLATSRX2TF
# -- Compiling module TLATSRX4TF
# -- Compiling module TLATNXLTF
# -- Compiling module TLATNX1TF
# -- Compiling module TLATNX2TF
# -- Compiling module TLATNX4TF
# -- Compiling module TLATNSRXLTF
# -- Compiling module TLATNSRX1TF
# -- Compiling module TLATNSRX2TF
# -- Compiling module TLATNSRX4TF
# -- Compiling module RF1R1WX1TF
# -- Compiling module RF2R1WX1TF
# -- Compiling module RFRDX1TF
# -- Compiling module RFRDX2TF
# -- Compiling module RFRDX4TF
# -- Compiling module DLY1X1TF
# -- Compiling module DLY2X1TF
# -- Compiling module DLY3X1TF
# -- Compiling module DLY4X1TF
# -- Compiling module DLY1X4TF
# -- Compiling module DLY2X4TF
# -- Compiling module DLY3X4TF
# -- Compiling module DLY4X4TF
# -- Compiling module TIEHITF
# -- Compiling module TIELOTF
# -- Compiling UDP udp_mux
# -- Compiling UDP udp_edff
# -- Compiling UDP udp_mux2
# -- Compiling UDP udp_tlatrf
# -- Compiling UDP udp_dff
# -- Compiling UDP udp_sedfft
# -- Compiling UDP udp_sedff
# -- Compiling UDP udp_edfft
# -- Compiling UDP udp_mux4
# -- Compiling UDP udp_bmx
# -- Compiling UDP udp_outrf
# -- Compiling UDP udp_tlat
# -- Compiling module PBCOC12A
# -- Compiling module PBCOC12B
# -- Compiling module PBCOC12C
# -- Compiling module PBCOC16A
# -- Compiling module PBCOC16B
# -- Compiling module PBCOC16C
# -- Compiling module PBCOC24A
# -- Compiling module PBCOC24B
# -- Compiling module PBCOC24C
# -- Compiling module PBCOC2A
# -- Compiling module PBCOC2C
# -- Compiling module PBCOC4A
# -- Compiling module PBCOC4C
# -- Compiling module PBCOC8A
# -- Compiling module PBCOC8B
# -- Compiling module PBCOC8C
# -- Compiling module PBCSOC12A
# -- Compiling module PBCSOC12B
# -- Compiling module PBCSOC12C
# -- Compiling module PBCSOC16A
# -- Compiling module PBCSOC16B
# -- Compiling module PBCSOC16C
# -- Compiling module PBCSOC24A
# -- Compiling module PBCSOC24B
# -- Compiling module PBCSOC24C
# -- Compiling module PBCSOC2A
# -- Compiling module PBCSOC2C
# -- Compiling module PBCSOC4A
# -- Compiling module PBCSOC4C
# -- Compiling module PBCSOC8A
# -- Compiling module PBCSOC8B
# -- Compiling module PBCSOC8C
# -- Compiling module PBCOD12A
# -- Compiling module PBCOD12B
# -- Compiling module PBCOD12C
# -- Compiling module PBCOD16A
# -- Compiling module PBCOD16B
# -- Compiling module PBCOD16C
# -- Compiling module PBCOD24A
# -- Compiling module PBCOD24B
# -- Compiling module PBCOD24C
# -- Compiling module PBCOD2A
# -- Compiling module PBCOD2C
# -- Compiling module PBCOD4A
# -- Compiling module PBCOD4C
# -- Compiling module PBCOD8A
# -- Compiling module PBCOD8B
# -- Compiling module PBCOD8C
# -- Compiling module PBCSOD12A
# -- Compiling module PBCSOD12B
# -- Compiling module PBCSOD12C
# -- Compiling module PBCSOD16A
# -- Compiling module PBCSOD16B
# -- Compiling module PBCSOD16C
# -- Compiling module PBCSOD24A
# -- Compiling module PBCSOD24B
# -- Compiling module PBCSOD24C
# -- Compiling module PBCSOD2A
# -- Compiling module PBCSOD2C
# -- Compiling module PBCSOD4A
# -- Compiling module PBCSOD4C
# -- Compiling module PBCSOD8A
# -- Compiling module PBCSOD8B
# -- Compiling module PBCSOD8C
# -- Compiling module PBCCT12A
# -- Compiling module PBCCT12B
# -- Compiling module PBCCT12C
# -- Compiling module PBCCT16A
# -- Compiling module PBCCT16B
# -- Compiling module PBCCT16C
# -- Compiling module PBCCT24A
# -- Compiling module PBCCT24B
# -- Compiling module PBCCT24C
# -- Compiling module PBCCT2A
# -- Compiling module PBCCT2C
# -- Compiling module PBCCT4A
# -- Compiling module PBCCT4C
# -- Compiling module PBCCT8A
# -- Compiling module PBCCT8B
# -- Compiling module PBCCT8C
# -- Compiling module PBCSCT12A
# -- Compiling module PBCSCT12B
# -- Compiling module PBCSCT12C
# -- Compiling module PBCSCT16A
# -- Compiling module PBCSCT16B
# -- Compiling module PBCSCT16C
# -- Compiling module PBCSCT24A
# -- Compiling module PBCSCT24B
# -- Compiling module PBCSCT24C
# -- Compiling module PBCSCT2A
# -- Compiling module PBCSCT2C
# -- Compiling module PBCSCT4A
# -- Compiling module PBCSCT4C
# -- Compiling module PBCSCT8A
# -- Compiling module PBCSCT8B
# -- Compiling module PBCSCT8C
# -- Compiling module PBCODD12A
# -- Compiling module PBCODD12B
# -- Compiling module PBCODD12C
# -- Compiling module PBCODD16A
# -- Compiling module PBCODD16B
# -- Compiling module PBCODD16C
# -- Compiling module PBCODD24A
# -- Compiling module PBCODD24B
# -- Compiling module PBCODD24C
# -- Compiling module PBCODD2A
# -- Compiling module PBCODD2C
# -- Compiling module PBCODD4A
# -- Compiling module PBCODD4C
# -- Compiling module PBCODD8A
# -- Compiling module PBCODD8B
# -- Compiling module PBCODD8C
# -- Compiling module PBCSODD12A
# -- Compiling module PBCSODD12B
# -- Compiling module PBCSODD12C
# -- Compiling module PBCSODD16A
# -- Compiling module PBCSODD16B
# -- Compiling module PBCSODD16C
# -- Compiling module PBCSODD24A
# -- Compiling module PBCSODD24B
# -- Compiling module PBCSODD24C
# -- Compiling module PBCSODD2A
# -- Compiling module PBCSODD2C
# -- Compiling module PBCSODD4A
# -- Compiling module PBCSODD4C
# -- Compiling module PBCSODD8A
# -- Compiling module PBCSODD8B
# -- Compiling module PBCSODD8C
# -- Compiling module PBCCTD12A
# -- Compiling module PBCCTD12B
# -- Compiling module PBCCTD12C
# -- Compiling module PBCCTD16A
# -- Compiling module PBCCTD16B
# -- Compiling module PBCCTD16C
# -- Compiling module PBCCTD24A
# -- Compiling module PBCCTD24B
# -- Compiling module PBCCTD24C
# -- Compiling module PBCCTD2A
# -- Compiling module PBCCTD2C
# -- Compiling module PBCCTD4A
# -- Compiling module PBCCTD4C
# -- Compiling module PBCCTD8A
# -- Compiling module PBCCTD8B
# -- Compiling module PBCCTD8C
# -- Compiling module PBCSCTD12A
# -- Compiling module PBCSCTD12B
# -- Compiling module PBCSCTD12C
# -- Compiling module PBCSCTD16A
# -- Compiling module PBCSCTD16B
# -- Compiling module PBCSCTD16C
# -- Compiling module PBCSCTD24A
# -- Compiling module PBCSCTD24B
# -- Compiling module PBCSCTD24C
# -- Compiling module PBCSCTD2A
# -- Compiling module PBCSCTD2C
# -- Compiling module PBCSCTD4A
# -- Compiling module PBCSCTD4C
# -- Compiling module PBCSCTD8A
# -- Compiling module PBCSCTD8B
# -- Compiling module PBCSCTD8C
# -- Compiling module PBCOCU12A
# -- Compiling module PBCOCU12B
# -- Compiling module PBCOCU12C
# -- Compiling module PBCOCU16A
# -- Compiling module PBCOCU16B
# -- Compiling module PBCOCU16C
# -- Compiling module PBCOCU24A
# -- Compiling module PBCOCU24B
# -- Compiling module PBCOCU24C
# -- Compiling module PBCOCU2A
# -- Compiling module PBCOCU2C
# -- Compiling module PBCOCU4A
# -- Compiling module PBCOCU4C
# -- Compiling module PBCOCU8A
# -- Compiling module PBCOCU8B
# -- Compiling module PBCOCU8C
# -- Compiling module PBCSOCU12A
# -- Compiling module PBCSOCU12B
# -- Compiling module PBCSOCU12C
# -- Compiling module PBCSOCU16A
# -- Compiling module PBCSOCU16B
# -- Compiling module PBCSOCU16C
# -- Compiling module PBCSOCU24A
# -- Compiling module PBCSOCU24B
# -- Compiling module PBCSOCU24C
# -- Compiling module PBCSOCU2A
# -- Compiling module PBCSOCU2C
# -- Compiling module PBCSOCU4A
# -- Compiling module PBCSOCU4C
# -- Compiling module PBCSOCU8A
# -- Compiling module PBCSOCU8B
# -- Compiling module PBCSOCU8C
# -- Compiling module PBCCTU12A
# -- Compiling module PBCCTU12B
# -- Compiling module PBCCTU12C
# -- Compiling module PBCCTU16A
# -- Compiling module PBCCTU16B
# -- Compiling module PBCCTU16C
# -- Compiling module PBCCTU24A
# -- Compiling module PBCCTU24B
# -- Compiling module PBCCTU24C
# -- Compiling module PBCCTU2A
# -- Compiling module PBCCTU2C
# -- Compiling module PBCCTU4A
# -- Compiling module PBCCTU4C
# -- Compiling module PBCCTU8A
# -- Compiling module PBCCTU8B
# -- Compiling module PBCCTU8C
# -- Compiling module PBCSCTU12A
# -- Compiling module PBCSCTU12B
# -- Compiling module PBCSCTU12C
# -- Compiling module PBCSCTU16A
# -- Compiling module PBCSCTU16B
# -- Compiling module PBCSCTU16C
# -- Compiling module PBCSCTU24A
# -- Compiling module PBCSCTU24B
# -- Compiling module PBCSCTU24C
# -- Compiling module PBCSCTU2A
# -- Compiling module PBCSCTU2C
# -- Compiling module PBCSCTU4A
# -- Compiling module PBCSCTU4C
# -- Compiling module PBCSCTU8A
# -- Compiling module PBCSCTU8B
# -- Compiling module PBCSCTU8C
# -- Compiling module PIC
# -- Compiling module PICS
# -- Compiling module PICD
# -- Compiling module PICSD
# -- Compiling module PICSU
# -- Compiling module PICU
# -- Compiling module POC12A
# -- Compiling module POC12B
# -- Compiling module POC12C
# -- Compiling module POC16A
# -- Compiling module POC16B
# -- Compiling module POC16C
# -- Compiling module POC24A
# -- Compiling module POC24B
# -- Compiling module POC24C
# -- Compiling module POC2A
# -- Compiling module POC2C
# -- Compiling module POC4A
# -- Compiling module POC4C
# -- Compiling module POC8A
# -- Compiling module POC8B
# -- Compiling module POC8C
# -- Compiling module POOC12A
# -- Compiling module POOC12B
# -- Compiling module POOC12C
# -- Compiling module POOC16A
# -- Compiling module POOC16B
# -- Compiling module POOC16C
# -- Compiling module POOC24A
# -- Compiling module POOC24B
# -- Compiling module POOC24C
# -- Compiling module POOC2A
# -- Compiling module POOC2C
# -- Compiling module POOC4A
# -- Compiling module POOC4C
# -- Compiling module POOC8A
# -- Compiling module POOC8B
# -- Compiling module POOC8C
# -- Compiling module POOD12A
# -- Compiling module POOD12B
# -- Compiling module POOD12C
# -- Compiling module POOD16A
# -- Compiling module POOD16B
# -- Compiling module POOD16C
# -- Compiling module POOD24A
# -- Compiling module POOD24B
# -- Compiling module POOD24C
# -- Compiling module POOD2A
# -- Compiling module POOD2C
# -- Compiling module POOD4A
# -- Compiling module POOD4C
# -- Compiling module POOD8A
# -- Compiling module POOD8B
# -- Compiling module POOD8C
# -- Compiling module POCT12A
# -- Compiling module POCT12B
# -- Compiling module POCT12C
# -- Compiling module POCT16A
# -- Compiling module POCT16B
# -- Compiling module POCT16C
# -- Compiling module POCT24A
# -- Compiling module POCT24B
# -- Compiling module POCT24C
# -- Compiling module POCT2A
# -- Compiling module POCT2C
# -- Compiling module POCT4A
# -- Compiling module POCT4C
# -- Compiling module POCT8A
# -- Compiling module POCT8B
# -- Compiling module POCT8C
# -- Compiling module PBREAK
# -- Compiling module PBREAKBF
# -- Compiling module PBREAKDVDDR
# -- Compiling module PBREAKBFDVDDR
# -- Compiling module PCORNER
# -- Compiling module PFILL1
# -- Compiling module PFILLH
# -- Compiling module PFILLQ
# -- Compiling module PDVSS
# -- Compiling module PDVDD
# -- Compiling module PVSS
# -- Compiling module PVDD
# -- Compiling module PAVDD
# -- Compiling module PAVSS
# -- Compiling module PANALOG
# -- Compiling module PBAREWIRE
# -- Compiling module POSC1
# -- Compiling module POSC2
# -- Compiling module POSC3
# -- Compiling module POSC4
# -- Compiling module RA1SHD_IBM512X8
# -- Compiling module SHARE_SUPERALU_VG
# -- Compiling module SERIAL_CPU_8BIT_VG
# -- Compiling module SCPU_SRAM_8BIT_ALU_SPI_TOP_VG
# -- Compiling module SRAM_IO_CTRL_LOGIC
# -- Compiling module I_MEMORY_8BIT
# -- Compiling module SC_CELL_V3
# -- Compiling module SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST
# 
# Top level modules:
# 	BUFX2TF
# 	BUFX3TF
# 	BUFX4TF
# 	BUFX6TF
# 	BUFX8TF
# 	BUFX12TF
# 	BUFX16TF
# 	BUFX20TF
# 	INVX3TF
# 	INVX6TF
# 	INVX8TF
# 	INVX12TF
# 	INVX16TF
# 	INVX20TF
# 	TBUFXLTF
# 	TBUFX1TF
# 	TBUFX2TF
# 	TBUFX3TF
# 	TBUFX4TF
# 	TBUFX6TF
# 	TBUFX8TF
# 	TBUFX12TF
# 	TBUFX16TF
# 	TBUFX20TF
# 	HOLDX1TF
# 	AND2X4TF
# 	AND2X6TF
# 	AND2X8TF
# 	AND3XLTF
# 	AND3X1TF
# 	AND3X4TF
# 	AND3X6TF
# 	AND3X8TF
# 	AND4XLTF
# 	AND4X2TF
# 	AND4X4TF
# 	AND4X6TF
# 	AND4X8TF
# 	AOI22X4TF
# 	AOI221XLTF
# 	AOI221X2TF
# 	AOI221X4TF
# 	AOI222X1TF
# 	AOI222X2TF
# 	AOI31XLTF
# 	AOI31X2TF
# 	AOI32X2TF
# 	AOI32X4TF
# 	AOI33XLTF
# 	AOI33X1TF
# 	AOI33X2TF
# 	AOI33X4TF
# 	AOI2BB1XLTF
# 	AOI2BB1X2TF
# 	AOI2BB1X4TF
# 	AOI2BB2XLTF
# 	AOI2BB2X4TF
# 	AO21XLTF
# 	AO21X2TF
# 	AO21X4TF
# 	AO22XLTF
# 	AO22X2TF
# 	AO22X4TF
# 	MX2XLTF
# 	MX2X1TF
# 	MX2X2TF
# 	MX2X4TF
# 	MX2X6TF
# 	MX2X8TF
# 	MX4XLTF
# 	MX4X1TF
# 	MX4X2TF
# 	MX4X4TF
# 	MXI2XLTF
# 	MXI2X2TF
# 	MXI2X4TF
# 	MXI2X6TF
# 	MXI2X8TF
# 	MXI4XLTF
# 	MXI4X1TF
# 	MXI4X2TF
# 	MXI4X4TF
# 	MX3XLTF
# 	MX3X1TF
# 	MX3X2TF
# 	MX3X4TF
# 	MXI3XLTF
# 	MXI3X1TF
# 	MXI3X2TF
# 	MXI3X4TF
# 	NAND2X4TF
# 	NAND2X6TF
# 	NAND2X8TF
# 	NAND3X4TF
# 	NAND3X6TF
# 	NAND3X8TF
# 	NAND4X4TF
# 	NAND4X6TF
# 	NAND4X8TF
# 	NAND2BX4TF
# 	NAND3BX2TF
# 	NAND3BX4TF
# 	NAND4BXLTF
# 	NAND4BX4TF
# 	NAND4BBXLTF
# 	NAND4BBX2TF
# 	NAND4BBX4TF
# 	NOR2XLTF
# 	NOR2X6TF
# 	NOR2X8TF
# 	NOR3X6TF
# 	NOR3X8TF
# 	NOR4X4TF
# 	NOR4X6TF
# 	NOR4X8TF
# 	NOR2BXLTF
# 	NOR2BX4TF
# 	NOR3BXLTF
# 	NOR4BXLTF
# 	NOR4BX2TF
# 	NOR4BX4TF
# 	NOR4BBXLTF
# 	NOR4BBX2TF
# 	NOR4BBX4TF
# 	OR2XLTF
# 	OR2X4TF
# 	OR2X6TF
# 	OR2X8TF
# 	OR3XLTF
# 	OR3X2TF
# 	OR3X4TF
# 	OR3X6TF
# 	OR3X8TF
# 	OR4XLTF
# 	OR4X1TF
# 	OR4X2TF
# 	OR4X4TF
# 	OR4X6TF
# 	OR4X8TF
# 	OAI21X4TF
# 	OAI211X2TF
# 	OAI22X4TF
# 	OAI221X1TF
# 	OAI221X2TF
# 	OAI221X4TF
# 	OAI222XLTF
# 	OAI222X2TF
# 	OAI222X4TF
# 	OAI31X2TF
# 	OAI32X2TF
# 	OAI32X4TF
# 	OAI33XLTF
# 	OAI33X1TF
# 	OAI33X2TF
# 	OAI33X4TF
# 	OAI2BB1XLTF
# 	OAI2BB1X2TF
# 	OAI2BB2X2TF
# 	OAI2BB2X4TF
# 	OA21X1TF
# 	OA21X2TF
# 	OA21X4TF
# 	OA22XLTF
# 	OA22X2TF
# 	OA22X4TF
# 	CLKXOR2X1TF
# 	CLKXOR2X4TF
# 	CLKXOR2X8TF
# 	XOR2XLTF
# 	XOR2X4TF
# 	XOR3XLTF
# 	XOR3X1TF
# 	XOR3X2TF
# 	XOR3X4TF
# 	XNOR2XLTF
# 	XNOR2X4TF
# 	XNOR3XLTF
# 	XNOR3X1TF
# 	XNOR3X2TF
# 	XNOR3X4TF
# 	CLKBUFX3TF
# 	CLKBUFX4TF
# 	CLKBUFX6TF
# 	CLKBUFX8TF
# 	CLKBUFX12TF
# 	CLKBUFX16TF
# 	CLKBUFX20TF
# 	CLKINVX3TF
# 	CLKINVX8TF
# 	CLKINVX12TF
# 	CLKINVX16TF
# 	CLKINVX20TF
# 	CLKAND2X3TF
# 	CLKAND2X4TF
# 	CLKAND2X6TF
# 	CLKAND2X8TF
# 	CLKAND2X12TF
# 	CLKMX2X2TF
# 	CLKMX2X3TF
# 	CLKMX2X4TF
# 	CLKMX2X6TF
# 	CLKMX2X8TF
# 	CLKMX2X12TF
# 	TLATNCAX2TF
# 	TLATNCAX3TF
# 	TLATNCAX4TF
# 	TLATNCAX6TF
# 	TLATNCAX8TF
# 	TLATNCAX12TF
# 	TLATNCAX16TF
# 	TLATNCAX20TF
# 	TLATNTSCAX2TF
# 	TLATNTSCAX3TF
# 	TLATNTSCAX4TF
# 	TLATNTSCAX6TF
# 	TLATNTSCAX8TF
# 	TLATNTSCAX12TF
# 	TLATNTSCAX16TF
# 	TLATNTSCAX20TF
# 	ADDHX2TF
# 	ADDHX4TF
# 	ADDFXLTF
# 	ADDFX1TF
# 	ADDFX2TF
# 	ADDFX4TF
# 	ADDFHXLTF
# 	ADDFHX1TF
# 	ADDFHX4TF
# 	BENCX1TF
# 	BENCX2TF
# 	BENCX4TF
# 	BMXX2TF
# 	BMXX4TF
# 	BMXIX2TF
# 	BMXIX4TF
# 	CMPR22X4TF
# 	CMPR32X4TF
# 	AFHCINX2TF
# 	AFHCINX4TF
# 	AFHCONX2TF
# 	AFHCONX4TF
# 	ACHCINX2TF
# 	ACHCINX4TF
# 	ACHCONX2TF
# 	ACHCONX4TF
# 	AHHCINX2TF
# 	AHHCINX4TF
# 	AHHCONX2TF
# 	AHHCONX4TF
# 	AFCSHCINX2TF
# 	AFCSHCINX4TF
# 	AFCSHCONX2TF
# 	AFCSHCONX4TF
# 	AFCSIHCONX2TF
# 	AFCSIHCONX4TF
# 	ACCSHCINX2TF
# 	ACCSHCINX4TF
# 	ACCSHCONX2TF
# 	ACCSHCONX4TF
# 	ACCSIHCONX2TF
# 	ACCSIHCONX4TF
# 	AHCSHCINX2TF
# 	AHCSHCINX4TF
# 	AHCSHCONX2TF
# 	AHCSHCONX4TF
# 	CMPR42X1TF
# 	CMPR42X2TF
# 	CMPR42X4TF
# 	DFFX1TF
# 	DFFX2TF
# 	DFFX4TF
# 	DFFQX2TF
# 	DFFQX4TF
# 	DFFQXLTF
# 	DFFRXLTF
# 	DFFSXLTF
# 	DFFSX1TF
# 	DFFSX4TF
# 	DFFSRXLTF
# 	DFFSRX1TF
# 	DFFSRX4TF
# 	DFFTRXLTF
# 	DFFTRX2TF
# 	DFFTRX4TF
# 	EDFFXLTF
# 	EDFFX2TF
# 	EDFFX4TF
# 	EDFFTRX1TF
# 	EDFFTRX2TF
# 	EDFFTRX4TF
# 	SDFFXLTF
# 	SDFFX1TF
# 	SDFFX2TF
# 	SDFFX4TF
# 	SDFFQX1TF
# 	SDFFQX2TF
# 	SDFFQX4TF
# 	SDFFQXLTF
# 	SDFFRXLTF
# 	SDFFRX1TF
# 	SDFFRX2TF
# 	SDFFRX4TF
# 	SDFFSXLTF
# 	SDFFSX1TF
# 	SDFFSX2TF
# 	SDFFSX4TF
# 	SDFFSRXLTF
# 	SDFFSRX1TF
# 	SDFFSRX2TF
# 	SDFFSRX4TF
# 	SDFFNSRXLTF
# 	SDFFNSRX1TF
# 	SDFFNSRX2TF
# 	SDFFNSRX4TF
# 	SDFFTRXLTF
# 	SDFFTRX1TF
# 	SDFFTRX2TF
# 	SDFFTRX4TF
# 	SEDFFXLTF
# 	SEDFFX1TF
# 	SEDFFX2TF
# 	SEDFFX4TF
# 	SEDFFTRXLTF
# 	SEDFFTRX1TF
# 	SEDFFTRX2TF
# 	SEDFFTRX4TF
# 	DFFHQX1TF
# 	DFFHQX2TF
# 	DFFHQX4TF
# 	DFFHQX8TF
# 	DFFRHQX1TF
# 	DFFRHQX2TF
# 	DFFRHQX4TF
# 	DFFRHQX8TF
# 	DFFSHQX1TF
# 	DFFSHQX2TF
# 	DFFSHQX4TF
# 	DFFSHQX8TF
# 	DFFSRHQX1TF
# 	DFFSRHQX2TF
# 	DFFSRHQX4TF
# 	DFFSRHQX8TF
# 	EDFFHQX1TF
# 	EDFFHQX2TF
# 	EDFFHQX4TF
# 	EDFFHQX8TF
# 	MDFFHQX1TF
# 	MDFFHQX2TF
# 	MDFFHQX4TF
# 	MDFFHQX8TF
# 	SDFFHQX1TF
# 	SDFFHQX2TF
# 	SDFFHQX4TF
# 	SDFFHQX8TF
# 	SDFFRHQX1TF
# 	SDFFRHQX2TF
# 	SDFFRHQX4TF
# 	SDFFRHQX8TF
# 	SDFFSHQX1TF
# 	SDFFSHQX2TF
# 	SDFFSHQX4TF
# 	SDFFSHQX8TF
# 	SDFFSRHQX1TF
# 	SDFFSRHQX2TF
# 	SDFFSRHQX4TF
# 	SDFFSRHQX8TF
# 	SEDFFHQX1TF
# 	SEDFFHQX2TF
# 	SEDFFHQX4TF
# 	SEDFFHQX8TF
# 	SMDFFHQX1TF
# 	SMDFFHQX2TF
# 	SMDFFHQX4TF
# 	SMDFFHQX8TF
# 	TLATX1TF
# 	TLATX2TF
# 	TLATX4TF
# 	TLATSRXLTF
# 	TLATSRX1TF
# 	TLATSRX2TF
# 	TLATSRX4TF
# 	TLATNXLTF
# 	TLATNX1TF
# 	TLATNX2TF
# 	TLATNX4TF
# 	TLATNSRXLTF
# 	TLATNSRX1TF
# 	TLATNSRX2TF
# 	TLATNSRX4TF
# 	RF1R1WX1TF
# 	RF2R1WX1TF
# 	RFRDX1TF
# 	RFRDX2TF
# 	RFRDX4TF
# 	DLY1X1TF
# 	DLY2X1TF
# 	DLY3X1TF
# 	DLY4X1TF
# 	DLY1X4TF
# 	DLY2X4TF
# 	DLY3X4TF
# 	DLY4X4TF
# 	TIEHITF
# 	TIELOTF
# 	PBCOC12A
# 	PBCOC12B
# 	PBCOC12C
# 	PBCOC16A
# 	PBCOC16B
# 	PBCOC16C
# 	PBCOC24A
# 	PBCOC24B
# 	PBCOC24C
# 	PBCOC2A
# 	PBCOC2C
# 	PBCOC4A
# 	PBCOC4C
# 	PBCOC8A
# 	PBCOC8B
# 	PBCOC8C
# 	PBCSOC12A
# 	PBCSOC12B
# 	PBCSOC12C
# 	PBCSOC16A
# 	PBCSOC16B
# 	PBCSOC16C
# 	PBCSOC24A
# 	PBCSOC24B
# 	PBCSOC24C
# 	PBCSOC2A
# 	PBCSOC2C
# 	PBCSOC4A
# 	PBCSOC4C
# 	PBCSOC8A
# 	PBCSOC8B
# 	PBCSOC8C
# 	PBCOD12A
# 	PBCOD12B
# 	PBCOD12C
# 	PBCOD16A
# 	PBCOD16B
# 	PBCOD16C
# 	PBCOD24A
# 	PBCOD24B
# 	PBCOD24C
# 	PBCOD2A
# 	PBCOD2C
# 	PBCOD4A
# 	PBCOD4C
# 	PBCOD8A
# 	PBCOD8B
# 	PBCOD8C
# 	PBCSOD12A
# 	PBCSOD12B
# 	PBCSOD12C
# 	PBCSOD16A
# 	PBCSOD16B
# 	PBCSOD16C
# 	PBCSOD24A
# 	PBCSOD24B
# 	PBCSOD24C
# 	PBCSOD2A
# 	PBCSOD2C
# 	PBCSOD4A
# 	PBCSOD4C
# 	PBCSOD8A
# 	PBCSOD8B
# 	PBCSOD8C
# 	PBCCT12A
# 	PBCCT12B
# 	PBCCT12C
# 	PBCCT16A
# 	PBCCT16B
# 	PBCCT16C
# 	PBCCT24A
# 	PBCCT24B
# 	PBCCT24C
# 	PBCCT2A
# 	PBCCT2C
# 	PBCCT4A
# 	PBCCT4C
# 	PBCCT8A
# 	PBCCT8B
# 	PBCCT8C
# 	PBCSCT12A
# 	PBCSCT12B
# 	PBCSCT12C
# 	PBCSCT16A
# 	PBCSCT16B
# 	PBCSCT16C
# 	PBCSCT24A
# 	PBCSCT24B
# 	PBCSCT24C
# 	PBCSCT2A
# 	PBCSCT2C
# 	PBCSCT4A
# 	PBCSCT4C
# 	PBCSCT8A
# 	PBCSCT8B
# 	PBCSCT8C
# 	PBCODD12A
# 	PBCODD12B
# 	PBCODD12C
# 	PBCODD16A
# 	PBCODD16B
# 	PBCODD16C
# 	PBCODD24A
# 	PBCODD24B
# 	PBCODD24C
# 	PBCODD2A
# 	PBCODD2C
# 	PBCODD4A
# 	PBCODD4C
# 	PBCODD8A
# 	PBCODD8B
# 	PBCODD8C
# 	PBCSODD12A
# 	PBCSODD12B
# 	PBCSODD12C
# 	PBCSODD16A
# 	PBCSODD16B
# 	PBCSODD16C
# 	PBCSODD24A
# 	PBCSODD24B
# 	PBCSODD24C
# 	PBCSODD2A
# 	PBCSODD2C
# 	PBCSODD4A
# 	PBCSODD4C
# 	PBCSODD8A
# 	PBCSODD8B
# 	PBCSODD8C
# 	PBCCTD12A
# 	PBCCTD12B
# 	PBCCTD12C
# 	PBCCTD16A
# 	PBCCTD16B
# 	PBCCTD16C
# 	PBCCTD24A
# 	PBCCTD24B
# 	PBCCTD24C
# 	PBCCTD2A
# 	PBCCTD2C
# 	PBCCTD4A
# 	PBCCTD4C
# 	PBCCTD8A
# 	PBCCTD8B
# 	PBCCTD8C
# 	PBCSCTD12A
# 	PBCSCTD12B
# 	PBCSCTD12C
# 	PBCSCTD16A
# 	PBCSCTD16B
# 	PBCSCTD16C
# 	PBCSCTD24A
# 	PBCSCTD24B
# 	PBCSCTD24C
# 	PBCSCTD2A
# 	PBCSCTD2C
# 	PBCSCTD4A
# 	PBCSCTD4C
# 	PBCSCTD8A
# 	PBCSCTD8B
# 	PBCSCTD8C
# 	PBCOCU12A
# 	PBCOCU12B
# 	PBCOCU12C
# 	PBCOCU16A
# 	PBCOCU16B
# 	PBCOCU16C
# 	PBCOCU24A
# 	PBCOCU24B
# 	PBCOCU24C
# 	PBCOCU2A
# 	PBCOCU2C
# 	PBCOCU4A
# 	PBCOCU4C
# 	PBCOCU8A
# 	PBCOCU8B
# 	PBCOCU8C
# 	PBCSOCU12A
# 	PBCSOCU12B
# 	PBCSOCU12C
# 	PBCSOCU16A
# 	PBCSOCU16B
# 	PBCSOCU16C
# 	PBCSOCU24A
# 	PBCSOCU24B
# 	PBCSOCU24C
# 	PBCSOCU2A
# 	PBCSOCU2C
# 	PBCSOCU4A
# 	PBCSOCU4C
# 	PBCSOCU8A
# 	PBCSOCU8B
# 	PBCSOCU8C
# 	PBCCTU12A
# 	PBCCTU12B
# 	PBCCTU12C
# 	PBCCTU16A
# 	PBCCTU16B
# 	PBCCTU16C
# 	PBCCTU24A
# 	PBCCTU24B
# 	PBCCTU24C
# 	PBCCTU2A
# 	PBCCTU2C
# 	PBCCTU4A
# 	PBCCTU4C
# 	PBCCTU8A
# 	PBCCTU8B
# 	PBCCTU8C
# 	PBCSCTU12A
# 	PBCSCTU12B
# 	PBCSCTU12C
# 	PBCSCTU16A
# 	PBCSCTU16B
# 	PBCSCTU16C
# 	PBCSCTU24A
# 	PBCSCTU24B
# 	PBCSCTU24C
# 	PBCSCTU2A
# 	PBCSCTU2C
# 	PBCSCTU4A
# 	PBCSCTU4C
# 	PBCSCTU8A
# 	PBCSCTU8B
# 	PBCSCTU8C
# 	PICS
# 	PICD
# 	PICSD
# 	PICSU
# 	PICU
# 	POC12A
# 	POC12B
# 	POC12C
# 	POC16A
# 	POC16B
# 	POC16C
# 	POC24A
# 	POC24B
# 	POC24C
# 	POC2A
# 	POC2C
# 	POC4A
# 	POC4C
# 	POC8A
# 	POC8C
# 	POOC12A
# 	POOC12B
# 	POOC12C
# 	POOC16A
# 	POOC16B
# 	POOC16C
# 	POOC24A
# 	POOC24B
# 	POOC24C
# 	POOC2A
# 	POOC2C
# 	POOC4A
# 	POOC4C
# 	POOC8A
# 	POOC8B
# 	POOC8C
# 	POOD12A
# 	POOD12B
# 	POOD12C
# 	POOD16A
# 	POOD16B
# 	POOD16C
# 	POOD24A
# 	POOD24B
# 	POOD24C
# 	POOD2A
# 	POOD2C
# 	POOD4A
# 	POOD4C
# 	POOD8A
# 	POOD8B
# 	POOD8C
# 	POCT12A
# 	POCT12B
# 	POCT12C
# 	POCT16A
# 	POCT16B
# 	POCT16C
# 	POCT24A
# 	POCT24B
# 	POCT24C
# 	POCT2A
# 	POCT2C
# 	POCT4A
# 	POCT4C
# 	POCT8A
# 	POCT8B
# 	POCT8C
# 	PBREAK
# 	PBREAKBF
# 	PBREAKDVDDR
# 	PBREAKBFDVDDR
# 	PCORNER
# 	PFILL1
# 	PFILLH
# 	PFILLQ
# 	PDVSS
# 	PDVDD
# 	PVSS
# 	PVDD
# 	PAVDD
# 	PAVSS
# 	PANALOG
# 	PBAREWIRE
# 	POSC1
# 	POSC2
# 	POSC3
# 	POSC4
# 	SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST
# End time: 15:54:41 on Oct 26,2016, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
# 0
# BGN Test Case (1): SHARE_SUPERALU_MULT_TEST
# vsim -lib work SHARE_SUPERALU_MULT_TEST 
# Start time: 15:54:44 on Oct 26,2016
# Loading work.SHARE_SUPERALU_MULT_TEST
# Loading work.SHARE_SUPERALU
#                   20
# //////// (1) Multiplication test /////////
#                  740 result =  100	actual =        100
#                 1480 result =  340	actual =        340
#                 1580 result =   14	actual =   14
# Test Passed!
# ** Note: $stop    : ./sim/SHARE_SUPERALU_MULT_TEST.v(215)
#    Time: 1620 ns  Iteration: 0  Instance: /SHARE_SUPERALU_MULT_TEST
# Break in Module SHARE_SUPERALU_MULT_TEST at ./sim/SHARE_SUPERALU_MULT_TEST.v line 215
# END Test Case: SHARE_SUPERALU_MULT_TEST
# 
# BGN Test Case (2): SHARE_SUPERALU_DIV_TEST
# vsim -lib work SHARE_SUPERALU_DIV_TEST 
# Start time: 15:55:02 on Oct 26,2016
# Loading work.SHARE_SUPERALU_DIV_TEST
# Loading work.SHARE_SUPERALU
#                   20
# //////// (2) Division test ////////
#                  110 dividend = 0000000101010, dividor = 0000000011011
#                  130 dividend_tmp = 00000000000010101000000000, dividor = 0000000011011
#                  170 dividend_tmp = 00000000000010101000000000, dividor = 0000000011011
#                  190 dividend_tmp = 00000000000101010000000000, dividor = 0000000011011
#                  230 dividend_tmp = 00000000000001111000000001, dividor = 0000000011011
#                  250 dividend_tmp = 00000000000011110000000010, dividor = 0000000011011
#                  290 dividend_tmp = 00000000000000011000000011, dividor = 0000000011011
#                  310 dividend_tmp = 00000000000000110000000110, dividor = 0000000011011
#                  350 dividend_tmp = 00000000000000110000000110, dividor = 0000000011011
#                  370 dividend_tmp = 00000000000001100000001100, dividor = 0000000011011
#                  410 dividend_tmp = 00000000000001100000001100, dividor = 0000000011011
#                  430 dividend_tmp = 00000000000011000000011000, dividor = 0000000011011
#                  470 dividend_tmp = 00000000000011000000011000, dividor = 0000000011011
#                  490 dividend_tmp = 00000000000110000000110000, dividor = 0000000011011
#                  530 dividend_tmp = 00000000000010101000110001, dividor = 0000000011011
#                  550 dividend_tmp = 00000000000101010001100010, dividor = 0000000011011
#                  590 dividend_tmp = 00000000000001111001100011, dividor = 0000000011011
#                  610 dividend_tmp = 00000000000011110011000110, dividor = 0000000011011
#                  650 dividend_tmp = 00000000000000011011000111, dividor = 0000000011011
#                  680 result = 199	actual =        199
#                  770 dividend = 0000010001110, dividor = 0000100001110
#                  790 dividend_tmp = 00000000000100011100000000, dividor = 0000100001110
#                  830 dividend_tmp = 00000000000100011100000000, dividor = 0000100001110
#                  850 dividend_tmp = 00000000001000111000000000, dividor = 0000100001110
#                  890 dividend_tmp = 00000000001000111000000000, dividor = 0000100001110
#                  910 dividend_tmp = 00000000010001110000000000, dividor = 0000100001110
#                  950 dividend_tmp = 00000000010001110000000000, dividor = 0000100001110
#                  970 dividend_tmp = 00000000100011100000000000, dividor = 0000100001110
#                 1010 dividend_tmp = 00000000000001110000000001, dividor = 0000100001110
#                 1030 dividend_tmp = 00000000000011100000000010, dividor = 0000100001110
#                 1070 dividend_tmp = 00000000000011100000000010, dividor = 0000100001110
#                 1090 dividend_tmp = 00000000000111000000000100, dividor = 0000100001110
#                 1130 dividend_tmp = 00000000000111000000000100, dividor = 0000100001110
#                 1150 dividend_tmp = 00000000001110000000001000, dividor = 0000100001110
#                 1190 dividend_tmp = 00000000001110000000001000, dividor = 0000100001110
#                 1210 dividend_tmp = 00000000011100000000010000, dividor = 0000100001110
#                 1250 dividend_tmp = 00000000011100000000010000, dividor = 0000100001110
#                 1270 dividend_tmp = 00000000111000000000100000, dividor = 0000100001110
#                 1310 dividend_tmp = 00000000010110010000100001, dividor = 0000100001110
#                 1340 result =  33	actual =         33
#                 1430 dividend = 0000000101010, dividor = 0000010101010
#                 1450 dividend_tmp = 00000000000101010000000000, dividor = 0000010101010
#                 1490 dividend_tmp = 00000000000101010000000000, dividor = 0000010101010
#                 1510 dividend_tmp = 00000000001010100000000000, dividor = 0000010101010
#                 1550 dividend_tmp = 00000000001010100000000000, dividor = 0000010101010
#                 1570 dividend_tmp = 00000000010101000000000000, dividor = 0000010101010
#                 1610 dividend_tmp = 00000000010101000000000000, dividor = 0000010101010
#                 1630 dividend_tmp = 00000000101010000000000000, dividor = 0000010101010
#                 1670 dividend_tmp = 00000000010100110000000001, dividor = 0000010101010
#                 1690 dividend_tmp = 00000000101001100000000010, dividor = 0000010101010
#                 1730 dividend_tmp = 00000000010100010000000011, dividor = 0000010101010
#                 1750 dividend_tmp = 00000000101000100000000110, dividor = 0000010101010
#                 1790 dividend_tmp = 00000000010011010000000111, dividor = 0000010101010
#                 1810 dividend_tmp = 00000000100110100000001110, dividor = 0000010101010
#                 1850 dividend_tmp = 00000000010001010000001111, dividor = 0000010101010
#                 1870 dividend_tmp = 00000000100010100000011110, dividor = 0000010101010
#                 1910 dividend_tmp = 00000000001101010000011111, dividor = 0000010101010
#                 1930 dividend_tmp = 00000000011010100000111110, dividor = 0000010101010
#                 1970 dividend_tmp = 00000000000101010000111111, dividor = 0000010101010
#                 2000 result =  63	actual =         63
#                 2090 dividend = 0000000101010, dividor = 0000000011110
#                 2110 dividend_tmp = 00000000000101010000000000, dividor = 0000000011110
#                 2150 dividend_tmp = 00000000000001100000000001, dividor = 0000000011110
#                 2170 dividend_tmp = 00000000000011000000000010, dividor = 0000000011110
#                 2210 dividend_tmp = 00000000000011000000000010, dividor = 0000000011110
#                 2230 dividend_tmp = 00000000000110000000000100, dividor = 0000000011110
#                 2270 dividend_tmp = 00000000000010010000000101, dividor = 0000000011110
#                 2290 dividend_tmp = 00000000000100100000001010, dividor = 0000000011110
#                 2330 dividend_tmp = 00000000000000110000001011, dividor = 0000000011110
#                 2350 dividend_tmp = 00000000000001100000010110, dividor = 0000000011110
#                 2390 dividend_tmp = 00000000000001100000010110, dividor = 0000000011110
#                 2410 dividend_tmp = 00000000000011000000101100, dividor = 0000000011110
#                 2450 dividend_tmp = 00000000000011000000101100, dividor = 0000000011110
#                 2470 dividend_tmp = 00000000000110000001011000, dividor = 0000000011110
#                 2510 dividend_tmp = 00000000000010010001011001, dividor = 0000000011110
#                 2530 dividend_tmp = 00000000000100100010110010, dividor = 0000000011110
#                 2570 dividend_tmp = 00000000000000110010110011, dividor = 0000000011110
#                 2590 dividend_tmp = 00000000000001100101100110, dividor = 0000000011110
#                 2630 dividend_tmp = 00000000000001100101100110, dividor = 0000000011110
#                 2660 result = 358	actual =        358
# Test Passed!
# ** Note: $stop    : ./sim/SHARE_SUPERALU_DIV_TEST.v(211)
#    Time: 2700 ns  Iteration: 0  Instance: /SHARE_SUPERALU_DIV_TEST
# Break in Module SHARE_SUPERALU_DIV_TEST at ./sim/SHARE_SUPERALU_DIV_TEST.v line 211
# END Test Case: SHARE_SUPERALU_DIV_TEST
# 
# BGN Test Case (3): SHARE_SUPERALU_CORDIC_TEST
# vsim -lib work SHARE_SUPERALU_CORDIC_TEST 
# Start time: 15:55:09 on Oct 26,2016
# Loading work.SHARE_SUPERALU_CORDIC_TEST
# Loading work.SHARE_SUPERALU
#                   20
# //////// (3) Sqrt power sum test ////////
#                   60 Test 1_1: |X|>|Y|, X>0 & Y>0
#                 5240 sqrt(pow(  58,2)+pow(  50,2))=  88, phase= 369
#                 5240 Test 1_2: |X|>|Y|, X<0 & Y>0
#                10420 sqrt(pow(8134,2)+pow(  50,2))=  88, phase=1239
#                10420 Test 1_3: |X|>|Y|, X>0 & Y<0
#                15600 sqrt(pow(  58,2)+pow(8142,2))=  88, phase=2848
#                15600 Test 1_4: |X|>|Y|, X<0 & Y<0
#                20780 sqrt(pow(8134,2)+pow(8142,2))=  88, phase=1977
#                20780 Test 2_1: |X|<|Y|, X>0 & Y>0
#                25960 sqrt(pow(  50,2)+pow(  58,2))=  88, phase= 435
#                25960 Test 2_2: |X|<|Y|, X<0 & Y>0
#                31140 sqrt(pow(8142,2)+pow(  58,2))=  88, phase=1173
#                31140 Test 2_3: |X|<|Y|, X>0 & Y<0
#                36320 sqrt(pow(  50,2)+pow(8134,2))=  88, phase=2782
#                36320 Test 2_4: |X|<|Y|, X<0 & Y<0
#                41500 sqrt(pow(8142,2)+pow(8134,2))=  88, phase=2044
# Test Passed!
# ** Note: $stop    : ./sim/SHARE_SUPERALU_CORDIC_TEST.v(183)
#    Time: 41540 ns  Iteration: 0  Instance: /SHARE_SUPERALU_CORDIC_TEST
# Break in Module SHARE_SUPERALU_CORDIC_TEST at ./sim/SHARE_SUPERALU_CORDIC_TEST.v line 183
# END Test Case: SHARE_SUPERALU_CORDIC_TEST
# 
# BGN Test Case (4): PSEUDO_SPI_INTF_RA1SHD_TEST
# vsim -lib work PSEUDO_SPI_INTF_RA1SHD_TEST 
# Start time: 15:55:20 on Oct 26,2016
# Loading work.PSEUDO_SPI_INTF_RA1SHD_TEST
# Loading work.SRAM_IO_CTRL
# Loading work.PSEUDO_SPT_INTF
# Loading work.RA1SHD_IBM1024X8
# Loading work.I_MEMORY_8BIT
# ** Warning: (vsim-3017) ./sim/PSEUDO_SPI_INTF_RA1SHD_TEST.v(128): [TFMPC] - Too few port connections. Expected 6, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /PSEUDO_SPI_INTF_RA1SHD_TEST/i_mem File: ./sim/../I_MEMORY_8bit.v
# ** Warning: (vsim-3722) ./sim/PSEUDO_SPI_INTF_RA1SHD_TEST.v(128): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-3722) ./sim/PSEUDO_SPI_INTF_RA1SHD_TEST.v(128): [TFMPC] - Missing connection for port 'rst_n'.
# ** Warning: (vsim-3722) ./sim/PSEUDO_SPI_INTF_RA1SHD_TEST.v(128): [TFMPC] - Missing connection for port 'addr'.
# ** Warning: (vsim-3722) ./sim/PSEUDO_SPI_INTF_RA1SHD_TEST.v(128): [TFMPC] - Missing connection for port 'd_we'.
# ** Warning: (vsim-3722) ./sim/PSEUDO_SPI_INTF_RA1SHD_TEST.v(128): [TFMPC] - Missing connection for port 'datain'.
# ** Warning: (vsim-3722) ./sim/PSEUDO_SPI_INTF_RA1SHD_TEST.v(128): [TFMPC] - Missing connection for port 'dataout'.
# ** Warning: (vsim-3017) ./sim/PSEUDO_SPI_INTF_RA1SHD_TEST.v(137): [TFMPC] - Too few port connections. Expected 6, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /PSEUDO_SPI_INTF_RA1SHD_TEST/c_mem File: ./sim/../I_MEMORY_8bit.v
# ** Warning: (vsim-3722) ./sim/PSEUDO_SPI_INTF_RA1SHD_TEST.v(137): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-3722) ./sim/PSEUDO_SPI_INTF_RA1SHD_TEST.v(137): [TFMPC] - Missing connection for port 'rst_n'.
# ** Warning: (vsim-3722) ./sim/PSEUDO_SPI_INTF_RA1SHD_TEST.v(137): [TFMPC] - Missing connection for port 'addr'.
# ** Warning: (vsim-3722) ./sim/PSEUDO_SPI_INTF_RA1SHD_TEST.v(137): [TFMPC] - Missing connection for port 'd_we'.
# ** Warning: (vsim-3722) ./sim/PSEUDO_SPI_INTF_RA1SHD_TEST.v(137): [TFMPC] - Missing connection for port 'datain'.
# ** Warning: (vsim-3722) ./sim/PSEUDO_SPI_INTF_RA1SHD_TEST.v(137): [TFMPC] - Missing connection for port 'dataout'.
# 0020	00000100 	<--- Data Correct!
# 0021	10111011 	<--- Data Correct!
# 0022	00000000 	<--- Data Correct!
# 0023	10111001 	<--- Data Correct!
# 0024	00010011 	<--- Data Correct!
# 0025	01000001 	<--- Data Correct!
# 0026	00000001 	<--- Data Correct!
# 0027	01011011 	<--- Data Correct!
# 0028	00010010 	<--- Data Correct!
# 0029	11011000 	<--- Data Correct!
# 002a	00000010 	<--- Data Correct!
# 002b	00011001 	<--- Data Correct!
# 002c	00000000 	<--- Data Correct!
# 002d	00001000 	<--- Data Correct!
# Test Passed!
# ** Note: $stop    : ./sim/PSEUDO_SPI_INTF_RA1SHD_TEST.v(371)
#    Time: 12710 ns  Iteration: 0  Instance: /PSEUDO_SPI_INTF_RA1SHD_TEST
# Break in Module PSEUDO_SPI_INTF_RA1SHD_TEST at ./sim/PSEUDO_SPI_INTF_RA1SHD_TEST.v line 371
# END Test Case: PSEUDO_SPI_INTF_RA1SHD_TEST
# 
# BGN Test Case (5): PSEUDO_SPI_INTF_SCAN_TEST
# vsim -lib work PSEUDO_SPI_INTF_SCAN_TEST 
# Start time: 15:55:31 on Oct 26,2016
# Loading work.PSEUDO_SPI_INTF_SCAN_TEST
# Loading work.PSEUDO_SPT_INTF
# Loading work.I_MEMORY_8BIT
# Loading work.SC_CELL_V3
# ** Warning: (vsim-3017) ./sim/PSEUDO_SPI_INTF_SCAN_TEST.v(109): [TFMPC] - Too few port connections. Expected 6, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /PSEUDO_SPI_INTF_SCAN_TEST/c_mem File: ./sim/../I_MEMORY_8bit.v
# ** Warning: (vsim-3722) ./sim/PSEUDO_SPI_INTF_SCAN_TEST.v(109): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-3722) ./sim/PSEUDO_SPI_INTF_SCAN_TEST.v(109): [TFMPC] - Missing connection for port 'rst_n'.
# ** Warning: (vsim-3722) ./sim/PSEUDO_SPI_INTF_SCAN_TEST.v(109): [TFMPC] - Missing connection for port 'addr'.
# ** Warning: (vsim-3722) ./sim/PSEUDO_SPI_INTF_SCAN_TEST.v(109): [TFMPC] - Missing connection for port 'd_we'.
# ** Warning: (vsim-3722) ./sim/PSEUDO_SPI_INTF_SCAN_TEST.v(109): [TFMPC] - Missing connection for port 'datain'.
# ** Warning: (vsim-3722) ./sim/PSEUDO_SPI_INTF_SCAN_TEST.v(109): [TFMPC] - Missing connection for port 'dataout'.
# 0000	11111000 	<--- Data Correct!
# 0001	10100111 	<--- Data Correct!
# 	Scan Chain Correct!
# Test Passed!
# ** Note: $stop    : ./sim/PSEUDO_SPI_INTF_SCAN_TEST.v(281)
#    Time: 1150 ns  Iteration: 0  Instance: /PSEUDO_SPI_INTF_SCAN_TEST
# Break in Module PSEUDO_SPI_INTF_SCAN_TEST at ./sim/PSEUDO_SPI_INTF_SCAN_TEST.v line 281
# END Test Case: PSEUDO_SPI_INTF_SCAN_TEST
# 
# BGN Test Case (6): PSEUDO_SPI_INTF_TEST
# vsim -lib work PSEUDO_SPI_INTF_TEST 
# Start time: 15:55:41 on Oct 26,2016
# Loading work.PSEUDO_SPI_INTF_TEST
# Loading work.PSEUDO_SPT_INTF
# Loading work.I_MEMORY_8BIT
# ** Warning: (vsim-3017) ./sim/PSEUDO_SPI_INTF_TEST.v(104): [TFMPC] - Too few port connections. Expected 6, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /PSEUDO_SPI_INTF_TEST/c_mem File: ./sim/../I_MEMORY_8bit.v
# ** Warning: (vsim-3722) ./sim/PSEUDO_SPI_INTF_TEST.v(104): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-3722) ./sim/PSEUDO_SPI_INTF_TEST.v(104): [TFMPC] - Missing connection for port 'rst_n'.
# ** Warning: (vsim-3722) ./sim/PSEUDO_SPI_INTF_TEST.v(104): [TFMPC] - Missing connection for port 'addr'.
# ** Warning: (vsim-3722) ./sim/PSEUDO_SPI_INTF_TEST.v(104): [TFMPC] - Missing connection for port 'd_we'.
# ** Warning: (vsim-3722) ./sim/PSEUDO_SPI_INTF_TEST.v(104): [TFMPC] - Missing connection for port 'datain'.
# ** Warning: (vsim-3722) ./sim/PSEUDO_SPI_INTF_TEST.v(104): [TFMPC] - Missing connection for port 'dataout'.
# 0000	10101011 	<--- Data Correct!
# 0001	00000000 	<--- Data Correct!
# 0002	00000000 	<--- Data Correct!
# 0003	00111100 	<--- Data Correct!
# 0004	00000000 	<--- Data Correct!
# 0005	00000101 	<--- Data Correct!
# 0006	00111101 	<--- Data Correct!
# 0007	10011110 	<--- Data Correct!
# 0008	11000011 	<--- Data Correct!
# 0009	11010111 	<--- Data Correct!
# 000a	01011000 	<--- Data Correct!
# 000b	01111010 	<--- Data Correct!
# 000c	00000001 	<--- Data Correct!
# 000d	11000010 	<--- Data Correct!
# Test Passed!
# ** Note: $stop    : ./sim/PSEUDO_SPI_INTF_TEST.v(245)
#    Time: 7150 ns  Iteration: 0  Instance: /PSEUDO_SPI_INTF_TEST
# Break in Module PSEUDO_SPI_INTF_TEST at ./sim/PSEUDO_SPI_INTF_TEST.v line 245
# END Test Case: PSEUDO_SPI_INTF_TEST
# 
# BGN Test Case (7): SCPU_MEM_INST_END_8BIT_TEST
# vsim -lib work SCPU_MEM_INST_END_8BIT_TEST 
# Start time: 15:55:51 on Oct 26,2016
# Loading work.SCPU_MEM_INST_END_8BIT_TEST
# Loading work.SERIAL_CPU_8BIT
# Loading work.I_MEMORY_8BIT
# ** Warning: (vsim-3017) ./sim/SCPU_MEM_INST_END_8BIT_TEST.v(47): [TFMPC] - Too few port connections. Expected 19, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /SCPU_MEM_INST_END_8BIT_TEST/uut File: SERIAL_CPU_8bit.v
# ** Warning: (vsim-3722) ./sim/SCPU_MEM_INST_END_8BIT_TEST.v(47): [TFMPC] - Missing connection for port 'io_status'.
# ** Warning: (vsim-3722) ./sim/SCPU_MEM_INST_END_8BIT_TEST.v(47): [TFMPC] - Missing connection for port 'io_control'.
# ** Warning: (vsim-3722) ./sim/SCPU_MEM_INST_END_8BIT_TEST.v(47): [TFMPC] - Missing connection for port 'io_datainA'.
# ** Warning: (vsim-3722) ./sim/SCPU_MEM_INST_END_8BIT_TEST.v(47): [TFMPC] - Missing connection for port 'io_datainB'.
# ** Warning: (vsim-3722) ./sim/SCPU_MEM_INST_END_8BIT_TEST.v(47): [TFMPC] - Missing connection for port 'io_dataoutA'.
# ** Warning: (vsim-3722) ./sim/SCPU_MEM_INST_END_8BIT_TEST.v(47): [TFMPC] - Missing connection for port 'io_dataoutB'.
# ** Warning: (vsim-3722) ./sim/SCPU_MEM_INST_END_8BIT_TEST.v(47): [TFMPC] - Missing connection for port 'io_offset'.
# 	Sum = 0x3c0a
# Test Passed!
# ** Note: $stop    : ./sim/SCPU_MEM_INST_END_8BIT_TEST.v(206)
#    Time: 25120 ns  Iteration: 0  Instance: /SCPU_MEM_INST_END_8BIT_TEST
# Break in Module SCPU_MEM_INST_END_8BIT_TEST at ./sim/SCPU_MEM_INST_END_8BIT_TEST.v line 206
# END Test Case: SCPU_MEM_INST_END_8BIT_TEST
# 
# BGN Test Case (8): SCPU_MEM_LOOP_8BIT_TEST
# vsim -lib work SCPU_MEM_LOOP_8BIT_TEST 
# Start time: 15:56:01 on Oct 26,2016
# Loading work.SCPU_MEM_LOOP_8BIT_TEST
# Loading work.SERIAL_CPU_8BIT
# Loading work.I_MEMORY_8BIT
# ** Warning: (vsim-3017) ./sim/SCPU_MEM_LOOP_8BIT_TEST.v(45): [TFMPC] - Too few port connections. Expected 19, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /SCPU_MEM_LOOP_8BIT_TEST/uut File: SERIAL_CPU_8bit.v
# ** Warning: (vsim-3722) ./sim/SCPU_MEM_LOOP_8BIT_TEST.v(45): [TFMPC] - Missing connection for port 'nxt'.
# ** Warning: (vsim-3722) ./sim/SCPU_MEM_LOOP_8BIT_TEST.v(45): [TFMPC] - Missing connection for port 'io_status'.
# ** Warning: (vsim-3722) ./sim/SCPU_MEM_LOOP_8BIT_TEST.v(45): [TFMPC] - Missing connection for port 'io_control'.
# ** Warning: (vsim-3722) ./sim/SCPU_MEM_LOOP_8BIT_TEST.v(45): [TFMPC] - Missing connection for port 'io_datainA'.
# ** Warning: (vsim-3722) ./sim/SCPU_MEM_LOOP_8BIT_TEST.v(45): [TFMPC] - Missing connection for port 'io_datainB'.
# ** Warning: (vsim-3722) ./sim/SCPU_MEM_LOOP_8BIT_TEST.v(45): [TFMPC] - Missing connection for port 'io_dataoutA'.
# ** Warning: (vsim-3722) ./sim/SCPU_MEM_LOOP_8BIT_TEST.v(45): [TFMPC] - Missing connection for port 'io_dataoutB'.
# ** Warning: (vsim-3722) ./sim/SCPU_MEM_LOOP_8BIT_TEST.v(45): [TFMPC] - Missing connection for port 'io_offset'.
# pc  :               id_ir                :reg_A :reg_B :reg_C
# 
#             : da  :  dd  : w :  gr1  :  gr2  :  gr3   :zf :nf:cf
# 	Sum =    10
# Test Passed!
# ** Note: $stop    : ./sim/SCPU_MEM_LOOP_8BIT_TEST.v(170)
#    Time: 3280 ns  Iteration: 0  Instance: /SCPU_MEM_LOOP_8BIT_TEST
# Break in Module SCPU_MEM_LOOP_8BIT_TEST at ./sim/SCPU_MEM_LOOP_8BIT_TEST.v line 170
# END Test Case: SCPU_MEM_LOOP_8BIT_TEST
# 
# BGN Test Case (9): SCPU_MEM_LOOP_TEST
# vsim -lib work SCPU_MEM_LOOP_TEST 
# Start time: 15:56:12 on Oct 26,2016
# Loading work.SCPU_MEM_LOOP_TEST
# Loading work.SERIAL_CPU
# Loading work.I_MEMORY
# Loading work.D_MEMORY
# ** Warning: (vsim-3017) ./sim/SCPU_MEM_LOOP_TEST.v(38): [TFMPC] - Too few port connections. Expected 19, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /SCPU_MEM_LOOP_TEST/uut File: ./sim/../SERIAL_CPU.v
# ** Warning: (vsim-3722) ./sim/SCPU_MEM_LOOP_TEST.v(38): [TFMPC] - Missing connection for port 'is_i_addr'.
# ** Warning: (vsim-3722) ./sim/SCPU_MEM_LOOP_TEST.v(38): [TFMPC] - Missing connection for port 'nxt'.
# ** Warning: (vsim-3722) ./sim/SCPU_MEM_LOOP_TEST.v(38): [TFMPC] - Missing connection for port 'io_status'.
# ** Warning: (vsim-3722) ./sim/SCPU_MEM_LOOP_TEST.v(38): [TFMPC] - Missing connection for port 'io_control'.
# ** Warning: (vsim-3722) ./sim/SCPU_MEM_LOOP_TEST.v(38): [TFMPC] - Missing connection for port 'io_datainA'.
# ** Warning: (vsim-3722) ./sim/SCPU_MEM_LOOP_TEST.v(38): [TFMPC] - Missing connection for port 'io_datainB'.
# ** Warning: (vsim-3722) ./sim/SCPU_MEM_LOOP_TEST.v(38): [TFMPC] - Missing connection for port 'io_dataoutA'.
# ** Warning: (vsim-3722) ./sim/SCPU_MEM_LOOP_TEST.v(38): [TFMPC] - Missing connection for port 'io_dataoutB'.
# ** Warning: (vsim-3722) ./sim/SCPU_MEM_LOOP_TEST.v(38): [TFMPC] - Missing connection for port 'io_offset'.
# pc  :               id_ir                :reg_A :reg_B :reg_C
# 
#             : da  :  dd  : w :  gr1  :  gr2  :  gr3   :zf :nf:cf
# 	Sum =    10
# Test Passed!
# ** Note: $stop    : ./sim/SCPU_MEM_LOOP_TEST.v(128)
#    Time: 3280 ns  Iteration: 0  Instance: /SCPU_MEM_LOOP_TEST
# Break in Module SCPU_MEM_LOOP_TEST at ./sim/SCPU_MEM_LOOP_TEST.v line 128
# END Test Case: SCPU_MEM_LOOP_TEST
# 
# BGN Test Case (10): SRAM_IO_CTRL_RA1SHD_SCPU_8BIT_TEST
# vsim -lib work SRAM_IO_CTRL_RA1SHD_SCPU_8BIT_TEST 
# Start time: 15:56:24 on Oct 26,2016
# Loading work.SRAM_IO_CTRL_RA1SHD_SCPU_8BIT_TEST
# Loading work.SERIAL_CPU_8BIT
# Loading work.SRAM_IO_CTRL
# Loading work.RA1SHD_IBM1024X8
# Loading work.I_MEMORY_8BIT
# ** Warning: (vsim-3017) ./sim/SRAM_IO_CTRL_RA1SHD_SCPU_8BIT_TEST.v(66): [TFMPC] - Too few port connections. Expected 19, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /SRAM_IO_CTRL_RA1SHD_SCPU_8BIT_TEST/uut File: SERIAL_CPU_8bit.v
# ** Warning: (vsim-3722) ./sim/SRAM_IO_CTRL_RA1SHD_SCPU_8BIT_TEST.v(66): [TFMPC] - Missing connection for port 'io_status'.
# ** Warning: (vsim-3722) ./sim/SRAM_IO_CTRL_RA1SHD_SCPU_8BIT_TEST.v(66): [TFMPC] - Missing connection for port 'io_control'.
# ** Warning: (vsim-3722) ./sim/SRAM_IO_CTRL_RA1SHD_SCPU_8BIT_TEST.v(66): [TFMPC] - Missing connection for port 'io_datainA'.
# ** Warning: (vsim-3722) ./sim/SRAM_IO_CTRL_RA1SHD_SCPU_8BIT_TEST.v(66): [TFMPC] - Missing connection for port 'io_datainB'.
# ** Warning: (vsim-3722) ./sim/SRAM_IO_CTRL_RA1SHD_SCPU_8BIT_TEST.v(66): [TFMPC] - Missing connection for port 'io_dataoutA'.
# ** Warning: (vsim-3722) ./sim/SRAM_IO_CTRL_RA1SHD_SCPU_8BIT_TEST.v(66): [TFMPC] - Missing connection for port 'io_dataoutB'.
# ** Warning: (vsim-3722) ./sim/SRAM_IO_CTRL_RA1SHD_SCPU_8BIT_TEST.v(66): [TFMPC] - Missing connection for port 'io_offset'.
# ** Warning: (vsim-3017) ./sim/SRAM_IO_CTRL_RA1SHD_SCPU_8BIT_TEST.v(109): [TFMPC] - Too few port connections. Expected 6, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /SRAM_IO_CTRL_RA1SHD_SCPU_8BIT_TEST/i_mem File: ./sim/../I_MEMORY_8bit.v
# ** Warning: (vsim-3722) ./sim/SRAM_IO_CTRL_RA1SHD_SCPU_8BIT_TEST.v(109): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-3722) ./sim/SRAM_IO_CTRL_RA1SHD_SCPU_8BIT_TEST.v(109): [TFMPC] - Missing connection for port 'rst_n'.
# ** Warning: (vsim-3722) ./sim/SRAM_IO_CTRL_RA1SHD_SCPU_8BIT_TEST.v(109): [TFMPC] - Missing connection for port 'addr'.
# ** Warning: (vsim-3722) ./sim/SRAM_IO_CTRL_RA1SHD_SCPU_8BIT_TEST.v(109): [TFMPC] - Missing connection for port 'd_we'.
# ** Warning: (vsim-3722) ./sim/SRAM_IO_CTRL_RA1SHD_SCPU_8BIT_TEST.v(109): [TFMPC] - Missing connection for port 'datain'.
# ** Warning: (vsim-3722) ./sim/SRAM_IO_CTRL_RA1SHD_SCPU_8BIT_TEST.v(109): [TFMPC] - Missing connection for port 'dataout'.
# 0020	10111011 00000100 	<--- Inst Correct!
# 0022	10111001 00000000 	<--- Inst Correct!
# 0024	01000001 00010011 	<--- Inst Correct!
# 0026	01011011 00000001 	<--- Inst Correct!
# 0028	11011000 00010010 	<--- Inst Correct!
# 002a	00011001 00000011 	<--- Inst Correct!
# 002c	10000001 11110000 	<--- Inst Correct!
# 002e	00101100 00000001 	<--- Inst Correct!
# 0030	00101100 00000100 	<--- Inst Correct!
# 0032	00001000 00000000 	<--- Inst Correct!
# 0006	00000000 00001010 
# Test Passed!
# ** Note: $stop    : ./sim/SRAM_IO_CTRL_RA1SHD_SCPU_8BIT_TEST.v(517)
#    Time: 18660 ns  Iteration: 0  Instance: /SRAM_IO_CTRL_RA1SHD_SCPU_8BIT_TEST
# Break in Module SRAM_IO_CTRL_RA1SHD_SCPU_8BIT_TEST at ./sim/SRAM_IO_CTRL_RA1SHD_SCPU_8BIT_TEST.v line 517
# END Test Case: SRAM_IO_CTRL_RA1SHD_SCPU_8BIT_TEST
# 
# BGN Test Case (11): SRAM_IO_CTRL_RA1SHD_TEST
# vsim -lib work SRAM_IO_CTRL_RA1SHD_TEST 
# Start time: 15:56:38 on Oct 26,2016
# Loading work.SRAM_IO_CTRL_RA1SHD_TEST
# Loading work.SRAM_IO_CTRL
# Loading work.RA1SHD_IBM1024X8
# Loading work.I_MEMORY_8BIT
# ** Warning: (vsim-3017) ./sim/SRAM_IO_CTRL_RA1SHD_TEST.v(82): [TFMPC] - Too few port connections. Expected 6, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /SRAM_IO_CTRL_RA1SHD_TEST/i_mem File: ./sim/../I_MEMORY_8bit.v
# ** Warning: (vsim-3722) ./sim/SRAM_IO_CTRL_RA1SHD_TEST.v(82): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-3722) ./sim/SRAM_IO_CTRL_RA1SHD_TEST.v(82): [TFMPC] - Missing connection for port 'rst_n'.
# ** Warning: (vsim-3722) ./sim/SRAM_IO_CTRL_RA1SHD_TEST.v(82): [TFMPC] - Missing connection for port 'addr'.
# ** Warning: (vsim-3722) ./sim/SRAM_IO_CTRL_RA1SHD_TEST.v(82): [TFMPC] - Missing connection for port 'd_we'.
# ** Warning: (vsim-3722) ./sim/SRAM_IO_CTRL_RA1SHD_TEST.v(82): [TFMPC] - Missing connection for port 'datain'.
# ** Warning: (vsim-3722) ./sim/SRAM_IO_CTRL_RA1SHD_TEST.v(82): [TFMPC] - Missing connection for port 'dataout'.
# 0020	10111011 00000100 
# 0022	10111001 00000000 
# 0024	01000001 00010011 
# 0026	01011011 00000001 
# 0028	11011000 00010010 
# 002a	00011001 00000010 
# 002c	00001000 00000000 
# Test Passed!
# ** Note: $stop    : ./sim/SRAM_IO_CTRL_RA1SHD_TEST.v(347)
#    Time: 12860 ns  Iteration: 0  Instance: /SRAM_IO_CTRL_RA1SHD_TEST
# Break in Module SRAM_IO_CTRL_RA1SHD_TEST at ./sim/SRAM_IO_CTRL_RA1SHD_TEST.v line 347
# END Test Case: SRAM_IO_CTRL_RA1SHD_TEST
# 
# BGN Test Case (12): SRAM_IO_CTRL_LOGIC_TEST
# vsim -lib work SRAM_IO_CTRL_LOGIC_TEST 
# Start time: 15:56:52 on Oct 26,2016
# Loading work.SRAM_IO_CTRL_LOGIC_TEST
# Loading work.SRAM_IO_CTRL
# Loading work.SRAM_IO_CTRL_LOGIC
# Loading work.I_MEMORY_8BIT
# ** Warning: (vsim-3017) ./sim/SRAM_IO_CTRL_LOGIC_TEST.v(147): [TFMPC] - Too few port connections. Expected 6, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /SRAM_IO_CTRL_LOGIC_TEST/i_mem File: ./sim/../I_MEMORY_8bit.v
# ** Warning: (vsim-3722) ./sim/SRAM_IO_CTRL_LOGIC_TEST.v(147): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-3722) ./sim/SRAM_IO_CTRL_LOGIC_TEST.v(147): [TFMPC] - Missing connection for port 'rst_n'.
# ** Warning: (vsim-3722) ./sim/SRAM_IO_CTRL_LOGIC_TEST.v(147): [TFMPC] - Missing connection for port 'addr'.
# ** Warning: (vsim-3722) ./sim/SRAM_IO_CTRL_LOGIC_TEST.v(147): [TFMPC] - Missing connection for port 'd_we'.
# ** Warning: (vsim-3722) ./sim/SRAM_IO_CTRL_LOGIC_TEST.v(147): [TFMPC] - Missing connection for port 'datain'.
# ** Warning: (vsim-3722) ./sim/SRAM_IO_CTRL_LOGIC_TEST.v(147): [TFMPC] - Missing connection for port 'dataout'.
# 0020	10111011 00000100 
# 0022	10111001 00000000 
# 0024	01000001 00010011 
# 0026	01011011 00000001 
# 0028	11011000 00010010 
# 002a	00011001 00000010 
# 002c	00001000 00000000 
# Test Passed!
# ** Note: $stop    : ./sim/SRAM_IO_CTRL_LOGIC_TEST.v(519)
#    Time: 17950 ns  Iteration: 0  Instance: /SRAM_IO_CTRL_LOGIC_TEST
# Break in Module SRAM_IO_CTRL_LOGIC_TEST at ./sim/SRAM_IO_CTRL_LOGIC_TEST.v line 519
# END Test Case: SRAM_IO_CTRL_LOGIC_TEST
# 
# BGN Test Case (13): SRAM_IO_CTRL_TEST
# vsim -lib work SRAM_IO_CTRL_TEST 
# Start time: 15:57:07 on Oct 26,2016
# Loading work.SRAM_IO_CTRL_TEST
# Loading work.SRAM_IO_CTRL
# Loading work.I_MEMORY_8BIT
# ** Warning: (vsim-3017) ./sim/SRAM_IO_CTRL_TEST.v(79): [TFMPC] - Too few port connections. Expected 6, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /SRAM_IO_CTRL_TEST/i_mem File: ./sim/../I_MEMORY_8bit.v
# ** Warning: (vsim-3722) ./sim/SRAM_IO_CTRL_TEST.v(79): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-3722) ./sim/SRAM_IO_CTRL_TEST.v(79): [TFMPC] - Missing connection for port 'rst_n'.
# ** Warning: (vsim-3722) ./sim/SRAM_IO_CTRL_TEST.v(79): [TFMPC] - Missing connection for port 'addr'.
# ** Warning: (vsim-3722) ./sim/SRAM_IO_CTRL_TEST.v(79): [TFMPC] - Missing connection for port 'd_we'.
# ** Warning: (vsim-3722) ./sim/SRAM_IO_CTRL_TEST.v(79): [TFMPC] - Missing connection for port 'datain'.
# ** Warning: (vsim-3722) ./sim/SRAM_IO_CTRL_TEST.v(79): [TFMPC] - Missing connection for port 'dataout'.
# 0020	10111011 00000100 
# 0022	10111001 00000000 
# 0024	01000001 00010011 
# 0026	01011011 00000001 
# 0028	11011000 00010010 
# 002a	00011001 00000010 
# 002c	00001000 00000000 
# Test Passed!
# ** Note: $stop    : ./sim/SRAM_IO_CTRL_TEST.v(357)
#    Time: 13590 ns  Iteration: 0  Instance: /SRAM_IO_CTRL_TEST
# Break in Module SRAM_IO_CTRL_TEST at ./sim/SRAM_IO_CTRL_TEST.v line 357
# END Test Case: SRAM_IO_CTRL_TEST
# 
# BGN Test Case (14): SCPU_SRAM_8BIT_ALU_SPI_TOP_TEST
# vsim -lib work SCPU_SRAM_8BIT_ALU_SPI_TOP_TEST 
# Start time: 15:57:27 on Oct 26,2016
# Loading work.SCPU_SRAM_8BIT_ALU_SPI_TOP_TEST
# Loading work.SCPU_SRAM_8BIT_ALU_SPI_TOP
# Loading work.SCPU_8BIT_ALU_CTRL_SPI
# Loading work.SERIAL_CPU_8BIT
# Loading work.SRAM_IO_CTRL
# Loading work.SHARE_SUPERALU
# Loading work.PSEUDO_SPT_INTF
# Loading work.RA1SHD_IBM1024X8
# Loading work.PIC
# Loading work.POC8B
# Loading work.I_MEMORY_8BIT
# ** Warning: (vsim-3017) ./sim/SCPU_SRAM_8BIT_ALU_SPI_TOP_TEST.v(85): [TFMPC] - Too few port connections. Expected 6, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /SCPU_SRAM_8BIT_ALU_SPI_TOP_TEST/i_mem File: ./sim/../I_MEMORY_8bit.v
# ** Warning: (vsim-3722) ./sim/SCPU_SRAM_8BIT_ALU_SPI_TOP_TEST.v(85): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-3722) ./sim/SCPU_SRAM_8BIT_ALU_SPI_TOP_TEST.v(85): [TFMPC] - Missing connection for port 'rst_n'.
# ** Warning: (vsim-3722) ./sim/SCPU_SRAM_8BIT_ALU_SPI_TOP_TEST.v(85): [TFMPC] - Missing connection for port 'addr'.
# ** Warning: (vsim-3722) ./sim/SCPU_SRAM_8BIT_ALU_SPI_TOP_TEST.v(85): [TFMPC] - Missing connection for port 'd_we'.
# ** Warning: (vsim-3722) ./sim/SCPU_SRAM_8BIT_ALU_SPI_TOP_TEST.v(85): [TFMPC] - Missing connection for port 'datain'.
# ** Warning: (vsim-3722) ./sim/SCPU_SRAM_8BIT_ALU_SPI_TOP_TEST.v(85): [TFMPC] - Missing connection for port 'dataout'.
# 0020	10111011 00000100 	<--- Inst Correct!
# 0022	10111001 00000000 	<--- Inst Correct!
# 0024	01000001 00010011 	<--- Inst Correct!
# 0026	01011011 00000001 	<--- Inst Correct!
# 0028	11011000 00010010 	<--- Inst Correct!
# 002a	00011001 00000010 	<--- Inst Correct!
# 002c	00001000 00000000 	<--- Inst Correct!
# 0004	00000000 00001010 
# Test Passed!
# ** Note: $stop    : ./sim/SCPU_SRAM_8BIT_ALU_SPI_TOP_TEST.v(467)
#    Time: 14240 ns  Iteration: 0  Instance: /SCPU_SRAM_8BIT_ALU_SPI_TOP_TEST
# Break in Module SCPU_SRAM_8BIT_ALU_SPI_TOP_TEST at ./sim/SCPU_SRAM_8BIT_ALU_SPI_TOP_TEST.v line 467
# END Test Case: SCPU_SRAM_8BIT_ALU_SPI_TOP_TEST
# 
# BGN Test Case (15): SYS_SHARE_SUPERALU_CORDIC_TEST
# vsim -lib work SYS_SHARE_SUPERALU_CORDIC_TEST 
# Start time: 15:57:48 on Oct 26,2016
# Loading work.SYS_SHARE_SUPERALU_CORDIC_TEST
# Loading work.SCPU_SRAM_8BIT_ALU_SPI_TOP
# Loading work.SCPU_8BIT_ALU_CTRL_SPI
# Loading work.SERIAL_CPU_8BIT
# Loading work.SRAM_IO_CTRL
# Loading work.SHARE_SUPERALU
# Loading work.PSEUDO_SPT_INTF
# Loading work.RA1SHD_IBM1024X8
# Loading work.PIC
# Loading work.POC8B
# Loading work.I_MEMORY_8BIT
# ** Warning: (vsim-3017) ./sim/SYS_SHARE_SUPERALU_CORDIC_TEST.v(85): [TFMPC] - Too few port connections. Expected 6, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_SHARE_SUPERALU_CORDIC_TEST/i_mem File: ./sim/../I_MEMORY_8bit.v
# ** Warning: (vsim-3722) ./sim/SYS_SHARE_SUPERALU_CORDIC_TEST.v(85): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-3722) ./sim/SYS_SHARE_SUPERALU_CORDIC_TEST.v(85): [TFMPC] - Missing connection for port 'rst_n'.
# ** Warning: (vsim-3722) ./sim/SYS_SHARE_SUPERALU_CORDIC_TEST.v(85): [TFMPC] - Missing connection for port 'addr'.
# ** Warning: (vsim-3722) ./sim/SYS_SHARE_SUPERALU_CORDIC_TEST.v(85): [TFMPC] - Missing connection for port 'd_we'.
# ** Warning: (vsim-3722) ./sim/SYS_SHARE_SUPERALU_CORDIC_TEST.v(85): [TFMPC] - Missing connection for port 'datain'.
# ** Warning: (vsim-3722) ./sim/SYS_SHARE_SUPERALU_CORDIC_TEST.v(85): [TFMPC] - Missing connection for port 'dataout'.
# 0004	00000000 01011000 	<--- Fout Correct!
# 0006	00000001 01110001 	<--- Pout Correct!
# Test Passed!
# ** Note: $stop    : ./sim/SYS_SHARE_SUPERALU_CORDIC_TEST.v(395)
#    Time: 13130 ns  Iteration: 0  Instance: /SYS_SHARE_SUPERALU_CORDIC_TEST
# Break in Module SYS_SHARE_SUPERALU_CORDIC_TEST at ./sim/SYS_SHARE_SUPERALU_CORDIC_TEST.v line 395
# END Test Case: SYS_SHARE_SUPERALU_CORDIC_TEST
# 
# BGN Test Case (16): SYS_SHARE_SUPERALU_MULT_TEST
# vsim -lib work SYS_SHARE_SUPERALU_MULT_TEST 
# Start time: 15:58:08 on Oct 26,2016
# Loading work.SYS_SHARE_SUPERALU_MULT_TEST
# Loading work.SCPU_SRAM_8BIT_ALU_SPI_TOP
# Loading work.SCPU_8BIT_ALU_CTRL_SPI
# Loading work.SERIAL_CPU_8BIT
# Loading work.SRAM_IO_CTRL
# Loading work.SHARE_SUPERALU
# Loading work.PSEUDO_SPT_INTF
# Loading work.RA1SHD_IBM1024X8
# Loading work.PIC
# Loading work.POC8B
# Loading work.SRAM_IO_CTRL_LOGIC
# Loading work.I_MEMORY_8BIT
# ** Warning: (vsim-3017) ./sim/SYS_SHARE_SUPERALU_MULT_TEST.v(146): [TFMPC] - Too few port connections. Expected 6, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_SHARE_SUPERALU_MULT_TEST/i_mem File: ./sim/../I_MEMORY_8bit.v
# ** Warning: (vsim-3722) ./sim/SYS_SHARE_SUPERALU_MULT_TEST.v(146): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-3722) ./sim/SYS_SHARE_SUPERALU_MULT_TEST.v(146): [TFMPC] - Missing connection for port 'rst_n'.
# ** Warning: (vsim-3722) ./sim/SYS_SHARE_SUPERALU_MULT_TEST.v(146): [TFMPC] - Missing connection for port 'addr'.
# ** Warning: (vsim-3722) ./sim/SYS_SHARE_SUPERALU_MULT_TEST.v(146): [TFMPC] - Missing connection for port 'd_we'.
# ** Warning: (vsim-3722) ./sim/SYS_SHARE_SUPERALU_MULT_TEST.v(146): [TFMPC] - Missing connection for port 'datain'.
# ** Warning: (vsim-3722) ./sim/SYS_SHARE_SUPERALU_MULT_TEST.v(146): [TFMPC] - Missing connection for port 'dataout'.
# 0004	00000001 01010100 	<--- Multiplication Correct!
# Test Passed!
# ** Note: $stop    : ./sim/SYS_SHARE_SUPERALU_MULT_TEST.v(541)
#    Time: 11830 ns  Iteration: 0  Instance: /SYS_SHARE_SUPERALU_MULT_TEST
# Break in Module SYS_SHARE_SUPERALU_MULT_TEST at ./sim/SYS_SHARE_SUPERALU_MULT_TEST.v line 541
# END Test Case: SYS_SHARE_SUPERALU_MULT_TEST
# 
# BGN Test Case (17): SYS_PSEUDO_SPI_INTF_SCAN_TEST
# vsim -lib work SYS_PSEUDO_SPI_INTF_SCAN_TEST 
# Start time: 15:58:31 on Oct 26,2016
# Loading work.SYS_PSEUDO_SPI_INTF_SCAN_TEST
# Loading work.SCPU_SRAM_8BIT_ALU_SPI_TOP
# Loading work.SCPU_8BIT_ALU_CTRL_SPI
# Loading work.SERIAL_CPU_8BIT
# Loading work.SRAM_IO_CTRL
# Loading work.SHARE_SUPERALU
# Loading work.PSEUDO_SPT_INTF
# Loading work.RA1SHD_IBM1024X8
# Loading work.PIC
# Loading work.POC8B
# Loading work.SRAM_IO_CTRL_LOGIC
# Loading work.I_MEMORY_8BIT
# Loading work.SC_CELL_V3
# ** Warning: (vsim-3017) ./sim/SYS_PSEUDO_SPI_INTF_SCAN_TEST.v(150): [TFMPC] - Too few port connections. Expected 6, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_TEST/i_mem File: ./sim/../I_MEMORY_8bit.v
# ** Warning: (vsim-3722) ./sim/SYS_PSEUDO_SPI_INTF_SCAN_TEST.v(150): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-3722) ./sim/SYS_PSEUDO_SPI_INTF_SCAN_TEST.v(150): [TFMPC] - Missing connection for port 'rst_n'.
# ** Warning: (vsim-3722) ./sim/SYS_PSEUDO_SPI_INTF_SCAN_TEST.v(150): [TFMPC] - Missing connection for port 'addr'.
# ** Warning: (vsim-3722) ./sim/SYS_PSEUDO_SPI_INTF_SCAN_TEST.v(150): [TFMPC] - Missing connection for port 'd_we'.
# ** Warning: (vsim-3722) ./sim/SYS_PSEUDO_SPI_INTF_SCAN_TEST.v(150): [TFMPC] - Missing connection for port 'datain'.
# ** Warning: (vsim-3722) ./sim/SYS_PSEUDO_SPI_INTF_SCAN_TEST.v(150): [TFMPC] - Missing connection for port 'dataout'.
# 0004	00001010 10100000 	<--- (Multiplication << 3) Correct!
# Test Passed!
# ** Note: $stop    : ./sim/SYS_PSEUDO_SPI_INTF_SCAN_TEST.v(613)
#    Time: 17970 ns  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_TEST
# Break in Module SYS_PSEUDO_SPI_INTF_SCAN_TEST at ./sim/SYS_PSEUDO_SPI_INTF_SCAN_TEST.v line 613
# END Test Case: SYS_PSEUDO_SPI_INTF_SCAN_TEST
# 
# BGN Test Case (18): SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST
# vsim -lib work SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST 
# Start time: 15:58:54 on Oct 26,2016
# Loading work.SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST
# Loading work.SCPU_SRAM_8BIT_ALU_SPI_TOP_VG
# Loading work.RA1SHD_IBM512X8
# Loading work.PIC
# Loading work.POC8B
# Loading work.SHARE_SUPERALU_VG
# Loading work.XOR2X1TF
# Loading work.CMPR32X2TF
# Loading work.ADDHXLTF
# Loading work.DFFSX2TF
# Loading work.DFFRX2TF
# Loading work.ADDHX1TF
# Loading work.DFFRX1TF
# Loading work.NAND2X1TF
# Loading work.NOR2X1TF
# Loading work.XNOR2X1TF
# Loading work.AOI22X1TF
# Loading work.OAI21X1TF
# Loading work.OAI31X1TF
# Loading work.AOI211X1TF
# Loading work.AOI32X1TF
# Loading work.NAND4BX1TF
# Loading work.OAI211X1TF
# Loading work.AND2X1TF
# Loading work.OAI222X1TF
# Loading work.NOR3X1TF
# Loading work.AOI211XLTF
# Loading work.OAI22X1TF
# Loading work.NOR4XLTF
# Loading work.MXI2X1TF
# Loading work.AOI21XLTF
# Loading work.NAND3X1TF
# Loading work.AO21X1TF
# Loading work.NAND3BX1TF
# Loading work.AOI32XLTF
# Loading work.CLKINVX1TF
# Loading work.AOI31X1TF
# Loading work.AOI21X1TF
# Loading work.OA22X1TF
# Loading work.AOI2BB2X1TF
# Loading work.AOI222XLTF
# Loading work.NAND4X1TF
# Loading work.INVX2TF
# Loading work.NAND2X2TF
# Loading work.AOI22X2TF
# Loading work.NOR3BX2TF
# Loading work.OA21XLTF
# Loading work.NAND2XLTF
# Loading work.AOI2BB1X1TF
# Loading work.CLKBUFX2TF
# Loading work.AND2X2TF
# Loading work.AND2XLTF
# Loading work.INVX1TF
# Loading work.OAI21XLTF
# Loading work.AOI211X2TF
# Loading work.NAND3XLTF
# Loading work.OAI31XLTF
# Loading work.OR2X2TF
# Loading work.OAI2BB2XLTF
# Loading work.NAND4XLTF
# Loading work.NAND3BXLTF
# Loading work.OAI211XLTF
# Loading work.CLKAND2X2TF
# Loading work.NAND2BXLTF
# Loading work.OR3X1TF
# Loading work.AOI222X4TF
# Loading work.NOR2X2TF
# Loading work.NOR3X2TF
# Loading work.AOI21X2TF
# Loading work.OAI32XLTF
# Loading work.INVXLTF
# Loading work.NOR3XLTF
# Loading work.NOR3BX4TF
# Loading work.OAI21X2TF
# Loading work.NOR2X4TF
# Loading work.AOI22XLTF
# Loading work.NOR4X2TF
# Loading work.NOR2BX2TF
# Loading work.XNOR2X2TF
# Loading work.NOR3BX1TF
# Loading work.AO22X1TF
# Loading work.OAI32X1TF
# Loading work.AOI211X4TF
# Loading work.AOI221X1TF
# Loading work.OAI2BB1X1TF
# Loading work.NOR2BX1TF
# Loading work.OAI221XLTF
# Loading work.NAND2BX1TF
# Loading work.SERIAL_CPU_8BIT_VG
# Loading work.DFFRX4TF
# Loading work.CLKINVX6TF
# Loading work.TLATXLTF
# Loading work.DFFNSRX1TF
# Loading work.DFFNSRXLTF
# Loading work.DFFNSRX2TF
# Loading work.AND4X1TF
# Loading work.OAI22XLTF
# Loading work.CLKINVX4TF
# Loading work.CLKINVX2TF
# Loading work.ADDFHX2TF
# Loading work.INVX4TF
# Loading work.CMPR22X2TF
# Loading work.XOR2X2TF
# Loading work.NAND4X2TF
# Loading work.OR2X1TF
# Loading work.OAI22X2TF
# Loading work.NOR3X4TF
# Loading work.OAI31X4TF
# Loading work.OAI211X4TF
# Loading work.AOI2BB2X2TF
# Loading work.OAI2BB1X4TF
# Loading work.CLKXOR2X2TF
# Loading work.AOI21X4TF
# Loading work.OAI2BB2X1TF
# Loading work.NAND3X2TF
# Loading work.AOI31X4TF
# Loading work.NOR4BX1TF
# Loading work.NOR4X1TF
# Loading work.NOR4BBX1TF
# Loading work.NAND2BX2TF
# Loading work.NAND4BBX1TF
# Loading work.DFFTRX1TF
# Loading work.EDFFX1TF
# Loading work.DFFSRX2TF
# Loading work.DFFQX1TF
# Loading work.DFFXLTF
# Loading work.DFFNSRX4TF
# Loading work.EDFFTRXLTF
# Loading work.NAND4BX2TF
# Loading work.AND3X2TF
# Loading work.SRAM_IO_CTRL_LOGIC
# Loading work.I_MEMORY_8BIT
# Loading work.SC_CELL_V3
# Loading work.udp_dff
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(256): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/ALU_01 /\rsht_bits_reg[2]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(256): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(257): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/ALU_01 /\ztemp_reg[0]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(257): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(258): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/ALU_01 /\wtemp_reg[6]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(258): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(259): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/ALU_01 /\ztemp_reg[6]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(259): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(260): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/ALU_01 /\ztemp_reg[4]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(260): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(261): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/ALU_01 /\ztemp_reg[2]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(261): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(262): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/ALU_01 /\ztemp_reg[1]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(262): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(263): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/ALU_01 /\ztemp_reg[5]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(263): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(264): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/ALU_01 /\ztemp_reg[3]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(264): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(265): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/ALU_01 /\ztemp_reg[7]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(265): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(266): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/ALU_01 /\ztemp_reg[8]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(266): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(267): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/ALU_01 /\ztemp_reg[9]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(267): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(268): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/ALU_01 /\wtemp_reg[5]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(268): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(269): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/ALU_01 /\wtemp_reg[7]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(269): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(270): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/ALU_01 /\ztemp_reg[10]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(270): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(271): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/ALU_01 /\ztemp_reg[11]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(271): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(272): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/ALU_01 /\ztemp_reg[12]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(272): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(339): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/ALU_01 /\index_reg[2]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(339): [TFMPC] - Missing connection for port 'QN'.
# Loading work.udp_mux2
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1696): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /cf_buf_reg File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1696): [TFMPC] - Missing connection for port 'QN'.
# Loading work.udp_tlat
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1697): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\nxt_reg[0]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1697): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1698): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\nxt_reg[1]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1698): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1699): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\pc_reg[5]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1699): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1700): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\pc_reg[7]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1700): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1701): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\pc_reg[3]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1701): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1702): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\reg_C_reg[15]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1702): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1752): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\reg_C_reg[13]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1752): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1754): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\reg_C_reg[14]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1754): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1756): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /dw_reg File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1756): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1757): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\reg_C_reg[12]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1757): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1759): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\reg_C_reg[11]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1759): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1761): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\reg_C_reg[9]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1761): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1763): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\reg_C_reg[8]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1763): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1765): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\reg_C_reg[10]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1765): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1769): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\smdr_reg[8]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1769): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1770): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\smdr_reg[6]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1770): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1771): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\smdr_reg[4]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1771): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1772): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\smdr_reg[3]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1772): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1773): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\smdr_reg[1]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1773): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1774): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\smdr_reg[0]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1774): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1775): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\smdr_reg[5]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1775): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1776): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\smdr_reg[15]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1776): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1777): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\smdr_reg[14]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1777): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1778): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\smdr_reg[13]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1778): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1779): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\smdr_reg[12]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1779): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1780): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\smdr_reg[11]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1780): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1781): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\smdr_reg[10]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1781): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1782): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\smdr_reg[9]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1782): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1783): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\smdr_reg[7]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1783): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1784): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\smdr_reg[2]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1784): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1785): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /nf_reg File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1785): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1786): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\id_ir_reg[7]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1786): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1787): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\id_ir_reg[3]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1787): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1788): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\id_ir_reg[6]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1788): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1789): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\id_ir_reg[5]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1789): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1790): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\gr_reg[0][15]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1790): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1791): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\gr_reg[0][14]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1791): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1792): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\gr_reg[0][13]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1792): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1793): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\gr_reg[4][15]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1793): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1794): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\gr_reg[4][14]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1794): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1795): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\gr_reg[4][13]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1795): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1796): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\gr_reg[2][15]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1796): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1797): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\gr_reg[2][14]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1797): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1798): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\gr_reg[2][13]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1798): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1799): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\gr_reg[1][15]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1799): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1800): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\gr_reg[1][14]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1800): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1801): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\gr_reg[1][13]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1801): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1802): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\gr_reg[0][12]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1802): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1803): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\gr_reg[0][11]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1803): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1804): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\gr_reg[0][10]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1804): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1805): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\gr_reg[0][9]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1805): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1806): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\gr_reg[0][8]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1806): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1807): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\gr_reg[0][4]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1807): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1808): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\gr_reg[0][3]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1808): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1809): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\gr_reg[0][2]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1809): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1810): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\gr_reg[0][1]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1810): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1811): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\gr_reg[0][0]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1811): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1812): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\gr_reg[4][12]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1812): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1813): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\gr_reg[4][11]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1813): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1814): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\gr_reg[4][10]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1814): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1815): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\gr_reg[0][7]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1815): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1816): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\gr_reg[0][6]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1816): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1817): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\gr_reg[0][5]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1817): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1818): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\gr_reg[1][12]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1818): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1819): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\gr_reg[1][11]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1819): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1820): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\gr_reg[1][10]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1820): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1821): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\gr_reg[1][9]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1821): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1822): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\gr_reg[1][8]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1822): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1823): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\gr_reg[1][7]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1823): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1824): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /cf_reg File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(1824): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(2005): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\reg_C_reg[2]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(2005): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(2007): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\reg_C_reg[4]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(2007): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(2009): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\reg_C_reg[6]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(2009): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(2011): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\reg_C_reg[5]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(2011): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(2013): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\reg_C_reg[1]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(2013): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(2015): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\reg_C_reg[3]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(2015): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(2017): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\reg_C_reg[0]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(2017): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(2019): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\reg_C_reg[7]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(2019): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3328): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/cct/cnt_bit_load_reg[7]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3328): [TFMPC] - Missing connection for port 'QN'.
# Loading work.udp_edfft
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3334): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/cct/cnt_bit_load_reg[3]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3334): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3337): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/cct/cnt_bit_load_reg[2]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3337): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3340): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/cct/cnt_bit_load_reg[1]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3340): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3343): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/cct/cnt_bit_load_reg[6]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3343): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3346): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/cct/reg_bits_reg[16]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3346): [TFMPC] - Missing connection for port 'QN'.
# Loading work.udp_edff
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3348): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/cct/reg_bits_reg[15]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3348): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3351): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/cct/reg_bits_reg[14]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3351): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3354): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/cct/reg_bits_reg[13]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3354): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3357): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/cct/reg_bits_reg[12]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3357): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3360): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/cct/reg_bits_reg[11]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3360): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3363): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/cct/reg_bits_reg[10]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3363): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3366): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/cct/reg_bits_reg[9]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3366): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3369): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/cct/reg_bits_reg[8]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3369): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3372): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/put/cnt_addr_len_reg[2]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3372): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3414): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/cct/is_shift_reg  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3414): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3426): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/put/cnt_addr_len_reg[0]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3426): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3429): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/cct/D_WE_reg  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3429): [TFMPC] - Missing connection for port 'Q'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3437): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/cct/CEN_reg  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3437): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3439): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/put/is_addr_len_nz_reg  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3439): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3440): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/put/sram_addr_reg[8]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3440): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3444): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/put/cnt_state_reg[2]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3444): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3446): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/put/cnt_bit_sent_reg[1]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3446): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3448): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/put/cnt_bit_sent_reg[2]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3448): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3466): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/put/sram_addr_reg[1]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3466): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3468): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/put/sram_addr_reg[3]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3468): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3470): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/put/sram_addr_reg[2]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3470): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3472): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/put/sram_addr_reg[4]  File: ./sim/../ibm13rfrvt_neg.v
# ** Warning: (vsim-3722) ./sim/../SCPU_SRAM_8BIT_ALU_SPI_TOP_VG.v(3472): [TFMPC] - Missing connection for port 'QN'.
# ** Warning: (vsim-3017) ./sim/SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST.v(154): [TFMPC] - Too few port connections. Expected 6, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/i_mem File: ./sim/../I_MEMORY_8bit.v
# ** Warning: (vsim-3722) ./sim/SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST.v(154): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-3722) ./sim/SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST.v(154): [TFMPC] - Missing connection for port 'rst_n'.
# ** Warning: (vsim-3722) ./sim/SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST.v(154): [TFMPC] - Missing connection for port 'addr'.
# ** Warning: (vsim-3722) ./sim/SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST.v(154): [TFMPC] - Missing connection for port 'd_we'.
# ** Warning: (vsim-3722) ./sim/SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST.v(154): [TFMPC] - Missing connection for port 'datain'.
# ** Warning: (vsim-3722) ./sim/SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST.v(154): [TFMPC] - Missing connection for port 'dataout'.
# ** Error: ./sim/../ibm13rfrvt_neg.v(34697): $hold( negedge G &&& (SandR == 1):4 ns, negedge D:4 ns, 500 ps );
#    Time: 4 ns  Iteration: 1  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\nxt_reg[0] 
# ** Error: ./sim/../ibm13rfrvt_neg.v(34697): $hold( negedge G &&& (SandR == 1):4 ns, negedge D:4 ns, 500 ps );
#    Time: 4 ns  Iteration: 1  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /\nxt_reg[1] 
# ** Error: ./sim/../ibm13rfrvt_neg.v(34697): $hold( negedge G &&& (SandR == 1):8 ns, negedge D:8 ns, 500 ps );
#    Time: 8 ns  Iteration: 1  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST/scpu_sram_alu/\scpu_ctrl_spi/uut /cf_buf_reg
# 0004	00001010 10100000 	<--- (Multiplication << 3) Correct!
# Test Passed!
# ** Note: $stop    : ./sim/SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST.v(617)
#    Time: 35220 ns  Iteration: 0  Instance: /SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST
# Break in Module SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST at ./sim/SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST.v line 617
# END Test Case: SYS_PSEUDO_SPI_INTF_SCAN_VG_TEST
# 
# 
# All 18 Test Cases Finished
# file12d24aa8
# 0
# Success: 18, Errors: 0
