Analysis & Synthesis report for WRAPPER_EXAM_III
Thu Dec 10 23:14:08 2015
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |WRAPPER_EXAM_III|S
 10. State Machine - |WRAPPER_EXAM_III|debounce_DE2_SW:deb|debouncer:sw16|S
 11. State Machine - |WRAPPER_EXAM_III|debounce_DE2_SW:deb|debouncer:sw15|S
 12. State Machine - |WRAPPER_EXAM_III|debounce_DE2_SW:deb|debouncer:sw14|S
 13. State Machine - |WRAPPER_EXAM_III|debounce_DE2_SW:deb|debouncer:sw13|S
 14. State Machine - |WRAPPER_EXAM_III|debounce_DE2_SW:deb|debouncer:sw12|S
 15. State Machine - |WRAPPER_EXAM_III|debounce_DE2_SW:deb|debouncer:sw11|S
 16. State Machine - |WRAPPER_EXAM_III|debounce_DE2_SW:deb|debouncer:sw10|S
 17. State Machine - |WRAPPER_EXAM_III|debounce_DE2_SW:deb|debouncer:sw9|S
 18. State Machine - |WRAPPER_EXAM_III|debounce_DE2_SW:deb|debouncer:sw8|S
 19. State Machine - |WRAPPER_EXAM_III|debounce_DE2_SW:deb|debouncer:sw7|S
 20. State Machine - |WRAPPER_EXAM_III|debounce_DE2_SW:deb|debouncer:sw6|S
 21. State Machine - |WRAPPER_EXAM_III|debounce_DE2_SW:deb|debouncer:sw5|S
 22. State Machine - |WRAPPER_EXAM_III|debounce_DE2_SW:deb|debouncer:sw4|S
 23. State Machine - |WRAPPER_EXAM_III|debounce_DE2_SW:deb|debouncer:sw3|S
 24. State Machine - |WRAPPER_EXAM_III|debounce_DE2_SW:deb|debouncer:sw2|S
 25. State Machine - |WRAPPER_EXAM_III|debounce_DE2_SW:deb|debouncer:sw1|S
 26. State Machine - |WRAPPER_EXAM_III|debounce_DE2_SW:deb|debouncer:sw0|S
 27. State Machine - |WRAPPER_EXAM_III|your_exam_module:instantiated|S
 28. User-Specified and Inferred Latches
 29. Registers Removed During Synthesis
 30. Removed Registers Triggering Further Register Optimizations
 31. General Register Statistics
 32. Inverted Register Statistics
 33. Multiplexer Restructuring Statistics (Restructuring Performed)
 34. Parameter Settings for User Entity Instance: Top-level Entity: |WRAPPER_EXAM_III
 35. Parameter Settings for User Entity Instance: your_exam_module:instantiated
 36. Parameter Settings for User Entity Instance: debounce_DE2_SW:deb|debouncer:sw0
 37. Parameter Settings for User Entity Instance: debounce_DE2_SW:deb|debouncer:sw1
 38. Parameter Settings for User Entity Instance: debounce_DE2_SW:deb|debouncer:sw2
 39. Parameter Settings for User Entity Instance: debounce_DE2_SW:deb|debouncer:sw3
 40. Parameter Settings for User Entity Instance: debounce_DE2_SW:deb|debouncer:sw4
 41. Parameter Settings for User Entity Instance: debounce_DE2_SW:deb|debouncer:sw5
 42. Parameter Settings for User Entity Instance: debounce_DE2_SW:deb|debouncer:sw6
 43. Parameter Settings for User Entity Instance: debounce_DE2_SW:deb|debouncer:sw7
 44. Parameter Settings for User Entity Instance: debounce_DE2_SW:deb|debouncer:sw8
 45. Parameter Settings for User Entity Instance: debounce_DE2_SW:deb|debouncer:sw9
 46. Parameter Settings for User Entity Instance: debounce_DE2_SW:deb|debouncer:sw10
 47. Parameter Settings for User Entity Instance: debounce_DE2_SW:deb|debouncer:sw11
 48. Parameter Settings for User Entity Instance: debounce_DE2_SW:deb|debouncer:sw12
 49. Parameter Settings for User Entity Instance: debounce_DE2_SW:deb|debouncer:sw13
 50. Parameter Settings for User Entity Instance: debounce_DE2_SW:deb|debouncer:sw14
 51. Parameter Settings for User Entity Instance: debounce_DE2_SW:deb|debouncer:sw15
 52. Parameter Settings for User Entity Instance: debounce_DE2_SW:deb|debouncer:sw16
 53. Parameter Settings for Inferred Entity Instance: your_exam_module:instantiated|lpm_mult:Mult0
 54. lpm_mult Parameter Settings by Entity Instance
 55. Port Connectivity Checks: "debounce_DE2_SW:deb"
 56. Post-Synthesis Netlist Statistics for Top Partition
 57. Elapsed Time Per Partition
 58. Analysis & Synthesis Messages
 59. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 10 23:14:08 2015      ;
; Quartus II 64-Bit Version          ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name                      ; WRAPPER_EXAM_III                           ;
; Top-level Entity Name              ; WRAPPER_EXAM_III                           ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 993                                        ;
;     Total combinational functions  ; 932                                        ;
;     Dedicated logic registers      ; 651                                        ;
; Total registers                    ; 651                                        ;
; Total pins                         ; 50                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 2                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; WRAPPER_EXAM_III   ; WRAPPER_EXAM_III   ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                   ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------+---------+
; WRAPPER_EXAM_III.v               ; yes             ; User Verilog HDL File        ; M:/finalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v                ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_mult.tdf    ;         ;
; aglobal140.inc                   ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/aglobal140.inc  ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_add_sub.inc ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/multcore.inc    ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/bypassff.inc    ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altshift.inc    ;         ;
; db/mult_7dt.tdf                  ; yes             ; Auto-Generated Megafunction  ; M:/finalExam/WRAPPER_EXAMIII/db/mult_7dt.tdf                   ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 993          ;
;                                             ;              ;
; Total combinational functions               ; 932          ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 236          ;
;     -- 3 input functions                    ; 181          ;
;     -- <=2 input functions                  ; 515          ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 494          ;
;     -- arithmetic mode                      ; 438          ;
;                                             ;              ;
; Total registers                             ; 651          ;
;     -- Dedicated logic registers            ; 651          ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 50           ;
; Embedded Multiplier 9-bit elements          ; 2            ;
; Maximum fan-out node                        ; SW[17]~input ;
; Maximum fan-out                             ; 696          ;
; Total fan-out                               ; 5034         ;
; Average fan-out                             ; 2.99         ;
+---------------------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                    ;
+------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                    ; Library Name ;
+------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------+--------------+
; |WRAPPER_EXAM_III                  ; 932 (34)          ; 651 (89)     ; 0           ; 2            ; 0       ; 1         ; 50   ; 0            ; |WRAPPER_EXAM_III                                                                      ; work         ;
;    |debounce_DE2_SW:deb|           ; 544 (0)           ; 400 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WRAPPER_EXAM_III|debounce_DE2_SW:deb                                                  ; work         ;
;       |debouncer:sw0|              ; 34 (34)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WRAPPER_EXAM_III|debounce_DE2_SW:deb|debouncer:sw0                                    ; work         ;
;       |debouncer:sw10|             ; 34 (34)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WRAPPER_EXAM_III|debounce_DE2_SW:deb|debouncer:sw10                                   ; work         ;
;       |debouncer:sw11|             ; 34 (34)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WRAPPER_EXAM_III|debounce_DE2_SW:deb|debouncer:sw11                                   ; work         ;
;       |debouncer:sw12|             ; 34 (34)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WRAPPER_EXAM_III|debounce_DE2_SW:deb|debouncer:sw12                                   ; work         ;
;       |debouncer:sw13|             ; 34 (34)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WRAPPER_EXAM_III|debounce_DE2_SW:deb|debouncer:sw13                                   ; work         ;
;       |debouncer:sw14|             ; 34 (34)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WRAPPER_EXAM_III|debounce_DE2_SW:deb|debouncer:sw14                                   ; work         ;
;       |debouncer:sw15|             ; 34 (34)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WRAPPER_EXAM_III|debounce_DE2_SW:deb|debouncer:sw15                                   ; work         ;
;       |debouncer:sw1|              ; 34 (34)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WRAPPER_EXAM_III|debounce_DE2_SW:deb|debouncer:sw1                                    ; work         ;
;       |debouncer:sw2|              ; 34 (34)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WRAPPER_EXAM_III|debounce_DE2_SW:deb|debouncer:sw2                                    ; work         ;
;       |debouncer:sw3|              ; 34 (34)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WRAPPER_EXAM_III|debounce_DE2_SW:deb|debouncer:sw3                                    ; work         ;
;       |debouncer:sw4|              ; 34 (34)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WRAPPER_EXAM_III|debounce_DE2_SW:deb|debouncer:sw4                                    ; work         ;
;       |debouncer:sw5|              ; 34 (34)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WRAPPER_EXAM_III|debounce_DE2_SW:deb|debouncer:sw5                                    ; work         ;
;       |debouncer:sw6|              ; 34 (34)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WRAPPER_EXAM_III|debounce_DE2_SW:deb|debouncer:sw6                                    ; work         ;
;       |debouncer:sw7|              ; 34 (34)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WRAPPER_EXAM_III|debounce_DE2_SW:deb|debouncer:sw7                                    ; work         ;
;       |debouncer:sw8|              ; 34 (34)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WRAPPER_EXAM_III|debounce_DE2_SW:deb|debouncer:sw8                                    ; work         ;
;       |debouncer:sw9|              ; 34 (34)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |WRAPPER_EXAM_III|debounce_DE2_SW:deb|debouncer:sw9                                    ; work         ;
;    |your_exam_module:instantiated| ; 354 (354)         ; 162 (162)    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |WRAPPER_EXAM_III|your_exam_module:instantiated                                        ; work         ;
;       |lpm_mult:Mult0|             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |WRAPPER_EXAM_III|your_exam_module:instantiated|lpm_mult:Mult0                         ; work         ;
;          |mult_7dt:auto_generated| ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |WRAPPER_EXAM_III|your_exam_module:instantiated|lpm_mult:Mult0|mult_7dt:auto_generated ; work         ;
+------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |WRAPPER_EXAM_III|S                                                                                                                          ;
+-----------+----------+---------+---------+---------+---------+-----------+---------+----------+---------+----------+---------+----------+---------+----------+
; Name      ; S.DANGER ; S.GOT_D ; S.GOT_C ; S.GOT_B ; S.GOT_A ; S.EXECUTE ; S.GET_D ; S.WAIT_D ; S.GET_C ; S.WAIT_C ; S.GET_B ; S.WAIT_B ; S.GET_A ; S.WAIT_A ;
+-----------+----------+---------+---------+---------+---------+-----------+---------+----------+---------+----------+---------+----------+---------+----------+
; S.WAIT_A  ; 0        ; 0       ; 0       ; 0       ; 0       ; 0         ; 0       ; 0        ; 0       ; 0        ; 0       ; 0        ; 0       ; 0        ;
; S.GET_A   ; 0        ; 0       ; 0       ; 0       ; 0       ; 0         ; 0       ; 0        ; 0       ; 0        ; 0       ; 0        ; 1       ; 1        ;
; S.WAIT_B  ; 0        ; 0       ; 0       ; 0       ; 0       ; 0         ; 0       ; 0        ; 0       ; 0        ; 0       ; 1        ; 0       ; 1        ;
; S.GET_B   ; 0        ; 0       ; 0       ; 0       ; 0       ; 0         ; 0       ; 0        ; 0       ; 0        ; 1       ; 0        ; 0       ; 1        ;
; S.WAIT_C  ; 0        ; 0       ; 0       ; 0       ; 0       ; 0         ; 0       ; 0        ; 0       ; 1        ; 0       ; 0        ; 0       ; 1        ;
; S.GET_C   ; 0        ; 0       ; 0       ; 0       ; 0       ; 0         ; 0       ; 0        ; 1       ; 0        ; 0       ; 0        ; 0       ; 1        ;
; S.WAIT_D  ; 0        ; 0       ; 0       ; 0       ; 0       ; 0         ; 0       ; 1        ; 0       ; 0        ; 0       ; 0        ; 0       ; 1        ;
; S.GET_D   ; 0        ; 0       ; 0       ; 0       ; 0       ; 0         ; 1       ; 0        ; 0       ; 0        ; 0       ; 0        ; 0       ; 1        ;
; S.EXECUTE ; 0        ; 0       ; 0       ; 0       ; 0       ; 1         ; 0       ; 0        ; 0       ; 0        ; 0       ; 0        ; 0       ; 1        ;
; S.GOT_A   ; 0        ; 0       ; 0       ; 0       ; 1       ; 0         ; 0       ; 0        ; 0       ; 0        ; 0       ; 0        ; 0       ; 1        ;
; S.GOT_B   ; 0        ; 0       ; 0       ; 1       ; 0       ; 0         ; 0       ; 0        ; 0       ; 0        ; 0       ; 0        ; 0       ; 1        ;
; S.GOT_C   ; 0        ; 0       ; 1       ; 0       ; 0       ; 0         ; 0       ; 0        ; 0       ; 0        ; 0       ; 0        ; 0       ; 1        ;
; S.GOT_D   ; 0        ; 1       ; 0       ; 0       ; 0       ; 0         ; 0       ; 0        ; 0       ; 0        ; 0       ; 0        ; 0       ; 1        ;
; S.DANGER  ; 1        ; 0       ; 0       ; 0       ; 0       ; 0         ; 0       ; 0        ; 0       ; 0        ; 0       ; 0        ; 0       ; 1        ;
+-----------+----------+---------+---------+---------+---------+-----------+---------+----------+---------+----------+---------+----------+---------+----------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |WRAPPER_EXAM_III|debounce_DE2_SW:deb|debouncer:sw16|S ;
+------------+------------+------+------------+--------------------------+
; Name       ; S.OFF_2_ON ; S.ON ; S.ON_2_OFF ; S.OFF                    ;
+------------+------------+------+------------+--------------------------+
; S.OFF      ; 0          ; 0    ; 0          ; 0                        ;
; S.ON_2_OFF ; 0          ; 0    ; 1          ; 1                        ;
; S.ON       ; 0          ; 1    ; 0          ; 1                        ;
; S.OFF_2_ON ; 1          ; 0    ; 0          ; 1                        ;
+------------+------------+------+------------+--------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |WRAPPER_EXAM_III|debounce_DE2_SW:deb|debouncer:sw15|S ;
+------------+------------+------+------------+--------------------------+
; Name       ; S.OFF_2_ON ; S.ON ; S.ON_2_OFF ; S.OFF                    ;
+------------+------------+------+------------+--------------------------+
; S.OFF      ; 0          ; 0    ; 0          ; 0                        ;
; S.ON_2_OFF ; 0          ; 0    ; 1          ; 1                        ;
; S.ON       ; 0          ; 1    ; 0          ; 1                        ;
; S.OFF_2_ON ; 1          ; 0    ; 0          ; 1                        ;
+------------+------------+------+------------+--------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |WRAPPER_EXAM_III|debounce_DE2_SW:deb|debouncer:sw14|S ;
+------------+------------+------+------------+--------------------------+
; Name       ; S.OFF_2_ON ; S.ON ; S.ON_2_OFF ; S.OFF                    ;
+------------+------------+------+------------+--------------------------+
; S.OFF      ; 0          ; 0    ; 0          ; 0                        ;
; S.ON_2_OFF ; 0          ; 0    ; 1          ; 1                        ;
; S.ON       ; 0          ; 1    ; 0          ; 1                        ;
; S.OFF_2_ON ; 1          ; 0    ; 0          ; 1                        ;
+------------+------------+------+------------+--------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |WRAPPER_EXAM_III|debounce_DE2_SW:deb|debouncer:sw13|S ;
+------------+------------+------+------------+--------------------------+
; Name       ; S.OFF_2_ON ; S.ON ; S.ON_2_OFF ; S.OFF                    ;
+------------+------------+------+------------+--------------------------+
; S.OFF      ; 0          ; 0    ; 0          ; 0                        ;
; S.ON_2_OFF ; 0          ; 0    ; 1          ; 1                        ;
; S.ON       ; 0          ; 1    ; 0          ; 1                        ;
; S.OFF_2_ON ; 1          ; 0    ; 0          ; 1                        ;
+------------+------------+------+------------+--------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |WRAPPER_EXAM_III|debounce_DE2_SW:deb|debouncer:sw12|S ;
+------------+------------+------+------------+--------------------------+
; Name       ; S.OFF_2_ON ; S.ON ; S.ON_2_OFF ; S.OFF                    ;
+------------+------------+------+------------+--------------------------+
; S.OFF      ; 0          ; 0    ; 0          ; 0                        ;
; S.ON_2_OFF ; 0          ; 0    ; 1          ; 1                        ;
; S.ON       ; 0          ; 1    ; 0          ; 1                        ;
; S.OFF_2_ON ; 1          ; 0    ; 0          ; 1                        ;
+------------+------------+------+------------+--------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |WRAPPER_EXAM_III|debounce_DE2_SW:deb|debouncer:sw11|S ;
+------------+------------+------+------------+--------------------------+
; Name       ; S.OFF_2_ON ; S.ON ; S.ON_2_OFF ; S.OFF                    ;
+------------+------------+------+------------+--------------------------+
; S.OFF      ; 0          ; 0    ; 0          ; 0                        ;
; S.ON_2_OFF ; 0          ; 0    ; 1          ; 1                        ;
; S.ON       ; 0          ; 1    ; 0          ; 1                        ;
; S.OFF_2_ON ; 1          ; 0    ; 0          ; 1                        ;
+------------+------------+------+------------+--------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |WRAPPER_EXAM_III|debounce_DE2_SW:deb|debouncer:sw10|S ;
+------------+------------+------+------------+--------------------------+
; Name       ; S.OFF_2_ON ; S.ON ; S.ON_2_OFF ; S.OFF                    ;
+------------+------------+------+------------+--------------------------+
; S.OFF      ; 0          ; 0    ; 0          ; 0                        ;
; S.ON_2_OFF ; 0          ; 0    ; 1          ; 1                        ;
; S.ON       ; 0          ; 1    ; 0          ; 1                        ;
; S.OFF_2_ON ; 1          ; 0    ; 0          ; 1                        ;
+------------+------------+------+------------+--------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |WRAPPER_EXAM_III|debounce_DE2_SW:deb|debouncer:sw9|S ;
+------------+------------+------+------------+-------------------------+
; Name       ; S.OFF_2_ON ; S.ON ; S.ON_2_OFF ; S.OFF                   ;
+------------+------------+------+------------+-------------------------+
; S.OFF      ; 0          ; 0    ; 0          ; 0                       ;
; S.ON_2_OFF ; 0          ; 0    ; 1          ; 1                       ;
; S.ON       ; 0          ; 1    ; 0          ; 1                       ;
; S.OFF_2_ON ; 1          ; 0    ; 0          ; 1                       ;
+------------+------------+------+------------+-------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |WRAPPER_EXAM_III|debounce_DE2_SW:deb|debouncer:sw8|S ;
+------------+------------+------+------------+-------------------------+
; Name       ; S.OFF_2_ON ; S.ON ; S.ON_2_OFF ; S.OFF                   ;
+------------+------------+------+------------+-------------------------+
; S.OFF      ; 0          ; 0    ; 0          ; 0                       ;
; S.ON_2_OFF ; 0          ; 0    ; 1          ; 1                       ;
; S.ON       ; 0          ; 1    ; 0          ; 1                       ;
; S.OFF_2_ON ; 1          ; 0    ; 0          ; 1                       ;
+------------+------------+------+------------+-------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |WRAPPER_EXAM_III|debounce_DE2_SW:deb|debouncer:sw7|S ;
+------------+------------+------+------------+-------------------------+
; Name       ; S.OFF_2_ON ; S.ON ; S.ON_2_OFF ; S.OFF                   ;
+------------+------------+------+------------+-------------------------+
; S.OFF      ; 0          ; 0    ; 0          ; 0                       ;
; S.ON_2_OFF ; 0          ; 0    ; 1          ; 1                       ;
; S.ON       ; 0          ; 1    ; 0          ; 1                       ;
; S.OFF_2_ON ; 1          ; 0    ; 0          ; 1                       ;
+------------+------------+------+------------+-------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |WRAPPER_EXAM_III|debounce_DE2_SW:deb|debouncer:sw6|S ;
+------------+------------+------+------------+-------------------------+
; Name       ; S.OFF_2_ON ; S.ON ; S.ON_2_OFF ; S.OFF                   ;
+------------+------------+------+------------+-------------------------+
; S.OFF      ; 0          ; 0    ; 0          ; 0                       ;
; S.ON_2_OFF ; 0          ; 0    ; 1          ; 1                       ;
; S.ON       ; 0          ; 1    ; 0          ; 1                       ;
; S.OFF_2_ON ; 1          ; 0    ; 0          ; 1                       ;
+------------+------------+------+------------+-------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |WRAPPER_EXAM_III|debounce_DE2_SW:deb|debouncer:sw5|S ;
+------------+------------+------+------------+-------------------------+
; Name       ; S.OFF_2_ON ; S.ON ; S.ON_2_OFF ; S.OFF                   ;
+------------+------------+------+------------+-------------------------+
; S.OFF      ; 0          ; 0    ; 0          ; 0                       ;
; S.ON_2_OFF ; 0          ; 0    ; 1          ; 1                       ;
; S.ON       ; 0          ; 1    ; 0          ; 1                       ;
; S.OFF_2_ON ; 1          ; 0    ; 0          ; 1                       ;
+------------+------------+------+------------+-------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |WRAPPER_EXAM_III|debounce_DE2_SW:deb|debouncer:sw4|S ;
+------------+------------+------+------------+-------------------------+
; Name       ; S.OFF_2_ON ; S.ON ; S.ON_2_OFF ; S.OFF                   ;
+------------+------------+------+------------+-------------------------+
; S.OFF      ; 0          ; 0    ; 0          ; 0                       ;
; S.ON_2_OFF ; 0          ; 0    ; 1          ; 1                       ;
; S.ON       ; 0          ; 1    ; 0          ; 1                       ;
; S.OFF_2_ON ; 1          ; 0    ; 0          ; 1                       ;
+------------+------------+------+------------+-------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |WRAPPER_EXAM_III|debounce_DE2_SW:deb|debouncer:sw3|S ;
+------------+------------+------+------------+-------------------------+
; Name       ; S.OFF_2_ON ; S.ON ; S.ON_2_OFF ; S.OFF                   ;
+------------+------------+------+------------+-------------------------+
; S.OFF      ; 0          ; 0    ; 0          ; 0                       ;
; S.ON_2_OFF ; 0          ; 0    ; 1          ; 1                       ;
; S.ON       ; 0          ; 1    ; 0          ; 1                       ;
; S.OFF_2_ON ; 1          ; 0    ; 0          ; 1                       ;
+------------+------------+------+------------+-------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |WRAPPER_EXAM_III|debounce_DE2_SW:deb|debouncer:sw2|S ;
+------------+------------+------+------------+-------------------------+
; Name       ; S.OFF_2_ON ; S.ON ; S.ON_2_OFF ; S.OFF                   ;
+------------+------------+------+------------+-------------------------+
; S.OFF      ; 0          ; 0    ; 0          ; 0                       ;
; S.ON_2_OFF ; 0          ; 0    ; 1          ; 1                       ;
; S.ON       ; 0          ; 1    ; 0          ; 1                       ;
; S.OFF_2_ON ; 1          ; 0    ; 0          ; 1                       ;
+------------+------------+------+------------+-------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |WRAPPER_EXAM_III|debounce_DE2_SW:deb|debouncer:sw1|S ;
+------------+------------+------+------------+-------------------------+
; Name       ; S.OFF_2_ON ; S.ON ; S.ON_2_OFF ; S.OFF                   ;
+------------+------------+------+------------+-------------------------+
; S.OFF      ; 0          ; 0    ; 0          ; 0                       ;
; S.ON_2_OFF ; 0          ; 0    ; 1          ; 1                       ;
; S.ON       ; 0          ; 1    ; 0          ; 1                       ;
; S.OFF_2_ON ; 1          ; 0    ; 0          ; 1                       ;
+------------+------------+------+------------+-------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |WRAPPER_EXAM_III|debounce_DE2_SW:deb|debouncer:sw0|S ;
+------------+------------+------+------------+-------------------------+
; Name       ; S.OFF_2_ON ; S.ON ; S.ON_2_OFF ; S.OFF                   ;
+------------+------------+------+------------+-------------------------+
; S.OFF      ; 0          ; 0    ; 0          ; 0                       ;
; S.ON_2_OFF ; 0          ; 0    ; 1          ; 1                       ;
; S.ON       ; 0          ; 1    ; 0          ; 1                       ;
; S.OFF_2_ON ; 1          ; 0    ; 0          ; 1                       ;
+------------+------------+------+------------+-------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------+
; State Machine - |WRAPPER_EXAM_III|your_exam_module:instantiated|S                                       ;
+---------------+--------+----------+----------+-------+--------------+---------+---------+---------------+
; Name          ; S.DONE ; S.POP_CA ; S.POP_GB ; S.EXP ; S.ODD_PARITY ; S.INC_J ; S.INC_I ; S.WAIT_INPUTS ;
+---------------+--------+----------+----------+-------+--------------+---------+---------+---------------+
; S.WAIT_INPUTS ; 0      ; 0        ; 0        ; 0     ; 0            ; 0       ; 0       ; 0             ;
; S.INC_I       ; 0      ; 0        ; 0        ; 0     ; 0            ; 0       ; 1       ; 1             ;
; S.INC_J       ; 0      ; 0        ; 0        ; 0     ; 0            ; 1       ; 0       ; 1             ;
; S.ODD_PARITY  ; 0      ; 0        ; 0        ; 0     ; 1            ; 0       ; 0       ; 1             ;
; S.EXP         ; 0      ; 0        ; 0        ; 1     ; 0            ; 0       ; 0       ; 1             ;
; S.POP_GB      ; 0      ; 0        ; 1        ; 0     ; 0            ; 0       ; 0       ; 1             ;
; S.POP_CA      ; 0      ; 1        ; 0        ; 0     ; 0            ; 0       ; 0       ; 1             ;
; S.DONE        ; 1      ; 0        ; 0        ; 0     ; 0            ; 0       ; 0       ; 1             ;
+---------------+--------+----------+----------+-------+--------------+---------+---------+---------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; your_exam_module:instantiated|a_104[15]             ; SW[17]              ; yes                    ;
; your_exam_module:instantiated|a_104[14]             ; SW[17]              ; yes                    ;
; your_exam_module:instantiated|a_104[13]             ; SW[17]              ; yes                    ;
; your_exam_module:instantiated|a_104[12]             ; SW[17]              ; yes                    ;
; your_exam_module:instantiated|a_104[11]             ; SW[17]              ; yes                    ;
; your_exam_module:instantiated|a_104[10]             ; SW[17]              ; yes                    ;
; your_exam_module:instantiated|a_104[9]              ; SW[17]              ; yes                    ;
; your_exam_module:instantiated|a_104[8]              ; SW[17]              ; yes                    ;
; your_exam_module:instantiated|a_104[7]              ; SW[17]              ; yes                    ;
; your_exam_module:instantiated|a_104[6]              ; SW[17]              ; yes                    ;
; your_exam_module:instantiated|a_104[5]              ; SW[17]              ; yes                    ;
; your_exam_module:instantiated|a_104[4]              ; SW[17]              ; yes                    ;
; your_exam_module:instantiated|a_104[3]              ; SW[17]              ; yes                    ;
; your_exam_module:instantiated|a_104[2]              ; SW[17]              ; yes                    ;
; your_exam_module:instantiated|a_104[1]              ; SW[17]              ; yes                    ;
; your_exam_module:instantiated|a_104[0]              ; SW[17]              ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                           ;
+-----------------------------------------------------+----------------------------------------+
; Register name                                       ; Reason for Removal                     ;
+-----------------------------------------------------+----------------------------------------+
; your_exam_module:instantiated|h[5..15]              ; Stuck at GND due to stuck port data_in ;
; S~4                                                 ; Lost fanout                            ;
; S~5                                                 ; Lost fanout                            ;
; S~6                                                 ; Lost fanout                            ;
; S~7                                                 ; Lost fanout                            ;
; debounce_DE2_SW:deb|debouncer:sw16|S~4              ; Lost fanout                            ;
; debounce_DE2_SW:deb|debouncer:sw16|S~5              ; Lost fanout                            ;
; debounce_DE2_SW:deb|debouncer:sw15|S~4              ; Lost fanout                            ;
; debounce_DE2_SW:deb|debouncer:sw15|S~5              ; Lost fanout                            ;
; debounce_DE2_SW:deb|debouncer:sw14|S~4              ; Lost fanout                            ;
; debounce_DE2_SW:deb|debouncer:sw14|S~5              ; Lost fanout                            ;
; debounce_DE2_SW:deb|debouncer:sw13|S~4              ; Lost fanout                            ;
; debounce_DE2_SW:deb|debouncer:sw13|S~5              ; Lost fanout                            ;
; debounce_DE2_SW:deb|debouncer:sw12|S~4              ; Lost fanout                            ;
; debounce_DE2_SW:deb|debouncer:sw12|S~5              ; Lost fanout                            ;
; debounce_DE2_SW:deb|debouncer:sw11|S~4              ; Lost fanout                            ;
; debounce_DE2_SW:deb|debouncer:sw11|S~5              ; Lost fanout                            ;
; debounce_DE2_SW:deb|debouncer:sw10|S~4              ; Lost fanout                            ;
; debounce_DE2_SW:deb|debouncer:sw10|S~5              ; Lost fanout                            ;
; debounce_DE2_SW:deb|debouncer:sw9|S~4               ; Lost fanout                            ;
; debounce_DE2_SW:deb|debouncer:sw9|S~5               ; Lost fanout                            ;
; debounce_DE2_SW:deb|debouncer:sw8|S~4               ; Lost fanout                            ;
; debounce_DE2_SW:deb|debouncer:sw8|S~5               ; Lost fanout                            ;
; debounce_DE2_SW:deb|debouncer:sw7|S~4               ; Lost fanout                            ;
; debounce_DE2_SW:deb|debouncer:sw7|S~5               ; Lost fanout                            ;
; debounce_DE2_SW:deb|debouncer:sw6|S~4               ; Lost fanout                            ;
; debounce_DE2_SW:deb|debouncer:sw6|S~5               ; Lost fanout                            ;
; debounce_DE2_SW:deb|debouncer:sw5|S~4               ; Lost fanout                            ;
; debounce_DE2_SW:deb|debouncer:sw5|S~5               ; Lost fanout                            ;
; debounce_DE2_SW:deb|debouncer:sw4|S~4               ; Lost fanout                            ;
; debounce_DE2_SW:deb|debouncer:sw4|S~5               ; Lost fanout                            ;
; debounce_DE2_SW:deb|debouncer:sw3|S~4               ; Lost fanout                            ;
; debounce_DE2_SW:deb|debouncer:sw3|S~5               ; Lost fanout                            ;
; debounce_DE2_SW:deb|debouncer:sw2|S~4               ; Lost fanout                            ;
; debounce_DE2_SW:deb|debouncer:sw2|S~5               ; Lost fanout                            ;
; debounce_DE2_SW:deb|debouncer:sw1|S~4               ; Lost fanout                            ;
; debounce_DE2_SW:deb|debouncer:sw1|S~5               ; Lost fanout                            ;
; debounce_DE2_SW:deb|debouncer:sw0|S~4               ; Lost fanout                            ;
; debounce_DE2_SW:deb|debouncer:sw0|S~5               ; Lost fanout                            ;
; your_exam_module:instantiated|S~12                  ; Lost fanout                            ;
; your_exam_module:instantiated|S~13                  ; Lost fanout                            ;
; your_exam_module:instantiated|S~14                  ; Lost fanout                            ;
; debounce_DE2_SW:deb|debouncer:sw16|b_counter[0..19] ; Lost fanout                            ;
; debounce_DE2_SW:deb|debouncer:sw16|S.OFF            ; Lost fanout                            ;
; debounce_DE2_SW:deb|debouncer:sw16|S.ON_2_OFF       ; Lost fanout                            ;
; debounce_DE2_SW:deb|debouncer:sw16|S.ON             ; Lost fanout                            ;
; debounce_DE2_SW:deb|debouncer:sw16|S.OFF_2_ON       ; Lost fanout                            ;
; S.DANGER                                            ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 77              ;                                        ;
+-----------------------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                  ;
+----------------------------------------+--------------------+------------------------------------------------+
; Register name                          ; Reason for Removal ; Registers Removed due to This Register         ;
+----------------------------------------+--------------------+------------------------------------------------+
; debounce_DE2_SW:deb|debouncer:sw16|S~4 ; Lost Fanouts       ; debounce_DE2_SW:deb|debouncer:sw16|S.OFF,      ;
;                                        ;                    ; debounce_DE2_SW:deb|debouncer:sw16|S.ON_2_OFF, ;
;                                        ;                    ; debounce_DE2_SW:deb|debouncer:sw16|S.ON,       ;
;                                        ;                    ; debounce_DE2_SW:deb|debouncer:sw16|S.OFF_2_ON  ;
+----------------------------------------+--------------------+------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 651   ;
; Number of registers using Synchronous Clear  ; 320   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 616   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 206   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; your_exam_module:instantiated|j[1]     ; 1       ;
; your_exam_module:instantiated|j[0]     ; 2       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; 5:1                ; 11 bits   ; 33 LEs        ; 11 LEs               ; 22 LEs                 ; Yes        ; |WRAPPER_EXAM_III|your_exam_module:instantiated|g[5] ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |WRAPPER_EXAM_III|your_exam_module:instantiated|g[4] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |WRAPPER_EXAM_III ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; WAIT_A         ; 0000  ; Unsigned Binary                                         ;
; GET_A          ; 0001  ; Unsigned Binary                                         ;
; WAIT_B         ; 0010  ; Unsigned Binary                                         ;
; GET_B          ; 0011  ; Unsigned Binary                                         ;
; WAIT_C         ; 0100  ; Unsigned Binary                                         ;
; GET_C          ; 0101  ; Unsigned Binary                                         ;
; WAIT_D         ; 0110  ; Unsigned Binary                                         ;
; GET_D          ; 0111  ; Unsigned Binary                                         ;
; EXECUTE        ; 1000  ; Unsigned Binary                                         ;
; GOT_A          ; 1001  ; Unsigned Binary                                         ;
; GOT_B          ; 1010  ; Unsigned Binary                                         ;
; GOT_C          ; 1011  ; Unsigned Binary                                         ;
; GOT_D          ; 1100  ; Unsigned Binary                                         ;
; DANGER         ; 1111  ; Unsigned Binary                                         ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: your_exam_module:instantiated ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WAIT_INPUTS    ; 00    ; Unsigned Binary                                   ;
; INC_I          ; 01    ; Unsigned Binary                                   ;
; INC_J          ; 010   ; Unsigned Binary                                   ;
; ODD_PARITY     ; 011   ; Unsigned Binary                                   ;
; EXP            ; 100   ; Unsigned Binary                                   ;
; POP_GB         ; 101   ; Unsigned Binary                                   ;
; POP_CA         ; 110   ; Unsigned Binary                                   ;
; DONE           ; 111   ; Unsigned Binary                                   ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce_DE2_SW:deb|debouncer:sw0 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; ON             ; 00    ; Unsigned Binary                                       ;
; ON_2_OFF       ; 01    ; Unsigned Binary                                       ;
; OFF            ; 10    ; Unsigned Binary                                       ;
; OFF_2_ON       ; 11    ; Unsigned Binary                                       ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce_DE2_SW:deb|debouncer:sw1 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; ON             ; 00    ; Unsigned Binary                                       ;
; ON_2_OFF       ; 01    ; Unsigned Binary                                       ;
; OFF            ; 10    ; Unsigned Binary                                       ;
; OFF_2_ON       ; 11    ; Unsigned Binary                                       ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce_DE2_SW:deb|debouncer:sw2 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; ON             ; 00    ; Unsigned Binary                                       ;
; ON_2_OFF       ; 01    ; Unsigned Binary                                       ;
; OFF            ; 10    ; Unsigned Binary                                       ;
; OFF_2_ON       ; 11    ; Unsigned Binary                                       ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce_DE2_SW:deb|debouncer:sw3 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; ON             ; 00    ; Unsigned Binary                                       ;
; ON_2_OFF       ; 01    ; Unsigned Binary                                       ;
; OFF            ; 10    ; Unsigned Binary                                       ;
; OFF_2_ON       ; 11    ; Unsigned Binary                                       ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce_DE2_SW:deb|debouncer:sw4 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; ON             ; 00    ; Unsigned Binary                                       ;
; ON_2_OFF       ; 01    ; Unsigned Binary                                       ;
; OFF            ; 10    ; Unsigned Binary                                       ;
; OFF_2_ON       ; 11    ; Unsigned Binary                                       ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce_DE2_SW:deb|debouncer:sw5 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; ON             ; 00    ; Unsigned Binary                                       ;
; ON_2_OFF       ; 01    ; Unsigned Binary                                       ;
; OFF            ; 10    ; Unsigned Binary                                       ;
; OFF_2_ON       ; 11    ; Unsigned Binary                                       ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce_DE2_SW:deb|debouncer:sw6 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; ON             ; 00    ; Unsigned Binary                                       ;
; ON_2_OFF       ; 01    ; Unsigned Binary                                       ;
; OFF            ; 10    ; Unsigned Binary                                       ;
; OFF_2_ON       ; 11    ; Unsigned Binary                                       ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce_DE2_SW:deb|debouncer:sw7 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; ON             ; 00    ; Unsigned Binary                                       ;
; ON_2_OFF       ; 01    ; Unsigned Binary                                       ;
; OFF            ; 10    ; Unsigned Binary                                       ;
; OFF_2_ON       ; 11    ; Unsigned Binary                                       ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce_DE2_SW:deb|debouncer:sw8 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; ON             ; 00    ; Unsigned Binary                                       ;
; ON_2_OFF       ; 01    ; Unsigned Binary                                       ;
; OFF            ; 10    ; Unsigned Binary                                       ;
; OFF_2_ON       ; 11    ; Unsigned Binary                                       ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce_DE2_SW:deb|debouncer:sw9 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; ON             ; 00    ; Unsigned Binary                                       ;
; ON_2_OFF       ; 01    ; Unsigned Binary                                       ;
; OFF            ; 10    ; Unsigned Binary                                       ;
; OFF_2_ON       ; 11    ; Unsigned Binary                                       ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce_DE2_SW:deb|debouncer:sw10 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; ON             ; 00    ; Unsigned Binary                                        ;
; ON_2_OFF       ; 01    ; Unsigned Binary                                        ;
; OFF            ; 10    ; Unsigned Binary                                        ;
; OFF_2_ON       ; 11    ; Unsigned Binary                                        ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce_DE2_SW:deb|debouncer:sw11 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; ON             ; 00    ; Unsigned Binary                                        ;
; ON_2_OFF       ; 01    ; Unsigned Binary                                        ;
; OFF            ; 10    ; Unsigned Binary                                        ;
; OFF_2_ON       ; 11    ; Unsigned Binary                                        ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce_DE2_SW:deb|debouncer:sw12 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; ON             ; 00    ; Unsigned Binary                                        ;
; ON_2_OFF       ; 01    ; Unsigned Binary                                        ;
; OFF            ; 10    ; Unsigned Binary                                        ;
; OFF_2_ON       ; 11    ; Unsigned Binary                                        ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce_DE2_SW:deb|debouncer:sw13 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; ON             ; 00    ; Unsigned Binary                                        ;
; ON_2_OFF       ; 01    ; Unsigned Binary                                        ;
; OFF            ; 10    ; Unsigned Binary                                        ;
; OFF_2_ON       ; 11    ; Unsigned Binary                                        ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce_DE2_SW:deb|debouncer:sw14 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; ON             ; 00    ; Unsigned Binary                                        ;
; ON_2_OFF       ; 01    ; Unsigned Binary                                        ;
; OFF            ; 10    ; Unsigned Binary                                        ;
; OFF_2_ON       ; 11    ; Unsigned Binary                                        ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce_DE2_SW:deb|debouncer:sw15 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; ON             ; 00    ; Unsigned Binary                                        ;
; ON_2_OFF       ; 01    ; Unsigned Binary                                        ;
; OFF            ; 10    ; Unsigned Binary                                        ;
; OFF_2_ON       ; 11    ; Unsigned Binary                                        ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce_DE2_SW:deb|debouncer:sw16 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; ON             ; 00    ; Unsigned Binary                                        ;
; ON_2_OFF       ; 01    ; Unsigned Binary                                        ;
; OFF            ; 10    ; Unsigned Binary                                        ;
; OFF_2_ON       ; 11    ; Unsigned Binary                                        ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: your_exam_module:instantiated|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------+
; Parameter Name                                 ; Value        ; Type                          ;
+------------------------------------------------+--------------+-------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                ;
; LPM_WIDTHA                                     ; 16           ; Untyped                       ;
; LPM_WIDTHB                                     ; 16           ; Untyped                       ;
; LPM_WIDTHP                                     ; 32           ; Untyped                       ;
; LPM_WIDTHR                                     ; 32           ; Untyped                       ;
; LPM_WIDTHS                                     ; 1            ; Untyped                       ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                       ;
; LPM_PIPELINE                                   ; 0            ; Untyped                       ;
; LATENCY                                        ; 0            ; Untyped                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                       ;
; USE_EAB                                        ; OFF          ; Untyped                       ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                       ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                       ;
+------------------------------------------------+--------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                       ;
+---------------------------------------+----------------------------------------------+
; Name                                  ; Value                                        ;
+---------------------------------------+----------------------------------------------+
; Number of entity instances            ; 1                                            ;
; Entity Instance                       ; your_exam_module:instantiated|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                           ;
;     -- LPM_WIDTHB                     ; 16                                           ;
;     -- LPM_WIDTHP                     ; 32                                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                           ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                           ;
;     -- USE_EAB                        ; OFF                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                           ;
+---------------------------------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "debounce_DE2_SW:deb"                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; SWO[16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 50                          ;
; cycloneiii_ff         ; 651                         ;
;     CLR               ; 124                         ;
;     CLR SCLR          ; 320                         ;
;     ENA               ; 34                          ;
;     ENA CLR           ; 172                         ;
;     plain             ; 1                           ;
; cycloneiii_lcell_comb ; 932                         ;
;     arith             ; 438                         ;
;         2 data inputs ; 366                         ;
;         3 data inputs ; 72                          ;
;     normal            ; 494                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 27                          ;
;         2 data inputs ; 120                         ;
;         3 data inputs ; 109                         ;
;         4 data inputs ; 236                         ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 2.82                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Thu Dec 10 23:14:02 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off WRAPPER_EXAM_III -c WRAPPER_EXAM_III
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 4 design units, including 4 entities, in source file wrapper_exam_iii.v
    Info (12023): Found entity 1: WRAPPER_EXAM_III
    Info (12023): Found entity 2: your_exam_module
    Info (12023): Found entity 3: debounce_DE2_SW
    Info (12023): Found entity 4: debouncer
Info (12127): Elaborating entity "WRAPPER_EXAM_III" for the top level hierarchy
Info (10264): Verilog HDL Case Statement information at WRAPPER_EXAM_III.v(94): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at WRAPPER_EXAM_III.v(176): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "your_exam_module" for hierarchy "your_exam_module:instantiated"
Warning (10036): Verilog HDL or VHDL warning at WRAPPER_EXAM_III.v(264): object "exDone" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at WRAPPER_EXAM_III.v(395): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at WRAPPER_EXAM_III.v(400): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at WRAPPER_EXAM_III.v(409): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at WRAPPER_EXAM_III.v(410): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at WRAPPER_EXAM_III.v(433): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at WRAPPER_EXAM_III.v(446): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at WRAPPER_EXAM_III.v(448): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at WRAPPER_EXAM_III.v(460): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at WRAPPER_EXAM_III.v(462): truncated value with size 32 to match size of target (5)
Info (10264): Verilog HDL Case Statement information at WRAPPER_EXAM_III.v(392): all case item expressions in this case statement are onehot
Warning (10240): Verilog HDL Always Construct warning at WRAPPER_EXAM_III.v(359): inferring latch(es) for variable "a_104", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "a_104[0]" at WRAPPER_EXAM_III.v(359)
Info (10041): Inferred latch for "a_104[1]" at WRAPPER_EXAM_III.v(359)
Info (10041): Inferred latch for "a_104[2]" at WRAPPER_EXAM_III.v(359)
Info (10041): Inferred latch for "a_104[3]" at WRAPPER_EXAM_III.v(359)
Info (10041): Inferred latch for "a_104[4]" at WRAPPER_EXAM_III.v(359)
Info (10041): Inferred latch for "a_104[5]" at WRAPPER_EXAM_III.v(359)
Info (10041): Inferred latch for "a_104[6]" at WRAPPER_EXAM_III.v(359)
Info (10041): Inferred latch for "a_104[7]" at WRAPPER_EXAM_III.v(359)
Info (10041): Inferred latch for "a_104[8]" at WRAPPER_EXAM_III.v(359)
Info (10041): Inferred latch for "a_104[9]" at WRAPPER_EXAM_III.v(359)
Info (10041): Inferred latch for "a_104[10]" at WRAPPER_EXAM_III.v(359)
Info (10041): Inferred latch for "a_104[11]" at WRAPPER_EXAM_III.v(359)
Info (10041): Inferred latch for "a_104[12]" at WRAPPER_EXAM_III.v(359)
Info (10041): Inferred latch for "a_104[13]" at WRAPPER_EXAM_III.v(359)
Info (10041): Inferred latch for "a_104[14]" at WRAPPER_EXAM_III.v(359)
Info (10041): Inferred latch for "a_104[15]" at WRAPPER_EXAM_III.v(359)
Info (12128): Elaborating entity "debounce_DE2_SW" for hierarchy "debounce_DE2_SW:deb"
Info (12128): Elaborating entity "debouncer" for hierarchy "debounce_DE2_SW:deb|debouncer:sw0"
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "your_exam_module:instantiated|Mult0"
Info (12130): Elaborated megafunction instantiation "your_exam_module:instantiated|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "your_exam_module:instantiated|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "your_exam_module:instantiated|ex[0]" is converted into an equivalent circuit using register "your_exam_module:instantiated|ex[0]~_emulated" and latch "your_exam_module:instantiated|ex[0]~1"
    Warning (13310): Register "your_exam_module:instantiated|ex[1]" is converted into an equivalent circuit using register "your_exam_module:instantiated|ex[1]~_emulated" and latch "your_exam_module:instantiated|ex[1]~5"
    Warning (13310): Register "your_exam_module:instantiated|ex[2]" is converted into an equivalent circuit using register "your_exam_module:instantiated|ex[2]~_emulated" and latch "your_exam_module:instantiated|ex[2]~9"
    Warning (13310): Register "your_exam_module:instantiated|ex[3]" is converted into an equivalent circuit using register "your_exam_module:instantiated|ex[3]~_emulated" and latch "your_exam_module:instantiated|ex[3]~13"
    Warning (13310): Register "your_exam_module:instantiated|ex[4]" is converted into an equivalent circuit using register "your_exam_module:instantiated|ex[4]~_emulated" and latch "your_exam_module:instantiated|ex[4]~17"
    Warning (13310): Register "your_exam_module:instantiated|ex[5]" is converted into an equivalent circuit using register "your_exam_module:instantiated|ex[5]~_emulated" and latch "your_exam_module:instantiated|ex[5]~21"
    Warning (13310): Register "your_exam_module:instantiated|ex[6]" is converted into an equivalent circuit using register "your_exam_module:instantiated|ex[6]~_emulated" and latch "your_exam_module:instantiated|ex[6]~25"
    Warning (13310): Register "your_exam_module:instantiated|ex[7]" is converted into an equivalent circuit using register "your_exam_module:instantiated|ex[7]~_emulated" and latch "your_exam_module:instantiated|ex[7]~29"
    Warning (13310): Register "your_exam_module:instantiated|ex[8]" is converted into an equivalent circuit using register "your_exam_module:instantiated|ex[8]~_emulated" and latch "your_exam_module:instantiated|ex[8]~33"
    Warning (13310): Register "your_exam_module:instantiated|ex[9]" is converted into an equivalent circuit using register "your_exam_module:instantiated|ex[9]~_emulated" and latch "your_exam_module:instantiated|ex[9]~37"
    Warning (13310): Register "your_exam_module:instantiated|ex[10]" is converted into an equivalent circuit using register "your_exam_module:instantiated|ex[10]~_emulated" and latch "your_exam_module:instantiated|ex[10]~41"
    Warning (13310): Register "your_exam_module:instantiated|ex[11]" is converted into an equivalent circuit using register "your_exam_module:instantiated|ex[11]~_emulated" and latch "your_exam_module:instantiated|ex[11]~45"
    Warning (13310): Register "your_exam_module:instantiated|ex[12]" is converted into an equivalent circuit using register "your_exam_module:instantiated|ex[12]~_emulated" and latch "your_exam_module:instantiated|ex[12]~49"
    Warning (13310): Register "your_exam_module:instantiated|ex[13]" is converted into an equivalent circuit using register "your_exam_module:instantiated|ex[13]~_emulated" and latch "your_exam_module:instantiated|ex[13]~53"
    Warning (13310): Register "your_exam_module:instantiated|ex[14]" is converted into an equivalent circuit using register "your_exam_module:instantiated|ex[14]~_emulated" and latch "your_exam_module:instantiated|ex[14]~57"
    Warning (13310): Register "your_exam_module:instantiated|ex[15]" is converted into an equivalent circuit using register "your_exam_module:instantiated|ex[15]~_emulated" and latch "your_exam_module:instantiated|ex[15]~61"
    Warning (13310): Register "your_exam_module:instantiated|i[15]" is converted into an equivalent circuit using register "your_exam_module:instantiated|i[15]~_emulated" and latch "your_exam_module:instantiated|i[15]~1"
    Warning (13310): Register "your_exam_module:instantiated|i[14]" is converted into an equivalent circuit using register "your_exam_module:instantiated|i[14]~_emulated" and latch "your_exam_module:instantiated|i[14]~5"
    Warning (13310): Register "your_exam_module:instantiated|i[13]" is converted into an equivalent circuit using register "your_exam_module:instantiated|i[13]~_emulated" and latch "your_exam_module:instantiated|i[13]~9"
    Warning (13310): Register "your_exam_module:instantiated|i[12]" is converted into an equivalent circuit using register "your_exam_module:instantiated|i[12]~_emulated" and latch "your_exam_module:instantiated|i[12]~13"
    Warning (13310): Register "your_exam_module:instantiated|i[11]" is converted into an equivalent circuit using register "your_exam_module:instantiated|i[11]~_emulated" and latch "your_exam_module:instantiated|i[11]~17"
    Warning (13310): Register "your_exam_module:instantiated|i[10]" is converted into an equivalent circuit using register "your_exam_module:instantiated|i[10]~_emulated" and latch "your_exam_module:instantiated|i[10]~21"
    Warning (13310): Register "your_exam_module:instantiated|i[9]" is converted into an equivalent circuit using register "your_exam_module:instantiated|i[9]~_emulated" and latch "your_exam_module:instantiated|i[9]~25"
    Warning (13310): Register "your_exam_module:instantiated|i[8]" is converted into an equivalent circuit using register "your_exam_module:instantiated|i[8]~_emulated" and latch "your_exam_module:instantiated|i[8]~29"
    Warning (13310): Register "your_exam_module:instantiated|i[7]" is converted into an equivalent circuit using register "your_exam_module:instantiated|i[7]~_emulated" and latch "your_exam_module:instantiated|i[7]~33"
    Warning (13310): Register "your_exam_module:instantiated|i[6]" is converted into an equivalent circuit using register "your_exam_module:instantiated|i[6]~_emulated" and latch "your_exam_module:instantiated|i[6]~37"
    Warning (13310): Register "your_exam_module:instantiated|i[5]" is converted into an equivalent circuit using register "your_exam_module:instantiated|i[5]~_emulated" and latch "your_exam_module:instantiated|i[5]~41"
    Warning (13310): Register "your_exam_module:instantiated|i[4]" is converted into an equivalent circuit using register "your_exam_module:instantiated|i[4]~_emulated" and latch "your_exam_module:instantiated|i[4]~45"
    Warning (13310): Register "your_exam_module:instantiated|i[3]" is converted into an equivalent circuit using register "your_exam_module:instantiated|i[3]~_emulated" and latch "your_exam_module:instantiated|i[3]~49"
    Warning (13310): Register "your_exam_module:instantiated|i[2]" is converted into an equivalent circuit using register "your_exam_module:instantiated|i[2]~_emulated" and latch "your_exam_module:instantiated|i[2]~53"
    Warning (13310): Register "your_exam_module:instantiated|i[1]" is converted into an equivalent circuit using register "your_exam_module:instantiated|i[1]~_emulated" and latch "your_exam_module:instantiated|i[1]~57"
    Warning (13310): Register "your_exam_module:instantiated|i[0]" is converted into an equivalent circuit using register "your_exam_module:instantiated|i[0]~_emulated" and latch "your_exam_module:instantiated|i[0]~61"
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "your_exam_module:instantiated|i[2]~53" merged with LATCH primitive "your_exam_module:instantiated|a_104[2]"
    Info (13026): Duplicate LATCH primitive "your_exam_module:instantiated|i[1]~57" merged with LATCH primitive "your_exam_module:instantiated|a_104[1]"
    Info (13026): Duplicate LATCH primitive "your_exam_module:instantiated|i[0]~61" merged with LATCH primitive "your_exam_module:instantiated|a_104[0]"
Info (286030): Timing-Driven Synthesis is running
Info (17049): 65 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file M:/finalExam/WRAPPER_EXAMIII/output_files/WRAPPER_EXAM_III.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[16]"
Info (21057): Implemented 1045 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 27 output pins
    Info (21061): Implemented 993 logic cells
    Info (21062): Implemented 2 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 49 warnings
    Info: Peak virtual memory: 562 megabytes
    Info: Processing ended: Thu Dec 10 23:14:09 2015
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in M:/finalExam/WRAPPER_EXAMIII/output_files/WRAPPER_EXAM_III.map.smsg.


