\doxysection{st\+RCC\+\_\+t Struct Reference}
\hypertarget{structst_r_c_c__t}{}\label{structst_r_c_c__t}\index{stRCC\_t@{stRCC\_t}}


RCC (Reset and Clock Control) Register Map.  


\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{structst_r_c_c__t_a07e7dc6c28bc00c7baf3531357df37d7}{CR}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{structst_r_c_c__t_af0b93e1e8ed279f8d5bd029d2f04879f}{PLLCFGR}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{structst_r_c_c__t_a4a4756b31bb8f0a0ed1b97505231239e}{CFGR}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{structst_r_c_c__t_a355b49d0ba62fc14681cde1fc7b152d6}{CIR}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{structst_r_c_c__t_aeb016af8f183eb2ef10b9301c17b9f99}{AHB1\+RSTR}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{structst_r_c_c__t_a78239983020f1a832aa3d4fcfe55b492}{AHB2\+RSTR}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{structst_r_c_c__t_a13a366d764f5e4b9895324692e053186}{RESERVED\+\_\+0}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{structst_r_c_c__t_a4223c57d0482b727a5f6d0881d4164c7}{RESERVED\+\_\+1}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{structst_r_c_c__t_a5da711ac5d7ccb682886f6b213aa7705}{APB1\+RSTR}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{structst_r_c_c__t_a7decb73287881fd394871b0739e7fb75}{APB2\+RSTR}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{structst_r_c_c__t_afcac57bed5586142b46ac3855ad288e5}{RESERVED\+\_\+2}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{structst_r_c_c__t_a1a364c0428da93cf6aa233997a1fecbf}{RESERVED\+\_\+3}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{structst_r_c_c__t_a73e5296e67b743a8a965b09d5a8ec7da}{AHB1\+ENR}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{structst_r_c_c__t_a8b8c416343b045cb9a22678c221a2456}{AHB2\+ENR}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{structst_r_c_c__t_afde1e45e6571c17cda4911dec453a1bc}{RESERVED\+\_\+4}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{structst_r_c_c__t_a0c102efd507f4eb0d89897daf6ec6cb2}{RESERVED\+\_\+5}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{structst_r_c_c__t_a00155709e553be24b169c092897fbf2c}{APB1\+ENR}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{structst_r_c_c__t_a4ae4b1359450f7f5fc7cdeb6cbcba1a3}{APB2\+ENR}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{structst_r_c_c__t_ad69fc93d4780196cbc362d8697057364}{AHB1\+LPENR}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{structst_r_c_c__t_a78679c3f914bf4896b57ad015573ea2a}{AHB2\+LPENR}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{structst_r_c_c__t_a8a81c96fabae8218346015b42357dde3}{APB1\+LPENR}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{structst_r_c_c__t_a188b5d2bbd0dd752968257c077f1db07}{APB2\+LPENR}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{structst_r_c_c__t_a10287e48beec5e02d98c93a2c2ec2cb9}{BDCR}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{structst_r_c_c__t_a1c09bd3c428ec4d8983d3fff38a19b02}{CSR}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{structst_r_c_c__t_a5d4a964dddb9910b329b6d85cef69a37}{SSCGR}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{structst_r_c_c__t_a905e54d37fa9bac79aa5c706877a97a8}{PLLI2\+SCFGR}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{structst_r_c_c__t_a7e3a58d253fb54bdeff080f70bb6e7bb}{PLLSAICFGR}}
\item 
volatile uint32\+\_\+t \mbox{\hyperlink{structst_r_c_c__t_ae84107c95aa0cbdbe8327ce93a499afa}{DCKCFGR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
RCC (Reset and Clock Control) Register Map. 

\begin{DoxyParagraph}{This struct represents the register map for the RCC (Reset and Clock Control)}
module of the STM32\+F401 microcontroller. The RCC module is responsible for controlling and configuring the system and peripheral clocks.
\end{DoxyParagraph}
\begin{DoxyParagraph}{The struct contains members corresponding to various registers within the RCC}
module, each controlling different aspects of clock configuration and peripheral control. These registers include clock control, PLL configuration, clock configuration, interrupt control, peripheral reset, peripheral clock enable, low-\/power peripheral clock enable, backup domain control, clock control and status, spread spectrum clock generation, PLLI2S configuration, PLLSAI configuration, and dedicated clock configuration. 
\end{DoxyParagraph}


\doxysubsection{Member Data Documentation}
\Hypertarget{structst_r_c_c__t_a73e5296e67b743a8a965b09d5a8ec7da}\label{structst_r_c_c__t_a73e5296e67b743a8a965b09d5a8ec7da} 
\index{stRCC\_t@{stRCC\_t}!AHB1ENR@{AHB1ENR}}
\index{AHB1ENR@{AHB1ENR}!stRCC\_t@{stRCC\_t}}
\doxysubsubsection{\texorpdfstring{AHB1ENR}{AHB1ENR}}
{\footnotesize\ttfamily volatile uint32\+\_\+t st\+RCC\+\_\+t\+::\+AHB1\+ENR}

RCC AHB1 Peripheral Clock Enable Register \Hypertarget{structst_r_c_c__t_ad69fc93d4780196cbc362d8697057364}\label{structst_r_c_c__t_ad69fc93d4780196cbc362d8697057364} 
\index{stRCC\_t@{stRCC\_t}!AHB1LPENR@{AHB1LPENR}}
\index{AHB1LPENR@{AHB1LPENR}!stRCC\_t@{stRCC\_t}}
\doxysubsubsection{\texorpdfstring{AHB1LPENR}{AHB1LPENR}}
{\footnotesize\ttfamily volatile uint32\+\_\+t st\+RCC\+\_\+t\+::\+AHB1\+LPENR}

RCC AHB1 Peripheral Clock Enable in Low Power Mode Register \Hypertarget{structst_r_c_c__t_aeb016af8f183eb2ef10b9301c17b9f99}\label{structst_r_c_c__t_aeb016af8f183eb2ef10b9301c17b9f99} 
\index{stRCC\_t@{stRCC\_t}!AHB1RSTR@{AHB1RSTR}}
\index{AHB1RSTR@{AHB1RSTR}!stRCC\_t@{stRCC\_t}}
\doxysubsubsection{\texorpdfstring{AHB1RSTR}{AHB1RSTR}}
{\footnotesize\ttfamily volatile uint32\+\_\+t st\+RCC\+\_\+t\+::\+AHB1\+RSTR}

RCC AHB1 Peripheral Reset Register \Hypertarget{structst_r_c_c__t_a8b8c416343b045cb9a22678c221a2456}\label{structst_r_c_c__t_a8b8c416343b045cb9a22678c221a2456} 
\index{stRCC\_t@{stRCC\_t}!AHB2ENR@{AHB2ENR}}
\index{AHB2ENR@{AHB2ENR}!stRCC\_t@{stRCC\_t}}
\doxysubsubsection{\texorpdfstring{AHB2ENR}{AHB2ENR}}
{\footnotesize\ttfamily volatile uint32\+\_\+t st\+RCC\+\_\+t\+::\+AHB2\+ENR}

RCC AHB2 Peripheral Clock Enable Register \Hypertarget{structst_r_c_c__t_a78679c3f914bf4896b57ad015573ea2a}\label{structst_r_c_c__t_a78679c3f914bf4896b57ad015573ea2a} 
\index{stRCC\_t@{stRCC\_t}!AHB2LPENR@{AHB2LPENR}}
\index{AHB2LPENR@{AHB2LPENR}!stRCC\_t@{stRCC\_t}}
\doxysubsubsection{\texorpdfstring{AHB2LPENR}{AHB2LPENR}}
{\footnotesize\ttfamily volatile uint32\+\_\+t st\+RCC\+\_\+t\+::\+AHB2\+LPENR}

RCC AHB2 Peripheral Clock Enable in Low Power Mode Register \Hypertarget{structst_r_c_c__t_a78239983020f1a832aa3d4fcfe55b492}\label{structst_r_c_c__t_a78239983020f1a832aa3d4fcfe55b492} 
\index{stRCC\_t@{stRCC\_t}!AHB2RSTR@{AHB2RSTR}}
\index{AHB2RSTR@{AHB2RSTR}!stRCC\_t@{stRCC\_t}}
\doxysubsubsection{\texorpdfstring{AHB2RSTR}{AHB2RSTR}}
{\footnotesize\ttfamily volatile uint32\+\_\+t st\+RCC\+\_\+t\+::\+AHB2\+RSTR}

RCC AHB2 Peripheral Reset Register \Hypertarget{structst_r_c_c__t_a00155709e553be24b169c092897fbf2c}\label{structst_r_c_c__t_a00155709e553be24b169c092897fbf2c} 
\index{stRCC\_t@{stRCC\_t}!APB1ENR@{APB1ENR}}
\index{APB1ENR@{APB1ENR}!stRCC\_t@{stRCC\_t}}
\doxysubsubsection{\texorpdfstring{APB1ENR}{APB1ENR}}
{\footnotesize\ttfamily volatile uint32\+\_\+t st\+RCC\+\_\+t\+::\+APB1\+ENR}

RCC APB1 Peripheral Clock Enable Register \Hypertarget{structst_r_c_c__t_a8a81c96fabae8218346015b42357dde3}\label{structst_r_c_c__t_a8a81c96fabae8218346015b42357dde3} 
\index{stRCC\_t@{stRCC\_t}!APB1LPENR@{APB1LPENR}}
\index{APB1LPENR@{APB1LPENR}!stRCC\_t@{stRCC\_t}}
\doxysubsubsection{\texorpdfstring{APB1LPENR}{APB1LPENR}}
{\footnotesize\ttfamily volatile uint32\+\_\+t st\+RCC\+\_\+t\+::\+APB1\+LPENR}

RCC APB1 Peripheral Clock Enable in Low Power Mode Register \Hypertarget{structst_r_c_c__t_a5da711ac5d7ccb682886f6b213aa7705}\label{structst_r_c_c__t_a5da711ac5d7ccb682886f6b213aa7705} 
\index{stRCC\_t@{stRCC\_t}!APB1RSTR@{APB1RSTR}}
\index{APB1RSTR@{APB1RSTR}!stRCC\_t@{stRCC\_t}}
\doxysubsubsection{\texorpdfstring{APB1RSTR}{APB1RSTR}}
{\footnotesize\ttfamily volatile uint32\+\_\+t st\+RCC\+\_\+t\+::\+APB1\+RSTR}

RCC APB1 Peripheral Reset Register \Hypertarget{structst_r_c_c__t_a4ae4b1359450f7f5fc7cdeb6cbcba1a3}\label{structst_r_c_c__t_a4ae4b1359450f7f5fc7cdeb6cbcba1a3} 
\index{stRCC\_t@{stRCC\_t}!APB2ENR@{APB2ENR}}
\index{APB2ENR@{APB2ENR}!stRCC\_t@{stRCC\_t}}
\doxysubsubsection{\texorpdfstring{APB2ENR}{APB2ENR}}
{\footnotesize\ttfamily volatile uint32\+\_\+t st\+RCC\+\_\+t\+::\+APB2\+ENR}

RCC APB2 Peripheral Clock Enable Register \Hypertarget{structst_r_c_c__t_a188b5d2bbd0dd752968257c077f1db07}\label{structst_r_c_c__t_a188b5d2bbd0dd752968257c077f1db07} 
\index{stRCC\_t@{stRCC\_t}!APB2LPENR@{APB2LPENR}}
\index{APB2LPENR@{APB2LPENR}!stRCC\_t@{stRCC\_t}}
\doxysubsubsection{\texorpdfstring{APB2LPENR}{APB2LPENR}}
{\footnotesize\ttfamily volatile uint32\+\_\+t st\+RCC\+\_\+t\+::\+APB2\+LPENR}

RCC APB2 Peripheral Clock Enable in Low Power Mode Register \Hypertarget{structst_r_c_c__t_a7decb73287881fd394871b0739e7fb75}\label{structst_r_c_c__t_a7decb73287881fd394871b0739e7fb75} 
\index{stRCC\_t@{stRCC\_t}!APB2RSTR@{APB2RSTR}}
\index{APB2RSTR@{APB2RSTR}!stRCC\_t@{stRCC\_t}}
\doxysubsubsection{\texorpdfstring{APB2RSTR}{APB2RSTR}}
{\footnotesize\ttfamily volatile uint32\+\_\+t st\+RCC\+\_\+t\+::\+APB2\+RSTR}

RCC APB2 Peripheral Reset Register \Hypertarget{structst_r_c_c__t_a10287e48beec5e02d98c93a2c2ec2cb9}\label{structst_r_c_c__t_a10287e48beec5e02d98c93a2c2ec2cb9} 
\index{stRCC\_t@{stRCC\_t}!BDCR@{BDCR}}
\index{BDCR@{BDCR}!stRCC\_t@{stRCC\_t}}
\doxysubsubsection{\texorpdfstring{BDCR}{BDCR}}
{\footnotesize\ttfamily volatile uint32\+\_\+t st\+RCC\+\_\+t\+::\+BDCR}

RCC Backup Domain Control Register \Hypertarget{structst_r_c_c__t_a4a4756b31bb8f0a0ed1b97505231239e}\label{structst_r_c_c__t_a4a4756b31bb8f0a0ed1b97505231239e} 
\index{stRCC\_t@{stRCC\_t}!CFGR@{CFGR}}
\index{CFGR@{CFGR}!stRCC\_t@{stRCC\_t}}
\doxysubsubsection{\texorpdfstring{CFGR}{CFGR}}
{\footnotesize\ttfamily volatile uint32\+\_\+t st\+RCC\+\_\+t\+::\+CFGR}

RCC Clock Configuration Register \Hypertarget{structst_r_c_c__t_a355b49d0ba62fc14681cde1fc7b152d6}\label{structst_r_c_c__t_a355b49d0ba62fc14681cde1fc7b152d6} 
\index{stRCC\_t@{stRCC\_t}!CIR@{CIR}}
\index{CIR@{CIR}!stRCC\_t@{stRCC\_t}}
\doxysubsubsection{\texorpdfstring{CIR}{CIR}}
{\footnotesize\ttfamily volatile uint32\+\_\+t st\+RCC\+\_\+t\+::\+CIR}

RCC Clock Interrupt Register \Hypertarget{structst_r_c_c__t_a07e7dc6c28bc00c7baf3531357df37d7}\label{structst_r_c_c__t_a07e7dc6c28bc00c7baf3531357df37d7} 
\index{stRCC\_t@{stRCC\_t}!CR@{CR}}
\index{CR@{CR}!stRCC\_t@{stRCC\_t}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily volatile uint32\+\_\+t st\+RCC\+\_\+t\+::\+CR}

RCC Clock Control Register \Hypertarget{structst_r_c_c__t_a1c09bd3c428ec4d8983d3fff38a19b02}\label{structst_r_c_c__t_a1c09bd3c428ec4d8983d3fff38a19b02} 
\index{stRCC\_t@{stRCC\_t}!CSR@{CSR}}
\index{CSR@{CSR}!stRCC\_t@{stRCC\_t}}
\doxysubsubsection{\texorpdfstring{CSR}{CSR}}
{\footnotesize\ttfamily volatile uint32\+\_\+t st\+RCC\+\_\+t\+::\+CSR}

RCC Clock Control \& Status Register \Hypertarget{structst_r_c_c__t_ae84107c95aa0cbdbe8327ce93a499afa}\label{structst_r_c_c__t_ae84107c95aa0cbdbe8327ce93a499afa} 
\index{stRCC\_t@{stRCC\_t}!DCKCFGR@{DCKCFGR}}
\index{DCKCFGR@{DCKCFGR}!stRCC\_t@{stRCC\_t}}
\doxysubsubsection{\texorpdfstring{DCKCFGR}{DCKCFGR}}
{\footnotesize\ttfamily volatile uint32\+\_\+t st\+RCC\+\_\+t\+::\+DCKCFGR}

RCC Dedicated Clock Configuration Register \Hypertarget{structst_r_c_c__t_af0b93e1e8ed279f8d5bd029d2f04879f}\label{structst_r_c_c__t_af0b93e1e8ed279f8d5bd029d2f04879f} 
\index{stRCC\_t@{stRCC\_t}!PLLCFGR@{PLLCFGR}}
\index{PLLCFGR@{PLLCFGR}!stRCC\_t@{stRCC\_t}}
\doxysubsubsection{\texorpdfstring{PLLCFGR}{PLLCFGR}}
{\footnotesize\ttfamily volatile uint32\+\_\+t st\+RCC\+\_\+t\+::\+PLLCFGR}

RCC PLL Configuration Register \Hypertarget{structst_r_c_c__t_a905e54d37fa9bac79aa5c706877a97a8}\label{structst_r_c_c__t_a905e54d37fa9bac79aa5c706877a97a8} 
\index{stRCC\_t@{stRCC\_t}!PLLI2SCFGR@{PLLI2SCFGR}}
\index{PLLI2SCFGR@{PLLI2SCFGR}!stRCC\_t@{stRCC\_t}}
\doxysubsubsection{\texorpdfstring{PLLI2SCFGR}{PLLI2SCFGR}}
{\footnotesize\ttfamily volatile uint32\+\_\+t st\+RCC\+\_\+t\+::\+PLLI2\+SCFGR}

RCC PLLI2S Configuration Register \Hypertarget{structst_r_c_c__t_a7e3a58d253fb54bdeff080f70bb6e7bb}\label{structst_r_c_c__t_a7e3a58d253fb54bdeff080f70bb6e7bb} 
\index{stRCC\_t@{stRCC\_t}!PLLSAICFGR@{PLLSAICFGR}}
\index{PLLSAICFGR@{PLLSAICFGR}!stRCC\_t@{stRCC\_t}}
\doxysubsubsection{\texorpdfstring{PLLSAICFGR}{PLLSAICFGR}}
{\footnotesize\ttfamily volatile uint32\+\_\+t st\+RCC\+\_\+t\+::\+PLLSAICFGR}

RCC PLLSAI Configuration Register \Hypertarget{structst_r_c_c__t_a13a366d764f5e4b9895324692e053186}\label{structst_r_c_c__t_a13a366d764f5e4b9895324692e053186} 
\index{stRCC\_t@{stRCC\_t}!RESERVED\_0@{RESERVED\_0}}
\index{RESERVED\_0@{RESERVED\_0}!stRCC\_t@{stRCC\_t}}
\doxysubsubsection{\texorpdfstring{RESERVED\_0}{RESERVED\_0}}
{\footnotesize\ttfamily volatile uint32\+\_\+t st\+RCC\+\_\+t\+::\+RESERVED\+\_\+0}

Reserved \Hypertarget{structst_r_c_c__t_a4223c57d0482b727a5f6d0881d4164c7}\label{structst_r_c_c__t_a4223c57d0482b727a5f6d0881d4164c7} 
\index{stRCC\_t@{stRCC\_t}!RESERVED\_1@{RESERVED\_1}}
\index{RESERVED\_1@{RESERVED\_1}!stRCC\_t@{stRCC\_t}}
\doxysubsubsection{\texorpdfstring{RESERVED\_1}{RESERVED\_1}}
{\footnotesize\ttfamily volatile uint32\+\_\+t st\+RCC\+\_\+t\+::\+RESERVED\+\_\+1}

Reserved \Hypertarget{structst_r_c_c__t_afcac57bed5586142b46ac3855ad288e5}\label{structst_r_c_c__t_afcac57bed5586142b46ac3855ad288e5} 
\index{stRCC\_t@{stRCC\_t}!RESERVED\_2@{RESERVED\_2}}
\index{RESERVED\_2@{RESERVED\_2}!stRCC\_t@{stRCC\_t}}
\doxysubsubsection{\texorpdfstring{RESERVED\_2}{RESERVED\_2}}
{\footnotesize\ttfamily volatile uint32\+\_\+t st\+RCC\+\_\+t\+::\+RESERVED\+\_\+2}

Reserved \Hypertarget{structst_r_c_c__t_a1a364c0428da93cf6aa233997a1fecbf}\label{structst_r_c_c__t_a1a364c0428da93cf6aa233997a1fecbf} 
\index{stRCC\_t@{stRCC\_t}!RESERVED\_3@{RESERVED\_3}}
\index{RESERVED\_3@{RESERVED\_3}!stRCC\_t@{stRCC\_t}}
\doxysubsubsection{\texorpdfstring{RESERVED\_3}{RESERVED\_3}}
{\footnotesize\ttfamily volatile uint32\+\_\+t st\+RCC\+\_\+t\+::\+RESERVED\+\_\+3}

Reserved \Hypertarget{structst_r_c_c__t_afde1e45e6571c17cda4911dec453a1bc}\label{structst_r_c_c__t_afde1e45e6571c17cda4911dec453a1bc} 
\index{stRCC\_t@{stRCC\_t}!RESERVED\_4@{RESERVED\_4}}
\index{RESERVED\_4@{RESERVED\_4}!stRCC\_t@{stRCC\_t}}
\doxysubsubsection{\texorpdfstring{RESERVED\_4}{RESERVED\_4}}
{\footnotesize\ttfamily volatile uint32\+\_\+t st\+RCC\+\_\+t\+::\+RESERVED\+\_\+4}

Reserved \Hypertarget{structst_r_c_c__t_a0c102efd507f4eb0d89897daf6ec6cb2}\label{structst_r_c_c__t_a0c102efd507f4eb0d89897daf6ec6cb2} 
\index{stRCC\_t@{stRCC\_t}!RESERVED\_5@{RESERVED\_5}}
\index{RESERVED\_5@{RESERVED\_5}!stRCC\_t@{stRCC\_t}}
\doxysubsubsection{\texorpdfstring{RESERVED\_5}{RESERVED\_5}}
{\footnotesize\ttfamily volatile uint32\+\_\+t st\+RCC\+\_\+t\+::\+RESERVED\+\_\+5}

Reserved \Hypertarget{structst_r_c_c__t_a5d4a964dddb9910b329b6d85cef69a37}\label{structst_r_c_c__t_a5d4a964dddb9910b329b6d85cef69a37} 
\index{stRCC\_t@{stRCC\_t}!SSCGR@{SSCGR}}
\index{SSCGR@{SSCGR}!stRCC\_t@{stRCC\_t}}
\doxysubsubsection{\texorpdfstring{SSCGR}{SSCGR}}
{\footnotesize\ttfamily volatile uint32\+\_\+t st\+RCC\+\_\+t\+::\+SSCGR}

RCC Spread Spectrum Clock Generation Register 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+MCAL/RCC.\+c\end{DoxyCompactItemize}
