// Seed: 1093730240
module module_0 (
    input  wire id_0,
    output wire id_1,
    input  wire id_2,
    output wire id_3
);
  always @(1, posedge id_2) #1;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_3,
      id_3
  );
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input wand id_0,
    output logic id_1,
    input tri id_2,
    output tri1 id_3,
    output supply0 id_4
);
  always @(posedge -1 == id_0) begin : LABEL_0
    id_1 = -1;
  end
  module_0 modCall_1 (
      id_0,
      id_3,
      id_2,
      id_3
  );
endmodule
module module_2 (
    output wire  id_0,
    input  tri0  id_1,
    output tri0  id_2,
    output uwire id_3
);
  assign module_0.id_2 = 0;
endmodule
