# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../tema2.srcs/sources_1/new/CarryBlock.vhd" \
"../../../../tema2.srcs/sources_1/new/FullAdder.vhd" \
"../../../../tema2.srcs/sources_1/new/LookaheadAdder.vhd" \
"../../../../tema2.srcs/sim_1/new/testbench.vhd" \

# Do not sort compile order
nosort
