{mode="base_func", tc="instr_test" ,cfg="rv32mi-p-breakpoint.elf"                                                          ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32mi-p-csr.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32mi-p-illegal.elf"                                                             ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32mi-p-lh-misaligned.elf"                                                       ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32mi-p-lw-misaligned.elf"                                                       ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32mi-p-ma_addr.elf"                                                             ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32mi-p-ma_fetch.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32mi-p-mcsr.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32mi-p-sbreak.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32mi-p-scall.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32mi-p-shamt.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32mi-p-sh-misaligned.elf"                                                       ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32mi-p-sw-misaligned.elf"                                                       ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32mi-p-zicntr.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32si-p-csr.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32si-p-dirty.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32si-p-ma_fetch.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32si-p-sbreak.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32si-p-scall.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32si-p-wfi.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ua-p-amoadd_w.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ua-p-amoand_w.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ua-p-amomaxu_w.elf"                                                           ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ua-p-amomax_w.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ua-p-amominu_w.elf"                                                           ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ua-p-amomin_w.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ua-p-amoor_w.elf"                                                             ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ua-p-amoswap_w.elf"                                                           ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ua-p-amoxor_w.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ua-p-lrsc.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uc-p-rvc.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ud-p-fadd.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ud-p-fclass.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ud-p-fcmp.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ud-p-fcvt.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ud-p-fcvt_w.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ud-p-fdiv.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ud-p-fmadd.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ud-p-fmin.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ud-p-ldst.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ud-p-recoding.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uf-p-fadd.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uf-p-fclass.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uf-p-fcmp.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uf-p-fcvt.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uf-p-fcvt_w.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uf-p-fdiv.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uf-p-fmadd.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uf-p-fmin.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uf-p-ldst.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uf-p-move.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uf-p-recoding.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-p-add.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-p-addi.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-p-and.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-p-andi.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-p-auipc.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-p-beq.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-p-bge.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-p-bgeu.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-p-blt.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-p-bltu.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-p-bne.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-p-fence_i.elf"                                                             ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-p-jal.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-p-jalr.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-p-lb.elf"                                                                  ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-p-lbu.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-p-lh.elf"                                                                  ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-p-lhu.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-p-lui.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-p-lw.elf"                                                                  ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-p-ma_data.elf"                                                             ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-p-or.elf"                                                                  ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-p-ori.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-p-sb.elf"                                                                  ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-p-sh.elf"                                                                  ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-p-simple.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-p-sll.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-p-slli.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-p-slt.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-p-slti.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-p-sltiu.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-p-sltu.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-p-sra.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-p-srai.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-p-srl.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-p-srli.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-p-sub.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-p-sw.elf"                                                                  ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-p-xor.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-p-xori.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32um-p-div.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32um-p-divu.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32um-p-mul.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32um-p-mulh.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32um-p-mulhsu.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32um-p-mulhu.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32um-p-rem.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32um-p-remu.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzba-p-sh1add.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzba-p-sh2add.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzba-p-sh3add.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbb-p-andn.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbb-p-clz.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbb-p-cpop.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbb-p-ctz.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbb-p-max.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbb-p-maxu.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbb-p-min.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbb-p-minu.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbb-p-orc_b.elf"                                                             ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbb-p-orn.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbb-p-rev8.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbb-p-rol.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbb-p-ror.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbb-p-rori.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbb-p-sext_b.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbb-p-sext_h.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbb-p-xnor.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbb-p-zext_h.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbc-p-clmul.elf"                                                             ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbc-p-clmulh.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbc-p-clmulr.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbs-p-bclr.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbs-p-bclri.elf"                                                             ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbs-p-bext.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbs-p-bexti.elf"                                                             ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbs-p-binv.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbs-p-binvi.elf"                                                             ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbs-p-bset.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbs-p-bseti.elf"                                                             ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzfh-p-fadd.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzfh-p-fclass.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzfh-p-fcmp.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzfh-p-fcvt.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzfh-p-fcvt_w.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzfh-p-fdiv.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzfh-p-fmadd.elf"                                                             ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzfh-p-fmin.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzfh-p-ldst.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzfh-p-move.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzfh-p-recoding.elf"                                                          ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64mi-p-access.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64mi-p-breakpoint.elf"                                                          ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64mi-p-csr.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64mi-p-illegal.elf"                                                             ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64mi-p-ld-misaligned.elf"                                                       ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64mi-p-lh-misaligned.elf"                                                       ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64mi-p-lw-misaligned.elf"                                                       ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64mi-p-ma_addr.elf"                                                             ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64mi-p-ma_fetch.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64mi-p-mcsr.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64mi-p-sbreak.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64mi-p-scall.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64mi-p-sd-misaligned.elf"                                                       ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64mi-p-sh-misaligned.elf"                                                       ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64mi-p-sw-misaligned.elf"                                                       ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64mi-p-zicntr.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64mzicbo-p-zero.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64si-p-csr.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64si-p-dirty.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64si-p-icache-alias.elf"                                                        ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64si-p-ma_fetch.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64si-p-sbreak.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64si-p-scall.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64si-p-wfi.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ssvnapot-p-napot.elf"                                                         ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ua-p-amoadd_d.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ua-p-amoadd_w.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ua-p-amoand_d.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ua-p-amoand_w.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ua-p-amomax_d.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ua-p-amomaxu_d.elf"                                                           ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ua-p-amomaxu_w.elf"                                                           ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ua-p-amomax_w.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ua-p-amomin_d.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ua-p-amominu_d.elf"                                                           ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ua-p-amominu_w.elf"                                                           ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ua-p-amomin_w.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ua-p-amoor_d.elf"                                                             ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ua-p-amoor_w.elf"                                                             ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ua-p-amoswap_d.elf"                                                           ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ua-p-amoswap_w.elf"                                                           ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ua-p-amoxor_d.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ua-p-amoxor_w.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ua-p-lrsc.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uc-p-rvc.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ud-p-fadd.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ud-p-fclass.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ud-p-fcmp.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ud-p-fcvt.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ud-p-fcvt_w.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ud-p-fdiv.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ud-p-fmadd.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ud-p-fmin.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ud-p-ldst.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ud-p-move.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ud-p-recoding.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ud-p-structural.elf"                                                          ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uf-p-fadd.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uf-p-fclass.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uf-p-fcmp.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uf-p-fcvt.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uf-p-fcvt_w.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uf-p-fdiv.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uf-p-fmadd.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uf-p-fmin.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uf-p-ldst.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uf-p-move.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uf-p-recoding.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-add.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-addi.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-addiw.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-addw.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-and.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-andi.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-auipc.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-beq.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-bge.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-bgeu.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-blt.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-bltu.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-bne.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-fence_i.elf"                                                             ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-jal.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-jalr.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-lb.elf"                                                                  ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-lbu.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-ld.elf"                                                                  ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-lh.elf"                                                                  ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-lhu.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-lui.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-lw.elf"                                                                  ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-lwu.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-ma_data.elf"                                                             ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-or.elf"                                                                  ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-ori.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-sb.elf"                                                                  ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-sd.elf"                                                                  ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-sh.elf"                                                                  ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-simple.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-sll.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-slli.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-slliw.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-sllw.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-slt.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-slti.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-sltiu.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-sltu.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-sra.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-srai.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-sraiw.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-sraw.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-srl.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-srli.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-srliw.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-srlw.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-sub.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-subw.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-sw.elf"                                                                  ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-xor.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-p-xori.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64um-p-div.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64um-p-divu.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64um-p-divuw.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64um-p-divw.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64um-p-mul.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64um-p-mulh.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64um-p-mulhsu.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64um-p-mulhu.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64um-p-mulw.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64um-p-rem.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64um-p-remu.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64um-p-remuw.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64um-p-remw.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzba-p-add_uw.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzba-p-sh1add.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzba-p-sh1add_uw.elf"                                                         ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzba-p-sh2add.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzba-p-sh2add_uw.elf"                                                         ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzba-p-sh3add.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzba-p-sh3add_uw.elf"                                                         ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzba-p-slli_uw.elf"                                                           ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbb-p-andn.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbb-p-clz.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbb-p-clzw.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbb-p-cpop.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbb-p-cpopw.elf"                                                             ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbb-p-ctz.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbb-p-ctzw.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbb-p-max.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbb-p-maxu.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbb-p-min.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbb-p-minu.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbb-p-orc_b.elf"                                                             ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbb-p-orn.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbb-p-rev8.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbb-p-rol.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbb-p-rolw.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbb-p-ror.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbb-p-rori.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbb-p-roriw.elf"                                                             ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbb-p-rorw.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbb-p-sext_b.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbb-p-sext_h.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbb-p-xnor.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbb-p-zext_h.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbc-p-clmul.elf"                                                             ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbc-p-clmulh.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbc-p-clmulr.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbs-p-bclr.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbs-p-bclri.elf"                                                             ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbs-p-bext.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbs-p-bexti.elf"                                                             ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbs-p-binv.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbs-p-binvi.elf"                                                             ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbs-p-bset.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbs-p-bseti.elf"                                                             ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzfh-p-fadd.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzfh-p-fclass.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzfh-p-fcmp.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzfh-p-fcvt.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzfh-p-fcvt_w.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzfh-p-fdiv.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzfh-p-fmadd.elf"                                                             ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzfh-p-fmin.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzfh-p-ldst.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzfh-p-move.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzfh-p-recoding.elf"                                                          ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ua-v-amoadd_w.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ua-v-amoand_w.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ua-v-amomaxu_w.elf"                                                           ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ua-v-amomax_w.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ua-v-amominu_w.elf"                                                           ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ua-v-amomin_w.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ua-v-amoor_w.elf"                                                             ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ua-v-amoswap_w.elf"                                                           ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ua-v-amoxor_w.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ua-v-lrsc.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uc-v-rvc.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ud-v-fadd.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ud-v-fclass.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ud-v-fcmp.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ud-v-fcvt.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ud-v-fcvt_w.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ud-v-fdiv.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ud-v-fmadd.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ud-v-fmin.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ud-v-ldst.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ud-v-recoding.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uf-v-fadd.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uf-v-fclass.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uf-v-fcmp.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uf-v-fcvt.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uf-v-fcvt_w.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uf-v-fdiv.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uf-v-fmadd.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uf-v-fmin.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uf-v-ldst.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uf-v-move.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uf-v-recoding.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-v-add.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-v-addi.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-v-and.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-v-andi.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-v-auipc.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-v-beq.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-v-bge.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-v-bgeu.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-v-blt.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-v-bltu.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-v-bne.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-v-fence_i.elf"                                                             ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-v-jal.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-v-jalr.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-v-lb.elf"                                                                  ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-v-lbu.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-v-lh.elf"                                                                  ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-v-lhu.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-v-lui.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-v-lw.elf"                                                                  ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-v-ma_data.elf"                                                             ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-v-or.elf"                                                                  ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-v-ori.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-v-sb.elf"                                                                  ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-v-sh.elf"                                                                  ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-v-simple.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-v-sll.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-v-slli.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-v-slt.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-v-slti.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-v-sltiu.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-v-sltu.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-v-sra.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-v-srai.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-v-srl.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-v-srli.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-v-sub.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-v-sw.elf"                                                                  ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-v-xor.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32ui-v-xori.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32um-v-div.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32um-v-divu.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32um-v-mul.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32um-v-mulh.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32um-v-mulhsu.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32um-v-mulhu.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32um-v-rem.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32um-v-remu.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzba-v-sh1add.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzba-v-sh2add.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzba-v-sh3add.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbb-v-andn.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbb-v-clz.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbb-v-cpop.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbb-v-ctz.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbb-v-max.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbb-v-maxu.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbb-v-min.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbb-v-minu.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbb-v-orc_b.elf"                                                             ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbb-v-orn.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbb-v-rev8.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbb-v-rol.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbb-v-ror.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbb-v-rori.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbb-v-sext_b.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbb-v-sext_h.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbb-v-xnor.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbb-v-zext_h.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbc-v-clmul.elf"                                                             ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbc-v-clmulh.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbc-v-clmulr.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbs-v-bclr.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbs-v-bclri.elf"                                                             ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbs-v-bext.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbs-v-bexti.elf"                                                             ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbs-v-binv.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbs-v-binvi.elf"                                                             ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbs-v-bset.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzbs-v-bseti.elf"                                                             ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzfh-v-fadd.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzfh-v-fclass.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzfh-v-fcmp.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzfh-v-fcvt.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzfh-v-fcvt_w.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzfh-v-fdiv.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzfh-v-fmadd.elf"                                                             ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzfh-v-fmin.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzfh-v-ldst.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzfh-v-move.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv32uzfh-v-recoding.elf"                                                          ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ua-v-amoadd_d.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ua-v-amoadd_w.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ua-v-amoand_d.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ua-v-amoand_w.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ua-v-amomax_d.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ua-v-amomaxu_d.elf"                                                           ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ua-v-amomaxu_w.elf"                                                           ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ua-v-amomax_w.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ua-v-amomin_d.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ua-v-amominu_d.elf"                                                           ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ua-v-amominu_w.elf"                                                           ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ua-v-amomin_w.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ua-v-amoor_d.elf"                                                             ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ua-v-amoor_w.elf"                                                             ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ua-v-amoswap_d.elf"                                                           ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ua-v-amoswap_w.elf"                                                           ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ua-v-amoxor_d.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ua-v-amoxor_w.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ua-v-lrsc.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uc-v-rvc.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ud-v-fadd.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ud-v-fclass.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ud-v-fcmp.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ud-v-fcvt.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ud-v-fcvt_w.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ud-v-fdiv.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ud-v-fmadd.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ud-v-fmin.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ud-v-ldst.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ud-v-move.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ud-v-recoding.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ud-v-structural.elf"                                                          ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uf-v-fadd.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uf-v-fclass.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uf-v-fcmp.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uf-v-fcvt.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uf-v-fcvt_w.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uf-v-fdiv.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uf-v-fmadd.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uf-v-fmin.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uf-v-ldst.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uf-v-move.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uf-v-recoding.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-add.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-addi.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-addiw.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-addw.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-and.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-andi.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-auipc.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-beq.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-bge.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-bgeu.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-blt.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-bltu.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-bne.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-fence_i.elf"                                                             ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-jal.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-jalr.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-lb.elf"                                                                  ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-lbu.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-ld.elf"                                                                  ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-lh.elf"                                                                  ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-lhu.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-lui.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-lw.elf"                                                                  ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-lwu.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-ma_data.elf"                                                             ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-or.elf"                                                                  ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-ori.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-sb.elf"                                                                  ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-sd.elf"                                                                  ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-sh.elf"                                                                  ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-simple.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-sll.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-slli.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-slliw.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-sllw.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-slt.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-slti.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-sltiu.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-sltu.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-sra.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-srai.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-sraiw.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-sraw.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-srl.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-srli.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-srliw.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-srlw.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-sub.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-subw.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-sw.elf"                                                                  ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-xor.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64ui-v-xori.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64um-v-div.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64um-v-divu.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64um-v-divuw.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64um-v-divw.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64um-v-mul.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64um-v-mulh.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64um-v-mulhsu.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64um-v-mulhu.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64um-v-mulw.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64um-v-rem.elf"                                                                 ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64um-v-remu.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64um-v-remuw.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64um-v-remw.elf"                                                                ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzba-v-add_uw.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzba-v-sh1add.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzba-v-sh1add_uw.elf"                                                         ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzba-v-sh2add.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzba-v-sh2add_uw.elf"                                                         ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzba-v-sh3add.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzba-v-sh3add_uw.elf"                                                         ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzba-v-slli_uw.elf"                                                           ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbb-v-andn.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbb-v-clz.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbb-v-clzw.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbb-v-cpop.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbb-v-cpopw.elf"                                                             ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbb-v-ctz.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbb-v-ctzw.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbb-v-max.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbb-v-maxu.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbb-v-min.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbb-v-minu.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbb-v-orc_b.elf"                                                             ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbb-v-orn.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbb-v-rev8.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbb-v-rol.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbb-v-rolw.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbb-v-ror.elf"                                                               ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbb-v-rori.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbb-v-roriw.elf"                                                             ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbb-v-rorw.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbb-v-sext_b.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbb-v-sext_h.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbb-v-xnor.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbb-v-zext_h.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbc-v-clmul.elf"                                                             ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbc-v-clmulh.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbc-v-clmulr.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbs-v-bclr.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbs-v-bclri.elf"                                                             ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbs-v-bext.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbs-v-bexti.elf"                                                             ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbs-v-binv.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbs-v-binvi.elf"                                                             ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbs-v-bset.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzbs-v-bseti.elf"                                                             ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzfh-v-fadd.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzfh-v-fclass.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzfh-v-fcmp.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzfh-v-fcvt.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzfh-v-fcvt_w.elf"                                                            ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzfh-v-fdiv.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzfh-v-fmadd.elf"                                                             ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzfh-v-fmin.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzfh-v-ldst.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzfh-v-move.elf"                                                              ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
{mode="base_func", tc="instr_test" ,cfg="rv64uzfh-v-recoding.elf"                                                          ,num="1",fsdb="off",cov="on",cfg_dir="../tc/sequence/riscv-tests"}
