<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="pll1" module="pll1" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2023 08 23 18:07:57.149" version="5.8" type="Module" synthesis="lse" source_format="Verilog HDL">
  <Package>
		<File name="pll1.lpc" type="lpc" modified="2023 08 23 18:07:55.716"/>
		<File name="pll1.v" type="top_level_verilog" modified="2023 08 23 18:07:55.758"/>
		<File name="pll1_tmpl.v" type="template_verilog" modified="2023 08 23 18:07:55.758"/>
  </Package>
</DiamondModule>
