// Seed: 2547627103
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input tri0 id_2,
    input wand id_3,
    input tri0 id_4
    , id_18,
    output uwire id_5,
    output wor id_6,
    input uwire id_7,
    input tri0 id_8,
    input tri0 id_9,
    output uwire id_10,
    input supply1 id_11,
    output tri1 id_12,
    input supply0 id_13,
    input supply0 id_14,
    input supply0 id_15,
    output supply1 id_16
);
  wire id_19;
  wire id_20;
  wire id_21;
  assign id_16 = id_14;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    output wand id_2,
    output supply1 id_3
    , id_23,
    output supply0 id_4,
    output wand id_5,
    input tri1 id_6,
    output tri0 id_7,
    output tri id_8,
    output uwire id_9,
    inout wire id_10,
    input supply0 id_11,
    input supply0 id_12,
    output wor id_13,
    input supply0 id_14,
    input supply0 id_15,
    output wor id_16,
    input supply0 id_17,
    input tri id_18,
    output tri id_19,
    output supply0 id_20,
    output supply1 id_21
);
  wire  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ;
  module_0(
      id_14,
      id_14,
      id_11,
      id_18,
      id_10,
      id_10,
      id_13,
      id_12,
      id_15,
      id_17,
      id_10,
      id_10,
      id_4,
      id_11,
      id_10,
      id_12,
      id_5
  );
endmodule
