

================================================================
== Vitis HLS Report for 'aggr_std'
================================================================
* Date:           Thu Nov  4 13:50:51 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:10:47 MDT 2021)
* Project:        pna_hls_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.913 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    49669|    52989|  0.199 ms|  0.212 ms|  49669|  52989|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                               |                                                     |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                            Instance                           |                        Module                       |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_aggr_std_Pipeline_1_fu_32                                  |aggr_std_Pipeline_1                                  |    40002|    40002|   0.160 ms|   0.160 ms|  40002|  40002|       no|
        |grp_aggr_std_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_108_2_fu_38  |aggr_std_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_108_2  |     3206|     3206|  12.824 us|  12.824 us|   3206|   3206|       no|
        |grp_aggr_mean_fu_46                                            |aggr_mean                                            |     4907|     8227|  19.628 us|  32.908 us|   4907|   8227|       no|
        |grp_aggr_std_Pipeline_VITIS_LOOP_112_3_VITIS_LOOP_114_4_fu_62  |aggr_std_Pipeline_VITIS_LOOP_112_3_VITIS_LOOP_114_4  |     1547|     1547|   6.188 us|   6.188 us|   1547|   1547|       no|
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|     8174|     9975|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      240|    -|
|Register             |        -|     -|       12|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|     8186|    10215|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|        2|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+
    |                            Instance                           |                        Module                       | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+
    |grp_aggr_mean_fu_46                                            |aggr_mean                                            |        0|   0|  5550|  4790|    0|
    |grp_aggr_std_Pipeline_1_fu_32                                  |aggr_std_Pipeline_1                                  |        0|   0|    18|    63|    0|
    |grp_aggr_std_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_108_2_fu_38  |aggr_std_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_108_2  |        0|   0|   190|   221|    0|
    |grp_aggr_std_Pipeline_VITIS_LOOP_112_3_VITIS_LOOP_114_4_fu_62  |aggr_std_Pipeline_VITIS_LOOP_112_3_VITIS_LOOP_114_4  |        0|   0|  2251|  4852|    0|
    |mul_32s_32s_48_2_1_U57                                         |mul_32s_32s_48_2_1                                   |        0|   3|   165|    49|    0|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+
    |Total                                                          |                                                     |        0|   3|  8174|  9975|    0|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  49|          9|    1|          9|
    |grp_fu_70_ce        |  14|          3|    1|          3|
    |grp_fu_70_p0        |  14|          3|   32|         96|
    |grp_fu_70_p1        |  14|          3|   32|         96|
    |out_3_V_address0    |  14|          3|   16|         48|
    |out_3_V_address1    |  14|          3|   16|         48|
    |out_3_V_ce0         |  14|          3|    1|          3|
    |out_3_V_ce1         |  14|          3|    1|          3|
    |out_3_V_d1          |  14|          3|   32|         96|
    |out_3_V_we1         |  14|          3|    1|          3|
    |ssquare_V_address1  |  14|          3|   16|         48|
    |ssquare_V_ce0       |   9|          2|    1|          2|
    |ssquare_V_ce1       |  14|          3|    1|          3|
    |ssquare_V_d1        |  14|          3|   32|         96|
    |ssquare_V_we1       |  14|          3|    1|          3|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 240|         50|  184|        557|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |                                    Name                                    | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                   |  8|   0|    8|          0|
    |grp_aggr_mean_fu_46_ap_start_reg                                            |  1|   0|    1|          0|
    |grp_aggr_std_Pipeline_1_fu_32_ap_start_reg                                  |  1|   0|    1|          0|
    |grp_aggr_std_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_108_2_fu_38_ap_start_reg  |  1|   0|    1|          0|
    |grp_aggr_std_Pipeline_VITIS_LOOP_112_3_VITIS_LOOP_114_4_fu_62_ap_start_reg  |  1|   0|    1|          0|
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                       | 12|   0|   12|          0|
    +----------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|      aggr_std|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|      aggr_std|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|      aggr_std|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|      aggr_std|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|      aggr_std|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|      aggr_std|  return value|
|ssquare_V_address0   |  out|   16|   ap_memory|     ssquare_V|         array|
|ssquare_V_ce0        |  out|    1|   ap_memory|     ssquare_V|         array|
|ssquare_V_q0         |   in|   32|   ap_memory|     ssquare_V|         array|
|ssquare_V_address1   |  out|   16|   ap_memory|     ssquare_V|         array|
|ssquare_V_ce1        |  out|    1|   ap_memory|     ssquare_V|         array|
|ssquare_V_we1        |  out|    1|   ap_memory|     ssquare_V|         array|
|ssquare_V_d1         |  out|   32|   ap_memory|     ssquare_V|         array|
|message_V_address0   |  out|   16|   ap_memory|     message_V|         array|
|message_V_ce0        |  out|    1|   ap_memory|     message_V|         array|
|message_V_q0         |   in|   32|   ap_memory|     message_V|         array|
|mean_index_address0  |  out|   16|   ap_memory|    mean_index|         array|
|mean_index_ce0       |  out|    1|   ap_memory|    mean_index|         array|
|mean_index_q0        |   in|   32|   ap_memory|    mean_index|         array|
|count_V_address0     |  out|    9|   ap_memory|       count_V|         array|
|count_V_ce0          |  out|    1|   ap_memory|       count_V|         array|
|count_V_q0           |   in|   32|   ap_memory|       count_V|         array|
|count_V_address1     |  out|    9|   ap_memory|       count_V|         array|
|count_V_ce1          |  out|    1|   ap_memory|       count_V|         array|
|count_V_we1          |  out|    1|   ap_memory|       count_V|         array|
|count_V_d1           |  out|   32|   ap_memory|       count_V|         array|
|index_buf_address0   |  out|    9|   ap_memory|     index_buf|         array|
|index_buf_ce0        |  out|    1|   ap_memory|     index_buf|         array|
|index_buf_q0         |   in|   32|   ap_memory|     index_buf|         array|
|out_3_V_address0     |  out|   16|   ap_memory|       out_3_V|         array|
|out_3_V_ce0          |  out|    1|   ap_memory|       out_3_V|         array|
|out_3_V_q0           |   in|   32|   ap_memory|       out_3_V|         array|
|out_3_V_address1     |  out|   16|   ap_memory|       out_3_V|         array|
|out_3_V_ce1          |  out|    1|   ap_memory|       out_3_V|         array|
|out_3_V_we1          |  out|    1|   ap_memory|       out_3_V|         array|
|out_3_V_d1           |  out|   32|   ap_memory|       out_3_V|         array|
|out_0_V_address0     |  out|   16|   ap_memory|       out_0_V|         array|
|out_0_V_ce0          |  out|    1|   ap_memory|       out_0_V|         array|
|out_0_V_q0           |   in|   32|   ap_memory|       out_0_V|         array|
+---------------------+-----+-----+------------+--------------+--------------+

