<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags="INTERNAL_COMPONENT=true"
   categories="" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element intel_up_avalon_audio_clks_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="5CSEMA5F31C6" />
 <parameter name="deviceFamily" value="Cyclone V" />
 <parameter name="deviceSpeedGrade" value="6" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="true" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface
   name="AUD_BCLK"
   internal="intel_up_avalon_audio_clks_0.AUD_BCLK"
   type="clock"
   dir="end">
  <port name="AUD_BCLK" internal="AUD_BCLK" />
 </interface>
 <interface
   name="AUD_LRCLK"
   internal="intel_up_avalon_audio_clks_0.AUD_LRCLK"
   type="clock"
   dir="start">
  <port name="AUD_LRCLK" internal="AUD_LRCLK" />
 </interface>
 <interface
   name="clk"
   internal="intel_up_avalon_audio_clks_0.clk"
   type="clock"
   dir="end">
  <port name="clk" internal="clk" />
 </interface>
 <interface
   name="reset"
   internal="intel_up_avalon_audio_clks_0.reset"
   type="reset"
   dir="end">
  <port name="reset" internal="reset" />
 </interface>
 <module
   name="intel_up_avalon_audio_clks_0"
   kind="intel_up_avalon_audio_clks"
   version="18.0"
   enabled="1"
   autoexport="1">
  <parameter name="AUTO_AUD_BCLK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="dw" value="24" />
 </module>
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
