// Seed: 123311659
module module_0 (
    output uwire id_0,
    input  wor   id_1
);
endmodule
macromodule module_1 #(
    parameter id_0 = 32'd86
) (
    input wor _id_0,
    output tri1 id_1,
    input tri id_2,
    input supply1 id_3,
    input supply0 id_4,
    output supply1 id_5,
    input wand id_6
);
  wire [1 : id_0] id_8;
  module_0 modCall_1 (
      id_1,
      id_6
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    output uwire id_0,
    output supply1 id_1,
    input wire id_2,
    output tri0 id_3,
    input wor id_4,
    output tri1 id_5,
    input supply1 id_6,
    output tri id_7,
    input wand id_8,
    input wire id_9,
    input wire id_10,
    input wand id_11
);
  logic id_13;
  assign id_3 = -1;
  assign id_0 = id_11;
  module_0 modCall_1 (
      id_0,
      id_11
  );
endmodule
