/* 
* ******************************************************************************
* *                                                                            *
* *                   Copyright (C) 1984-2024 Silvaco, Inc.                    *
* *                           All rights reserved.                             *
* *                                                                            *
* * The Silvaco name and the Silvaco logo are trademarks of Silvaco, Inc.      *
* * and/or its affiliates ("Silvaco"). All trademarks, logos, software marks,  *
* * and trade names (collectively, the "Marks") in this program are            *
* * proprietary to Silvaco or other respective owners that have granted        *
* * Silvaco the right and license to use such Marks. You are not permitted to  *
* * use the Marks without the prior written consent of Silvaco or such third   *
* * party that may own the Marks.                                              *
* *                                                                            *
* * This file has been provided pursuant to a license agreement containing     *
* * restrictions on its use. This file contains valuable trade secrets and     *
* * proprietary information of Silvaco and is protected by U.S. and            *
* * international laws.                                                        *
* *                                                                            *
* * The copyright notice(s) in this file do not indicate actual or intended    *
* * publication of this file.                                                  *
* *                                                                            *
* *                   Viola, 2024.0.0.C - build 202402091636                   *
* *                                                                            *
* ******************************************************************************
* 
* 
* Running on cafipdev for user Rodrigo Boesche (rodrigb).
* Local time is now Tue, 6 Aug 2024, 18:09:18.
* Main process id is 31488.
*
* Spice engine            : SmartSpice 5.5.2.C
* Liberty export type     : conditional
*
* Characterization Corner : FastFast_0p77_0
* Process                 : FastFast
* Temperature             : 0C
* Voltage                 : 0.77V
*
****************************************************************************/

library (asap7sc7p5t_RVT_FastFast_0p77_0) {

  /* Documentation Attributes */
  date                    		: "Tue, 6 Aug 2024, 18:09:18";
  revision                		: "revision 1.0";
  comment                 		: "Copyright (C) 1984-2024 Silvaco, Inc. All rights reserved.";

  /* General Attributes */
  technology              		  (cmos);
  delay_model             		: table_lookup;
  in_place_swap_mode      		: match_footprint;
  library_features        		  (report_delay_calculation,report_power_calculation);

  /* Units Attributes */
  time_unit               		: "1ns";
  leakage_power_unit      		: "1pW";
  voltage_unit            		: "1V";
  current_unit            		: "1uA";
  pulling_resistance_unit 		: "1kohm";
  capacitive_load_unit    		  (1,pf);

  /* Operation Conditions */
  nom_process             		: 1.00;
  nom_temperature         		: 0.00;
  nom_voltage             		: 0.770;

  voltage_map (VDD,0.770);
  voltage_map (VSS,0.000);

  define(process_corner, operating_conditions, string);
  operating_conditions (FastFast_0p77_0) {
    process_corner	: "FastFast";
    process       	: 1.00;
    voltage       	: 0.770;
    temperature   	: 0.00;
    tree_type     	: balanced_tree;
  }
  default_operating_conditions : FastFast_0p77_0;

  /* Threshold Definitions */
  slew_lower_threshold_pct_fall 	: 30.00 ;
  slew_lower_threshold_pct_rise 	: 30.00 ;
  slew_upper_threshold_pct_fall 	: 70.00 ;
  slew_upper_threshold_pct_rise 	: 70.00 ;
  slew_derate_from_library      	: 0.50 ;
  input_threshold_pct_fall      	: 50.00 ;
  input_threshold_pct_rise      	: 50.00 ;
  output_threshold_pct_fall     	: 50.00 ;
  output_threshold_pct_rise     	: 50.00 ;
  default_leakage_power_density 	: 0.00 ;
  default_cell_leakage_power    	: 0.00 ;

  /* Default Pin Attributes */
  default_inout_pin_cap       		: 1.000000;
  default_input_pin_cap       		: 1.000000;
  default_output_pin_cap      		: 0.000000;
  default_fanout_load         		: 1.000000;
  default_max_transition      		: 0.320000;

  define(drive_strength, cell, float);
  define(ng_base_cell, cell, string);
  define(ng_basename, cell, string);
  define(ng_build_equation, cell, string);
  define(ng_nominal_skew, cell, float);
  define(ng_nominal_strength, cell, float);
  define(ng_variant_type, cell, string);

  /* Model Cards Information
   * /main/foundry/asu/asap7/source/asap7PDK_r1p7/models/hspice//7nm_FF.pm
   *  Last Modified: Mon Mar 20 10:31:34 2023
   */

  /* Silvaco Characterization Settings */
  define_group(char_settings, library);
  define_group(char_settings, cell);
  define(add_pin_cap_to_lut_indexes, char_settings, boolean);
  define(spice_version, char_settings, string);
  define(constrained_measure_capacitance, char_settings, string);
  define(input_slope_fall_level, char_settings, string);
  define(input_slope_fall_time, char_settings, string);
  define(input_slope_rise_level, char_settings, string);
  define(input_slope_rise_time, char_settings, string);
  define(power_integration_threshold, char_settings, string);
  define(arc_sensitization_reduction_threshold, char_settings, integer);
  define(bisect_targ, char_settings, string);
  define(bisect_targ_err, char_settings, string);
  define(bisection_itr_cnt, char_settings, integer);
  define(clear_preset_pw_char_settings, char_settings, string);
  define(delay, char_settings, string);
  define(enable_comb_hidden_power, char_settings, boolean);
  define(enable_comb_leakage, char_settings, boolean);
  define(enable_comb_onehot_daat_timing_power, char_settings, boolean);
  define(enable_comb_onehot_ts_timing_power, char_settings, boolean);
  define(enable_comb_timing_power, char_settings, boolean);
  define(enable_comb_tristate, char_settings, boolean);
  define(enable_hot_setup_gated, char_settings, boolean);
  define(enable_pulse_width, char_settings, boolean);
  define(enable_recovery_removal, char_settings, boolean);
  define(enable_seq_hidden_power, char_settings, boolean);
  define(enable_seq_input_cap, char_settings, boolean);
  define(enable_seq_leakage, char_settings, boolean);
  define(enable_seq_timing_power, char_settings, boolean);
  define(enable_setup_hold, char_settings, boolean);
  define(export_conditional_constrained_timing, char_settings, boolean);
  define(headroom, char_settings, string);
  define(max_no_of_hidden_power_states, char_settings, integer);
  define(max_no_of_state_dependent_leakage_states_in_export, char_settings, integer);
  define(nldm_input_cap_method, char_settings, integer);
  define(nldm_input_cap_rel_target_fall, char_settings, string);
  define(nldm_input_cap_rel_target_rise, char_settings, string);
  define(nldm_input_cap_rel_trigger_fall, char_settings, string);
  define(nldm_input_cap_rel_trigger_rise, char_settings, string);
  define(random_state_dependent_leakage_amount, char_settings, integer);
  define(random_state_dependent_leakage_select, char_settings, boolean);
  define(ripple_targ, char_settings, string);
  define(ripple_targ_err, char_settings, string);
  define(sensitization_timing_power, char_settings, string);
  define(subtract_switching_power_method, char_settings, string);
  define(tran_based_leakage_pw, char_settings, string);
  define(tran_based_leakage_step_size, char_settings, string);
  define(tristate_pulling_resistance_scaling, char_settings, string);
  define(use_bisect_targ_as_abs_value, char_settings, boolean);
  define(use_pwl_supplies_for_cmb, char_settings, boolean);
  define(use_pwl_supplies_for_seq, char_settings, boolean);
  define(worst_case_settling_time, char_settings, string);
  define(accuracy_leak_tran, char_settings, string);
  define(accuracy_opt, char_settings, string);
  define(accuracy_tran, char_settings, string);
  define(ccs_timing, char_settings, boolean);
  define(custom_step_size_leak_tran, char_settings, string);
  define(custom_step_size_opt, char_settings, string);
  define(custom_step_size_tran, char_settings, string);
  define(ecsm_timing, char_settings, boolean);
  define(enable_3d_power, char_settings, boolean);
  define(enable_3d_timing, char_settings, boolean);
  define(modelcards_md5, char_settings, string);
  define(omit_dont_care_from_sensitization, char_settings, boolean);
  define(spice_tool, char_settings, string);
  define(bisection_hspice_options, char_settings, string);
  define(bisection_spectre_tolerance, char_settings, string);
  define(custom, char_settings, string);

  char_settings("export_liberty_template") {
	add_pin_cap_to_lut_indexes : "true";
  }

  char_settings("spice_execution_template") {
	spice_version : "5.5.2.C";
  }

  char_settings("spice_lookup_tables_template") {
	constrained_measure_capacitance : "min";
	input_slope_fall_level : "";
	input_slope_fall_time : "";
	input_slope_rise_level : "";
	input_slope_rise_time : "";
	power_integration_threshold : "90";
  }

  char_settings("spice_measure_template") {
	arc_sensitization_reduction_threshold : 4;
	bisect_targ : "0.05";
	bisect_targ_err : "0.001";
	bisection_itr_cnt : 20;
	clear_preset_pw_char_settings : "0,1";
	delay : "3e-09";
	enable_comb_hidden_power : "true";
	enable_comb_leakage : "true";
	enable_comb_onehot_daat_timing_power : "true";
	enable_comb_onehot_ts_timing_power : "false";
	enable_comb_timing_power : "true";
	enable_comb_tristate : "true";
	enable_hot_setup_gated : "false";
	enable_pulse_width : "false";
	enable_recovery_removal : "true";
	enable_seq_hidden_power : "true";
	enable_seq_input_cap : "true";
	enable_seq_leakage : "true";
	enable_seq_timing_power : "true";
	enable_setup_hold : "true";
	export_conditional_constrained_timing : "false";
	headroom : "1e-09";
	max_no_of_hidden_power_states : 32;
	max_no_of_state_dependent_leakage_states_in_export : 1600;
	nldm_input_cap_method : 2;
	nldm_input_cap_rel_target_fall : "50";
	nldm_input_cap_rel_target_rise : "50";
	nldm_input_cap_rel_trigger_fall : "99";
	nldm_input_cap_rel_trigger_rise : "1";
	random_state_dependent_leakage_amount : 512;
	random_state_dependent_leakage_select : "true";
	ripple_targ : "0.1";
	ripple_targ_err : "0.025";
	sensitization_timing_power : "state_binning";
	subtract_switching_power_method : "rise_cycle";
	tran_based_leakage_pw : "0.005";
	tran_based_leakage_step_size : "tPW/100";
	tristate_pulling_resistance_scaling : "20";
	use_bisect_targ_as_abs_value : "false";
	use_pwl_supplies_for_cmb : "false";
	use_pwl_supplies_for_seq : "false";
	worst_case_settling_time : "1e-08";
  }

  char_settings("spice_template") {
	accuracy_leak_tran : "standard";
	accuracy_opt : "high";
	accuracy_tran : "high";
	ccs_timing : "false";
	custom_step_size_leak_tran : "0.5*tST";
	custom_step_size_opt : "10 ps";
	custom_step_size_tran : "1 ps";
	ecsm_timing : "false";
	enable_3d_power : "false";
	enable_3d_timing : "false";
	modelcards_md5 : "7nm_FF.pm,2e1bec30bd492e57dca63566ef209798";
	omit_dont_care_from_sensitization : "true";
	spice_tool : "Smartspice";
  }

  char_settings("spice_user_string_template") {
	bisection_hspice_options : "relin=10m relout=BISECT_TARG_ERR itropt=BISECT_ITR_CNT";
	bisection_spectre_tolerance : "tol = 10e-15";
	custom : "";
  }


  char_config() {
	internal_power_calculation : exclude_switching_on_rise;
	driver_waveform (all, "input_driver:rise");
	driver_waveform_rise : "input_driver:rise";
	driver_waveform_fall : "input_driver:fall";
	default_value_selection_method (all, max);
	default_value_selection_method (capacitance, average);
	capacitance_voltage_lower_threshold_pct_fall : 50.000000;
	capacitance_voltage_upper_threshold_pct_fall : 99.000000;
	capacitance_voltage_lower_threshold_pct_rise : 1.000000;
	capacitance_voltage_upper_threshold_pct_rise : 50.000000;
  }

  lu_table_template(waveform_template) {
	variable_1 : input_net_transition;
	variable_2 : normalized_voltage;
	index_1 ("0.1, 0.2, 0.3, 0.4, 0.5, 0.6, 0.7, 0.8, 0.9, 1.0");
	index_2 ("0.1, 0.2, 0.3, 0.4, 0.5, 0.6, 0.7, 0.8, 0.9, 1.0");
  }

  normalized_driver_waveform (waveform_template) {
	driver_waveform_name : "input_driver:rise";
	index_1 ("0.000500, 0.003906, 0.007812, 0.015625, 0.031250, 0.062500, 0.125000, 0.250000");
	index_2 ("0, 1");
	values ( \
	  "0.000000, 0.000500", \
	  "0.000000, 0.003906", \
	  "0.000000, 0.007812", \
	  "0.000000, 0.015625", \
	  "0.000000, 0.031250", \
	  "0.000000, 0.062500", \
	  "0.000000, 0.125000", \
	  "0.000000, 0.250000" \
	);
  }

  normalized_driver_waveform (waveform_template) {
	driver_waveform_name : "input_driver:fall";
	index_1 ("0.000500, 0.003906, 0.007812, 0.015625, 0.031250, 0.062500, 0.125000, 0.250000");
	index_2 ("0, 1");
	values ( \
	  "0.000000, 0.000500", \
	  "0.000000, 0.003906", \
	  "0.000000, 0.007812", \
	  "0.000000, 0.015625", \
	  "0.000000, 0.031250", \
	  "0.000000, 0.062500", \
	  "0.000000, 0.125000", \
	  "0.000000, 0.250000" \
	);
  }

  normalized_driver_waveform (waveform_template) {
	index_1 ("0.000500, 0.003906, 0.007812, 0.015625, 0.031250, 0.062500, 0.125000, 0.250000");
	index_2 ("0, 1");
	values ( \
	  "0.000000, 0.000500", \
	  "0.000000, 0.003906", \
	  "0.000000, 0.007812", \
	  "0.000000, 0.015625", \
	  "0.000000, 0.031250", \
	  "0.000000, 0.062500", \
	  "0.000000, 0.125000", \
	  "0.000000, 0.250000" \
	);
  }



  power_lut_template (Hidden_power_clock_fall_7) {
	variable_1 : input_transition_time;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Hidden_power_clock_rise_7) {
	variable_1 : input_transition_time;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Hidden_power_data_fall_7) {
	variable_1 : input_transition_time;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Hidden_power_data_rise_7) {
	variable_1 : input_transition_time;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Hidden_power_set_reset_fall_7) {
	variable_1 : input_transition_time;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Hidden_power_set_reset_rise_7) {
	variable_1 : input_transition_time;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Hold_fall_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Hold_fall_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Hold_rise_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Hold_rise_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  power_lut_template (Power_clock_fall_7_7) {
	variable_1 : input_transition_time;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Power_clock_rise_7_7) {
	variable_1 : input_transition_time;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Power_data_fall_7_7) {
	variable_1 : input_transition_time;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Power_data_rise_7_7) {
	variable_1 : input_transition_time;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Power_set_reset_fall_7_7) {
	variable_1 : input_transition_time;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Power_set_reset_rise_7_7) {
	variable_1 : input_transition_time;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Pulse_width_clock_fall_4) {
	variable_1 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Pulse_width_clock_rise_4) {
	variable_1 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Pulse_width_set_reset_fall_4) {
	variable_1 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Pulse_width_set_reset_rise_4) {
	variable_1 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Recovery_fall_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Recovery_fall_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Recovery_rise_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Recovery_rise_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Removal_fall_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Removal_fall_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Removal_rise_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Removal_rise_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Setup_fall_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Setup_fall_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Setup_rise_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Setup_rise_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_hold_fall_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_hold_fall_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_hold_rise_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_hold_rise_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_setup_fall_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_setup_fall_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_setup_rise_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_setup_rise_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Timing_clock_fall_7_7) {
	variable_1 : input_net_transition;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Timing_clock_rise_7_7) {
	variable_1 : input_net_transition;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Timing_data_fall_7_7) {
	variable_1 : input_net_transition;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Timing_data_rise_7_7) {
	variable_1 : input_net_transition;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Timing_set_reset_fall_7_7) {
	variable_1 : input_net_transition;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Timing_set_reset_rise_7_7) {
	variable_1 : input_net_transition;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Tristate_disable_fall_7) {
	variable_1 : input_net_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Tristate_disable_rise_7) {
	variable_1 : input_net_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  /******************************************************************************************
   Module          	: C2MOS
   Cell Description	: Pos. edge D-Flip-Flop with drive strength X1
  *******************************************************************************************/

  cell (C2MOS) {

	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		power_down_function	: "(!VDD | VSS)";
	}

	drive_strength	: 1;

	area               	: 0.364500;
	pg_pin(VDD) {
		voltage_name : VDD;
		pg_type      : primary_power;
	}
	pg_pin(VSS) {
		voltage_name : VSS;
		pg_type      : primary_ground;
	}

	leakage_power () {
		related_pg_pin : "VDD";
		value          : 152.490935;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & !Q";
		value          : 145.762597;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & Q";
		value          : 184.145051;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & !Q";
		value          : 128.681062;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & Q";
		value          : 158.129624;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & !Q";
		value          : 139.699560;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & Q";
		value          : 160.120570;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & !Q";
		value          : 154.884959;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & Q";
		value          : 148.504062;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & Q";
		value          : 0.000000;
	}

	pin (D) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		capacitance		: 0.000320;
		fall_capacitance	: 0.000313;
		rise_capacitance	: 0.000328;

		timing () {

			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Hold_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.000962,0.008418,0.010966,0.013455", \
				        "-0.009281,-0.000997,0.002938,0.006959", \
				        "-0.015270,-0.007947,-0.003869,0.000828", \
				        "-0.024755,-0.018606,-0.014856,-0.009681");
			}
			rise_constraint(Hold_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.002075,-0.001402,-0.001782,-0.003180", \
				        "-0.008215,-0.004996,-0.004799,-0.005739", \
				        "-0.009535,-0.006180,-0.006003,-0.007002", \
				        "-0.009268,-0.005925,-0.005873,-0.007135");
			}
		}

		timing () {

			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Setup_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.001492,0.001909,0.004142,0.008021", \
				        "0.015044,0.006422,0.003001,0.017872", \
				        "0.022746,0.014063,0.010342,0.021859", \
				        "0.034757,0.025741,0.021834,0.017819");
			}
			rise_constraint(Setup_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.003541,0.001925,0.002017,0.003021", \
				        "0.010645,0.005645,0.005044,0.005581", \
				        "0.012698,0.006983,0.006310,0.006801", \
				        "0.013603,0.007064,0.006340,0.006988");
			}
		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000380,0.000365,0.000373,0.000407,0.000498,0.000697,0.001109");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000159,0.000145,0.000152,0.000184,0.000271,0.000468,0.000878");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000378,0.000364,0.000371,0.000406,0.000497,0.000696,0.001108");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000153,0.000139,0.000146,0.000178,0.000266,0.000462,0.000872");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000101,0.000096,0.000096,0.000096,0.000096,0.000096,0.000095");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000001,-0.000001,-0.000001,-0.000001,-0.000001,-0.000001,-0.000001");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000093,0.000093,0.000093,0.000094,0.000094,0.000094,0.000094");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000002,-0.000002,-0.000002,-0.000002,-0.000002,-0.000002,-0.000002");
			}

		}
	}

	pin (CLK) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		clock   		: true;
		capacitance		: 0.000210;
		fall_capacitance	: 0.000208;
		rise_capacitance	: 0.000211;

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000370,0.000357,0.000359,0.000373,0.000409,0.000487,0.000653");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000163,0.000149,0.000149,0.000159,0.000189,0.000261,0.000420");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000574,0.000561,0.000562,0.000576,0.000611,0.000690,0.000854");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000523,0.000508,0.000508,0.000521,0.000557,0.000642,0.000817");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000358,0.000345,0.000347,0.000362,0.000398,0.000475,0.000643");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000168,0.000158,0.000158,0.000167,0.000196,0.000266,0.000425");
			}

		}
	}

	pin (Q) {
		direction		: output;
		output_voltage		: default_VDD_VSS_output;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		max_capacitance		: 0.063330;
		function		: "IQ";
		power_down_function	: "(!VDD | VSS)";

		timing () {

			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;

			cell_fall(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.016977,0.025679,0.032982,0.047461,0.076508,0.134609,0.250530", \
				        "0.018592,0.027300,0.034596,0.049039,0.077963,0.135730,0.251246", \
				        "0.019964,0.028671,0.035968,0.050417,0.079377,0.137239,0.252520", \
				        "0.021777,0.030480,0.037767,0.052242,0.081225,0.139110,0.255100", \
				        "0.024030,0.032739,0.040031,0.054479,0.083430,0.141350,0.256942", \
				        "0.026625,0.035326,0.042639,0.057110,0.085847,0.143625,0.260039", \
				        "0.029038,0.037754,0.045041,0.059512,0.088426,0.145971,0.261617");
			}
			cell_rise(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.014764,0.024010,0.032234,0.048598,0.081281,0.146562,0.277169", \
				        "0.016446,0.025701,0.033924,0.050287,0.083059,0.148603,0.279474", \
				        "0.018095,0.027347,0.035567,0.051957,0.084741,0.149951,0.280438", \
				        "0.020293,0.029545,0.037781,0.054167,0.086903,0.151967,0.282551", \
				        "0.023163,0.032416,0.040622,0.056965,0.089705,0.155053,0.285823", \
				        "0.026619,0.035870,0.044095,0.060467,0.093006,0.158563,0.289142", \
				        "0.030277,0.039528,0.047747,0.064137,0.096815,0.161817,0.292254");
			}
			fall_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.002248,0.014116,0.026933,0.053030,0.105606,0.210777,0.420405", \
				        "0.002251,0.014140,0.026855,0.052974,0.105437,0.209803,0.418420", \
				        "0.002250,0.014137,0.026859,0.052947,0.105521,0.210046,0.418436", \
				        "0.002242,0.014136,0.026907,0.052922,0.105641,0.210600,0.420187", \
				        "0.002250,0.014142,0.026875,0.052898,0.105476,0.210486,0.418994", \
				        "0.002248,0.014106,0.026932,0.053067,0.104711,0.209695,0.420311", \
				        "0.002256,0.014140,0.026925,0.052933,0.105296,0.209150,0.419223");
			}
			rise_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.002283,0.016587,0.032281,0.063778,0.126457,0.251342,0.502027", \
				        "0.002299,0.016652,0.032292,0.063403,0.126589,0.252870,0.504672", \
				        "0.002286,0.016640,0.032296,0.063809,0.126749,0.251549,0.501788", \
				        "0.002291,0.016620,0.032155,0.063802,0.126698,0.251367,0.501539", \
				        "0.002298,0.016655,0.032222,0.063611,0.126665,0.251661,0.503141", \
				        "0.002307,0.016656,0.032291,0.063388,0.126137,0.252745,0.503419", \
				        "0.002337,0.016650,0.032163,0.063760,0.126307,0.251320,0.503079");
			}
		}

		internal_power () {

			related_pin	         : "CLK";
			related_pg_pin : "VDD";
			fall_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000369,0.000461,0.000468,0.000472,0.000475,0.000476,0.000477", \
				        "0.000355,0.000447,0.000454,0.000458,0.000460,0.000461,0.000462", \
				        "0.000353,0.000447,0.000452,0.000456,0.000459,0.000460,0.000461", \
				        "0.000364,0.000455,0.000462,0.000466,0.000469,0.000470,0.000470", \
				        "0.000395,0.000485,0.000493,0.000496,0.000498,0.000502,0.000501", \
				        "0.000468,0.000561,0.000566,0.000569,0.000572,0.000572,0.000573", \
				        "0.000603,0.000714,0.000726,0.000733,0.000730,0.000734,0.000733");
			}
			rise_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000364,0.000450,0.000457,0.000471,0.000495,0.000534,0.000599", \
				        "0.000353,0.000439,0.000450,0.000463,0.000486,0.000499,0.000536", \
				        "0.000352,0.000437,0.000447,0.000456,0.000483,0.000517,0.000591", \
				        "0.000360,0.000447,0.000456,0.000464,0.000488,0.000533,0.000603", \
				        "0.000391,0.000476,0.000482,0.000497,0.000515,0.000550,0.000629", \
				        "0.000461,0.000544,0.000554,0.000559,0.000571,0.000585,0.000693", \
				        "0.000598,0.000701,0.000713,0.000720,0.000742,0.000754,0.000829");
			}
		}
	}

  }


  /******************************************************************************************
   Module          	: mC2MOS_ASAP7
   Cell Description	: Pos. edge D-Flip-Flop with drive strength X1
  *******************************************************************************************/

  cell (mC2MOS_ASAP7) {

	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		power_down_function	: "(!VDD | VSS)";
	}

	drive_strength	: 1;

	area               	: 0.364500;
	pg_pin(VDD) {
		voltage_name : VDD;
		pg_type      : primary_power;
	}
	pg_pin(VSS) {
		voltage_name : VSS;
		pg_type      : primary_ground;
	}

	leakage_power () {
		related_pg_pin : "VDD";
		value          : 150.629370;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & !Q";
		value          : 143.760503;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & Q";
		value          : 189.263534;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & !Q";
		value          : 143.758850;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & Q";
		value          : 164.801641;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & !Q";
		value          : 133.548538;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & Q";
		value          : 146.392237;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & !Q";
		value          : 148.733896;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & Q";
		value          : 134.775764;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & Q";
		value          : 0.000000;
	}

	pin (D) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		capacitance		: 0.000513;
		fall_capacitance	: 0.000498;
		rise_capacitance	: 0.000528;

		timing () {

			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Hold_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.006823,0.017718,0.022954,0.029077", \
				        "-0.004098,0.009522,0.016505,0.024213", \
				        "-0.010523,0.003696,0.012298,0.021707", \
				        "-0.020215,-0.006228,0.004493,0.016977");
			}
			rise_constraint(Hold_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.002504,0.001506,0.002865,0.003608", \
				        "-0.010191,-0.004311,-0.002704,-0.001715", \
				        "-0.012607,-0.006498,-0.004763,-0.003553", \
				        "-0.014320,-0.008262,-0.006699,-0.005773");
			}
		}

		timing () {

			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Setup_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.001301,-0.011240,-0.017112,-0.023782", \
				        "0.018304,0.005342,-0.001965,-0.010921", \
				        "0.028585,0.015287,0.007851,-0.001795", \
				        "0.044095,0.030234,0.022584,0.012111");
			}
			rise_constraint(Setup_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.007051,0.001274,-0.000273,-0.001520", \
				        "0.017202,0.008270,0.006002,0.004347", \
				        "0.021178,0.011317,0.008609,0.006479", \
				        "0.025197,0.014834,0.011880,0.009722");
			}
		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000639,0.000618,0.000619,0.000643,0.000722,0.000911,0.001311");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000349,0.000332,0.000332,0.000348,0.000413,0.000591,0.000990");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000645,0.000623,0.000625,0.000649,0.000727,0.000916,0.001317");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000336,0.000319,0.000320,0.000337,0.000403,0.000584,0.000983");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000135,0.000122,0.000121,0.000121,0.000121,0.000120,0.000120");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000001,-0.000001,-0.000001,-0.000001,-0.000001,-0.000001,-0.000001");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000121,0.000120,0.000120,0.000121,0.000121,0.000121,0.000121");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000002,-0.000002,-0.000002,-0.000002,-0.000002,-0.000002,-0.000003");
			}

		}
	}

	pin (CLK) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		clock   		: true;
		capacitance		: 0.000369;
		fall_capacitance	: 0.000366;
		rise_capacitance	: 0.000371;

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000914,0.000893,0.000884,0.000884,0.000907,0.000971,0.001123");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000583,0.000565,0.000555,0.000552,0.000568,0.000625,0.000762");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.001468,0.001447,0.001437,0.001435,0.001454,0.001514,0.001659");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.001239,0.001217,0.001206,0.001203,0.001226,0.001298,0.001465");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000894,0.000872,0.000863,0.000864,0.000887,0.000952,0.001102");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000594,0.000578,0.000569,0.000566,0.000583,0.000635,0.000770");
			}

		}
	}

	pin (Q) {
		direction		: output;
		output_voltage		: default_VDD_VSS_output;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		max_capacitance		: 0.062769;
		function		: "IQ";
		power_down_function	: "(!VDD | VSS)";

		timing () {

			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;

			cell_fall(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.034803,0.044903,0.052597,0.067223,0.096287,0.154392,0.270609", \
				        "0.036453,0.046552,0.054248,0.068883,0.097951,0.156193,0.272504", \
				        "0.038404,0.048500,0.056194,0.070821,0.099893,0.158138,0.274489", \
				        "0.041635,0.051717,0.059422,0.074045,0.103097,0.161032,0.277506", \
				        "0.046010,0.056118,0.063804,0.078442,0.107467,0.165700,0.281918", \
				        "0.051693,0.061791,0.069485,0.084096,0.113140,0.171302,0.287313", \
				        "0.058604,0.068728,0.076394,0.091040,0.120116,0.177852,0.294346");
			}
			cell_rise(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.030102,0.040357,0.048796,0.065264,0.098043,0.163651,0.294624", \
				        "0.031780,0.042031,0.050468,0.066899,0.099690,0.165291,0.296167", \
				        "0.033738,0.043985,0.052421,0.068875,0.101666,0.167432,0.298723", \
				        "0.037131,0.047384,0.055823,0.072294,0.105093,0.170585,0.301424", \
				        "0.041732,0.051991,0.060426,0.076891,0.109655,0.175330,0.306388", \
				        "0.047772,0.058035,0.066475,0.082893,0.115769,0.181338,0.312126", \
				        "0.055161,0.065426,0.073856,0.090302,0.123053,0.188357,0.319359");
			}
			fall_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.004871,0.016723,0.029025,0.054774,0.107303,0.213227,0.424084", \
				        "0.004871,0.016723,0.029029,0.054829,0.107406,0.213320,0.424813", \
				        "0.004870,0.016700,0.029029,0.054781,0.107357,0.213316,0.424939", \
				        "0.004875,0.016722,0.029028,0.054736,0.107463,0.213584,0.425925", \
				        "0.004864,0.016691,0.029025,0.054845,0.107680,0.213960,0.426050", \
				        "0.004870,0.016701,0.029013,0.054695,0.107656,0.213786,0.425489", \
				        "0.004879,0.016694,0.029010,0.054818,0.107319,0.212415,0.425790");
			}
			rise_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.004836,0.018843,0.034027,0.065350,0.127907,0.255149,0.507349", \
				        "0.004835,0.018841,0.034004,0.065445,0.128187,0.255090,0.507015", \
				        "0.004839,0.018775,0.033908,0.065412,0.128678,0.255118,0.508218", \
				        "0.004821,0.018841,0.034025,0.065319,0.128004,0.254992,0.506780", \
				        "0.004834,0.018849,0.033931,0.065420,0.128155,0.255205,0.507680", \
				        "0.004845,0.018793,0.034009,0.065313,0.128591,0.254355,0.507005", \
				        "0.004880,0.018862,0.033917,0.065445,0.127786,0.255014,0.507906");
			}
		}

		internal_power () {

			related_pin	         : "CLK";
			related_pg_pin : "VDD";
			fall_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.001083,0.001240,0.001260,0.001271,0.001276,0.001280,0.001281", \
				        "0.001064,0.001221,0.001242,0.001252,0.001258,0.001261,0.001263", \
				        "0.001054,0.001211,0.001232,0.001242,0.001248,0.001251,0.001253", \
				        "0.001051,0.001209,0.001230,0.001240,0.001245,0.001249,0.001251", \
				        "0.001069,0.001227,0.001248,0.001259,0.001265,0.001268,0.001270", \
				        "0.001131,0.001286,0.001307,0.001318,0.001322,0.001327,0.001328", \
				        "0.001275,0.001436,0.001453,0.001463,0.001470,0.001471,0.001473");
			}
			rise_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.001059,0.001182,0.001200,0.001219,0.001238,0.001266,0.001345", \
				        "0.001044,0.001167,0.001185,0.001197,0.001225,0.001253,0.001335", \
				        "0.001033,0.001157,0.001177,0.001188,0.001206,0.001231,0.001281", \
				        "0.001026,0.001150,0.001167,0.001186,0.001206,0.001239,0.001321", \
				        "0.001038,0.001164,0.001185,0.001197,0.001221,0.001241,0.001317", \
				        "0.001090,0.001215,0.001234,0.001246,0.001259,0.001309,0.001382", \
				        "0.001225,0.001353,0.001370,0.001378,0.001399,0.001393,0.001483");
			}
		}
	}

  }


  /******************************************************************************************
   Module          	: mC2MOS
   Cell Description	: Pos. edge D-Flip-Flop with drive strength X1
  *******************************************************************************************/

  cell (mC2MOS) {

	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		power_down_function	: "(!VDD | VSS)";
	}

	drive_strength	: 1;

	area               	: 0.364500;
	pg_pin(VDD) {
		voltage_name : VDD;
		pg_type      : primary_power;
	}
	pg_pin(VSS) {
		voltage_name : VSS;
		pg_type      : primary_ground;
	}

	leakage_power () {
		related_pg_pin : "VDD";
		value          : 150.629371;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & !Q";
		value          : 143.760503;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & Q";
		value          : 189.263534;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & !Q";
		value          : 143.758850;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & Q";
		value          : 164.801641;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & !Q";
		value          : 133.548539;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & Q";
		value          : 146.392239;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & !Q";
		value          : 148.733895;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & Q";
		value          : 134.775764;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & Q";
		value          : 0.000000;
	}

	pin (D) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		capacitance		: 0.000489;
		fall_capacitance	: 0.000476;
		rise_capacitance	: 0.000503;

		timing () {

			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Hold_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.005568,0.016952,0.022477,0.028936", \
				        "-0.006524,0.007058,0.014348,0.022432", \
				        "-0.013530,-0.000200,0.008292,0.018035", \
				        "-0.024201,-0.011767,-0.002237,0.009842");
			}
			rise_constraint(Hold_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.002894,0.001605,0.003174,0.004290", \
				        "-0.010797,-0.004556,-0.002746,-0.001449", \
				        "-0.013337,-0.006803,-0.004870,-0.003369", \
				        "-0.015219,-0.008738,-0.006924,-0.005709");
			}
		}

		timing () {

			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Setup_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.002647,-0.010477,-0.016749,-0.023676", \
				        "0.019921,0.006706,-0.000792,-0.009842", \
				        "0.030560,0.017051,0.009482,-0.000174", \
				        "0.046586,0.032551,0.024834,0.014695");
			}
			rise_constraint(Setup_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.008152,0.001401,-0.000471,-0.002209", \
				        "0.018562,0.008848,0.006188,0.004140", \
				        "0.022810,0.012067,0.008949,0.006312", \
				        "0.027217,0.015880,0.012428,0.009662");
			}
		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000679,0.000657,0.000657,0.000680,0.000756,0.000943,0.001342");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000405,0.000387,0.000386,0.000400,0.000462,0.000638,0.001033");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000691,0.000669,0.000670,0.000692,0.000768,0.000955,0.001354");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000385,0.000367,0.000366,0.000382,0.000446,0.000623,0.001019");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000131,0.000118,0.000116,0.000116,0.000116,0.000116,0.000115");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000001,-0.000001,-0.000001,-0.000001,-0.000001,-0.000001,-0.000001");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000116,0.000115,0.000115,0.000116,0.000116,0.000116,0.000116");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000002,-0.000002,-0.000002,-0.000002,-0.000002,-0.000002,-0.000002");
			}

		}
	}

	pin (CLK) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		clock   		: true;
		capacitance		: 0.000365;
		fall_capacitance	: 0.000363;
		rise_capacitance	: 0.000366;

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000918,0.000900,0.000893,0.000894,0.000917,0.000982,0.001132");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000566,0.000551,0.000543,0.000541,0.000557,0.000611,0.000751");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.001463,0.001445,0.001438,0.001438,0.001458,0.001521,0.001672");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.001300,0.001282,0.001273,0.001270,0.001292,0.001362,0.001532");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000911,0.000893,0.000886,0.000888,0.000912,0.000975,0.001127");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000557,0.000545,0.000538,0.000535,0.000552,0.000606,0.000741");
			}

		}
	}

	pin (Q) {
		direction		: output;
		output_voltage		: default_VDD_VSS_output;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		max_capacitance		: 0.062624;
		function		: "IQ";
		power_down_function	: "(!VDD | VSS)";

		timing () {

			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;

			cell_fall(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.036206,0.046462,0.054216,0.068885,0.097896,0.155808,0.271664", \
				        "0.037888,0.048147,0.055899,0.070570,0.099580,0.157501,0.273378", \
				        "0.039866,0.050126,0.057881,0.072549,0.101561,0.159457,0.275312", \
				        "0.043225,0.053477,0.061241,0.075901,0.104924,0.162896,0.278849", \
				        "0.047822,0.058094,0.065867,0.080522,0.109515,0.168011,0.284444", \
				        "0.053855,0.064106,0.071876,0.086525,0.115506,0.173637,0.289582", \
				        "0.061182,0.071434,0.079170,0.093861,0.122810,0.180577,0.297179");
			}
			cell_rise(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.032595,0.043232,0.051757,0.068285,0.101159,0.166675,0.297637", \
				        "0.034300,0.044936,0.053461,0.069986,0.102826,0.168538,0.299649", \
				        "0.036279,0.046914,0.055440,0.071965,0.104809,0.170503,0.301576", \
				        "0.039771,0.050412,0.058938,0.075463,0.108306,0.174006,0.305100", \
				        "0.044716,0.055368,0.063889,0.080414,0.113210,0.179065,0.310438", \
				        "0.051209,0.061855,0.070384,0.086882,0.119789,0.185558,0.317034", \
				        "0.059231,0.069925,0.078450,0.094983,0.127891,0.193266,0.324876");
			}
			fall_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.004888,0.017034,0.029126,0.054772,0.107170,0.213093,0.424065", \
				        "0.004896,0.017039,0.029120,0.054773,0.107170,0.213101,0.424110", \
				        "0.004899,0.017043,0.029098,0.054779,0.107151,0.213078,0.424041", \
				        "0.004892,0.016999,0.029140,0.054804,0.107115,0.212799,0.423348", \
				        "0.004902,0.016994,0.029170,0.054743,0.107368,0.213849,0.425651", \
				        "0.004886,0.017026,0.029066,0.054785,0.107374,0.213213,0.424537", \
				        "0.004888,0.017027,0.029117,0.054785,0.107301,0.212004,0.425060");
			}
			rise_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.005117,0.019150,0.034259,0.065293,0.128539,0.255690,0.507130", \
				        "0.005115,0.019157,0.034271,0.065498,0.128267,0.255947,0.508567", \
				        "0.005116,0.019157,0.034271,0.065488,0.128245,0.255931,0.508433", \
				        "0.005115,0.019161,0.034271,0.065487,0.128241,0.255938,0.508502", \
				        "0.005112,0.019160,0.034233,0.065645,0.128752,0.255996,0.509454", \
				        "0.005141,0.019168,0.034135,0.065255,0.128587,0.255931,0.509697", \
				        "0.005161,0.019150,0.034220,0.065429,0.128132,0.254577,0.509851");
			}
		}

		internal_power () {

			related_pin	         : "CLK";
			related_pg_pin : "VDD";
			fall_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.001069,0.001233,0.001255,0.001267,0.001272,0.001275,0.001277", \
				        "0.001054,0.001218,0.001240,0.001252,0.001257,0.001260,0.001262", \
				        "0.001046,0.001209,0.001232,0.001244,0.001249,0.001252,0.001254", \
				        "0.001046,0.001209,0.001230,0.001242,0.001247,0.001251,0.001252", \
				        "0.001062,0.001226,0.001251,0.001262,0.001266,0.001271,0.001273", \
				        "0.001122,0.001284,0.001308,0.001319,0.001324,0.001327,0.001329", \
				        "0.001265,0.001431,0.001454,0.001462,0.001466,0.001472,0.001474");
			}
			rise_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.001057,0.001177,0.001196,0.001214,0.001234,0.001271,0.001353", \
				        "0.001043,0.001163,0.001183,0.001203,0.001220,0.001246,0.001333", \
				        "0.001035,0.001155,0.001173,0.001193,0.001211,0.001238,0.001326", \
				        "0.001032,0.001153,0.001171,0.001191,0.001209,0.001235,0.001323", \
				        "0.001047,0.001169,0.001189,0.001205,0.001229,0.001239,0.001313", \
				        "0.001097,0.001216,0.001235,0.001252,0.001269,0.001289,0.001340", \
				        "0.001230,0.001354,0.001374,0.001388,0.001399,0.001428,0.001452");
			}
		}
	}

  }


  /******************************************************************************************
   Module          	: PowerPC
   Cell Description	: Pos. edge D-Flip-Flop with drive strength X1
  *******************************************************************************************/

  cell (PowerPC) {

	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		power_down_function	: "(!VDD | VSS)";
	}

	drive_strength	: 1;

	area               	: 0.364500;
	pg_pin(VDD) {
		voltage_name : VDD;
		pg_type      : primary_power;
	}
	pg_pin(VSS) {
		voltage_name : VSS;
		pg_type      : primary_ground;
	}

	leakage_power () {
		related_pg_pin : "VDD";
		value          : 258.961137;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & !Q";
		value          : 229.410719;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & Q";
		value          : 313.232000;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & !Q";
		value          : 267.724597;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & Q";
		value          : 278.165222;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & !Q";
		value          : 251.821295;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & Q";
		value          : 292.266627;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & !Q";
		value          : 236.001914;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & Q";
		value          : 203.066722;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & Q";
		value          : 0.000000;
	}

	pin (D) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		capacitance		: 0.000511;
		fall_capacitance	: 0.000500;
		rise_capacitance	: 0.000522;

		timing () {

			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Hold_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.004960,-0.012738,-0.015670,-0.019885", \
				        "-0.023065,-0.032280,-0.036901,-0.043406", \
				        "-0.032431,-0.042367,-0.047898,-0.055934", \
				        "-0.046345,-0.057211,-0.063846,-0.074137");
			}
			rise_constraint(Hold_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.003070,-0.001839,-0.001906,-0.003049", \
				        "-0.014482,-0.012054,-0.011085,-0.011776", \
				        "-0.017010,-0.016057,-0.014218,-0.014359", \
				        "-0.017669,-0.019529,-0.016779,-0.016167");
			}
		}

		timing () {

			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Setup_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.014759,0.022553,0.028000,0.036574", \
				        "0.036379,0.043215,0.049300,0.058946", \
				        "0.048358,0.054811,0.060947,0.071265", \
				        "0.066397,0.072732,0.078905,0.090109");
			}
			rise_constraint(Setup_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.012404,0.005252,0.004455,0.004841", \
				        "0.028168,0.018222,0.015700,0.015424", \
				        "0.034747,0.024572,0.020808,0.019677", \
				        "0.041605,0.031873,0.026955,0.024580");
			}
		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.001023,0.000998,0.001008,0.001047,0.001148,0.001376,0.001865");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000762,0.000739,0.000744,0.000775,0.000863,0.001074,0.001542");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.001031,0.001007,0.001017,0.001056,0.001156,0.001386,0.001873");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000703,0.000679,0.000684,0.000716,0.000806,0.001016,0.001484");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000430,0.000410,0.000432,0.000483,0.000597,0.000838,0.001327");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000003,-0.000003,-0.000003,-0.000003,0.000090,0.000323,0.000811");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000435,0.000416,0.000437,0.000489,0.000603,0.000844,0.001336");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000002,-0.000002,-0.000002,-0.000002,0.000084,0.000318,0.000806");
			}

		}
	}

	pin (CLK) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		clock   		: true;
		capacitance		: 0.001282;
		fall_capacitance	: 0.001279;
		rise_capacitance	: 0.001285;

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000924,0.000881,0.000876,0.000889,0.000932,0.001030,0.001250");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000019,-0.000004,-0.000004,-0.000004,0.000011,0.000098,0.000301");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.001636,0.001560,0.001543,0.001558,0.001635,0.001828,0.002246");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.001869,0.001831,0.001836,0.001872,0.001955,0.002124,0.002479");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000952,0.000913,0.000909,0.000923,0.000966,0.001066,0.001284");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("-0.000003,-0.000003,-0.000003,-0.000003,-0.000003,0.000038,0.000244");
			}

		}
	}

	pin (Q) {
		direction		: output;
		output_voltage		: default_VDD_VSS_output;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		max_capacitance		: 0.062956;
		function		: "IQ";
		power_down_function	: "(!VDD | VSS)";

		timing () {

			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;

			cell_fall(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.014356,0.022877,0.030209,0.044656,0.073674,0.131398,0.247384", \
				        "0.015792,0.024308,0.031647,0.046113,0.075106,0.132855,0.248269", \
				        "0.017541,0.026061,0.033399,0.047844,0.076859,0.134537,0.250592", \
				        "0.019820,0.028388,0.035730,0.050185,0.079069,0.137039,0.252641", \
				        "0.022857,0.031391,0.038735,0.053199,0.082134,0.139931,0.255771", \
				        "0.026923,0.035542,0.042905,0.057365,0.086185,0.143953,0.259255", \
				        "0.031763,0.040547,0.047919,0.062400,0.091273,0.149138,0.264174");
			}
			cell_rise(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.019464,0.028655,0.036951,0.053326,0.086186,0.151474,0.282835", \
				        "0.021125,0.030314,0.038611,0.054993,0.087845,0.153100,0.284509", \
				        "0.023209,0.032406,0.040694,0.057086,0.089906,0.155497,0.286155", \
				        "0.026950,0.036149,0.044438,0.060820,0.093661,0.159157,0.290146", \
				        "0.031706,0.040891,0.049188,0.065575,0.098350,0.163894,0.295001", \
				        "0.037138,0.046342,0.054634,0.071033,0.103704,0.169262,0.300582", \
				        "0.043130,0.052347,0.060602,0.077038,0.109697,0.174995,0.306372");
			}
			fall_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.003103,0.014898,0.027715,0.053833,0.106463,0.211721,0.421562", \
				        "0.003110,0.014872,0.027722,0.053815,0.106448,0.211711,0.421247", \
				        "0.003113,0.014900,0.027721,0.053833,0.106448,0.211674,0.421745", \
				        "0.003145,0.014931,0.027727,0.053807,0.106085,0.211107,0.421654", \
				        "0.003183,0.014900,0.027650,0.053693,0.106005,0.211208,0.421492", \
				        "0.003302,0.014980,0.027752,0.053791,0.105894,0.210281,0.420250", \
				        "0.003580,0.015106,0.027757,0.053738,0.106251,0.209768,0.419837");
			}
			rise_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.003426,0.017626,0.033285,0.064938,0.128027,0.254368,0.506409", \
				        "0.003425,0.017610,0.033274,0.064936,0.128063,0.254265,0.506504", \
				        "0.003430,0.017669,0.033294,0.064883,0.127685,0.254742,0.504710", \
				        "0.003429,0.017658,0.033294,0.064906,0.127821,0.254766,0.505431", \
				        "0.003408,0.017636,0.033248,0.064855,0.128189,0.253552,0.506001", \
				        "0.003423,0.017678,0.033200,0.064416,0.127906,0.254647,0.506848", \
				        "0.003457,0.017652,0.033192,0.064914,0.127762,0.254205,0.506574");
			}
		}

		internal_power () {

			related_pin	         : "CLK";
			related_pg_pin : "VDD";
			fall_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000703,0.000909,0.000924,0.000933,0.000938,0.000942,0.000945", \
				        "0.000630,0.000842,0.000857,0.000866,0.000871,0.000875,0.000879", \
				        "0.000602,0.000820,0.000835,0.000844,0.000849,0.000853,0.000857", \
				        "0.000591,0.000820,0.000833,0.000842,0.000851,0.000855,0.000866", \
				        "0.000678,0.000870,0.000895,0.000907,0.000911,0.000917,0.000932", \
				        "0.000849,0.001061,0.001065,0.001072,0.001082,0.001091,0.001095", \
				        "0.001172,0.001426,0.001448,0.001449,0.001446,0.001450,0.001458");
			}
			rise_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.001094,0.001271,0.001287,0.001298,0.001316,0.001358,0.001394", \
				        "0.001068,0.001246,0.001261,0.001274,0.001290,0.001334,0.001368", \
				        "0.001071,0.001247,0.001265,0.001276,0.001299,0.001307,0.001397", \
				        "0.001092,0.001270,0.001287,0.001297,0.001311,0.001341,0.001417", \
				        "0.001168,0.001330,0.001345,0.001360,0.001369,0.001414,0.001479", \
				        "0.001338,0.001493,0.001484,0.001495,0.001512,0.001541,0.001591", \
				        "0.001653,0.001835,0.001837,0.001831,0.001828,0.001837,0.001893");
			}
		}
	}

  }


  /******************************************************************************************
   Module          	: TGFF_DYN
   Cell Description	: Pos. edge D-Flip-Flop with drive strength X1
  *******************************************************************************************/

  cell (TGFF_DYN) {

	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		power_down_function	: "(!VDD | VSS)";
	}

	drive_strength	: 1;

	area               	: 0.364500;
	pg_pin(VDD) {
		voltage_name : VDD;
		pg_type      : primary_power;
	}
	pg_pin(VSS) {
		voltage_name : VSS;
		pg_type      : primary_ground;
	}

	leakage_power () {
		related_pg_pin : "VDD";
		value          : 393183.077668;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & !Q";
		value          : 786305.325344;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & Q";
		value          : 786305.310714;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & !Q";
		value          : 112.773742;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & Q";
		value          : 112.773742;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & !Q";
		value          : 86.429800;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & Q";
		value          : 86.429800;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & !Q";
		value          : 786227.795259;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & Q";
		value          : 786227.782939;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & Q";
		value          : 0.000000;
	}

	char_settings("spice_measure_template") {
		worst_case_settling_time : "1e-08";
	}

	pin (D) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		capacitance		: 0.000640;
		fall_capacitance	: 0.000627;
		rise_capacitance	: 0.000653;

		timing () {

			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Hold_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.000419,0.002066,0.001654,-0.000884", \
				        "0.019720,0.005846,0.000490,-0.003727", \
				        "0.041069,0.023902,0.019737,0.024645", \
				        "0.083859,0.061865,0.062541,0.099351");
			}
			rise_constraint(Hold_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.002079,0.007915,0.012158,0.017506", \
				        "0.028321,0.010030,0.005054,0.000436", \
				        "0.055846,0.019009,0.012298,0.004133", \
				        "0.110432,0.037629,0.026486,0.016198");
			}
		}

		timing () {

			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Setup_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.003977,0.001242,0.001350,0.002359", \
				        "0.028811,0.018838,0.018721,0.021357", \
				        "0.055787,0.031255,0.030729,0.032827", \
				        "0.110448,0.050579,0.049475,0.051711");
			}
			rise_constraint(Setup_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.005048,0.012961,0.023321,0.056504", \
				        "0.025064,0.041622,0.058372,0.093216", \
				        "0.045825,0.056664,0.080156,0.129828", \
				        "0.088312,0.094772,0.124608,0.198633");
			}
		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000455,0.000461,0.000483,0.000539,0.000663,0.000908,0.001403");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000001,-0.000001,-0.000001,-0.000001,0.000031,0.000269,0.000755");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000449,0.000455,0.000477,0.000533,0.000656,0.000902,0.001397");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000001,-0.000001,-0.000001,-0.000001,0.000037,0.000275,0.000761");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000004,0.000004,0.000004,0.000004,0.000004,0.000004,0.000004");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000001,-0.000001,-0.000001,-0.000001,-0.000001,-0.000001,-0.000001");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000000,0.000000,0.000000,0.000000,0.000000,0.000000,0.000000");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000000,0.000000,0.000000,0.000000,0.000000,0.000000,0.000000");
			}

		}
	}

	pin (CLK) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		clock   		: true;
		capacitance		: 0.001114;
		fall_capacitance	: 0.001112;
		rise_capacitance	: 0.001115;

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000687,0.000657,0.000660,0.000676,0.000718,0.000820,0.001044");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000003,0.000000,0.000000,0.000000,0.000000,0.000091,0.000306");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.001019,0.000967,0.000968,0.000990,0.001038,0.001147,0.001383");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000699,0.000658,0.000646,0.000655,0.000704,0.000930,0.130009");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000670,0.000613,0.000608,0.000622,0.000671,0.000784,0.001020");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("-0.000001,-0.000001,-0.000001,-0.000001,-0.000001,0.000050,0.000270");
			}

		}
	}

	pin (Q) {
		direction		: output;
		output_voltage		: default_VDD_VSS_output;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		max_capacitance		: 0.063032;
		function		: "IQ";
		power_down_function	: "(!VDD | VSS)";

		timing () {

			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;

			cell_fall(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.009064,0.017992,0.025431,0.039960,0.069044,0.126861,0.243598", \
				        "0.010833,0.019701,0.027140,0.041666,0.070764,0.128726,0.244359", \
				        "0.012979,0.021817,0.029258,0.043780,0.072819,0.131112,0.246490", \
				        "0.016056,0.024677,0.032118,0.046661,0.075746,0.133573,0.250464", \
				        "0.019401,0.028088,0.035421,0.049814,0.078716,0.136851,0.253336", \
				        "0.023031,0.031823,0.039224,0.053656,0.082332,0.140052,0.255952", \
				        "0.026574,0.035540,0.042964,0.057468,0.086391,0.143956,0.259277");
			}
			cell_rise(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.007152,0.016443,0.024732,0.041157,0.073961,0.139294,0.271219", \
				        "0.008929,0.018234,0.026541,0.042959,0.075846,0.141503,0.272425", \
				        "0.010683,0.020027,0.028358,0.044750,0.077628,0.143473,0.273919", \
				        "0.012613,0.022214,0.030595,0.047059,0.079900,0.145378,0.276969", \
				        "0.014410,0.023975,0.032470,0.049066,0.081877,0.147192,0.279213", \
				        "0.014590,0.024387,0.032770,0.049375,0.082301,0.147697,0.278579", \
				        "0.008989,0.020115,0.028181,0.044487,0.077294,0.142873,0.274024");
			}
			fall_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.003540,0.015392,0.028051,0.053936,0.106775,0.211952,0.423186", \
				        "0.003515,0.015409,0.028071,0.054064,0.106929,0.212419,0.421589", \
				        "0.003445,0.015434,0.028077,0.054106,0.106895,0.212342,0.422197", \
				        "0.003284,0.015359,0.028058,0.053945,0.106791,0.211931,0.423383", \
				        "0.003351,0.015272,0.027693,0.053822,0.106367,0.212170,0.422960", \
				        "0.003508,0.015409,0.027893,0.053763,0.105630,0.211233,0.421159", \
				        "0.003773,0.015634,0.028119,0.053967,0.106265,0.210056,0.420917");
			}
			rise_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.003079,0.017904,0.033355,0.064875,0.128021,0.253199,0.508176", \
				        "0.003108,0.017887,0.033540,0.065133,0.128367,0.254257,0.506152", \
				        "0.003331,0.017918,0.033545,0.065118,0.128322,0.254880,0.504727", \
				        "0.003621,0.018301,0.033580,0.065032,0.128088,0.253652,0.508072", \
				        "0.004286,0.018432,0.034019,0.064984,0.127638,0.253457,0.507728", \
				        "0.005555,0.018553,0.034017,0.065618,0.128166,0.254512,0.504835", \
				        "0.007935,0.019547,0.033703,0.065199,0.128739,0.253745,0.505827");
			}
		}

		internal_power () {

			related_pin	         : "CLK";
			related_pg_pin : "VDD";
			fall_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000308,0.000474,0.000491,0.000501,0.000506,0.000509,0.000510", \
				        "0.000265,0.000422,0.000439,0.000449,0.000454,0.000457,0.000458", \
				        "0.000248,0.000400,0.000417,0.000427,0.000433,0.000436,0.000438", \
				        "0.000258,0.000398,0.000413,0.000423,0.000430,0.000433,0.000432", \
				        "0.000318,0.000429,0.000438,0.000448,0.000456,0.000460,0.000461", \
				        "0.000422,0.000558,0.000551,0.000537,0.000543,0.000548,0.000552", \
				        "0.000599,0.000782,0.000798,0.000789,0.000759,0.000765,0.000772");
			}
			rise_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000171,0.000249,0.000260,0.000271,0.000292,0.000340,0.000372", \
				        "0.000142,0.000221,0.000229,0.000239,0.000253,0.000312,0.000391", \
				        "0.000137,0.000211,0.000222,0.000236,0.000253,0.000279,0.000384", \
				        "0.000145,0.000212,0.000224,0.000237,0.000263,0.000301,0.000365", \
				        "0.000187,0.000240,0.000258,0.000270,0.000290,0.000341,0.000375", \
				        "0.000281,0.000339,0.000347,0.000363,0.000373,0.000411,0.000500", \
				        "0.000433,0.000545,0.000570,0.000587,0.000594,0.000604,0.000685");
			}
		}
	}

  }


  /******************************************************************************************
   Module          	: TGFF
   Cell Description	: Pos. edge D-Flip-Flop with drive strength X1
  *******************************************************************************************/

  cell (TGFF) {

	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		power_down_function	: "(!VDD | VSS)";
	}

	drive_strength	: 1;

	area               	: 0.364500;
	pg_pin(VDD) {
		voltage_name : VDD;
		pg_type      : primary_power;
	}
	pg_pin(VSS) {
		voltage_name : VSS;
		pg_type      : primary_ground;
	}

	leakage_power () {
		related_pg_pin : "VDD";
		value          : 301.368969;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & !Q";
		value          : 296.195791;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & Q";
		value          : 383.628855;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & !Q";
		value          : 282.143538;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & Q";
		value          : 296.195776;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & !Q";
		value          : 269.851802;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & Q";
		value          : 359.051722;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & !Q";
		value          : 254.032478;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & Q";
		value          : 269.851790;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & Q";
		value          : 0.000000;
	}

	pin (D) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		capacitance		: 0.000324;
		fall_capacitance	: 0.000314;
		rise_capacitance	: 0.000335;

		timing () {

			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Hold_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.002787,-0.007589,-0.009583,-0.013147", \
				        "-0.016173,-0.023149,-0.027048,-0.033171", \
				        "-0.023024,-0.030883,-0.035857,-0.043697", \
				        "-0.033502,-0.042222,-0.048537,-0.058765");
			}
			rise_constraint(Hold_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.001846,-0.002292,-0.003231,-0.005566", \
				        "-0.009630,-0.008085,-0.008201,-0.010018", \
				        "-0.010609,-0.009578,-0.009139,-0.010661", \
				        "-0.009420,-0.009632,-0.008306,-0.009357");
			}
		}

		timing () {

			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Setup_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.008167,0.014025,0.018246,0.025019", \
				        "0.024568,0.029586,0.034753,0.043097", \
				        "0.033330,0.037960,0.043686,0.053000", \
				        "0.046669,0.051201,0.057438,0.068055");
			}
			rise_constraint(Setup_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.007219,0.003219,0.003533,0.005203", \
				        "0.018194,0.011085,0.010480,0.011691", \
				        "0.021661,0.014217,0.012970,0.013907", \
				        "0.024159,0.016996,0.014779,0.015386");
			}
		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000630,0.000620,0.000638,0.000688,0.000800,0.001045,0.001551");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000402,0.000390,0.000404,0.000446,0.000549,0.000784,0.001280");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000629,0.000620,0.000638,0.000687,0.000801,0.001043,0.001551");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000402,0.000390,0.000404,0.000446,0.000549,0.000784,0.001280");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000195,0.000203,0.000230,0.000290,0.000412,0.000659,0.001160");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000003,-0.000003,-0.000003,0.000013,0.000133,0.000385,0.000884");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000195,0.000203,0.000230,0.000290,0.000412,0.000658,0.001159");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000003,-0.000003,-0.000003,0.000013,0.000133,0.000385,0.000884");
			}

		}
	}

	pin (CLK) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		clock   		: true;
		capacitance		: 0.000751;
		fall_capacitance	: 0.000746;
		rise_capacitance	: 0.000755;

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000430,0.000416,0.000425,0.000447,0.000500,0.000614,0.000850");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("-0.000003,-0.000003,-0.000003,-0.000003,-0.000003,0.000092,0.000322");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000860,0.000821,0.000828,0.000867,0.000961,0.001167,0.001597");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000910,0.000902,0.000921,0.000958,0.001040,0.001216,0.001598");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000429,0.000416,0.000425,0.000447,0.000499,0.000613,0.000849");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("-0.000003,-0.000003,-0.000003,-0.000003,-0.000003,0.000092,0.000322");
			}

		}
	}

	pin (Q) {
		direction		: output;
		output_voltage		: default_VDD_VSS_output;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		max_capacitance		: 0.063476;
		function		: "IQ";
		power_down_function	: "(!VDD | VSS)";

		timing () {

			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;

			cell_fall(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.007804,0.016042,0.023283,0.037744,0.066859,0.124440,0.241321", \
				        "0.009285,0.017525,0.024758,0.039230,0.068317,0.125981,0.242816", \
				        "0.010391,0.018677,0.025920,0.040367,0.069497,0.127060,0.243951", \
				        "0.011819,0.020089,0.027333,0.041787,0.070602,0.128857,0.243866", \
				        "0.013803,0.022099,0.029340,0.043740,0.072631,0.130560,0.245952", \
				        "0.016212,0.024590,0.031845,0.046280,0.075097,0.132857,0.248743", \
				        "0.018487,0.027013,0.034268,0.048720,0.077509,0.135255,0.250702");
			}
			cell_rise(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.010015,0.018923,0.027101,0.043438,0.076228,0.141589,0.272780", \
				        "0.011756,0.020665,0.028842,0.045193,0.077957,0.143386,0.274392", \
				        "0.013475,0.022387,0.030562,0.046903,0.079688,0.145121,0.276220", \
				        "0.015626,0.024522,0.032716,0.049051,0.081766,0.147420,0.277654", \
				        "0.018091,0.026992,0.035181,0.051476,0.084152,0.149747,0.280599", \
				        "0.020778,0.029687,0.037873,0.054250,0.086747,0.151929,0.283273", \
				        "0.023289,0.032207,0.040387,0.056698,0.089395,0.154468,0.285371");
			}
			fall_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.001649,0.013593,0.026573,0.052763,0.105359,0.209887,0.420287", \
				        "0.001652,0.013608,0.026588,0.052784,0.105471,0.210041,0.420493", \
				        "0.001703,0.013587,0.026550,0.052746,0.105317,0.209845,0.420233", \
				        "0.001700,0.013568,0.026572,0.052607,0.105068,0.210234,0.419168", \
				        "0.001754,0.013627,0.026568,0.052551,0.104974,0.210128,0.419034", \
				        "0.001897,0.013630,0.026571,0.052618,0.104473,0.209391,0.418808", \
				        "0.002126,0.013649,0.026541,0.052555,0.104980,0.208580,0.418366");
			}
			rise_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.001741,0.016296,0.032007,0.063292,0.126509,0.251442,0.504633", \
				        "0.001742,0.016285,0.032024,0.063163,0.126507,0.251627,0.504065", \
				        "0.001740,0.016296,0.032012,0.063270,0.126510,0.251683,0.504534", \
				        "0.001730,0.016301,0.032002,0.063179,0.126451,0.252854,0.501580", \
				        "0.001736,0.016293,0.031793,0.063142,0.125749,0.252373,0.502841", \
				        "0.001745,0.016303,0.031925,0.063415,0.126129,0.251921,0.504369", \
				        "0.001759,0.016298,0.031989,0.063465,0.126463,0.252042,0.504135");
			}
		}

		internal_power () {

			related_pin	         : "CLK";
			related_pg_pin : "VDD";
			fall_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000244,0.000390,0.000394,0.000396,0.000397,0.000398,0.000398", \
				        "0.000204,0.000352,0.000356,0.000358,0.000359,0.000359,0.000359", \
				        "0.000206,0.000357,0.000353,0.000363,0.000364,0.000365,0.000365", \
				        "0.000258,0.000392,0.000388,0.000399,0.000400,0.000392,0.000397", \
				        "0.000358,0.000480,0.000482,0.000484,0.000489,0.000482,0.000487", \
				        "0.000532,0.000687,0.000681,0.000664,0.000668,0.000670,0.000669", \
				        "0.000837,0.001045,0.001062,0.001060,0.001040,0.001042,0.001041");
			}
			rise_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000558,0.000704,0.000711,0.000724,0.000731,0.000788,0.000843", \
				        "0.000550,0.000696,0.000703,0.000716,0.000725,0.000781,0.000846", \
				        "0.000560,0.000708,0.000714,0.000727,0.000735,0.000792,0.000848", \
				        "0.000592,0.000735,0.000744,0.000751,0.000766,0.000790,0.000897", \
				        "0.000679,0.000798,0.000803,0.000814,0.000834,0.000863,0.000965", \
				        "0.000833,0.000974,0.000970,0.000968,0.000973,0.001011,0.001050", \
				        "0.001106,0.001298,0.001308,0.001307,0.001303,0.001290,0.001342");
			}
		}
	}

  }


  /******************************************************************************************
   Module          	: TSPC
   Cell Description	: Pos. edge D-Flip-Flop with drive strength X1
  *******************************************************************************************/

  cell (TSPC) {

	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		power_down_function	: "(!VDD | VSS)";
	}

	drive_strength	: 1;

	area               	: 0.364500;
	pg_pin(VDD) {
		voltage_name : VDD;
		pg_type      : primary_power;
	}
	pg_pin(VSS) {
		voltage_name : VSS;
		pg_type      : primary_ground;
	}

	leakage_power () {
		related_pg_pin : "VDD";
		value          : 520659.444398;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & !Q";
		value          : 749255.625665;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & Q";
		value          : 749255.609479;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & !Q";
		value          : 749212.854605;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & Q";
		value          : 749212.865293;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & !Q";
		value          : 91.691681;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & Q";
		value          : 91.691680;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & !Q";
		value          : 584077.611030;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & Q";
		value          : 584077.605748;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & Q";
		value          : 0.000000;
	}

	char_settings("spice_measure_template") {
		worst_case_settling_time : "1e-08";
	}

	pin (D) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		capacitance		: 0.000481;
		fall_capacitance	: 0.000472;
		rise_capacitance	: 0.000490;

		timing () {

			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Hold_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.003055,-0.009871,-0.007489,0.003107", \
				        "-0.013527,-0.018789,-0.016800,-0.005658", \
				        "-0.022637,-0.028617,-0.028763,-0.019671", \
				        "-0.038332,-0.047877,-0.051226,-0.047204");
			}
			rise_constraint(Hold_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.004536,0.010889,0.013112,0.017626", \
				        "0.007590,0.016932,0.017480,0.019044", \
				        "0.014607,0.028296,0.027511,0.027740", \
				        "0.030051,0.052517,0.049561,0.048240");
			}
		}

		timing () {

			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Setup_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.007066,0.017074,0.020635,0.025054", \
				        "0.021427,0.027671,0.031116,0.035298", \
				        "0.031204,0.037276,0.041557,0.046610", \
				        "0.047637,0.054704,0.060670,0.067545");
			}
			rise_constraint(Setup_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.000435,-0.004570,-0.005900,-0.014948", \
				        "0.001626,-0.007150,-0.008906,-0.016169", \
				        "-0.000774,-0.014400,-0.016931,-0.024018", \
				        "-0.006582,-0.029952,-0.034689,-0.041926");
			}
		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000470,0.000443,0.000448,0.000481,0.000573,0.000776,0.001199");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000001,-0.000001,-0.000001,0.000025,0.000120,0.000326,0.000755");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000465,0.000438,0.000443,0.000476,0.000569,0.000772,0.001195");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000006,-0.000001,-0.000001,0.000030,0.000125,0.000331,0.000760");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000113,0.000110,0.000110,0.000110,0.000110,0.000110,0.000110");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000000,0.000000,0.000000,0.000000,0.000000,0.000000,0.000000");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000101,0.000101,0.000101,0.000102,0.000102,0.000102,0.000102");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000000,0.000000,0.000000,0.000000,0.000000,0.000000,0.000000");
			}

		}
	}

	pin (CLK) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		clock   		: true;
		capacitance		: 0.000896;
		fall_capacitance	: 0.000886;
		rise_capacitance	: 0.000905;

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000765,0.000743,0.000732,0.000734,0.000770,0.000866,0.001067");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000327,0.000232,0.000171,0.000159,0.000220,0.000436,0.000967");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000551,0.000531,0.000525,0.000524,0.000532,0.000576,0.000764");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000636,0.000629,0.000618,0.000607,0.000597,0.000592,0.001670");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000119,0.000125,0.000127,0.000128,0.000128,0.000127,0.000128");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000000,0.000000,0.000000,0.000000,0.000000,0.000000,0.000000");
			}

		}
	}

	pin (Q) {
		direction		: output;
		output_voltage		: default_VDD_VSS_output;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		max_capacitance		: 0.062543;
		function		: "IQ";
		power_down_function	: "(!VDD | VSS)";

		timing () {

			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;

			cell_fall(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.013284,0.021273,0.028601,0.043112,0.072182,0.129944,0.245881", \
				        "0.014890,0.022871,0.030193,0.044681,0.073653,0.131724,0.246950", \
				        "0.016124,0.024100,0.031414,0.045913,0.074972,0.132861,0.248537", \
				        "0.017612,0.025581,0.032895,0.047424,0.076418,0.134172,0.250292", \
				        "0.019750,0.027723,0.034999,0.049437,0.078438,0.136187,0.252197", \
				        "0.022815,0.030842,0.038128,0.052617,0.081410,0.139140,0.255060", \
				        "0.026517,0.034663,0.041972,0.056429,0.085330,0.143111,0.258365");
			}
			cell_rise(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.008161,0.017494,0.025822,0.042270,0.075162,0.141113,0.273290", \
				        "0.009894,0.019226,0.027545,0.044043,0.076989,0.142953,0.274848", \
				        "0.011704,0.021007,0.029361,0.045877,0.078874,0.144423,0.276767", \
				        "0.013887,0.023476,0.031844,0.048377,0.081358,0.146926,0.279327", \
				        "0.015996,0.025679,0.034188,0.050789,0.083654,0.149742,0.280889", \
				        "0.016132,0.026393,0.034754,0.051371,0.084399,0.150013,0.282102", \
				        "0.008117,0.019999,0.028337,0.044688,0.077634,0.143335,0.275281");
			}
			fall_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.002620,0.014631,0.027638,0.053868,0.106704,0.211521,0.422487", \
				        "0.002639,0.014657,0.027660,0.053956,0.106508,0.211990,0.421913", \
				        "0.002651,0.014656,0.027643,0.053909,0.106662,0.211616,0.422290", \
				        "0.002635,0.014676,0.027688,0.053926,0.106609,0.211609,0.422571", \
				        "0.002659,0.014643,0.027514,0.053799,0.106290,0.211023,0.422228", \
				        "0.002767,0.014671,0.027622,0.053763,0.105906,0.211279,0.421576", \
				        "0.002994,0.014781,0.027696,0.053854,0.106299,0.210250,0.419906");
			}
			rise_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.003253,0.017922,0.033743,0.065432,0.128399,0.255821,0.510946", \
				        "0.003269,0.017974,0.033736,0.065567,0.129077,0.256240,0.509575", \
				        "0.003361,0.017932,0.033743,0.065322,0.129077,0.254845,0.511919", \
				        "0.003799,0.018189,0.033709,0.065345,0.128957,0.255046,0.511916", \
				        "0.004604,0.018512,0.034103,0.065579,0.128690,0.256337,0.507769", \
				        "0.006131,0.018890,0.034186,0.066090,0.128505,0.255450,0.510587", \
				        "0.008946,0.020976,0.034558,0.066016,0.129362,0.255832,0.510841");
			}
		}

		internal_power () {

			related_pin	         : "CLK";
			related_pg_pin : "VDD";
			fall_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000434,0.000550,0.000563,0.000573,0.000579,0.000583,0.000586", \
				        "0.000371,0.000484,0.000497,0.000506,0.000512,0.000517,0.000519", \
				        "0.000338,0.000450,0.000462,0.000471,0.000477,0.000481,0.000484", \
				        "0.000320,0.000440,0.000451,0.000459,0.000461,0.000465,0.000468", \
				        "0.000367,0.000460,0.000467,0.000480,0.000480,0.000488,0.000487", \
				        "0.000456,0.000575,0.000573,0.000568,0.000574,0.000580,0.000584", \
				        "0.000632,0.000802,0.000820,0.000819,0.000805,0.000811,0.000816");
			}
			rise_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000175,0.000255,0.000265,0.000280,0.000300,0.000347,0.000385", \
				        "0.000152,0.000229,0.000240,0.000251,0.000273,0.000320,0.000409", \
				        "0.000142,0.000212,0.000226,0.000239,0.000255,0.000305,0.000339", \
				        "0.000136,0.000199,0.000214,0.000228,0.000252,0.000299,0.000323", \
				        "0.000140,0.000188,0.000205,0.000220,0.000241,0.000271,0.000352", \
				        "0.000152,0.000202,0.000208,0.000219,0.000224,0.000275,0.000331", \
				        "0.000187,0.000227,0.000225,0.000227,0.000239,0.000257,0.000298");
			}
		}
	}

  }


  /******************************************************************************************
   Module          	: TSPC_M1
   Cell Description	: Pos. edge D-Flip-Flop with drive strength X1
  *******************************************************************************************/

  cell (TSPC_M1) {

	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		power_down_function	: "(!VDD | VSS)";
	}

	drive_strength	: 1;

	area               	: 0.364500;
	pg_pin(VDD) {
		voltage_name : VDD;
		pg_type      : primary_power;
	}
	pg_pin(VSS) {
		voltage_name : VSS;
		pg_type      : primary_ground;
	}

	leakage_power () {
		related_pg_pin : "VDD";
		value          : 520677.502107;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & !Q";
		value          : 749291.802513;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & Q";
		value          : 749291.840058;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & !Q";
		value          : 749248.988711;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & Q";
		value          : 749248.993223;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & !Q";
		value          : 91.691680;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & Q";
		value          : 91.691680;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & !Q";
		value          : 584077.499534;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & Q";
		value          : 584077.509459;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & Q";
		value          : 0.000000;
	}

	char_settings("spice_measure_template") {
		worst_case_settling_time : "1e-08";
	}

	pin (D) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		capacitance		: 0.000486;
		fall_capacitance	: 0.000476;
		rise_capacitance	: 0.000495;

		timing () {

			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Hold_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.002473,-0.007597,-0.004017,0.007419", \
				        "-0.011918,-0.016316,-0.012931,-0.001426", \
				        "-0.020930,-0.026522,-0.025675,-0.016012", \
				        "-0.035453,-0.046102,-0.049153,-0.044414");
			}
			rise_constraint(Hold_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.004872,0.011326,0.013731,0.018629", \
				        "0.008601,0.018027,0.018725,0.021137", \
				        "0.016239,0.029927,0.029275,0.029838", \
				        "0.032486,0.055287,0.052205,0.051029");
			}
		}

		timing () {

			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Setup_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.006202,0.015470,0.018312,0.022156", \
				        "0.019811,0.025690,0.028497,0.032144", \
				        "0.029251,0.035291,0.039043,0.043462", \
				        "0.045258,0.052981,0.058333,0.064420");
			}
			rise_constraint(Setup_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.000626,-0.004991,-0.006468,-0.015655", \
				        "0.000872,-0.007899,-0.009668,-0.017683", \
				        "-0.001257,-0.015393,-0.017758,-0.025926", \
				        "-0.007011,-0.031450,-0.035598,-0.044450");
			}
		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000444,0.000419,0.000424,0.000458,0.000553,0.000758,0.001184");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000001,-0.000001,-0.000001,0.000008,0.000103,0.000314,0.000743");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000445,0.000419,0.000424,0.000459,0.000554,0.000759,0.001184");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000001,-0.000001,-0.000001,0.000008,0.000103,0.000314,0.000743");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000104,0.000103,0.000103,0.000104,0.000104,0.000104,0.000103");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000000,0.000000,0.000000,0.000000,0.000000,0.000000,0.000000");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000101,0.000101,0.000101,0.000102,0.000102,0.000102,0.000102");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000000,0.000000,0.000000,0.000000,0.000000,0.000000,0.000000");
			}

		}
	}

	pin (CLK) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		clock   		: true;
		capacitance		: 0.000873;
		fall_capacitance	: 0.000863;
		rise_capacitance	: 0.000884;

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000744,0.000721,0.000711,0.000715,0.000753,0.000850,0.001049");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000339,0.000243,0.000181,0.000170,0.000231,0.000448,0.000973");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000522,0.000505,0.000500,0.000500,0.000509,0.000558,0.000771");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000599,0.000591,0.000582,0.000573,0.000565,0.000562,0.001167");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000121,0.000123,0.000124,0.000125,0.000125,0.000126,0.000126");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000000,0.000000,0.000000,0.000000,0.000000,0.000000,0.000000");
			}

		}
	}

	pin (Q) {
		direction		: output;
		output_voltage		: default_VDD_VSS_output;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		max_capacitance		: 0.062878;
		function		: "IQ";
		power_down_function	: "(!VDD | VSS)";

		timing () {

			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;

			cell_fall(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.013232,0.021200,0.028522,0.042994,0.072038,0.129933,0.245459", \
				        "0.014871,0.022824,0.030134,0.044665,0.073538,0.131575,0.246881", \
				        "0.016084,0.024033,0.031337,0.045829,0.074858,0.132724,0.248319", \
				        "0.017535,0.025487,0.032797,0.047295,0.076201,0.133994,0.249942", \
				        "0.019620,0.027577,0.034865,0.049316,0.078283,0.136129,0.251706", \
				        "0.022648,0.030656,0.037945,0.052435,0.081237,0.138935,0.254758", \
				        "0.026299,0.034418,0.041731,0.056194,0.085051,0.142965,0.258147");
			}
			cell_rise(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.007979,0.017259,0.025543,0.041966,0.074675,0.140503,0.272100", \
				        "0.009713,0.018992,0.027300,0.043760,0.076646,0.142215,0.272768", \
				        "0.011540,0.020800,0.029115,0.045587,0.078465,0.144210,0.274666", \
				        "0.013796,0.023290,0.031627,0.048112,0.081006,0.146243,0.277676", \
				        "0.016022,0.025605,0.034053,0.050555,0.083394,0.149220,0.280747", \
				        "0.016313,0.026437,0.034766,0.051309,0.084169,0.149892,0.281095", \
				        "0.008603,0.020262,0.028533,0.044829,0.077586,0.143186,0.274349");
			}
			fall_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.002597,0.014594,0.027564,0.053849,0.106492,0.211388,0.421701", \
				        "0.002615,0.014633,0.027635,0.053905,0.106335,0.211654,0.421420", \
				        "0.002640,0.014632,0.027608,0.053794,0.106497,0.211332,0.421725", \
				        "0.002624,0.014657,0.027619,0.053709,0.106274,0.211326,0.421889", \
				        "0.002648,0.014641,0.027500,0.053642,0.106158,0.211387,0.421045", \
				        "0.002752,0.014664,0.027571,0.053638,0.105867,0.210858,0.420530", \
				        "0.002982,0.014758,0.027660,0.053767,0.106195,0.210210,0.419865");
			}
			rise_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.003220,0.017779,0.033505,0.065087,0.127786,0.254381,0.507189", \
				        "0.003249,0.017852,0.033399,0.065070,0.128390,0.254033,0.504552", \
				        "0.003324,0.017857,0.033448,0.065106,0.128359,0.254549,0.504658", \
				        "0.003744,0.018100,0.033507,0.064976,0.128378,0.253138,0.506385", \
				        "0.004514,0.018367,0.033821,0.065224,0.128360,0.254971,0.507456", \
				        "0.005968,0.018702,0.033941,0.065218,0.127792,0.254686,0.507585", \
				        "0.008666,0.020616,0.034325,0.065182,0.128738,0.254003,0.507661");
			}
		}

		internal_power () {

			related_pin	         : "CLK";
			related_pg_pin : "VDD";
			fall_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000435,0.000550,0.000563,0.000573,0.000579,0.000583,0.000585", \
				        "0.000374,0.000486,0.000498,0.000507,0.000510,0.000514,0.000517", \
				        "0.000343,0.000455,0.000463,0.000475,0.000476,0.000481,0.000483", \
				        "0.000323,0.000440,0.000451,0.000462,0.000464,0.000474,0.000470", \
				        "0.000361,0.000460,0.000472,0.000480,0.000485,0.000490,0.000492", \
				        "0.000452,0.000568,0.000571,0.000570,0.000579,0.000581,0.000585", \
				        "0.000622,0.000793,0.000815,0.000817,0.000809,0.000816,0.000820");
			}
			rise_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000178,0.000260,0.000270,0.000284,0.000310,0.000358,0.000387", \
				        "0.000153,0.000231,0.000245,0.000255,0.000271,0.000329,0.000414", \
				        "0.000143,0.000215,0.000229,0.000240,0.000261,0.000318,0.000400", \
				        "0.000138,0.000198,0.000215,0.000231,0.000246,0.000308,0.000383", \
				        "0.000143,0.000192,0.000210,0.000224,0.000239,0.000265,0.000334", \
				        "0.000157,0.000207,0.000214,0.000229,0.000239,0.000263,0.000343", \
				        "0.000189,0.000234,0.000236,0.000243,0.000252,0.000269,0.000289");
			}
		}
	}

  }

}
/*
* End of file
*/
