<stg><name>load</name>


<trans_list>

<trans id="513" from="1" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="flag_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="flag_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="2" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="12" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="14" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="24" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:0  %B_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %B_offset)

]]></Node>
<StgValue><ssdm name="B_offset_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:1  %A_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %A_offset)

]]></Node>
<StgValue><ssdm name="A_offset_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %k_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %k)

]]></Node>
<StgValue><ssdm name="k_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %j_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %j)

]]></Node>
<StgValue><ssdm name="j_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %i_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %i)

]]></Node>
<StgValue><ssdm name="i_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %flag_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %flag)

]]></Node>
<StgValue><ssdm name="flag_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface(float* %A, [6 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str9, [6 x i8]* @p_str10, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface(float* %A, [6 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str9, [6 x i8]* @p_str10, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %flag_read, label %.preheader1.preheader, label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="23" op_0_bw="12">
<![CDATA[
.preheader1.preheader:0  %zext_ln10 = zext i12 %k_read to i23

]]></Node>
<StgValue><ssdm name="zext_ln10"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="31" op_0_bw="30">
<![CDATA[
.preheader1.preheader:1  %zext_ln7 = zext i30 %A_offset_read to i31

]]></Node>
<StgValue><ssdm name="zext_ln7"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:2  br label %1

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i15 [ 0, %.preheader1.preheader ], [ %add_ln7, %hls_label_0_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1  %ii1_0 = phi i8 [ 0, %.preheader1.preheader ], [ %select_ln10_1, %hls_label_0_end ]

]]></Node>
<StgValue><ssdm name="ii1_0"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:2  %kk2_0 = phi i8 [ 0, %.preheader1.preheader ], [ %kk, %hls_label_0_end ]

]]></Node>
<StgValue><ssdm name="kk2_0"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
:3  %icmp_ln7 = icmp eq i15 %indvar_flatten, -16384

]]></Node>
<StgValue><ssdm name="icmp_ln7"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:4  %add_ln7 = add i15 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln7"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln7, label %.preheader.preheader, label %hls_label_0_begin

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0_begin:0  %ii = add i8 1, %ii1_0

]]></Node>
<StgValue><ssdm name="ii"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0_begin:3  %icmp_ln8 = icmp eq i8 %kk2_0, -128

]]></Node>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_0_begin:4  %select_ln10 = select i1 %icmp_ln8, i8 0, i8 %kk2_0

]]></Node>
<StgValue><ssdm name="select_ln10"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_0_begin:5  %select_ln10_1 = select i1 %icmp_ln8, i8 %ii, i8 %ii1_0

]]></Node>
<StgValue><ssdm name="select_ln10_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="7" op_0_bw="15">
<![CDATA[
hls_label_0_begin:18  %empty_5 = trunc i15 %indvar_flatten to i7

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
hls_label_0_begin:19  %tmp_1 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 0, i7 %empty_5)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_0_begin:20  %empty_6 = icmp eq i15 %tmp_1, 0

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_0_begin:21  br i1 %empty_6, label %ReqBB, label %hls_label_0_end

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_0_end:7  %kk = add i8 %select_ln10, 1

]]></Node>
<StgValue><ssdm name="kk"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="12" op_0_bw="8">
<![CDATA[
hls_label_0_begin:6  %zext_ln10_1 = zext i8 %select_ln10_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln10_1"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0_begin:7  %add_ln10 = add i12 %i_read, %zext_ln10_1

]]></Node>
<StgValue><ssdm name="add_ln10"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="23" op_0_bw="23" op_1_bw="12" op_2_bw="11">
<![CDATA[
hls_label_0_begin:8  %shl_ln10_mid2 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %add_ln10, i11 0)

]]></Node>
<StgValue><ssdm name="shl_ln10_mid2"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_0_begin:11  %add_ln10_1 = add i23 %zext_ln10, %shl_ln10_mid2

]]></Node>
<StgValue><ssdm name="add_ln10_1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="31" op_0_bw="23">
<![CDATA[
hls_label_0_begin:12  %zext_ln8 = zext i23 %add_ln10_1 to i31

]]></Node>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_0_begin:15  %add_ln10_2 = add i31 %zext_ln8, %zext_ln7

]]></Node>
<StgValue><ssdm name="add_ln10_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
hls_label_0_begin:1  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @LOAD_A_LOOP_L_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_0_begin:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
hls_label_0_begin:9  %tmp = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %select_ln10_1, i7 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="15">
<![CDATA[
hls_label_0_begin:10  %zext_ln10_2 = zext i15 %tmp to i16

]]></Node>
<StgValue><ssdm name="zext_ln10_2"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0_begin:13  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_0_begin:14  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln9"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="31">
<![CDATA[
hls_label_0_begin:16  %zext_ln10_3 = zext i31 %add_ln10_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln10_3"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_0_begin:17  %B_addr = getelementptr float* %A, i64 %zext_ln10_3

]]></Node>
<StgValue><ssdm name="B_addr"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ReqBB:0  %B_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %B_addr, i32 128)

]]></Node>
<StgValue><ssdm name="B_addr_1_rd_req"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="8">
<![CDATA[
hls_label_0_end:1  %zext_ln10_4 = zext i8 %select_ln10 to i16

]]></Node>
<StgValue><ssdm name="zext_ln10_4"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0_end:2  %add_ln10_3 = add i16 %zext_ln10_4, %zext_ln10_2

]]></Node>
<StgValue><ssdm name="add_ln10_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="70" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ReqBB:0  %B_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %B_addr, i32 128)

]]></Node>
<StgValue><ssdm name="B_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="71" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ReqBB:0  %B_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %B_addr, i32 128)

]]></Node>
<StgValue><ssdm name="B_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="72" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ReqBB:0  %B_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %B_addr, i32 128)

]]></Node>
<StgValue><ssdm name="B_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="73" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ReqBB:0  %B_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %B_addr, i32 128)

]]></Node>
<StgValue><ssdm name="B_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="74" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ReqBB:0  %B_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %B_addr, i32 128)

]]></Node>
<StgValue><ssdm name="B_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="75" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ReqBB:0  %B_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %B_addr, i32 128)

]]></Node>
<StgValue><ssdm name="B_addr_1_rd_req"/></StgValue>
</operation>

<operation id="76" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
ReqBB:1  br label %hls_label_0_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="77" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_0_end:0  %B_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %B_addr)

]]></Node>
<StgValue><ssdm name="B_addr_read"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="78" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="16">
<![CDATA[
hls_label_0_end:3  %zext_ln10_5 = zext i16 %add_ln10_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln10_5"/></StgValue>
</operation>

<operation id="79" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0_end:4  %local_A_addr = getelementptr [16384 x float]* %local_A, i64 0, i64 %zext_ln10_5

]]></Node>
<StgValue><ssdm name="local_A_addr"/></StgValue>
</operation>

<operation id="80" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
hls_label_0_end:5  store float %B_addr_read, float* %local_A_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="81" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0_end:6  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="82" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0_end:8  br label %1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="83" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="23" op_0_bw="12">
<![CDATA[
.preheader.preheader:0  %zext_ln17 = zext i12 %j_read to i23

]]></Node>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</operation>

<operation id="84" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="31" op_0_bw="30">
<![CDATA[
.preheader.preheader:1  %zext_ln14 = zext i30 %B_offset_read to i31

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="85" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="86" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten141 = phi i15 [ 0, %.preheader.preheader ], [ %add_ln14, %hls_label_1_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten141"/></StgValue>
</operation>

<operation id="87" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1  %kk3_0 = phi i8 [ 0, %.preheader.preheader ], [ %select_ln17_1, %hls_label_1_end ]

]]></Node>
<StgValue><ssdm name="kk3_0"/></StgValue>
</operation>

<operation id="88" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:2  %jj4_0 = phi i8 [ 0, %.preheader.preheader ], [ %jj, %hls_label_1_end ]

]]></Node>
<StgValue><ssdm name="jj4_0"/></StgValue>
</operation>

<operation id="89" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
:3  %icmp_ln14 = icmp eq i15 %indvar_flatten141, -16384

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="90" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:4  %add_ln14 = add i15 %indvar_flatten141, 1

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="91" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln14, label %.loopexit.loopexit, label %hls_label_1_begin

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="92" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1_begin:0  %kk_1 = add i8 1, %kk3_0

]]></Node>
<StgValue><ssdm name="kk_1"/></StgValue>
</operation>

<operation id="93" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1_begin:3  %icmp_ln15 = icmp eq i8 %jj4_0, -128

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="94" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_1_begin:4  %select_ln17 = select i1 %icmp_ln15, i8 0, i8 %jj4_0

]]></Node>
<StgValue><ssdm name="select_ln17"/></StgValue>
</operation>

<operation id="95" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_1_begin:5  %select_ln17_1 = select i1 %icmp_ln15, i8 %kk_1, i8 %kk3_0

]]></Node>
<StgValue><ssdm name="select_ln17_1"/></StgValue>
</operation>

<operation id="96" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:12  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="97" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="7" op_0_bw="15">
<![CDATA[
hls_label_1_begin:17  %empty_10 = trunc i15 %indvar_flatten141 to i7

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="98" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
hls_label_1_begin:18  %tmp_4 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 0, i7 %empty_10)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="99" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
hls_label_1_begin:19  %empty_11 = icmp eq i15 %tmp_4, 0

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="100" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_1_begin:20  br i1 %empty_11, label %ReqBB3, label %BurstBB1

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="101" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="7" op_0_bw="8">
<![CDATA[
BurstBB1:1  %trunc_ln17 = trunc i8 %select_ln17 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln17"/></StgValue>
</operation>

<operation id="102" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0" op_6_bw="7" op_7_bw="0" op_8_bw="7" op_9_bw="0" op_10_bw="7" op_11_bw="0" op_12_bw="7" op_13_bw="0" op_14_bw="7" op_15_bw="0" op_16_bw="7" op_17_bw="0" op_18_bw="7" op_19_bw="0" op_20_bw="7" op_21_bw="0" op_22_bw="7" op_23_bw="0" op_24_bw="7" op_25_bw="0" op_26_bw="7" op_27_bw="0" op_28_bw="7" op_29_bw="0" op_30_bw="7" op_31_bw="0" op_32_bw="7" op_33_bw="0" op_34_bw="7" op_35_bw="0" op_36_bw="7" op_37_bw="0" op_38_bw="7" op_39_bw="0" op_40_bw="7" op_41_bw="0" op_42_bw="7" op_43_bw="0" op_44_bw="7" op_45_bw="0" op_46_bw="7" op_47_bw="0" op_48_bw="7" op_49_bw="0" op_50_bw="7" op_51_bw="0" op_52_bw="7" op_53_bw="0" op_54_bw="7" op_55_bw="0" op_56_bw="7" op_57_bw="0" op_58_bw="7" op_59_bw="0" op_60_bw="7" op_61_bw="0" op_62_bw="7" op_63_bw="0" op_64_bw="7" op_65_bw="0" op_66_bw="7" op_67_bw="0" op_68_bw="7" op_69_bw="0" op_70_bw="7" op_71_bw="0" op_72_bw="7" op_73_bw="0" op_74_bw="7" op_75_bw="0" op_76_bw="7" op_77_bw="0" op_78_bw="7" op_79_bw="0" op_80_bw="7" op_81_bw="0" op_82_bw="7" op_83_bw="0" op_84_bw="7" op_85_bw="0" op_86_bw="7" op_87_bw="0" op_88_bw="7" op_89_bw="0" op_90_bw="7" op_91_bw="0" op_92_bw="7" op_93_bw="0" op_94_bw="7" op_95_bw="0" op_96_bw="7" op_97_bw="0" op_98_bw="7" op_99_bw="0" op_100_bw="7" op_101_bw="0" op_102_bw="7" op_103_bw="0" op_104_bw="7" op_105_bw="0" op_106_bw="7" op_107_bw="0" op_108_bw="7" op_109_bw="0" op_110_bw="7" op_111_bw="0" op_112_bw="7" op_113_bw="0" op_114_bw="7" op_115_bw="0" op_116_bw="7" op_117_bw="0" op_118_bw="7" op_119_bw="0" op_120_bw="7" op_121_bw="0" op_122_bw="7" op_123_bw="0" op_124_bw="7" op_125_bw="0" op_126_bw="7" op_127_bw="0" op_128_bw="7" op_129_bw="0" op_130_bw="7" op_131_bw="0" op_132_bw="7" op_133_bw="0" op_134_bw="7" op_135_bw="0" op_136_bw="7" op_137_bw="0" op_138_bw="7" op_139_bw="0" op_140_bw="7" op_141_bw="0" op_142_bw="7" op_143_bw="0" op_144_bw="7" op_145_bw="0" op_146_bw="7" op_147_bw="0" op_148_bw="7" op_149_bw="0" op_150_bw="7" op_151_bw="0" op_152_bw="7" op_153_bw="0" op_154_bw="7" op_155_bw="0" op_156_bw="7" op_157_bw="0" op_158_bw="7" op_159_bw="0" op_160_bw="7" op_161_bw="0" op_162_bw="7" op_163_bw="0" op_164_bw="7" op_165_bw="0" op_166_bw="7" op_167_bw="0" op_168_bw="7" op_169_bw="0" op_170_bw="7" op_171_bw="0" op_172_bw="7" op_173_bw="0" op_174_bw="7" op_175_bw="0" op_176_bw="7" op_177_bw="0" op_178_bw="7" op_179_bw="0" op_180_bw="7" op_181_bw="0" op_182_bw="7" op_183_bw="0" op_184_bw="7" op_185_bw="0" op_186_bw="7" op_187_bw="0" op_188_bw="7" op_189_bw="0" op_190_bw="7" op_191_bw="0" op_192_bw="7" op_193_bw="0" op_194_bw="7" op_195_bw="0" op_196_bw="7" op_197_bw="0" op_198_bw="7" op_199_bw="0" op_200_bw="7" op_201_bw="0" op_202_bw="7" op_203_bw="0" op_204_bw="7" op_205_bw="0" op_206_bw="7" op_207_bw="0" op_208_bw="7" op_209_bw="0" op_210_bw="7" op_211_bw="0" op_212_bw="7" op_213_bw="0" op_214_bw="7" op_215_bw="0" op_216_bw="7" op_217_bw="0" op_218_bw="7" op_219_bw="0" op_220_bw="7" op_221_bw="0" op_222_bw="7" op_223_bw="0" op_224_bw="7" op_225_bw="0" op_226_bw="7" op_227_bw="0" op_228_bw="7" op_229_bw="0" op_230_bw="7" op_231_bw="0" op_232_bw="7" op_233_bw="0" op_234_bw="7" op_235_bw="0" op_236_bw="7" op_237_bw="0" op_238_bw="7" op_239_bw="0" op_240_bw="7" op_241_bw="0" op_242_bw="7" op_243_bw="0" op_244_bw="7" op_245_bw="0" op_246_bw="7" op_247_bw="0" op_248_bw="7" op_249_bw="0" op_250_bw="7" op_251_bw="0" op_252_bw="7" op_253_bw="0" op_254_bw="7" op_255_bw="0">
<![CDATA[
BurstBB1:2  switch i7 %trunc_ln17, label %branch127 [
    i7 0, label %branch0
    i7 1, label %branch1
    i7 2, label %branch2
    i7 3, label %branch3
    i7 4, label %branch4
    i7 5, label %branch5
    i7 6, label %branch6
    i7 7, label %branch7
    i7 8, label %branch8
    i7 9, label %branch9
    i7 10, label %branch10
    i7 11, label %branch11
    i7 12, label %branch12
    i7 13, label %branch13
    i7 14, label %branch14
    i7 15, label %branch15
    i7 16, label %branch16
    i7 17, label %branch17
    i7 18, label %branch18
    i7 19, label %branch19
    i7 20, label %branch20
    i7 21, label %branch21
    i7 22, label %branch22
    i7 23, label %branch23
    i7 24, label %branch24
    i7 25, label %branch25
    i7 26, label %branch26
    i7 27, label %branch27
    i7 28, label %branch28
    i7 29, label %branch29
    i7 30, label %branch30
    i7 31, label %branch31
    i7 32, label %branch32
    i7 33, label %branch33
    i7 34, label %branch34
    i7 35, label %branch35
    i7 36, label %branch36
    i7 37, label %branch37
    i7 38, label %branch38
    i7 39, label %branch39
    i7 40, label %branch40
    i7 41, label %branch41
    i7 42, label %branch42
    i7 43, label %branch43
    i7 44, label %branch44
    i7 45, label %branch45
    i7 46, label %branch46
    i7 47, label %branch47
    i7 48, label %branch48
    i7 49, label %branch49
    i7 50, label %branch50
    i7 51, label %branch51
    i7 52, label %branch52
    i7 53, label %branch53
    i7 54, label %branch54
    i7 55, label %branch55
    i7 56, label %branch56
    i7 57, label %branch57
    i7 58, label %branch58
    i7 59, label %branch59
    i7 60, label %branch60
    i7 61, label %branch61
    i7 62, label %branch62
    i7 63, label %branch63
    i7 -64, label %branch64
    i7 -63, label %branch65
    i7 -62, label %branch66
    i7 -61, label %branch67
    i7 -60, label %branch68
    i7 -59, label %branch69
    i7 -58, label %branch70
    i7 -57, label %branch71
    i7 -56, label %branch72
    i7 -55, label %branch73
    i7 -54, label %branch74
    i7 -53, label %branch75
    i7 -52, label %branch76
    i7 -51, label %branch77
    i7 -50, label %branch78
    i7 -49, label %branch79
    i7 -48, label %branch80
    i7 -47, label %branch81
    i7 -46, label %branch82
    i7 -45, label %branch83
    i7 -44, label %branch84
    i7 -43, label %branch85
    i7 -42, label %branch86
    i7 -41, label %branch87
    i7 -40, label %branch88
    i7 -39, label %branch89
    i7 -38, label %branch90
    i7 -37, label %branch91
    i7 -36, label %branch92
    i7 -35, label %branch93
    i7 -34, label %branch94
    i7 -33, label %branch95
    i7 -32, label %branch96
    i7 -31, label %branch97
    i7 -30, label %branch98
    i7 -29, label %branch99
    i7 -28, label %branch100
    i7 -27, label %branch101
    i7 -26, label %branch102
    i7 -25, label %branch103
    i7 -24, label %branch104
    i7 -23, label %branch105
    i7 -22, label %branch106
    i7 -21, label %branch107
    i7 -20, label %branch108
    i7 -19, label %branch109
    i7 -18, label %branch110
    i7 -17, label %branch111
    i7 -16, label %branch112
    i7 -15, label %branch113
    i7 -14, label %branch114
    i7 -13, label %branch115
    i7 -12, label %branch116
    i7 -11, label %branch117
    i7 -10, label %branch118
    i7 -9, label %branch119
    i7 -8, label %branch120
    i7 -7, label %branch121
    i7 -6, label %branch122
    i7 -5, label %branch123
    i7 -4, label %branch124
    i7 -3, label %branch125
    i7 -2, label %branch126
  ]

]]></Node>
<StgValue><ssdm name="switch_ln17"/></StgValue>
</operation>

<operation id="103" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_end:0  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="104" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_1_end:1  %jj = add i8 %select_ln17, 1

]]></Node>
<StgValue><ssdm name="jj"/></StgValue>
</operation>

<operation id="105" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="0">
<![CDATA[
hls_label_1_end:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="106" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="8">
<![CDATA[
hls_label_1_begin:6  %zext_ln17_1 = zext i8 %select_ln17_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln17_1"/></StgValue>
</operation>

<operation id="107" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1_begin:7  %add_ln17 = add i12 %k_read, %zext_ln17_1

]]></Node>
<StgValue><ssdm name="add_ln17"/></StgValue>
</operation>

<operation id="108" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="23" op_0_bw="23" op_1_bw="12" op_2_bw="11">
<![CDATA[
hls_label_1_begin:8  %shl_ln17_mid2 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %add_ln17, i11 0)

]]></Node>
<StgValue><ssdm name="shl_ln17_mid2"/></StgValue>
</operation>

<operation id="109" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_1_begin:10  %add_ln17_1 = add i23 %zext_ln17, %shl_ln17_mid2

]]></Node>
<StgValue><ssdm name="add_ln17_1"/></StgValue>
</operation>

<operation id="110" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="31" op_0_bw="23">
<![CDATA[
hls_label_1_begin:11  %zext_ln15 = zext i23 %add_ln17_1 to i31

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="111" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
hls_label_1_begin:14  %add_ln17_2 = add i31 %zext_ln15, %zext_ln14

]]></Node>
<StgValue><ssdm name="add_ln17_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="112" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="31">
<![CDATA[
hls_label_1_begin:15  %zext_ln17_3 = zext i31 %add_ln17_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln17_3"/></StgValue>
</operation>

<operation id="113" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
hls_label_1_begin:16  %B_addr_1 = getelementptr float* %A, i64 %zext_ln17_3

]]></Node>
<StgValue><ssdm name="B_addr_1"/></StgValue>
</operation>

<operation id="114" st_id="16" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ReqBB3:0  %B_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %B_addr_1, i32 128)

]]></Node>
<StgValue><ssdm name="B_addr_3_rd_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="115" st_id="17" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ReqBB3:0  %B_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %B_addr_1, i32 128)

]]></Node>
<StgValue><ssdm name="B_addr_3_rd_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="116" st_id="18" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ReqBB3:0  %B_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %B_addr_1, i32 128)

]]></Node>
<StgValue><ssdm name="B_addr_3_rd_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="117" st_id="19" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ReqBB3:0  %B_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %B_addr_1, i32 128)

]]></Node>
<StgValue><ssdm name="B_addr_3_rd_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="118" st_id="20" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ReqBB3:0  %B_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %B_addr_1, i32 128)

]]></Node>
<StgValue><ssdm name="B_addr_3_rd_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="119" st_id="21" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ReqBB3:0  %B_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %B_addr_1, i32 128)

]]></Node>
<StgValue><ssdm name="B_addr_3_rd_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="120" st_id="22" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ReqBB3:0  %B_addr_3_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %B_addr_1, i32 128)

]]></Node>
<StgValue><ssdm name="B_addr_3_rd_req"/></StgValue>
</operation>

<operation id="121" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
ReqBB3:1  br label %BurstBB1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="122" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
BurstBB1:0  %B_addr_1_read = call float @_ssdm_op_Read.m_axi.floatP(float* %B_addr_1)

]]></Node>
<StgValue><ssdm name="B_addr_1_read"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="123" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
hls_label_1_begin:1  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @LOAD_B_LOOP_L_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="124" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_1_begin:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="125" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="8">
<![CDATA[
hls_label_1_begin:9  %zext_ln17_2 = zext i8 %select_ln17_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln17_2"/></StgValue>
</operation>

<operation id="126" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_1_begin:13  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln16"/></StgValue>
</operation>

<operation id="127" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch126:0  %local_B_126_addr = getelementptr [128 x float]* %local_B_126, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_126_addr"/></StgValue>
</operation>

<operation id="128" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch126:1  store float %B_addr_1_read, float* %local_B_126_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="129" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
branch126:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="130" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch125:0  %local_B_125_addr = getelementptr [128 x float]* %local_B_125, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_125_addr"/></StgValue>
</operation>

<operation id="131" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch125:1  store float %B_addr_1_read, float* %local_B_125_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="132" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
branch125:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="133" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch124:0  %local_B_124_addr = getelementptr [128 x float]* %local_B_124, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_124_addr"/></StgValue>
</operation>

<operation id="134" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch124:1  store float %B_addr_1_read, float* %local_B_124_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="135" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
branch124:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="136" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch123:0  %local_B_123_addr = getelementptr [128 x float]* %local_B_123, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_123_addr"/></StgValue>
</operation>

<operation id="137" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch123:1  store float %B_addr_1_read, float* %local_B_123_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="138" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
branch123:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="139" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch122:0  %local_B_122_addr = getelementptr [128 x float]* %local_B_122, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_122_addr"/></StgValue>
</operation>

<operation id="140" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch122:1  store float %B_addr_1_read, float* %local_B_122_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="141" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
branch122:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="142" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch121:0  %local_B_121_addr = getelementptr [128 x float]* %local_B_121, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_121_addr"/></StgValue>
</operation>

<operation id="143" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch121:1  store float %B_addr_1_read, float* %local_B_121_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="144" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
branch121:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="145" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch120:0  %local_B_120_addr = getelementptr [128 x float]* %local_B_120, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_120_addr"/></StgValue>
</operation>

<operation id="146" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch120:1  store float %B_addr_1_read, float* %local_B_120_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="147" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
branch120:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="148" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch119:0  %local_B_119_addr = getelementptr [128 x float]* %local_B_119, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_119_addr"/></StgValue>
</operation>

<operation id="149" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch119:1  store float %B_addr_1_read, float* %local_B_119_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="150" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
branch119:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="151" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch118:0  %local_B_118_addr = getelementptr [128 x float]* %local_B_118, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_118_addr"/></StgValue>
</operation>

<operation id="152" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch118:1  store float %B_addr_1_read, float* %local_B_118_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="153" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
branch118:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="154" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch117:0  %local_B_117_addr = getelementptr [128 x float]* %local_B_117, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_117_addr"/></StgValue>
</operation>

<operation id="155" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch117:1  store float %B_addr_1_read, float* %local_B_117_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="156" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
branch117:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="157" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch116:0  %local_B_116_addr = getelementptr [128 x float]* %local_B_116, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_116_addr"/></StgValue>
</operation>

<operation id="158" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch116:1  store float %B_addr_1_read, float* %local_B_116_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="159" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
branch116:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="160" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch115:0  %local_B_115_addr = getelementptr [128 x float]* %local_B_115, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_115_addr"/></StgValue>
</operation>

<operation id="161" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch115:1  store float %B_addr_1_read, float* %local_B_115_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="162" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
branch115:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="163" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch114:0  %local_B_114_addr = getelementptr [128 x float]* %local_B_114, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_114_addr"/></StgValue>
</operation>

<operation id="164" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch114:1  store float %B_addr_1_read, float* %local_B_114_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="165" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
branch114:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="166" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch113:0  %local_B_113_addr = getelementptr [128 x float]* %local_B_113, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_113_addr"/></StgValue>
</operation>

<operation id="167" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch113:1  store float %B_addr_1_read, float* %local_B_113_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="168" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
branch113:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="169" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch112:0  %local_B_112_addr = getelementptr [128 x float]* %local_B_112, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_112_addr"/></StgValue>
</operation>

<operation id="170" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch112:1  store float %B_addr_1_read, float* %local_B_112_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="171" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0">
<![CDATA[
branch112:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="172" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch111:0  %local_B_111_addr = getelementptr [128 x float]* %local_B_111, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_111_addr"/></StgValue>
</operation>

<operation id="173" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch111:1  store float %B_addr_1_read, float* %local_B_111_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="174" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
branch111:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="175" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch110:0  %local_B_110_addr = getelementptr [128 x float]* %local_B_110, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_110_addr"/></StgValue>
</operation>

<operation id="176" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch110:1  store float %B_addr_1_read, float* %local_B_110_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="177" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
branch110:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="178" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch109:0  %local_B_109_addr = getelementptr [128 x float]* %local_B_109, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_109_addr"/></StgValue>
</operation>

<operation id="179" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch109:1  store float %B_addr_1_read, float* %local_B_109_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="180" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
branch109:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="181" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch108:0  %local_B_108_addr = getelementptr [128 x float]* %local_B_108, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_108_addr"/></StgValue>
</operation>

<operation id="182" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch108:1  store float %B_addr_1_read, float* %local_B_108_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="183" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
branch108:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="184" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch107:0  %local_B_107_addr = getelementptr [128 x float]* %local_B_107, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_107_addr"/></StgValue>
</operation>

<operation id="185" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch107:1  store float %B_addr_1_read, float* %local_B_107_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="186" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
branch107:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="187" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch106:0  %local_B_106_addr = getelementptr [128 x float]* %local_B_106, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_106_addr"/></StgValue>
</operation>

<operation id="188" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch106:1  store float %B_addr_1_read, float* %local_B_106_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="189" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0">
<![CDATA[
branch106:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="190" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch105:0  %local_B_105_addr = getelementptr [128 x float]* %local_B_105, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_105_addr"/></StgValue>
</operation>

<operation id="191" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch105:1  store float %B_addr_1_read, float* %local_B_105_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="192" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
branch105:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="193" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch104:0  %local_B_104_addr = getelementptr [128 x float]* %local_B_104, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_104_addr"/></StgValue>
</operation>

<operation id="194" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch104:1  store float %B_addr_1_read, float* %local_B_104_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="195" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
branch104:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="196" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch103:0  %local_B_103_addr = getelementptr [128 x float]* %local_B_103, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_103_addr"/></StgValue>
</operation>

<operation id="197" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch103:1  store float %B_addr_1_read, float* %local_B_103_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="198" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0">
<![CDATA[
branch103:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="199" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch102:0  %local_B_102_addr = getelementptr [128 x float]* %local_B_102, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_102_addr"/></StgValue>
</operation>

<operation id="200" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch102:1  store float %B_addr_1_read, float* %local_B_102_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="201" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
branch102:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="202" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch101:0  %local_B_101_addr = getelementptr [128 x float]* %local_B_101, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_101_addr"/></StgValue>
</operation>

<operation id="203" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch101:1  store float %B_addr_1_read, float* %local_B_101_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="204" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0">
<![CDATA[
branch101:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="205" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch100:0  %local_B_100_addr = getelementptr [128 x float]* %local_B_100, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_100_addr"/></StgValue>
</operation>

<operation id="206" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch100:1  store float %B_addr_1_read, float* %local_B_100_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="207" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
branch100:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="208" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch99:0  %local_B_99_addr = getelementptr [128 x float]* %local_B_99, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_99_addr"/></StgValue>
</operation>

<operation id="209" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch99:1  store float %B_addr_1_read, float* %local_B_99_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="210" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0">
<![CDATA[
branch99:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="211" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch98:0  %local_B_98_addr = getelementptr [128 x float]* %local_B_98, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_98_addr"/></StgValue>
</operation>

<operation id="212" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch98:1  store float %B_addr_1_read, float* %local_B_98_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="213" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
branch98:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="214" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch97:0  %local_B_97_addr = getelementptr [128 x float]* %local_B_97, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_97_addr"/></StgValue>
</operation>

<operation id="215" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch97:1  store float %B_addr_1_read, float* %local_B_97_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="216" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
branch97:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="217" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch96:0  %local_B_96_addr = getelementptr [128 x float]* %local_B_96, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_96_addr"/></StgValue>
</operation>

<operation id="218" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch96:1  store float %B_addr_1_read, float* %local_B_96_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="219" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0">
<![CDATA[
branch96:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="220" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-33"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch95:0  %local_B_95_addr = getelementptr [128 x float]* %local_B_95, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_95_addr"/></StgValue>
</operation>

<operation id="221" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-33"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch95:1  store float %B_addr_1_read, float* %local_B_95_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="222" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-33"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0">
<![CDATA[
branch95:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="223" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-34"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch94:0  %local_B_94_addr = getelementptr [128 x float]* %local_B_94, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_94_addr"/></StgValue>
</operation>

<operation id="224" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-34"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch94:1  store float %B_addr_1_read, float* %local_B_94_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="225" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-34"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0">
<![CDATA[
branch94:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="226" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-35"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch93:0  %local_B_93_addr = getelementptr [128 x float]* %local_B_93, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_93_addr"/></StgValue>
</operation>

<operation id="227" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-35"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch93:1  store float %B_addr_1_read, float* %local_B_93_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="228" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-35"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0">
<![CDATA[
branch93:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="229" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-36"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch92:0  %local_B_92_addr = getelementptr [128 x float]* %local_B_92, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_92_addr"/></StgValue>
</operation>

<operation id="230" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-36"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch92:1  store float %B_addr_1_read, float* %local_B_92_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="231" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-36"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0">
<![CDATA[
branch92:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="232" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-37"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch91:0  %local_B_91_addr = getelementptr [128 x float]* %local_B_91, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_91_addr"/></StgValue>
</operation>

<operation id="233" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-37"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch91:1  store float %B_addr_1_read, float* %local_B_91_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="234" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-37"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0">
<![CDATA[
branch91:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="235" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-38"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch90:0  %local_B_90_addr = getelementptr [128 x float]* %local_B_90, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_90_addr"/></StgValue>
</operation>

<operation id="236" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-38"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch90:1  store float %B_addr_1_read, float* %local_B_90_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="237" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-38"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0">
<![CDATA[
branch90:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="238" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-39"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch89:0  %local_B_89_addr = getelementptr [128 x float]* %local_B_89, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_89_addr"/></StgValue>
</operation>

<operation id="239" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-39"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch89:1  store float %B_addr_1_read, float* %local_B_89_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="240" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-39"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
branch89:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="241" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-40"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch88:0  %local_B_88_addr = getelementptr [128 x float]* %local_B_88, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_88_addr"/></StgValue>
</operation>

<operation id="242" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-40"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch88:1  store float %B_addr_1_read, float* %local_B_88_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="243" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-40"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0">
<![CDATA[
branch88:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="244" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-41"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch87:0  %local_B_87_addr = getelementptr [128 x float]* %local_B_87, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_87_addr"/></StgValue>
</operation>

<operation id="245" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-41"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch87:1  store float %B_addr_1_read, float* %local_B_87_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="246" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-41"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
branch87:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="247" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-42"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch86:0  %local_B_86_addr = getelementptr [128 x float]* %local_B_86, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_86_addr"/></StgValue>
</operation>

<operation id="248" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-42"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch86:1  store float %B_addr_1_read, float* %local_B_86_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="249" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-42"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
branch86:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="250" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-43"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch85:0  %local_B_85_addr = getelementptr [128 x float]* %local_B_85, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_85_addr"/></StgValue>
</operation>

<operation id="251" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-43"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch85:1  store float %B_addr_1_read, float* %local_B_85_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="252" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-43"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0">
<![CDATA[
branch85:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="253" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-44"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch84:0  %local_B_84_addr = getelementptr [128 x float]* %local_B_84, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_84_addr"/></StgValue>
</operation>

<operation id="254" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-44"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch84:1  store float %B_addr_1_read, float* %local_B_84_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="255" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-44"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0">
<![CDATA[
branch84:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="256" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-45"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch83:0  %local_B_83_addr = getelementptr [128 x float]* %local_B_83, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_83_addr"/></StgValue>
</operation>

<operation id="257" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-45"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch83:1  store float %B_addr_1_read, float* %local_B_83_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="258" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-45"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0">
<![CDATA[
branch83:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="259" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-46"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch82:0  %local_B_82_addr = getelementptr [128 x float]* %local_B_82, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_82_addr"/></StgValue>
</operation>

<operation id="260" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-46"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch82:1  store float %B_addr_1_read, float* %local_B_82_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="261" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-46"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0">
<![CDATA[
branch82:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="262" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-47"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch81:0  %local_B_81_addr = getelementptr [128 x float]* %local_B_81, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_81_addr"/></StgValue>
</operation>

<operation id="263" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-47"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch81:1  store float %B_addr_1_read, float* %local_B_81_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="264" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-47"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0">
<![CDATA[
branch81:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="265" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-48"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch80:0  %local_B_80_addr = getelementptr [128 x float]* %local_B_80, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_80_addr"/></StgValue>
</operation>

<operation id="266" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-48"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch80:1  store float %B_addr_1_read, float* %local_B_80_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="267" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-48"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
branch80:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="268" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-49"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch79:0  %local_B_79_addr = getelementptr [128 x float]* %local_B_79, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_79_addr"/></StgValue>
</operation>

<operation id="269" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-49"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch79:1  store float %B_addr_1_read, float* %local_B_79_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="270" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-49"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0">
<![CDATA[
branch79:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="271" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-50"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch78:0  %local_B_78_addr = getelementptr [128 x float]* %local_B_78, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_78_addr"/></StgValue>
</operation>

<operation id="272" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-50"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch78:1  store float %B_addr_1_read, float* %local_B_78_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="273" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-50"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0">
<![CDATA[
branch78:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="274" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-51"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch77:0  %local_B_77_addr = getelementptr [128 x float]* %local_B_77, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_77_addr"/></StgValue>
</operation>

<operation id="275" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-51"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch77:1  store float %B_addr_1_read, float* %local_B_77_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="276" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-51"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
branch77:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="277" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-52"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch76:0  %local_B_76_addr = getelementptr [128 x float]* %local_B_76, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_76_addr"/></StgValue>
</operation>

<operation id="278" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-52"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch76:1  store float %B_addr_1_read, float* %local_B_76_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="279" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-52"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0">
<![CDATA[
branch76:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="280" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-53"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch75:0  %local_B_75_addr = getelementptr [128 x float]* %local_B_75, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_75_addr"/></StgValue>
</operation>

<operation id="281" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-53"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch75:1  store float %B_addr_1_read, float* %local_B_75_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="282" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-53"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0">
<![CDATA[
branch75:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="283" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-54"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch74:0  %local_B_74_addr = getelementptr [128 x float]* %local_B_74, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_74_addr"/></StgValue>
</operation>

<operation id="284" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-54"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch74:1  store float %B_addr_1_read, float* %local_B_74_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="285" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-54"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0">
<![CDATA[
branch74:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="286" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-55"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch73:0  %local_B_73_addr = getelementptr [128 x float]* %local_B_73, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_73_addr"/></StgValue>
</operation>

<operation id="287" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-55"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch73:1  store float %B_addr_1_read, float* %local_B_73_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="288" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-55"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0">
<![CDATA[
branch73:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="289" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-56"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch72:0  %local_B_72_addr = getelementptr [128 x float]* %local_B_72, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_72_addr"/></StgValue>
</operation>

<operation id="290" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-56"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch72:1  store float %B_addr_1_read, float* %local_B_72_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="291" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-56"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0">
<![CDATA[
branch72:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="292" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-57"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch71:0  %local_B_71_addr = getelementptr [128 x float]* %local_B_71, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_71_addr"/></StgValue>
</operation>

<operation id="293" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-57"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch71:1  store float %B_addr_1_read, float* %local_B_71_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="294" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-57"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0">
<![CDATA[
branch71:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="295" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-58"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch70:0  %local_B_70_addr = getelementptr [128 x float]* %local_B_70, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_70_addr"/></StgValue>
</operation>

<operation id="296" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-58"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch70:1  store float %B_addr_1_read, float* %local_B_70_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="297" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-58"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0">
<![CDATA[
branch70:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="298" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-59"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch69:0  %local_B_69_addr = getelementptr [128 x float]* %local_B_69, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_69_addr"/></StgValue>
</operation>

<operation id="299" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-59"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch69:1  store float %B_addr_1_read, float* %local_B_69_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="300" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-59"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0">
<![CDATA[
branch69:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="301" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-60"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch68:0  %local_B_68_addr = getelementptr [128 x float]* %local_B_68, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_68_addr"/></StgValue>
</operation>

<operation id="302" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-60"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch68:1  store float %B_addr_1_read, float* %local_B_68_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="303" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-60"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0">
<![CDATA[
branch68:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="304" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-61"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch67:0  %local_B_67_addr = getelementptr [128 x float]* %local_B_67, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_67_addr"/></StgValue>
</operation>

<operation id="305" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-61"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch67:1  store float %B_addr_1_read, float* %local_B_67_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="306" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-61"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0">
<![CDATA[
branch67:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="307" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-62"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch66:0  %local_B_66_addr = getelementptr [128 x float]* %local_B_66, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_66_addr"/></StgValue>
</operation>

<operation id="308" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-62"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch66:1  store float %B_addr_1_read, float* %local_B_66_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="309" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-62"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0">
<![CDATA[
branch66:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="310" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-63"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch65:0  %local_B_65_addr = getelementptr [128 x float]* %local_B_65, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_65_addr"/></StgValue>
</operation>

<operation id="311" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-63"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch65:1  store float %B_addr_1_read, float* %local_B_65_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="312" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-63"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0">
<![CDATA[
branch65:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="313" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-64"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch64:0  %local_B_64_addr = getelementptr [128 x float]* %local_B_64, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_64_addr"/></StgValue>
</operation>

<operation id="314" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-64"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch64:1  store float %B_addr_1_read, float* %local_B_64_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="315" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-64"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0">
<![CDATA[
branch64:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="316" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="63"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch63:0  %local_B_63_addr = getelementptr [128 x float]* %local_B_63, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_63_addr"/></StgValue>
</operation>

<operation id="317" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="63"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch63:1  store float %B_addr_1_read, float* %local_B_63_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="318" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="63"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0">
<![CDATA[
branch63:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="319" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="62"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch62:0  %local_B_62_addr = getelementptr [128 x float]* %local_B_62, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_62_addr"/></StgValue>
</operation>

<operation id="320" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="62"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch62:1  store float %B_addr_1_read, float* %local_B_62_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="321" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="62"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0">
<![CDATA[
branch62:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="322" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="61"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch61:0  %local_B_61_addr = getelementptr [128 x float]* %local_B_61, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_61_addr"/></StgValue>
</operation>

<operation id="323" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="61"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch61:1  store float %B_addr_1_read, float* %local_B_61_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="324" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="61"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0">
<![CDATA[
branch61:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="325" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch60:0  %local_B_60_addr = getelementptr [128 x float]* %local_B_60, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_60_addr"/></StgValue>
</operation>

<operation id="326" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch60:1  store float %B_addr_1_read, float* %local_B_60_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="327" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="60"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0">
<![CDATA[
branch60:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="328" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="59"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch59:0  %local_B_59_addr = getelementptr [128 x float]* %local_B_59, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_59_addr"/></StgValue>
</operation>

<operation id="329" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="59"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch59:1  store float %B_addr_1_read, float* %local_B_59_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="330" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="59"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0">
<![CDATA[
branch59:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="331" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="58"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch58:0  %local_B_58_addr = getelementptr [128 x float]* %local_B_58, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_58_addr"/></StgValue>
</operation>

<operation id="332" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="58"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch58:1  store float %B_addr_1_read, float* %local_B_58_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="333" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="58"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0">
<![CDATA[
branch58:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="334" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="57"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch57:0  %local_B_57_addr = getelementptr [128 x float]* %local_B_57, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_57_addr"/></StgValue>
</operation>

<operation id="335" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="57"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch57:1  store float %B_addr_1_read, float* %local_B_57_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="336" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="57"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0">
<![CDATA[
branch57:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="337" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="56"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch56:0  %local_B_56_addr = getelementptr [128 x float]* %local_B_56, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_56_addr"/></StgValue>
</operation>

<operation id="338" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="56"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch56:1  store float %B_addr_1_read, float* %local_B_56_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="339" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="56"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0">
<![CDATA[
branch56:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="340" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="55"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch55:0  %local_B_55_addr = getelementptr [128 x float]* %local_B_55, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_55_addr"/></StgValue>
</operation>

<operation id="341" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="55"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch55:1  store float %B_addr_1_read, float* %local_B_55_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="342" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="55"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0">
<![CDATA[
branch55:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="343" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="54"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch54:0  %local_B_54_addr = getelementptr [128 x float]* %local_B_54, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_54_addr"/></StgValue>
</operation>

<operation id="344" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="54"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch54:1  store float %B_addr_1_read, float* %local_B_54_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="345" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="54"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0">
<![CDATA[
branch54:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="346" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="53"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch53:0  %local_B_53_addr = getelementptr [128 x float]* %local_B_53, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_53_addr"/></StgValue>
</operation>

<operation id="347" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="53"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch53:1  store float %B_addr_1_read, float* %local_B_53_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="348" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="53"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0">
<![CDATA[
branch53:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="349" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="52"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch52:0  %local_B_52_addr = getelementptr [128 x float]* %local_B_52, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_52_addr"/></StgValue>
</operation>

<operation id="350" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="52"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch52:1  store float %B_addr_1_read, float* %local_B_52_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="351" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="52"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0">
<![CDATA[
branch52:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="352" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch51:0  %local_B_51_addr = getelementptr [128 x float]* %local_B_51, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_51_addr"/></StgValue>
</operation>

<operation id="353" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch51:1  store float %B_addr_1_read, float* %local_B_51_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="354" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="0">
<![CDATA[
branch51:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="355" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="50"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch50:0  %local_B_50_addr = getelementptr [128 x float]* %local_B_50, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_50_addr"/></StgValue>
</operation>

<operation id="356" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="50"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch50:1  store float %B_addr_1_read, float* %local_B_50_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="357" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="50"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0">
<![CDATA[
branch50:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="358" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="49"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch49:0  %local_B_49_addr = getelementptr [128 x float]* %local_B_49, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_49_addr"/></StgValue>
</operation>

<operation id="359" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="49"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch49:1  store float %B_addr_1_read, float* %local_B_49_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="360" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="49"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0">
<![CDATA[
branch49:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="361" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="48"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch48:0  %local_B_48_addr = getelementptr [128 x float]* %local_B_48, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_48_addr"/></StgValue>
</operation>

<operation id="362" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="48"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch48:1  store float %B_addr_1_read, float* %local_B_48_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="363" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="48"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0">
<![CDATA[
branch48:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="364" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="47"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch47:0  %local_B_47_addr = getelementptr [128 x float]* %local_B_47, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_47_addr"/></StgValue>
</operation>

<operation id="365" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="47"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch47:1  store float %B_addr_1_read, float* %local_B_47_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="366" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="47"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0">
<![CDATA[
branch47:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="367" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="46"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch46:0  %local_B_46_addr = getelementptr [128 x float]* %local_B_46, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_46_addr"/></StgValue>
</operation>

<operation id="368" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="46"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch46:1  store float %B_addr_1_read, float* %local_B_46_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="369" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="46"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="0">
<![CDATA[
branch46:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="370" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="45"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch45:0  %local_B_45_addr = getelementptr [128 x float]* %local_B_45, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_45_addr"/></StgValue>
</operation>

<operation id="371" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="45"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch45:1  store float %B_addr_1_read, float* %local_B_45_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="372" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="45"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="0">
<![CDATA[
branch45:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="373" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="44"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch44:0  %local_B_44_addr = getelementptr [128 x float]* %local_B_44, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_44_addr"/></StgValue>
</operation>

<operation id="374" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="44"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch44:1  store float %B_addr_1_read, float* %local_B_44_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="375" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="44"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0">
<![CDATA[
branch44:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="376" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="43"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch43:0  %local_B_43_addr = getelementptr [128 x float]* %local_B_43, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_43_addr"/></StgValue>
</operation>

<operation id="377" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="43"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch43:1  store float %B_addr_1_read, float* %local_B_43_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="378" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="43"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0">
<![CDATA[
branch43:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="379" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="42"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch42:0  %local_B_42_addr = getelementptr [128 x float]* %local_B_42, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_42_addr"/></StgValue>
</operation>

<operation id="380" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="42"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch42:1  store float %B_addr_1_read, float* %local_B_42_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="381" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="42"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0">
<![CDATA[
branch42:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="382" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="41"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch41:0  %local_B_41_addr = getelementptr [128 x float]* %local_B_41, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_41_addr"/></StgValue>
</operation>

<operation id="383" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="41"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch41:1  store float %B_addr_1_read, float* %local_B_41_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="384" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="41"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0">
<![CDATA[
branch41:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="385" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="40"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch40:0  %local_B_40_addr = getelementptr [128 x float]* %local_B_40, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_40_addr"/></StgValue>
</operation>

<operation id="386" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="40"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch40:1  store float %B_addr_1_read, float* %local_B_40_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="387" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="40"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0">
<![CDATA[
branch40:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="388" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="39"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch39:0  %local_B_39_addr = getelementptr [128 x float]* %local_B_39, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_39_addr"/></StgValue>
</operation>

<operation id="389" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="39"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch39:1  store float %B_addr_1_read, float* %local_B_39_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="390" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="39"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0">
<![CDATA[
branch39:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="391" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="38"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch38:0  %local_B_38_addr = getelementptr [128 x float]* %local_B_38, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_38_addr"/></StgValue>
</operation>

<operation id="392" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="38"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch38:1  store float %B_addr_1_read, float* %local_B_38_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="393" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="38"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0">
<![CDATA[
branch38:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="394" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="37"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch37:0  %local_B_37_addr = getelementptr [128 x float]* %local_B_37, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_37_addr"/></StgValue>
</operation>

<operation id="395" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="37"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch37:1  store float %B_addr_1_read, float* %local_B_37_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="396" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="37"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0">
<![CDATA[
branch37:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="397" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="36"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch36:0  %local_B_36_addr = getelementptr [128 x float]* %local_B_36, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_36_addr"/></StgValue>
</operation>

<operation id="398" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="36"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch36:1  store float %B_addr_1_read, float* %local_B_36_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="399" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="36"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0">
<![CDATA[
branch36:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="400" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch35:0  %local_B_35_addr = getelementptr [128 x float]* %local_B_35, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_35_addr"/></StgValue>
</operation>

<operation id="401" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch35:1  store float %B_addr_1_read, float* %local_B_35_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="402" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="35"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0">
<![CDATA[
branch35:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="403" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch34:0  %local_B_34_addr = getelementptr [128 x float]* %local_B_34, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_34_addr"/></StgValue>
</operation>

<operation id="404" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch34:1  store float %B_addr_1_read, float* %local_B_34_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="405" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="34"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="0">
<![CDATA[
branch34:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="406" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch33:0  %local_B_33_addr = getelementptr [128 x float]* %local_B_33, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_33_addr"/></StgValue>
</operation>

<operation id="407" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch33:1  store float %B_addr_1_read, float* %local_B_33_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="408" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="33"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="0">
<![CDATA[
branch33:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="409" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch32:0  %local_B_32_addr = getelementptr [128 x float]* %local_B_32, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_32_addr"/></StgValue>
</operation>

<operation id="410" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch32:1  store float %B_addr_1_read, float* %local_B_32_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="411" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0">
<![CDATA[
branch32:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="412" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch31:0  %local_B_31_addr = getelementptr [128 x float]* %local_B_31, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_31_addr"/></StgValue>
</operation>

<operation id="413" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch31:1  store float %B_addr_1_read, float* %local_B_31_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="414" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0">
<![CDATA[
branch31:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="415" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch30:0  %local_B_30_addr = getelementptr [128 x float]* %local_B_30, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_30_addr"/></StgValue>
</operation>

<operation id="416" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch30:1  store float %B_addr_1_read, float* %local_B_30_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="417" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0">
<![CDATA[
branch30:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="418" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch29:0  %local_B_29_addr = getelementptr [128 x float]* %local_B_29, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_29_addr"/></StgValue>
</operation>

<operation id="419" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch29:1  store float %B_addr_1_read, float* %local_B_29_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="420" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0">
<![CDATA[
branch29:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="421" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch28:0  %local_B_28_addr = getelementptr [128 x float]* %local_B_28, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_28_addr"/></StgValue>
</operation>

<operation id="422" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch28:1  store float %B_addr_1_read, float* %local_B_28_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="423" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="0">
<![CDATA[
branch28:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="424" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch27:0  %local_B_27_addr = getelementptr [128 x float]* %local_B_27, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_27_addr"/></StgValue>
</operation>

<operation id="425" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch27:1  store float %B_addr_1_read, float* %local_B_27_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="426" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0">
<![CDATA[
branch27:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="427" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch26:0  %local_B_26_addr = getelementptr [128 x float]* %local_B_26, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_26_addr"/></StgValue>
</operation>

<operation id="428" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch26:1  store float %B_addr_1_read, float* %local_B_26_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="429" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0">
<![CDATA[
branch26:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="430" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch25:0  %local_B_25_addr = getelementptr [128 x float]* %local_B_25, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_25_addr"/></StgValue>
</operation>

<operation id="431" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch25:1  store float %B_addr_1_read, float* %local_B_25_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="432" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="0">
<![CDATA[
branch25:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="433" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch24:0  %local_B_24_addr = getelementptr [128 x float]* %local_B_24, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_24_addr"/></StgValue>
</operation>

<operation id="434" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch24:1  store float %B_addr_1_read, float* %local_B_24_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="435" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="0">
<![CDATA[
branch24:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="436" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch23:0  %local_B_23_addr = getelementptr [128 x float]* %local_B_23, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_23_addr"/></StgValue>
</operation>

<operation id="437" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch23:1  store float %B_addr_1_read, float* %local_B_23_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="438" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0">
<![CDATA[
branch23:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="439" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch22:0  %local_B_22_addr = getelementptr [128 x float]* %local_B_22, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_22_addr"/></StgValue>
</operation>

<operation id="440" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch22:1  store float %B_addr_1_read, float* %local_B_22_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="441" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0">
<![CDATA[
branch22:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="442" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch21:0  %local_B_21_addr = getelementptr [128 x float]* %local_B_21, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_21_addr"/></StgValue>
</operation>

<operation id="443" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch21:1  store float %B_addr_1_read, float* %local_B_21_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="444" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="0">
<![CDATA[
branch21:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="445" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch20:0  %local_B_20_addr = getelementptr [128 x float]* %local_B_20, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_20_addr"/></StgValue>
</operation>

<operation id="446" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch20:1  store float %B_addr_1_read, float* %local_B_20_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="447" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0">
<![CDATA[
branch20:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="448" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch19:0  %local_B_19_addr = getelementptr [128 x float]* %local_B_19, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_19_addr"/></StgValue>
</operation>

<operation id="449" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch19:1  store float %B_addr_1_read, float* %local_B_19_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="450" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="0">
<![CDATA[
branch19:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="451" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch18:0  %local_B_18_addr = getelementptr [128 x float]* %local_B_18, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_18_addr"/></StgValue>
</operation>

<operation id="452" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch18:1  store float %B_addr_1_read, float* %local_B_18_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="453" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="0">
<![CDATA[
branch18:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="454" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch17:0  %local_B_17_addr = getelementptr [128 x float]* %local_B_17, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_17_addr"/></StgValue>
</operation>

<operation id="455" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch17:1  store float %B_addr_1_read, float* %local_B_17_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="456" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="0">
<![CDATA[
branch17:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="457" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch16:0  %local_B_16_addr = getelementptr [128 x float]* %local_B_16, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_16_addr"/></StgValue>
</operation>

<operation id="458" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch16:1  store float %B_addr_1_read, float* %local_B_16_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="459" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0">
<![CDATA[
branch16:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="460" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch15:0  %local_B_15_addr = getelementptr [128 x float]* %local_B_15, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_15_addr"/></StgValue>
</operation>

<operation id="461" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch15:1  store float %B_addr_1_read, float* %local_B_15_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="462" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0">
<![CDATA[
branch15:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="463" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch14:0  %local_B_14_addr = getelementptr [128 x float]* %local_B_14, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_14_addr"/></StgValue>
</operation>

<operation id="464" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch14:1  store float %B_addr_1_read, float* %local_B_14_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="465" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0">
<![CDATA[
branch14:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="466" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch13:0  %local_B_13_addr = getelementptr [128 x float]* %local_B_13, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_13_addr"/></StgValue>
</operation>

<operation id="467" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch13:1  store float %B_addr_1_read, float* %local_B_13_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="468" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0">
<![CDATA[
branch13:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="469" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch12:0  %local_B_12_addr = getelementptr [128 x float]* %local_B_12, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_12_addr"/></StgValue>
</operation>

<operation id="470" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch12:1  store float %B_addr_1_read, float* %local_B_12_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="471" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="0">
<![CDATA[
branch12:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="472" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch11:0  %local_B_11_addr = getelementptr [128 x float]* %local_B_11, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_11_addr"/></StgValue>
</operation>

<operation id="473" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch11:1  store float %B_addr_1_read, float* %local_B_11_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="474" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="0">
<![CDATA[
branch11:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="475" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch10:0  %local_B_10_addr = getelementptr [128 x float]* %local_B_10, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_10_addr"/></StgValue>
</operation>

<operation id="476" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch10:1  store float %B_addr_1_read, float* %local_B_10_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="477" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0">
<![CDATA[
branch10:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="478" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch9:0  %local_B_9_addr = getelementptr [128 x float]* %local_B_9, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_9_addr"/></StgValue>
</operation>

<operation id="479" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch9:1  store float %B_addr_1_read, float* %local_B_9_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="480" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="0">
<![CDATA[
branch9:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="481" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch8:0  %local_B_8_addr = getelementptr [128 x float]* %local_B_8, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_8_addr"/></StgValue>
</operation>

<operation id="482" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch8:1  store float %B_addr_1_read, float* %local_B_8_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="483" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="0">
<![CDATA[
branch8:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="484" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch7:0  %local_B_7_addr = getelementptr [128 x float]* %local_B_7, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_7_addr"/></StgValue>
</operation>

<operation id="485" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch7:1  store float %B_addr_1_read, float* %local_B_7_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="486" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="0">
<![CDATA[
branch7:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="487" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch6:0  %local_B_6_addr = getelementptr [128 x float]* %local_B_6, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_6_addr"/></StgValue>
</operation>

<operation id="488" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch6:1  store float %B_addr_1_read, float* %local_B_6_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="489" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="0">
<![CDATA[
branch6:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="490" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch5:0  %local_B_5_addr = getelementptr [128 x float]* %local_B_5, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_5_addr"/></StgValue>
</operation>

<operation id="491" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch5:1  store float %B_addr_1_read, float* %local_B_5_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="492" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="0">
<![CDATA[
branch5:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="493" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch4:0  %local_B_4_addr = getelementptr [128 x float]* %local_B_4, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_4_addr"/></StgValue>
</operation>

<operation id="494" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch4:1  store float %B_addr_1_read, float* %local_B_4_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="495" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="0">
<![CDATA[
branch4:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="496" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch3:0  %local_B_3_addr = getelementptr [128 x float]* %local_B_3, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_3_addr"/></StgValue>
</operation>

<operation id="497" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3:1  store float %B_addr_1_read, float* %local_B_3_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="498" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="0">
<![CDATA[
branch3:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="499" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch2:0  %local_B_2_addr = getelementptr [128 x float]* %local_B_2, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_2_addr"/></StgValue>
</operation>

<operation id="500" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2:1  store float %B_addr_1_read, float* %local_B_2_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="501" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="0">
<![CDATA[
branch2:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="502" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1:0  %local_B_1_addr = getelementptr [128 x float]* %local_B_1, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_1_addr"/></StgValue>
</operation>

<operation id="503" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch1:1  store float %B_addr_1_read, float* %local_B_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="504" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="0">
<![CDATA[
branch1:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="505" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch0:0  %local_B_0_addr = getelementptr [128 x float]* %local_B_0, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_0_addr"/></StgValue>
</operation>

<operation id="506" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch0:1  store float %B_addr_1_read, float* %local_B_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="507" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="0">
<![CDATA[
branch0:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="508" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch127:0  %local_B_127_addr = getelementptr [128 x float]* %local_B_127, i64 0, i64 %zext_ln17_2

]]></Node>
<StgValue><ssdm name="local_B_127_addr"/></StgValue>
</operation>

<operation id="509" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch127:1  store float %B_addr_1_read, float* %local_B_127_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="510" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln17" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="0">
<![CDATA[
branch127:2  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="511" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="512" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="0">
<![CDATA[
.loopexit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln21"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
