// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_HH_
#define _reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_axi_mux_134_18_1_0.h"

namespace ap_rtl {

struct reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s : public sc_module {
    // Port declarations 18
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_lv<17> > x_0_V;
    sc_in< sc_lv<17> > x_1_V;
    sc_in< sc_lv<17> > x_2_V;
    sc_in< sc_lv<17> > x_3_V;
    sc_in< sc_lv<17> > x_4_V;
    sc_in< sc_lv<17> > x_5_V;
    sc_in< sc_lv<17> > x_6_V;
    sc_in< sc_lv<17> > x_7_V;
    sc_in< sc_lv<17> > x_8_V;
    sc_in< sc_lv<17> > x_9_V;
    sc_in< sc_lv<17> > x_10_V;
    sc_in< sc_lv<17> > x_11_V;
    sc_in< sc_lv<17> > x_12_V;
    sc_in< sc_lv<5> > x_V_offset;
    sc_out< sc_lv<18> > ap_return;
    sc_in< sc_logic > ap_ce;


    // Module declarations
    reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s(sc_module_name name);
    SC_HAS_PROCESS(reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s);

    ~reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s();

    sc_trace_file* mVcdFile;

    myproject_axi_mux_134_18_1_0<1,1,18,18,18,18,18,18,18,18,18,18,18,18,18,4,18>* myproject_axi_mux_134_18_1_0_U1027;
    myproject_axi_mux_134_18_1_0<1,1,18,18,18,18,18,18,18,18,18,18,18,18,18,4,18>* myproject_axi_mux_134_18_1_0_U1028;
    myproject_axi_mux_134_18_1_0<1,1,18,18,18,18,18,18,18,18,18,18,18,18,18,4,18>* myproject_axi_mux_134_18_1_0_U1029;
    myproject_axi_mux_134_18_1_0<1,1,18,18,18,18,18,18,18,18,18,18,18,18,18,4,18>* myproject_axi_mux_134_18_1_0_U1030;
    sc_signal< sc_lv<18> > p_Val2_s_fu_198_p15;
    sc_signal< sc_lv<18> > p_Val2_s_reg_614;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<18> > p_Val2_46_fu_240_p15;
    sc_signal< sc_lv<18> > p_Val2_46_reg_620;
    sc_signal< sc_lv<18> > p_Val2_49_fu_282_p15;
    sc_signal< sc_lv<18> > p_Val2_49_reg_626;
    sc_signal< sc_lv<18> > p_Val2_2_fu_324_p15;
    sc_signal< sc_lv<18> > p_Val2_2_reg_632;
    sc_signal< sc_lv<18> > p_Val2_52_fu_434_p3;
    sc_signal< sc_lv<18> > p_Val2_52_reg_638;
    sc_signal< sc_lv<18> > p_Val2_53_fu_520_p3;
    sc_signal< sc_lv<18> > p_Val2_53_reg_644;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<18> > zext_ln43_fu_146_p1;
    sc_signal< sc_lv<18> > zext_ln43_3_fu_150_p1;
    sc_signal< sc_lv<18> > zext_ln43_4_fu_154_p1;
    sc_signal< sc_lv<18> > zext_ln43_5_fu_158_p1;
    sc_signal< sc_lv<18> > zext_ln43_6_fu_162_p1;
    sc_signal< sc_lv<18> > zext_ln43_7_fu_166_p1;
    sc_signal< sc_lv<18> > zext_ln43_8_fu_170_p1;
    sc_signal< sc_lv<18> > zext_ln43_9_fu_174_p1;
    sc_signal< sc_lv<18> > zext_ln43_10_fu_178_p1;
    sc_signal< sc_lv<18> > zext_ln43_11_fu_182_p1;
    sc_signal< sc_lv<18> > zext_ln43_12_fu_186_p1;
    sc_signal< sc_lv<18> > zext_ln43_13_fu_190_p1;
    sc_signal< sc_lv<18> > zext_ln43_14_fu_194_p1;
    sc_signal< sc_lv<4> > p_Val2_s_fu_198_p14;
    sc_signal< sc_lv<3> > empty_fu_138_p1;
    sc_signal< sc_lv<3> > add_ln43_fu_230_p2;
    sc_signal< sc_lv<4> > p_Val2_46_fu_240_p14;
    sc_signal< sc_lv<3> > add_ln45_fu_272_p2;
    sc_signal< sc_lv<4> > p_Val2_49_fu_282_p14;
    sc_signal< sc_lv<3> > add_ln43_1_fu_314_p2;
    sc_signal< sc_lv<4> > p_Val2_2_fu_324_p14;
    sc_signal< sc_lv<19> > rhs_V_3_fu_359_p1;
    sc_signal< sc_lv<19> > lhs_V_3_fu_356_p1;
    sc_signal< sc_lv<19> > ret_V_fu_362_p2;
    sc_signal< sc_lv<18> > p_Val2_48_fu_376_p2;
    sc_signal< sc_lv<1> > p_Result_28_fu_380_p3;
    sc_signal< sc_lv<1> > p_Result_s_fu_368_p3;
    sc_signal< sc_lv<1> > xor_ln786_15_fu_388_p2;
    sc_signal< sc_lv<1> > xor_ln340_33_fu_406_p2;
    sc_signal< sc_lv<1> > xor_ln340_32_fu_400_p2;
    sc_signal< sc_lv<1> > underflow_fu_394_p2;
    sc_signal< sc_lv<1> > or_ln340_16_fu_412_p2;
    sc_signal< sc_lv<18> > select_ln340_34_fu_418_p3;
    sc_signal< sc_lv<18> > select_ln388_15_fu_426_p3;
    sc_signal< sc_lv<19> > rhs_V_4_fu_445_p1;
    sc_signal< sc_lv<19> > lhs_V_4_fu_442_p1;
    sc_signal< sc_lv<19> > ret_V_3_fu_448_p2;
    sc_signal< sc_lv<18> > p_Val2_51_fu_462_p2;
    sc_signal< sc_lv<1> > p_Result_30_fu_466_p3;
    sc_signal< sc_lv<1> > p_Result_29_fu_454_p3;
    sc_signal< sc_lv<1> > xor_ln786_16_fu_474_p2;
    sc_signal< sc_lv<1> > xor_ln340_35_fu_492_p2;
    sc_signal< sc_lv<1> > xor_ln340_34_fu_486_p2;
    sc_signal< sc_lv<1> > underflow_3_fu_480_p2;
    sc_signal< sc_lv<1> > or_ln340_17_fu_498_p2;
    sc_signal< sc_lv<18> > select_ln340_36_fu_504_p3;
    sc_signal< sc_lv<18> > select_ln388_16_fu_512_p3;
    sc_signal< sc_lv<19> > lhs_V_fu_528_p1;
    sc_signal< sc_lv<19> > rhs_V_fu_531_p1;
    sc_signal< sc_lv<19> > ret_V_4_fu_534_p2;
    sc_signal< sc_lv<18> > p_Val2_55_fu_548_p2;
    sc_signal< sc_lv<1> > p_Result_32_fu_552_p3;
    sc_signal< sc_lv<1> > p_Result_31_fu_540_p3;
    sc_signal< sc_lv<1> > xor_ln786_fu_560_p2;
    sc_signal< sc_lv<1> > xor_ln340_fu_578_p2;
    sc_signal< sc_lv<1> > xor_ln340_36_fu_572_p2;
    sc_signal< sc_lv<1> > underflow_4_fu_566_p2;
    sc_signal< sc_lv<1> > or_ln340_fu_584_p2;
    sc_signal< sc_lv<18> > select_ln340_fu_590_p3;
    sc_signal< sc_lv<18> > select_ln388_fu_598_p3;
    sc_signal< sc_lv<18> > select_ln340_38_fu_606_p3;
    sc_signal< sc_logic > ap_ce_reg;
    sc_signal< sc_lv<17> > x_0_V_int_reg;
    sc_signal< sc_lv<17> > x_1_V_int_reg;
    sc_signal< sc_lv<17> > x_2_V_int_reg;
    sc_signal< sc_lv<17> > x_3_V_int_reg;
    sc_signal< sc_lv<17> > x_4_V_int_reg;
    sc_signal< sc_lv<17> > x_5_V_int_reg;
    sc_signal< sc_lv<17> > x_6_V_int_reg;
    sc_signal< sc_lv<17> > x_7_V_int_reg;
    sc_signal< sc_lv<17> > x_8_V_int_reg;
    sc_signal< sc_lv<17> > x_9_V_int_reg;
    sc_signal< sc_lv<17> > x_10_V_int_reg;
    sc_signal< sc_lv<17> > x_11_V_int_reg;
    sc_signal< sc_lv<17> > x_12_V_int_reg;
    sc_signal< sc_lv<5> > x_V_offset_int_reg;
    sc_signal< sc_lv<18> > ap_return_int_reg;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<18> ap_const_lv18_1FFFF;
    static const sc_lv<18> ap_const_lv18_20000;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln43_1_fu_314_p2();
    void thread_add_ln43_fu_230_p2();
    void thread_add_ln45_fu_272_p2();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_return();
    void thread_empty_fu_138_p1();
    void thread_lhs_V_3_fu_356_p1();
    void thread_lhs_V_4_fu_442_p1();
    void thread_lhs_V_fu_528_p1();
    void thread_or_ln340_16_fu_412_p2();
    void thread_or_ln340_17_fu_498_p2();
    void thread_or_ln340_fu_584_p2();
    void thread_p_Result_28_fu_380_p3();
    void thread_p_Result_29_fu_454_p3();
    void thread_p_Result_30_fu_466_p3();
    void thread_p_Result_31_fu_540_p3();
    void thread_p_Result_32_fu_552_p3();
    void thread_p_Result_s_fu_368_p3();
    void thread_p_Val2_2_fu_324_p14();
    void thread_p_Val2_46_fu_240_p14();
    void thread_p_Val2_48_fu_376_p2();
    void thread_p_Val2_49_fu_282_p14();
    void thread_p_Val2_51_fu_462_p2();
    void thread_p_Val2_52_fu_434_p3();
    void thread_p_Val2_53_fu_520_p3();
    void thread_p_Val2_55_fu_548_p2();
    void thread_p_Val2_s_fu_198_p14();
    void thread_ret_V_3_fu_448_p2();
    void thread_ret_V_4_fu_534_p2();
    void thread_ret_V_fu_362_p2();
    void thread_rhs_V_3_fu_359_p1();
    void thread_rhs_V_4_fu_445_p1();
    void thread_rhs_V_fu_531_p1();
    void thread_select_ln340_34_fu_418_p3();
    void thread_select_ln340_36_fu_504_p3();
    void thread_select_ln340_38_fu_606_p3();
    void thread_select_ln340_fu_590_p3();
    void thread_select_ln388_15_fu_426_p3();
    void thread_select_ln388_16_fu_512_p3();
    void thread_select_ln388_fu_598_p3();
    void thread_underflow_3_fu_480_p2();
    void thread_underflow_4_fu_566_p2();
    void thread_underflow_fu_394_p2();
    void thread_xor_ln340_32_fu_400_p2();
    void thread_xor_ln340_33_fu_406_p2();
    void thread_xor_ln340_34_fu_486_p2();
    void thread_xor_ln340_35_fu_492_p2();
    void thread_xor_ln340_36_fu_572_p2();
    void thread_xor_ln340_fu_578_p2();
    void thread_xor_ln786_15_fu_388_p2();
    void thread_xor_ln786_16_fu_474_p2();
    void thread_xor_ln786_fu_560_p2();
    void thread_zext_ln43_10_fu_178_p1();
    void thread_zext_ln43_11_fu_182_p1();
    void thread_zext_ln43_12_fu_186_p1();
    void thread_zext_ln43_13_fu_190_p1();
    void thread_zext_ln43_14_fu_194_p1();
    void thread_zext_ln43_3_fu_150_p1();
    void thread_zext_ln43_4_fu_154_p1();
    void thread_zext_ln43_5_fu_158_p1();
    void thread_zext_ln43_6_fu_162_p1();
    void thread_zext_ln43_7_fu_166_p1();
    void thread_zext_ln43_8_fu_170_p1();
    void thread_zext_ln43_9_fu_174_p1();
    void thread_zext_ln43_fu_146_p1();
};

}

using namespace ap_rtl;

#endif
