Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Fri May 30 21:53:51 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -file ./report/backprop_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  980         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (514)
6. checking no_output_delay (466)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (514)
--------------------------------
 There are 514 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (466)
---------------------------------
 There are 466 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.601        0.000                      0                24334        0.020        0.000                      0                24334        3.300        0.000                       0                 12114  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.601        0.000                      0                24334        0.020        0.000                      0                24334        3.300        0.000                       0                 12114  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.300ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.601ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.380ns  (logic 2.731ns (42.808%)  route 3.649ns (57.192%))
  Logic Levels:           46  (CARRY8=41 LUT1=1 LUT3=4)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.029     0.029    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].Q_DEL/i_pipe/aclk
    SLICE_X54Y211        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y211        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=7, routed)           0.684     0.792    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[48].ADDSUB/mq[48]_69[4]
    SLICE_X75Y196        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     0.916 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[48].ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.009     0.925    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[48].ADDSUB/ADDSUB/CHAIN_GEN[51].Q_XOR.SUM_XOR_0[5]
    SLICE_X75Y196        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     1.115 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[48].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.141    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[48].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X75Y197        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.156 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[48].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.182    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[48].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X75Y198        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.197 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[48].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.223    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[48].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X75Y199        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.238 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[48].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.264    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[48].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X75Y200        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.279 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[48].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.305    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[48].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_33
    SLICE_X75Y201        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.093     1.398 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[48].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[4]
                         net (fo=6, routed)           0.320     1.718    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/mr[49]_54[51]
    SLICE_X74Y195        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     1.840 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.025     1.865    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[52].Q_XOR.SUM_XOR_0[0]
    SLICE_X74Y195        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     2.028 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.054    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X74Y196        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.069 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.095    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X74Y197        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.110 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.136    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X74Y198        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.151 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.177    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X74Y199        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.192 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.218    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X74Y200        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.233 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.259    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_33
    SLICE_X74Y201        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     2.345 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[4]
                         net (fo=53, routed)          0.439     2.785    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/mr[50]_55[51]
    SLICE_X70Y196        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     2.933 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/CHAIN_GEN[13].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.011     2.944    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[53].Q_XOR.SUM_XOR_0[10]
    SLICE_X70Y196        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.099 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.125    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X70Y197        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.140 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.166    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X70Y198        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.181 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.207    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X70Y199        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.222 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.248    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X70Y200        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.263 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.289    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_33
    SLICE_X70Y201        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     3.405 f  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[5]
                         net (fo=54, routed)          0.382     3.787    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/mr[51]_56[52]
    SLICE_X71Y193        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     3.877 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/addend_a_up/O
                         net (fo=1, routed)           0.013     3.890    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X71Y193        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.082 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.108    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X71Y194        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.123 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.149    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X71Y195        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.164 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.190    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X71Y196        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.205 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.231    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X71Y197        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.246 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.272    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X71Y198        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.287 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.313    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_33
    SLICE_X71Y199        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     4.416 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[6]
                         net (fo=55, routed)          0.421     4.837    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/mr[52]_57[53]
    SLICE_X72Y193        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098     4.935 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.022     4.957    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/A[2]
    SLICE_X72Y193        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.116 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.142    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X72Y194        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.157 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.183    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X72Y195        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.198 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.224    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X72Y196        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.239 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.265    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X72Y197        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.280 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.306    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X72Y198        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.321 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.347    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_33
    SLICE_X72Y199        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     5.463 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[7]
                         net (fo=56, routed)          0.387     5.850    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/Q[54]
    SLICE_X73Y193        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     6.036 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.062    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_33
    SLICE_X73Y194        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.077 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.103    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_33
    SLICE_X73Y195        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.118 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.144    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_33
    SLICE_X73Y196        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.159 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.185    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_33
    SLICE_X73Y197        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.200 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.226    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_33
    SLICE_X73Y198        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.241 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.267    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_33
    SLICE_X73Y199        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.282 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.308    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[55].C_MUX.CARRY_MUX_n_33
    SLICE_X73Y200        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     6.384 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[56].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=1, routed)           0.025     6.409    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/O
    SLICE_X73Y200        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.020     8.020    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X73Y200        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[57]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X73Y200        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_406/dsqrt_64ns_64ns_64_12_no_dsp_1_U149/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[57]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -6.409    
  -------------------------------------------------------------------
                         slack                                  1.601    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.012     0.012    bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/aclk
    SLICE_X86Y150        FDRE                                         r  bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y150        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=1, routed)           0.034     0.085    bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg_n_33_[12]
    SLICE_X86Y150        FDRE                                         r  bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=12393, unset)        0.018     0.018    bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/aclk
    SLICE_X86Y150        FDRE                                         r  bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][12]/C
                         clock pessimism              0.000     0.018    
    SLICE_X86Y150        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U170/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][12]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.020    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     URAM288/CLK  n/a            1.666         8.000       6.334      URAM288_X1Y56  bd_0_i/hls_inst/inst/delta_weights2_U/ram_reg_uram_0/CLK
Low Pulse Width   Slow    URAM288/CLK  n/a            0.700         4.000       3.300      URAM288_X1Y56  bd_0_i/hls_inst/inst/delta_weights2_U/ram_reg_uram_0/CLK
High Pulse Width  Slow    URAM288/CLK  n/a            0.700         4.000       3.300      URAM288_X1Y56  bd_0_i/hls_inst/inst/delta_weights2_U/ram_reg_uram_0/CLK



