library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;

entity CPU is
	port (
		SWA,
		SWB,
		SWC,
		CLR,
		C,
		Z,
		T3,
		W1,
		W2,
		W3
		: in std_logic;
		IRH
		: in std_logic_vector(3 downto 0);

		SELCTL,
		ABUS,
		M,
		S,
		SEL1,
		SEL0,
		SEL2
		SEL3
		DRW,
		SBUS,
		LIR,
		MBUS,
		MEMW,
		LAR,
		ARINC,
		LPC,
		PCINC,
		PCADD,
		CIN,
		LONG,
		SHORT,
		CP1,CP2,CP3,
		QD,
		STOP,
		LDC,
		LDZ,
		
		SW : in std_logic_vector(2 downto 0);
		-- CBA => 210
		IR : in std_logic_vector(3 downto 0);
		-- 7654 => 3210
		W : in std_logic_vector(2 downto 0);
		-- 321 => 210
		DRW,PCINC,LPC,LAR,PCADD,ARINC,SELCTL,MEMW,STOP,LIR,LDZ,LDC,CIN,M,ABUS,SBUS,MBUS,SHORT,LONG : out std_logic;
		S : out std_logic_vector(3 downto 0);
		-- 3210 => 3210
		SEL01 : out std_logic_vector(1 downto 0);
		-- 10 => 10
		SEL23 : out std_logic_vector(1 downto 0)
		-- 32 => 10
	);
end CPU;

architecture arc of CPU is
begin

end arc;