verilog xil_defaultlib --include "../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/ec67/hdl" --include "../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/798b/hdl" --include "../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/8713/hdl" --include "../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/4fba" --include "../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/2d50/hdl" --include "../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_processing_system7_0_0" --include "../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/src" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/f79d/hdl/verilog/Conv1_Cal.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/f79d/hdl/verilog/Conv1_Cal_conv1_bbkb.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/f79d/hdl/verilog/Conv1_Cal_conv1_V_0.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/f79d/hdl/verilog/Conv2_Cal.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/f79d/hdl/verilog/Conv2_Cal_conv2_bdEe.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/f79d/hdl/verilog/Conv2_Cal_conv2_V.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/f79d/hdl/verilog/Flatten_Layer.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/f79d/hdl/verilog/Fullc1_Cal.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/f79d/hdl/verilog/Fullc1_Cal_bias1_V.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/f79d/hdl/verilog/Fullc1_Cal_weighthbi.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/f79d/hdl/verilog/Fullc2_Cal.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/f79d/hdl/verilog/Fullc2_Cal_bias2_V.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/f79d/hdl/verilog/Fullc2_Cal_weightjbC.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/f79d/hdl/verilog/Lenet_HLS_AXILiteS_s_axi.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/f79d/hdl/verilog/Lenet_HLS_data_buncg.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/f79d/hdl/verilog/Lenet_HLS_dcmp_64g8j.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/f79d/hdl/verilog/Lenet_HLS_ddiv_64qcK.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/f79d/hdl/verilog/Lenet_HLS_flattenlbW.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/f79d/hdl/verilog/Lenet_HLS_flattenmb6.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/f79d/hdl/verilog/Lenet_HLS_fpext_3pcA.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/f79d/hdl/verilog/Lenet_HLS_layer1_V.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/f79d/hdl/verilog/Lenet_HLS_layer2_V.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/f79d/hdl/verilog/Lenet_HLS_layer3_V.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/f79d/hdl/verilog/Lenet_HLS_layer4_V.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/f79d/hdl/verilog/Lenet_HLS_layer5_V.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/f79d/hdl/verilog/Lenet_HLS_mul_mulcud.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/f79d/hdl/verilog/Lenet_HLS_mul_mulibs.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/f79d/hdl/verilog/Lenet_HLS_sitofp_ocq.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/f79d/hdl/verilog/my_tanh.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/f79d/hdl/verilog/my_tanh_tanh_indeeOg.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/f79d/hdl/verilog/my_tanh_tanh_valufYi.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/f79d/hdl/verilog/Pool1_Cal.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/f79d/hdl/verilog/Pool2_Cal.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/f79d/hdl/verilog/regslice_core.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/f79d/hdl/verilog/Lenet_HLS.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_OV5640_DRIVE_0_0/sim/ov_carplate_OV5640_DRIVE_0_0.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_xbar_0/sim/ov_carplate_xbar_0.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_xbar_1/sim/ov_carplate_xbar_1.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_axis_broadcaster_0_0/hdl/tdata_ov_carplate_axis_broadcaster_0_0.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_axis_broadcaster_0_0/hdl/tuser_ov_carplate_axis_broadcaster_0_0.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_axis_broadcaster_0_0/hdl/top_ov_carplate_axis_broadcaster_0_0.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_axis_broadcaster_0_0/sim/ov_carplate_axis_broadcaster_0_0.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_blk_mem_gen_0_0/sim/ov_carplate_blk_mem_gen_0_0.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_blk_mem_gen_1_0/sim/ov_carplate_blk_mem_gen_1_0.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Add_Rectangle.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/AXIvideo2Mat.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Block_Mat_exit22_pro.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_AXILiteS_s_axi.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_mac_muladd_20ncg.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_mac_muladd_23mb6.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_mul_mul_8ns_2kbM.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_mul_mul_22ns_lbW.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_sdiv_48ns_23shbi.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_sdiv_48ns_25sibs.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box_udiv_31ns_32sjbC.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/CvtColor.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Duplicate.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/fifo_w7_d2_A.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/fifo_w7_d5_A.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/fifo_w8_d2_A.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/fifo_w9_d2_A.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/fifo_w9_d5_A.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/fifo_w11_d2_A.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/fifo_w12_d2_A.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/fifo_w32_d4_A.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/fifo_w32_d5_A.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Loop_BRAM_LOOP_proc1.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Mat2AXIvideo.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linear.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_linearbkb.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Resize_opr_lineareOg.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/Return_Plate.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/start_for_Add_RecpcA.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/start_for_CvtColorcU.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/start_for_DuplicaqcK.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/start_for_Loop_BRsc4.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/start_for_Mat2AXItde.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/start_for_Resize_U0.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/start_for_Return_ocq.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/9494/hdl/verilog/box.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_box_0_0/sim/ov_carplate_box_0_0.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_clk_wiz_0_0/ov_carplate_clk_wiz_0_0_clk_wiz.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_clk_wiz_0_0/ov_carplate_clk_wiz_0_0.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_debouncer_0_0/sim/ov_carplate_debouncer_0_0.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_debouncer_1_0/sim/ov_carplate_debouncer_1_0.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/I2C_OV7670_RGB565_Config.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/hdmi_ddr_output.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/convert_444_422.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/colour_space_conversion.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/hdmi_display.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_hdmi_display_0_0/sim/ov_carplate_hdmi_display_0_0.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_processing_system7_0_0/sim/ov_carplate_processing_system7_0_0.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Add_Rectangle.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/AXIvideo2Mat.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Block_proc377.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/CvtColor.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/CvtColor_1.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Dilate.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Dilate203.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Dilate203_k_buf_0hbi.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Dilate205.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Dilate206.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Dilate207.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Duplicate.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Erode.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Erode_k_buf_0_val_3.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w9_d8_A.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w9_d10_A.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w9_d11_A.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w9_d12_A.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w9_d14_A.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w10_d2_A.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w10_d8_A.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w10_d10_A.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w10_d11_A.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w10_d12_A.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w10_d14_A.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w11_d7_A.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w11_d8_A.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w11_d14_A.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w12_d7_A.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w12_d8_A.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w12_d14_A.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/fifo_w32_d16_A.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/In_Range.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Loop_CACHE_LEN_proc2.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Mat2AXIvideo.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/median_5.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/MedianBlur_5.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/MedianBlur_5_linedEe.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Resize.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Resize204.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Resize_opr_linear.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Resize_opr_linearkbM.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/Resize_opr_linearlbW.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/start_for_Add_RecHfu.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/start_for_CvtColoIfE.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/start_for_CvtColoOgC.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/start_for_Dilate2DeQ.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/start_for_Dilate2Ffa.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/start_for_Dilate2Gfk.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/start_for_Dilate2Lf8.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/start_for_Dilate_U0.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/start_for_DuplicaMgi.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/start_for_Erode_U0.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/start_for_In_RangJfO.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/start_for_Loop_CANgs.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/start_for_Mat2AXIPgM.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/start_for_MedianBKfY.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/start_for_Resize2Ee0.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/start_for_Resize_U0.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_AXILiteS_s_axi.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_mul_mul_8ns_2qcK.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_mul_mul_20ns_cud.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_mux_32_8_1_1.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_sdiv_43ns_27sncg.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_sdiv_44ns_28smb6.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_20s_8ns_bkb.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_26ns_32spcA.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top_udiv_27ns_32socq.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/04b6/hdl/verilog/top.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_top_0_0/sim/ov_carplate_top_0_0.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_util_vector_logic_0_0/sim/ov_carplate_util_vector_logic_0_0.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_axi4s_vid_out_0_0/sim/ov_carplate_v_axi4s_vid_out_0_0.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_AXIvideo2MultiPixStr.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_AXIvideo2MultiPixStr_1.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_Block_crit_edge302.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_Block_crit_edge302_1.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_fifo_w1_d2_A.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_fifo_w8_d2_A.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_fifo_w16_d2_A.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_fifo_w16_d7_A.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_fifo_w32_d2_A.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_fifo_w32_d3_A.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_MultiPixStream2AXbkb.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_MultiPixStream2AXIvi.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_reg_unsigned_short_s.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_Block_ccud.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_Block_cdEe.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_MultiPipcA.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_4fYi.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_4g8j.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_4ibs.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_4jbC.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_4ncg.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_4ocq.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_ceOg.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_rmb6.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_ulbW.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_yhbi.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_start_for_v_mix_ykbM.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_v_mix_420_to_42279.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_v_mix_420_to_42282.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_v_mix_422_to_420.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_v_mix_422_to_44480.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_v_mix_422_to_44483.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_v_mix_444_to_422.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_v_mix_core_alpha.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_v_mix_CTRL_s_axi.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_v_mix_entry123.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_v_mix_mux_32_8_1_1.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_v_mix_rgb2yuv_false_s.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_v_mix_upsample.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_v_mix_yuv2rgb81.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_v_mix_yuv2rgb84.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/hdl/verilog/ov_carplate_v_mix_0_0_v_mix.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_mix_0_0/sim/ov_carplate_v_mix_0_0.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_v_vid_in_axi4s_0_0/sim/ov_carplate_v_vid_in_axi4s_0_0.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_xlconcat_0_0/sim/ov_carplate_xlconcat_0_0.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/sim/ov_carplate.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/3111/hdl/oled_driver_v1_0_S00_AXI.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/3111/hdl/oled_driver_v1_0.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_oled_driver_0_0/sim/ov_carplate_oled_driver_0_0.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_auto_pc_8/sim/ov_carplate_auto_pc_8.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_auto_pc_0/sim/ov_carplate_auto_pc_0.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_auto_pc_1/sim/ov_carplate_auto_pc_1.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_auto_pc_2/sim/ov_carplate_auto_pc_2.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_auto_pc_3/sim/ov_carplate_auto_pc_3.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_auto_pc_4/sim/ov_carplate_auto_pc_4.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_auto_pc_5/sim/ov_carplate_auto_pc_5.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_auto_pc_6/sim/ov_carplate_auto_pc_6.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_auto_pc_7/sim/ov_carplate_auto_pc_7.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_auto_us_0/sim/ov_carplate_auto_us_0.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_auto_pc_9/sim/ov_carplate_auto_pc_9.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_s00_mmu_0/sim/ov_carplate_s00_mmu_0.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_s01_mmu_0/sim/ov_carplate_s01_mmu_0.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_s02_mmu_0/sim/ov_carplate_s02_mmu_0.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_s03_mmu_0/sim/ov_carplate_s03_mmu_0.v" \
"../../../../ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_s04_mmu_0/sim/ov_carplate_s04_mmu_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
