// Seed: 4098558007
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = 1'b0;
endmodule
module module_1 (
    output tri0 id_0
);
  wire id_3;
  assign id_0 = 1;
  wire id_4;
  wire id_5;
  tri  id_6 = 1;
  assign id_0 = 1;
  assign id_6 = 1'h0;
  wire id_7;
  assign id_7 = id_4;
  wire id_8;
  if (id_3) begin : LABEL_0
    assign id_2 = id_2;
  end else wire id_9, id_10, id_11;
  id_12 :
  assert property (@(posedge 1'd0) 1)
  else;
  uwire id_13 = 1;
  module_0 modCall_1 (
      id_12,
      id_5,
      id_8,
      id_5,
      id_12,
      id_13
  );
  assign modCall_1.id_4 = 0;
endmodule
