
e
%s %s
410*	simulator2$
Vivado Simulator2default:default2
2013.32default:defaultZ43-3977
h
%s
*	simulator2T
@Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.2default:default
√
Running: %s
333*	simulator2ó
Ç/nfs/tools/xilinx/Vivado/2013.3/bin/unwrapped/lnx64.o/xelab apatb_dct_top -prj dct.prj --lib ieee_proposed=./ieee_proposed -s dct 2default:defaultZ43-3449
H
+Determining compilation order of HDL files
286*	simulatorZ43-3402
’
∑One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
315*	simulatorZ43-3431
Ü
(Analyzing VHDL file "%s" into library %s163*xsimverific2$
AESL_sim_pkg.vhd2default:default2
work2default:defaultZ10-163
Ñ
(Analyzing VHDL file "%s" into library %s163*xsimverific2"
dct.autotb.vhd2default:default2
work2default:defaultZ10-163
é
(Analyzing VHDL file "%s" into library %s163*xsimverific2,
AESL_automem_input_r.vhd2default:default2
work2default:defaultZ10-163
è
(Analyzing VHDL file "%s" into library %s163*xsimverific2-
AESL_automem_output_r.vhd2default:default2
work2default:defaultZ10-163
É
(Analyzing VHDL file "%s" into library %s163*xsimverific2!
read_data.vhd2default:default2
work2default:defaultZ10-163
î
(Analyzing VHDL file "%s" into library %s163*xsimverific22
dct_Loop_Row_DCT_Loop_proc.vhd2default:default2
work2default:defaultZ10-163
ú
(Analyzing VHDL file "%s" into library %s163*xsimverific2:
&dct_Loop_Xpose_Row_Outer_Loop_proc.vhd2default:default2
work2default:defaultZ10-163
î
(Analyzing VHDL file "%s" into library %s163*xsimverific22
dct_Loop_Col_DCT_Loop_proc.vhd2default:default2
work2default:defaultZ10-163
ú
(Analyzing VHDL file "%s" into library %s163*xsimverific2:
&dct_Loop_Xpose_Col_Outer_Loop_proc.vhd2default:default2
work2default:defaultZ10-163
Ñ
(Analyzing VHDL file "%s" into library %s163*xsimverific2"
write_data.vhd2default:default2
work2default:defaultZ10-163
}
(Analyzing VHDL file "%s" into library %s163*xsimverific2
dct.vhd2default:default2
work2default:defaultZ10-163
è
(Analyzing VHDL file "%s" into library %s163*xsimverific2-
dct_mul_16s_14ns_29_3.vhd2default:default2
work2default:defaultZ10-163
é
(Analyzing VHDL file "%s" into library %s163*xsimverific2,
dct_mul_16s_15s_29_3.vhd2default:default2
work2default:defaultZ10-163
¶
(Analyzing VHDL file "%s" into library %s163*xsimverific2D
0dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_0.vhd2default:default2
work2default:defaultZ10-163
¶
(Analyzing VHDL file "%s" into library %s163*xsimverific2D
0dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_1.vhd2default:default2
work2default:defaultZ10-163
¶
(Analyzing VHDL file "%s" into library %s163*xsimverific2D
0dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_2.vhd2default:default2
work2default:defaultZ10-163
¶
(Analyzing VHDL file "%s" into library %s163*xsimverific2D
0dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_3.vhd2default:default2
work2default:defaultZ10-163
¶
(Analyzing VHDL file "%s" into library %s163*xsimverific2D
0dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_4.vhd2default:default2
work2default:defaultZ10-163
¶
(Analyzing VHDL file "%s" into library %s163*xsimverific2D
0dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_5.vhd2default:default2
work2default:defaultZ10-163
¶
(Analyzing VHDL file "%s" into library %s163*xsimverific2D
0dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_6.vhd2default:default2
work2default:defaultZ10-163
¶
(Analyzing VHDL file "%s" into library %s163*xsimverific2D
0dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_7.vhd2default:default2
work2default:defaultZ10-163
è
(Analyzing VHDL file "%s" into library %s163*xsimverific2-
dct_buf_2d_in_memcore.vhd2default:default2
work2default:defaultZ10-163
á
(Analyzing VHDL file "%s" into library %s163*xsimverific2%
dct_buf_2d_in.vhd2default:default2
work2default:defaultZ10-163
ê
(Analyzing VHDL file "%s" into library %s163*xsimverific2.
dct_row_outbuf_memcore.vhd2default:default2
work2default:defaultZ10-163
à
(Analyzing VHDL file "%s" into library %s163*xsimverific2&
dct_row_outbuf.vhd2default:default2
work2default:defaultZ10-163
9
Starting static elaboration
342*	simulatorZ43-3458
:
Completed static elaboration
280*	simulatorZ43-3396
D
'Starting simulation data flow analysis
341*	simulatorZ43-3457
E
(Completed simulation data flow analysis
279*	simulatorZ43-3395
[
%Time Resolution for simulation is %s
344*	simulator2
1ps2default:defaultZ43-3460
T
Compiling %s
389*	simulator2(
package std.standard2default:defaultZ43-3505
[
Compiling %s
389*	simulator2/
package ieee.std_logic_11642default:defaultZ43-3505
\
Compiling %s
389*	simulator20
package ieee.std_logic_arith2default:defaultZ43-3505
_
Compiling %s
389*	simulator23
package ieee.std_logic_unsigned2default:defaultZ43-3505
X
Compiling %s
389*	simulator2,
package ieee.numeric_std2default:defaultZ43-3505
R
Compiling %s
389*	simulator2&
package std.textio2default:defaultZ43-3505
]
Compiling %s
389*	simulator21
package ieee.std_logic_textio2default:defaultZ43-3505

Compiling %s
389*	simulator2S
?architecture behav of entity work.read_data [read_data_default]2default:defaultZ43-3505
∑
Compiling %s
389*	simulator2ä
varchitecture rtl of entity work.dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_0_rom [\dct_Loop_Row_DCT_Loop_proc_dct_...]2default:defaultZ43-3505
¥
Compiling %s
389*	simulator2á
sarchitecture arch of entity work.dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_0 [\dct_Loop_Row_DCT_Loop_proc_dct_...]2default:defaultZ43-3505
∑
Compiling %s
389*	simulator2ä
varchitecture rtl of entity work.dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_1_rom [\dct_Loop_Row_DCT_Loop_proc_dct_...]2default:defaultZ43-3505
¥
Compiling %s
389*	simulator2á
sarchitecture arch of entity work.dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_1 [\dct_Loop_Row_DCT_Loop_proc_dct_...]2default:defaultZ43-3505
∑
Compiling %s
389*	simulator2ä
varchitecture rtl of entity work.dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_2_rom [\dct_Loop_Row_DCT_Loop_proc_dct_...]2default:defaultZ43-3505
¥
Compiling %s
389*	simulator2á
sarchitecture arch of entity work.dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_2 [\dct_Loop_Row_DCT_Loop_proc_dct_...]2default:defaultZ43-3505
∑
Compiling %s
389*	simulator2ä
varchitecture rtl of entity work.dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_3_rom [\dct_Loop_Row_DCT_Loop_proc_dct_...]2default:defaultZ43-3505
¥
Compiling %s
389*	simulator2á
sarchitecture arch of entity work.dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_3 [\dct_Loop_Row_DCT_Loop_proc_dct_...]2default:defaultZ43-3505
∑
Compiling %s
389*	simulator2ä
varchitecture rtl of entity work.dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_4_rom [\dct_Loop_Row_DCT_Loop_proc_dct_...]2default:defaultZ43-3505
¥
Compiling %s
389*	simulator2á
sarchitecture arch of entity work.dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_4 [\dct_Loop_Row_DCT_Loop_proc_dct_...]2default:defaultZ43-3505
∑
Compiling %s
389*	simulator2ä
varchitecture rtl of entity work.dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_5_rom [\dct_Loop_Row_DCT_Loop_proc_dct_...]2default:defaultZ43-3505
¥
Compiling %s
389*	simulator2á
sarchitecture arch of entity work.dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_5 [\dct_Loop_Row_DCT_Loop_proc_dct_...]2default:defaultZ43-3505
∑
Compiling %s
389*	simulator2ä
varchitecture rtl of entity work.dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_6_rom [\dct_Loop_Row_DCT_Loop_proc_dct_...]2default:defaultZ43-3505
¥
Compiling %s
389*	simulator2á
sarchitecture arch of entity work.dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_6 [\dct_Loop_Row_DCT_Loop_proc_dct_...]2default:defaultZ43-3505
∑
Compiling %s
389*	simulator2ä
varchitecture rtl of entity work.dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_7_rom [\dct_Loop_Row_DCT_Loop_proc_dct_...]2default:defaultZ43-3505
¥
Compiling %s
389*	simulator2á
sarchitecture arch of entity work.dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_7 [\dct_Loop_Row_DCT_Loop_proc_dct_...]2default:defaultZ43-3505
•
Compiling %s
389*	simulator2y
earchitecture behav of entity work.dct_mul_16s_14ns_29_3_MAC3S_0 [dct_mul_16s_14ns_29_3_mac3s_0_de...]2default:defaultZ43-3505
ú
Compiling %s
389*	simulator2p
\architecture arch of entity work.dct_mul_16s_14ns_29_3 [\dct_mul_16s_14ns_29_3(3,3,16,14...]2default:defaultZ43-3505
§
Compiling %s
389*	simulator2x
darchitecture behav of entity work.dct_mul_16s_15s_29_3_MAC3S_1 [dct_mul_16s_15s_29_3_mac3s_1_def...]2default:defaultZ43-3505
õ
Compiling %s
389*	simulator2o
[architecture arch of entity work.dct_mul_16s_15s_29_3 [\dct_mul_16s_15s_29_3(4,3,16,15,...]2default:defaultZ43-3505
õ
Compiling %s
389*	simulator2o
[architecture arch of entity work.dct_mul_16s_15s_29_3 [\dct_mul_16s_15s_29_3(5,3,16,15,...]2default:defaultZ43-3505
¢
Compiling %s
389*	simulator2v
barchitecture behav of entity work.dct_Loop_Row_DCT_Loop_proc [dct_loop_row_dct_loop_proc_defau...]2default:defaultZ43-3505
™
Compiling %s
389*	simulator2~
jarchitecture behav of entity work.dct_Loop_Xpose_Row_Outer_Loop_proc [dct_loop_xpose_row_outer_loop_pr...]2default:defaultZ43-3505
ú
Compiling %s
389*	simulator2p
\architecture arch of entity work.dct_mul_16s_14ns_29_3 [\dct_mul_16s_14ns_29_3(18,3,16,1...]2default:defaultZ43-3505
õ
Compiling %s
389*	simulator2o
[architecture arch of entity work.dct_mul_16s_15s_29_3 [\dct_mul_16s_15s_29_3(19,3,16,15...]2default:defaultZ43-3505
õ
Compiling %s
389*	simulator2o
[architecture arch of entity work.dct_mul_16s_15s_29_3 [\dct_mul_16s_15s_29_3(20,3,16,15...]2default:defaultZ43-3505
¢
Compiling %s
389*	simulator2v
barchitecture behav of entity work.dct_Loop_Col_DCT_Loop_proc [dct_loop_col_dct_loop_proc_defau...]2default:defaultZ43-3505
™
Compiling %s
389*	simulator2~
jarchitecture behav of entity work.dct_Loop_Xpose_Col_Outer_Loop_proc [dct_loop_xpose_col_outer_loop_pr...]2default:defaultZ43-3505
Å
Compiling %s
389*	simulator2U
Aarchitecture behav of entity work.write_data [write_data_default]2default:defaultZ43-3505
ü
Compiling %s
389*	simulator2s
_architecture rtl of entity work.dct_buf_2d_in_memcore_ram [\dct_buf_2d_in_memcore_ram("bloc...]2default:defaultZ43-3505
ô
Compiling %s
389*	simulator2m
Yarchitecture arch of entity work.dct_buf_2d_in_memcore [\dct_buf_2d_in_memcore(16,64,6)\]2default:defaultZ43-3505
å
Compiling %s
389*	simulator2`
Larchitecture rtl of entity work.dct_buf_2d_in [\dct_buf_2d_in(16,64,6,2,1)\]2default:defaultZ43-3505
†
Compiling %s
389*	simulator2t
`architecture rtl of entity work.dct_row_outbuf_memcore_ram [\dct_row_outbuf_memcore_ram("blo...]2default:defaultZ43-3505
ù
Compiling %s
389*	simulator2q
]architecture arch of entity work.dct_row_outbuf_memcore [\dct_row_outbuf_memcore(16,128,7...]2default:defaultZ43-3505
é
Compiling %s
389*	simulator2b
Narchitecture rtl of entity work.dct_row_outbuf [\dct_row_outbuf(16,64,6,2,1)\]2default:defaultZ43-3505
s
Compiling %s
389*	simulator2G
3architecture behav of entity work.dct [dct_default]2default:defaultZ43-3505
ú
Compiling %s
389*	simulator2p
\architecture behav of entity work.AESL_automem_input_r [\AESL_automem_input_r("../tv/cda...]2default:defaultZ43-3505
ù
Compiling %s
389*	simulator2q
]architecture behav of entity work.AESL_automem_output_r [\AESL_automem_output_r("../tv/cd...]2default:defaultZ43-3505
o
Compiling %s
389*	simulator2C
/architecture behav of entity work.apatb_dct_top2default:defaultZ43-3505
S
Built simulation snapshot %s
278*	simulator2
dct2default:defaultZ43-3394


End Record