// Seed: 3825685043
module module_0;
  id_1 :
  assert property (@(posedge "" <= 1'b0) id_1)
  else $signed(94);
  ;
  assign id_1 = 1 ? 1'b0 : 1 == 1;
  always @(posedge -1 != (id_1) or posedge id_1) id_1 = {-1 == 1{1}};
  wire  id_2;
  logic id_3;
  ;
  assign id_3 = -1;
endmodule
module module_1 (
    input wand id_0,
    input wor id_1,
    input wire id_2,
    input supply1 id_3
);
  logic id_5;
  ;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
