/*
  set_resistance for design P4_adder_NBIT32
  Format: for resistance: set_resistance <res in Kohm> <netName>
  Resistance Scale Factor: 1.000000
*/
auto_link_disable = true
set_resistance 0.914 "FE_OFN25_reset"
set_resistance 0.608 "FE_OFN24_reset"
set_resistance 0.023 "Sum_gen/sum_gen_8/MUX/FE_RN_141_0"
set_resistance 0.012 "Sum_gen/sum_gen_8/MUX/FE_RN_140_0"
set_resistance 0.028 "Sum_gen/sum_gen_8/MUX/FE_RN_139_0"
set_resistance 0.024 "Sum_gen/sum_gen_8/ADDER0/FE_RN_137_0"
set_resistance 0.041 "Sum_gen/sum_gen_8/ADDER0/FE_RN_136_0"
set_resistance 0.021 "Sum_gen/sum_gen_8/ADDER0/FE_RN_133_0"
set_resistance 0.027 "Sum_gen/sum_gen_8/ADDER0/FE_RN_132_0"
set_resistance 0.013 "Sum_gen/sum_gen_8/ADDER0/FE_RN_131_0"
set_resistance 0.039 "Sum_gen/sum_gen_8/ADDER0/FE_RN_130_0"
set_resistance 0.026 "Sum_gen/sum_gen_8/ADDER0/FE_RN_129_0"
set_resistance 0.050 "Sum_gen/sum_gen_8/ADDER0/FE_RN_128_0"
set_resistance 0.063 "Sum_gen/sum_gen_8/ADDER0/FE_RN_127_0"
set_resistance 0.026 "Sum_gen/sum_gen_7/ADDER1/FE_RN_125_0"
set_resistance 0.040 "Sum_gen/sum_gen_7/ADDER1/FE_RN_124_0"
set_resistance 0.023 "Sum_gen/sum_gen_7/ADDER1/FE_RN_121_0"
set_resistance 0.029 "Sum_gen/sum_gen_7/ADDER1/FE_RN_120_0"
set_resistance 0.013 "Sum_gen/sum_gen_7/ADDER1/FE_RN_119_0"
set_resistance 0.025 "Sum_gen/sum_gen_7/ADDER1/FE_RN_118_0"
set_resistance 0.028 "Sum_gen/sum_gen_7/ADDER1/FE_RN_117_0"
set_resistance 0.069 "Sum_gen/sum_gen_7/ADDER1/FE_RN_116_0"
set_resistance 0.050 "Sum_gen/sum_gen_7/ADDER1/FE_RN_115_0"
set_resistance 0.078 "Carry_gen/FE_RN_1"
set_resistance 0.052 "Sum_gen/sum_gen_4/FE_OCPN23_in_2_13"
set_resistance 0.048 "Carry_gen/FE_RN_114_0"
set_resistance 0.040 "Carry_gen/FE_RN_113_0"
set_resistance 0.014 "Carry_gen/G_block_cycle_3_3/FE_RN_112_0"
set_resistance 0.033 "Sum_gen/sum_gen_1/ADDER1/FE_RN_110_0"
set_resistance 0.037 "Sum_gen/sum_gen_1/ADDER1/FE_RN_109_0"
set_resistance 0.015 "Sum_gen/sum_gen_1/ADDER1/FE_RN_107_0"
set_resistance 0.016 "Sum_gen/sum_gen_1/ADDER1/FE_RN_106_0"
set_resistance 0.044 "Sum_gen/sum_gen_1/ADDER1/FE_RN_105_0"
set_resistance 0.052 "Sum_gen/sum_gen_1/ADDER1/FE_RN_104_0"
set_resistance 0.068 "Sum_gen/sum_gen_4/FE_OCPN22_in_1_13"
set_resistance 0.030 "Sum_gen/sum_gen_5/FE_OCPN21_in_2_17"
set_resistance 0.039 "Sum_gen/sum_gen_4/FE_OCPN20_in_2_15"
set_resistance 0.014 "Sum_gen/sum_gen_1/ADDER0/FE_RN_102_0"
set_resistance 0.042 "Sum_gen/sum_gen_1/ADDER0/FE_RN_101_0"
set_resistance 0.018 "Sum_gen/sum_gen_1/ADDER0/FE_RN_99_0"
set_resistance 0.012 "Sum_gen/sum_gen_1/ADDER0/FE_RN_98_0"
set_resistance 0.034 "Sum_gen/sum_gen_1/ADDER0/FE_RN_97_0"
set_resistance 0.026 "Sum_gen/sum_gen_1/ADDER0/FE_RN_96_0"
set_resistance 0.065 "Sum_gen/sum_gen_3/FE_OCPN19_in_1_9"
set_resistance 0.026 "Sum_gen/sum_gen_5/FE_OCPN18_in_1_18"
set_resistance 0.069 "Sum_gen/sum_gen_5/FE_OCPN17_in_2_19"
set_resistance 0.047 "Sum_gen/sum_gen_6/FE_OCPN16_in_2_21"
set_resistance 0.038 "Sum_gen/sum_gen_4/FE_OCPN15_in_1_15"
set_resistance 0.029 "Sum_gen/sum_gen_6/FE_OCPN14_in_1_22"
set_resistance 0.049 "Sum_gen/sum_gen_2/FE_OCPN13_in_1_6"
set_resistance 0.065 "Sum_gen/sum_gen_5/FE_OCPN11_in_1_19"
set_resistance 0.024 "Sum_gen/sum_gen_6/FE_OCPN10_in_1_21"
set_resistance 0.079 "Sum_gen/sum_gen_2/MUX/FE_OCPN9_Carry_from_carry_gen_1"
set_resistance 0.039 "Sum_gen/sum_gen_2/FE_OCPN8_in_2_7"
set_resistance 0.016 "Carry_gen/FE_RN_95_0"
set_resistance 0.022 "Carry_gen/FE_RN_93_0"
set_resistance 0.047 "Carry_gen/FE_RN_92_0"
set_resistance 0.048 "Carry_gen/FE_RN_91_0"
set_resistance 0.028 "Carry_gen/FE_RN_90_0"
set_resistance 0.024 "Carry_gen/FE_RN_89_0"
set_resistance 0.034 "Sum_gen/sum_gen_5/ADDER1/FE_RN_88_0"
set_resistance 0.033 "Sum_gen/sum_gen_5/ADDER1/FE_RN_87_0"
set_resistance 0.015 "Sum_gen/sum_gen_5/ADDER1/FE_RN_86_0"
set_resistance 0.012 "Sum_gen/sum_gen_3/ADDER1/FE_RN_85_0"
set_resistance 0.051 "Sum_gen/sum_gen_3/ADDER1/FE_RN_84_0"
set_resistance 0.015 "Sum_gen/sum_gen_3/ADDER1/FE_RN_82_0"
set_resistance 0.033 "Sum_gen/sum_gen_3/ADDER1/FE_RN_81_0"
set_resistance 0.023 "Sum_gen/sum_gen_3/ADDER1/FE_RN_80_0"
set_resistance 0.020 "Sum_gen/sum_gen_3/ADDER1/FE_RN_79_0"
set_resistance 0.038 "Sum_gen/sum_gen_6/FE_OCPN6_in_2_23"
set_resistance 0.003 "Sum_gen/sum_gen_5/ADDER0/FE_RN_78_0"
set_resistance 0.049 "Sum_gen/sum_gen_5/ADDER0/FE_RN_77_0"
set_resistance 0.025 "Sum_gen/sum_gen_5/ADDER0/FE_RN_76_0"
set_resistance 0.043 "Sum_gen/sum_gen_5/ADDER0/FE_RN_75_0"
set_resistance 0.032 "Carry_gen/FE_RN_74_0"
set_resistance 0.021 "Carry_gen/FE_RN_73_0"
set_resistance 0.013 "Carry_gen/FE_OCPN5_n1"
set_resistance 0.045 "Sum_gen/sum_gen_4/ADDER1/FE_RN_72_0"
set_resistance 0.035 "Sum_gen/sum_gen_4/ADDER1/FE_RN_71_0"
set_resistance 0.025 "Sum_gen/sum_gen_4/ADDER1/FE_RN_70_0"
set_resistance 0.029 "Sum_gen/sum_gen_3/ADDER0/FE_RN_68_0"
set_resistance 0.038 "Sum_gen/sum_gen_3/ADDER0/FE_RN_67_0"
set_resistance 0.024 "Sum_gen/sum_gen_3/ADDER0/FE_RN_64_0"
set_resistance 0.015 "Sum_gen/sum_gen_3/ADDER0/FE_RN_63_0"
set_resistance 0.016 "Sum_gen/sum_gen_3/ADDER0/FE_RN_62_0"
set_resistance 0.023 "Sum_gen/sum_gen_3/ADDER0/FE_RN_61_0"
set_resistance 0.028 "Sum_gen/sum_gen_3/ADDER0/FE_RN_60_0"
set_resistance 0.052 "Sum_gen/sum_gen_3/ADDER0/FE_RN_59_0"
set_resistance 0.067 "Sum_gen/sum_gen_3/ADDER0/FE_RN_58_0"
set_resistance 0.054 "Carry_gen/FE_RN_57_0"
set_resistance 0.057 "Carry_gen/FE_RN_56_0"
set_resistance 0.050 "Sum_gen/sum_gen_6/FE_OCPN4_in_1_23"
set_resistance 0.025 "Sum_gen/sum_gen_4/ADDER0/FE_RN_55_0"
set_resistance 0.038 "Sum_gen/sum_gen_4/ADDER0/FE_RN_53_0"
set_resistance 0.040 "Carry_gen/FE_RN_52_0"
set_resistance 0.014 "Carry_gen/FE_RN_51_0"
set_resistance 0.015 "Sum_gen/sum_gen_2/ADDER1/FE_RN_50_0"
set_resistance 0.038 "Sum_gen/sum_gen_2/ADDER1/FE_RN_49_0"
set_resistance 0.014 "Sum_gen/sum_gen_2/ADDER1/FE_RN_48_0"
set_resistance 0.021 "Sum_gen/sum_gen_7/ADDER0/FE_RN_47_0"
set_resistance 0.026 "Sum_gen/sum_gen_7/ADDER0/FE_RN_46_0"
set_resistance 0.028 "Sum_gen/sum_gen_7/ADDER0/FE_RN_42_0"
set_resistance 0.012 "Sum_gen/sum_gen_7/ADDER0/FE_RN_41_0"
set_resistance 0.036 "Sum_gen/sum_gen_7/ADDER0/FE_RN_40_0"
set_resistance 0.024 "Sum_gen/sum_gen_7/ADDER0/FE_RN_39_0"
set_resistance 0.055 "Sum_gen/sum_gen_7/ADDER0/FE_RN_38_0"
set_resistance 0.063 "Sum_gen/sum_gen_7/ADDER0/FE_RN_37_0"
set_resistance 0.033 "Sum_gen/sum_gen_8/ADDER1/FE_RN_35_0"
set_resistance 0.034 "Sum_gen/sum_gen_8/ADDER1/FE_RN_34_0"
set_resistance 0.015 "Sum_gen/sum_gen_8/ADDER1/FE_RN_32_0"
set_resistance 0.012 "Sum_gen/sum_gen_8/ADDER1/FE_RN_31_0"
set_resistance 0.039 "Sum_gen/sum_gen_8/ADDER1/FE_RN_30_0"
set_resistance 0.055 "Sum_gen/sum_gen_8/ADDER1/FE_RN_29_0"
set_resistance 0.051 "Carry_gen/FE_RN_28_0"
set_resistance 0.062 "Carry_gen/FE_RN_27_0"
set_resistance 0.027 "Sum_gen/sum_gen_2/ADDER0/FE_RN_26_0"
set_resistance 0.035 "Sum_gen/sum_gen_2/ADDER0/FE_RN_24_0"
set_resistance 0.029 "Sum_gen/sum_gen_7/ADDER1/FE_RN_23_0"
set_resistance 0.038 "Sum_gen/sum_gen_7/ADDER1/FE_RN_22_0"
set_resistance 0.013 "Sum_gen/sum_gen_7/ADDER1/FE_RN_20_0"
set_resistance 0.031 "Sum_gen/sum_gen_7/ADDER1/FE_RN_19_0"
set_resistance 0.024 "Sum_gen/sum_gen_7/ADDER1/FE_RN_18_0"
set_resistance 0.026 "Sum_gen/sum_gen_7/ADDER1/FE_RN_17_0"
set_resistance 0.013 "Sum_gen/sum_gen_8/ADDER0/FE_RN_16_0"
set_resistance 0.035 "Sum_gen/sum_gen_8/ADDER0/FE_RN_15_0"
set_resistance 0.032 "Sum_gen/sum_gen_8/ADDER0/FE_RN_13_0"
set_resistance 0.013 "Sum_gen/sum_gen_8/ADDER0/FE_RN_12_0"
set_resistance 0.036 "Sum_gen/sum_gen_8/ADDER0/FE_RN_11_0"
set_resistance 0.015 "Sum_gen/sum_gen_8/ADDER0/FE_RN_10_0"
set_resistance 0.016 "Sum_gen/sum_gen_6/ADDER0/FE_RN_9_0"
set_resistance 0.057 "Sum_gen/sum_gen_6/ADDER0/FE_RN_7_0"
set_resistance 0.041 "Sum_gen/sum_gen_2/FE_OCPN3_in_1_7"
set_resistance 0.025 "Sum_gen/sum_gen_7/MUX/FE_OCPN2_n1"
set_resistance 0.044 "Sum_gen/sum_gen_6/ADDER1/FE_RN_6_0"
set_resistance 0.040 "Sum_gen/sum_gen_6/ADDER1/FE_RN_5_0"
set_resistance 0.025 "Sum_gen/sum_gen_6/ADDER1/FE_RN_4_0"
set_resistance 0.051 "Carry_gen/FE_RN_3_0"
set_resistance 0.039 "Carry_gen/FE_RN_2_0"
set_resistance 0.031 "Carry_gen/FE_RN_1_0"
set_resistance 0.026 "Carry_gen/FE_RN_0_0"
set_resistance 0.142 "Sum_gen/sum_gen_3/MUX/FE_OCPN1_Carry_from_carry_gen_2"
set_resistance 0.136 "Carry_gen/FE_OCPN0_Carry_from_carry_gen_4"
set_resistance 0.078 "Sum_gen/sum_gen_6/MUX/FE_DBTN0_Carry_from_carry_gen_5"
set_resistance 0.296 "INPUT_1[31]"
set_resistance 0.258 "INPUT_1[30]"
set_resistance 0.234 "INPUT_1[29]"
set_resistance 0.258 "INPUT_1[28]"
set_resistance 0.210 "INPUT_1[27]"
set_resistance 0.230 "INPUT_1[26]"
set_resistance 0.144 "INPUT_1[25]"
set_resistance 0.138 "INPUT_1[24]"
set_resistance 0.116 "INPUT_1[23]"
set_resistance 0.127 "INPUT_1[22]"
set_resistance 0.100 "INPUT_1[21]"
set_resistance 0.112 "INPUT_1[20]"
set_resistance 0.145 "INPUT_1[19]"
set_resistance 0.117 "INPUT_1[18]"
set_resistance 0.102 "INPUT_1[17]"
set_resistance 0.108 "INPUT_1[16]"
set_resistance 0.089 "INPUT_1[15]"
set_resistance 0.093 "INPUT_1[14]"
set_resistance 0.043 "INPUT_1[13]"
set_resistance 0.110 "INPUT_1[12]"
set_resistance 0.132 "INPUT_1[11]"
set_resistance 0.179 "INPUT_1[10]"
set_resistance 0.166 "INPUT_1[9]"
set_resistance 0.126 "INPUT_1[8]"
set_resistance 0.211 "INPUT_1[7]"
set_resistance 0.180 "INPUT_1[6]"
set_resistance 0.145 "INPUT_1[5]"
set_resistance 0.205 "INPUT_1[4]"
set_resistance 0.164 "INPUT_1[3]"
set_resistance 0.152 "INPUT_1[2]"
set_resistance 0.142 "INPUT_1[1]"
set_resistance 0.131 "INPUT_1[0]"
set_resistance 0.150 "INPUT_2[31]"
set_resistance 0.164 "INPUT_2[30]"
set_resistance 0.105 "INPUT_2[29]"
set_resistance 0.098 "INPUT_2[28]"
set_resistance 0.051 "INPUT_2[27]"
set_resistance 0.088 "INPUT_2[26]"
set_resistance 0.133 "INPUT_2[25]"
set_resistance 0.118 "INPUT_2[24]"
set_resistance 0.272 "INPUT_2[23]"
set_resistance 0.241 "INPUT_2[22]"
set_resistance 0.206 "INPUT_2[21]"
set_resistance 0.181 "INPUT_2[20]"
set_resistance 0.130 "INPUT_2[19]"
set_resistance 0.159 "INPUT_2[18]"
set_resistance 0.180 "INPUT_2[17]"
set_resistance 0.203 "INPUT_2[16]"
set_resistance 0.164 "INPUT_2[15]"
set_resistance 0.156 "INPUT_2[14]"
set_resistance 0.152 "INPUT_2[13]"
set_resistance 0.213 "INPUT_2[12]"
set_resistance 0.198 "INPUT_2[11]"
set_resistance 0.243 "INPUT_2[10]"
set_resistance 0.309 "INPUT_2[9]"
set_resistance 0.235 "INPUT_2[8]"
set_resistance 0.188 "INPUT_2[7]"
set_resistance 0.179 "INPUT_2[6]"
set_resistance 0.135 "INPUT_2[5]"
set_resistance 0.131 "INPUT_2[4]"
set_resistance 0.124 "INPUT_2[3]"
set_resistance 0.115 "INPUT_2[2]"
set_resistance 0.079 "INPUT_2[1]"
set_resistance 0.063 "INPUT_2[0]"
set_resistance 0.114 "SUM[32]"
set_resistance 0.157 "SUM[31]"
set_resistance 0.136 "SUM[30]"
set_resistance 0.170 "SUM[29]"
set_resistance 0.112 "SUM[28]"
set_resistance 0.106 "SUM[27]"
set_resistance 0.156 "SUM[26]"
set_resistance 0.109 "SUM[25]"
set_resistance 0.167 "SUM[24]"
set_resistance 0.173 "SUM[23]"
set_resistance 0.181 "SUM[22]"
set_resistance 0.192 "SUM[21]"
set_resistance 0.100 "SUM[20]"
set_resistance 0.086 "SUM[19]"
set_resistance 0.106 "SUM[18]"
set_resistance 0.136 "SUM[17]"
set_resistance 0.104 "SUM[16]"
set_resistance 0.134 "SUM[15]"
set_resistance 0.133 "SUM[14]"
set_resistance 0.109 "SUM[13]"
set_resistance 0.094 "SUM[12]"
set_resistance 0.109 "SUM[11]"
set_resistance 0.126 "SUM[10]"
set_resistance 0.124 "SUM[9]"
set_resistance 0.072 "SUM[8]"
set_resistance 0.109 "SUM[7]"
set_resistance 0.144 "SUM[6]"
set_resistance 0.137 "SUM[5]"
set_resistance 0.219 "SUM[4]"
set_resistance 0.222 "SUM[3]"
set_resistance 0.255 "SUM[2]"
set_resistance 0.252 "SUM[1]"
set_resistance 0.247 "SUM[0]"
set_resistance 0.344 "C_in"
set_resistance 0.714 "reset"
set_resistance 2.152 "Clk"
set_resistance 0.157 "C_out"
set_resistance 0.072 "in_1[31]"
set_resistance 0.156 "in_1[30]"
set_resistance 0.097 "in_1[29]"
set_resistance 0.066 "in_1[28]"
set_resistance 0.071 "in_1[27]"
set_resistance 0.116 "in_1[26]"
set_resistance 0.149 "in_1[25]"
set_resistance 0.100 "in_1[24]"
set_resistance 0.067 "in_1[23]"
set_resistance 0.059 "in_1[22]"
set_resistance 0.098 "in_1[21]"
set_resistance 0.100 "in_1[20]"
set_resistance 0.065 "in_1[19]"
set_resistance 0.054 "in_1[18]"
set_resistance 0.082 "in_1[17]"
set_resistance 0.114 "in_1[16]"
set_resistance 0.058 "in_1[15]"
set_resistance 0.081 "in_1[14]"
set_resistance 0.075 "in_1[13]"
set_resistance 0.123 "in_1[12]"
set_resistance 0.107 "in_1[11]"
set_resistance 0.145 "in_1[10]"
set_resistance 0.087 "in_1[9]"
set_resistance 0.096 "in_1[8]"
set_resistance 0.064 "in_1[7]"
set_resistance 0.064 "in_1[6]"
set_resistance 0.093 "in_1[5]"
set_resistance 0.087 "in_1[4]"
set_resistance 0.080 "in_1[3]"
set_resistance 0.151 "in_1[2]"
set_resistance 0.080 "in_1[1]"
set_resistance 0.073 "in_1[0]"
set_resistance 0.074 "in_2[31]"
set_resistance 0.135 "in_2[30]"
set_resistance 0.112 "in_2[29]"
set_resistance 0.059 "in_2[28]"
set_resistance 0.069 "in_2[27]"
set_resistance 0.080 "in_2[26]"
set_resistance 0.126 "in_2[25]"
set_resistance 0.120 "in_2[24]"
set_resistance 0.078 "in_2[23]"
set_resistance 0.070 "in_2[22]"
set_resistance 0.088 "in_2[21]"
set_resistance 0.134 "in_2[20]"
set_resistance 0.102 "in_2[19]"
set_resistance 0.086 "in_2[18]"
set_resistance 0.066 "in_2[17]"
set_resistance 0.128 "in_2[16]"
set_resistance 0.040 "in_2[15]"
set_resistance 0.097 "in_2[14]"
set_resistance 0.062 "in_2[13]"
set_resistance 0.154 "in_2[12]"
set_resistance 0.101 "in_2[11]"
set_resistance 0.122 "in_2[10]"
set_resistance 0.123 "in_2[9]"
set_resistance 0.074 "in_2[8]"
set_resistance 0.036 "in_2[7]"
set_resistance 0.068 "in_2[6]"
set_resistance 0.088 "in_2[5]"
set_resistance 0.115 "in_2[4]"
set_resistance 0.080 "in_2[3]"
set_resistance 0.129 "in_2[2]"
set_resistance 0.075 "in_2[1]"
set_resistance 0.072 "in_2[0]"
set_resistance 0.120 "Carry_from_carry_gen[7]"
set_resistance 0.014 "Carry_from_carry_gen[6]"
set_resistance 0.133 "Carry_from_carry_gen[5]"
set_resistance 0.168 "Carry_from_carry_gen[4]"
set_resistance 0.111 "Carry_from_carry_gen[3]"
set_resistance 0.036 "Carry_from_carry_gen[2]"
set_resistance 0.114 "Carry_from_carry_gen[1]"
set_resistance 0.040 "p4_sum_and_cout[32]"
set_resistance 0.014 "p4_sum_and_cout[31]"
set_resistance 0.016 "p4_sum_and_cout[30]"
set_resistance 0.001 "p4_sum_and_cout[29]"
set_resistance 0.020 "p4_sum_and_cout[28]"
set_resistance 0.021 "p4_sum_and_cout[27]"
set_resistance 0.027 "p4_sum_and_cout[26]"
set_resistance 0.022 "p4_sum_and_cout[25]"
set_resistance 0.012 "p4_sum_and_cout[24]"
set_resistance 0.020 "p4_sum_and_cout[23]"
set_resistance 0.022 "p4_sum_and_cout[22]"
set_resistance 0.013 "p4_sum_and_cout[21]"
set_resistance 0.030 "p4_sum_and_cout[20]"
set_resistance 0.058 "p4_sum_and_cout[19]"
set_resistance 0.037 "p4_sum_and_cout[18]"
set_resistance 0.022 "p4_sum_and_cout[17]"
set_resistance 0.034 "p4_sum_and_cout[16]"
set_resistance 0.036 "p4_sum_and_cout[15]"
set_resistance 0.019 "p4_sum_and_cout[14]"
set_resistance 0.023 "p4_sum_and_cout[13]"
set_resistance 0.025 "p4_sum_and_cout[12]"
set_resistance 0.021 "p4_sum_and_cout[11]"
set_resistance 0.012 "p4_sum_and_cout[10]"
set_resistance 0.030 "p4_sum_and_cout[9]"
set_resistance 0.027 "p4_sum_and_cout[8]"
set_resistance 0.024 "p4_sum_and_cout[7]"
set_resistance 0.015 "p4_sum_and_cout[6]"
set_resistance 0.035 "p4_sum_and_cout[5]"
set_resistance 0.021 "p4_sum_and_cout[4]"
set_resistance 0.016 "p4_sum_and_cout[3]"
set_resistance 0.020 "p4_sum_and_cout[2]"
set_resistance 0.027 "p4_sum_and_cout[1]"
set_resistance 0.024 "reg_1/FD_i_0/N3"
set_resistance 0.014 "reg_1/FD_i_0/n1"
set_resistance 0.021 "reg_1/FD_i_1/N3"
set_resistance 0.001 "reg_1/FD_i_1/n1"
set_resistance 0.016 "reg_1/FD_i_2/N3"
set_resistance 0.014 "reg_1/FD_i_2/n1"
set_resistance 0.018 "reg_1/FD_i_3/N3"
set_resistance 0.013 "reg_1/FD_i_3/n1"
set_resistance 0.013 "reg_1/FD_i_4/N3"
set_resistance 0.014 "reg_1/FD_i_4/n1"
set_resistance 0.030 "reg_1/FD_i_5/N3"
set_resistance 0.019 "reg_1/FD_i_5/n1"
set_resistance 0.024 "reg_1/FD_i_6/N3"
set_resistance 0.015 "reg_1/FD_i_6/n1"
set_resistance 0.024 "reg_1/FD_i_7/N3"
set_resistance 0.015 "reg_1/FD_i_7/n1"
set_resistance 0.024 "reg_1/FD_i_8/N3"
set_resistance 0.026 "reg_1/FD_i_8/n1"
set_resistance 0.025 "reg_1/FD_i_9/N3"
set_resistance 0.014 "reg_1/FD_i_9/n1"
set_resistance 0.028 "reg_1/FD_i_10/N3"
set_resistance 0.016 "reg_1/FD_i_10/n1"
set_resistance 0.030 "reg_1/FD_i_11/N3"
set_resistance 0.003 "reg_1/FD_i_11/n1"
set_resistance 0.013 "reg_1/FD_i_12/N3"
set_resistance 0.003 "reg_1/FD_i_12/n1"
set_resistance 0.017 "reg_1/FD_i_13/N3"
set_resistance 0.004 "reg_1/FD_i_13/n1"
set_resistance 0.030 "reg_1/FD_i_14/N3"
set_resistance 0.003 "reg_1/FD_i_14/n1"
set_resistance 0.018 "reg_1/FD_i_15/N3"
set_resistance 0.001 "reg_1/FD_i_15/n1"
set_resistance 0.030 "reg_1/FD_i_16/N3"
set_resistance 0.001 "reg_1/FD_i_16/n1"
set_resistance 0.017 "reg_1/FD_i_17/N3"
set_resistance 0.014 "reg_1/FD_i_17/n1"
set_resistance 0.019 "reg_1/FD_i_18/N3"
set_resistance 0.028 "reg_1/FD_i_18/n1"
set_resistance 0.017 "reg_1/FD_i_19/N3"
set_resistance 0.003 "reg_1/FD_i_19/n1"
set_resistance 0.013 "reg_1/FD_i_20/N3"
set_resistance 0.003 "reg_1/FD_i_20/n1"
set_resistance 0.031 "reg_1/FD_i_21/N3"
set_resistance 0.001 "reg_1/FD_i_21/n1"
set_resistance 0.015 "reg_1/FD_i_22/N3"
set_resistance 0.034 "reg_1/FD_i_22/n1"
set_resistance 0.033 "reg_1/FD_i_23/N3"
set_resistance 0.013 "reg_1/FD_i_23/n1"
set_resistance 0.014 "reg_1/FD_i_24/N3"
set_resistance 0.001 "reg_1/FD_i_24/n1"
set_resistance 0.044 "reg_1/FD_i_25/N3"
set_resistance 0.014 "reg_1/FD_i_25/n1"
set_resistance 0.013 "reg_1/FD_i_26/N3"
set_resistance 0.031 "reg_1/FD_i_26/n1"
set_resistance 0.023 "reg_1/FD_i_27/N3"
set_resistance 0.013 "reg_1/FD_i_27/n1"
set_resistance 0.020 "reg_1/FD_i_28/N3"
set_resistance 0.016 "reg_1/FD_i_28/n1"
set_resistance 0.015 "reg_1/FD_i_29/N3"
set_resistance 0.020 "reg_1/FD_i_29/n1"
set_resistance 0.015 "reg_1/FD_i_30/N3"
set_resistance 0.003 "reg_1/FD_i_30/n1"
set_resistance 0.022 "reg_1/FD_i_31/N3"
set_resistance 0.014 "reg_1/FD_i_31/n1"
set_resistance 0.019 "reg_2/FD_i_0/N3"
set_resistance 0.003 "reg_2/FD_i_0/n1"
set_resistance 0.031 "reg_2/FD_i_1/N3"
set_resistance 0.004 "reg_2/FD_i_1/n1"
set_resistance 0.015 "reg_2/FD_i_2/N3"
set_resistance 0.003 "reg_2/FD_i_2/n1"
set_resistance 0.015 "reg_2/FD_i_3/N3"
set_resistance 0.012 "reg_2/FD_i_3/n1"
set_resistance 0.027 "reg_2/FD_i_4/N3"
set_resistance 0.014 "reg_2/FD_i_4/n1"
set_resistance 0.021 "reg_2/FD_i_5/N3"
set_resistance 0.014 "reg_2/FD_i_5/n1"
set_resistance 0.014 "reg_2/FD_i_6/N3"
set_resistance 0.015 "reg_2/FD_i_6/n1"
set_resistance 0.015 "reg_2/FD_i_7/N3"
set_resistance 0.014 "reg_2/FD_i_7/n1"
set_resistance 0.014 "reg_2/FD_i_8/N3"
set_resistance 0.003 "reg_2/FD_i_8/n1"
set_resistance 0.024 "reg_2/FD_i_9/N3"
set_resistance 0.019 "reg_2/FD_i_9/n1"
set_resistance 0.015 "reg_2/FD_i_10/N3"
set_resistance 0.032 "reg_2/FD_i_10/n1"
set_resistance 0.023 "reg_2/FD_i_11/N3"
set_resistance 0.016 "reg_2/FD_i_11/n1"
set_resistance 0.027 "reg_2/FD_i_12/N3"
set_resistance 0.003 "reg_2/FD_i_12/n1"
set_resistance 0.030 "reg_2/FD_i_13/N3"
set_resistance 0.019 "reg_2/FD_i_13/n1"
set_resistance 0.013 "reg_2/FD_i_14/N3"
set_resistance 0.013 "reg_2/FD_i_14/n1"
set_resistance 0.016 "reg_2/FD_i_15/N3"
set_resistance 0.003 "reg_2/FD_i_15/n1"
set_resistance 0.015 "reg_2/FD_i_16/N3"
set_resistance 0.001 "reg_2/FD_i_16/n1"
set_resistance 0.029 "reg_2/FD_i_17/N3"
set_resistance 0.003 "reg_2/FD_i_17/n1"
set_resistance 0.015 "reg_2/FD_i_18/N3"
set_resistance 0.013 "reg_2/FD_i_18/n1"
set_resistance 0.035 "reg_2/FD_i_19/N3"
set_resistance 0.014 "reg_2/FD_i_19/n1"
set_resistance 0.024 "reg_2/FD_i_20/N3"
set_resistance 0.014 "reg_2/FD_i_20/n1"
set_resistance 0.034 "reg_2/FD_i_21/N3"
set_resistance 0.001 "reg_2/FD_i_21/n1"
set_resistance 0.015 "reg_2/FD_i_22/N3"
set_resistance 0.013 "reg_2/FD_i_22/n1"
set_resistance 0.020 "reg_2/FD_i_23/N3"
set_resistance 0.001 "reg_2/FD_i_23/n1"
set_resistance 0.034 "reg_2/FD_i_24/N3"
set_resistance 0.013 "reg_2/FD_i_24/n1"
set_resistance 0.018 "reg_2/FD_i_25/N3"
set_resistance 0.013 "reg_2/FD_i_25/n1"
set_resistance 0.015 "reg_2/FD_i_26/N3"
set_resistance 0.021 "reg_2/FD_i_26/n1"
set_resistance 0.014 "reg_2/FD_i_27/N3"
set_resistance 0.003 "reg_2/FD_i_27/n1"
set_resistance 0.015 "reg_2/FD_i_28/N3"
set_resistance 0.002 "reg_2/FD_i_28/n1"
set_resistance 0.014 "reg_2/FD_i_29/N3"
set_resistance 0.015 "reg_2/FD_i_29/n1"
set_resistance 0.022 "reg_2/FD_i_30/N3"
set_resistance 0.013 "reg_2/FD_i_30/n1"
set_resistance 0.014 "reg_2/FD_i_31/N3"
set_resistance 0.002 "reg_2/FD_i_31/n1"
set_resistance 0.020 "reg_out/FD_i_0/N3"
set_resistance 0.013 "reg_out/FD_i_0/n1"
set_resistance 0.015 "reg_out/FD_i_1/N3"
set_resistance 0.030 "reg_out/FD_i_2/N3"
set_resistance 0.018 "reg_out/FD_i_3/N3"
set_resistance 0.016 "reg_out/FD_i_4/N3"
set_resistance 0.018 "reg_out/FD_i_5/N3"
set_resistance 0.033 "reg_out/FD_i_6/N3"
set_resistance 0.042 "reg_out/FD_i_7/N3"
set_resistance 0.017 "reg_out/FD_i_8/N3"
set_resistance 0.034 "reg_out/FD_i_9/N3"
set_resistance 0.015 "reg_out/FD_i_10/N3"
set_resistance 0.032 "reg_out/FD_i_11/N3"
set_resistance 0.040 "reg_out/FD_i_12/N3"
set_resistance 0.021 "reg_out/FD_i_13/N3"
set_resistance 0.029 "reg_out/FD_i_14/N3"
set_resistance 0.015 "reg_out/FD_i_15/N3"
set_resistance 0.016 "reg_out/FD_i_16/N3"
set_resistance 0.031 "reg_out/FD_i_17/N3"
set_resistance 0.035 "reg_out/FD_i_18/N3"
set_resistance 0.025 "reg_out/FD_i_19/N3"
set_resistance 0.014 "reg_out/FD_i_20/N3"
set_resistance 0.014 "reg_out/FD_i_21/N3"
set_resistance 0.001 "reg_out/FD_i_21/n1"
set_resistance 0.014 "reg_out/FD_i_22/N3"
set_resistance 0.013 "reg_out/FD_i_22/n1"
set_resistance 0.017 "reg_out/FD_i_23/N3"
set_resistance 0.016 "reg_out/FD_i_23/n1"
set_resistance 0.018 "reg_out/FD_i_24/N3"
set_resistance 0.021 "reg_out/FD_i_24/n1"
set_resistance 0.013 "reg_out/FD_i_25/N3"
set_resistance 0.013 "reg_out/FD_i_25/n1"
set_resistance 0.014 "reg_out/FD_i_26/N3"
set_resistance 0.023 "reg_out/FD_i_26/n1"
set_resistance 0.017 "reg_out/FD_i_27/N3"
set_resistance 0.013 "reg_out/FD_i_27/n1"
set_resistance 0.016 "reg_out/FD_i_28/N3"
set_resistance 0.014 "reg_out/FD_i_28/n1"
set_resistance 0.018 "reg_out/FD_i_29/N3"
set_resistance 0.002 "reg_out/FD_i_29/n1"
set_resistance 0.028 "reg_out/FD_i_30/N3"
set_resistance 0.014 "reg_out/FD_i_30/n1"
set_resistance 0.018 "reg_out/FD_i_31/N3"
set_resistance 0.017 "reg_out/FD_i_31/n1"
set_resistance 0.038 "reg_out/FD_i_32/N3"
set_resistance 0.001 "reg_out/FD_i_32/n1"
set_resistance 0.002 "Carry_gen/\G_matrix[15][15] "
set_resistance 0.020 "Carry_gen/\G_matrix[15][14] "
set_resistance 0.028 "Carry_gen/\G_matrix[15][12] "
set_resistance 0.026 "Carry_gen/\G_matrix[15][8] "
set_resistance 0.002 "Carry_gen/\G_matrix[14][14] "
set_resistance 0.017 "Carry_gen/\G_matrix[13][13] "
set_resistance 0.014 "Carry_gen/\G_matrix[13][12] "
set_resistance 0.018 "Carry_gen/\G_matrix[12][12] "
set_resistance 0.001 "Carry_gen/\G_matrix[11][11] "
set_resistance 0.022 "Carry_gen/\G_matrix[11][10] "
set_resistance 0.038 "Carry_gen/\G_matrix[11][8] "
set_resistance 0.024 "Carry_gen/\G_matrix[10][10] "
set_resistance 0.016 "Carry_gen/\G_matrix[9][9] "
set_resistance 0.014 "Carry_gen/\G_matrix[9][8] "
set_resistance 0.013 "Carry_gen/\G_matrix[8][8] "
set_resistance 0.027 "Carry_gen/\G_matrix[7][7] "
set_resistance 0.033 "Carry_gen/\G_matrix[7][6] "
set_resistance 0.027 "Carry_gen/\G_matrix[7][4] "
set_resistance 0.016 "Carry_gen/\G_matrix[6][6] "
set_resistance 0.015 "Carry_gen/\G_matrix[5][5] "
set_resistance 0.016 "Carry_gen/\G_matrix[5][4] "
set_resistance 0.020 "Carry_gen/\G_matrix[4][4] "
set_resistance 0.019 "Carry_gen/\G_matrix[3][3] "
set_resistance 0.023 "Carry_gen/\G_matrix[3][2] "
set_resistance 0.022 "Carry_gen/\G_matrix[2][2] "
set_resistance 0.033 "Carry_gen/\G_matrix[2][0] "
set_resistance 0.038 "Carry_gen/\G_matrix[1][1] "
set_resistance 0.039 "Carry_gen/\G_matrix[1][0] "
set_resistance 0.037 "Carry_gen/\G_matrix[0][0] "
set_resistance 0.028 "Carry_gen/\G_matrix[31][31] "
set_resistance 0.014 "Carry_gen/\G_matrix[31][30] "
set_resistance 0.021 "Carry_gen/\G_matrix[31][28] "
set_resistance 0.020 "Carry_gen/\G_matrix[31][24] "
set_resistance 0.028 "Carry_gen/\G_matrix[31][16] "
set_resistance 0.014 "Carry_gen/\G_matrix[30][30] "
set_resistance 0.014 "Carry_gen/\G_matrix[29][29] "
set_resistance 0.014 "Carry_gen/\G_matrix[29][28] "
set_resistance 0.016 "Carry_gen/\G_matrix[28][28] "
set_resistance 0.043 "Carry_gen/\G_matrix[27][27] "
set_resistance 0.003 "Carry_gen/\G_matrix[27][26] "
set_resistance 0.056 "Carry_gen/\G_matrix[27][24] "
set_resistance 0.036 "Carry_gen/\G_matrix[27][16] "
set_resistance 0.016 "Carry_gen/\G_matrix[26][26] "
set_resistance 0.013 "Carry_gen/\G_matrix[25][25] "
set_resistance 0.023 "Carry_gen/\G_matrix[25][24] "
set_resistance 0.020 "Carry_gen/\G_matrix[24][24] "
set_resistance 0.017 "Carry_gen/\G_matrix[23][23] "
set_resistance 0.015 "Carry_gen/\G_matrix[23][22] "
set_resistance 0.032 "Carry_gen/\G_matrix[23][20] "
set_resistance 0.093 "Carry_gen/\G_matrix[23][16] "
set_resistance 0.033 "Carry_gen/\G_matrix[22][22] "
set_resistance 0.001 "Carry_gen/\G_matrix[21][21] "
set_resistance 0.017 "Carry_gen/\G_matrix[21][20] "
set_resistance 0.020 "Carry_gen/\G_matrix[20][20] "
set_resistance 0.031 "Carry_gen/\G_matrix[19][19] "
set_resistance 0.004 "Carry_gen/\G_matrix[19][18] "
set_resistance 0.051 "Carry_gen/\G_matrix[19][16] "
set_resistance 0.016 "Carry_gen/\G_matrix[18][18] "
set_resistance 0.013 "Carry_gen/\G_matrix[17][17] "
set_resistance 0.016 "Carry_gen/\G_matrix[17][16] "
set_resistance 0.033 "Carry_gen/\G_matrix[16][16] "
set_resistance 0.033 "Carry_gen/\PG_matrix[15][15] "
set_resistance 0.038 "Carry_gen/\PG_matrix[15][14] "
set_resistance 0.050 "Carry_gen/\PG_matrix[15][12] "
set_resistance 0.029 "Carry_gen/\PG_matrix[15][8] "
set_resistance 0.016 "Carry_gen/\PG_matrix[14][14] "
set_resistance 0.060 "Carry_gen/\PG_matrix[13][13] "
set_resistance 0.015 "Carry_gen/\PG_matrix[13][12] "
set_resistance 0.014 "Carry_gen/\PG_matrix[12][12] "
set_resistance 0.030 "Carry_gen/\PG_matrix[11][11] "
set_resistance 0.033 "Carry_gen/\PG_matrix[11][10] "
set_resistance 0.041 "Carry_gen/\PG_matrix[11][8] "
set_resistance 0.014 "Carry_gen/\PG_matrix[10][10] "
set_resistance 0.028 "Carry_gen/\PG_matrix[9][9] "
set_resistance 0.020 "Carry_gen/\PG_matrix[9][8] "
set_resistance 0.014 "Carry_gen/\PG_matrix[8][8] "
set_resistance 0.060 "Carry_gen/\PG_matrix[7][7] "
set_resistance 0.048 "Carry_gen/\PG_matrix[7][6] "
set_resistance 0.016 "Carry_gen/\PG_matrix[7][4] "
set_resistance 0.014 "Carry_gen/\PG_matrix[6][6] "
set_resistance 0.025 "Carry_gen/\PG_matrix[5][5] "
set_resistance 0.013 "Carry_gen/\PG_matrix[5][4] "
set_resistance 0.025 "Carry_gen/\PG_matrix[4][4] "
set_resistance 0.027 "Carry_gen/\PG_matrix[3][3] "
set_resistance 0.004 "Carry_gen/\PG_matrix[3][2] "
set_resistance 0.013 "Carry_gen/\PG_matrix[2][2] "
set_resistance 0.025 "Carry_gen/\PG_matrix[1][1] "
set_resistance 0.015 "Carry_gen/\PG_matrix[0][0] "
set_resistance 0.035 "Carry_gen/\PG_matrix[31][31] "
set_resistance 0.034 "Carry_gen/\PG_matrix[31][30] "
set_resistance 0.052 "Carry_gen/\PG_matrix[31][28] "
set_resistance 0.030 "Carry_gen/\PG_matrix[31][24] "
set_resistance 0.013 "Carry_gen/\PG_matrix[31][16] "
set_resistance 0.024 "Carry_gen/\PG_matrix[30][30] "
set_resistance 0.035 "Carry_gen/\PG_matrix[29][29] "
set_resistance 0.031 "Carry_gen/\PG_matrix[29][28] "
set_resistance 0.013 "Carry_gen/\PG_matrix[28][28] "
set_resistance 0.043 "Carry_gen/\PG_matrix[27][27] "
set_resistance 0.030 "Carry_gen/\PG_matrix[27][26] "
set_resistance 0.064 "Carry_gen/\PG_matrix[27][24] "
set_resistance 0.015 "Carry_gen/\PG_matrix[27][16] "
set_resistance 0.018 "Carry_gen/\PG_matrix[26][26] "
set_resistance 0.049 "Carry_gen/\PG_matrix[25][25] "
set_resistance 0.012 "Carry_gen/\PG_matrix[25][24] "
set_resistance 0.020 "Carry_gen/\PG_matrix[24][24] "
set_resistance 0.034 "Carry_gen/\PG_matrix[23][23] "
set_resistance 0.050 "Carry_gen/\PG_matrix[23][22] "
set_resistance 0.052 "Carry_gen/\PG_matrix[23][20] "
set_resistance 0.096 "Carry_gen/\PG_matrix[23][16] "
set_resistance 0.037 "Carry_gen/\PG_matrix[22][22] "
set_resistance 0.024 "Carry_gen/\PG_matrix[21][21] "
set_resistance 0.015 "Carry_gen/\PG_matrix[21][20] "
set_resistance 0.017 "Carry_gen/\PG_matrix[20][20] "
set_resistance 0.043 "Carry_gen/\PG_matrix[19][19] "
set_resistance 0.042 "Carry_gen/\PG_matrix[19][18] "
set_resistance 0.025 "Carry_gen/\PG_matrix[19][16] "
set_resistance 0.015 "Carry_gen/\PG_matrix[18][18] "
set_resistance 0.043 "Carry_gen/\PG_matrix[17][17] "
set_resistance 0.012 "Carry_gen/\PG_matrix[17][16] "
set_resistance 0.032 "Carry_gen/\PG_matrix[16][16] "
set_resistance 0.019 "Carry_gen/net2479"
set_resistance 0.015 "Carry_gen/net2480"
set_resistance 0.019 "Carry_gen/G_block_2_0/n2"
set_resistance 0.029 "Carry_gen/G_block_2_0/n3"
set_resistance 0.018 "Carry_gen/G_block_3_0/n2"
set_resistance 0.033 "Carry_gen/G_block_cycle_2_1/n3"
set_resistance 0.031 "Carry_gen/G_block_cycle_2_2/n1"
set_resistance 0.043 "Carry_gen/G_block_cycle_3_1/n1"
set_resistance 0.016 "Carry_gen/G_block_cycle_3_3/n1"
set_resistance 0.015 "Carry_gen/G_block_cycle_3_3/n2"
set_resistance 0.038 "Carry_gen/G_block_cycle_3_4/n3"
set_resistance 0.038 "Carry_gen/pre_generation_0_2/n3"
set_resistance 0.023 "Carry_gen/pre_generation_0_3/n1"
set_resistance 0.016 "Carry_gen/pre_generation_0_6/n3"
set_resistance 0.020 "Carry_gen/pre_generation_0_7/n1"
set_resistance 0.018 "Carry_gen/pre_generation_0_7/n2"
set_resistance 0.017 "Carry_gen/pre_generation_0_7/n3"
set_resistance 0.017 "Carry_gen/pre_generation_0_8/n3"
set_resistance 0.019 "Carry_gen/pre_generation_0_9/n3"
set_resistance 0.012 "Carry_gen/pre_generation_0_10/n3"
set_resistance 0.019 "Carry_gen/pre_generation_0_11/n3"
set_resistance 0.014 "Carry_gen/pre_generation_0_12/n3"
set_resistance 0.019 "Carry_gen/pre_generation_0_13/n3"
set_resistance 0.016 "Carry_gen/pre_generation_0_14/n3"
set_resistance 0.015 "Carry_gen/pre_generation_0_15/n3"
set_resistance 0.015 "Carry_gen/pre_generation_1_0/n1"
set_resistance 0.016 "Carry_gen/pre_generation_1_1/n2"
set_resistance 0.015 "Carry_gen/pre_generation_1_2/n3"
set_resistance 0.030 "Carry_gen/pre_generation_1_3/n3"
set_resistance 0.039 "Carry_gen/pre_generation_1_4/n3"
set_resistance 0.016 "Carry_gen/pre_generation_1_5/n3"
set_resistance 0.040 "Carry_gen/pre_generation_1_6/n3"
set_resistance 0.016 "Carry_gen/gen_2_0_0/n3"
set_resistance 0.063 "Carry_gen/gen_2_0_1/n3"
set_resistance 0.014 "Carry_gen/gen_2_0_2/n3"
set_resistance 0.019 "Carry_gen/PG_block_cycle_1_1_1/n3"
set_resistance 0.015 "Carry_gen/PG_block_cycle_1_1_2/n3"
set_resistance 0.014 "Sum_gen/sum_gen_1/SUM_0[3]"
set_resistance 0.036 "Sum_gen/sum_gen_1/SUM_0[2]"
set_resistance 0.022 "Sum_gen/sum_gen_1/SUM_0[1]"
set_resistance 0.037 "Sum_gen/sum_gen_1/SUM_0[0]"
set_resistance 0.024 "Sum_gen/sum_gen_1/SUM_1[3]"
set_resistance 0.031 "Sum_gen/sum_gen_1/SUM_1[2]"
set_resistance 0.029 "Sum_gen/sum_gen_1/SUM_1[1]"
set_resistance 0.038 "Sum_gen/sum_gen_1/SUM_1[0]"
set_resistance 0.037 "Sum_gen/sum_gen_1/ADDER0/\r56/carry[3] "
set_resistance 0.040 "Sum_gen/sum_gen_1/ADDER0/\r56/carry[2] "
set_resistance 0.031 "Sum_gen/sum_gen_1/ADDER0/\r56/carry[1] "
set_resistance 0.023 "Sum_gen/sum_gen_1/ADDER1/\r56/carry[3] "
set_resistance 0.040 "Sum_gen/sum_gen_1/ADDER1/\r56/carry[2] "
set_resistance 0.033 "Sum_gen/sum_gen_1/ADDER1/\r56/carry[1] "
set_resistance 0.072 "Sum_gen/sum_gen_1/MUX/n5"
set_resistance 0.023 "Sum_gen/sum_gen_2/SUM_0[3]"
set_resistance 0.019 "Sum_gen/sum_gen_2/SUM_0[2]"
set_resistance 0.015 "Sum_gen/sum_gen_2/SUM_0[1]"
set_resistance 0.032 "Sum_gen/sum_gen_2/SUM_0[0]"
set_resistance 0.014 "Sum_gen/sum_gen_2/SUM_1[3]"
set_resistance 0.013 "Sum_gen/sum_gen_2/SUM_1[2]"
set_resistance 0.034 "Sum_gen/sum_gen_2/SUM_1[1]"
set_resistance 0.013 "Sum_gen/sum_gen_2/SUM_1[0]"
set_resistance 0.023 "Sum_gen/sum_gen_2/ADDER0/\r56/carry[3] "
set_resistance 0.037 "Sum_gen/sum_gen_2/ADDER0/\r56/carry[2] "
set_resistance 0.022 "Sum_gen/sum_gen_2/ADDER0/\r56/carry[1] "
set_resistance 0.024 "Sum_gen/sum_gen_2/ADDER1/\r56/carry[3] "
set_resistance 0.046 "Sum_gen/sum_gen_2/ADDER1/\r56/carry[2] "
set_resistance 0.021 "Sum_gen/sum_gen_2/ADDER1/\r56/carry[1] "
set_resistance 0.078 "Sum_gen/sum_gen_2/MUX/n5"
set_resistance 0.030 "Sum_gen/sum_gen_3/SUM_0[3]"
set_resistance 0.035 "Sum_gen/sum_gen_3/SUM_0[2]"
set_resistance 0.027 "Sum_gen/sum_gen_3/SUM_0[1]"
set_resistance 0.026 "Sum_gen/sum_gen_3/SUM_0[0]"
set_resistance 0.015 "Sum_gen/sum_gen_3/SUM_1[3]"
set_resistance 0.033 "Sum_gen/sum_gen_3/SUM_1[2]"
set_resistance 0.019 "Sum_gen/sum_gen_3/SUM_1[1]"
set_resistance 0.023 "Sum_gen/sum_gen_3/SUM_1[0]"
set_resistance 0.015 "Sum_gen/sum_gen_3/ADDER0/\r56/carry[3] "
set_resistance 0.039 "Sum_gen/sum_gen_3/ADDER0/\r56/carry[2] "
set_resistance 0.049 "Sum_gen/sum_gen_3/ADDER0/\r56/carry[1] "
set_resistance 0.023 "Sum_gen/sum_gen_3/ADDER1/\r56/carry[3] "
set_resistance 0.080 "Sum_gen/sum_gen_3/ADDER1/\r56/carry[2] "
set_resistance 0.013 "Sum_gen/sum_gen_3/ADDER1/\r56/carry[1] "
set_resistance 0.077 "Sum_gen/sum_gen_3/MUX/n10"
set_resistance 0.016 "Sum_gen/sum_gen_4/SUM_0[3]"
set_resistance 0.016 "Sum_gen/sum_gen_4/SUM_0[2]"
set_resistance 0.018 "Sum_gen/sum_gen_4/SUM_0[1]"
set_resistance 0.017 "Sum_gen/sum_gen_4/SUM_0[0]"
set_resistance 0.022 "Sum_gen/sum_gen_4/SUM_1[3]"
set_resistance 0.028 "Sum_gen/sum_gen_4/SUM_1[2]"
set_resistance 0.034 "Sum_gen/sum_gen_4/SUM_1[1]"
set_resistance 0.029 "Sum_gen/sum_gen_4/SUM_1[0]"
set_resistance 0.036 "Sum_gen/sum_gen_4/ADDER0/\r56/carry[3] "
set_resistance 0.032 "Sum_gen/sum_gen_4/ADDER0/\r56/carry[2] "
set_resistance 0.036 "Sum_gen/sum_gen_4/ADDER0/\r56/carry[1] "
set_resistance 0.033 "Sum_gen/sum_gen_4/ADDER1/\r56/carry[3] "
set_resistance 0.024 "Sum_gen/sum_gen_4/ADDER1/\r56/carry[2] "
set_resistance 0.025 "Sum_gen/sum_gen_4/ADDER1/\r56/carry[1] "
set_resistance 0.082 "Sum_gen/sum_gen_4/MUX/n11"
set_resistance 0.034 "Sum_gen/sum_gen_5/SUM_0[3]"
set_resistance 0.014 "Sum_gen/sum_gen_5/SUM_0[2]"
set_resistance 0.016 "Sum_gen/sum_gen_5/SUM_0[1]"
set_resistance 0.018 "Sum_gen/sum_gen_5/SUM_0[0]"
set_resistance 0.027 "Sum_gen/sum_gen_5/SUM_1[3]"
set_resistance 0.013 "Sum_gen/sum_gen_5/SUM_1[2]"
set_resistance 0.016 "Sum_gen/sum_gen_5/SUM_1[1]"
set_resistance 0.013 "Sum_gen/sum_gen_5/SUM_1[0]"
set_resistance 0.031 "Sum_gen/sum_gen_5/ADDER0/\r56/carry[3] "
set_resistance 0.031 "Sum_gen/sum_gen_5/ADDER0/\r56/carry[2] "
set_resistance 0.037 "Sum_gen/sum_gen_5/ADDER0/\r56/carry[1] "
set_resistance 0.029 "Sum_gen/sum_gen_5/ADDER1/\r56/carry[3] "
set_resistance 0.031 "Sum_gen/sum_gen_5/ADDER1/\r56/carry[2] "
set_resistance 0.032 "Sum_gen/sum_gen_5/ADDER1/\r56/carry[1] "
set_resistance 0.069 "Sum_gen/sum_gen_5/MUX/n3"
set_resistance 0.028 "Sum_gen/sum_gen_6/SUM_0[3]"
set_resistance 0.021 "Sum_gen/sum_gen_6/SUM_0[2]"
set_resistance 0.016 "Sum_gen/sum_gen_6/SUM_0[1]"
set_resistance 0.032 "Sum_gen/sum_gen_6/SUM_0[0]"
set_resistance 0.002 "Sum_gen/sum_gen_6/SUM_1[3]"
set_resistance 0.013 "Sum_gen/sum_gen_6/SUM_1[2]"
set_resistance 0.013 "Sum_gen/sum_gen_6/SUM_1[1]"
set_resistance 0.018 "Sum_gen/sum_gen_6/SUM_1[0]"
set_resistance 0.026 "Sum_gen/sum_gen_6/ADDER0/\r56/carry[3] "
set_resistance 0.029 "Sum_gen/sum_gen_6/ADDER0/\r56/carry[2] "
set_resistance 0.034 "Sum_gen/sum_gen_6/ADDER0/\r56/carry[1] "
set_resistance 0.025 "Sum_gen/sum_gen_6/ADDER1/\r56/carry[3] "
set_resistance 0.028 "Sum_gen/sum_gen_6/ADDER1/\r56/carry[2] "
set_resistance 0.021 "Sum_gen/sum_gen_6/ADDER1/\r56/carry[1] "
set_resistance 0.026 "Sum_gen/sum_gen_6/MUX/n2"
set_resistance 0.018 "Sum_gen/sum_gen_6/MUX/n3"
set_resistance 0.016 "Sum_gen/sum_gen_6/MUX/n5"
set_resistance 0.025 "Sum_gen/sum_gen_6/MUX/n6"
set_resistance 0.012 "Sum_gen/sum_gen_6/MUX/n8"
set_resistance 0.014 "Sum_gen/sum_gen_6/MUX/n9"
set_resistance 0.014 "Sum_gen/sum_gen_6/MUX/n13"
set_resistance 0.020 "Sum_gen/sum_gen_6/MUX/n14"
set_resistance 0.017 "Sum_gen/sum_gen_7/SUM_0[3]"
set_resistance 0.014 "Sum_gen/sum_gen_7/SUM_0[2]"
set_resistance 0.040 "Sum_gen/sum_gen_7/SUM_0[1]"
set_resistance 0.038 "Sum_gen/sum_gen_7/SUM_0[0]"
set_resistance 0.016 "Sum_gen/sum_gen_7/SUM_1[3]"
set_resistance 0.020 "Sum_gen/sum_gen_7/SUM_1[2]"
set_resistance 0.021 "Sum_gen/sum_gen_7/SUM_1[1]"
set_resistance 0.001 "Sum_gen/sum_gen_7/SUM_1[0]"
set_resistance 0.015 "Sum_gen/sum_gen_7/ADDER0/\r56/carry[3] "
set_resistance 0.032 "Sum_gen/sum_gen_7/ADDER0/\r56/carry[2] "
set_resistance 0.077 "Sum_gen/sum_gen_7/ADDER0/\r56/carry[1] "
set_resistance 0.046 "Sum_gen/sum_gen_7/ADDER1/\r56/carry[3] "
set_resistance 0.072 "Sum_gen/sum_gen_7/ADDER1/\r56/carry[2] "
set_resistance 0.048 "Sum_gen/sum_gen_7/ADDER1/\r56/carry[1] "
set_resistance 0.001 "Sum_gen/sum_gen_7/MUX/net2526"
set_resistance 0.027 "Sum_gen/sum_gen_7/MUX/net2525"
set_resistance 0.015 "Sum_gen/sum_gen_7/MUX/n2"
set_resistance 0.017 "Sum_gen/sum_gen_7/MUX/n3"
set_resistance 0.129 "Sum_gen/sum_gen_7/MUX/n5"
set_resistance 0.027 "Sum_gen/sum_gen_8/SUM_0[3]"
set_resistance 0.029 "Sum_gen/sum_gen_8/SUM_0[2]"
set_resistance 0.031 "Sum_gen/sum_gen_8/SUM_0[1]"
set_resistance 0.030 "Sum_gen/sum_gen_8/SUM_0[0]"
set_resistance 0.018 "Sum_gen/sum_gen_8/SUM_1[3]"
set_resistance 0.031 "Sum_gen/sum_gen_8/SUM_1[2]"
set_resistance 0.028 "Sum_gen/sum_gen_8/SUM_1[1]"
set_resistance 0.037 "Sum_gen/sum_gen_8/SUM_1[0]"
set_resistance 0.021 "Sum_gen/sum_gen_8/ADDER0/\r56/carry[3] "
set_resistance 0.077 "Sum_gen/sum_gen_8/ADDER0/\r56/carry[2] "
set_resistance 0.049 "Sum_gen/sum_gen_8/ADDER0/\r56/carry[1] "
set_resistance 0.021 "Sum_gen/sum_gen_8/ADDER1/\r56/carry[3] "
set_resistance 0.040 "Sum_gen/sum_gen_8/ADDER1/\r56/carry[2] "
set_resistance 0.034 "Sum_gen/sum_gen_8/ADDER1/\r56/carry[1] "
set_resistance 0.014 "Sum_gen/sum_gen_8/MUX/n1"
set_resistance 0.018 "Sum_gen/sum_gen_8/MUX/n3"


auto_link_disable = false
