#Start recording tcl command: 5/28/2025 23:55:44
#Project Location: D:/RTL_FPGA/SD2/VERILOG/aula6-sinc; Project name: contador
prj_project open "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/contador.ldf"
prj_src exclude "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/contador_mod16.vhd"
prj_src exclude "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/cont_mod16_tb.vhd"
prj_src enable "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/cont_assincr.vhd" "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/cnt_asc_rand_tb.vhd"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_src add "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/sim_rand/sim_rand.spf"
prj_src add "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/sim_rad/sim_rad.spf"
prj_src add "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/sim_rand/sim_rand.spf"
prj_src add "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/sim_rand/sim_rand.spf"
prj_src exclude "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/cont_assincr.vhd" "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/cnt_asc_rand_tb.vhd"
prj_src enable "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/cnt_asc_mod13_tb.vhd" "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/contador_vhdl.vhd"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_src add "D:/RTL_FPGA/SD2/VERILOG/aula6-sinc/sim_cont/sim_cont.spf"
#Stop recording: 5/29/2025 00:49:33
