[00:000:387:529] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:550:909] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:614:672] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:000:659:477] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: load
[00:000:702:440] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 13
[00:000:813:020] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[00:000:888:606] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:969:520] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:001:080:280] [pipeline:pipelined:without debug output:INFO] [Stage 2] reg->ACC: 1
[00:001:147:190] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[00:001:201:195] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:001:276:818] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: add
[00:001:338:989] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 86
[00:001:454:600] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:001:512:783] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:627:855] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:001:722:833] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute BEGIN, input: 86, pipeline memory: [1, 2, 0], ACC: 1
[00:001:794:066] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:001:876:097] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 3
[00:001:966:792] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode BEGIN
[00:002:036:848] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:002:111:787] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: decode END: store
[00:002:204:343] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:002:282:510] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: output: 55
[00:002:365:219] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: execute BEGIN, input: 55, pipeline memory: [1, 2, 0], ACC: 3
[00:002:449:944] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: execute END,   pipeline memory: [1, 2, 3], ACC: 3
[00:002:514:552] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[00:002:576:403] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[00:000:404:539] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:572:355] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with data at 0
[00:000:633:779] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR
[00:000:673:251] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:712:003] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR
[00:000:754:940] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:792:516] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:000:830:954] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with data at 0
[00:000:869:003] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR
[00:000:940:063] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: load
[00:000:979:667] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 13
[00:001:053:326] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[00:001:112:472] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:187:573] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loading MDR
[00:001:251:933] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with data at 2
[00:001:302:692] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loaded MDR
[00:001:395:304] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR
[00:001:467:538] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:515:214] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR
[00:001:575:776] [pipeline:pipelined:without debug output:INFO] [Stage 2] reg->ACC: 1
[00:001:666:995] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:001:752:270] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[00:001:840:041] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:001:914:290] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:002:004:263] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with data at 1
[00:002:085:904] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:002:187:253] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR
[00:002:269:994] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode END: add
[00:002:345:766] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: output: 86
[00:002:424:641] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute BEGIN, input: 86, pipeline memory: [1, 2, 0], ACC: 1
[00:002:508:587] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:002:599:649] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loading MDR
[00:002:678:438] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with data at 4
[00:002:772:385] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loaded MDR
[00:002:851:169] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR
[00:002:947:507] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 3
[00:003:027:990] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loading MDR
[00:003:116:362] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:003:217:945] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: loaded MDR
[00:003:303:028] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:003:381:745] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: fetch END
[00:003:477:681] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: decode BEGIN
[00:003:541:510] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: storing MDR with data at 2
[00:003:605:371] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: stored MDR
[00:003:654:068] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: decode END: store
[00:003:716:330] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: output: 55
[00:003:784:081] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: execute BEGIN, input: 55, pipeline memory: [1, 2, 0], ACC: 3
[00:003:877:275] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: loading MDR
[00:003:969:133] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: loaded MDR
[00:004:049:205] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: execute END,   pipeline memory: [1, 2, 3], ACC: 3
[00:004:127:931] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[00:004:225:941] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[00:000:330:301] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:448:756] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:496:674] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR
[00:000:540:071] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:582:500] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR
[00:000:626:096] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:667:796] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:000:711:068] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:754:089] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR
[00:000:796:299] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: load
[00:000:839:321] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 13
[00:000:933:557] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[00:001:018:257] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:090:103] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loading MDR
[00:001:179:031] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 2
[00:001:244:961] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loaded MDR
[00:001:327:738] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR
[00:001:391:880] [pipeline:pipelined:without debug output:INFO] [Stage 2] reg->ACC: 1
[00:001:477:277] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:549:907] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[00:001:633:880] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR
[00:001:698:145] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:001:779:478] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:001:842:469] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:001:926:972] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode BEGIN
[00:002:001:069] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 1
[00:002:052:566] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR
[00:002:102:178] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode END: add
[00:002:153:920] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: output: 86
[00:002:199:877] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute BEGIN, input: 86, pipeline memory: [1, 2, 0], ACC: 1
[00:002:284:275] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:002:348:301] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loading MDR
[00:002:429:548] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 4
[00:002:501:905] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loaded MDR
[00:002:588:947] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR
[00:002:659:941] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 3
[00:002:743:165] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loading MDR
[00:002:808:280] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:002:888:966] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: loaded MDR
[00:002:953:113] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:003:036:081] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: fetch END
[00:003:107:452] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: decode BEGIN
[00:003:158:533] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: storing MDR with address of memory location 2
[00:003:209:385] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: stored MDR
[00:003:258:369] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: decode END: store
[00:003:307:332] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: output: 55
[00:003:356:293] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: execute BEGIN, input: 55, pipeline memory: [1, 2, 0], ACC: 3
[00:003:421:424] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: loading MDR
[00:003:477:065] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: loaded MDR
[00:003:530:996] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: execute END,   pipeline memory: [1, 2, 3], ACC: 3
[00:003:583:109] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[00:003:689:319] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[00:000:387:865] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:543:403] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:628:573] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR
[00:000:699:122] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:769:520] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR
[00:000:828:814] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:883:859] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:000:938:211] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:991:644] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR
[00:001:044:766] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: load
[00:001:098:694] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 13
[00:001:159:540] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:214:832] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 2
[00:001:562:299] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[00:001:634:505] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loading MDR
[00:001:734:022] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loaded MDR
[00:001:793:678] [pipeline:pipelined:without debug output:INFO] [Stage 2] reg->ACC: 1
[00:001:853:771] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR
[00:001:917:377] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[00:001:990:538] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:002:052:052] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:002:113:293] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR
[00:002:175:951] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:002:233:261] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:002:321:635] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode BEGIN
[00:002:397:868] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 1
[00:002:461:691] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR
[00:002:523:758] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode END: add
[00:002:583:464] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: output: 86
[00:002:649:498] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:002:712:095] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 4
[00:002:922:717] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute BEGIN, input: 86, pipeline memory: [1, 2, 0], ACC: 1
[00:002:965:416] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loading MDR
[00:003:007:971] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loaded MDR
[00:003:077:196] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 3
[00:003:149:497] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR
[00:003:234:734] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:003:308:051] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: loading MDR
[00:003:378:334] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:003:461:367] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: loaded MDR
[00:003:539:384] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: fetch END
[00:003:599:275] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: decode BEGIN
[00:003:662:996] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: storing MDR with address of memory location 2
[00:003:723:272] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: stored MDR
[00:003:783:325] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: decode END: store
[00:003:846:073] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: output: 55
[00:004:039:855] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: execute BEGIN, input: 55, pipeline memory: [1, 2, 0], ACC: 3
[00:004:086:930] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: loading MDR
[00:004:154:989] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: loaded MDR
[00:004:207:554] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: execute END,   pipeline memory: [1, 2, 3], ACC: 3
[00:004:259:496] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[00:004:312:034] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[00:000:355:260] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:521:432] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:586:347] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x561639f7e7f4
[00:000:626:689] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:675:507] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x561639f7e7f4
[00:000:717:558] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:754:974] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:000:792:470] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:830:732] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x561639f7e7f4
[00:000:871:091] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: unknown
[00:000:909:875] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 1
[00:000:981:525] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 1, pipeline memory: [1, 2, 0], ACC: 0
[00:001:089:882] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:191:030] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loading MDR
[00:001:304:746] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 2
[00:001:386:672] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loaded MDR with address 0x561639f7e7f4
[00:001:496:210] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x561639f7e7fc
[00:001:575:536] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 0
[00:001:663:876] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:752:458] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:001:865:286] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR with address 0x561639f7e7fc
[00:001:931:389] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:001:996:577] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode BEGIN
[00:002:050:757] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 1
[00:002:150:067] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:002:252:376] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x561639f7e7f8
[00:002:324:908] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode END: unknown
[00:002:387:225] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: output: 0
[00:002:468:562] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute BEGIN, input: 0, pipeline memory: [1, 2, 0], ACC: 0
[00:002:572:641] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:002:648:488] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loading MDR
[00:002:734:415] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 4
[00:002:812:880] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loaded MDR with address 0x561639f7e7f8
[00:002:892:959] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 0
[00:003:008:719] [pipeline:pipelined:without debug output:ERROR] 

Caught exception: 

deque::_M_range_check: __n (which is 4)>= this->size() (which is 3)


[00:000:409:829] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:548:855] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:606:347] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5560b0b817f4
[00:000:654:339] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:716:975] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x5560b0b817f4
[00:000:766:172] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:812:147] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:000:858:849] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:906:609] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5560b0b817f4
[00:000:953:960] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: unknown
[00:001:000:098] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 1
[00:001:053:182] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:100:587] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 2
[00:001:429:209] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 1, pipeline memory: [1, 2, 0], ACC: 0
[00:001:493:395] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loading MDR
[00:001:547:943] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loaded MDR with address 0x5560b0b817f4
[00:001:603:684] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5560b0b817fc
[00:001:688:525] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 0
[00:001:757:823] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:837:090] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:001:910:486] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR with address 0x5560b0b817fc
[00:001:990:994] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:002:061:063] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:002:116:925] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode BEGIN
[00:002:164:767] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 1
[00:002:212:542] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x5560b0b817f8
[00:002:259:433] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode END: unknown
[00:002:307:244] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: output: 0
[00:002:358:741] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:002:408:650] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 4
[00:002:549:426] [pipeline:pipelined:without debug output:ERROR] 

Caught exception: 

deque::_M_range_check: __n (which is 4)>= this->size() (which is 3)


[00:000:462:758] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:626:135] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:693:348] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x563ba10a47f4
[00:000:743:888] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:794:252] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x563ba10a47f4
[00:000:848:651] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:897:382] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:000:945:691] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:001:009:182] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x563ba10a47f4
[00:001:062:907] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: unknown
[00:001:114:161] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 1
[00:001:199:141] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 1, pipeline memory: [1, 2, 0], ACC: 0
[00:001:315:712] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:424:936] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loading MDR
[00:001:611:349] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 2
[00:001:694:902] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loaded MDR with address 0x563ba10a47f4
[00:001:779:461] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x563ba10a47fc
[00:001:861:999] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 0
[00:001:945:264] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:002:024:062] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:002:106:994] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR with address 0x563ba10a47fc
[00:002:186:076] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:002:268:326] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:002:332:072] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode BEGIN
[00:002:394:926] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 1
[00:002:459:306] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x563ba10a47f8
[00:002:521:232] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode END: unknown
[00:002:583:341] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: output: 0
[00:002:664:503] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute BEGIN, input: 0, pipeline memory: [1, 2, 0], ACC: 0
[00:002:752:469] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:002:833:906] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loading MDR
[00:002:915:902] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 4
[00:002:984:019] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loaded MDR with address 0x563ba10a47f8
[00:003:068:101] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 0
[00:003:168:816] [pipeline:pipelined:without debug output:ERROR] 

Caught exception: 

deque::_M_range_check: __n (which is 4)>= this->size() (which is 3)


[00:000:373:720] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:540:043] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:596:275] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5589c20027f4
[00:000:640:143] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:683:513] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x5589c20027f4
[00:000:726:268] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:771:266] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:000:826:566] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:870:519] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5589c20027f4
[00:000:912:244] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: unknown
[00:000:958:840] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 1
[00:001:034:853] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 1, pipeline memory: [1, 2, 0], ACC: 0
[00:001:095:403] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:218:946] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loading MDR
[00:001:310:461] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 2
[00:001:391:701] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loaded MDR with address 0x5589c20027f4
[00:001:488:598] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5589c20027fc
[00:001:580:976] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 0
[00:001:680:715] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:765:721] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:001:867:499] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR with address 0x5589c20027fc
[00:001:952:980] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:002:058:277] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:002:124:988] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode BEGIN
[00:002:189:564] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 1
[00:002:252:645] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x5589c20027f8
[00:002:313:298] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode END: unknown
[00:002:374:166] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: output: 0
[00:002:487:999] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute BEGIN, input: 0, pipeline memory: [1, 2, 0], ACC: 0
[00:002:582:238] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:002:674:047] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loading MDR
[00:002:751:936] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loaded MDR with address 0x5589c20027f8
[00:002:811:300] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 0
[00:002:894:322] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 4
[00:002:982:694] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:003:054:757] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:003:124:251] [pipeline:pipelined:without debug output:ERROR] 

Caught exception: 

deque::_M_range_check: __n (which is 4)>= this->size() (which is 3)


[00:000:406:866] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:534:356] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:604:994] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x563a275de7f4
[00:000:667:553] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:720:533] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x563a275de7f4
[00:000:782:540] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:828:948] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:000:869:253] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:914:241] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x563a275de7f4
[00:000:953:444] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: unknown
[00:000:993:150] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 1
[00:001:067:369] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 1, pipeline memory: [1, 2, 0], ACC: 0
[00:001:146:068] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loading MDR
[00:001:207:193] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loaded MDR with address 0x563a275de7f4
[00:001:263:538] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 0
[00:001:318:123] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:001:371:901] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:001:698:920] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:751:366] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 2
[00:001:795:227] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x563a275de7fc
[00:001:836:240] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loading MDR
[00:001:878:182] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR with address 0x563a275de7fc
[00:001:921:269] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:001:963:055] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode BEGIN
[00:002:005:061] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 1
[00:002:047:717] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x563a275de7f8
[00:002:088:893] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode END: unknown
[00:002:131:564] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: output: 0
[00:002:254:582] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute BEGIN, input: 0, pipeline memory: [1, 2, 0], ACC: 0
[00:002:320:061] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loading MDR
[00:002:375:470] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loaded MDR with address 0x563a275de7f8
[00:002:431:850] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 0
[00:002:486:042] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:002:537:733] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:003:011:500] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:003:062:289] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: storing MDR with address of memory location 4
[00:003:192:523] [pipeline:pipelined:without debug output:ERROR] 

Caught exception: 

deque::_M_range_check: __n (which is 4)>= this->size() (which is 3)


[00:000:325:791] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:477:231] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:559:461] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5583ae8c17f4
[00:000:602:193] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:653:106] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x5583ae8c17f4
[00:000:697:099] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:747:630] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:000:796:746] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:836:390] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5583ae8c17f4
[00:000:871:010] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: unknown
[00:000:908:021] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 1
[00:000:958:634] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:000:488] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 2
[00:001:428:118] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 1, pipeline memory: [1, 2, 0], ACC: 0
[00:001:492:421] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loading MDR
[00:001:561:008] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loaded MDR with address 0x5583ae8c17f4
[00:001:612:307] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5583ae8c17fc
[00:001:733:477] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 0
[00:001:806:695] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:898:891] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:001:973:497] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR with address 0x5583ae8c17fc
[00:002:047:463] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:002:156:405] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:002:213:148] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode BEGIN
[00:002:266:879] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 1
[00:002:320:349] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x5583ae8c17f8
[00:002:372:970] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode END: unknown
[00:002:424:859] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: output: 0
[00:002:483:908] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:002:537:012] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 4
[00:002:681:600] [pipeline:pipelined:without debug output:ERROR] 

Caught exception: 

deque::_M_range_check: __n (which is 4)>= this->size() (which is 3)


[00:000:393:372] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:564:492] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:644:750] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55a3dc5da7f4
[00:000:713:626] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:779:265] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55a3dc5da7f4
[00:000:844:206] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:921:798] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:000:985:614] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:001:052:033] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55a3dc5da7f4
[00:001:114:709] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: unknown
[00:001:177:151] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 1
[00:001:248:974] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:313:325] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 2
[00:001:653:386] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 1, pipeline memory: [1, 2, 0], ACC: 0
[00:001:736:396] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loading MDR
[00:001:832:557] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loaded MDR with address 0x55a3dc5da7f4
[00:001:907:200] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 0
[00:001:983:200] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55a3dc5da7fc
[00:002:061:661] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:002:154:856] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:002:253:960] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR with address 0x55a3dc5da7fc
[00:002:338:246] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:002:419:111] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:002:485:141] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode BEGIN
[00:002:552:177] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 1
[00:002:607:132] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x55a3dc5da7f8
[00:002:683:158] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode END: unknown
[00:002:738:690] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: output: 0
[00:002:805:377] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:002:870:473] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 4
[00:003:028:753] [pipeline:pipelined:without debug output:ERROR] 

Caught exception: 

deque::_M_range_check: __n (which is 4)>= this->size() (which is 3)


[00:000:343:764] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:648:775] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:830:143] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55563cccf7f4
[00:000:974:820] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:124:596] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55563cccf7f4
[00:001:175:663] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:001:216:414] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:001:256:737] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:001:299:315] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55563cccf7f4
[00:001:340:023] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: unknown
[00:001:392:389] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 1
[00:001:495:451] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 1, pipeline memory: [1, 2, 0], ACC: 0
[00:001:931:554] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:002:083:841] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loading MDR
[00:002:200:174] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 2
[00:002:276:300] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loaded MDR with address 0x55563cccf7f4
[00:002:391:958] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55563cccf7fc
[00:002:451:579] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 0
[00:002:551:891] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:002:623:249] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:002:716:946] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR with address 0x55563cccf7fc
[00:002:801:665] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:002:898:610] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:002:983:120] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode BEGIN
[00:003:049:036] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 1
[00:003:118:372] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x55563cccf7f8
[00:003:183:817] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode END: unknown
[00:003:249:978] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: output: 0
[00:003:311:008] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute BEGIN, input: 0, pipeline memory: [1, 2, 0], ACC: 0
[00:003:387:317] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:003:474:328] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loading MDR
[00:003:549:360] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 4
[00:003:642:480] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loaded MDR with address 0x55563cccf7f8
[00:003:720:200] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 0
[00:003:793:995] [pipeline:pipelined:without debug output:ERROR] 

Caught exception: 

deque::_M_range_check: __n (which is 4)>= this->size() (which is 3)


[00:000:417:913] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:571:963] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:653:544] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55f9468647f4
[00:000:721:522] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:788:341] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55f9468647f4
[00:000:854:802] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:919:394] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:000:984:069] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:001:050:205] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55f9468647f4
[00:001:133:166] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: unknown
[00:001:200:619] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 1
[00:001:280:057] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:416:811] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 1, pipeline memory: [1, 2, 0], ACC: 0
[00:001:533:538] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loading MDR
[00:001:632:648] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 2
[00:001:718:566] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55f9468647fc
[00:001:853:165] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loaded MDR with address 0x55f9468647f4
[00:001:956:428] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:002:095:760] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 0
[00:002:202:272] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55f9468647fc
[00:002:309:498] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:002:407:072] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:002:528:850] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:002:628:814] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode BEGIN
[00:002:722:560] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 1
[00:002:836:974] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x55f9468647f8
[00:002:912:701] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode END: unknown
[00:002:993:756] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: output: 0
[00:003:129:530] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute BEGIN, input: 0, pipeline memory: [1, 2, 0], ACC: 0
[00:003:233:835] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:003:368:451] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loading MDR
[00:003:467:201] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 4
[00:003:602:993] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loaded MDR with address 0x55f9468647f8
[00:003:730:033] [pipeline:pipelined:without debug output:ERROR] 

Caught exception: 

deque::_M_range_check: __n (which is 4)>= this->size() (which is 3)


[00:000:384:916] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:514:804] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:571:603] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55a3a81c27f4
[00:000:622:539] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:674:577] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55a3a81c27f4
[00:000:731:506] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:785:183] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:000:838:091] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:894:258] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55a3a81c27f4
[00:000:950:954] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: unknown
[00:001:015:677] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 1
[00:001:076:546] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:135:188] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 2
[00:001:259:996] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 1, pipeline memory: [1, 2, 0], ACC: 0
[00:001:338:607] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loading MDR
[00:001:399:659] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loaded MDR with address 0x55a3a81c27f4
[00:001:460:831] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55a3a81c27fc
[00:001:570:154] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 0
[00:001:671:323] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:757:604] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:001:858:830] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR with address 0x55a3a81c27fc
[00:001:957:489] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:002:032:657] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:002:132:675] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode BEGIN
[00:002:221:081] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 1
[00:002:306:538] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x55a3a81c27f8
[00:002:391:133] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode END: unknown
[00:002:468:191] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute BEGIN, input: 0, pipeline memory: [1, 2, 0], ACC: 0
[00:002:531:146] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: output: 0
[00:002:647:853] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loading MDR
[00:002:740:007] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:002:837:132] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loaded MDR with address 0x55a3a81c27f8
[00:002:926:252] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 4
[00:003:025:385] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 0
[00:003:129:509] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:003:207:433] [pipeline:pipelined:without debug output:ERROR] 

Caught exception: 

deque::_M_range_check: __n (which is 4)>= this->size() (which is 3)


[00:000:379:647] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:531:271] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:600:541] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55e1e4e717f4
[00:000:660:286] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:716:359] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55e1e4e717f4
[00:000:775:294] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:832:521] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:000:892:381] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:966:586] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55e1e4e717f4
[00:001:024:602] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: unknown
[00:001:083:970] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 1
[00:001:153:859] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:214:138] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 2
[00:001:565:343] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 1, pipeline memory: [1, 2, 0], ACC: 0
[00:001:644:483] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loading MDR
[00:001:730:135] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55e1e4e717fc
[00:001:808:286] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loaded MDR with address 0x55e1e4e717f4
[00:001:902:689] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:982:830] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 0
[00:002:080:715] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:002:175:262] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR with address 0x55e1e4e717fc
[00:002:290:788] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:002:346:368] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode BEGIN
[00:002:398:926] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 1
[00:002:452:765] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x55e1e4e717f8
[00:002:503:638] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode END: unknown
[00:002:555:878] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: output: 0
[00:002:613:885] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:002:666:598] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 4
[00:003:304:802] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:003:396:001] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute BEGIN, input: 0, pipeline memory: [1, 2, 0], ACC: 0
[00:003:806:872] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loading MDR
[00:003:879:954] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loaded MDR with address 0x55e1e4e717f8
[00:003:936:873] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 0
[00:003:993:161] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:004:048:627] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:004:288:477] [pipeline:pipelined:without debug output:ERROR] 

Caught exception: 

deque::_M_range_check: __n (which is 4)>= this->size() (which is 3)


[00:000:389:765] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:891:929] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:001:159:487] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5607bcfce7f4
[00:001:401:606] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:652:340] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x5607bcfce7f4
[00:001:890:823] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:002:160:762] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:002:405:226] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:002:646:654] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5607bcfce7f4
[00:002:924:585] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: unknown
[00:003:059:410] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 1, pipeline memory: [1, 2, 0], ACC: 0
[00:003:154:942] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loading MDR
[00:003:236:025] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loaded MDR with address 0x5607bcfce7f4
[00:003:321:713] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 0
[00:003:401:646] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:003:477:331] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:003:755:331] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: output: 1
[00:003:962:224] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:004:166:913] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 2
[00:004:357:498] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x5607bcfce7fc
[00:004:552:426] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loading MDR
[00:004:738:440] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR with address 0x5607bcfce7fc
[00:004:937:673] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:005:121:799] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode BEGIN
[00:005:304:344] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 1
[00:005:502:802] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x5607bcfce7f8
[00:005:691:764] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode END: unknown
[00:005:903:696] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: output: 0
[00:005:980:867] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:006:061:008] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 4
[00:006:267:532] [pipeline:pipelined:without debug output:ERROR] 

Caught exception: 

deque::_M_range_check: __n (which is 4)>= this->size() (which is 3)


[00:000:341:847] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:660:811] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:915:770] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x556545ab07f4
[00:001:113:119] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:469:313] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x556545ab07f4
[00:001:661:046] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:001:837:140] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:002:026:504] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:002:220:569] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x556545ab07f4
[00:002:408:871] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: unknown
[00:002:586:549] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 1
[00:002:817:664] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 1, pipeline memory: [1, 2, 0], ACC: 0
[00:002:877:758] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loading MDR
[00:002:948:542] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loaded MDR with address 0x556545ab07f4
[00:003:016:297] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 0
[00:003:081:114] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:003:146:030] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:003:325:611] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:003:509:420] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 2
[00:003:716:815] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x556545ab07fc
[00:003:896:069] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loading MDR
[00:004:074:705] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR with address 0x556545ab07fc
[00:004:265:722] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:004:449:261] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode BEGIN
[00:004:644:705] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 1
[00:004:820:951] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x556545ab07f8
[00:005:003:687] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode END: unknown
[00:005:173:399] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: output: 0
[00:005:231:264] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute BEGIN, input: 0, pipeline memory: [1, 2, 0], ACC: 0
[00:005:301:896] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loading MDR
[00:005:367:880] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loaded MDR with address 0x556545ab07f8
[00:005:435:406] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 0
[00:005:499:612] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:005:564:312] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:005:774:785] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:005:964:498] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: storing MDR with address of memory location 4
[00:006:237:669] [pipeline:pipelined:without debug output:ERROR] 

Caught exception: 

deque::_M_range_check: __n (which is 4)>= this->size() (which is 3)


[00:000:384:269] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:530:094] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:594:678] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x562b1373e7f4
[00:000:634:486] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:676:116] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x562b1373e7f4
[00:000:717:645] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:758:468] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:000:813:436] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:857:147] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x562b1373e7f4
[00:000:899:364] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: unknown
[00:000:941:310] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 1
[00:000:997:609] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:074:661] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 1, pipeline memory: [1, 2, 0], ACC: 0
[00:001:142:654] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 2
[00:001:196:540] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loading MDR
[00:001:295:781] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loaded MDR with address 0x562b1373e7f4
[00:001:342:102] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x562b1373e7fc
[00:001:408:621] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 0
[00:001:484:939] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:001:539:531] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loading MDR
[00:001:596:097] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:001:646:351] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR with address 0x562b1373e7fc
[00:001:704:602] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:001:756:654] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode BEGIN
[00:001:808:965] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 1
[00:001:861:145] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x562b1373e7f8
[00:001:914:205] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode END: unknown
[00:001:964:821] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: output: 0
[00:002:022:469] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute BEGIN, input: 0, pipeline memory: [1, 2, 0], ACC: 0
[00:002:076:019] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:002:134:246] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loading MDR
[00:002:182:132] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 4
[00:002:242:848] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loaded MDR with address 0x562b1373e7f8
[00:002:327:059] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 0
[00:002:378:083] [pipeline:pipelined:without debug output:ERROR] 

Caught exception: 

deque::_M_range_check: __n (which is 4)>= this->size() (which is 3)


[00:000:414:583] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:536:903] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:588:581] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR
[00:000:631:448] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:673:053] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR
[00:000:715:078] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:759:228] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:000:812:546] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:857:951] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5618ecd5d7f4
[00:000:898:720] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: load
[00:000:944:122] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 13
[00:001:026:642] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[00:001:091:943] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loading MDR
[00:001:140:139] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loaded MDR with address 0x5618ecd5d7f4
[00:001:189:324] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:308:074] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 2
[00:001:382:844] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR
[00:001:438:835] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:495:055] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR
[00:001:553:493] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:001:608:036] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:001:664:276] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 1
[00:001:723:478] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5618ecd5d7f8
[00:001:779:680] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: add
[00:001:836:526] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 86
[00:001:898:001] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:955:532] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 4
[00:002:263:120] [pipeline:pipelined:without debug output:INFO] [Stage 2] reg->ACC: 1
[00:002:317:434] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[00:002:363:765] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:002:408:294] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:002:452:390] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute BEGIN, input: 86, pipeline memory: [1, 2, 0], ACC: 1
[00:002:493:025] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loading MDR
[00:002:543:682] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loaded MDR with address 0x5618ecd5d7f8
[00:002:598:031] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR
[00:002:685:077] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 3
[00:002:749:171] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loading MDR
[00:002:830:583] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:002:894:464] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: loaded MDR
[00:002:976:663] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:003:042:542] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: fetch END
[00:003:103:397] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: decode BEGIN
[00:003:157:937] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: storing MDR with address of memory location 2
[00:003:211:835] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: stored MDR with address 0x5618ecd5d7fc
[00:003:273:876] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: decode END: store
[00:003:326:945] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: output: 55
[00:003:425:002] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: execute BEGIN, input: 55, pipeline memory: [1, 2, 0], ACC: 3
[00:003:482:244] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: loading MDR
[00:003:522:698] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: loaded MDR with address 0x5618ecd5d7fc
[00:003:561:070] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: execute END,   pipeline memory: [1, 2, 3], ACC: 3
[00:003:598:070] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[00:003:636:045] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[00:000:423:105] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:570:486] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:640:920] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR
[00:000:697:366] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:751:339] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR
[00:000:812:768] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:866:979] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:000:921:409] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:979:329] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5632268257f4
[00:001:032:792] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: load
[00:001:093:959] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 13
[00:001:242:599] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[00:001:340:506] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:416:390] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 2
[00:001:857:276] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loading MDR
[00:001:939:482] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loaded MDR with address 0x5632268257f4
[00:002:000:578] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR
[00:002:047:586] [pipeline:pipelined:without debug output:INFO] [Stage 2] reg->ACC: 1
[00:002:093:527] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:002:141:246] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[00:002:187:251] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR
[00:002:233:337] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:002:278:606] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:002:323:703] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:002:371:510] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode BEGIN
[00:002:429:596] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 1
[00:002:481:236] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x5632268257f8
[00:002:530:042] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode END: add
[00:002:587:962] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: output: 86
[00:002:634:274] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute BEGIN, input: 86, pipeline memory: [1, 2, 0], ACC: 1
[00:002:682:238] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:002:728:249] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loading MDR
[00:002:774:719] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 4
[00:002:821:023] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loaded MDR with address 0x5632268257f8
[00:002:866:835] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR
[00:002:913:693] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 3
[00:002:959:515] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loading MDR
[00:003:004:443] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:003:049:982] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: loaded MDR
[00:003:095:663] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:003:143:414] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: fetch END
[00:003:197:975] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: decode BEGIN
[00:003:248:308] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: storing MDR with address of memory location 2
[00:003:298:253] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: stored MDR with address 0x5632268257fc
[00:003:345:964] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: decode END: store
[00:003:394:249] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: output: 55
[00:003:441:750] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: execute BEGIN, input: 55, pipeline memory: [1, 2, 0], ACC: 3
[00:003:495:375] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: loading MDR
[00:003:533:064] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: loaded MDR with address 0x5632268257fc
[00:003:568:439] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: execute END,   pipeline memory: [1, 2, 3], ACC: 3
[00:003:602:336] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[00:003:635:325] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[00:000:366:155] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:530:066] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:591:562] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR
[00:000:668:491] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:719:945] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR
[00:000:781:247] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:861:276] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:000:930:639] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:001:013:360] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55ac086d67f4
[00:001:094:803] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: load
[00:001:149:460] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 13
[00:001:288:040] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[00:001:398:890] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:519:910] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loading MDR
[00:001:613:564] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 2
[00:001:708:130] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loaded MDR with address 0x55ac086d67f4
[00:001:797:785] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR
[00:001:885:659] [pipeline:pipelined:without debug output:INFO] [Stage 2] reg->ACC: 1
[00:001:979:460] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:002:084:405] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[00:002:236:403] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR
[00:002:311:694] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:002:413:217] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:002:522:134] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:002:634:322] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode BEGIN
[00:002:725:126] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 1
[00:002:803:446] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x55ac086d67f8
[00:002:891:321] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode END: add
[00:002:954:343] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: output: 86
[00:003:044:843] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute BEGIN, input: 86, pipeline memory: [1, 2, 0], ACC: 1
[00:003:135:553] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:003:227:443] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loading MDR
[00:003:313:750] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 4
[00:003:383:596] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR
[00:003:472:211] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loaded MDR with address 0x55ac086d67f8
[00:003:567:140] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loading MDR
[00:003:646:052] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 3
[00:003:748:000] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR
[00:003:850:947] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:003:946:884] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: fetch END
[00:004:036:992] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:004:143:896] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: decode BEGIN
[00:004:218:817] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: storing MDR with address of memory location 2
[00:004:313:410] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: stored MDR with address 0x55ac086d67fc
[00:004:383:563] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: decode END: store
[00:004:457:644] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: output: 55
[00:004:545:954] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: execute BEGIN, input: 55, pipeline memory: [1, 2, 0], ACC: 3
[00:004:675:796] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: loading MDR
[00:004:755:575] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: loaded MDR with address 0x55ac086d67fc
[00:004:871:899] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: execute END,   pipeline memory: [1, 2, 3], ACC: 3
[00:004:945:795] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[00:005:018:250] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[00:000:329:578] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:616:267] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:961:817] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR
[00:001:129:457] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:298:663] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR
[00:001:459:097] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:001:663:274] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:001:864:350] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:002:056:808] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55c60365d7f4
[00:002:243:584] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: load
[00:002:438:858] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 13
[00:002:523:107] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:002:602:679] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 2
[00:002:890:609] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[00:003:095:274] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loading MDR
[00:003:322:675] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loaded MDR with address 0x55c60365d7f4
[00:003:394:905] [pipeline:pipelined:without debug output:INFO] [Stage 2] reg->ACC: 1
[00:003:480:805] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[00:003:566:360] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:003:645:729] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:003:921:065] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR
[00:004:117:402] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loading MDR
[00:004:308:905] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR
[00:004:509:441] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:004:700:029] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode BEGIN
[00:004:904:877] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 1
[00:005:101:303] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x55c60365d7f8
[00:005:294:721] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode END: add
[00:005:509:868] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: output: 86
[00:005:600:098] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:005:700:240] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 4
[00:005:955:142] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute BEGIN, input: 86, pipeline memory: [1, 2, 0], ACC: 1
[00:006:166:916] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loading MDR
[00:006:374:684] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loaded MDR with address 0x55c60365d7f8
[00:006:460:332] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 3
[00:006:545:354] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:006:626:482] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:006:877:339] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: stored MDR
[00:006:949:736] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: loading MDR
[00:007:010:089] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: loaded MDR
[00:007:049:107] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: fetch END
[00:007:089:772] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: decode BEGIN
[00:007:128:132] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: storing MDR with address of memory location 2
[00:007:170:421] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: stored MDR with address 0x55c60365d7fc
[00:007:211:199] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: decode END: store
[00:007:250:373] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: output: 55
[00:007:523:544] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: execute BEGIN, input: 55, pipeline memory: [1, 2, 0], ACC: 3
[00:007:590:908] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: loading MDR
[00:007:673:776] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: loaded MDR with address 0x55c60365d7fc
[00:007:781:659] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: execute END,   pipeline memory: [1, 2, 3], ACC: 3
[00:007:863:506] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[00:007:942:553] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[00:000:462:577] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:621:797] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:722:159] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR
[00:000:786:197] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:873:013] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR
[00:000:952:851] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:001:021:481] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:001:114:132] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:001:183:980] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x56550938d7f4
[00:001:270:259] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: unknown
[00:001:334:537] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 1
[00:001:462:589] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 1, pipeline memory: [1, 2, 0], ACC: 0
[00:001:570:119] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loading MDR
[00:001:670:684] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:761:505] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loaded MDR with address 0x56550938d7f4
[00:001:854:638] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 2
[00:001:946:136] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR
[00:002:029:745] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 0
[00:002:134:237] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:002:215:791] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:002:302:736] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR
[00:002:392:164] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:002:463:751] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:002:563:368] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode BEGIN
[00:002:648:576] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 1
[00:002:731:347] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x56550938d7f8
[00:002:812:585] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode END: unknown
[00:002:885:891] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute BEGIN, input: 0, pipeline memory: [1, 2, 0], ACC: 0
[00:002:947:201] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: output: 0
[00:003:048:912] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loading MDR
[00:003:158:126] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:003:259:128] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loaded MDR with address 0x56550938d7f8
[00:003:315:090] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 4
[00:003:432:133] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 0
[00:003:489:459] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:003:563:112] [pipeline:pipelined:without debug output:ERROR] 

Caught exception: 

deque::_M_range_check: __n (which is 4)>= this->size() (which is 3)


[00:000:343:138] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:475:007] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:546:972] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x563de3252978
[00:000:586:267] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:624:367] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x563de3252978
[00:000:686:344] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:743:077] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:000:782:240] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:843:317] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x563de32587f4
[00:000:881:096] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: load
[00:000:941:555] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 13
[00:001:053:049] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[00:001:111:135] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loading MDR
[00:001:166:692] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:284:150] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loaded MDR with address 0x563de32587f4
[00:001:338:350] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 2
[00:001:438:508] [pipeline:pipelined:without debug output:INFO] [Stage 2] reg->ACC: 1
[00:001:509:278] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x563de3252980
[00:001:603:565] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[00:001:666:434] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:751:686] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:001:834:183] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR with address 0x563de3252980
[00:001:907:599] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:001:974:687] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:002:079:885] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode BEGIN
[00:002:176:151] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 1
[00:002:264:187] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x563de32587f8
[00:002:352:065] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode END: add
[00:002:457:138] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: output: 86
[00:002:541:665] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute BEGIN, input: 86, pipeline memory: [1, 2, 0], ACC: 1
[00:002:594:404] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:002:680:138] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loading MDR
[00:002:727:890] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 4
[00:002:798:451] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loaded MDR with address 0x563de32587f8
[00:002:859:807] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x563de3252988
[00:002:914:689] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 3
[00:002:971:615] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loading MDR
[00:003:029:819] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:003:084:317] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: loaded MDR with address 0x563de3252988
[00:003:141:500] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:003:215:535] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: fetch END
[00:003:309:566] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: decode BEGIN
[00:003:403:220] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: storing MDR with address of memory location 2
[00:003:538:359] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: stored MDR with address 0x563de32587fc
[00:003:645:807] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: decode END: store
[00:003:739:094] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: output: 55
[00:003:803:127] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: execute BEGIN, input: 55, pipeline memory: [1, 2, 0], ACC: 3
[00:003:869:282] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: loading MDR
[00:003:923:159] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: loaded MDR with address 0x563de32587fc
[00:003:997:548] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: execute END,   pipeline memory: [1, 2, 3], ACC: 3
[00:004:083:491] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[00:004:136:948] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[00:000:357:191] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:479:001] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:535:526] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5568a5477978
[00:000:752:537] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:802:897] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x5568a5477978
[00:000:848:224] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:887:915] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:000:931:936] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 0
[00:000:972:929] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5568a547d7f4
[00:001:014:900] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: load
[00:001:054:698] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 13
[00:001:142:350] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:205:864] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of memory location 2
[00:001:482:715] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[00:001:561:935] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loading MDR
[00:001:665:971] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loaded MDR with address 0x5568a547d7f4
[00:001:748:707] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5568a5477980
[00:001:862:357] [pipeline:pipelined:without debug output:INFO] [Stage 2] reg->ACC: 1
[00:001:941:873] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:002:053:415] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[00:002:133:438] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x5568a5477980
[00:002:239:325] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:002:362:901] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:002:474:709] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:002:554:334] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode BEGIN
[00:002:627:880] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 1
[00:002:699:791] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x5568a547d7f8
[00:002:769:024] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode END: add
[00:002:838:929] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: output: 86
[00:002:957:434] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute BEGIN, input: 86, pipeline memory: [1, 2, 0], ACC: 1
[00:003:039:947] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:003:159:428] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loading MDR
[00:003:236:003] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of memory location 4
[00:003:355:498] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loaded MDR with address 0x5568a547d7f8
[00:003:432:588] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x5568a5477988
[00:003:554:745] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loading MDR
[00:003:674:724] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 3
[00:003:751:912] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR with address 0x5568a5477988
[00:003:999:505] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:004:092:169] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: fetch END
[00:004:196:704] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:004:270:909] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: decode BEGIN
[00:004:343:955] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: storing MDR with address of memory location 2
[00:004:416:163] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: stored MDR with address 0x5568a547d7fc
[00:004:486:107] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: decode END: store
[00:004:555:882] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: output: 55
[00:004:673:298] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: execute BEGIN, input: 55, pipeline memory: [1, 2, 0], ACC: 3
[00:004:807:149] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: loading MDR
[00:004:879:593] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: loaded MDR with address 0x5568a547d7fc
[00:004:953:991] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: execute END,   pipeline memory: [1, 2, 3], ACC: 3
[00:005:023:746] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[00:005:091:845] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[00:000:347:589] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:481:187] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:535:893] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55973c001978
[00:000:578:401] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:647:209] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55973c001978
[00:000:691:383] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:743:014] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:000:805:196] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of data memory location 0
[00:000:862:685] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55973c0077f4
[00:000:911:290] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: load
[00:000:979:359] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 13
[00:001:045:328] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:101:866] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 2
[00:003:899:644] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[00:004:212:147] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loading MDR
[00:004:467:104] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: loaded MDR with address 0x55973c0077f4
[00:004:700:994] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55973c001980
[00:004:761:528] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:004:833:133] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55973c001980
[00:004:914:839] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:004:966:253] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode BEGIN
[00:005:032:581] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of data memory location 1
[00:005:107:308] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55973c0077f8
[00:005:162:264] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: decode END: add
[00:005:226:780] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: output: 86
[00:005:296:525] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:005:361:464] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 4
[00:005:587:971] [pipeline:pipelined:without debug output:INFO] [Stage 2] reg->ACC: 1
[00:005:760:977] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[00:005:926:024] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:006:095:909] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:006:257:014] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute BEGIN, input: 86, pipeline memory: [1, 2, 0], ACC: 1
[00:006:428:069] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loading MDR
[00:006:586:172] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x55973c001988
[00:006:637:316] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loading MDR
[00:006:704:909] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR with address 0x55973c001988
[00:006:761:869] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:006:820:588] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode BEGIN
[00:006:893:930] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of data memory location 2
[00:006:949:260] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x55973c0077fc
[00:007:013:455] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: decode END: store
[00:007:077:172] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: output: 55
[00:007:276:926] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: loaded MDR with address 0x55973c0077f8
[00:007:341:857] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 3
[00:007:393:739] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:007:443:426] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:007:494:350] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: execute BEGIN, input: 55, pipeline memory: [1, 2, 0], ACC: 3
[00:008:028:866] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: loading MDR
[00:008:200:082] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: loaded MDR with address 0x55973c0077fc
[00:008:356:770] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: execute END,   pipeline memory: [1, 2, 3], ACC: 3
[00:008:522:241] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[00:008:676:132] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[00:000:635:398] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:339:364] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:001:603:438] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55c539207978
[00:001:864:817] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:002:114:743] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55c539207978
[00:002:357:086] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:002:621:306] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:002:868:515] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 2
[00:003:120:054] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55c539207980
[00:003:358:996] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:003:597:597] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55c539207980
[00:003:997:134] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:004:254:225] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:004:510:291] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 4
[00:004:754:244] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55c539207988
[00:004:994:894] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:005:239:720] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55c539207988
[00:005:494:190] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:007:795:408] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode BEGIN
[00:007:855:907] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: storing MDR with address of data memory location 0
[00:007:915:294] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: stored MDR with address 0x55c53920e7d4
[00:007:969:884] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode END: store
[00:008:025:768] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: output: 55
[00:008:077:896] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode BEGIN
[00:008:135:269] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: storing MDR with address of data memory location 1
[00:008:466:695] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: execute BEGIN, input: 55, pipeline memory: [1, 2, 0], ACC: 0
[00:008:538:104] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: loading MDR
[00:008:607:847] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: loaded MDR with address 0x55c53920e7d4
[00:008:690:294] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: stored MDR with address 0x55c53920e7d8
[00:008:790:317] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: execute END,   pipeline memory: [0, 2, 0], ACC: 0
[00:008:874:511] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode END: store
[00:008:951:387] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: output: 55
[00:009:042:867] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:009:132:680] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:009:209:281] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: execute BEGIN, input: 55, pipeline memory: [0, 2, 0], ACC: 0
[00:009:274:440] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: loading MDR
[00:009:339:878] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: loaded MDR with address 0x55c53920e7d8
[00:009:406:167] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: execute END,   pipeline memory: [0, 0, 0], ACC: 0
[00:009:480:351] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:009:543:771] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:009:713:390] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: decode BEGIN
[00:009:895:617] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: storing MDR with address of data memory location 2
[00:010:070:947] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: stored MDR with address 0x55c53920e7dc
[00:010:250:656] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: decode END: store
[00:010:422:260] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: output: 55
[00:010:502:443] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute BEGIN, input: 55, pipeline memory: [0, 0, 0], ACC: 0
[00:010:583:288] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loading MDR
[00:010:649:070] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loaded MDR with address 0x55c53920e7dc
[00:010:714:473] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute END,   pipeline memory: [0, 0, 0], ACC: 0
[00:010:778:347] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[00:010:840:146] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[00:000:176:125] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:317:919] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:387:899] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x557f42ac7978
[00:000:428:893] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:469:959] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x557f42ac7978
[00:000:510:536] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:550:415] [pipeline:sequential:without debug output:INFO] Flop encountered, executing due to sequential mode
[00:000:593:638] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 0: decode BEGIN
[00:000:633:997] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 0: storing MDR with address of data memory location 0
[00:000:674:216] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 0: stored MDR with address 0x557f42ace7d4
[00:000:713:759] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 0: decode END: load
[00:000:765:678] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 0: output: 13
[00:000:811:935] [pipeline:sequential:without debug output:INFO] Flop encountered, executing due to sequential mode
[00:000:858:146] [pipeline:sequential:without debug output:INFO] [Stage 4] clock: 0: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[00:000:898:275] [pipeline:sequential:without debug output:INFO] [Stage 4] clock: 0: loading MDR
[00:000:938:785] [pipeline:sequential:without debug output:INFO] [Stage 4] clock: 0: loaded MDR with address 0x557f42ace7d4
[00:000:978:467] [pipeline:sequential:without debug output:INFO] [Stage 4] reg->ACC: 1
[00:001:018:753] [pipeline:sequential:without debug output:INFO] [Stage 4] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[00:001:059:009] [pipeline:sequential:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:001:097:463] [pipeline:sequential:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:001:139:738] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:179:954] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of instruction memory location 2
[00:001:230:150] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x557f42ac7980
[00:001:269:577] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 1: loading MDR
[00:001:308:746] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 1: loaded MDR with address 0x557f42ac7980
[00:001:348:405] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:001:386:857] [pipeline:sequential:without debug output:INFO] Flop encountered, executing due to sequential mode
[00:001:428:546] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 1: decode BEGIN
[00:001:468:459] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 1: storing MDR with address of data memory location 1
[00:001:508:224] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x557f42ace7d8
[00:001:547:019] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 1: decode END: add
[00:001:586:392] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 1: output: 86
[00:001:625:110] [pipeline:sequential:without debug output:INFO] Flop encountered, executing due to sequential mode
[00:001:668:779] [pipeline:sequential:without debug output:INFO] [Stage 4] clock: 1: execute BEGIN, input: 86, pipeline memory: [1, 2, 0], ACC: 1
[00:001:707:994] [pipeline:sequential:without debug output:INFO] [Stage 4] clock: 1: loading MDR
[00:001:747:214] [pipeline:sequential:without debug output:INFO] [Stage 4] clock: 1: loaded MDR with address 0x557f42ace7d8
[00:001:787:132] [pipeline:sequential:without debug output:INFO] [Stage 4] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 3
[00:001:826:046] [pipeline:sequential:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:001:863:461] [pipeline:sequential:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:001:904:676] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 2: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:944:720] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 2: storing MDR with address of instruction memory location 4
[00:001:984:664] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 2: stored MDR with address 0x557f42ac7988
[00:002:023:210] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 2: loading MDR
[00:002:062:628] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 2: loaded MDR with address 0x557f42ac7988
[00:002:102:384] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 2: fetch END
[00:002:141:193] [pipeline:sequential:without debug output:INFO] Flop encountered, executing due to sequential mode
[00:002:183:100] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 2: decode BEGIN
[00:002:222:711] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 2: storing MDR with address of data memory location 2
[00:002:262:672] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 2: stored MDR with address 0x557f42ace7dc
[00:002:301:516] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 2: decode END: store
[00:002:340:303] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 2: output: 55
[00:002:378:797] [pipeline:sequential:without debug output:INFO] Flop encountered, executing due to sequential mode
[00:002:422:478] [pipeline:sequential:without debug output:INFO] [Stage 4] clock: 2: execute BEGIN, input: 55, pipeline memory: [1, 2, 0], ACC: 3
[00:002:461:823] [pipeline:sequential:without debug output:INFO] [Stage 4] clock: 2: loading MDR
[00:002:501:650] [pipeline:sequential:without debug output:INFO] [Stage 4] clock: 2: loaded MDR with address 0x557f42ace7dc
[00:002:541:834] [pipeline:sequential:without debug output:INFO] [Stage 4] clock: 2: execute END,   pipeline memory: [1, 2, 3], ACC: 3
[00:002:580:672] [pipeline:sequential:without debug output:INFO] --- clock: 2: Cycle END             ---
[00:002:626:461] [pipeline:sequential:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[00:000:350:833] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:726:957] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:001:009:617] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5607dc94b978
[00:001:310:341] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:550:174] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x5607dc94b978
[00:001:776:434] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:002:001:992] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:002:230:634] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 2
[00:002:452:853] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5607dc94b980
[00:002:677:147] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:002:898:945] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x5607dc94b980
[00:005:190:024] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:005:435:926] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:005:628:104] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 4
[00:005:818:472] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5607dc94b988
[00:005:992:784] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:006:171:223] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x5607dc94b988
[00:006:344:895] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:016:766:280] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode BEGIN
[00:016:871:892] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: storing MDR with address of data memory location 0
[00:016:936:405] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: stored MDR with address 0x5607dc9527d4
[00:016:990:715] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode END: store
[00:017:032:234] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: output: 55
[00:020:807:578] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode BEGIN
[00:020:917:500] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: storing MDR with address of data memory location 1
[00:036:388:408] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: execute BEGIN, input: 55, pipeline memory: [1, 2, 0], ACC: 0
[00:036:824:677] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: loading MDR
[00:037:071:679] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: loaded MDR with address 0x5607dc9527d4
[00:037:345:185] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: execute END,   pipeline memory: [0, 2, 0], ACC: 0
[00:037:703:913] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:037:932:873] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:049:215:055] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x5607dc9527d8
[00:049:339:513] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode END: store
[00:049:407:726] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: output: 55
[00:053:343:199] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: execute BEGIN, input: 55, pipeline memory: [0, 2, 0], ACC: 0
[00:053:736:173] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: loading MDR
[00:053:980:482] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: loaded MDR with address 0x5607dc9527d8
[00:054:351:213] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: execute END,   pipeline memory: [0, 0, 0], ACC: 0
[00:054:568:141] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:054:797:263] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:062:491:321] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: decode BEGIN
[00:062:588:745] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: storing MDR with address of data memory location 2
[00:062:643:588] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: stored MDR with address 0x5607dc9527dc
[00:062:687:784] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: decode END: store
[00:062:727:339] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: output: 55
[00:062:991:703] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute BEGIN, input: 55, pipeline memory: [0, 0, 0], ACC: 0
[00:063:059:868] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loading MDR
[00:063:136:437] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loaded MDR with address 0x5607dc9527dc
[00:063:203:058] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute END,   pipeline memory: [0, 0, 0], ACC: 0
[00:063:261:751] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[00:063:329:072] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[00:000:317:337] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:448:172] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:502:077] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x562a2cf13978
[00:000:544:027] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:584:733] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x562a2cf13978
[00:000:626:238] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:710:598] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode BEGIN
[00:000:789:055] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:857:483] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: storing MDR with address of data memory location 0
[00:000:910:763] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: stored MDR with address 0x562a2cf1a7d4
[00:000:973:645] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 2
[00:001:041:002] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode END: load
[00:001:112:772] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: output: 13
[00:016:528:151] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[00:016:616:106] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: loading MDR
[00:016:674:001] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: loaded MDR with address 0x562a2cf1a7d4
[00:016:727:877] [pipeline:pipelined:without debug output:INFO] [Stage 4] reg->ACC: 1
[00:016:780:582] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x562a2cf13980
[00:016:893:569] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[00:016:943:573] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:017:017:445] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:017:106:285] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR with address 0x562a2cf13980
[00:017:179:168] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:017:242:590] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:017:316:699] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:017:383:121] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of instruction memory location 4
[00:017:449:067] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x562a2cf13988
[00:017:513:124] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loading MDR
[00:017:578:492] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR with address 0x562a2cf13988
[00:017:643:952] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:024:722:274] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode BEGIN
[00:024:834:177] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: storing MDR with address of data memory location 1
[00:024:897:775] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x562a2cf1a7d8
[00:024:952:634] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode END: store
[00:025:004:639] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: output: 55
[00:025:056:477] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode BEGIN
[00:025:125:986] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: storing MDR with address of data memory location 2
[00:025:325:665] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: execute BEGIN, input: 55, pipeline memory: [1, 2, 0], ACC: 1
[00:025:378:837] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: loading MDR
[00:025:428:232] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: loaded MDR with address 0x562a2cf1a7d8
[00:025:481:008] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x562a2cf1a7dc
[00:025:533:301] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: execute END,   pipeline memory: [1, 1, 0], ACC: 1
[00:025:584:026] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode END: store
[00:025:632:976] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:025:680:618] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: output: 55
[00:025:727:219] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:025:893:207] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute BEGIN, input: 55, pipeline memory: [1, 1, 0], ACC: 1
[00:025:940:593] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loading MDR
[00:025:978:183] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loaded MDR with address 0x562a2cf1a7dc
[00:026:021:896] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute END,   pipeline memory: [1, 1, 1], ACC: 1
[00:026:062:251] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[00:026:105:421] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[00:000:426:783] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:555:389] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:626:133] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55834fd5e978
[00:000:670:564] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:713:298] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55834fd5e978
[00:000:756:885] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:808:975] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:852:283] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 2
[00:000:894:116] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55834fd5e980
[00:000:934:424] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:976:327] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55834fd5e980
[00:001:017:899] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:001:064:181] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:106:372] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 4
[00:001:148:454] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55834fd5e988
[00:001:190:039] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:231:353] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55834fd5e988
[00:001:273:289] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:001:815:076] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode BEGIN
[00:002:019:319] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: storing MDR with address of data memory location 0
[00:002:207:572] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: stored MDR with address 0x55834fd657d4
[00:002:386:996] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode END: store
[00:002:556:850] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: output: 55
[00:002:732:672] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode BEGIN
[00:002:793:170] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: storing MDR with address of data memory location 1
[00:003:802:220] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: execute BEGIN, input: 55, pipeline memory: [1, 2, 0], ACC: 0
[00:003:857:085] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: loading MDR
[00:003:918:938] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: loaded MDR with address 0x55834fd657d4
[00:003:971:228] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: stored MDR with address 0x55834fd657d8
[00:004:069:367] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: execute END,   pipeline memory: [0, 2, 0], ACC: 0
[00:004:123:935] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode END: store
[00:004:223:701] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:004:298:333] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: output: 55
[00:004:403:901] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:004:607:142] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: execute BEGIN, input: 55, pipeline memory: [0, 2, 0], ACC: 0
[00:004:659:637] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: loading MDR
[00:004:720:692] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: loaded MDR with address 0x55834fd657d8
[00:004:795:876] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: execute END,   pipeline memory: [0, 0, 0], ACC: 0
[00:004:854:666] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:004:914:034] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:005:003:563] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: decode BEGIN
[00:005:088:779] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: storing MDR with address of data memory location 2
[00:005:158:758] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: stored MDR with address 0x55834fd657dc
[00:005:224:342] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: decode END: store
[00:005:289:323] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: output: 55
[00:005:500:403] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute BEGIN, input: 55, pipeline memory: [0, 0, 0], ACC: 0
[00:005:561:619] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loading MDR
[00:005:602:182] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loaded MDR with address 0x55834fd657dc
[00:005:648:293] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute END,   pipeline memory: [0, 0, 0], ACC: 0
[00:005:692:807] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[00:005:740:658] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[00:000:526:135] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:672:453] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:736:171] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x563960632978
[00:000:786:306] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:832:742] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x563960632978
[00:000:878:764] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:928:852] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:974:380] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 2
[00:001:034:560] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x563960632980
[00:001:079:606] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:124:157] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x563960632980
[00:001:168:320] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:001:216:151] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:261:040] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 4
[00:001:306:299] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x563960632988
[00:001:349:281] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:392:951] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x563960632988
[00:001:437:695] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:002:251:339] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode BEGIN
[00:002:590:895] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: storing MDR with address of data memory location 0
[00:002:932:793] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: stored MDR with address 0x5639606397d4
[00:003:231:629] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode END: store
[00:003:594:608] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: output: 55
[00:003:885:387] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode BEGIN
[00:004:137:635] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: storing MDR with address of data memory location 1
[00:006:726:811] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: execute BEGIN, input: 55, pipeline memory: [1, 2, 0], ACC: 0
[00:006:782:717] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: loading MDR
[00:006:828:804] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: loaded MDR with address 0x5639606397d4
[00:006:877:036] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: execute END,   pipeline memory: [0, 2, 0], ACC: 0
[00:006:938:943] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:006:985:002] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:007:318:429] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x5639606397d8
[00:007:514:782] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode END: store
[00:007:727:285] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: output: 55
[00:007:801:446] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: execute BEGIN, input: 55, pipeline memory: [0, 2, 0], ACC: 0
[00:007:856:314] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: loading MDR
[00:007:908:725] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: loaded MDR with address 0x5639606397d8
[00:007:960:176] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: execute END,   pipeline memory: [0, 0, 0], ACC: 0
[00:008:010:482] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:008:059:013] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:008:463:312] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: decode BEGIN
[00:008:655:320] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: storing MDR with address of data memory location 2
[00:008:916:807] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: stored MDR with address 0x5639606397dc
[00:009:074:384] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: decode END: store
[00:009:352:239] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: output: 55
[00:009:441:630] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute BEGIN, input: 55, pipeline memory: [0, 0, 0], ACC: 0
[00:009:494:982] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loading MDR
[00:009:548:730] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loaded MDR with address 0x5639606397dc
[00:009:600:129] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute END,   pipeline memory: [0, 0, 0], ACC: 0
[00:009:649:404] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[00:009:700:821] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[00:000:415:665] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:570:388] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:639:889] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x555c83f24978
[00:000:699:315] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:760:970] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x555c83f24978
[00:000:834:116] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:897:891] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:956:521] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 2
[00:001:013:978] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x555c83f24980
[00:001:070:909] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:128:166] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x555c83f24980
[00:001:425:542] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:001:523:171] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode BEGIN
[00:001:597:347] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:687:449] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: storing MDR with address of data memory location 0
[00:001:785:972] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 4
[00:001:877:888] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: stored MDR with address 0x555c83f2b7d4
[00:001:997:495] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode END: add
[00:002:109:058] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: output: 86
[00:002:351:372] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode BEGIN
[00:002:439:878] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: storing MDR with address of data memory location 1
[00:020:085:493] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: execute BEGIN, input: 86, pipeline memory: [1, 2, 0], ACC: 0
[00:020:392:173] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: loading MDR
[00:020:596:399] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: loaded MDR with address 0x555c83f2b7d4
[00:020:656:520] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: stored MDR with address 0x555c83f2b7d8
[00:020:726:393] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x555c83f24988
[00:020:795:618] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode END: add
[00:020:855:505] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:020:915:871] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: output: 86
[00:020:974:406] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x555c83f24988
[00:021:061:232] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:021:256:472] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[00:021:450:512] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:021:621:857] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:022:003:311] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: execute BEGIN, input: 86, pipeline memory: [1, 2, 0], ACC: 1
[00:022:174:344] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: loading MDR
[00:022:339:295] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode BEGIN
[00:022:423:131] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: storing MDR with address of data memory location 2
[00:022:497:406] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x555c83f2b7dc
[00:022:565:862] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode END: store
[00:022:644:168] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: output: 55
[00:022:841:158] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: loaded MDR with address 0x555c83f2b7dc
[00:022:893:812] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[00:022:937:405] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:022:974:989] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:023:019:295] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute BEGIN, input: 55, pipeline memory: [1, 2, 0], ACC: 1
[00:023:058:617] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loading MDR
[00:000:323:160] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:482:759] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:562:697] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55f340f3e978
[00:000:653:430] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:739:651] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55f340f3e978
[00:000:805:484] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:886:803] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode BEGIN
[00:000:969:149] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:027:814] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: storing MDR with address of data memory location 0
[00:001:114:263] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 2
[00:001:171:108] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: stored MDR with address 0x55f340f457d4
[00:001:225:381] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode END: load
[00:001:277:324] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: output: 13
[00:013:201:945] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[00:013:343:314] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: loading MDR
[00:013:438:679] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: loaded MDR with address 0x55f340f457d4
[00:013:536:721] [pipeline:pipelined:without debug output:INFO] [Stage 4] reg->ACC: 1
[00:013:625:441] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[00:013:711:329] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:013:796:485] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:016:002:312] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x55f340f3e980
[00:016:258:947] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loading MDR
[00:016:454:379] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR with address 0x55f340f3e980
[00:016:942:662] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:017:182:364] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:017:393:064] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of instruction memory location 4
[00:017:591:098] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x55f340f3e988
[00:017:787:090] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loading MDR
[00:017:976:469] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR with address 0x55f340f3e988
[00:019:040:961] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode BEGIN
[00:019:180:520] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: storing MDR with address of data memory location 1
[00:019:280:390] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x55f340f457d8
[00:019:384:755] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode END: store
[00:019:473:599] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: output: 55
[00:019:552:545] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode BEGIN
[00:019:617:954] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: storing MDR with address of data memory location 2
[00:021:547:115] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:023:708:580] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: execute BEGIN, input: 55, pipeline memory: [1, 2, 0], ACC: 1
[00:023:836:926] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: loading MDR
[00:023:919:072] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: loaded MDR with address 0x55f340f457d8
[00:023:995:788] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: execute END,   pipeline memory: [1, 1, 0], ACC: 1
[00:024:058:558] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:024:115:236] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:024:526:464] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: stored MDR with address 0x55f340f457dc
[00:024:613:393] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: decode END: store
[00:024:674:350] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: output: 55
[00:024:811:409] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute BEGIN, input: 55, pipeline memory: [1, 1, 0], ACC: 1
[00:024:877:187] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loading MDR
[00:024:936:931] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loaded MDR with address 0x55f340f457dc
[00:024:995:141] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute END,   pipeline memory: [1, 1, 1], ACC: 1
[00:025:060:245] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[00:025:116:402] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[00:000:554:768] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:754:675] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:835:298] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55ef45026978
[00:000:896:950] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:957:419] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55ef45026978
[00:001:017:934] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:001:164:425] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:252:558] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 2
[00:001:314:612] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55ef45026980
[00:001:370:078] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:426:431] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55ef45026980
[00:001:496:296] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:001:558:238] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:615:429] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 4
[00:001:671:851] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55ef45026988
[00:001:726:196] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:780:540] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55ef45026988
[00:001:836:843] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:005:228:043] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode BEGIN
[00:005:411:022] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: storing MDR with address of data memory location 0
[00:005:614:625] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: stored MDR with address 0x55ef4502d7d4
[00:005:686:596] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode END: store
[00:005:753:234] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: output: 55
[00:005:818:508] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode BEGIN
[00:005:878:424] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: storing MDR with address of data memory location 1
[00:007:342:963] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: execute BEGIN, input: 55, pipeline memory: [1, 2, 0], ACC: 0
[00:007:728:365] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: loading MDR
[00:008:026:268] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: loaded MDR with address 0x55ef4502d7d4
[00:008:109:818] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: stored MDR with address 0x55ef4502d7d8
[00:008:191:252] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode END: store
[00:008:262:285] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: output: 55
[00:008:336:200] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode BEGIN
[00:008:408:748] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: storing MDR with address of data memory location 2
[00:008:747:987] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: execute END,   pipeline memory: [0, 2, 0], ACC: 0
[00:009:149:727] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:009:469:713] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:009:756:296] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: execute BEGIN, input: 55, pipeline memory: [0, 2, 0], ACC: 0
[00:010:066:461] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: loading MDR
[00:010:292:613] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: loaded MDR with address 0x55ef4502d7d8
[00:010:368:797] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x55ef4502d7dc
[00:010:425:759] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode END: store
[00:010:477:040] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: output: 55
[00:010:660:295] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: execute END,   pipeline memory: [0, 0, 0], ACC: 0
[00:010:701:829] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:010:754:609] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:010:812:671] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute BEGIN, input: 55, pipeline memory: [0, 0, 0], ACC: 0
[00:010:867:600] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loading MDR
[00:010:931:429] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loaded MDR with address 0x55ef4502d7dc
[00:010:987:936] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute END,   pipeline memory: [0, 0, 0], ACC: 0
[00:011:042:152] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[00:011:095:776] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[00:000:322:157] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:454:931] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:509:852] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55929fea3978
[00:000:555:419] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:599:607] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55929fea3978
[00:000:644:981] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:734:392] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode BEGIN
[00:000:813:802] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:909:278] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: storing MDR with address of data memory location 0
[00:000:996:997] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 2
[00:001:098:938] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: stored MDR with address 0x55929feaa7d4
[00:001:148:638] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode END: load
[00:001:191:559] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: output: 13
[00:010:355:573] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[00:010:473:398] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: loading MDR
[00:010:539:554] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: loaded MDR with address 0x55929feaa7d4
[00:010:593:851] [pipeline:pipelined:without debug output:INFO] [Stage 4] reg->ACC: 1
[00:010:645:513] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[00:010:696:553] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:010:744:011] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:012:634:562] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x55929fea3980
[00:012:724:400] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loading MDR
[00:012:782:120] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR with address 0x55929fea3980
[00:012:835:403] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:012:891:205] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:012:942:442] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of instruction memory location 4
[00:012:991:944] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x55929fea3988
[00:013:039:898] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loading MDR
[00:013:088:237] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR with address 0x55929fea3988
[00:013:409:643] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode BEGIN
[00:013:524:295] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: storing MDR with address of data memory location 1
[00:013:663:622] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:017:586:296] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x55929feaa7d8
[00:017:734:642] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode END: store
[00:017:854:092] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: output: 55
[00:017:961:288] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: execute BEGIN, input: 55, pipeline memory: [1, 2, 0], ACC: 1
[00:018:026:849] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode BEGIN
[00:018:079:143] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: loading MDR
[00:018:133:187] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: storing MDR with address of data memory location 2
[00:018:192:249] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: loaded MDR with address 0x55929feaa7d8
[00:018:248:588] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x55929feaa7dc
[00:018:300:686] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: execute END,   pipeline memory: [1, 1, 0], ACC: 1
[00:018:354:671] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode END: store
[00:018:409:163] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:018:460:952] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: output: 55
[00:018:532:695] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:018:603:990] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute BEGIN, input: 55, pipeline memory: [1, 1, 0], ACC: 1
[00:018:648:567] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loading MDR
[00:018:689:577] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loaded MDR with address 0x55929feaa7dc
[00:018:731:080] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute END,   pipeline memory: [1, 1, 1], ACC: 1
[00:018:765:477] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[00:018:808:114] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[00:000:295:452] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:404:910] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:456:864] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x563a4a88a978
[00:000:501:656] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:546:206] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x563a4a88a978
[00:000:592:545] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:651:990] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:720:526] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 2
[00:000:777:879] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x563a4a88a980
[00:000:827:929] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:877:411] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x563a4a88a980
[00:000:928:967] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:982:110] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:034:714] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 4
[00:001:114:170] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x563a4a88a988
[00:001:178:316] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:243:912] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x563a4a88a988
[00:001:309:516] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:001:572:344] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode BEGIN
[00:001:763:648] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: storing MDR with address of data memory location 0
[00:001:939:205] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: stored MDR with address 0x563a4a8917d4
[00:002:113:702] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode END: store
[00:002:291:559] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: output: 55
[00:002:463:113] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode BEGIN
[00:002:593:804] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: execute BEGIN, input: 55, pipeline memory: [1, 2, 0], ACC: 0
[00:002:663:554] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: loading MDR
[00:002:730:837] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: loaded MDR with address 0x563a4a8917d4
[00:002:799:715] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: execute END,   pipeline memory: [0, 2, 0], ACC: 0
[00:002:866:497] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:002:932:034] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:003:092:033] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: storing MDR with address of data memory location 1
[00:003:692:723] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x563a4a8917d8
[00:004:005:615] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode END: store
[00:004:172:659] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: output: 55
[00:004:373:442] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode BEGIN
[00:004:450:671] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: storing MDR with address of data memory location 2
[00:004:930:491] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: execute BEGIN, input: 55, pipeline memory: [0, 2, 0], ACC: 0
[00:005:023:315] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: loading MDR
[00:005:086:979] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: loaded MDR with address 0x563a4a8917d8
[00:005:151:023] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: execute END,   pipeline memory: [0, 0, 0], ACC: 0
[00:005:211:068] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:005:269:699] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:007:746:097] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: stored MDR with address 0x563a4a8917dc
[00:007:857:942] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: decode END: store
[00:007:922:616] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: output: 55
[00:008:280:786] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute BEGIN, input: 55, pipeline memory: [0, 0, 0], ACC: 0
[00:008:343:579] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loading MDR
[00:008:384:910] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loaded MDR with address 0x563a4a8917dc
[00:008:429:593] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute END,   pipeline memory: [0, 0, 0], ACC: 0
[00:008:478:643] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[00:008:520:864] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[00:000:321:625] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:462:866] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:529:733] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5576c9241978
[00:000:571:155] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:610:518] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x5576c9241978
[00:000:651:326] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:725:250] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode BEGIN
[00:000:786:910] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:841:806] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: storing MDR with address of data memory location 0
[00:000:888:787] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 2
[00:000:944:432] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: stored MDR with address 0x5576c92487d4
[00:000:988:569] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode END: load
[00:001:027:241] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: output: 13
[00:014:680:874] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[00:015:145:971] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: loading MDR
[00:015:431:245] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: loaded MDR with address 0x5576c92487d4
[00:015:500:655] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5576c9241980
[00:015:568:858] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:015:623:822] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x5576c9241980
[00:015:678:481] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:015:743:718] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:015:797:603] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 4
[00:015:849:817] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5576c9241988
[00:015:915:458] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:015:969:693] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x5576c9241988
[00:016:021:051] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:016:217:045] [pipeline:pipelined:without debug output:INFO] [Stage 4] reg->ACC: 1
[00:016:382:659] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[00:016:524:839] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:016:680:418] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:018:477:721] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode BEGIN
[00:018:536:541] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: storing MDR with address of data memory location 1
[00:018:585:149] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x5576c92487d8
[00:018:643:166] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode END: store
[00:018:689:949] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: output: 55
[00:018:737:063] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode BEGIN
[00:018:783:984] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: storing MDR with address of data memory location 2
[00:019:964:992] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: execute BEGIN, input: 55, pipeline memory: [1, 2, 0], ACC: 1
[00:020:291:519] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: loading MDR
[00:020:548:673] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: loaded MDR with address 0x5576c92487d8
[00:020:615:346] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x5576c92487dc
[00:020:684:509] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode END: store
[00:020:739:581] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: output: 55
[00:020:935:169] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: execute END,   pipeline memory: [1, 1, 0], ACC: 1
[00:020:978:047] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:021:030:014] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:021:088:754] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute BEGIN, input: 55, pipeline memory: [1, 1, 0], ACC: 1
[00:021:145:780] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loading MDR
[00:021:201:751] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loaded MDR with address 0x5576c92487dc
[00:021:259:854] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute END,   pipeline memory: [1, 1, 1], ACC: 1
[00:021:311:912] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[00:021:365:299] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[00:000:460:931] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:651:955] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:721:386] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x56010c4c9978
[00:000:777:620] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:839:732] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x56010c4c9978
[00:000:892:076] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:953:379] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:006:492] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 2
[00:001:058:282] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x56010c4c9980
[00:001:109:192] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:173:643] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x56010c4c9980
[00:001:249:882] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:001:355:999] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:490:909] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode BEGIN
[00:001:564:187] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: storing MDR with address of data memory location 0
[00:001:614:215] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: stored MDR with address 0x56010c4d07d4
[00:001:668:611] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode END: add
[00:001:713:335] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: output: 86
[00:001:757:870] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode BEGIN
[00:001:802:211] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: storing MDR with address of data memory location 1
[00:002:311:415] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 4
[00:026:511:517] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: execute BEGIN, input: 86, pipeline memory: [1, 2, 0], ACC: 0
[00:026:644:156] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: loading MDR
[00:026:714:313] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: loaded MDR with address 0x56010c4d07d4
[00:026:783:905] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[00:026:845:432] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:026:903:948] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:027:640:422] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x56010c4d07d8
[00:027:724:958] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode END: add
[00:027:789:611] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: output: 86
[00:028:151:722] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x56010c4c9988
[00:028:390:868] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loading MDR
[00:028:622:653] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR with address 0x56010c4d07d8
[00:028:830:500] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:028:913:143] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode BEGIN
[00:028:981:986] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: storing MDR with address of data memory location 2
[00:029:039:370] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x56010c4d07dc
[00:029:096:336] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode END: unknown
[00:029:152:370] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: output: 2
[00:029:392:040] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: execute BEGIN, input: 86, pipeline memory: [1, 2, 0], ACC: 1
[00:029:532:446] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: loading MDR
[00:029:701:129] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: loaded MDR with address 0x56010c4d07dc
[00:029:859:493] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[00:029:997:875] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:030:123:843] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:030:430:831] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute BEGIN, input: 2, pipeline memory: [1, 2, 0], ACC: 1
[00:030:481:674] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loading MDR
[00:000:298:976] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:411:846] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:463:894] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55eb9ab91978
[00:000:504:280] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:557:840] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55eb9ab91978
[00:000:605:704] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:693:112] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode BEGIN
[00:000:761:110] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:837:106] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: storing MDR with address of data memory location 0
[00:000:896:411] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 2
[00:000:973:033] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: stored MDR with address 0x55eb9ab987d4
[00:001:059:519] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode END: load
[00:001:138:255] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: output: 13
[00:011:996:092] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[00:013:189:255] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: loading MDR
[00:013:283:229] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: loaded MDR with address 0x55eb9ab987d4
[00:013:338:292] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55eb9ab91980
[00:013:403:333] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:013:455:438] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55eb9ab91980
[00:013:508:403] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:013:629:814] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:013:686:932] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 4
[00:013:737:927] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55eb9ab91988
[00:013:786:285] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:013:834:859] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55eb9ab91988
[00:013:884:784] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:015:655:679] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode BEGIN
[00:015:870:231] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: storing MDR with address of data memory location 1
[00:016:054:445] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: stored MDR with address 0x55eb9ab987d8
[00:016:235:908] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode END: store
[00:016:406:313] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: output: 55
[00:016:545:172] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode BEGIN
[00:016:684:931] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: storing MDR with address of data memory location 2
[00:017:605:358] [pipeline:pipelined:without debug output:INFO] [Stage 4] reg->ACC: 1
[00:017:673:080] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[00:017:739:087] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:017:799:537] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:017:866:038] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: execute BEGIN, input: 55, pipeline memory: [1, 2, 0], ACC: 1
[00:017:929:419] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: loading MDR
[00:017:994:370] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: loaded MDR with address 0x55eb9ab987d8
[00:018:069:687] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: execute END,   pipeline memory: [1, 1, 0], ACC: 1
[00:018:133:317] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:018:195:622] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:018:372:812] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: stored MDR with address 0x55eb9ab987dc
[00:018:510:392] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: decode END: store
[00:018:652:929] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: output: 55
[00:018:711:787] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute BEGIN, input: 55, pipeline memory: [1, 1, 0], ACC: 1
[00:018:775:290] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loading MDR
[00:018:839:464] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loaded MDR with address 0x55eb9ab987dc
[00:018:904:007] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute END,   pipeline memory: [1, 1, 1], ACC: 1
[00:018:966:783] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[00:019:028:840] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[00:000:632:529] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:813:582] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:886:030] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5628e315a978
[00:000:947:843] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:005:379] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x5628e315a978
[00:001:059:189] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:001:164:764] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode BEGIN
[00:001:233:259] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:303:622] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: storing MDR with address of data memory location 0
[00:001:362:678] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 2
[00:001:429:964] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: stored MDR with address 0x5628e31617d4
[00:001:497:798] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode END: load
[00:001:556:304] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: output: 13
[00:018:905:991] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[00:019:090:596] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: loading MDR
[00:019:184:263] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: loaded MDR with address 0x5628e31617d4
[00:019:258:556] [pipeline:pipelined:without debug output:INFO] [Stage 4] reg->ACC: 1
[00:019:325:103] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[00:019:384:504] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:019:442:408] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:019:966:908] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x5628e315a980
[00:020:212:189] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loading MDR
[00:020:324:343] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR with address 0x5628e315a980
[00:020:458:631] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:020:537:327] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:020:650:762] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of instruction memory location 4
[00:020:787:631] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x5628e315a988
[00:020:859:380] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loading MDR
[00:020:971:892] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR with address 0x5628e315a988
[00:021:050:459] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:021:704:219] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode BEGIN
[00:021:852:503] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: storing MDR with address of data memory location 1
[00:021:980:616] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x5628e31617d8
[00:022:104:199] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode END: store
[00:022:213:271] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: output: 55
[00:022:276:462] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: execute BEGIN, input: 55, pipeline memory: [1, 2, 0], ACC: 1
[00:022:349:329] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: loading MDR
[00:022:416:780] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: loaded MDR with address 0x5628e31617d8
[00:022:484:001] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: execute END,   pipeline memory: [1, 1, 0], ACC: 1
[00:022:547:177] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:022:609:299] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:022:782:985] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: decode BEGIN
[00:022:882:880] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: storing MDR with address of data memory location 2
[00:022:964:319] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: stored MDR with address 0x5628e31617dc
[00:023:041:989] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: decode END: store
[00:023:098:346] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: output: 55
[00:023:153:433] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute BEGIN, input: 55, pipeline memory: [1, 1, 0], ACC: 1
[00:023:225:630] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loading MDR
[00:023:290:611] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loaded MDR with address 0x5628e31617dc
[00:023:356:709] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute END,   pipeline memory: [1, 1, 1], ACC: 1
[00:023:434:957] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[00:023:481:765] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[00:000:345:953] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:461:296] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:512:291] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x560a7d1ee978
[00:000:554:713] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:597:027] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x560a7d1ee978
[00:000:639:525] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:725:801] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode BEGIN
[00:000:791:936] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:853:041] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: storing MDR with address of data memory location 0
[00:000:900:143] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 2
[00:000:953:988] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: stored MDR with address 0x560a7d1f57d4
[00:000:998:256] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode END: load
[00:001:038:882] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: output: 13
[00:014:812:208] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[00:014:920:802] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: loading MDR
[00:014:980:367] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: loaded MDR with address 0x560a7d1f57d4
[00:015:030:582] [pipeline:pipelined:without debug output:INFO] [Stage 4] reg->ACC: 1
[00:015:086:790] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x560a7d1ee980
[00:015:160:184] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[00:015:209:355] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:015:268:415] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:015:315:344] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR with address 0x560a7d1ee980
[00:015:372:103] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:015:418:419] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:015:484:212] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:015:540:181] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of instruction memory location 4
[00:015:596:470] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x560a7d1ee988
[00:015:650:459] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loading MDR
[00:015:703:675] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR with address 0x560a7d1ee988
[00:017:686:774] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:026:782:627] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode BEGIN
[00:026:928:642] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: storing MDR with address of data memory location 1
[00:027:022:124] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x560a7d1f57d8
[00:027:102:609] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode END: store
[00:027:176:650] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: output: 55
[00:027:278:674] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: execute BEGIN, input: 55, pipeline memory: [1, 2, 0], ACC: 1
[00:027:379:640] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: loading MDR
[00:027:438:038] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: loaded MDR with address 0x560a7d1f57d8
[00:027:514:445] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: execute END,   pipeline memory: [1, 1, 0], ACC: 1
[00:027:573:374] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:027:631:791] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:027:873:872] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: decode BEGIN
[00:027:950:187] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: storing MDR with address of data memory location 2
[00:028:015:008] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: stored MDR with address 0x560a7d1f57dc
[00:028:079:894] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: decode END: store
[00:028:157:259] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: output: 55
[00:028:227:245] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute BEGIN, input: 55, pipeline memory: [1, 1, 0], ACC: 1
[00:028:293:449] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loading MDR
[00:028:357:498] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loaded MDR with address 0x560a7d1f57dc
[00:028:422:137] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute END,   pipeline memory: [1, 1, 1], ACC: 1
[00:028:469:584] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[00:028:531:168] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[00:000:362:705] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:507:998] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:572:824] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x560d878c3978
[00:000:652:524] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:707:448] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x560d878c3978
[00:000:766:543] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:825:806] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:912:756] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 2
[00:000:998:151] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x560d878c3980
[00:001:050:928] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:136:803] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x560d878c3980
[00:001:365:238] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:001:453:534] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode BEGIN
[00:001:547:576] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:611:863] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: storing MDR with address of data memory location 0
[00:001:702:757] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 4
[00:001:777:890] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: stored MDR with address 0x560d878ca7d4
[00:001:874:470] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode END: add
[00:001:965:596] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: output: 86
[00:002:158:041] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode BEGIN
[00:002:227:682] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: storing MDR with address of data memory location 1
[00:010:293:474] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: execute BEGIN, input: 86, pipeline memory: [1, 2, 0], ACC: 0
[00:010:436:024] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: loading MDR
[00:010:525:502] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: loaded MDR with address 0x560d878ca7d4
[00:010:693:727] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: stored MDR with address 0x560d878ca7d8
[00:010:796:157] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[00:010:858:833] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:010:905:075] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:012:222:095] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x560d878c3988
[00:012:298:008] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loading MDR
[00:012:363:456] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR with address 0x560d878c3988
[00:012:431:106] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:012:682:413] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode END: store
[00:012:746:059] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: output: 55
[00:012:816:773] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: execute BEGIN, input: 55, pipeline memory: [1, 2, 0], ACC: 1
[00:012:886:615] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: loading MDR
[00:013:050:759] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode BEGIN
[00:013:100:678] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: storing MDR with address of data memory location 2
[00:013:161:722] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x560d878ca7dc
[00:013:220:960] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: loaded MDR with address 0x560d878ca7dc
[00:013:287:166] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode END: store
[00:013:342:708] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: execute END,   pipeline memory: [1, 2, 1], ACC: 1
[00:013:395:482] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:013:452:687] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: output: 55
[00:013:503:878] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:013:570:921] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute BEGIN, input: 55, pipeline memory: [1, 2, 1], ACC: 1
[00:013:634:125] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loading MDR
[00:000:346:482] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:472:191] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:533:359] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5639cf804978
[00:000:580:434] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:625:254] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x5639cf804978
[00:000:670:129] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:723:165] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:769:150] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 2
[00:000:813:882] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5639cf804980
[00:000:856:124] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:906:592] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x5639cf804980
[00:000:959:102] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:001:014:080] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:078:708] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 4
[00:001:130:181] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5639cf804988
[00:001:178:620] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:228:126] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x5639cf804988
[00:001:277:968] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:004:180:816] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode BEGIN
[00:004:409:149] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: storing MDR with address of data memory location 0
[00:004:618:691] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: stored MDR with address 0x5639cf80b7d4
[00:004:813:369] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode END: store
[00:005:043:800] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: output: 55
[00:005:238:400] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode BEGIN
[00:005:463:596] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: storing MDR with address of data memory location 1
[00:005:921:979] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: execute BEGIN, input: 55, pipeline memory: [1, 2, 0], ACC: 0
[00:006:061:509] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: loading MDR
[00:006:142:931] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: loaded MDR with address 0x5639cf80b7d4
[00:006:216:567] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: execute END,   pipeline memory: [0, 2, 0], ACC: 0
[00:006:290:387] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:006:357:191] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:006:956:731] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x5639cf80b7d8
[00:007:305:606] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode END: store
[00:007:539:875] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: output: 55
[00:007:776:155] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode BEGIN
[00:008:162:464] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: storing MDR with address of data memory location 2
[00:009:713:959] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: execute BEGIN, input: 55, pipeline memory: [0, 2, 0], ACC: 0
[00:009:827:351] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: loading MDR
[00:009:899:923] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: loaded MDR with address 0x5639cf80b7d8
[00:009:968:108] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: execute END,   pipeline memory: [0, 0, 0], ACC: 0
[00:010:027:771] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:010:084:488] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:010:402:797] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: stored MDR with address 0x5639cf80b7dc
[00:010:625:047] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: decode END: store
[00:010:831:536] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: output: 55
[00:010:894:714] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute BEGIN, input: 55, pipeline memory: [0, 0, 0], ACC: 0
[00:010:954:632] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loading MDR
[00:011:011:590] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loaded MDR with address 0x5639cf80b7dc
[00:011:081:723] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute END,   pipeline memory: [0, 0, 0], ACC: 0
[00:011:137:045] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[00:011:190:350] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[00:000:322:645] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:434:933] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:486:823] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x563bdbbaa978
[00:000:527:629] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:567:831] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x563bdbbaa978
[00:000:612:197] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:678:233] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:762:294] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode BEGIN
[00:000:832:737] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 2
[00:000:929:320] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: storing MDR with address of data memory location 0
[00:001:005:682] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x563bdbbaa980
[00:001:059:124] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:110:335] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x563bdbbaa980
[00:001:205:230] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: stored MDR with address 0x563bdbbb17d4
[00:001:276:506] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:001:346:450] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode END: add
[00:001:441:256] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:509:102] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 4
[00:001:609:015] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: output: 86
[00:001:708:210] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode BEGIN
[00:001:792:204] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: storing MDR with address of data memory location 1
[00:015:530:814] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: execute BEGIN, input: 86, pipeline memory: [1, 2, 0], ACC: 0
[00:015:982:741] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: loading MDR
[00:016:215:026] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: loaded MDR with address 0x563bdbbb17d4
[00:016:279:242] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: stored MDR with address 0x563bdbbb17d8
[00:016:359:207] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode END: add
[00:016:427:342] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: output: 86
[00:016:590:847] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[00:016:778:210] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:016:949:578] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:017:130:586] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: execute BEGIN, input: 86, pipeline memory: [1, 2, 0], ACC: 1
[00:017:306:399] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: loading MDR
[00:017:492:353] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: loaded MDR with address 0x563bdbbb17d8
[00:017:665:663] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 3
[00:017:844:243] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:018:013:519] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:000:420:783] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:568:331] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:628:673] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5569678f5978
[00:000:676:814] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:762:013] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x5569678f5978
[00:000:811:671] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:862:141] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:907:548] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 2
[00:000:952:688] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5569678f5980
[00:000:996:035] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:039:677] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x5569678f5980
[00:001:084:370] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:001:132:954] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:178:242] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 4
[00:001:223:464] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5569678f5988
[00:001:266:632] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:310:523] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x5569678f5988
[00:000:366:916] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:540:493] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:000:882:783] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:942:780] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55c9a8eea978
[00:000:987:216] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:030:307] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55c9a8eea978
[00:001:073:376] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:001:120:579] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:162:902] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 2
[00:001:205:244] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55c9a8eea980
[00:001:245:851] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:286:530] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55c9a8eea980
[00:001:328:583] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:001:383:644] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:425:928] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 4
[00:001:467:235] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55c9a8eea988
[00:001:506:996] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:547:784] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55c9a8eea988
[01:000:737:929] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[01:001:001:635] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[01:001:142:008] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[01:001:241:949] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[01:001:322:205] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[01:001:396:694] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[02:001:575:844] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[02:001:679:830] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[02:001:737:758] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[02:001:785:356] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[02:001:828:291] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[02:001:868:047] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[03:002:020:124] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[03:002:123:253] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[03:002:181:887] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[03:002:231:108] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[03:002:276:447] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[03:002:326:254] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[04:002:492:730] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[04:002:619:748] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[04:002:695:059] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle END             ---
[04:002:762:050] [pipeline:pipelined:without debug output:INFO] --- clock: 4: Cycle BEGIN           ---
[04:002:825:430] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[04:002:890:435] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[05:003:059:145] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[05:003:151:812] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[05:003:208:038] [pipeline:pipelined:without debug output:INFO] --- clock: 4: Cycle END             ---
[05:003:254:940] [pipeline:pipelined:without debug output:INFO] --- clock: 5: Cycle BEGIN           ---
[05:003:305:639] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[05:003:351:440] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[06:003:509:357] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[06:004:741:133] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[06:005:098:553] [pipeline:pipelined:without debug output:INFO] --- clock: 5: Cycle END             ---
[06:005:460:146] [pipeline:pipelined:without debug output:INFO] --- clock: 6: Cycle BEGIN           ---
[06:005:835:956] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[06:006:169:661] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:000:353:402] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:528:534] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:000:867:306] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:929:985] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5574db0cc978
[00:000:972:681] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:014:317] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x5574db0cc978
[00:001:055:284] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:001:101:381] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:142:838] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 2
[00:001:184:215] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5574db0cc980
[00:001:223:375] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:262:831] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x5574db0cc980
[00:001:303:099] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:001:347:336] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:387:525] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 4
[00:001:428:130] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5574db0cc988
[00:001:466:539] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:505:817] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x5574db0cc988
[01:000:705:688] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[01:001:131:459] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[01:001:354:918] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[01:001:559:892] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage BEGIN ---
[01:001:798:880] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage: processing Flop
[01:002:046:825] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage: processed Flop
[01:002:258:663] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage: processing Flop
[01:002:486:788] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage: processed Flop
[01:002:723:000] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage END   ---
[01:002:981:831] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[01:003:199:217] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[01:003:404:373] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[01:003:673:710] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode BEGIN
[01:003:757:241] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: storing MDR with address of data memory location 0
[01:003:814:486] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x5574db0d37d4
[01:003:865:618] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode END: store
[01:003:916:183] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: output: 55
[01:016:279:159] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[02:003:724:570] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[02:003:867:549] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[02:003:929:507] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[02:003:983:344] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage BEGIN ---
[02:004:035:502] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage: processing Flop
[02:004:086:863] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage: processed Flop
[02:004:141:253] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage: processing Flop
[02:004:195:495] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage: processed Flop
[02:004:255:958] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage END   ---
[02:004:303:332] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[02:004:350:249] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[02:004:396:702] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[02:004:718:440] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: decode BEGIN
[02:004:776:364] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: storing MDR with address of data memory location 1
[03:004:556:210] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[03:005:006:186] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[03:005:228:434] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[03:005:422:997] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage BEGIN ---
[03:005:619:853] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage: processing Flop
[03:005:846:394] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage: processed Flop
[03:006:075:501] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage: processing Flop
[03:006:285:597] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage: processed Flop
[03:006:491:673] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage END   ---
[03:006:728:566] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[03:006:964:899] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[03:007:189:860] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[04:007:506:181] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[04:007:925:738] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[04:008:161:512] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle END             ---
[04:008:368:474] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle Sub-Stage BEGIN ---
[04:008:552:684] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle Sub-Stage: processing Flop
[04:008:739:710] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle Sub-Stage: processed Flop
[04:008:917:237] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle Sub-Stage: processing Flop
[04:009:096:877] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle Sub-Stage: processed Flop
[04:009:270:022] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle Sub-Stage END   ---
[04:009:441:289] [pipeline:pipelined:without debug output:INFO] --- clock: 4: Cycle BEGIN           ---
[04:009:617:094] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[04:009:783:317] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[05:010:093:012] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[05:010:685:261] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[05:011:176:241] [pipeline:pipelined:without debug output:INFO] --- clock: 4: Cycle END             ---
[05:011:471:175] [pipeline:pipelined:without debug output:INFO] --- clock: 4: Cycle Sub-Stage BEGIN ---
[05:011:724:690] [pipeline:pipelined:without debug output:INFO] --- clock: 4: Cycle Sub-Stage: processing Flop
[05:011:952:203] [pipeline:pipelined:without debug output:INFO] --- clock: 4: Cycle Sub-Stage: processed Flop
[05:012:154:981] [pipeline:pipelined:without debug output:INFO] --- clock: 4: Cycle Sub-Stage: processing Flop
[05:012:355:119] [pipeline:pipelined:without debug output:INFO] --- clock: 4: Cycle Sub-Stage: processed Flop
[05:012:552:104] [pipeline:pipelined:without debug output:INFO] --- clock: 4: Cycle Sub-Stage END   ---
[05:012:728:542] [pipeline:pipelined:without debug output:INFO] --- clock: 5: Cycle BEGIN           ---
[05:012:911:519] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[05:013:091:472] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[06:013:364:222] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[06:013:802:791] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[06:014:026:012] [pipeline:pipelined:without debug output:INFO] --- clock: 5: Cycle END             ---
[06:014:223:224] [pipeline:pipelined:without debug output:INFO] --- clock: 5: Cycle Sub-Stage BEGIN ---
[06:014:404:280] [pipeline:pipelined:without debug output:INFO] --- clock: 5: Cycle Sub-Stage: processing Flop
[06:014:580:484] [pipeline:pipelined:without debug output:INFO] --- clock: 5: Cycle Sub-Stage: processed Flop
[06:014:760:900] [pipeline:pipelined:without debug output:INFO] --- clock: 5: Cycle Sub-Stage: processing Flop
[06:014:936:251] [pipeline:pipelined:without debug output:INFO] --- clock: 5: Cycle Sub-Stage: processed Flop
[06:015:108:166] [pipeline:pipelined:without debug output:INFO] --- clock: 5: Cycle Sub-Stage END   ---
[06:015:285:227] [pipeline:pipelined:without debug output:INFO] --- clock: 6: Cycle BEGIN           ---
[06:015:454:520] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[06:015:628:241] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:000:337:141] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:465:910] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:514:647] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55ac92935978
[00:000:555:538] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:595:321] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55ac92935978
[00:000:635:661] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:679:057] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:718:603] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 2
[00:000:757:715] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55ac92935980
[00:000:795:710] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:834:461] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55ac92935980
[00:000:873:960] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:917:477] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:957:707] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 4
[00:000:997:022] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55ac92935988
[00:001:035:167] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:074:103] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55ac92935988
[00:012:017:070] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[01:012:207:108] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[01:012:302:824] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[01:012:361:472] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[01:012:418:646] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage BEGIN ---
[01:012:481:770] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage END   ---
[01:012:551:217] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[01:012:611:151] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[01:012:672:817] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[01:012:743:771] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[01:016:661:958] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode BEGIN
[01:016:733:234] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: storing MDR with address of data memory location 0
[01:016:796:365] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x55ac9293c7d4
[01:016:843:511] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode END: store
[01:016:893:491] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: output: 55
[02:012:848:633] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[02:012:962:793] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[02:013:027:443] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[02:013:083:628] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage BEGIN ---
[02:013:142:508] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage END   ---
[02:013:197:118] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[02:013:255:137] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[02:013:311:449] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[02:013:506:341] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: decode BEGIN
[02:013:695:314] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: storing MDR with address of data memory location 1
[03:013:471:522] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[03:013:573:684] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[03:013:624:741] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[03:013:672:855] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage BEGIN ---
[03:013:723:258] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage END   ---
[03:013:770:885] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[03:013:817:624] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[03:013:865:015] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[04:014:014:055] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[04:014:345:753] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[04:014:539:152] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle END             ---
[04:014:746:544] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle Sub-Stage BEGIN ---
[04:014:939:948] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle Sub-Stage END   ---
[04:015:150:739] [pipeline:pipelined:without debug output:INFO] --- clock: 4: Cycle BEGIN           ---
[04:015:343:157] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[04:015:554:368] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:000:403:395] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0]
[00:000:540:403] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:590:266] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x555dff8e3988
[00:000:629:995] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:695:713] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x555dff8e3988
[00:000:738:920] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:891:506] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[01:001:370:702] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[01:001:525:246] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[01:001:636:155] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[01:001:753:147] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage BEGIN ---
[01:001:875:845] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage END   ---
[01:001:998:146] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[01:002:116:254] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[01:002:240:813] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[02:002:622:205] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[02:002:844:003] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[02:002:979:279] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[02:003:093:511] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage BEGIN ---
[02:003:204:939] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage END   ---
[02:003:338:921] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[02:003:480:331] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[02:003:667:809] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[03:003:941:976] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[03:004:091:736] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[03:004:168:546] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[03:004:237:891] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage BEGIN ---
[03:004:308:568] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage END   ---
[03:004:387:360] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[03:004:496:066] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[03:004:570:853] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:000:330:008] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0]
[00:000:451:982] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:507:733] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55c4cccbc988
[00:000:551:674] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:594:580] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55c4cccbc988
[00:000:641:409] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:783:686] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[01:001:027:725] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[01:001:152:643] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[01:001:252:478] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[01:001:323:887] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage BEGIN ---
[01:001:395:042] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage END   ---
[01:001:466:889] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[01:001:530:977] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[01:001:586:346] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[02:001:857:196] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[02:002:038:153] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[02:002:207:886] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[02:002:339:712] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage BEGIN ---
[02:002:463:589] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage END   ---
[02:002:580:633] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[02:002:694:952] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[02:002:803:894] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[03:003:077:432] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[03:003:276:114] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[03:003:402:832] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[03:003:520:974] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage BEGIN ---
[03:003:638:201] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage END   ---
[03:003:756:534] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[03:003:865:950] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[03:003:970:162] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:000:346:324] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0]
[00:000:537:518] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:827:424] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5645ea3d2988
[00:000:906:800] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:971:961] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x5645ea3d2988
[00:001:030:782] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:001:309:584] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[01:001:561:983] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[01:001:747:683] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[01:001:892:616] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[01:002:016:976] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage BEGIN ---
[01:002:144:617] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage END   ---
[01:002:286:782] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[01:002:361:026] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[01:002:476:536] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[02:002:742:665] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[02:002:941:887] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[02:003:102:798] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[02:003:213:099] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage BEGIN ---
[02:003:315:379] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage END   ---
[02:003:380:162] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[02:003:440:253] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[02:003:500:419] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:000:496:831] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0]
[00:000:622:418] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:673:068] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55e32be3b988
[00:000:713:907] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:754:040] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55e32be3b988
[00:000:795:392] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:942:925] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[01:001:209:323] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[01:001:432:374] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[01:001:584:346] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[01:001:718:708] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage BEGIN ---
[01:001:860:914] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage END   ---
[01:001:992:687] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[01:002:113:599] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[01:002:230:839] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[02:002:490:489] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[02:002:638:513] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[02:002:743:535] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[02:002:854:963] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage BEGIN ---
[02:002:974:004] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage END   ---
[02:003:082:923] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[02:003:194:243] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[02:003:302:569] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[03:003:554:911] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[03:003:724:896] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[03:003:858:413] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[03:003:991:495] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage BEGIN ---
[03:004:121:421] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage END   ---
[03:004:282:760] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[03:004:413:561] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[03:004:534:315] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[04:004:790:077] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[04:004:989:382] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[04:005:114:641] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle END             ---
[04:005:227:962] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle Sub-Stage BEGIN ---
[04:005:340:296] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle Sub-Stage END   ---
[04:005:451:735] [pipeline:pipelined:without debug output:INFO] --- clock: 4: Cycle BEGIN           ---
[04:005:553:203] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[04:005:689:401] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:000:433:449] [pipeline:pipelined:with debug output:INFO] [Stage 0] STARTED
[00:000:673:504] [pipeline:pipelined:with debug output:INFO] [Stage 1] STARTED
[00:000:777:022] [pipeline:pipelined:with debug output:INFO] [Stage 2] STARTED
[00:007:979:896] [pipeline:pipelined:with debug output:INFO] [Stage 3] STARTED
[00:008:135:454] [pipeline:pipelined:with debug output:INFO] [Stage 4] STARTED
[00:008:472:081] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[00:011:837:553] [pipeline:pipelined:with debug output:INFO] [Stage 0] running stage
[00:011:909:230] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0]
[00:011:964:975] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:012:018:388] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x56391f975988
[00:012:064:554] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:012:108:136] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x56391f975988
[00:012:153:663] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: fetch END
[00:012:213:422] [pipeline:pipelined:with debug output:INFO] [Stage 1] pushing flip-flop input
[00:012:279:711] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushing input
[00:012:336:319] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 0
[00:012:389:178] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushed input
[00:012:441:628] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 1
[00:012:494:349] [pipeline:pipelined:with debug output:INFO] [Stage 1] pushed flip-flop input
[00:012:547:517] [pipeline:pipelined:with debug output:INFO] [Stage 1] consuming normal input
[00:012:601:076] [pipeline:pipelined:with debug output:INFO] [Stage 1] consumed normal input
[00:016:111:504] [pipeline:pipelined:with debug output:INFO] [Stage 0] ran stage
[00:016:171:563] [pipeline:pipelined:with debug output:INFO] [Stage 0] input->size(): 2
[00:016:222:974] [pipeline:pipelined:with debug output:INFO] [Stage 0] output->size(): 0
[00:016:273:385] [pipeline:pipelined:with debug output:INFO] [Stage 0] popping *input->front(): 13
[00:016:322:211] [pipeline:pipelined:with debug output:INFO] [Stage 0] popping *input->front(): 0
[00:016:370:785] [pipeline:pipelined:with debug output:INFO] [Stage 0] HALTING, input size: 0, output size: 0
[00:016:425:038] [pipeline:pipelined:with debug output:INFO] [Stage 0] Terminated, input size: 0, output size: 0
[00:016:475:613] [pipeline:pipelined:with debug output:INFO] [Stage 1] HALTING, input size: 0, output size: 0
[00:016:540:672] [pipeline:pipelined:with debug output:INFO] [Stage 1] Terminated, input size: 0, output size: 0
[00:017:048:828] [pipeline:pipelined:with debug output:INFO] [Stage 2] HALTING, input size: 0, output size: 0
[00:017:158:325] [pipeline:pipelined:with debug output:INFO] [Stage 2] Terminated, input size: 0, output size: 0
[00:017:228:448] [pipeline:pipelined:with debug output:INFO] [Stage 3] HALTING, input size: 0, output size: 0
[00:017:317:736] [pipeline:pipelined:with debug output:INFO] [Stage 3] Terminated, input size: 0, output size: 0
[00:017:440:297] [pipeline:pipelined:with debug output:INFO] [Stage 4] HALTING, input size: 0, output size: 0
[00:017:510:972] [pipeline:pipelined:with debug output:INFO] [Stage 4] Terminated, input size: 0, output size: 0
[01:008:891:787] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[01:009:066:882] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[01:009:210:397] [pipeline:pipelined:with debug output:INFO] --- clock: 0: Cycle END             ---
[01:009:360:354] [pipeline:pipelined:with debug output:INFO] --- clock: 0: Cycle Sub-Stage BEGIN ---
[01:009:565:308] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0x56391f97a430
[01:009:715:578] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pulling input
[01:009:855:858] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 1
[01:009:993:312] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pulled input
[01:010:151:035] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 0
[01:010:292:002] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushing output
[01:010:456:232] [pipeline:pipelined:with debug output:INFO] [FLOP   ] output->size(): 0
[01:010:626:592] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushed ouput
[01:010:791:362] [pipeline:pipelined:with debug output:INFO] [FLOP   ] output->size(): 1
[01:010:949:740] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[01:011:089:210] [pipeline:pipelined:with debug output:INFO] --- clock: 0: Cycle Sub-Stage END   ---
[01:011:250:223] [pipeline:pipelined:with debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[01:011:382:291] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[01:011:511:885] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[02:011:794:691] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[02:012:012:690] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[02:012:135:911] [pipeline:pipelined:with debug output:INFO] --- clock: 1: Cycle END             ---
[02:012:233:856] [pipeline:pipelined:with debug output:INFO] --- clock: 1: Cycle Sub-Stage BEGIN ---
[02:012:352:637] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[02:012:474:092] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[02:012:576:465] [pipeline:pipelined:with debug output:INFO] --- clock: 1: Cycle Sub-Stage END   ---
[02:012:690:783] [pipeline:pipelined:with debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[02:012:827:188] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[02:012:957:739] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[00:000:438:042] [pipeline:pipelined:with debug output:INFO] [Stage 0] STARTED
[00:001:590:973] [pipeline:pipelined:with debug output:INFO] [Stage 1] STARTED
[00:001:707:233] [pipeline:pipelined:with debug output:INFO] [Stage 2] STARTED
[00:001:824:994] [pipeline:pipelined:with debug output:INFO] [Stage 3] STARTED
[00:002:167:945] [pipeline:pipelined:with debug output:INFO] [Stage 4] STARTED
[00:013:110:581] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[00:013:215:894] [pipeline:pipelined:with debug output:INFO] [Stage 0] running stage
[00:013:284:499] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0]
[00:013:349:086] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:013:414:106] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55ad36a4c988
[00:013:568:960] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:013:640:255] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55ad36a4c988
[00:013:702:707] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: fetch END
[00:013:765:707] [pipeline:pipelined:with debug output:INFO] [Stage 0] ran stage
[00:013:823:145] [pipeline:pipelined:with debug output:INFO] [Stage 0] input->size(): 2
[00:013:883:046] [pipeline:pipelined:with debug output:INFO] [Stage 0] output->size(): 1
[00:013:941:135] [pipeline:pipelined:with debug output:INFO] [Stage 0] popping *input->front(): 13
[00:013:997:345] [pipeline:pipelined:with debug output:INFO] [Stage 0] popping *input->front(): 0
[00:014:602:385] [pipeline:pipelined:with debug output:INFO] [Stage 1] pushing flip-flop input
[00:014:808:570] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushing input
[00:014:993:556] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 0
[00:015:160:600] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushed input
[00:015:327:170] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 1
[00:015:502:492] [pipeline:pipelined:with debug output:INFO] [Stage 1] pushed flip-flop input
[00:015:669:932] [pipeline:pipelined:with debug output:INFO] [Stage 1] consuming normal input
[00:015:852:825] [pipeline:pipelined:with debug output:INFO] [Stage 1] consumed normal input
[00:016:037:764] [pipeline:pipelined:with debug output:INFO] [Stage 0] HALTING, input size: 0, output size: 0
[00:016:088:972] [pipeline:pipelined:with debug output:INFO] [Stage 0] Terminated, input size: 0, output size: 0
[01:013:314:467] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[01:013:409:220] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[01:013:461:060] [pipeline:pipelined:with debug output:INFO] --- clock: 0: Cycle END             ---
[01:013:509:603] [pipeline:pipelined:with debug output:INFO] --- clock: 0: Cycle Sub-Stage BEGIN ---
[01:013:559:200] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0x55ad36a51430
[01:013:606:843] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pulling input
[01:013:654:193] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 1
[01:013:699:915] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pulled input
[01:013:746:291] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 0
[01:013:792:639] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushing output
[01:013:838:775] [pipeline:pipelined:with debug output:INFO] [FLOP   ] output->size(): 0
[01:013:885:415] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushed ouput
[01:013:931:755] [pipeline:pipelined:with debug output:INFO] [FLOP   ] output->size(): 1
[01:013:979:104] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[01:014:025:478] [pipeline:pipelined:with debug output:INFO] --- clock: 0: Cycle Sub-Stage END   ---
[01:014:072:221] [pipeline:pipelined:with debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[01:014:118:032] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[01:014:164:247] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[01:014:983:636] [pipeline:pipelined:with debug output:INFO] [Stage 1] HALTING, input size: 0, output size: 0
[01:015:222:292] [pipeline:pipelined:with debug output:INFO] [Stage 1] Terminated, input size: 0, output size: 0
[01:015:386:665] [pipeline:pipelined:with debug output:INFO] [Stage 2] HALTING, input size: 0, output size: 0
[01:015:452:962] [pipeline:pipelined:with debug output:INFO] [Stage 2] Terminated, input size: 0, output size: 0
[01:015:510:583] [pipeline:pipelined:with debug output:INFO] [Stage 3] HALTING, input size: 0, output size: 0
[01:015:578:963] [pipeline:pipelined:with debug output:INFO] [Stage 3] Terminated, input size: 0, output size: 0
[01:015:634:630] [pipeline:pipelined:with debug output:INFO] [Stage 4] HALTING, input size: 0, output size: 0
[01:015:684:526] [pipeline:pipelined:with debug output:INFO] [Stage 4] Terminated, input size: 0, output size: 0
[02:014:390:948] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[02:014:630:173] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[02:014:733:376] [pipeline:pipelined:with debug output:INFO] --- clock: 1: Cycle END             ---
[02:014:816:830] [pipeline:pipelined:with debug output:INFO] --- clock: 1: Cycle Sub-Stage BEGIN ---
[02:014:917:624] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[02:015:057:780] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[02:015:184:602] [pipeline:pipelined:with debug output:INFO] --- clock: 1: Cycle Sub-Stage END   ---
[02:015:298:127] [pipeline:pipelined:with debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[02:015:380:720] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[02:015:487:100] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[03:015:712:465] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[03:015:881:412] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[03:015:979:376] [pipeline:pipelined:with debug output:INFO] --- clock: 2: Cycle END             ---
[03:016:064:688] [pipeline:pipelined:with debug output:INFO] --- clock: 2: Cycle Sub-Stage BEGIN ---
[03:016:154:173] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[03:016:239:585] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[03:016:324:804] [pipeline:pipelined:with debug output:INFO] --- clock: 2: Cycle Sub-Stage END   ---
[03:016:407:179] [pipeline:pipelined:with debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[03:016:486:337] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[03:016:564:677] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[04:016:793:998] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[04:016:961:693] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[04:017:136:840] [pipeline:pipelined:with debug output:INFO] --- clock: 3: Cycle END             ---
[04:017:241:830] [pipeline:pipelined:with debug output:INFO] --- clock: 3: Cycle Sub-Stage BEGIN ---
[04:017:315:723] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[04:017:384:101] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[04:017:451:325] [pipeline:pipelined:with debug output:INFO] --- clock: 3: Cycle Sub-Stage END   ---
[04:017:517:551] [pipeline:pipelined:with debug output:INFO] --- clock: 4: Cycle BEGIN           ---
[04:017:583:556] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[04:017:648:496] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[00:000:320:528] [pipeline:pipelined:with debug output:INFO] [Stage 0] STARTED
[00:000:436:169] [pipeline:pipelined:with debug output:INFO] [Stage 0] running stage
[00:000:483:998] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0]
[00:000:528:178] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:572:832] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55a88addb988
[00:000:613:120] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:653:846] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55a88addb988
[00:000:694:675] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:733:734] [pipeline:pipelined:with debug output:INFO] [Stage 0] ran stage
[00:000:774:351] [pipeline:pipelined:with debug output:INFO] [Stage 0] input->size(): 2
[00:000:814:492] [pipeline:pipelined:with debug output:INFO] [Stage 0] output->size(): 1
[00:000:854:863] [pipeline:pipelined:with debug output:INFO] [Stage 0] popping *input->front(): 13
[00:000:894:196] [pipeline:pipelined:with debug output:INFO] [Stage 0] popping *input->front(): 0
[01:000:346:737] [pipeline:pipelined:with debug output:INFO] [Stage 1] STARTED
[01:000:455:080] [pipeline:pipelined:with debug output:INFO] [Stage 1] pushing flip-flop input
[01:003:304:610] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushing input
[01:003:369:396] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 0
[01:003:423:386] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushed input
[01:003:476:288] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 1
[01:003:528:449] [pipeline:pipelined:with debug output:INFO] [Stage 1] pushed flip-flop input
[01:003:582:430] [pipeline:pipelined:with debug output:INFO] [Stage 1] consuming normal input
[01:003:636:006] [pipeline:pipelined:with debug output:INFO] [Stage 1] consumed normal input
[01:003:737:540] [pipeline:pipelined:with debug output:INFO] [Stage 0] HALTING, input size: 0, output size: 0
[01:003:803:760] [pipeline:pipelined:with debug output:INFO] [Stage 0] Terminated, input size: 0, output size: 0
[02:000:493:686] [pipeline:pipelined:with debug output:INFO] [Stage 2] STARTED
[03:000:655:503] [pipeline:pipelined:with debug output:INFO] [Stage 3] STARTED
[04:000:811:821] [pipeline:pipelined:with debug output:INFO] [Stage 4] STARTED
[05:009:081:128] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[06:009:293:807] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[06:009:386:541] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[06:010:182:942] [pipeline:pipelined:with debug output:INFO] --- clock: 0: Cycle END             ---
[06:010:229:097] [pipeline:pipelined:with debug output:INFO] --- clock: 0: Cycle Sub-Stage BEGIN ---
[06:010:274:947] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0x55a88ade0430
[06:010:318:346] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pulling input
[06:010:360:836] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 1
[06:010:403:689] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pulled input
[06:010:446:062] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 0
[06:010:487:921] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushing output
[06:010:530:171] [pipeline:pipelined:with debug output:INFO] [FLOP   ] output->size(): 0
[06:010:571:402] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushed ouput
[06:010:613:313] [pipeline:pipelined:with debug output:INFO] [FLOP   ] output->size(): 1
[06:010:656:128] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[06:010:698:709] [pipeline:pipelined:with debug output:INFO] --- clock: 0: Cycle Sub-Stage END   ---
[06:010:740:519] [pipeline:pipelined:with debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[06:010:787:077] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[06:010:828:508] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[06:012:037:625] [pipeline:pipelined:with debug output:INFO] [Stage 1] HALTING, input size: 0, output size: 0
[06:012:244:453] [pipeline:pipelined:with debug output:INFO] [Stage 1] Terminated, input size: 0, output size: 0
[06:012:410:211] [pipeline:pipelined:with debug output:INFO] [Stage 2] HALTING, input size: 0, output size: 0
[06:012:478:994] [pipeline:pipelined:with debug output:INFO] [Stage 2] Terminated, input size: 0, output size: 0
[06:012:541:075] [pipeline:pipelined:with debug output:INFO] [Stage 3] HALTING, input size: 0, output size: 0
[06:012:611:856] [pipeline:pipelined:with debug output:INFO] [Stage 3] Terminated, input size: 0, output size: 0
[06:012:672:647] [pipeline:pipelined:with debug output:INFO] [Stage 4] HALTING, input size: 0, output size: 0
[06:012:735:663] [pipeline:pipelined:with debug output:INFO] [Stage 4] Terminated, input size: 0, output size: 0
[07:011:030:716] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[07:011:184:302] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[07:011:297:082] [pipeline:pipelined:with debug output:INFO] --- clock: 1: Cycle END             ---
[07:011:418:722] [pipeline:pipelined:with debug output:INFO] --- clock: 1: Cycle Sub-Stage BEGIN ---
[07:011:543:633] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[07:011:665:687] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[07:011:788:503] [pipeline:pipelined:with debug output:INFO] --- clock: 1: Cycle Sub-Stage END   ---
[07:011:907:710] [pipeline:pipelined:with debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[07:012:030:670] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[07:012:152:831] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[08:012:449:464] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[08:012:684:055] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[08:012:942:826] [pipeline:pipelined:with debug output:INFO] --- clock: 2: Cycle END             ---
[08:013:213:455] [pipeline:pipelined:with debug output:INFO] --- clock: 2: Cycle Sub-Stage BEGIN ---
[08:013:355:926] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[08:013:444:637] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[08:013:528:207] [pipeline:pipelined:with debug output:INFO] --- clock: 2: Cycle Sub-Stage END   ---
[08:013:610:665] [pipeline:pipelined:with debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[08:013:691:930] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[08:013:772:015] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[09:014:002:095] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[09:014:166:569] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[09:014:267:278] [pipeline:pipelined:with debug output:INFO] --- clock: 3: Cycle END             ---
[09:014:359:912] [pipeline:pipelined:with debug output:INFO] --- clock: 3: Cycle Sub-Stage BEGIN ---
[09:014:449:710] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[09:014:543:857] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[09:014:672:055] [pipeline:pipelined:with debug output:INFO] --- clock: 3: Cycle Sub-Stage END   ---
[09:014:769:036] [pipeline:pipelined:with debug output:INFO] --- clock: 4: Cycle BEGIN           ---
[09:014:850:969] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[09:014:931:298] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[00:000:308:942] [pipeline:pipelined:with debug output:INFO] [Stage 0] STARTED
[00:000:422:231] [pipeline:pipelined:with debug output:INFO] [Stage 0] running stage
[00:000:506:547] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0]
[00:000:564:902] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:635:876] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55d24c2f29a8
[00:000:692:832] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:746:922] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55d24c2f29a8
[00:000:800:868] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:853:786] [pipeline:pipelined:with debug output:INFO] [Stage 0] ran stage
[00:000:909:456] [pipeline:pipelined:with debug output:INFO] [Stage 0] input->size(): 2
[00:000:962:410] [pipeline:pipelined:with debug output:INFO] [Stage 0] output->size(): 1
[00:001:016:513] [pipeline:pipelined:with debug output:INFO] [Stage 0] popping *input->front(): 13
[00:001:071:824] [pipeline:pipelined:with debug output:INFO] [Stage 0] popping *input->front(): 0
[01:000:292:913] [pipeline:pipelined:with debug output:INFO] [Stage 1] STARTED
[01:000:381:909] [pipeline:pipelined:with debug output:INFO] [Stage 1] pushing flip-flop input
[01:000:427:630] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushing input
[01:000:471:472] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 0
[01:000:518:380] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushed input
[01:000:559:395] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 1
[01:000:602:866] [pipeline:pipelined:with debug output:INFO] [Stage 1] pushed flip-flop input
[01:000:652:001] [pipeline:pipelined:with debug output:INFO] [Stage 1] consuming normal input
[01:000:697:118] [pipeline:pipelined:with debug output:INFO] [Stage 1] consumed normal input
[01:000:778:218] [pipeline:pipelined:with debug output:INFO] [Stage 0] HALTING, input size: 0, output size: 0
[01:000:880:857] [pipeline:pipelined:with debug output:INFO] [Stage 0] Terminated, input size: 0, output size: 0
[02:000:453:440] [pipeline:pipelined:with debug output:INFO] [Stage 2] STARTED
[03:000:625:633] [pipeline:pipelined:with debug output:INFO] [Stage 3] STARTED
[04:000:768:345] [pipeline:pipelined:with debug output:INFO] [Stage 4] STARTED
[05:008:706:433] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[06:008:894:278] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[06:008:985:412] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[06:009:036:359] [pipeline:pipelined:with debug output:INFO] --- clock: 0: Cycle END             ---
[06:009:077:258] [pipeline:pipelined:with debug output:INFO] --- clock: 0: Cycle Sub-Stage BEGIN ---
[06:009:118:347] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0x55d24c2f7450
[06:009:155:544] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pulling input
[06:009:194:635] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 1
[06:009:231:314] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pulled input
[06:009:266:632] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 0
[06:009:310:058] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushing intermediate output
[06:009:347:290] [pipeline:pipelined:with debug output:INFO] [FLOP   ] intermediateOutput->size(): 0
[06:009:385:938] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushed intermediate output
[06:009:422:064] [pipeline:pipelined:with debug output:INFO] [FLOP   ] intermediateOutput->size(): 1
[06:009:458:143] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[06:009:493:794] [pipeline:pipelined:with debug output:INFO] --- clock: 0: Cycle Sub-Stage END   ---
[06:009:529:880] [pipeline:pipelined:with debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[06:009:567:907] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[06:009:603:199] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[06:009:649:221] [pipeline:pipelined:with debug output:INFO] [Stage 2] running stage
[06:009:689:200] [pipeline:pipelined:with debug output:INFO] [Stage 2] clock: 1: decode BEGIN
[06:009:741:460] [pipeline:pipelined:with debug output:INFO] [Stage 2] clock: 1: storing MDR with address of data memory location 0
[06:009:791:820] [pipeline:pipelined:with debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x55d24c2f9814
[06:009:845:762] [pipeline:pipelined:with debug output:INFO] [Stage 2] clock: 1: decode END: load
[06:009:897:260] [pipeline:pipelined:with debug output:INFO] [Stage 2] clock: 1: output: 13
[06:009:953:281] [pipeline:pipelined:with debug output:INFO] [Stage 2] ran stage
[06:010:020:779] [pipeline:pipelined:with debug output:INFO] [Stage 2] input->size(): 1
[06:010:090:514] [pipeline:pipelined:with debug output:INFO] [Stage 2] output->size(): 1
[06:010:165:343] [pipeline:pipelined:with debug output:INFO] [Stage 1] HALTING, input size: 0, output size: 0
[06:010:217:381] [pipeline:pipelined:with debug output:INFO] [Stage 1] Terminated, input size: 0, output size: 0
[06:010:299:537] [pipeline:pipelined:with debug output:INFO] [Stage 3] pushing flip-flop input
[06:010:350:692] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushing input
[06:010:393:647] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 0
[06:010:434:917] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushed input
[06:010:476:234] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 1
[06:010:517:216] [pipeline:pipelined:with debug output:INFO] [Stage 3] pushed flip-flop input
[06:010:558:019] [pipeline:pipelined:with debug output:INFO] [Stage 3] consuming normal input
[06:010:611:478] [pipeline:pipelined:with debug output:INFO] [Stage 3] consumed normal input
[06:010:663:707] [pipeline:pipelined:with debug output:INFO] [Stage 2] HALTING, input size: 0, output size: 0
[06:010:725:946] [pipeline:pipelined:with debug output:INFO] [Stage 2] Terminated, input size: 0, output size: 0
[06:010:781:377] [pipeline:pipelined:with debug output:INFO] [Stage 3] HALTING, input size: 0, output size: 0
[06:010:854:987] [pipeline:pipelined:with debug output:INFO] [Stage 3] Terminated, input size: 0, output size: 0
[06:010:920:636] [pipeline:pipelined:with debug output:INFO] [Stage 4] HALTING, input size: 0, output size: 0
[06:011:008:234] [pipeline:pipelined:with debug output:INFO] [Stage 4] Terminated, input size: 0, output size: 0
[07:009:801:066] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[07:009:951:508] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[07:010:061:643] [pipeline:pipelined:with debug output:INFO] --- clock: 1: Cycle END             ---
[07:010:174:908] [pipeline:pipelined:with debug output:INFO] --- clock: 1: Cycle Sub-Stage BEGIN ---
[07:010:295:810] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[07:010:416:673] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0x55d24c2f85f0
[07:010:535:333] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pulling input
[07:010:651:558] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 1
[07:010:770:667] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pulled input
[07:010:896:935] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 0
[07:011:013:093] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushing intermediate output
[07:011:129:732] [pipeline:pipelined:with debug output:INFO] [FLOP   ] intermediateOutput->size(): 0
[07:011:248:800] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushed intermediate output
[07:011:373:064] [pipeline:pipelined:with debug output:INFO] [FLOP   ] intermediateOutput->size(): 1
[07:011:492:937] [pipeline:pipelined:with debug output:INFO] --- clock: 1: Cycle Sub-Stage END   ---
[07:011:612:630] [pipeline:pipelined:with debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[07:011:728:458] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[07:011:845:615] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[08:012:098:226] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[08:012:248:454] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[08:012:324:439] [pipeline:pipelined:with debug output:INFO] --- clock: 2: Cycle END             ---
[08:012:392:933] [pipeline:pipelined:with debug output:INFO] --- clock: 2: Cycle Sub-Stage BEGIN ---
[08:012:462:640] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[08:012:555:041] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[08:012:689:819] [pipeline:pipelined:with debug output:INFO] --- clock: 2: Cycle Sub-Stage END   ---
[08:012:782:033] [pipeline:pipelined:with debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[08:012:867:098] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[08:012:948:374] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[09:013:171:712] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[09:013:321:670] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[09:013:396:866] [pipeline:pipelined:with debug output:INFO] --- clock: 3: Cycle END             ---
[09:013:465:294] [pipeline:pipelined:with debug output:INFO] --- clock: 3: Cycle Sub-Stage BEGIN ---
[09:013:535:328] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[09:013:622:695] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[09:013:710:042] [pipeline:pipelined:with debug output:INFO] --- clock: 3: Cycle Sub-Stage END   ---
[09:013:792:120] [pipeline:pipelined:with debug output:INFO] --- clock: 4: Cycle BEGIN           ---
[09:013:874:155] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[09:013:954:415] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[00:000:374:035] [pipeline:pipelined:with debug output:INFO] [Stage 0] STARTED
[00:000:502:130] [pipeline:pipelined:with debug output:INFO] [Stage 0] running stage
[00:000:545:891] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0]
[00:000:600:236] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:639:870] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x559634f0d9a8
[00:000:682:738] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:725:383] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x559634f0d9a8
[00:000:766:225] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:814:573] [pipeline:pipelined:with debug output:INFO] [Stage 0] ran stage
[00:000:875:156] [pipeline:pipelined:with debug output:INFO] [Stage 0] input->size(): 2
[00:000:934:530] [pipeline:pipelined:with debug output:INFO] [Stage 0] output->size(): 1
[00:000:997:406] [pipeline:pipelined:with debug output:INFO] [Stage 0] popping *input->front(): 13
[00:001:571:916] [pipeline:pipelined:with debug output:INFO] [Stage 0] popping *input->front(): 0
[01:000:372:114] [pipeline:pipelined:with debug output:INFO] [Stage 1] STARTED
[01:000:464:586] [pipeline:pipelined:with debug output:INFO] [Stage 1] pushing flip-flop input
[01:000:518:660] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushing input
[01:000:559:403] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 0
[01:000:596:491] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushed input
[01:000:634:179] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 1
[01:000:669:944] [pipeline:pipelined:with debug output:INFO] [Stage 1] pushed flip-flop input
[01:000:704:445] [pipeline:pipelined:with debug output:INFO] [Stage 1] consuming normal input
[01:000:738:925] [pipeline:pipelined:with debug output:INFO] [Stage 1] consumed normal input
[01:000:787:180] [pipeline:pipelined:with debug output:INFO] [Stage 0] HALTING, input size: 0, output size: 0
[01:000:831:840] [pipeline:pipelined:with debug output:INFO] [Stage 0] Terminated, input size: 0, output size: 0
[02:000:498:794] [pipeline:pipelined:with debug output:INFO] [Stage 2] STARTED
[03:000:651:253] [pipeline:pipelined:with debug output:INFO] [Stage 3] STARTED
[04:000:811:803] [pipeline:pipelined:with debug output:INFO] [Stage 4] STARTED
[05:007:304:055] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[06:007:495:913] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[06:007:584:640] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[06:007:635:595] [pipeline:pipelined:with debug output:INFO] --- clock: 0: Cycle END             ---
[06:007:679:971] [pipeline:pipelined:with debug output:INFO] --- clock: 0: Cycle Sub-Stage BEGIN ---
[06:007:724:594] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0x559634f12450
[06:007:765:725] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pulling input
[06:007:806:209] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 1
[06:007:846:422] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pulled input
[06:007:886:398] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 0
[06:007:937:469] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushing intermediate output
[06:007:979:842] [pipeline:pipelined:with debug output:INFO] [FLOP   ] intermediateOutput->size(): 0
[06:008:019:839] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushed intermediate output
[06:008:063:323] [pipeline:pipelined:with debug output:INFO] [FLOP   ] intermediateOutput->size(): 1
[06:008:101:817] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[06:008:156:490] [pipeline:pipelined:with debug output:INFO] --- clock: 0: Cycle Sub-Stage END   ---
[06:008:205:187] [pipeline:pipelined:with debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[06:008:252:357] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[06:008:298:535] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[06:011:256:332] [pipeline:pipelined:with debug output:INFO] [Stage 2] running stage
[06:011:449:884] [pipeline:pipelined:with debug output:INFO] [Stage 2] clock: 1: decode BEGIN
[06:011:620:199] [pipeline:pipelined:with debug output:INFO] [Stage 2] clock: 1: storing MDR with address of data memory location 0
[06:011:800:944] [pipeline:pipelined:with debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x559634f14814
[06:011:972:149] [pipeline:pipelined:with debug output:INFO] [Stage 2] clock: 1: decode END: load
[06:012:138:487] [pipeline:pipelined:with debug output:INFO] [Stage 2] clock: 1: output: 13
[06:012:429:908] [pipeline:pipelined:with debug output:INFO] [Stage 2] ran stage
[06:012:485:253] [pipeline:pipelined:with debug output:INFO] [Stage 2] input->size(): 1
[06:012:553:823] [pipeline:pipelined:with debug output:INFO] [Stage 2] output->size(): 1
[06:012:613:302] [pipeline:pipelined:with debug output:INFO] [Stage 1] HALTING, input size: 0, output size: 0
[06:012:674:892] [pipeline:pipelined:with debug output:INFO] [Stage 1] Terminated, input size: 0, output size: 0
[06:012:850:789] [pipeline:pipelined:with debug output:INFO] [Stage 3] pushing flip-flop input
[06:012:906:920] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushing input
[06:012:949:980] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 0
[06:012:989:619] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushed input
[06:013:025:996] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 1
[06:013:065:759] [pipeline:pipelined:with debug output:INFO] [Stage 3] pushed flip-flop input
[06:013:102:412] [pipeline:pipelined:with debug output:INFO] [Stage 3] consuming normal input
[06:013:138:106] [pipeline:pipelined:with debug output:INFO] [Stage 3] consumed normal input
[07:008:460:999] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[07:008:549:957] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[07:008:593:009] [pipeline:pipelined:with debug output:INFO] --- clock: 1: Cycle END             ---
[07:008:630:145] [pipeline:pipelined:with debug output:INFO] --- clock: 1: Cycle Sub-Stage BEGIN ---
[07:008:667:979] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[07:008:705:240] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0x559634f135f0
[07:008:741:145] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pulling input
[07:008:777:419] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 1
[07:008:813:010] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pulled input
[07:008:848:520] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 0
[07:008:883:794] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushing intermediate output
[07:008:919:419] [pipeline:pipelined:with debug output:INFO] [FLOP   ] intermediateOutput->size(): 0
[07:008:955:914] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushed intermediate output
[07:008:999:951] [pipeline:pipelined:with debug output:INFO] [FLOP   ] intermediateOutput->size(): 1
[07:009:046:766] [pipeline:pipelined:with debug output:INFO] [Stage 4] running stage
[07:009:121:039] [pipeline:pipelined:with debug output:INFO] [Stage 4] clock: 1: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[07:009:168:672] [pipeline:pipelined:with debug output:INFO] [Stage 4] clock: 1: loading MDR
[07:009:217:519] [pipeline:pipelined:with debug output:INFO] [Stage 4] clock: 1: loaded MDR with address 0x559634f14814
[07:009:265:219] [pipeline:pipelined:with debug output:INFO] [Stage 4] reg->ACC: 1
[07:009:314:019] [pipeline:pipelined:with debug output:INFO] [Stage 4] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[07:009:360:701] [pipeline:pipelined:with debug output:INFO] [Stage 4] ran stage
[07:009:407:491] [pipeline:pipelined:with debug output:INFO] [Stage 4] input->size(): 1
[07:009:978:982] [pipeline:pipelined:with debug output:INFO] --- clock: 1: Cycle Sub-Stage END   ---
[07:010:034:282] [pipeline:pipelined:with debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[07:010:075:851] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[07:010:128:107] [pipeline:pipelined:with debug output:INFO] [Stage 2] HALTING, input size: 0, output size: 0
[07:010:189:148] [pipeline:pipelined:with debug output:INFO] [Stage 2] Terminated, input size: 0, output size: 0
[07:010:386:946] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[08:010:536:848] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[08:010:623:415] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[08:010:673:813] [pipeline:pipelined:with debug output:INFO] --- clock: 2: Cycle END             ---
[08:010:715:189] [pipeline:pipelined:with debug output:INFO] --- clock: 2: Cycle Sub-Stage BEGIN ---
[08:010:755:809] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[08:010:793:928] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[08:010:835:783] [pipeline:pipelined:with debug output:INFO] --- clock: 2: Cycle Sub-Stage END   ---
[08:010:875:164] [pipeline:pipelined:with debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[08:010:929:741] [pipeline:pipelined:with debug output:INFO] [Stage 3] HALTING, input size: 0, output size: 0
[08:010:995:370] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[08:011:050:434] [pipeline:pipelined:with debug output:INFO] [Stage 3] Terminated, input size: 0, output size: 0
[08:011:133:213] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[09:011:291:563] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[09:011:373:156] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[09:011:425:728] [pipeline:pipelined:with debug output:INFO] --- clock: 3: Cycle END             ---
[09:011:474:760] [pipeline:pipelined:with debug output:INFO] --- clock: 3: Cycle Sub-Stage BEGIN ---
[09:011:524:814] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[09:011:578:979] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[09:011:628:484] [pipeline:pipelined:with debug output:INFO] --- clock: 3: Cycle Sub-Stage END   ---
[09:011:679:333] [pipeline:pipelined:with debug output:INFO] --- clock: 4: Cycle BEGIN           ---
[09:011:775:783] [pipeline:pipelined:with debug output:INFO] [Stage 4] HALTING, input size: 0, output size: 0
[09:011:858:395] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[09:011:948:274] [pipeline:pipelined:with debug output:INFO] [Stage 4] Terminated, input size: 0, output size: 0
[09:012:018:976] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[10:012:268:273] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[10:012:473:957] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[10:012:723:420] [pipeline:pipelined:with debug output:INFO] --- clock: 4: Cycle END             ---
[10:012:993:038] [pipeline:pipelined:with debug output:INFO] --- clock: 4: Cycle Sub-Stage BEGIN ---
[10:013:275:926] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[10:013:532:866] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[10:013:798:014] [pipeline:pipelined:with debug output:INFO] --- clock: 4: Cycle Sub-Stage END   ---
[10:013:949:426] [pipeline:pipelined:with debug output:INFO] --- clock: 5: Cycle BEGIN           ---
[10:014:071:728] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[10:014:187:553] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[11:014:446:930] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[11:014:597:403] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[11:014:678:112] [pipeline:pipelined:with debug output:INFO] --- clock: 5: Cycle END             ---
[11:014:749:169] [pipeline:pipelined:with debug output:INFO] --- clock: 5: Cycle Sub-Stage BEGIN ---
[11:014:853:748] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[11:014:949:741] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[11:015:040:286] [pipeline:pipelined:with debug output:INFO] --- clock: 5: Cycle Sub-Stage END   ---
[11:015:129:684] [pipeline:pipelined:with debug output:INFO] --- clock: 6: Cycle BEGIN           ---
[11:015:213:630] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[11:015:338:261] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[12:015:573:731] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[12:015:725:403] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[12:015:805:159] [pipeline:pipelined:with debug output:INFO] --- clock: 6: Cycle END             ---
[12:015:875:281] [pipeline:pipelined:with debug output:INFO] --- clock: 6: Cycle Sub-Stage BEGIN ---
[12:015:948:002] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[12:016:032:145] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[12:016:144:311] [pipeline:pipelined:with debug output:INFO] --- clock: 6: Cycle Sub-Stage END   ---
[12:016:221:011] [pipeline:pipelined:with debug output:INFO] --- clock: 7: Cycle BEGIN           ---
[12:016:316:009] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[12:016:417:581] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[00:000:270:912] [pipeline:pipelined:with debug output:INFO] [Stage 0] STARTED
[00:000:407:625] [pipeline:pipelined:with debug output:INFO] [Stage 0] running stage
[00:000:472:788] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0]
[00:000:534:035] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:595:149] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55ccd2b259a8
[00:000:652:926] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:707:222] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55ccd2b259a8
[00:000:755:495] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:804:221] [pipeline:pipelined:with debug output:INFO] [Stage 0] ran stage
[00:000:861:503] [pipeline:pipelined:with debug output:INFO] [Stage 0] input->size(): 2
[00:000:909:662] [pipeline:pipelined:with debug output:INFO] [Stage 0] output->size(): 1
[00:000:941:105] [pipeline:pipelined:with debug output:INFO] [Stage 0] popping *input->front(): 13
[00:000:970:823] [pipeline:pipelined:with debug output:INFO] [Stage 0] popping *input->front(): 0
[01:000:306:732] [pipeline:pipelined:with debug output:INFO] [Stage 1] STARTED
[01:000:427:545] [pipeline:pipelined:with debug output:INFO] [Stage 1] pushing flip-flop input
[01:000:492:847] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushing input
[01:000:559:278] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 0
[01:000:604:614] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushed input
[01:000:637:179] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 1
[01:000:666:479] [pipeline:pipelined:with debug output:INFO] [Stage 1] pushed flip-flop input
[01:000:695:222] [pipeline:pipelined:with debug output:INFO] [Stage 1] consuming normal input
[01:000:724:294] [pipeline:pipelined:with debug output:INFO] [Stage 1] consumed normal input
[01:000:790:426] [pipeline:pipelined:with debug output:INFO] [Stage 0] HALTING, input size: 0, output size: 0
[01:000:856:884] [pipeline:pipelined:with debug output:INFO] [Stage 0] Terminated, input size: 0, output size: 0
[02:000:514:135] [pipeline:pipelined:with debug output:INFO] [Stage 2] STARTED
[03:000:594:347] [pipeline:pipelined:with debug output:INFO] [Stage 3] STARTED
[04:000:738:477] [pipeline:pipelined:with debug output:INFO] [Stage 4] STARTED
[05:008:335:536] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[06:008:540:827] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[06:008:638:824] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[06:012:121:827] [pipeline:pipelined:with debug output:INFO] --- clock: 0: Cycle END             ---
[06:012:166:045] [pipeline:pipelined:with debug output:INFO] --- clock: 0: Cycle Sub-Stage BEGIN ---
[06:012:210:012] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0x55ccd2b2a450
[06:012:250:720] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pulling input
[06:012:304:686] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 1
[06:012:341:803] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pulled input
[06:012:379:040] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 0
[06:012:422:103] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushing intermediate output
[06:012:459:604] [pipeline:pipelined:with debug output:INFO] [FLOP   ] intermediateOutput->size(): 0
[06:012:498:546] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushed intermediate output
[06:012:535:131] [pipeline:pipelined:with debug output:INFO] [FLOP   ] intermediateOutput->size(): 1
[06:012:572:210] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[06:012:608:331] [pipeline:pipelined:with debug output:INFO] --- clock: 0: Cycle Sub-Stage END   ---
[06:012:644:434] [pipeline:pipelined:with debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[06:012:682:968] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[06:012:718:458] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[06:013:005:400] [pipeline:pipelined:with debug output:INFO] [Stage 2] running stage
[06:013:198:909] [pipeline:pipelined:with debug output:INFO] [Stage 2] clock: 1: decode BEGIN
[06:013:374:907] [pipeline:pipelined:with debug output:INFO] [Stage 2] clock: 1: storing MDR with address of data memory location 0
[06:013:554:232] [pipeline:pipelined:with debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x55ccd2b2c814
[06:013:735:553] [pipeline:pipelined:with debug output:INFO] [Stage 2] clock: 1: decode END: load
[06:013:943:340] [pipeline:pipelined:with debug output:INFO] [Stage 2] clock: 1: output: 13
[06:013:995:938] [pipeline:pipelined:with debug output:INFO] [Stage 2] ran stage
[06:014:063:221] [pipeline:pipelined:with debug output:INFO] [Stage 2] input->size(): 1
[06:014:113:406] [pipeline:pipelined:with debug output:INFO] [Stage 2] output->size(): 1
[06:014:192:456] [pipeline:pipelined:with debug output:INFO] [Stage 1] HALTING, input size: 0, output size: 0
[06:014:253:823] [pipeline:pipelined:with debug output:INFO] [Stage 1] Terminated, input size: 0, output size: 0
[06:014:433:108] [pipeline:pipelined:with debug output:INFO] [Stage 3] pushing flip-flop input
[06:014:486:056] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushing input
[06:014:541:825] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 0
[06:014:595:724] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushed input
[06:014:644:863] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 1
[06:014:699:892] [pipeline:pipelined:with debug output:INFO] [Stage 3] pushed flip-flop input
[06:014:749:728] [pipeline:pipelined:with debug output:INFO] [Stage 3] consuming normal input
[06:014:801:847] [pipeline:pipelined:with debug output:INFO] [Stage 3] consumed normal input
[07:012:858:158] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[07:012:945:023] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[07:012:989:473] [pipeline:pipelined:with debug output:INFO] --- clock: 1: Cycle END             ---
[07:013:027:549] [pipeline:pipelined:with debug output:INFO] --- clock: 1: Cycle Sub-Stage BEGIN ---
[07:013:067:374] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[07:013:106:363] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0x55ccd2b2b5f0
[07:013:158:705] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pulling input
[07:013:196:133] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 1
[07:013:231:454] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pulled input
[07:013:267:337] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 0
[07:013:303:120] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushing intermediate output
[07:013:339:889] [pipeline:pipelined:with debug output:INFO] [FLOP   ] intermediateOutput->size(): 0
[07:013:375:508] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushed intermediate output
[07:013:415:980] [pipeline:pipelined:with debug output:INFO] [FLOP   ] intermediateOutput->size(): 1
[07:013:467:091] [pipeline:pipelined:with debug output:INFO] [Stage 4] running stage
[07:013:539:663] [pipeline:pipelined:with debug output:INFO] [Stage 4] clock: 1: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[07:013:582:754] [pipeline:pipelined:with debug output:INFO] [Stage 4] clock: 1: loading MDR
[07:013:622:940] [pipeline:pipelined:with debug output:INFO] [Stage 4] clock: 1: loaded MDR with address 0x55ccd2b2c814
[07:013:661:369] [pipeline:pipelined:with debug output:INFO] [Stage 4] reg->ACC: 1
[07:013:699:990] [pipeline:pipelined:with debug output:INFO] [Stage 4] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[07:013:736:820] [pipeline:pipelined:with debug output:INFO] [Stage 4] ran stage
[07:013:773:539] [pipeline:pipelined:with debug output:INFO] [Stage 4] input->size(): 1
[07:014:353:552] [pipeline:pipelined:with debug output:INFO] --- clock: 1: Cycle Sub-Stage END   ---
[07:014:403:832] [pipeline:pipelined:with debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[07:014:455:425] [pipeline:pipelined:with debug output:INFO] [Stage 2] HALTING, input size: 0, output size: 0
[07:014:519:941] [pipeline:pipelined:with debug output:INFO] [Stage 2] Terminated, input size: 0, output size: 0
[07:014:717:666] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[07:014:758:865] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[08:014:899:816] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[08:014:987:494] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[08:015:036:349] [pipeline:pipelined:with debug output:INFO] --- clock: 2: Cycle END             ---
[08:015:078:112] [pipeline:pipelined:with debug output:INFO] --- clock: 2: Cycle Sub-Stage BEGIN ---
[08:015:118:356] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[08:015:156:726] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[08:015:197:812] [pipeline:pipelined:with debug output:INFO] --- clock: 2: Cycle Sub-Stage END   ---
[08:015:236:546] [pipeline:pipelined:with debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[08:015:288:618] [pipeline:pipelined:with debug output:INFO] [Stage 3] HALTING, input size: 0, output size: 0
[08:015:355:550] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[08:015:409:587] [pipeline:pipelined:with debug output:INFO] [Stage 3] Terminated, input size: 0, output size: 0
[08:015:470:441] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[09:015:626:806] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[09:015:708:814] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[09:015:762:604] [pipeline:pipelined:with debug output:INFO] --- clock: 3: Cycle END             ---
[09:015:813:699] [pipeline:pipelined:with debug output:INFO] --- clock: 3: Cycle Sub-Stage BEGIN ---
[09:015:866:598] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[09:015:920:141] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[09:015:971:279] [pipeline:pipelined:with debug output:INFO] --- clock: 3: Cycle Sub-Stage END   ---
[09:016:021:775] [pipeline:pipelined:with debug output:INFO] --- clock: 4: Cycle BEGIN           ---
[09:016:112:302] [pipeline:pipelined:with debug output:INFO] [Stage 4] HALTING, input size: 0, output size: 0
[09:016:202:180] [pipeline:pipelined:with debug output:INFO] [Stage 4] Terminated, input size: 0, output size: 0
[09:016:269:121] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[09:016:337:230] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[10:016:560:276] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[10:016:731:546] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[10:016:833:550] [pipeline:pipelined:with debug output:INFO] --- clock: 4: Cycle END             ---
[10:016:925:685] [pipeline:pipelined:with debug output:INFO] --- clock: 4: Cycle Sub-Stage BEGIN ---
[10:017:053:401] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[10:017:144:744] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[10:017:216:950] [pipeline:pipelined:with debug output:INFO] --- clock: 4: Cycle Sub-Stage END   ---
[10:017:329:785] [pipeline:pipelined:with debug output:INFO] --- clock: 5: Cycle BEGIN           ---
[10:017:425:719] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[10:017:496:268] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[11:017:736:933] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[11:017:938:675] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[11:021:578:408] [pipeline:pipelined:with debug output:INFO] --- clock: 5: Cycle END             ---
[11:021:724:381] [pipeline:pipelined:with debug output:INFO] --- clock: 5: Cycle Sub-Stage BEGIN ---
[11:021:857:208] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[11:021:989:955] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[11:022:116:801] [pipeline:pipelined:with debug output:INFO] --- clock: 5: Cycle Sub-Stage END   ---
[11:022:242:188] [pipeline:pipelined:with debug output:INFO] --- clock: 6: Cycle BEGIN           ---
[11:022:362:500] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[11:022:485:625] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[00:000:394:257] [pipeline:pipelined:with debug output:INFO] [Stage 0] STARTED
[00:000:543:414] [pipeline:pipelined:with debug output:INFO] [Stage 0] running stage
[00:000:606:279] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0]
[00:000:665:908] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:743:490] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5577c2b529b8
[00:000:796:674] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:848:602] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x5577c2b529b8
[00:000:901:552] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:952:429] [pipeline:pipelined:with debug output:INFO] [Stage 0] ran stage
[00:001:016:322] [pipeline:pipelined:with debug output:INFO] [Stage 0] input->size(): 2
[00:001:080:006] [pipeline:pipelined:with debug output:INFO] [Stage 0] output->size(): 1
[00:001:143:782] [pipeline:pipelined:with debug output:INFO] [Stage 0] popping *input->front(): 13
[00:001:207:278] [pipeline:pipelined:with debug output:INFO] [Stage 0] popping *input->front(): 0
[01:000:285:308] [pipeline:pipelined:with debug output:INFO] [Stage 1] STARTED
[01:000:375:820] [pipeline:pipelined:with debug output:INFO] [Stage 1] pushing flip-flop input
[01:000:424:204] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushing input
[01:000:464:375] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 0
[01:000:511:946] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushed input
[01:000:559:190] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 1
[01:000:597:257] [pipeline:pipelined:with debug output:INFO] [Stage 1] pushed flip-flop input
[01:000:664:926] [pipeline:pipelined:with debug output:INFO] [Stage 1] consuming normal input
[01:000:705:472] [pipeline:pipelined:with debug output:INFO] [Stage 1] consumed normal input
[01:000:765:600] [pipeline:pipelined:with debug output:INFO] [Stage 0] HALTING, input size: 0, output size: 0
[01:000:831:435] [pipeline:pipelined:with debug output:INFO] [Stage 0] Terminated, input size: 0, output size: 0
[02:000:430:139] [pipeline:pipelined:with debug output:INFO] [Stage 2] STARTED
[03:000:582:648] [pipeline:pipelined:with debug output:INFO] [Stage 3] STARTED
[04:001:143:355] [pipeline:pipelined:with debug output:INFO] [Stage 4] STARTED
[05:007:974:151] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[06:008:166:363] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[06:008:255:430] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[06:008:308:597] [pipeline:pipelined:with debug output:INFO] --- clock: 0: Cycle END             ---
[06:008:352:111] [pipeline:pipelined:with debug output:INFO] --- clock: 0: Cycle Sub-Stage BEGIN ---
[06:008:394:010] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0x5577c2b57460
[06:008:431:778] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pulling input
[06:008:469:239] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 1
[06:008:509:218] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pulled input
[06:008:547:152] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 0
[06:008:591:648] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushing intermediate output
[06:008:630:269] [pipeline:pipelined:with debug output:INFO] [FLOP   ] intermediateOutput->size(): 0
[06:008:666:790] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushed intermediate output
[06:008:709:147] [pipeline:pipelined:with debug output:INFO] [FLOP   ] intermediateOutput->size(): 1
[06:008:762:795] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[06:008:812:909] [pipeline:pipelined:with debug output:INFO] --- clock: 0: Cycle Sub-Stage END   ---
[06:008:861:020] [pipeline:pipelined:with debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[06:008:909:335] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[06:008:956:143] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[06:011:931:545] [pipeline:pipelined:with debug output:INFO] [Stage 2] running stage
[06:011:996:832] [pipeline:pipelined:with debug output:INFO] [Stage 2] clock: 1: decode BEGIN
[06:012:049:492] [pipeline:pipelined:with debug output:INFO] [Stage 2] clock: 1: storing MDR with address of data memory location 0
[06:012:102:007] [pipeline:pipelined:with debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x5577c2b597e4
[06:012:152:659] [pipeline:pipelined:with debug output:INFO] [Stage 2] clock: 1: decode END: load
[06:012:202:468] [pipeline:pipelined:with debug output:INFO] [Stage 2] clock: 1: output: 13
[06:012:251:876] [pipeline:pipelined:with debug output:INFO] [Stage 2] ran stage
[06:012:301:776] [pipeline:pipelined:with debug output:INFO] [Stage 2] input->size(): 1
[06:012:351:462] [pipeline:pipelined:with debug output:INFO] [Stage 2] output->size(): 1
[06:012:416:578] [pipeline:pipelined:with debug output:INFO] [Stage 1] HALTING, input size: 0, output size: 0
[06:012:496:904] [pipeline:pipelined:with debug output:INFO] [Stage 1] Terminated, input size: 0, output size: 0
[06:012:637:551] [pipeline:pipelined:with debug output:INFO] [Stage 3] pushing flip-flop input
[06:012:694:434] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushing input
[06:012:749:550] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 0
[06:012:804:324] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushed input
[06:012:854:828] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 1
[06:012:910:666] [pipeline:pipelined:with debug output:INFO] [Stage 3] pushed flip-flop input
[06:012:969:608] [pipeline:pipelined:with debug output:INFO] [Stage 3] consuming normal input
[06:013:025:900] [pipeline:pipelined:with debug output:INFO] [Stage 3] consumed normal input
[07:009:109:050] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[07:009:200:072] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[07:009:244:839] [pipeline:pipelined:with debug output:INFO] --- clock: 1: Cycle END             ---
[07:009:283:267] [pipeline:pipelined:with debug output:INFO] --- clock: 1: Cycle Sub-Stage BEGIN ---
[07:009:322:775] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[07:009:361:196] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0x5577c2b585c0
[07:009:399:168] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pulling input
[07:009:436:408] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 1
[07:009:472:527] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pulled input
[07:009:509:350] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 0
[07:009:545:953] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushing intermediate output
[07:009:582:363] [pipeline:pipelined:with debug output:INFO] [FLOP   ] intermediateOutput->size(): 0
[07:009:618:665] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushed intermediate output
[07:009:660:253] [pipeline:pipelined:with debug output:INFO] [FLOP   ] intermediateOutput->size(): 1
[07:009:713:770] [pipeline:pipelined:with debug output:INFO] [Stage 4] running stage
[07:009:789:568] [pipeline:pipelined:with debug output:INFO] [Stage 4] clock: 1: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[07:009:832:875] [pipeline:pipelined:with debug output:INFO] [Stage 4] clock: 1: loading MDR
[07:009:874:069] [pipeline:pipelined:with debug output:INFO] [Stage 4] clock: 1: loaded MDR with address 0x5577c2b597e4
[07:009:912:039] [pipeline:pipelined:with debug output:INFO] [Stage 4] reg->ACC: 1
[07:009:951:480] [pipeline:pipelined:with debug output:INFO] [Stage 4] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[07:009:989:148] [pipeline:pipelined:with debug output:INFO] [Stage 4] ran stage
[07:010:026:299] [pipeline:pipelined:with debug output:INFO] [Stage 4] input->size(): 1
[07:010:605:733] [pipeline:pipelined:with debug output:INFO] --- clock: 1: Cycle Sub-Stage END   ---
[07:010:671:196] [pipeline:pipelined:with debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[07:010:720:097] [pipeline:pipelined:with debug output:INFO] [Stage 2] HALTING, input size: 0, output size: 0
[07:010:785:409] [pipeline:pipelined:with debug output:INFO] [Stage 2] Terminated, input size: 0, output size: 0
[07:010:977:116] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[07:011:019:280] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[08:011:160:436] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[08:011:247:769] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[08:011:297:041] [pipeline:pipelined:with debug output:INFO] --- clock: 2: Cycle END             ---
[08:011:337:265] [pipeline:pipelined:with debug output:INFO] --- clock: 2: Cycle Sub-Stage BEGIN ---
[08:011:377:102] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[08:011:415:179] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[08:011:456:912] [pipeline:pipelined:with debug output:INFO] --- clock: 2: Cycle Sub-Stage END   ---
[08:011:494:831] [pipeline:pipelined:with debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[08:011:540:305] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[08:011:605:354] [pipeline:pipelined:with debug output:INFO] [Stage 3] HALTING, input size: 0, output size: 0
[08:011:673:605] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[08:011:737:363] [pipeline:pipelined:with debug output:INFO] [Stage 3] Terminated, input size: 0, output size: 0
[09:011:852:969] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[09:011:983:800] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[09:012:047:522] [pipeline:pipelined:with debug output:INFO] --- clock: 3: Cycle END             ---
[09:012:096:848] [pipeline:pipelined:with debug output:INFO] --- clock: 3: Cycle Sub-Stage BEGIN ---
[09:012:131:770] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[09:012:162:257] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[09:012:191:428] [pipeline:pipelined:with debug output:INFO] --- clock: 3: Cycle Sub-Stage END   ---
[09:012:219:911] [pipeline:pipelined:with debug output:INFO] --- clock: 4: Cycle BEGIN           ---
[09:012:251:516] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[09:012:300:201] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[09:012:362:317] [pipeline:pipelined:with debug output:INFO] [Stage 4] HALTING, input size: 0, output size: 0
[09:012:426:183] [pipeline:pipelined:with debug output:INFO] [Stage 4] Terminated, input size: 0, output size: 0
[10:012:512:565] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[10:012:690:328] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[10:012:794:333] [pipeline:pipelined:with debug output:INFO] --- clock: 4: Cycle END             ---
[10:012:887:982] [pipeline:pipelined:with debug output:INFO] --- clock: 4: Cycle Sub-Stage BEGIN ---
[10:013:002:799] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[10:013:102:922] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[10:013:181:437] [pipeline:pipelined:with debug output:INFO] --- clock: 4: Cycle Sub-Stage END   ---
[10:013:295:065] [pipeline:pipelined:with debug output:INFO] --- clock: 5: Cycle BEGIN           ---
[10:013:395:342] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[10:013:486:328] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[11:013:729:002] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[11:013:884:251] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[11:013:966:765] [pipeline:pipelined:with debug output:INFO] --- clock: 5: Cycle END             ---
[11:014:040:448] [pipeline:pipelined:with debug output:INFO] --- clock: 5: Cycle Sub-Stage BEGIN ---
[11:014:115:628] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[11:014:224:762] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[11:014:331:337] [pipeline:pipelined:with debug output:INFO] --- clock: 5: Cycle Sub-Stage END   ---
[11:014:404:727] [pipeline:pipelined:with debug output:INFO] --- clock: 6: Cycle BEGIN           ---
[11:014:525:447] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[11:014:651:011] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[12:014:982:795] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[12:015:393:398] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[12:015:759:852] [pipeline:pipelined:with debug output:INFO] --- clock: 6: Cycle END             ---
[12:016:013:002] [pipeline:pipelined:with debug output:INFO] --- clock: 6: Cycle Sub-Stage BEGIN ---
[12:016:156:337] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[12:016:291:556] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[12:016:410:930] [pipeline:pipelined:with debug output:INFO] --- clock: 6: Cycle Sub-Stage END   ---
[12:016:542:568] [pipeline:pipelined:with debug output:INFO] --- clock: 7: Cycle BEGIN           ---
[12:016:642:525] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[12:016:765:700] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[13:017:022:754] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[13:017:194:142] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[13:017:294:947] [pipeline:pipelined:with debug output:INFO] --- clock: 7: Cycle END             ---
[13:017:417:451] [pipeline:pipelined:with debug output:INFO] --- clock: 7: Cycle Sub-Stage BEGIN ---
[13:017:510:950] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[13:017:600:021] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[13:017:683:427] [pipeline:pipelined:with debug output:INFO] --- clock: 7: Cycle Sub-Stage END   ---
[13:017:765:790] [pipeline:pipelined:with debug output:INFO] --- clock: 8: Cycle BEGIN           ---
[13:017:847:743] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[13:017:928:038] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[00:000:323:577] [pipeline:pipelined:with debug output:INFO] [Stage 0] STARTED
[00:000:465:768] [pipeline:pipelined:with debug output:INFO] [Stage 0] running stage
[00:000:591:922] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0]
[00:000:699:335] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:799:324] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55e5638e29b8
[00:000:890:842] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:001:445] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55e5638e29b8
[00:001:095:842] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: fetch END
[00:001:187:578] [pipeline:pipelined:with debug output:INFO] [Stage 0] ran stage
[00:001:280:812] [pipeline:pipelined:with debug output:INFO] [Stage 0] input->size(): 2
[00:001:366:945] [pipeline:pipelined:with debug output:INFO] [Stage 0] output->size(): 1
[00:001:460:625] [pipeline:pipelined:with debug output:INFO] [Stage 0] popping *input->front(): 13
[00:001:553:334] [pipeline:pipelined:with debug output:INFO] [Stage 0] popping *input->front(): 0
[01:000:280:752] [pipeline:pipelined:with debug output:INFO] [Stage 1] STARTED
[01:000:367:196] [pipeline:pipelined:with debug output:INFO] [Stage 1] pushing flip-flop input
[01:000:424:767] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushing input
[01:000:478:970] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 0
[01:000:530:692] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushed input
[01:000:580:624] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 1
[01:000:631:049] [pipeline:pipelined:with debug output:INFO] [Stage 1] pushed flip-flop input
[01:000:683:974] [pipeline:pipelined:with debug output:INFO] [Stage 1] consuming normal input
[01:000:734:850] [pipeline:pipelined:with debug output:INFO] [Stage 1] consumed normal input
[01:000:830:200] [pipeline:pipelined:with debug output:INFO] [Stage 0] HALTING, input size: 0, output size: 0
[01:000:897:035] [pipeline:pipelined:with debug output:INFO] [Stage 0] Terminated, input size: 0, output size: 0
[02:000:429:431] [pipeline:pipelined:with debug output:INFO] [Stage 2] STARTED
[03:000:551:575] [pipeline:pipelined:with debug output:INFO] [Stage 3] STARTED
[04:000:719:967] [pipeline:pipelined:with debug output:INFO] [Stage 4] STARTED
[00:000:322:378] [pipeline:pipelined:with debug output:INFO] [Stage 0] STARTED
[00:000:456:137] [pipeline:pipelined:with debug output:INFO] [Stage 0] running stage
[00:000:536:359] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0]
[00:000:620:560] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:723:469] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55d6789ae9b8
[00:000:802:883] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:932:289] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55d6789ae9b8
[00:001:014:555] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: fetch END
[00:001:108:190] [pipeline:pipelined:with debug output:INFO] [Stage 0] ran stage
[00:001:214:403] [pipeline:pipelined:with debug output:INFO] [Stage 0] input->size(): 2
[00:001:293:688] [pipeline:pipelined:with debug output:INFO] [Stage 0] output->size(): 1
[00:001:374:421] [pipeline:pipelined:with debug output:INFO] [Stage 0] popping *input->front(): 13
[00:001:481:542] [pipeline:pipelined:with debug output:INFO] [Stage 0] popping *input->front(): 0
[01:000:292:065] [pipeline:pipelined:with debug output:INFO] [Stage 1] STARTED
[01:000:376:224] [pipeline:pipelined:with debug output:INFO] [Stage 1] pushing flip-flop input
[01:000:433:805] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushing input
[01:000:485:824] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 0
[01:000:535:778] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushed input
[01:000:585:439] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 1
[01:000:634:451] [pipeline:pipelined:with debug output:INFO] [Stage 1] pushed flip-flop input
[01:000:686:867] [pipeline:pipelined:with debug output:INFO] [Stage 1] consuming normal input
[01:000:737:890] [pipeline:pipelined:with debug output:INFO] [Stage 1] consumed normal input
[01:000:849:086] [pipeline:pipelined:with debug output:INFO] [Stage 0] HALTING, input size: 0, output size: 0
[01:000:915:560] [pipeline:pipelined:with debug output:INFO] [Stage 0] Terminated, input size: 0, output size: 0
[02:000:449:862] [pipeline:pipelined:with debug output:INFO] [Stage 2] STARTED
[03:000:614:774] [pipeline:pipelined:with debug output:INFO] [Stage 3] STARTED
[04:000:768:754] [pipeline:pipelined:with debug output:INFO] [Stage 4] STARTED
[05:018:199:647] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[06:018:393:918] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[06:018:504:879] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[06:018:577:060] [pipeline:pipelined:with debug output:INFO] --- clock: 0: Cycle END             ---
[06:018:640:349] [pipeline:pipelined:with debug output:INFO] --- clock: 0: Cycle Sub-Stage BEGIN ---
[06:018:703:616] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0x55d6789b3460
[06:018:765:730] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pulling input
[06:018:824:006] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 1
[06:018:881:850] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pulled input
[06:018:940:109] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 0
[06:019:000:689] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushing intermediate output
[06:019:057:751] [pipeline:pipelined:with debug output:INFO] [FLOP   ] intermediateOutput->size(): 0
[06:019:116:246] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushed intermediate output
[06:019:183:898] [pipeline:pipelined:with debug output:INFO] [FLOP   ] intermediateOutput->size(): 1
[06:019:246:135] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[06:019:307:581] [pipeline:pipelined:with debug output:INFO] --- clock: 0: Cycle Sub-Stage END   ---
[06:019:363:475] [pipeline:pipelined:with debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[06:019:424:328] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[06:019:483:447] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[06:019:853:899] [pipeline:pipelined:with debug output:INFO] [Stage 2] running stage
[06:020:044:610] [pipeline:pipelined:with debug output:INFO] [Stage 2] clock: 1: decode BEGIN
[06:020:228:328] [pipeline:pipelined:with debug output:INFO] [Stage 2] clock: 1: storing MDR with address of data memory location 0
[06:020:405:801] [pipeline:pipelined:with debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x55d6789b57e4
[06:020:577:748] [pipeline:pipelined:with debug output:INFO] [Stage 2] clock: 1: decode END: load
[06:020:767:150] [pipeline:pipelined:with debug output:INFO] [Stage 2] clock: 1: output: 13
[06:020:824:690] [pipeline:pipelined:with debug output:INFO] [Stage 2] ran stage
[06:020:891:169] [pipeline:pipelined:with debug output:INFO] [Stage 2] input->size(): 1
[06:020:950:933] [pipeline:pipelined:with debug output:INFO] [Stage 2] output->size(): 1
[06:021:020:831] [pipeline:pipelined:with debug output:INFO] [Stage 1] HALTING, input size: 0, output size: 0
[06:021:086:747] [pipeline:pipelined:with debug output:INFO] [Stage 1] Terminated, input size: 0, output size: 0
[06:021:259:930] [pipeline:pipelined:with debug output:INFO] [Stage 3] pushing flip-flop input
[06:021:314:983] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushing input
[06:021:369:551] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 0
[06:021:422:693] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushed input
[06:021:472:219] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 1
[06:021:526:762] [pipeline:pipelined:with debug output:INFO] [Stage 3] pushed flip-flop input
[06:021:575:587] [pipeline:pipelined:with debug output:INFO] [Stage 3] consuming normal input
[06:021:629:189] [pipeline:pipelined:with debug output:INFO] [Stage 3] consumed normal input
[07:019:642:217] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[07:019:727:782] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[07:019:771:367] [pipeline:pipelined:with debug output:INFO] --- clock: 1: Cycle END             ---
[07:019:808:565] [pipeline:pipelined:with debug output:INFO] --- clock: 1: Cycle Sub-Stage BEGIN ---
[07:019:847:244] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[07:019:884:860] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0x55d6789b45c0
[07:019:920:192] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pulling input
[07:019:956:523] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 1
[07:019:991:986] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pulled input
[07:020:027:237] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 0
[07:020:062:666] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushing intermediate output
[07:020:098:478] [pipeline:pipelined:with debug output:INFO] [FLOP   ] intermediateOutput->size(): 0
[07:020:134:731] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushed intermediate output
[07:020:180:984] [pipeline:pipelined:with debug output:INFO] [FLOP   ] intermediateOutput->size(): 1
[07:020:228:243] [pipeline:pipelined:with debug output:INFO] [Stage 4] running stage
[07:020:300:003] [pipeline:pipelined:with debug output:INFO] [Stage 4] clock: 1: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[07:020:347:108] [pipeline:pipelined:with debug output:INFO] [Stage 4] clock: 1: loading MDR
[07:020:395:756] [pipeline:pipelined:with debug output:INFO] [Stage 4] clock: 1: loaded MDR with address 0x55d6789b57e4
[07:020:443:285] [pipeline:pipelined:with debug output:INFO] [Stage 4] reg->ACC: 1
[07:020:492:887] [pipeline:pipelined:with debug output:INFO] [Stage 4] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[07:020:541:260] [pipeline:pipelined:with debug output:INFO] [Stage 4] ran stage
[07:020:588:964] [pipeline:pipelined:with debug output:INFO] [Stage 4] input->size(): 1
[07:021:200:296] [pipeline:pipelined:with debug output:INFO] --- clock: 1: Cycle Sub-Stage END   ---
[07:021:248:576] [pipeline:pipelined:with debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[07:021:290:493] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[07:021:342:272] [pipeline:pipelined:with debug output:INFO] [Stage 2] HALTING, input size: 0, output size: 0
[07:021:402:049] [pipeline:pipelined:with debug output:INFO] [Stage 2] Terminated, input size: 0, output size: 0
[07:021:610:821] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[08:021:758:562] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[08:021:841:437] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[08:021:904:977] [pipeline:pipelined:with debug output:INFO] --- clock: 2: Cycle END             ---
[08:021:945:513] [pipeline:pipelined:with debug output:INFO] --- clock: 2: Cycle Sub-Stage BEGIN ---
[08:021:986:513] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[08:022:025:928] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[08:022:064:493] [pipeline:pipelined:with debug output:INFO] --- clock: 2: Cycle Sub-Stage END   ---
[08:022:112:902] [pipeline:pipelined:with debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[08:022:161:626] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[08:022:203:884] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[08:022:299:782] [pipeline:pipelined:with debug output:INFO] [Stage 3] HALTING, input size: 0, output size: 0
[08:022:365:075] [pipeline:pipelined:with debug output:INFO] [Stage 3] Terminated, input size: 0, output size: 0
[09:022:381:455] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[09:022:471:584] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[09:023:438:281] [pipeline:pipelined:with debug output:INFO] --- clock: 3: Cycle END             ---
[09:023:482:561] [pipeline:pipelined:with debug output:INFO] --- clock: 3: Cycle Sub-Stage BEGIN ---
[09:023:522:176] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[09:023:559:426] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[09:023:595:213] [pipeline:pipelined:with debug output:INFO] --- clock: 3: Cycle Sub-Stage END   ---
[09:023:630:550] [pipeline:pipelined:with debug output:INFO] --- clock: 4: Cycle BEGIN           ---
[09:023:668:059] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[09:023:755:121] [pipeline:pipelined:with debug output:INFO] [Stage 4] HALTING, input size: 0, output size: 0
[09:023:833:601] [pipeline:pipelined:with debug output:INFO] [Stage 4] Terminated, input size: 0, output size: 0
[00:000:459:987] [pipeline:pipelined:with debug output:INFO] [Stage 0] STARTED
[00:000:662:150] [pipeline:pipelined:with debug output:INFO] [Stage 0] running stage
[00:000:821:821] [pipeline:pipelined:with debug output:INFO] [Stage 2] STARTED
[00:000:966:559] [pipeline:pipelined:with debug output:INFO] [Stage 3] STARTED
[00:001:050:632] [pipeline:pipelined:with debug output:INFO] [Stage 4] STARTED
[00:001:246:974] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[00:001:437:092] [pipeline:pipelined:with debug output:INFO] [Stage 1] STARTED
[00:012:369:305] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0]
[00:012:447:918] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:012:500:212] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55d5171f49b8
[00:012:545:132] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:012:589:860] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55d5171f49b8
[00:012:635:218] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: fetch END
[00:012:679:349] [pipeline:pipelined:with debug output:INFO] [Stage 0] ran stage
[00:012:724:175] [pipeline:pipelined:with debug output:INFO] [Stage 0] input->size(): 2
[00:012:768:121] [pipeline:pipelined:with debug output:INFO] [Stage 0] output->size(): 1
[00:012:813:589] [pipeline:pipelined:with debug output:INFO] [Stage 0] popping *input->front(): 13
[00:012:857:862] [pipeline:pipelined:with debug output:INFO] [Stage 0] popping *input->front(): 0
[00:016:137:759] [pipeline:pipelined:with debug output:INFO] [Stage 1] pushing flip-flop input
[00:016:470:561] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushing input
[00:016:905:487] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 0
[00:017:129:071] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushed input
[00:017:342:132] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 1
[00:017:541:530] [pipeline:pipelined:with debug output:INFO] [Stage 1] pushed flip-flop input
[00:017:728:188] [pipeline:pipelined:with debug output:INFO] [Stage 1] consuming normal input
[00:017:924:198] [pipeline:pipelined:with debug output:INFO] [Stage 1] consumed normal input
[00:018:114:671] [pipeline:pipelined:with debug output:INFO] [Stage 0] HALTING, input size: 0, output size: 0
[00:018:173:185] [pipeline:pipelined:with debug output:INFO] [Stage 0] Terminated, input size: 0, output size: 0
[01:001:505:964] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[01:001:587:453] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[01:001:638:515] [pipeline:pipelined:with debug output:INFO] --- clock: 0: Cycle END             ---
[01:001:683:475] [pipeline:pipelined:with debug output:INFO] --- clock: 0: Cycle Sub-Stage BEGIN ---
[01:001:730:806] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0x55d5171f9460
[01:001:775:959] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pulling input
[01:001:822:447] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 1
[01:001:874:242] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pulled input
[01:001:922:579] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 0
[01:001:976:958] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushing intermediate output
[01:002:023:625] [pipeline:pipelined:with debug output:INFO] [FLOP   ] intermediateOutput->size(): 0
[01:002:077:163] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushed intermediate output
[01:002:125:376] [pipeline:pipelined:with debug output:INFO] [FLOP   ] intermediateOutput->size(): 1
[01:002:172:783] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[01:002:221:171] [pipeline:pipelined:with debug output:INFO] --- clock: 0: Cycle Sub-Stage END   ---
[01:002:275:998] [pipeline:pipelined:with debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[01:002:320:535] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[01:002:367:516] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[01:002:578:301] [pipeline:pipelined:with debug output:INFO] [Stage 2] running stage
[01:002:762:789] [pipeline:pipelined:with debug output:INFO] [Stage 2] clock: 1: decode BEGIN
[01:002:932:158] [pipeline:pipelined:with debug output:INFO] [Stage 2] clock: 1: storing MDR with address of data memory location 0
[01:003:113:481] [pipeline:pipelined:with debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x55d5171fb7e4
[01:003:283:865] [pipeline:pipelined:with debug output:INFO] [Stage 2] clock: 1: decode END: load
[01:003:451:559] [pipeline:pipelined:with debug output:INFO] [Stage 2] clock: 1: output: 13
[01:003:505:373] [pipeline:pipelined:with debug output:INFO] [Stage 2] ran stage
[01:003:562:489] [pipeline:pipelined:with debug output:INFO] [Stage 2] input->size(): 1
[01:003:621:369] [pipeline:pipelined:with debug output:INFO] [Stage 2] output->size(): 1
[01:003:693:881] [pipeline:pipelined:with debug output:INFO] [Stage 1] HALTING, input size: 0, output size: 0
[01:003:747:309] [pipeline:pipelined:with debug output:INFO] [Stage 1] Terminated, input size: 0, output size: 0
[01:003:910:225] [pipeline:pipelined:with debug output:INFO] [Stage 3] pushing flip-flop input
[01:003:967:975] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushing input
[01:004:013:060] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 0
[01:004:050:026] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushed input
[01:004:091:975] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 1
[01:004:130:336] [pipeline:pipelined:with debug output:INFO] [Stage 3] pushed flip-flop input
[01:004:176:601] [pipeline:pipelined:with debug output:INFO] [Stage 3] consuming normal input
[01:004:225:596] [pipeline:pipelined:with debug output:INFO] [Stage 3] consumed normal input
[02:002:686:118] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[02:002:777:728] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[02:002:822:325] [pipeline:pipelined:with debug output:INFO] --- clock: 1: Cycle END             ---
[02:002:860:744] [pipeline:pipelined:with debug output:INFO] --- clock: 1: Cycle Sub-Stage BEGIN ---
[02:002:900:432] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[02:002:939:774] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0x55d5171fa5c0
[02:002:979:444] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pulling input
[02:003:023:877] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 1
[02:003:066:240] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pulled input
[02:003:116:186] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 0
[02:003:164:674] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushing intermediate output
[02:003:216:740] [pipeline:pipelined:with debug output:INFO] [FLOP   ] intermediateOutput->size(): 0
[02:003:265:746] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushed intermediate output
[02:003:324:880] [pipeline:pipelined:with debug output:INFO] [Stage 4] running stage
[02:003:396:778] [pipeline:pipelined:with debug output:INFO] [Stage 4] clock: 1: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[02:003:438:220] [pipeline:pipelined:with debug output:INFO] [Stage 4] clock: 1: loading MDR
[02:003:477:607] [pipeline:pipelined:with debug output:INFO] [Stage 4] clock: 1: loaded MDR with address 0x55d5171fb7e4
[02:003:515:623] [pipeline:pipelined:with debug output:INFO] [Stage 4] reg->ACC: 1
[02:003:554:436] [pipeline:pipelined:with debug output:INFO] [Stage 4] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[02:003:592:034] [pipeline:pipelined:with debug output:INFO] [Stage 4] ran stage
[02:003:629:743] [pipeline:pipelined:with debug output:INFO] [Stage 4] input->size(): 1
[02:007:011:489] [pipeline:pipelined:with debug output:INFO] [FLOP   ] intermediateOutput->size(): 0
[02:007:315:953] [pipeline:pipelined:with debug output:INFO] --- clock: 1: Cycle Sub-Stage END   ---
[02:008:148:387] [pipeline:pipelined:with debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[02:008:371:860] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[02:010:614:586] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[02:010:722:469] [pipeline:pipelined:with debug output:INFO] [Stage 2] HALTING, input size: 0, output size: 0
[02:010:803:318] [pipeline:pipelined:with debug output:INFO] [Stage 2] Terminated, input size: 0, output size: 0
[03:010:807:309] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[03:010:892:678] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[03:010:937:840] [pipeline:pipelined:with debug output:INFO] --- clock: 2: Cycle END             ---
[03:010:978:217] [pipeline:pipelined:with debug output:INFO] --- clock: 2: Cycle Sub-Stage BEGIN ---
[03:011:019:908] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[03:011:059:738] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[03:011:098:992] [pipeline:pipelined:with debug output:INFO] --- clock: 2: Cycle Sub-Stage END   ---
[03:011:140:386] [pipeline:pipelined:with debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[03:011:187:702] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[03:011:236:639] [pipeline:pipelined:with debug output:INFO] [Stage 3] HALTING, input size: 0, output size: 0
[03:011:302:295] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[03:011:402:459] [pipeline:pipelined:with debug output:INFO] [Stage 3] Terminated, input size: 0, output size: 0
[04:011:467:055] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[04:011:565:835] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[04:011:649:139] [pipeline:pipelined:with debug output:INFO] --- clock: 3: Cycle END             ---
[04:011:712:121] [pipeline:pipelined:with debug output:INFO] --- clock: 3: Cycle Sub-Stage BEGIN ---
[04:011:754:079] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[04:011:793:695] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[04:011:832:457] [pipeline:pipelined:with debug output:INFO] --- clock: 3: Cycle Sub-Stage END   ---
[04:011:871:824] [pipeline:pipelined:with debug output:INFO] --- clock: 4: Cycle BEGIN           ---
[04:011:943:022] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[04:012:015:338] [pipeline:pipelined:with debug output:INFO] [Stage 4] HALTING, input size: 0, output size: 0
[04:012:087:180] [pipeline:pipelined:with debug output:INFO] [Stage 4] Terminated, input size: 0, output size: 0
[00:000:356:619] [pipeline:pipelined:with debug output:INFO] [Stage 0] STARTED
[00:000:537:380] [pipeline:pipelined:with debug output:INFO] [Stage 0] running stage
[00:000:608:494] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0]
[00:000:699:052] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:785:245] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55b19cb129b8
[00:000:868:416] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:976:403] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55b19cb129b8
[00:001:091:289] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: fetch END
[00:001:167:335] [pipeline:pipelined:with debug output:INFO] [Stage 0] ran stage
[00:001:314:825] [pipeline:pipelined:with debug output:INFO] [Stage 0] input->size(): 2
[00:001:408:493] [pipeline:pipelined:with debug output:INFO] [Stage 0] output->size(): 1
[00:001:495:975] [pipeline:pipelined:with debug output:INFO] [Stage 0] popping *input->front(): 13
[00:001:601:243] [pipeline:pipelined:with debug output:INFO] [Stage 0] popping *input->front(): 0
[00:001:989:048] [pipeline:pipelined:with debug output:INFO] [Stage 1] STARTED
[00:002:260:474] [pipeline:pipelined:with debug output:INFO] [Stage 2] STARTED
[00:005:152:516] [pipeline:pipelined:with debug output:INFO] [Stage 3] STARTED
[00:005:805:950] [pipeline:pipelined:with debug output:INFO] [Stage 1] pushing flip-flop input
[00:005:913:150] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushing input
[00:005:978:843] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 0
[00:006:033:739] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushed input
[00:006:082:494] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 1
[00:006:134:983] [pipeline:pipelined:with debug output:INFO] [Stage 1] pushed flip-flop input
[00:006:190:761] [pipeline:pipelined:with debug output:INFO] [Stage 1] consuming normal input
[00:006:255:750] [pipeline:pipelined:with debug output:INFO] [Stage 1] consumed normal input
[00:013:108:112] [pipeline:pipelined:with debug output:INFO] [Stage 4] STARTED
[00:017:034:449] [pipeline:pipelined:with debug output:INFO] [Stage 0] HALTING, input size: 0, output size: 0
[00:017:100:985] [pipeline:pipelined:with debug output:INFO] [Stage 0] Terminated, input size: 0, output size: 0
[00:017:205:145] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[00:017:269:084] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[00:017:317:880] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[00:017:368:171] [pipeline:pipelined:with debug output:INFO] --- clock: 0: Cycle END             ---
[00:017:416:405] [pipeline:pipelined:with debug output:INFO] --- clock: 0: Cycle Sub-Stage BEGIN ---
[00:017:465:487] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0x55b19cb17460
[00:017:513:144] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pulling input
[00:017:571:531] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 1
[00:017:618:942] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pulled input
[00:017:666:072] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 0
[00:017:714:557] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushing intermediate output
[00:017:762:463] [pipeline:pipelined:with debug output:INFO] [FLOP   ] intermediateOutput->size(): 0
[00:017:808:963] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushed intermediate output
[00:017:856:739] [pipeline:pipelined:with debug output:INFO] [FLOP   ] intermediateOutput->size(): 1
[00:017:904:789] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[00:017:951:894] [pipeline:pipelined:with debug output:INFO] --- clock: 0: Cycle Sub-Stage END   ---
[00:017:998:978] [pipeline:pipelined:with debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:018:046:271] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[00:018:092:369] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[00:018:138:335] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[00:018:184:099] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[00:018:231:411] [pipeline:pipelined:with debug output:INFO] --- clock: 1: Cycle END             ---
[00:018:277:829] [pipeline:pipelined:with debug output:INFO] --- clock: 1: Cycle Sub-Stage BEGIN ---
[00:018:324:908] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[00:018:372:089] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[00:018:420:900] [pipeline:pipelined:with debug output:INFO] --- clock: 1: Cycle Sub-Stage END   ---
[00:018:468:485] [pipeline:pipelined:with debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:018:514:903] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[00:018:561:097] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[00:018:607:336] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[00:018:653:497] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[00:018:700:353] [pipeline:pipelined:with debug output:INFO] --- clock: 2: Cycle END             ---
[00:018:747:085] [pipeline:pipelined:with debug output:INFO] --- clock: 2: Cycle Sub-Stage BEGIN ---
[00:018:794:860] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[00:018:841:644] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[00:018:888:511] [pipeline:pipelined:with debug output:INFO] --- clock: 2: Cycle Sub-Stage END   ---
[00:018:935:782] [pipeline:pipelined:with debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[00:018:982:167] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[00:019:028:635] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[00:019:075:288] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[00:019:121:843] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[00:019:169:172] [pipeline:pipelined:with debug output:INFO] --- clock: 3: Cycle END             ---
[00:019:215:995] [pipeline:pipelined:with debug output:INFO] --- clock: 3: Cycle Sub-Stage BEGIN ---
[00:019:263:416] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[00:019:311:091] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[00:019:358:852] [pipeline:pipelined:with debug output:INFO] --- clock: 3: Cycle Sub-Stage END   ---
[00:019:405:491] [pipeline:pipelined:with debug output:INFO] --- clock: 4: Cycle BEGIN           ---
[00:019:452:673] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[00:019:498:541] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[00:019:544:442] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[00:019:590:225] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[00:019:636:621] [pipeline:pipelined:with debug output:INFO] --- clock: 4: Cycle END             ---
[00:019:691:620] [pipeline:pipelined:with debug output:INFO] --- clock: 4: Cycle Sub-Stage BEGIN ---
[00:019:739:280] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[00:019:786:976] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[00:019:834:063] [pipeline:pipelined:with debug output:INFO] --- clock: 4: Cycle Sub-Stage END   ---
[00:019:881:625] [pipeline:pipelined:with debug output:INFO] --- clock: 5: Cycle BEGIN           ---
[00:019:928:108] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[00:019:974:738] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[00:020:020:874] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[00:020:067:215] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[00:020:113:851] [pipeline:pipelined:with debug output:INFO] --- clock: 5: Cycle END             ---
[00:020:161:066] [pipeline:pipelined:with debug output:INFO] --- clock: 5: Cycle Sub-Stage BEGIN ---
[00:020:208:634] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[00:020:256:379] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[00:020:303:628] [pipeline:pipelined:with debug output:INFO] --- clock: 5: Cycle Sub-Stage END   ---
[00:020:350:511] [pipeline:pipelined:with debug output:INFO] --- clock: 6: Cycle BEGIN           ---
[00:020:396:881] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[00:020:443:209] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[00:020:488:844] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[00:020:535:272] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[00:020:582:191] [pipeline:pipelined:with debug output:INFO] --- clock: 6: Cycle END             ---
[00:020:628:549] [pipeline:pipelined:with debug output:INFO] --- clock: 6: Cycle Sub-Stage BEGIN ---
[00:020:675:532] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[00:020:722:799] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[00:020:780:747] [pipeline:pipelined:with debug output:INFO] --- clock: 6: Cycle Sub-Stage END   ---
[00:020:834:145] [pipeline:pipelined:with debug output:INFO] --- clock: 7: Cycle BEGIN           ---
[00:020:886:498] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[00:020:938:196] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[00:020:989:451] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[00:021:060:904] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[00:021:239:858] [pipeline:pipelined:with debug output:INFO] --- clock: 7: Cycle END             ---
[00:021:309:890] [pipeline:pipelined:with debug output:INFO] --- clock: 7: Cycle Sub-Stage BEGIN ---
[00:021:375:214] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[00:021:439:652] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[00:021:794:958] [pipeline:pipelined:with debug output:INFO] --- clock: 7: Cycle Sub-Stage END   ---
[00:021:856:249] [pipeline:pipelined:with debug output:INFO] --- clock: 8: Cycle BEGIN           ---
[00:021:913:562] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[00:022:167:543] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[00:022:235:813] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[00:022:298:714] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[00:022:361:542] [pipeline:pipelined:with debug output:INFO] --- clock: 8: Cycle END             ---
[00:022:449:653] [pipeline:pipelined:with debug output:INFO] --- clock: 8: Cycle Sub-Stage BEGIN ---
[00:022:513:738] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[00:022:752:309] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[00:022:821:446] [pipeline:pipelined:with debug output:INFO] --- clock: 8: Cycle Sub-Stage END   ---
[00:022:900:810] [pipeline:pipelined:with debug output:INFO] --- clock: 9: Cycle BEGIN           ---
[00:022:967:764] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[00:023:030:425] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[00:023:095:704] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[00:023:161:785] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[00:023:231:432] [pipeline:pipelined:with debug output:INFO] --- clock: 9: Cycle END             ---
[00:023:294:771] [pipeline:pipelined:with debug output:INFO] --- clock: 9: Cycle Sub-Stage BEGIN ---
[00:023:351:112] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[00:023:404:920] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[00:023:457:741] [pipeline:pipelined:with debug output:INFO] --- clock: 9: Cycle Sub-Stage END   ---
[00:023:510:906] [pipeline:pipelined:with debug output:INFO] --- clock: 10: Cycle BEGIN           ---
[00:023:563:475] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[00:023:615:478] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[00:023:668:519] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[00:023:719:986] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[00:023:772:425] [pipeline:pipelined:with debug output:INFO] --- clock: 10: Cycle END             ---
[00:023:824:834] [pipeline:pipelined:with debug output:INFO] --- clock: 10: Cycle Sub-Stage BEGIN ---
[00:023:878:560] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[00:023:931:851] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[00:023:984:618] [pipeline:pipelined:with debug output:INFO] --- clock: 10: Cycle Sub-Stage END   ---
[00:024:036:997] [pipeline:pipelined:with debug output:INFO] --- clock: 11: Cycle BEGIN           ---
[00:024:089:331] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[00:024:141:498] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[00:024:193:729] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[00:024:246:134] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[00:024:298:951] [pipeline:pipelined:with debug output:INFO] --- clock: 11: Cycle END             ---
[00:024:471:564] [pipeline:pipelined:with debug output:INFO] [Stage 2] running stage
[00:024:542:216] [pipeline:pipelined:with debug output:INFO] [Stage 2] clock: 11: decode BEGIN
[00:024:596:105] [pipeline:pipelined:with debug output:INFO] [Stage 2] clock: 11: storing MDR with address of data memory location 0
[00:024:647:490] [pipeline:pipelined:with debug output:INFO] [Stage 2] clock: 11: stored MDR with address 0x55b19cb197e4
[00:024:697:319] [pipeline:pipelined:with debug output:INFO] [Stage 2] clock: 11: decode END: load
[00:024:774:068] [pipeline:pipelined:with debug output:INFO] [Stage 2] clock: 11: output: 13
[00:024:828:628] [pipeline:pipelined:with debug output:INFO] [Stage 2] ran stage
[00:024:876:995] [pipeline:pipelined:with debug output:INFO] [Stage 2] input->size(): 1
[00:024:926:405] [pipeline:pipelined:with debug output:INFO] [Stage 2] output->size(): 1
[00:024:990:061] [pipeline:pipelined:with debug output:INFO] [Stage 1] HALTING, input size: 0, output size: 0
[00:025:073:493] [pipeline:pipelined:with debug output:INFO] [Stage 1] Terminated, input size: 0, output size: 0
[00:025:365:106] [pipeline:pipelined:with debug output:INFO] [Stage 3] pushing flip-flop input
[00:025:411:728] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushing input
[00:025:447:685] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 0
[00:025:481:195] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushed input
[00:025:514:606] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 1
[00:025:548:250] [pipeline:pipelined:with debug output:INFO] [Stage 3] pushed flip-flop input
[00:025:581:453] [pipeline:pipelined:with debug output:INFO] [Stage 3] consuming normal input
[00:025:621:625] [pipeline:pipelined:with debug output:INFO] [Stage 3] consumed normal input
[00:031:481:083] [pipeline:pipelined:with debug output:INFO] --- clock: 11: Cycle Sub-Stage BEGIN ---
[00:031:572:945] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[00:031:613:376] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0x55b19cb185c0
[00:031:650:628] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pulling input
[00:031:687:912] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 1
[00:031:854:474] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pulled input
[00:031:899:184] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 0
[00:031:938:926] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushing intermediate output
[00:031:979:025] [pipeline:pipelined:with debug output:INFO] [FLOP   ] intermediateOutput->size(): 0
[00:032:021:009] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushed intermediate output
[00:032:083:831] [pipeline:pipelined:with debug output:INFO] [Stage 4] running stage
[00:032:156:369] [pipeline:pipelined:with debug output:INFO] [FLOP   ] intermediateOutput->size(): 1
[00:032:231:678] [pipeline:pipelined:with debug output:INFO] [Stage 4] clock: 11: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[00:032:287:550] [pipeline:pipelined:with debug output:INFO] --- clock: 11: Cycle Sub-Stage END   ---
[00:032:350:006] [pipeline:pipelined:with debug output:INFO] [Stage 4] clock: 12: loading MDR
[00:032:410:817] [pipeline:pipelined:with debug output:INFO] --- clock: 12: Cycle BEGIN           ---
[00:032:468:067] [pipeline:pipelined:with debug output:INFO] [Stage 2] HALTING, input size: 0, output size: 0
[00:032:530:951] [pipeline:pipelined:with debug output:INFO] [Stage 2] Terminated, input size: 0, output size: 0
[00:032:639:517] [pipeline:pipelined:with debug output:INFO] [Stage 4] clock: 12: loaded MDR with address 0x55b19cb197e4
[00:032:697:669] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[00:032:751:212] [pipeline:pipelined:with debug output:INFO] [Stage 4] reg->ACC: 1
[00:032:804:870] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[00:032:867:863] [pipeline:pipelined:with debug output:INFO] [Stage 4] clock: 12: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[00:032:921:572] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[00:032:966:468] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[00:033:026:633] [pipeline:pipelined:with debug output:INFO] --- clock: 12: Cycle END             ---
[00:033:073:346] [pipeline:pipelined:with debug output:INFO] --- clock: 12: Cycle Sub-Stage BEGIN ---
[00:033:117:353] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[00:033:175:176] [pipeline:pipelined:with debug output:INFO] [Stage 4] ran stage
[00:033:231:558] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[00:033:288:344] [pipeline:pipelined:with debug output:INFO] [Stage 4] input->size(): 1
[00:033:353:042] [pipeline:pipelined:with debug output:INFO] --- clock: 12: Cycle Sub-Stage END   ---
[00:033:431:157] [pipeline:pipelined:with debug output:INFO] --- clock: 13: Cycle BEGIN           ---
[00:033:483:607] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[00:033:531:031] [pipeline:pipelined:with debug output:INFO] [Stage 3] HALTING, input size: 0, output size: 0
[00:033:584:328] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[00:033:637:968] [pipeline:pipelined:with debug output:INFO] [Stage 3] Terminated, input size: 0, output size: 0
[00:033:713:024] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[00:033:758:077] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[00:033:796:690] [pipeline:pipelined:with debug output:INFO] --- clock: 13: Cycle END             ---
[00:033:835:982] [pipeline:pipelined:with debug output:INFO] --- clock: 13: Cycle Sub-Stage BEGIN ---
[00:033:884:349] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[00:033:924:463] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[00:033:957:806] [pipeline:pipelined:with debug output:INFO] --- clock: 13: Cycle Sub-Stage END   ---
[00:034:010:385] [pipeline:pipelined:with debug output:INFO] --- clock: 14: Cycle BEGIN           ---
[00:034:060:306] [pipeline:pipelined:with debug output:INFO] [Stage 4] HALTING, input size: 0, output size: 0
[00:034:113:465] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[00:034:164:022] [pipeline:pipelined:with debug output:INFO] [Stage 4] Terminated, input size: 0, output size: 0
[00:000:307:563] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0]
[00:000:459:588] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:528:008] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x560b831f09b8
[00:000:571:227] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:640:430] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x560b831f09b8
[00:000:691:136] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:023:282:060] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:023:539:563] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:023:625:745] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:023:701:211] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:023:768:365] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage BEGIN ---
[00:023:833:611] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage END   ---
[00:023:890:700] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:023:945:344] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:023:997:960] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:024:049:557] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:024:101:680] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:024:152:532] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:024:204:242] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage BEGIN ---
[00:024:257:010] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage END   ---
[00:024:308:530] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:024:357:833] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:024:406:173] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:024:453:907] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:024:501:432] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:024:550:275] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[00:024:598:854] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage BEGIN ---
[00:024:647:643] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage END   ---
[00:024:696:446] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[00:024:744:589] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:024:792:507] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:024:839:818] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:024:887:384] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:024:936:058] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle END             ---
[00:024:994:825] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle Sub-Stage BEGIN ---
[00:025:043:992] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle Sub-Stage END   ---
[00:025:091:385] [pipeline:pipelined:without debug output:INFO] --- clock: 4: Cycle BEGIN           ---
[00:025:138:351] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:025:185:384] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:025:232:274] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:025:279:187] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:025:326:334] [pipeline:pipelined:without debug output:INFO] --- clock: 4: Cycle END             ---
[00:025:374:149] [pipeline:pipelined:without debug output:INFO] --- clock: 4: Cycle Sub-Stage BEGIN ---
[00:025:422:287] [pipeline:pipelined:without debug output:INFO] --- clock: 4: Cycle Sub-Stage END   ---
[00:025:469:867] [pipeline:pipelined:without debug output:INFO] --- clock: 5: Cycle BEGIN           ---
[00:025:517:109] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:025:564:061] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:025:610:150] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:025:656:940] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:025:703:984] [pipeline:pipelined:without debug output:INFO] --- clock: 5: Cycle END             ---
[00:025:751:794] [pipeline:pipelined:without debug output:INFO] --- clock: 5: Cycle Sub-Stage BEGIN ---
[00:025:799:588] [pipeline:pipelined:without debug output:INFO] --- clock: 5: Cycle Sub-Stage END   ---
[00:025:847:540] [pipeline:pipelined:without debug output:INFO] --- clock: 6: Cycle BEGIN           ---
[00:025:894:649] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:025:941:852] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:025:988:299] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:026:035:331] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:026:083:186] [pipeline:pipelined:without debug output:INFO] --- clock: 6: Cycle END             ---
[00:026:130:600] [pipeline:pipelined:without debug output:INFO] --- clock: 6: Cycle Sub-Stage BEGIN ---
[00:026:178:500] [pipeline:pipelined:without debug output:INFO] --- clock: 6: Cycle Sub-Stage END   ---
[00:026:225:788] [pipeline:pipelined:without debug output:INFO] --- clock: 7: Cycle BEGIN           ---
[00:026:272:251] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:026:319:089] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:026:365:634] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:026:412:184] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:026:459:347] [pipeline:pipelined:without debug output:INFO] --- clock: 7: Cycle END             ---
[00:026:506:596] [pipeline:pipelined:without debug output:INFO] --- clock: 7: Cycle Sub-Stage BEGIN ---
[00:026:554:306] [pipeline:pipelined:without debug output:INFO] --- clock: 7: Cycle Sub-Stage END   ---
[00:026:602:020] [pipeline:pipelined:without debug output:INFO] --- clock: 8: Cycle BEGIN           ---
[00:031:514:388] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:031:604:610] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:031:652:636] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:031:697:237] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:031:741:587] [pipeline:pipelined:without debug output:INFO] --- clock: 8: Cycle END             ---
[00:031:783:210] [pipeline:pipelined:without debug output:INFO] --- clock: 8: Cycle Sub-Stage BEGIN ---
[00:031:825:649] [pipeline:pipelined:without debug output:INFO] --- clock: 8: Cycle Sub-Stage END   ---
[00:031:866:606] [pipeline:pipelined:without debug output:INFO] --- clock: 9: Cycle BEGIN           ---
[00:031:917:073] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:031:957:506] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:031:997:405] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:032:036:954] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:032:077:316] [pipeline:pipelined:without debug output:INFO] --- clock: 9: Cycle END             ---
[00:032:117:869] [pipeline:pipelined:without debug output:INFO] --- clock: 9: Cycle Sub-Stage BEGIN ---
[00:032:159:052] [pipeline:pipelined:without debug output:INFO] --- clock: 9: Cycle Sub-Stage END   ---
[00:032:199:673] [pipeline:pipelined:without debug output:INFO] --- clock: 10: Cycle BEGIN           ---
[00:032:239:609] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:032:279:290] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:032:318:457] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:032:358:357] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:032:398:632] [pipeline:pipelined:without debug output:INFO] --- clock: 10: Cycle END             ---
[00:032:439:100] [pipeline:pipelined:without debug output:INFO] --- clock: 10: Cycle Sub-Stage BEGIN ---
[00:032:480:110] [pipeline:pipelined:without debug output:INFO] --- clock: 10: Cycle Sub-Stage END   ---
[00:032:520:101] [pipeline:pipelined:without debug output:INFO] --- clock: 11: Cycle BEGIN           ---
[00:032:559:577] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:032:598:878] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:032:638:093] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:032:678:425] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:032:718:516] [pipeline:pipelined:without debug output:INFO] --- clock: 11: Cycle END             ---
[00:032:758:810] [pipeline:pipelined:without debug output:INFO] --- clock: 11: Cycle Sub-Stage BEGIN ---
[00:032:800:016] [pipeline:pipelined:without debug output:INFO] --- clock: 11: Cycle Sub-Stage END   ---
[00:032:840:390] [pipeline:pipelined:without debug output:INFO] --- clock: 12: Cycle BEGIN           ---
[00:032:879:837] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:032:919:392] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:032:960:476] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:033:001:309] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:033:041:579] [pipeline:pipelined:without debug output:INFO] --- clock: 12: Cycle END             ---
[00:033:082:172] [pipeline:pipelined:without debug output:INFO] --- clock: 12: Cycle Sub-Stage BEGIN ---
[00:033:123:166] [pipeline:pipelined:without debug output:INFO] --- clock: 12: Cycle Sub-Stage END   ---
[00:033:163:568] [pipeline:pipelined:without debug output:INFO] --- clock: 13: Cycle BEGIN           ---
[00:033:202:742] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:033:242:621] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:033:282:804] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:033:321:583] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:033:361:077] [pipeline:pipelined:without debug output:INFO] --- clock: 13: Cycle END             ---
[00:033:401:183] [pipeline:pipelined:without debug output:INFO] --- clock: 13: Cycle Sub-Stage BEGIN ---
[00:033:441:675] [pipeline:pipelined:without debug output:INFO] --- clock: 13: Cycle Sub-Stage END   ---
[00:033:481:859] [pipeline:pipelined:without debug output:INFO] --- clock: 14: Cycle BEGIN           ---
[00:033:521:153] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:033:560:628] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:033:608:356] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:033:649:187] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:033:688:941] [pipeline:pipelined:without debug output:INFO] --- clock: 14: Cycle END             ---
[00:033:729:301] [pipeline:pipelined:without debug output:INFO] --- clock: 14: Cycle Sub-Stage BEGIN ---
[00:033:770:303] [pipeline:pipelined:without debug output:INFO] --- clock: 14: Cycle Sub-Stage END   ---
[00:033:810:921] [pipeline:pipelined:without debug output:INFO] --- clock: 15: Cycle BEGIN           ---
[00:033:850:483] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:033:890:023] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:033:928:633] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:033:967:443] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:034:007:373] [pipeline:pipelined:without debug output:INFO] --- clock: 15: Cycle END             ---
[00:034:049:020] [pipeline:pipelined:without debug output:INFO] --- clock: 15: Cycle Sub-Stage BEGIN ---
[00:034:089:604] [pipeline:pipelined:without debug output:INFO] --- clock: 15: Cycle Sub-Stage END   ---
[00:034:129:636] [pipeline:pipelined:without debug output:INFO] --- clock: 16: Cycle BEGIN           ---
[00:034:168:721] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:034:209:272] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:034:248:341] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:034:287:799] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:034:327:607] [pipeline:pipelined:without debug output:INFO] --- clock: 16: Cycle END             ---
[00:034:368:270] [pipeline:pipelined:without debug output:INFO] --- clock: 16: Cycle Sub-Stage BEGIN ---
[00:034:408:422] [pipeline:pipelined:without debug output:INFO] --- clock: 16: Cycle Sub-Stage END   ---
[00:034:447:943] [pipeline:pipelined:without debug output:INFO] --- clock: 17: Cycle BEGIN           ---
[00:034:487:737] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:034:526:691] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:034:565:625] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:034:604:735] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:034:644:370] [pipeline:pipelined:without debug output:INFO] --- clock: 17: Cycle END             ---
[00:034:684:094] [pipeline:pipelined:without debug output:INFO] --- clock: 17: Cycle Sub-Stage BEGIN ---
[00:034:724:486] [pipeline:pipelined:without debug output:INFO] --- clock: 17: Cycle Sub-Stage END   ---
[00:034:764:782] [pipeline:pipelined:without debug output:INFO] --- clock: 18: Cycle BEGIN           ---
[00:034:804:081] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:034:843:074] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:034:882:618] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:034:921:506] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:034:961:021] [pipeline:pipelined:without debug output:INFO] --- clock: 18: Cycle END             ---
[00:035:002:298] [pipeline:pipelined:without debug output:INFO] --- clock: 18: Cycle Sub-Stage BEGIN ---
[00:035:042:652] [pipeline:pipelined:without debug output:INFO] --- clock: 18: Cycle Sub-Stage END   ---
[00:035:083:080] [pipeline:pipelined:without debug output:INFO] --- clock: 19: Cycle BEGIN           ---
[00:035:122:532] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:035:162:854] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:035:202:065] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:035:241:358] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:035:281:903] [pipeline:pipelined:without debug output:INFO] --- clock: 19: Cycle END             ---
[00:035:332:922] [pipeline:pipelined:without debug output:INFO] --- clock: 19: Cycle Sub-Stage BEGIN ---
[00:035:374:343] [pipeline:pipelined:without debug output:INFO] --- clock: 19: Cycle Sub-Stage END   ---
[00:035:423:739] [pipeline:pipelined:without debug output:INFO] --- clock: 20: Cycle BEGIN           ---
[00:035:466:142] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:035:505:700] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:035:545:392] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:035:584:900] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:035:625:643] [pipeline:pipelined:without debug output:INFO] --- clock: 20: Cycle END             ---
[00:035:665:330] [pipeline:pipelined:without debug output:INFO] --- clock: 20: Cycle Sub-Stage BEGIN ---
[00:035:706:225] [pipeline:pipelined:without debug output:INFO] --- clock: 20: Cycle Sub-Stage END   ---
[00:035:746:744] [pipeline:pipelined:without debug output:INFO] --- clock: 21: Cycle BEGIN           ---
[00:035:786:574] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:035:825:360] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:035:864:733] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:035:903:456] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:035:943:812] [pipeline:pipelined:without debug output:INFO] --- clock: 21: Cycle END             ---
[00:035:983:403] [pipeline:pipelined:without debug output:INFO] --- clock: 21: Cycle Sub-Stage BEGIN ---
[00:036:023:710] [pipeline:pipelined:without debug output:INFO] --- clock: 21: Cycle Sub-Stage END   ---
[00:036:063:319] [pipeline:pipelined:without debug output:INFO] --- clock: 22: Cycle BEGIN           ---
[00:036:102:405] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:036:141:099] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:036:181:205] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:036:220:556] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:036:262:016] [pipeline:pipelined:without debug output:INFO] --- clock: 22: Cycle END             ---
[00:036:303:468] [pipeline:pipelined:without debug output:INFO] --- clock: 22: Cycle Sub-Stage BEGIN ---
[00:036:345:585] [pipeline:pipelined:without debug output:INFO] --- clock: 22: Cycle Sub-Stage END   ---
[00:036:385:376] [pipeline:pipelined:without debug output:INFO] --- clock: 23: Cycle BEGIN           ---
[00:036:425:121] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:036:463:501] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:036:503:464] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:036:541:998] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:036:582:245] [pipeline:pipelined:without debug output:INFO] --- clock: 23: Cycle END             ---
[00:036:622:227] [pipeline:pipelined:without debug output:INFO] --- clock: 23: Cycle Sub-Stage BEGIN ---
[00:036:662:369] [pipeline:pipelined:without debug output:INFO] --- clock: 23: Cycle Sub-Stage END   ---
[00:036:702:648] [pipeline:pipelined:without debug output:INFO] --- clock: 24: Cycle BEGIN           ---
[00:036:741:540] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:036:780:444] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:036:818:781] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:036:858:445] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:036:899:417] [pipeline:pipelined:without debug output:INFO] --- clock: 24: Cycle END             ---
[00:036:940:518] [pipeline:pipelined:without debug output:INFO] --- clock: 24: Cycle Sub-Stage BEGIN ---
[00:036:981:084] [pipeline:pipelined:without debug output:INFO] --- clock: 24: Cycle Sub-Stage END   ---
[00:037:028:383] [pipeline:pipelined:without debug output:INFO] --- clock: 25: Cycle BEGIN           ---
[00:037:067:587] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:037:107:268] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:037:146:225] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:037:184:980] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:037:225:150] [pipeline:pipelined:without debug output:INFO] --- clock: 25: Cycle END             ---
[00:037:266:547] [pipeline:pipelined:without debug output:INFO] --- clock: 25: Cycle Sub-Stage BEGIN ---
[00:037:308:870] [pipeline:pipelined:without debug output:INFO] --- clock: 25: Cycle Sub-Stage END   ---
[00:037:349:874] [pipeline:pipelined:without debug output:INFO] --- clock: 26: Cycle BEGIN           ---
[00:037:389:042] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:037:427:712] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:037:466:728] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:037:505:956] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:037:546:426] [pipeline:pipelined:without debug output:INFO] --- clock: 26: Cycle END             ---
[00:037:588:117] [pipeline:pipelined:without debug output:INFO] --- clock: 26: Cycle Sub-Stage BEGIN ---
[00:037:628:559] [pipeline:pipelined:without debug output:INFO] --- clock: 26: Cycle Sub-Stage END   ---
[00:037:668:924] [pipeline:pipelined:without debug output:INFO] --- clock: 27: Cycle BEGIN           ---
[00:037:708:551] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:037:747:841] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:037:788:122] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:037:826:685] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:037:866:930] [pipeline:pipelined:without debug output:INFO] --- clock: 27: Cycle END             ---
[00:037:907:983] [pipeline:pipelined:without debug output:INFO] --- clock: 27: Cycle Sub-Stage BEGIN ---
[00:037:949:499] [pipeline:pipelined:without debug output:INFO] --- clock: 27: Cycle Sub-Stage END   ---
[00:037:990:515] [pipeline:pipelined:without debug output:INFO] --- clock: 28: Cycle BEGIN           ---
[00:038:029:575] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:038:069:976] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:038:109:190] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:038:150:157] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:038:190:468] [pipeline:pipelined:without debug output:INFO] --- clock: 28: Cycle END             ---
[00:038:229:778] [pipeline:pipelined:without debug output:INFO] --- clock: 28: Cycle Sub-Stage BEGIN ---
[00:038:270:713] [pipeline:pipelined:without debug output:INFO] --- clock: 28: Cycle Sub-Stage END   ---
[00:038:312:450] [pipeline:pipelined:without debug output:INFO] --- clock: 29: Cycle BEGIN           ---
[00:038:353:870] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:038:393:547] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:038:434:144] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:038:474:440] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:038:515:281] [pipeline:pipelined:without debug output:INFO] --- clock: 29: Cycle END             ---
[00:038:555:632] [pipeline:pipelined:without debug output:INFO] --- clock: 29: Cycle Sub-Stage BEGIN ---
[00:038:595:351] [pipeline:pipelined:without debug output:INFO] --- clock: 29: Cycle Sub-Stage END   ---
[00:038:635:710] [pipeline:pipelined:without debug output:INFO] --- clock: 30: Cycle BEGIN           ---
[00:038:675:008] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:038:720:888] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:038:761:035] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:038:800:572] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:038:840:385] [pipeline:pipelined:without debug output:INFO] --- clock: 30: Cycle END             ---
[00:038:880:317] [pipeline:pipelined:without debug output:INFO] --- clock: 30: Cycle Sub-Stage BEGIN ---
[00:038:921:361] [pipeline:pipelined:without debug output:INFO] --- clock: 30: Cycle Sub-Stage END   ---
[00:038:961:716] [pipeline:pipelined:without debug output:INFO] --- clock: 31: Cycle BEGIN           ---
[00:039:001:264] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:039:040:417] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:039:080:073] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:039:119:532] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:039:159:221] [pipeline:pipelined:without debug output:INFO] --- clock: 31: Cycle END             ---
[00:039:201:600] [pipeline:pipelined:without debug output:INFO] --- clock: 31: Cycle Sub-Stage BEGIN ---
[00:039:242:084] [pipeline:pipelined:without debug output:INFO] --- clock: 31: Cycle Sub-Stage END   ---
[00:039:283:669] [pipeline:pipelined:without debug output:INFO] --- clock: 32: Cycle BEGIN           ---
[00:039:322:893] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:039:361:811] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:039:401:860] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:056:722:106] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:056:786:367] [pipeline:pipelined:without debug output:INFO] --- clock: 32: Cycle END             ---
[00:056:838:338] [pipeline:pipelined:without debug output:INFO] --- clock: 32: Cycle Sub-Stage BEGIN ---
[00:056:883:870] [pipeline:pipelined:without debug output:INFO] --- clock: 32: Cycle Sub-Stage END   ---
[00:056:927:495] [pipeline:pipelined:without debug output:INFO] --- clock: 33: Cycle BEGIN           ---
[00:056:970:239] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:057:012:815] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:057:053:804] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:057:093:995] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:057:134:660] [pipeline:pipelined:without debug output:INFO] --- clock: 33: Cycle END             ---
[00:057:175:538] [pipeline:pipelined:without debug output:INFO] --- clock: 33: Cycle Sub-Stage BEGIN ---
[00:057:216:622] [pipeline:pipelined:without debug output:INFO] --- clock: 33: Cycle Sub-Stage END   ---
[00:057:257:080] [pipeline:pipelined:without debug output:INFO] --- clock: 34: Cycle BEGIN           ---
[00:057:297:243] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:057:336:919] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:057:376:937] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:057:416:640] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:057:458:568] [pipeline:pipelined:without debug output:INFO] --- clock: 34: Cycle END             ---
[00:057:499:334] [pipeline:pipelined:without debug output:INFO] --- clock: 34: Cycle Sub-Stage BEGIN ---
[00:057:540:177] [pipeline:pipelined:without debug output:INFO] --- clock: 34: Cycle Sub-Stage END   ---
[00:057:580:237] [pipeline:pipelined:without debug output:INFO] --- clock: 35: Cycle BEGIN           ---
[00:057:620:250] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:057:660:391] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:057:702:372] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:057:744:095] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:057:795:598] [pipeline:pipelined:without debug output:INFO] --- clock: 35: Cycle END             ---
[00:057:836:592] [pipeline:pipelined:without debug output:INFO] --- clock: 35: Cycle Sub-Stage BEGIN ---
[00:057:877:725] [pipeline:pipelined:without debug output:INFO] --- clock: 35: Cycle Sub-Stage END   ---
[00:057:917:953] [pipeline:pipelined:without debug output:INFO] --- clock: 36: Cycle BEGIN           ---
[00:057:957:125] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:057:997:087] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:058:036:893] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:058:076:407] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:058:117:757] [pipeline:pipelined:without debug output:INFO] --- clock: 36: Cycle END             ---
[00:058:158:182] [pipeline:pipelined:without debug output:INFO] --- clock: 36: Cycle Sub-Stage BEGIN ---
[00:058:199:615] [pipeline:pipelined:without debug output:INFO] --- clock: 36: Cycle Sub-Stage END   ---
[00:058:240:914] [pipeline:pipelined:without debug output:INFO] --- clock: 37: Cycle BEGIN           ---
[00:058:280:602] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:058:319:924] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:058:361:172] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:058:400:771] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:058:441:242] [pipeline:pipelined:without debug output:INFO] --- clock: 37: Cycle END             ---
[00:058:482:965] [pipeline:pipelined:without debug output:INFO] --- clock: 37: Cycle Sub-Stage BEGIN ---
[00:058:524:224] [pipeline:pipelined:without debug output:INFO] --- clock: 37: Cycle Sub-Stage END   ---
[00:058:565:975] [pipeline:pipelined:without debug output:INFO] --- clock: 38: Cycle BEGIN           ---
[00:058:605:691] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:058:645:872] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:058:685:409] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:058:724:850] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:058:765:829] [pipeline:pipelined:without debug output:INFO] --- clock: 38: Cycle END             ---
[00:058:806:187] [pipeline:pipelined:without debug output:INFO] --- clock: 38: Cycle Sub-Stage BEGIN ---
[00:058:846:768] [pipeline:pipelined:without debug output:INFO] --- clock: 38: Cycle Sub-Stage END   ---
[00:058:887:385] [pipeline:pipelined:without debug output:INFO] --- clock: 39: Cycle BEGIN           ---
[00:058:927:116] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:058:966:919] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:059:006:908] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:059:046:984] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:059:089:757] [pipeline:pipelined:without debug output:INFO] --- clock: 39: Cycle END             ---
[00:059:131:543] [pipeline:pipelined:without debug output:INFO] --- clock: 39: Cycle Sub-Stage BEGIN ---
[00:059:172:421] [pipeline:pipelined:without debug output:INFO] --- clock: 39: Cycle Sub-Stage END   ---
[00:059:211:961] [pipeline:pipelined:without debug output:INFO] --- clock: 40: Cycle BEGIN           ---
[00:059:251:341] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:059:290:334] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:059:329:996] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:059:368:984] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:059:418:449] [pipeline:pipelined:without debug output:INFO] --- clock: 40: Cycle END             ---
[00:059:467:210] [pipeline:pipelined:without debug output:INFO] --- clock: 40: Cycle Sub-Stage BEGIN ---
[00:059:521:563] [pipeline:pipelined:without debug output:INFO] --- clock: 40: Cycle Sub-Stage END   ---
[00:059:565:009] [pipeline:pipelined:without debug output:INFO] --- clock: 41: Cycle BEGIN           ---
[00:059:605:080] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:059:644:336] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:059:683:563] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:059:724:191] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:059:764:445] [pipeline:pipelined:without debug output:INFO] --- clock: 41: Cycle END             ---
[00:059:804:819] [pipeline:pipelined:without debug output:INFO] --- clock: 41: Cycle Sub-Stage BEGIN ---
[00:059:845:266] [pipeline:pipelined:without debug output:INFO] --- clock: 41: Cycle Sub-Stage END   ---
[00:059:884:538] [pipeline:pipelined:without debug output:INFO] --- clock: 42: Cycle BEGIN           ---
[00:059:925:029] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:059:964:398] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:060:003:751] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:060:043:031] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:060:083:576] [pipeline:pipelined:without debug output:INFO] --- clock: 42: Cycle END             ---
[00:060:124:111] [pipeline:pipelined:without debug output:INFO] --- clock: 42: Cycle Sub-Stage BEGIN ---
[00:060:165:106] [pipeline:pipelined:without debug output:INFO] --- clock: 42: Cycle Sub-Stage END   ---
[00:060:205:460] [pipeline:pipelined:without debug output:INFO] --- clock: 43: Cycle BEGIN           ---
[00:060:244:673] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:060:283:717] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:060:323:101] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:060:362:362] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:060:402:481] [pipeline:pipelined:without debug output:INFO] --- clock: 43: Cycle END             ---
[00:060:442:541] [pipeline:pipelined:without debug output:INFO] --- clock: 43: Cycle Sub-Stage BEGIN ---
[00:060:484:274] [pipeline:pipelined:without debug output:INFO] --- clock: 43: Cycle Sub-Stage END   ---
[00:060:524:933] [pipeline:pipelined:without debug output:INFO] --- clock: 44: Cycle BEGIN           ---
[00:060:564:304] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:060:605:284] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:060:644:455] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:060:683:482] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:060:724:618] [pipeline:pipelined:without debug output:INFO] --- clock: 44: Cycle END             ---
[00:060:764:600] [pipeline:pipelined:without debug output:INFO] --- clock: 44: Cycle Sub-Stage BEGIN ---
[00:060:805:369] [pipeline:pipelined:without debug output:INFO] --- clock: 44: Cycle Sub-Stage END   ---
[00:060:845:570] [pipeline:pipelined:without debug output:INFO] --- clock: 45: Cycle BEGIN           ---
[00:060:885:170] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:060:924:246] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:060:963:442] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:061:002:432] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:061:042:413] [pipeline:pipelined:without debug output:INFO] --- clock: 45: Cycle END             ---
[00:061:083:321] [pipeline:pipelined:without debug output:INFO] --- clock: 45: Cycle Sub-Stage BEGIN ---
[00:061:124:769] [pipeline:pipelined:without debug output:INFO] --- clock: 45: Cycle Sub-Stage END   ---
[00:061:164:062] [pipeline:pipelined:without debug output:INFO] --- clock: 46: Cycle BEGIN           ---
[00:061:203:759] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:061:250:168] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:061:289:787] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:061:328:583] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:061:368:452] [pipeline:pipelined:without debug output:INFO] --- clock: 46: Cycle END             ---
[00:061:408:234] [pipeline:pipelined:without debug output:INFO] --- clock: 46: Cycle Sub-Stage BEGIN ---
[00:061:449:939] [pipeline:pipelined:without debug output:INFO] --- clock: 46: Cycle Sub-Stage END   ---
[00:061:492:044] [pipeline:pipelined:without debug output:INFO] --- clock: 47: Cycle BEGIN           ---
[00:061:531:804] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:061:570:975] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:061:610:707] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:061:650:833] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:061:691:067] [pipeline:pipelined:without debug output:INFO] --- clock: 47: Cycle END             ---
[00:061:730:906] [pipeline:pipelined:without debug output:INFO] --- clock: 47: Cycle Sub-Stage BEGIN ---
[00:061:772:372] [pipeline:pipelined:without debug output:INFO] --- clock: 47: Cycle Sub-Stage END   ---
[00:061:812:696] [pipeline:pipelined:without debug output:INFO] --- clock: 48: Cycle BEGIN           ---
[00:061:853:588] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:061:892:998] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:061:933:987] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:061:973:354] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:062:013:594] [pipeline:pipelined:without debug output:INFO] --- clock: 48: Cycle END             ---
[00:062:054:365] [pipeline:pipelined:without debug output:INFO] --- clock: 48: Cycle Sub-Stage BEGIN ---
[00:062:094:712] [pipeline:pipelined:without debug output:INFO] --- clock: 48: Cycle Sub-Stage END   ---
[00:062:134:859] [pipeline:pipelined:without debug output:INFO] --- clock: 49: Cycle BEGIN           ---
[00:062:173:917] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:062:213:630] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:062:253:126] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:062:292:495] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:062:332:494] [pipeline:pipelined:without debug output:INFO] --- clock: 49: Cycle END             ---
[00:062:372:173] [pipeline:pipelined:without debug output:INFO] --- clock: 49: Cycle Sub-Stage BEGIN ---
[00:062:412:260] [pipeline:pipelined:without debug output:INFO] --- clock: 49: Cycle Sub-Stage END   ---
[00:062:453:818] [pipeline:pipelined:without debug output:INFO] --- clock: 50: Cycle BEGIN           ---
[00:062:494:771] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:062:534:710] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:062:573:750] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:062:613:381] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:062:653:656] [pipeline:pipelined:without debug output:INFO] --- clock: 50: Cycle END             ---
[00:062:693:888] [pipeline:pipelined:without debug output:INFO] --- clock: 50: Cycle Sub-Stage BEGIN ---
[00:062:734:192] [pipeline:pipelined:without debug output:INFO] --- clock: 50: Cycle Sub-Stage END   ---
[00:062:774:413] [pipeline:pipelined:without debug output:INFO] --- clock: 51: Cycle BEGIN           ---
[00:062:814:105] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:062:853:424] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:062:893:923] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:062:940:170] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:062:980:773] [pipeline:pipelined:without debug output:INFO] --- clock: 51: Cycle END             ---
[00:063:021:068] [pipeline:pipelined:without debug output:INFO] --- clock: 51: Cycle Sub-Stage BEGIN ---
[00:063:063:093] [pipeline:pipelined:without debug output:INFO] --- clock: 51: Cycle Sub-Stage END   ---
[00:063:102:743] [pipeline:pipelined:without debug output:INFO] --- clock: 52: Cycle BEGIN           ---
[00:063:142:503] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:063:181:447] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:063:220:737] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:063:260:182] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:063:302:552] [pipeline:pipelined:without debug output:INFO] --- clock: 52: Cycle END             ---
[00:063:344:160] [pipeline:pipelined:without debug output:INFO] --- clock: 52: Cycle Sub-Stage BEGIN ---
[00:063:385:343] [pipeline:pipelined:without debug output:INFO] --- clock: 52: Cycle Sub-Stage END   ---
[00:076:754:392] [pipeline:pipelined:without debug output:INFO] --- clock: 53: Cycle BEGIN           ---
[00:076:855:740] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:076:913:832] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:076:965:024] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:077:015:143] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:077:066:276] [pipeline:pipelined:without debug output:INFO] --- clock: 53: Cycle END             ---
[00:077:115:107] [pipeline:pipelined:without debug output:INFO] --- clock: 53: Cycle Sub-Stage BEGIN ---
[00:077:166:533] [pipeline:pipelined:without debug output:INFO] --- clock: 53: Cycle Sub-Stage END   ---
[00:077:216:202] [pipeline:pipelined:without debug output:INFO] --- clock: 54: Cycle BEGIN           ---
[00:077:263:792] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:077:313:828] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:077:361:810] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:077:409:529] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:077:457:964] [pipeline:pipelined:without debug output:INFO] --- clock: 54: Cycle END             ---
[00:077:556:432] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 54: decode BEGIN
[00:077:857:851] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 54: storing MDR with address of data memory location 0
[00:077:926:626] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 54: stored MDR with address 0x560b831f77e4
[00:077:980:450] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 54: decode END: load
[00:078:032:206] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 54: output: 13
[00:078:264:904] [pipeline:pipelined:without debug output:INFO] --- clock: 54: Cycle Sub-Stage BEGIN ---
[00:078:341:723] [pipeline:pipelined:without debug output:INFO] --- clock: 54: Cycle Sub-Stage END   ---
[00:078:394:830] [pipeline:pipelined:without debug output:INFO] --- clock: 55: Cycle BEGIN           ---
[00:078:442:555] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:078:489:214] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:078:552:695] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:078:613:975] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:078:676:033] [pipeline:pipelined:without debug output:INFO] --- clock: 55: Cycle END             ---
[00:078:738:072] [pipeline:pipelined:without debug output:INFO] --- clock: 55: Cycle Sub-Stage BEGIN ---
[00:078:800:578] [pipeline:pipelined:without debug output:INFO] --- clock: 55: Cycle Sub-Stage END   ---
[00:078:862:784] [pipeline:pipelined:without debug output:INFO] --- clock: 56: Cycle BEGIN           ---
[00:078:923:890] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:078:985:272] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:079:094:360] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:079:144:662] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:079:191:253] [pipeline:pipelined:without debug output:INFO] --- clock: 56: Cycle END             ---
[00:079:234:026] [pipeline:pipelined:without debug output:INFO] --- clock: 56: Cycle Sub-Stage BEGIN ---
[00:079:271:799] [pipeline:pipelined:without debug output:INFO] --- clock: 56: Cycle Sub-Stage END   ---
[00:079:311:588] [pipeline:pipelined:without debug output:INFO] --- clock: 57: Cycle BEGIN           ---
[00:079:349:986] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:079:386:323] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:079:438:756] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:079:485:509] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:079:531:798] [pipeline:pipelined:without debug output:INFO] --- clock: 57: Cycle END             ---
[00:079:575:257] [pipeline:pipelined:without debug output:INFO] --- clock: 57: Cycle Sub-Stage BEGIN ---
[00:079:618:343] [pipeline:pipelined:without debug output:INFO] --- clock: 57: Cycle Sub-Stage END   ---
[00:079:660:751] [pipeline:pipelined:without debug output:INFO] --- clock: 58: Cycle BEGIN           ---
[00:079:703:407] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:079:752:225] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:079:795:103] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:079:836:039] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:079:879:012] [pipeline:pipelined:without debug output:INFO] --- clock: 58: Cycle END             ---
[00:079:921:473] [pipeline:pipelined:without debug output:INFO] --- clock: 58: Cycle Sub-Stage BEGIN ---
[00:079:964:286] [pipeline:pipelined:without debug output:INFO] --- clock: 58: Cycle Sub-Stage END   ---
[00:080:006:368] [pipeline:pipelined:without debug output:INFO] --- clock: 59: Cycle BEGIN           ---
[00:080:048:484] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:080:089:978] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:080:131:418] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:080:174:430] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:080:216:303] [pipeline:pipelined:without debug output:INFO] --- clock: 59: Cycle END             ---
[00:080:261:912] [pipeline:pipelined:without debug output:INFO] --- clock: 59: Cycle Sub-Stage BEGIN ---
[00:080:307:265] [pipeline:pipelined:without debug output:INFO] --- clock: 59: Cycle Sub-Stage END   ---
[00:080:355:840] [pipeline:pipelined:without debug output:INFO] --- clock: 60: Cycle BEGIN           ---
[00:080:401:270] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:080:444:986] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:080:489:664] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:080:532:744] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:080:577:565] [pipeline:pipelined:without debug output:INFO] --- clock: 60: Cycle END             ---
[00:080:621:950] [pipeline:pipelined:without debug output:INFO] --- clock: 60: Cycle Sub-Stage BEGIN ---
[00:080:666:828] [pipeline:pipelined:without debug output:INFO] --- clock: 60: Cycle Sub-Stage END   ---
[00:080:710:827] [pipeline:pipelined:without debug output:INFO] --- clock: 61: Cycle BEGIN           ---
[00:080:754:786] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:080:798:300] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:080:852:902] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:080:898:265] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:080:944:599] [pipeline:pipelined:without debug output:INFO] --- clock: 61: Cycle END             ---
[00:080:993:831] [pipeline:pipelined:without debug output:INFO] --- clock: 61: Cycle Sub-Stage BEGIN ---
[00:081:048:819] [pipeline:pipelined:without debug output:INFO] --- clock: 61: Cycle Sub-Stage END   ---
[00:081:097:650] [pipeline:pipelined:without debug output:INFO] --- clock: 62: Cycle BEGIN           ---
[00:081:149:094] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:081:197:013] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:081:245:915] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:081:295:626] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:081:346:395] [pipeline:pipelined:without debug output:INFO] --- clock: 62: Cycle END             ---
[00:081:396:372] [pipeline:pipelined:without debug output:INFO] --- clock: 62: Cycle Sub-Stage BEGIN ---
[00:081:452:025] [pipeline:pipelined:without debug output:INFO] --- clock: 62: Cycle Sub-Stage END   ---
[00:081:504:912] [pipeline:pipelined:without debug output:INFO] --- clock: 63: Cycle BEGIN           ---
[00:081:557:694] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:081:610:876] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:081:663:974] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:081:718:291] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:081:772:077] [pipeline:pipelined:without debug output:INFO] --- clock: 63: Cycle END             ---
[00:081:821:762] [pipeline:pipelined:without debug output:INFO] --- clock: 63: Cycle Sub-Stage BEGIN ---
[00:081:869:696] [pipeline:pipelined:without debug output:INFO] --- clock: 63: Cycle Sub-Stage END   ---
[00:081:920:312] [pipeline:pipelined:without debug output:INFO] --- clock: 64: Cycle BEGIN           ---
[00:081:967:390] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:082:002:201] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:082:035:840] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:082:086:028] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:082:121:342] [pipeline:pipelined:without debug output:INFO] --- clock: 64: Cycle END             ---
[00:082:163:224] [pipeline:pipelined:without debug output:INFO] --- clock: 64: Cycle Sub-Stage BEGIN ---
[00:082:214:665] [pipeline:pipelined:without debug output:INFO] --- clock: 64: Cycle Sub-Stage END   ---
[00:082:265:355] [pipeline:pipelined:without debug output:INFO] --- clock: 65: Cycle BEGIN           ---
[00:082:304:393] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:082:341:985] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:082:378:054] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:082:414:472] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:082:448:709] [pipeline:pipelined:without debug output:INFO] --- clock: 65: Cycle END             ---
[00:082:482:373] [pipeline:pipelined:without debug output:INFO] --- clock: 65: Cycle Sub-Stage BEGIN ---
[00:082:516:522] [pipeline:pipelined:without debug output:INFO] --- clock: 65: Cycle Sub-Stage END   ---
[00:082:555:151] [pipeline:pipelined:without debug output:INFO] --- clock: 66: Cycle BEGIN           ---
[00:082:593:196] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:082:634:198] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:082:667:385] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:082:707:863] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:082:747:197] [pipeline:pipelined:without debug output:INFO] --- clock: 66: Cycle END             ---
[00:082:795:235] [pipeline:pipelined:without debug output:INFO] --- clock: 66: Cycle Sub-Stage BEGIN ---
[00:082:836:087] [pipeline:pipelined:without debug output:INFO] --- clock: 66: Cycle Sub-Stage END   ---
[00:082:874:757] [pipeline:pipelined:without debug output:INFO] --- clock: 67: Cycle BEGIN           ---
[00:082:916:950] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:082:951:838] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:082:993:566] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:083:029:606] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:083:068:301] [pipeline:pipelined:without debug output:INFO] --- clock: 67: Cycle END             ---
[00:083:107:106] [pipeline:pipelined:without debug output:INFO] --- clock: 67: Cycle Sub-Stage BEGIN ---
[00:083:150:945] [pipeline:pipelined:without debug output:INFO] --- clock: 67: Cycle Sub-Stage END   ---
[00:083:188:143] [pipeline:pipelined:without debug output:INFO] --- clock: 68: Cycle BEGIN           ---
[00:083:227:442] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:083:266:398] [pipeline:pipelined:without debug output:INFO] [TICK   ] sleeping for 1 second
[00:083:301:257] [pipeline:pipelined:without debug output:INFO] [TICK   ] slept for 1 second
[00:083:341:858] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticking
[00:083:379:283] [pipeline:pipelined:without debug output:INFO] --- clock: 68: Cycle END             ---
[00:083:786:525] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 68: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[00:083:847:789] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 68: loading MDR
[00:083:903:034] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 68: loaded MDR with address 0x560b831f77e4
[00:083:951:491] [pipeline:pipelined:without debug output:INFO] [Stage 4] reg->ACC: 1
[00:083:996:269] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 68: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[00:086:455:351] [pipeline:pipelined:without debug output:INFO] --- clock: 68: Cycle Sub-Stage BEGIN ---
[00:086:905:919] [pipeline:pipelined:without debug output:INFO] --- clock: 68: Cycle Sub-Stage END   ---
[00:087:144:075] [pipeline:pipelined:without debug output:INFO] --- clock: 69: Cycle BEGIN           ---
[00:087:297:050] [pipeline:pipelined:without debug output:INFO] [TICK   ] ticked
[00:000:358:968] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0]
[00:000:487:528] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:538:443] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x559ea96559b8
[00:000:578:507] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:617:556] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x559ea96559b8
[00:000:656:587] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[01:012:008:458] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[01:012:192:326] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage BEGIN ---
[01:012:292:666] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage END   ---
[01:012:392:495] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[01:012:826:285] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode BEGIN
[01:013:883:622] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: storing MDR with address of data memory location 0
[01:014:188:993] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x559ea965c7e4
[01:014:396:230] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode END: load
[01:014:609:199] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: output: 13
[02:012:560:565] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[02:012:648:129] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage BEGIN ---
[02:012:691:051] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage END   ---
[02:012:767:841] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[02:012:833:573] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[02:012:908:200] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loading MDR
[02:012:968:919] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loaded MDR with address 0x559ea965c7e4
[02:013:022:676] [pipeline:pipelined:without debug output:INFO] [Stage 4] reg->ACC: 1
[02:013:078:269] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[03:013:040:123] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[03:013:146:115] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage BEGIN ---
[03:013:208:231] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage END   ---
[03:013:254:426] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[00:000:394:928] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0]
[00:000:535:225] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:593:376] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x559e4802c9b8
[00:000:635:755] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:675:174] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x559e4802c9b8
[00:000:714:950] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[01:001:035:731] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[01:001:139:708] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage BEGIN ---
[01:001:192:409] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage END   ---
[01:001:248:423] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[01:001:377:829] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode BEGIN
[01:001:448:734] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: storing MDR with address of data memory location 0
[01:001:506:435] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x559e480337e4
[01:001:561:000] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode END: load
[01:001:612:380] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: output: 13
[02:001:401:053] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[02:001:784:810] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage BEGIN ---
[02:001:972:660] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage END   ---
[02:002:029:080] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[02:002:176:025] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[02:002:254:432] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loading MDR
[02:002:327:285] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loaded MDR with address 0x559e480337e4
[02:002:394:261] [pipeline:pipelined:without debug output:INFO] [Stage 4] reg->ACC: 1
[02:002:489:022] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[03:002:187:402] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[03:002:278:466] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage BEGIN ---
[03:002:328:591] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage END   ---
[03:002:371:942] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[00:000:285:860] [pipeline:pipelined:with debug output:INFO] [Stage 0] STARTED
[00:000:422:146] [pipeline:pipelined:with debug output:INFO] [Stage 1] STARTED
[00:000:534:311] [pipeline:pipelined:with debug output:INFO] [Stage 2] STARTED
[00:000:739:382] [pipeline:pipelined:with debug output:INFO] [Stage 3] STARTED
[00:001:697:862] [pipeline:pipelined:with debug output:INFO] [Stage 4] STARTED
[00:015:661:896] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[00:015:778:346] [pipeline:pipelined:with debug output:INFO] [Stage 0] running stage
[00:015:871:448] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0]
[00:015:944:959] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:016:016:042] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55ae61ad49b8
[00:016:080:528] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:016:145:083] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55ae61ad49b8
[00:016:217:973] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: fetch END
[00:016:276:326] [pipeline:pipelined:with debug output:INFO] [Stage 1] pushing flip-flop input
[00:016:339:529] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushing input
[00:016:392:677] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 0
[00:016:441:190] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushed input
[00:016:488:960] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 1
[00:016:536:467] [pipeline:pipelined:with debug output:INFO] [Stage 1] pushed flip-flop input
[00:016:584:304] [pipeline:pipelined:with debug output:INFO] [Stage 1] consuming normal input
[00:016:632:381] [pipeline:pipelined:with debug output:INFO] [Stage 1] consumed normal input
[00:019:382:912] [pipeline:pipelined:with debug output:INFO] [Stage 0] ran stage
[00:019:521:511] [pipeline:pipelined:with debug output:INFO] [Stage 0] input->size(): 2
[00:019:604:170] [pipeline:pipelined:with debug output:INFO] [Stage 0] output->size(): 0
[00:019:677:906] [pipeline:pipelined:with debug output:INFO] [Stage 0] popping *input->front(): 13
[00:019:749:962] [pipeline:pipelined:with debug output:INFO] [Stage 0] popping *input->front(): 0
[00:019:816:610] [pipeline:pipelined:with debug output:INFO] [Stage 0] HALTING, input size: 0, output size: 0
[00:019:881:290] [pipeline:pipelined:with debug output:INFO] [Stage 0] Terminated, input size: 0, output size: 0
[01:015:903:115] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[01:016:038:156] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[01:016:120:052] [pipeline:pipelined:with debug output:INFO] --- clock: 0: Cycle END             ---
[01:016:184:538] [pipeline:pipelined:with debug output:INFO] --- clock: 0: Cycle Sub-Stage BEGIN ---
[01:016:247:975] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0x55ae61ad9460
[01:017:687:530] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pulling input
[01:017:817:315] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 1
[01:017:926:032] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pulled input
[01:018:037:548] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 0
[01:018:108:139] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushing intermediate output
[01:018:375:262] [pipeline:pipelined:with debug output:INFO] [FLOP   ] intermediateOutput->size(): 0
[01:018:430:924] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushed intermediate output
[01:018:488:669] [pipeline:pipelined:with debug output:INFO] [FLOP   ] intermediateOutput->size(): 1
[01:018:540:686] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[01:018:596:123] [pipeline:pipelined:with debug output:INFO] --- clock: 0: Cycle Sub-Stage END   ---
[01:018:643:805] [pipeline:pipelined:with debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[01:018:691:662] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[01:018:746:193] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[01:018:808:293] [pipeline:pipelined:with debug output:INFO] [Stage 2] running stage
[01:018:867:679] [pipeline:pipelined:with debug output:INFO] [Stage 2] clock: 1: decode BEGIN
[01:018:939:197] [pipeline:pipelined:with debug output:INFO] [Stage 2] clock: 1: storing MDR with address of data memory location 0
[01:019:002:461] [pipeline:pipelined:with debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x55ae61adb7e4
[01:019:064:978] [pipeline:pipelined:with debug output:INFO] [Stage 2] clock: 1: decode END: load
[01:019:129:711] [pipeline:pipelined:with debug output:INFO] [Stage 2] clock: 1: output: 13
[01:019:196:656] [pipeline:pipelined:with debug output:INFO] [Stage 2] ran stage
[01:019:261:993] [pipeline:pipelined:with debug output:INFO] [Stage 2] input->size(): 1
[01:019:323:336] [pipeline:pipelined:with debug output:INFO] [Stage 2] output->size(): 1
[01:019:391:398] [pipeline:pipelined:with debug output:INFO] [Stage 1] HALTING, input size: 0, output size: 0
[01:019:447:398] [pipeline:pipelined:with debug output:INFO] [Stage 1] Terminated, input size: 0, output size: 0
[01:019:536:370] [pipeline:pipelined:with debug output:INFO] [Stage 3] pushing flip-flop input
[01:019:591:181] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushing input
[01:019:632:365] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 0
[01:019:671:152] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushed input
[01:019:710:218] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 1
[01:019:749:511] [pipeline:pipelined:with debug output:INFO] [Stage 3] pushed flip-flop input
[01:019:789:235] [pipeline:pipelined:with debug output:INFO] [Stage 3] consuming normal input
[01:019:829:240] [pipeline:pipelined:with debug output:INFO] [Stage 3] consumed normal input
[02:018:898:044] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[02:018:992:939] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[02:019:037:180] [pipeline:pipelined:with debug output:INFO] --- clock: 1: Cycle END             ---
[02:019:074:743] [pipeline:pipelined:with debug output:INFO] --- clock: 1: Cycle Sub-Stage BEGIN ---
[02:019:113:168] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[02:019:151:488] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0x55ae61ada5c0
[02:019:188:041] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pulling input
[02:019:224:548] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 1
[02:019:260:358] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pulled input
[02:019:296:746] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 0
[02:019:332:353] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushing intermediate output
[02:019:368:361] [pipeline:pipelined:with debug output:INFO] [FLOP   ] intermediateOutput->size(): 0
[02:019:403:546] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushed intermediate output
[02:019:449:954] [pipeline:pipelined:with debug output:INFO] [FLOP   ] intermediateOutput->size(): 1
[02:019:486:583] [pipeline:pipelined:with debug output:INFO] --- clock: 1: Cycle Sub-Stage END   ---
[02:019:523:901] [pipeline:pipelined:with debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[02:019:581:063] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[02:019:625:462] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[02:019:689:643] [pipeline:pipelined:with debug output:INFO] [Stage 2] HALTING, input size: 0, output size: 0
[02:019:743:491] [pipeline:pipelined:with debug output:INFO] [Stage 2] Terminated, input size: 0, output size: 0
[02:020:022:831] [pipeline:pipelined:with debug output:INFO] [Stage 4] running stage
[02:020:090:343] [pipeline:pipelined:with debug output:INFO] [Stage 4] clock: 2: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[02:020:133:409] [pipeline:pipelined:with debug output:INFO] [Stage 4] clock: 2: loading MDR
[02:020:175:993] [pipeline:pipelined:with debug output:INFO] [Stage 4] clock: 2: loaded MDR with address 0x55ae61adb7e4
[02:020:215:983] [pipeline:pipelined:with debug output:INFO] [Stage 4] reg->ACC: 1
[02:020:257:439] [pipeline:pipelined:with debug output:INFO] [Stage 4] clock: 2: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[02:020:296:617] [pipeline:pipelined:with debug output:INFO] [Stage 4] ran stage
[02:020:335:275] [pipeline:pipelined:with debug output:INFO] [Stage 4] input->size(): 1
[03:019:810:096] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[03:019:923:191] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[03:019:973:539] [pipeline:pipelined:with debug output:INFO] --- clock: 2: Cycle END             ---
[03:020:012:597] [pipeline:pipelined:with debug output:INFO] --- clock: 2: Cycle Sub-Stage BEGIN ---
[03:020:052:537] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[03:020:091:838] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[03:020:129:656] [pipeline:pipelined:with debug output:INFO] --- clock: 2: Cycle Sub-Stage END   ---
[03:020:168:539] [pipeline:pipelined:with debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[03:020:218:250] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[03:020:286:531] [pipeline:pipelined:with debug output:INFO] [Stage 3] HALTING, input size: 0, output size: 0
[03:020:346:845] [pipeline:pipelined:with debug output:INFO] [Stage 3] Terminated, input size: 0, output size: 0
[03:020:415:368] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[04:020:572:729] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[04:020:674:361] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[04:020:721:869] [pipeline:pipelined:with debug output:INFO] --- clock: 3: Cycle END             ---
[04:020:764:779] [pipeline:pipelined:with debug output:INFO] --- clock: 3: Cycle Sub-Stage BEGIN ---
[04:020:808:452] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[04:020:850:691] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[04:020:889:847] [pipeline:pipelined:with debug output:INFO] --- clock: 3: Cycle Sub-Stage END   ---
[04:020:945:017] [pipeline:pipelined:with debug output:INFO] --- clock: 4: Cycle BEGIN           ---
[04:021:033:245] [pipeline:pipelined:with debug output:INFO] [Stage 4] HALTING, input size: 0, output size: 0
[04:021:095:379] [pipeline:pipelined:with debug output:INFO] [Stage 4] Terminated, input size: 0, output size: 0
[04:021:144:836] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[00:000:372:062] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0]
[00:000:537:341] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:614:841] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5589f3d239b8
[00:000:667:039] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:717:050] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x5589f3d239b8
[00:000:782:354] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[01:000:371:307] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[01:000:493:524] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage BEGIN ---
[01:000:553:706] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage END   ---
[01:000:611:471] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[01:000:725:564] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode BEGIN
[01:000:795:998] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: storing MDR with address of data memory location 0
[01:000:863:535] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x5589f3d2a7e4
[01:000:928:446] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode END: load
[01:000:991:504] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: output: 13
[02:000:778:427] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[02:001:147:694] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage BEGIN ---
[02:001:364:518] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage END   ---
[02:001:549:040] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[02:001:621:735] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loading MDR
[02:001:683:350] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loaded MDR with address 0x5589f3d2a7e4
[02:001:735:596] [pipeline:pipelined:without debug output:INFO] [Stage 4] reg->ACC: 1
[02:001:791:521] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[02:002:007:049] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[03:002:145:369] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[03:002:240:586] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage BEGIN ---
[03:002:287:709] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage END   ---
[03:002:329:580] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[00:000:372:923] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0]
[00:000:503:985] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:559:112] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5568582f09b8
[00:000:603:489] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:645:515] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x5568582f09b8
[00:000:688:094] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:736:819] [pipeline:pipelined:without debug output:INFO] [Stage 0] Terminated, input size: 0, output size: 0
[01:009:451:403] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[01:009:570:929] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage BEGIN ---
[01:009:675:759] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage END   ---
[01:009:729:443] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[01:010:182:909] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode BEGIN
[01:010:424:205] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: storing MDR with address of data memory location 0
[01:010:636:075] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x5568582f77e4
[01:010:825:924] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode END: load
[01:011:016:159] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: output: 13
[01:011:226:813] [pipeline:pipelined:without debug output:INFO] [Stage 1] Terminated, input size: 0, output size: 0
[02:009:882:490] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[02:009:975:353] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage BEGIN ---
[02:010:022:672] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage END   ---
[02:010:096:583] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[02:010:163:077] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loading MDR
[02:010:207:047] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loaded MDR with address 0x5568582f77e4
[02:010:258:978] [pipeline:pipelined:without debug output:INFO] [Stage 4] reg->ACC: 1
[02:010:306:182] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[02:010:620:055] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[02:010:689:648] [pipeline:pipelined:without debug output:INFO] [Stage 2] Terminated, input size: 0, output size: 0
[03:010:789:111] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[03:010:895:611] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage BEGIN ---
[03:010:954:862] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage END   ---
[03:011:011:824] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[03:011:400:921] [pipeline:pipelined:without debug output:INFO] [Stage 3] Terminated, input size: 0, output size: 0
[00:000:467:622] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0]
[00:000:963:718] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:001:281:684] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55b77c6419b8
[00:001:540:472] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:795:277] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55b77c6419b8
[00:002:101:326] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:002:321:748] [pipeline:pipelined:without debug output:INFO] [Stage 0] HALTING, input size: 0, output size: 0
[01:008:576:276] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[01:009:600:093] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage BEGIN ---
[01:009:950:930] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage END   ---
[01:010:034:627] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[01:010:392:506] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode BEGIN
[01:010:666:768] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: storing MDR with address of data memory location 0
[01:010:926:368] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x55b77c6487e4
[01:011:184:758] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode END: load
[01:011:424:763] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: output: 13
[01:011:704:509] [pipeline:pipelined:without debug output:INFO] [Stage 1] HALTING, input size: 0, output size: 0
[02:010:263:522] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[02:010:373:344] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage BEGIN ---
[02:010:436:645] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage END   ---
[02:010:513:605] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[02:010:609:498] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[02:010:707:014] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loading MDR
[02:010:785:764] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loaded MDR with address 0x55b77c6487e4
[02:010:862:387] [pipeline:pipelined:without debug output:INFO] [Stage 4] reg->ACC: 1
[02:010:937:742] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[02:011:032:832] [pipeline:pipelined:without debug output:INFO] [Stage 2] HALTING, input size: 0, output size: 0
[03:010:685:845] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[03:010:793:075] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage BEGIN ---
[03:010:849:856] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage END   ---
[03:010:898:633] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[03:011:016:816] [pipeline:pipelined:without debug output:INFO] [Stage 3] HALTING, input size: 0, output size: 0
[04:011:085:087] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle END             ---
[04:011:231:736] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle Sub-Stage BEGIN ---
[04:011:318:772] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle Sub-Stage END   ---
[04:011:401:566] [pipeline:pipelined:without debug output:INFO] --- clock: 4: Cycle BEGIN           ---
[04:011:551:164] [pipeline:pipelined:without debug output:INFO] [Stage 4] HALTING, input size: 0, output size: 0
[00:000:367:004] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0]
[00:000:499:737] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:548:253] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x56310e21b9b8
[00:000:587:201] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:625:348] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x56310e21b9b8
[00:000:663:206] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:705:295] [pipeline:pipelined:without debug output:INFO] [Stage 0] HALTING, input size: 0, output size: 0
[01:001:751:781] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[01:001:888:856] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage BEGIN ---
[01:001:957:558] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage END   ---
[01:002:010:440] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[01:002:451:046] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode BEGIN
[01:002:695:456] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: storing MDR with address of data memory location 0
[01:002:887:703] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x56310e2227e4
[01:003:075:721] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode END: load
[01:003:251:249] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: output: 13
[01:003:446:238] [pipeline:pipelined:without debug output:INFO] [Stage 1] HALTING, input size: 0, output size: 0
[02:002:167:979] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[02:002:262:034] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage BEGIN ---
[02:002:307:317] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage END   ---
[02:002:383:313] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[02:002:460:816] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[02:002:531:187] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loading MDR
[02:002:583:071] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loaded MDR with address 0x56310e2227e4
[02:002:647:362] [pipeline:pipelined:without debug output:INFO] [Stage 2] HALTING, input size: 0, output size: 0
[02:002:706:627] [pipeline:pipelined:without debug output:INFO] [Stage 4] reg->ACC: 1
[02:002:762:859] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[03:002:596:675] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[03:002:757:120] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage BEGIN ---
[03:002:811:018] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage END   ---
[03:002:852:987] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[03:002:947:721] [pipeline:pipelined:without debug output:INFO] [Stage 3] HALTING, input size: 0, output size: 0
[04:003:015:494] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle END             ---
[04:003:102:274] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle Sub-Stage BEGIN ---
[04:003:155:606] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle Sub-Stage END   ---
[04:003:203:481] [pipeline:pipelined:without debug output:INFO] --- clock: 4: Cycle BEGIN           ---
[04:003:375:051] [pipeline:pipelined:without debug output:INFO] [Stage 4] HALTING, input size: 0, output size: 0
[00:000:344:361] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0]
[00:000:474:071] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:521:954] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x56493aa7e9b8
[00:000:561:427] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:600:123] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x56493aa7e9b8
[00:000:639:471] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:683:317] [pipeline:pipelined:without debug output:INFO] [Stage 0] HALTING, input size: 0, output size: 0
[01:010:588:259] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[01:010:696:797] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage BEGIN ---
[01:010:754:902] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage END   ---
[01:010:811:270] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[01:010:932:431] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode BEGIN
[01:011:005:234] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: storing MDR with address of data memory location 0
[01:011:060:018] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x56493aa857e4
[01:011:109:649] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode END: load
[01:011:159:360] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: output: 13
[01:011:350:627] [pipeline:pipelined:without debug output:INFO] [Stage 1] HALTING, input size: 0, output size: 0
[02:011:016:033] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[02:011:149:170] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage BEGIN ---
[02:011:220:337] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage END   ---
[02:011:369:504] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[02:011:483:404] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loading MDR
[02:011:573:081] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loaded MDR with address 0x56493aa857e4
[02:011:646:729] [pipeline:pipelined:without debug output:INFO] [Stage 4] reg->ACC: 1
[02:011:709:741] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[02:011:909:655] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[02:012:361:569] [pipeline:pipelined:without debug output:INFO] [Stage 2] HALTING, input size: 0, output size: 0
[03:012:072:418] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[03:012:168:914] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage BEGIN ---
[03:012:220:639] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage END   ---
[03:012:267:597] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[03:012:364:518] [pipeline:pipelined:without debug output:INFO] [Stage 3] HALTING, input size: 0, output size: 0
[04:012:433:700] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle END             ---
[04:012:578:876] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle Sub-Stage BEGIN ---
[04:012:646:768] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle Sub-Stage END   ---
[04:012:711:151] [pipeline:pipelined:without debug output:INFO] --- clock: 4: Cycle BEGIN           ---
[04:012:820:546] [pipeline:pipelined:without debug output:INFO] [Stage 4] HALTING, input size: 0, output size: 0
[00:000:319:313] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0]
[00:000:467:029] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:532:375] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5597fe0849b8
[00:000:584:725] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:634:701] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x5597fe0849b8
[00:000:689:585] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:747:849] [pipeline:pipelined:without debug output:INFO] [Stage 0] HALTING, input size: 0, output size: 0
[01:000:998:745] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[01:001:134:031] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage BEGIN ---
[01:001:195:884] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage END   ---
[01:001:313:512] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 0: decode BEGIN
[01:001:384:228] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[01:001:453:100] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: storing MDR with address of data memory location 0
[01:001:509:009] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x5597fe08b7e4
[01:001:560:842] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode END: load
[01:001:625:856] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: output: 13
[01:001:715:845] [pipeline:pipelined:without debug output:INFO] [Stage 1] HALTING, input size: 0, output size: 0
[02:001:549:952] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[02:001:648:861] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage BEGIN ---
[02:001:696:680] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage END   ---
[02:001:787:387] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[02:001:850:447] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[02:001:918:360] [pipeline:pipelined:without debug output:INFO] [Stage 2] HALTING, input size: 0, output size: 0
[02:002:019:873] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loading MDR
[02:002:063:363] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loaded MDR with address 0x5597fe08b7e4
[02:002:100:418] [pipeline:pipelined:without debug output:INFO] [Stage 4] reg->ACC: 1
[02:002:137:636] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[03:002:063:544] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[03:002:164:361] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage BEGIN ---
[03:002:215:809] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage END   ---
[03:002:259:562] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[03:002:676:135] [pipeline:pipelined:without debug output:INFO] [Stage 3] HALTING, input size: 0, output size: 0
[04:002:434:959] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle END             ---
[04:002:542:247] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle Sub-Stage BEGIN ---
[04:002:601:762] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle Sub-Stage END   ---
[04:002:646:293] [pipeline:pipelined:without debug output:INFO] --- clock: 4: Cycle BEGIN           ---
[04:002:729:272] [pipeline:pipelined:without debug output:INFO] [Stage 4] HALTING, input size: 0, output size: 0
[00:000:463:366] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0]
[00:000:610:720] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:704:838] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55e4507a69b8
[00:000:776:947] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:848:460] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55e4507a69b8
[00:000:927:978] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:001:009:271] [pipeline:pipelined:without debug output:INFO] [Stage 0] HALTING, input size: 0, output size: 0
[01:002:622:642] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[01:003:074:562] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage BEGIN ---
[01:003:296:611] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage END   ---
[01:003:500:771] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[01:006:518:748] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode BEGIN
[01:006:716:776] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: storing MDR with address of data memory location 0
[01:006:908:943] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x55e4507ad7e4
[01:007:086:177] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode END: load
[01:007:268:262] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: output: 13
[01:007:468:592] [pipeline:pipelined:without debug output:INFO] [Stage 1] HALTING, input size: 0, output size: 0
[02:003:802:939] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[02:003:905:177] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage BEGIN ---
[02:003:965:076] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage END   ---
[02:004:055:914] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[02:004:153:430] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loading MDR
[02:004:225:916] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loaded MDR with address 0x55e4507ad7e4
[02:004:288:517] [pipeline:pipelined:without debug output:INFO] [Stage 4] reg->ACC: 1
[02:004:351:719] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[02:004:552:344] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[02:004:626:416] [pipeline:pipelined:without debug output:INFO] [Stage 2] HALTING, input size: 0, output size: 0
[03:004:717:342] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[03:004:810:614] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage BEGIN ---
[03:004:856:587] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage END   ---
[03:004:898:182] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[03:004:969:190] [pipeline:pipelined:without debug output:INFO] [Stage 3] HALTING, input size: 0, output size: 0
[04:005:048:884] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle END             ---
[04:005:150:631] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle Sub-Stage BEGIN ---
[04:005:199:864] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle Sub-Stage END   ---
[04:005:244:131] [pipeline:pipelined:without debug output:INFO] --- clock: 4: Cycle BEGIN           ---
[04:005:335:378] [pipeline:pipelined:without debug output:INFO] [Stage 4] HALTING, input size: 0, output size: 0
[00:000:434:242] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0]
[00:000:576:727] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:631:125] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x56496d5789b8
[00:000:672:507] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:712:624] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x56496d5789b8
[00:000:753:001] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:800:981] [pipeline:pipelined:without debug output:INFO] [Stage 0] HALTING, input size: 0, output size: 0
[01:002:261:439] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[01:002:776:229] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage BEGIN ---
[01:002:857:597] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage END   ---
[01:002:912:389] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[01:003:130:792] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode BEGIN
[01:003:346:334] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: storing MDR with address of data memory location 0
[01:003:533:280] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x56496d57f7e4
[01:003:717:109] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode END: load
[01:003:892:322] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: output: 13
[01:004:096:629] [pipeline:pipelined:without debug output:INFO] [Stage 1] HALTING, input size: 0, output size: 0
[02:003:069:838] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[02:003:164:468] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage BEGIN ---
[02:003:210:705] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage END   ---
[02:003:284:818] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[02:003:363:093] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loading MDR
[02:003:413:022] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loaded MDR with address 0x56496d57f7e4
[02:003:466:887] [pipeline:pipelined:without debug output:INFO] [Stage 4] reg->ACC: 1
[02:003:511:281] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[02:003:790:742] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[02:003:859:667] [pipeline:pipelined:without debug output:INFO] [Stage 2] HALTING, input size: 0, output size: 0
[03:003:975:041] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[03:004:083:220] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage BEGIN ---
[03:004:134:481] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage END   ---
[03:004:176:536] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[03:004:769:492] [pipeline:pipelined:without debug output:INFO] [Stage 3] HALTING, input size: 0, output size: 0
[04:004:339:251] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle END             ---
[04:004:431:130] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle Sub-Stage BEGIN ---
[04:004:476:813] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle Sub-Stage END   ---
[04:004:514:914] [pipeline:pipelined:without debug output:INFO] --- clock: 4: Cycle BEGIN           ---
[04:004:603:839] [pipeline:pipelined:without debug output:INFO] [Stage 4] HALTING, input size: 0, output size: 0
[00:000:487:824] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0]
[00:000:716:200] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:802:506] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x555be63fa9b8
[00:000:870:235] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:936:384] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x555be63fa9b8
[00:001:008:912] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:001:083:183] [pipeline:pipelined:without debug output:INFO] [Stage 0] HALTING, input size: 0, output size: 0
[01:008:706:192] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[01:009:046:802] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage BEGIN ---
[01:009:791:098] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage END   ---
[01:009:850:597] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[01:009:959:445] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode BEGIN
[01:010:032:520] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: storing MDR with address of data memory location 0
[01:010:101:204] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x555be64017e4
[01:010:167:029] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode END: load
[01:010:233:162] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: output: 13
[01:010:325:981] [pipeline:pipelined:without debug output:INFO] [Stage 1] HALTING, input size: 0, output size: 0
[02:010:010:557] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[02:010:114:848] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage BEGIN ---
[02:010:165:100] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage END   ---
[02:010:219:806] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[02:010:397:445] [pipeline:pipelined:without debug output:INFO] [Stage 2] HALTING, input size: 0, output size: 0
[02:010:699:222] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[02:010:791:282] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loading MDR
[02:010:855:237] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loaded MDR with address 0x555be64017e4
[02:010:908:349] [pipeline:pipelined:without debug output:INFO] [Stage 4] reg->ACC: 1
[02:010:960:805] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[03:010:411:883] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[03:010:503:929] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage BEGIN ---
[03:010:555:144] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage END   ---
[03:010:597:869] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[03:010:693:897] [pipeline:pipelined:without debug output:INFO] [Stage 3] HALTING, input size: 0, output size: 0
[04:010:760:867] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle END             ---
[04:010:858:484] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle Sub-Stage BEGIN ---
[04:010:916:725] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle Sub-Stage END   ---
[04:010:964:608] [pipeline:pipelined:without debug output:INFO] --- clock: 4: Cycle BEGIN           ---
[04:011:082:040] [pipeline:pipelined:without debug output:INFO] [Stage 4] HALTING, input size: 0, output size: 0
[00:000:723:432] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0]
[00:001:086:535] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:001:239:704] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x558910ebe9b8
[00:001:381:492] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:538:086] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x558910ebe9b8
[00:001:672:647] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:014:035:841] [pipeline:pipelined:without debug output:INFO] [Stage 0] HALTING, input size: 0, output size: 0
[01:000:434:640] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[01:000:540:201] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage BEGIN ---
[01:000:592:631] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage END   ---
[01:000:633:825] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[01:000:725:744] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode BEGIN
[01:000:772:186] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: storing MDR with address of data memory location 0
[01:000:815:119] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x558910ec57e4
[01:000:872:150] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode END: load
[01:000:922:116] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: output: 13
[01:001:018:348] [pipeline:pipelined:without debug output:INFO] [Stage 1] HALTING, input size: 0, output size: 0
[02:000:788:220] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[02:000:886:823] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage BEGIN ---
[02:000:944:475] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage END   ---
[02:000:996:847] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[02:001:083:888] [pipeline:pipelined:without debug output:INFO] [Stage 2] HALTING, input size: 0, output size: 0
[02:001:189:637] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[02:001:260:000] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loading MDR
[02:001:318:838] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loaded MDR with address 0x558910ec57e4
[02:001:368:025] [pipeline:pipelined:without debug output:INFO] [Stage 4] reg->ACC: 1
[02:001:418:799] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[03:001:172:933] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[03:001:273:679] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage BEGIN ---
[03:001:325:857] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage END   ---
[03:001:369:972] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[03:001:750:500] [pipeline:pipelined:without debug output:INFO] [Stage 3] HALTING, input size: 0, output size: 0
[04:001:536:004] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle END             ---
[04:001:641:161] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle Sub-Stage BEGIN ---
[04:002:620:568] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle Sub-Stage END   ---
[04:002:679:900] [pipeline:pipelined:without debug output:INFO] --- clock: 4: Cycle BEGIN           ---
[04:002:754:304] [pipeline:pipelined:without debug output:INFO] [Stage 4] HALTING, input size: 0, output size: 0
[00:000:419:404] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0]
[00:000:715:101] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:829:896] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55939ad299b8
[00:000:925:118] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:018:249] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55939ad299b8
[00:001:114:227] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:001:231:472] [pipeline:pipelined:without debug output:INFO] [Stage 0] HALTING, input size: 0, output size: 0
[01:002:045:798] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[01:002:146:048] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage BEGIN ---
[01:002:194:346] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage END   ---
[01:002:282:573] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode BEGIN
[01:002:334:961] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[01:002:387:112] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: storing MDR with address of data memory location 0
[01:002:442:977] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x55939ad307e4
[01:002:493:961] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode END: load
[01:002:543:858] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: output: 13
[01:002:630:046] [pipeline:pipelined:without debug output:INFO] [Stage 1] HALTING, input size: 0, output size: 0
[02:002:505:517] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[02:002:619:777] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage BEGIN ---
[02:002:668:104] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage END   ---
[02:002:740:573] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[02:003:789:362] [pipeline:pipelined:without debug output:INFO] [Stage 2] HALTING, input size: 0, output size: 0
[02:003:876:789] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[02:003:949:715] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loading MDR
[02:003:994:138] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loaded MDR with address 0x55939ad307e4
[02:004:032:256] [pipeline:pipelined:without debug output:INFO] [Stage 4] reg->ACC: 1
[02:004:072:459] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[03:003:836:812] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[03:003:923:217] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage BEGIN ---
[03:003:965:720] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage END   ---
[03:004:008:370] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[03:004:061:829] [pipeline:pipelined:without debug output:INFO] [Stage 3] HALTING, input size: 0, output size: 0
[04:004:197:219] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle END             ---
[04:004:314:131] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle Sub-Stage BEGIN ---
[04:004:379:359] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle Sub-Stage END   ---
[04:004:431:042] [pipeline:pipelined:without debug output:INFO] --- clock: 4: Cycle BEGIN           ---
[04:004:542:615] [pipeline:pipelined:without debug output:INFO] [Stage 4] HALTING, input size: 0, output size: 0
[00:000:356:966] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0]
[00:000:477:331] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:525:561] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x559698d739b8
[00:000:568:031] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:608:873] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x559698d739b8
[00:000:649:847] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[01:000:374:139] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[01:000:685:751] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage BEGIN ---
[01:000:849:013] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage END   ---
[01:000:995:293] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[01:001:191:833] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode BEGIN
[01:001:382:931] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: storing MDR with address of data memory location 0
[01:001:567:647] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x559698d7a7e4
[01:001:751:360] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode END: load
[01:001:924:952] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: output: 13
[02:001:248:007] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[02:001:345:319] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage BEGIN ---
[02:001:400:334] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage END   ---
[02:001:477:203] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[02:001:543:280] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[02:001:872:409] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loading MDR
[02:001:934:565] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loaded MDR with address 0x559698d7a7e4
[02:001:993:049] [pipeline:pipelined:without debug output:INFO] [Stage 4] reg->ACC: 1
[02:002:045:482] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[03:001:729:440] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[03:001:838:932] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage BEGIN ---
[03:001:888:531] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage END   ---
[03:001:930:648] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[00:000:405:131] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0]
[00:000:568:300] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:686:481] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55e237f2b9b8
[00:000:750:678] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:806:289] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55e237f2b9b8
[00:000:860:398] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[01:000:457:759] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[01:000:603:967] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage BEGIN ---
[01:000:686:330] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage END   ---
[01:000:758:386] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[01:001:002:229] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode BEGIN
[01:001:081:233] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: storing MDR with address of data memory location 0
[01:001:141:555] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x55e237f327e4
[01:001:195:928] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode END: load
[01:001:249:011] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: output: 13
[02:000:922:380] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[02:001:017:553] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage BEGIN ---
[02:001:076:387] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage END   ---
[02:001:154:347] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[02:001:223:085] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[02:001:294:057] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loading MDR
[02:001:354:871] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loaded MDR with address 0x55e237f327e4
[02:001:400:287] [pipeline:pipelined:without debug output:INFO] [Stage 4] reg->ACC: 1
[02:001:444:784] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[03:002:487:459] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[03:002:700:795] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage BEGIN ---
[03:002:912:955] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage END   ---
[03:003:310:138] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[00:000:407:977] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0]
[00:000:550:791] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:633:382] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5644ca0929b8
[00:000:684:581] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:732:784] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x5644ca0929b8
[00:000:800:917] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[01:001:078:353] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[01:001:229:517] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage BEGIN ---
[01:001:314:592] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage END   ---
[01:001:401:535] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[01:001:627:058] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode BEGIN
[01:001:744:941] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: storing MDR with address of data memory location 0
[01:001:846:390] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x5644ca0997e4
[01:001:930:715] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode END: load
[01:003:852:705] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: output: 13
[02:001:571:025] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[02:001:662:357] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage BEGIN ---
[02:001:717:114] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage END   ---
[02:001:767:651] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[02:001:853:594] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[02:001:905:135] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loading MDR
[02:001:951:080] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loaded MDR with address 0x5644ca0997e4
[02:001:997:142] [pipeline:pipelined:without debug output:INFO] [Stage 4] reg->ACC: 1
[02:002:034:807] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[03:002:011:541] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[03:002:184:330] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage BEGIN ---
[03:002:312:190] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage END   ---
[03:002:438:667] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[00:000:368:766] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0]
[00:000:497:866] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:553:350] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5590a03699b8
[00:000:596:254] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:636:773] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x5590a03699b8
[00:000:677:080] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[01:000:907:193] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[01:001:021:951] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage BEGIN ---
[01:001:081:452] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage END   ---
[01:001:179:897] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode BEGIN
[01:001:246:043] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[01:001:573:392] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: storing MDR with address of data memory location 0
[01:002:349:733] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x5590a03707e4
[01:002:723:140] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode END: load
[01:003:079:748] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: output: 13
[02:001:440:882] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[02:001:536:643] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage BEGIN ---
[02:001:583:481] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage END   ---
[02:001:627:442] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[02:001:701:771] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[02:001:755:379] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loading MDR
[02:001:795:564] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loaded MDR with address 0x5590a03707e4
[02:001:835:328] [pipeline:pipelined:without debug output:INFO] [Stage 4] reg->ACC: 1
[02:001:883:685] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[03:001:775:624] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[03:001:877:986] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage BEGIN ---
[03:001:920:689] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage END   ---
[03:001:957:418] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[00:000:282:086] [pipeline:pipelined:with debug output:INFO] [Stage 0] STARTED
[00:000:461:084] [pipeline:pipelined:with debug output:INFO] [Stage 1] STARTED
[00:000:569:879] [pipeline:pipelined:with debug output:INFO] [Stage 2] STARTED
[00:000:650:424] [pipeline:pipelined:with debug output:INFO] [Stage 3] STARTED
[00:000:734:097] [pipeline:pipelined:with debug output:INFO] [Stage 4] STARTED
[00:018:159:274] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[00:018:441:458] [pipeline:pipelined:with debug output:INFO] [Stage 0] running stage
[00:018:529:520] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0]
[00:018:594:850] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:018:654:762] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55dcf27f89b8
[00:018:703:655] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:018:754:269] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55dcf27f89b8
[00:018:801:309] [pipeline:pipelined:with debug output:INFO] [Stage 0] clock: 0: fetch END
[00:018:849:268] [pipeline:pipelined:with debug output:INFO] [Stage 0] ran stage
[00:018:901:230] [pipeline:pipelined:with debug output:INFO] [Stage 0] input->size(): 2
[00:018:946:637] [pipeline:pipelined:with debug output:INFO] [Stage 0] output->size(): 1
[00:019:008:201] [pipeline:pipelined:with debug output:INFO] [Stage 1] pushing flip-flop input
[00:019:081:962] [pipeline:pipelined:with debug output:INFO] [Stage 0] popping *input->front(): 13
[00:019:162:004] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushing input
[00:019:227:676] [pipeline:pipelined:with debug output:INFO] [Stage 0] popping *input->front(): 0
[00:019:283:002] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 0
[00:019:339:314] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushed input
[00:019:416:194] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 1
[00:019:465:366] [pipeline:pipelined:with debug output:INFO] [Stage 1] pushed flip-flop input
[00:019:524:586] [pipeline:pipelined:with debug output:INFO] [Stage 1] consuming normal input
[00:019:580:289] [pipeline:pipelined:with debug output:INFO] [Stage 1] consumed normal input
[00:019:663:194] [pipeline:pipelined:with debug output:INFO] [Stage 0] HALTING, input size: 0, output size: 0
[00:019:967:902] [pipeline:pipelined:with debug output:INFO] [Stage 0] Terminated, input size: 0, output size: 0
[01:019:049:487] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[01:019:174:063] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[01:019:252:234] [pipeline:pipelined:with debug output:INFO] --- clock: 0: Cycle END             ---
[01:019:310:926] [pipeline:pipelined:with debug output:INFO] --- clock: 0: Cycle Sub-Stage BEGIN ---
[01:019:373:273] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0x55dcf27fd460
[01:019:434:435] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pulling input
[01:019:495:611] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 1
[01:019:558:847] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pulled input
[01:019:622:187] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 0
[01:019:695:584] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushing intermediate output
[01:019:759:366] [pipeline:pipelined:with debug output:INFO] [FLOP   ] intermediateOutput->size(): 0
[01:019:822:586] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushed intermediate output
[01:019:886:804] [pipeline:pipelined:with debug output:INFO] [Stage 2] running stage
[01:019:960:803] [pipeline:pipelined:with debug output:INFO] [FLOP   ] intermediateOutput->size(): 1
[01:020:024:194] [pipeline:pipelined:with debug output:INFO] [Stage 2] clock: 0: decode BEGIN
[01:020:086:041] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[01:020:141:232] [pipeline:pipelined:with debug output:INFO] [Stage 2] clock: 0: storing MDR with address of data memory location 0
[01:020:199:335] [pipeline:pipelined:with debug output:INFO] --- clock: 0: Cycle Sub-Stage END   ---
[01:020:252:724] [pipeline:pipelined:with debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x55dcf27ff7e4
[01:020:311:748] [pipeline:pipelined:with debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[01:020:365:345] [pipeline:pipelined:with debug output:INFO] [Stage 2] clock: 1: decode END: load
[01:020:421:851] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[01:020:473:990] [pipeline:pipelined:with debug output:INFO] [Stage 2] clock: 1: output: 13
[01:020:531:023] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[01:020:584:470] [pipeline:pipelined:with debug output:INFO] [Stage 2] ran stage
[01:020:634:710] [pipeline:pipelined:with debug output:INFO] [Stage 2] input->size(): 1
[01:020:683:606] [pipeline:pipelined:with debug output:INFO] [Stage 2] output->size(): 1
[01:020:739:649] [pipeline:pipelined:with debug output:INFO] [Stage 1] HALTING, input size: 0, output size: 0
[01:020:798:877] [pipeline:pipelined:with debug output:INFO] [Stage 1] Terminated, input size: 0, output size: 0
[01:021:050:492] [pipeline:pipelined:with debug output:INFO] [Stage 3] pushing flip-flop input
[01:021:103:103] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushing input
[01:021:145:281] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 0
[01:021:185:452] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushed input
[01:021:224:942] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 1
[01:021:261:230] [pipeline:pipelined:with debug output:INFO] [Stage 3] pushed flip-flop input
[01:021:297:373] [pipeline:pipelined:with debug output:INFO] [Stage 3] consuming normal input
[01:021:341:445] [pipeline:pipelined:with debug output:INFO] [Stage 3] consumed normal input
[02:020:689:743] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[02:020:780:380] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[02:020:843:888] [pipeline:pipelined:with debug output:INFO] --- clock: 1: Cycle END             ---
[02:020:881:701] [pipeline:pipelined:with debug output:INFO] --- clock: 1: Cycle Sub-Stage BEGIN ---
[02:020:919:842] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[02:020:957:213] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0x55dcf27fe5c0
[02:020:993:409] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pulling input
[02:021:029:089] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 1
[02:021:064:520] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pulled input
[02:021:099:766] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->size(): 0
[02:021:134:423] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushing intermediate output
[02:021:169:518] [pipeline:pipelined:with debug output:INFO] [FLOP   ] intermediateOutput->size(): 0
[02:021:204:432] [pipeline:pipelined:with debug output:INFO] [FLOP   ] pushed intermediate output
[02:021:248:952] [pipeline:pipelined:with debug output:INFO] [FLOP   ] intermediateOutput->size(): 1
[02:021:288:577] [pipeline:pipelined:with debug output:INFO] --- clock: 1: Cycle Sub-Stage END   ---
[02:021:325:181] [pipeline:pipelined:with debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[02:021:384:389] [pipeline:pipelined:with debug output:INFO] [Stage 2] HALTING, input size: 0, output size: 0
[02:021:462:457] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[02:021:525:217] [pipeline:pipelined:with debug output:INFO] [Stage 2] Terminated, input size: 0, output size: 0
[02:021:600:289] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[02:022:167:294] [pipeline:pipelined:with debug output:INFO] [Stage 4] running stage
[02:022:237:615] [pipeline:pipelined:with debug output:INFO] [Stage 4] clock: 2: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[02:022:283:071] [pipeline:pipelined:with debug output:INFO] [Stage 4] clock: 2: loading MDR
[02:022:323:689] [pipeline:pipelined:with debug output:INFO] [Stage 4] clock: 2: loaded MDR with address 0x55dcf27ff7e4
[02:022:376:014] [pipeline:pipelined:with debug output:INFO] [Stage 4] reg->ACC: 1
[02:022:429:653] [pipeline:pipelined:with debug output:INFO] [Stage 4] clock: 2: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[02:022:479:890] [pipeline:pipelined:with debug output:INFO] [Stage 4] ran stage
[02:022:530:075] [pipeline:pipelined:with debug output:INFO] [Stage 4] input->size(): 1
[03:021:789:021] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[03:021:896:296] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[03:021:959:153] [pipeline:pipelined:with debug output:INFO] --- clock: 2: Cycle END             ---
[03:022:012:492] [pipeline:pipelined:with debug output:INFO] --- clock: 2: Cycle Sub-Stage BEGIN ---
[03:022:076:071] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[03:022:131:805] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[03:022:184:234] [pipeline:pipelined:with debug output:INFO] --- clock: 2: Cycle Sub-Stage END   ---
[03:022:234:802] [pipeline:pipelined:with debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[03:022:285:945] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[03:022:333:801] [pipeline:pipelined:with debug output:INFO] [TICK   ] sleeping for 1 second
[03:022:399:880] [pipeline:pipelined:with debug output:INFO] [Stage 3] HALTING, input size: 0, output size: 0
[03:022:456:379] [pipeline:pipelined:with debug output:INFO] [Stage 3] Terminated, input size: 0, output size: 0
[03:022:522:750] [pipeline:pipelined:with debug output:INFO] [Stage 4] HALTING, input size: 0, output size: 0
[03:022:598:670] [pipeline:pipelined:with debug output:INFO] [Stage 4] Terminated, input size: 0, output size: 0
[04:022:540:167] [pipeline:pipelined:with debug output:INFO] [TICK   ] slept for 1 second
[04:022:693:265] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticking
[04:022:808:470] [pipeline:pipelined:with debug output:INFO] --- clock: 3: Cycle END             ---
[04:022:867:437] [pipeline:pipelined:with debug output:INFO] --- clock: 3: Cycle Sub-Stage BEGIN ---
[04:022:926:203] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[04:022:998:535] [pipeline:pipelined:with debug output:INFO] [FLOP   ] input->front(): 0
[04:023:069:107] [pipeline:pipelined:with debug output:INFO] --- clock: 3: Cycle Sub-Stage END   ---
[04:023:137:283] [pipeline:pipelined:with debug output:INFO] --- clock: 4: Cycle BEGIN           ---
[04:023:202:374] [pipeline:pipelined:with debug output:INFO] [TICK   ] ticked
[00:000:210:568] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0]
[00:000:356:245] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:457:435] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5604b1f3b9b8
[00:000:551:794] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:619:867] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x5604b1f3b9b8
[00:000:689:880] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:766:891] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 0: decode BEGIN
[00:000:837:842] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 0: storing MDR with address of data memory location 0
[00:000:942:165] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 0: stored MDR with address 0x5604b1f427e4
[00:000:991:802] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 0: decode END: load
[00:001:044:890] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 0: output: 13
[00:001:104:564] [pipeline:sequential:without debug output:INFO] [Stage 4] clock: 0: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[00:001:156:883] [pipeline:sequential:without debug output:INFO] [Stage 4] clock: 0: loading MDR
[00:001:209:111] [pipeline:sequential:without debug output:INFO] [Stage 4] clock: 0: loaded MDR with address 0x5604b1f427e4
[00:001:260:343] [pipeline:sequential:without debug output:INFO] [Stage 4] reg->ACC: 1
[00:001:314:126] [pipeline:sequential:without debug output:INFO] [Stage 4] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[00:001:367:617] [pipeline:sequential:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:001:417:271] [pipeline:sequential:without debug output:INFO] --- clock: 0: Cycle Sub-Stage BEGIN ---
[00:001:467:950] [pipeline:sequential:without debug output:INFO] --- clock: 0: Cycle Sub-Stage END   ---
[00:001:520:912] [pipeline:sequential:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:000:199:120] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0]
[00:000:373:885] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:466:588] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x5579440239b8
[00:000:536:669] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:607:935] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x5579440239b8
[00:000:703:690] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:782:375] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 0: decode BEGIN
[00:000:859:435] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 0: storing MDR with address of data memory location 0
[00:000:955:832] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 0: stored MDR with address 0x55794402a7e4
[00:001:025:185] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 0: decode END: load
[00:001:111:332] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 0: output: 13
[00:001:192:640] [pipeline:sequential:without debug output:INFO] [Stage 4] clock: 0: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[00:001:263:513] [pipeline:sequential:without debug output:INFO] [Stage 4] clock: 0: loading MDR
[00:001:336:565] [pipeline:sequential:without debug output:INFO] [Stage 4] clock: 0: loaded MDR with address 0x55794402a7e4
[00:001:407:932] [pipeline:sequential:without debug output:INFO] [Stage 4] reg->ACC: 1
[00:001:479:499] [pipeline:sequential:without debug output:INFO] [Stage 4] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[00:001:548:881] [pipeline:sequential:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:001:617:287] [pipeline:sequential:without debug output:INFO] --- clock: 0: Cycle Sub-Stage BEGIN ---
[00:001:688:853] [pipeline:sequential:without debug output:INFO] --- clock: 0: Cycle Sub-Stage END   ---
[00:001:756:851] [pipeline:sequential:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:000:151:836] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:253:525] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:311:538] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x563b7a6129a8
[00:000:363:618] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:415:235] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x563b7a6129a8
[00:000:467:900] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:530:119] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 0: decode BEGIN
[00:000:585:538] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 0: storing MDR with address of data memory location 0
[00:000:640:480] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 0: stored MDR with address 0x563b7a6197e4
[00:000:693:728] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 0: decode END: load
[00:000:747:349] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 0: output: 13
[00:000:811:952] [pipeline:sequential:without debug output:INFO] [Stage 4] clock: 0: execute BEGIN, input: 13, pipeline memory: [1, 2, 0], ACC: 0
[00:000:862:434] [pipeline:sequential:without debug output:INFO] [Stage 4] clock: 0: loading MDR
[00:000:909:189] [pipeline:sequential:without debug output:INFO] [Stage 4] clock: 0: loaded MDR with address 0x563b7a6197e4
[00:000:957:168] [pipeline:sequential:without debug output:INFO] [Stage 4] reg->ACC: 1
[00:001:013:976] [pipeline:sequential:without debug output:INFO] [Stage 4] clock: 0: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[00:001:068:746] [pipeline:sequential:without debug output:INFO] --- clock: 0: Cycle END             ---
[00:001:121:744] [pipeline:sequential:without debug output:INFO] --- clock: 0: Cycle Sub-Stage BEGIN ---
[00:001:175:029] [pipeline:sequential:without debug output:INFO] --- clock: 0: Cycle Sub-Stage END   ---
[00:001:228:918] [pipeline:sequential:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[00:001:286:676] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:340:690] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of instruction memory location 2
[00:001:393:191] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x563b7a6129b0
[00:001:443:878] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 1: loading MDR
[00:001:494:726] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 1: loaded MDR with address 0x563b7a6129b0
[00:001:545:820] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 1: fetch END
[00:001:614:236] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 1: decode BEGIN
[00:001:667:132] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 1: storing MDR with address of data memory location 1
[00:001:720:282] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x563b7a6197e8
[00:001:771:776] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 1: decode END: add
[00:001:821:622] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 1: output: 86
[00:001:892:062] [pipeline:sequential:without debug output:INFO] [Stage 4] clock: 1: execute BEGIN, input: 86, pipeline memory: [1, 2, 0], ACC: 1
[00:001:950:187] [pipeline:sequential:without debug output:INFO] [Stage 4] clock: 1: loading MDR
[00:002:004:296] [pipeline:sequential:without debug output:INFO] [Stage 4] clock: 1: loaded MDR with address 0x563b7a6197e8
[00:002:055:906] [pipeline:sequential:without debug output:INFO] [Stage 4] clock: 1: execute END,   pipeline memory: [1, 2, 0], ACC: 3
[00:002:108:075] [pipeline:sequential:without debug output:INFO] --- clock: 1: Cycle END             ---
[00:002:156:343] [pipeline:sequential:without debug output:INFO] --- clock: 1: Cycle Sub-Stage BEGIN ---
[00:002:208:380] [pipeline:sequential:without debug output:INFO] --- clock: 1: Cycle Sub-Stage END   ---
[00:002:257:797] [pipeline:sequential:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[00:002:313:642] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 2: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:002:365:295] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 2: storing MDR with address of instruction memory location 4
[00:002:418:546] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 2: stored MDR with address 0x563b7a6129b8
[00:002:473:768] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 2: loading MDR
[00:002:526:362] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 2: loaded MDR with address 0x563b7a6129b8
[00:002:577:621] [pipeline:sequential:without debug output:INFO] [Stage 0] clock: 2: fetch END
[00:002:633:288] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 2: decode BEGIN
[00:002:687:301] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 2: storing MDR with address of data memory location 2
[00:002:741:331] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 2: stored MDR with address 0x563b7a6197ec
[00:002:793:518] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 2: decode END: store
[00:002:863:342] [pipeline:sequential:without debug output:INFO] [Stage 2] clock: 2: output: 55
[00:002:923:933] [pipeline:sequential:without debug output:INFO] [Stage 4] clock: 2: execute BEGIN, input: 55, pipeline memory: [1, 2, 0], ACC: 3
[00:002:974:706] [pipeline:sequential:without debug output:INFO] [Stage 4] clock: 2: loading MDR
[00:003:026:559] [pipeline:sequential:without debug output:INFO] [Stage 4] clock: 2: loaded MDR with address 0x563b7a6197ec
[00:003:080:193] [pipeline:sequential:without debug output:INFO] [Stage 4] clock: 2: execute END,   pipeline memory: [1, 2, 3], ACC: 3
[00:003:133:063] [pipeline:sequential:without debug output:INFO] --- clock: 2: Cycle END             ---
[00:003:182:633] [pipeline:sequential:without debug output:INFO] --- clock: 2: Cycle Sub-Stage BEGIN ---
[00:003:234:175] [pipeline:sequential:without debug output:INFO] --- clock: 2: Cycle Sub-Stage END   ---
[00:003:285:384] [pipeline:sequential:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[00:000:337:064] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:455:358] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:511:313] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55c4e37469a8
[00:000:568:947] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:611:605] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55c4e37469a8
[00:000:657:030] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:704:492] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:747:301] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 2
[00:000:789:332] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55c4e37469b0
[00:000:833:123] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:874:196] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55c4e37469b0
[00:000:915:927] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[00:000:961:753] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:001:007:583] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 4
[00:001:049:835] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55c4e37469b8
[00:001:089:445] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:001:129:665] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55c4e37469b8
[01:016:528:586] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[01:017:024:764] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage BEGIN ---
[01:017:329:256] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage END   ---
[01:017:554:339] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[01:018:232:399] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode BEGIN
[01:018:317:708] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: storing MDR with address of data memory location 0
[01:018:373:328] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x55c4e374d7e4
[01:018:419:129] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode END: store
[01:018:469:990] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: output: 55
[01:028:302:728] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[02:017:868:315] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[02:017:962:030] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage BEGIN ---
[02:018:021:992] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage END   ---
[02:018:085:952] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[02:018:196:592] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute BEGIN, input: 55, pipeline memory: [1, 2, 0], ACC: 0
[02:018:271:980] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loading MDR
[02:018:336:670] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loaded MDR with address 0x55c4e374d7e4
[02:018:397:904] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute END,   pipeline memory: [0, 2, 0], ACC: 0
[02:020:281:982] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: decode BEGIN
[02:020:355:034] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: storing MDR with address of data memory location 1
[02:020:410:234] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: stored MDR with address 0x55c4e374d7e8
[02:020:473:028] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: decode END: store
[02:020:524:834] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: output: 55
[03:018:247:354] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[03:018:345:102] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage BEGIN ---
[03:018:407:283] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage END   ---
[03:018:463:321] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[03:018:539:870] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 3: execute BEGIN, input: 55, pipeline memory: [0, 2, 0], ACC: 0
[03:018:611:733] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 3: loading MDR
[03:018:668:860] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 3: loaded MDR with address 0x55c4e374d7e8
[03:018:723:712] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 3: execute END,   pipeline memory: [0, 0, 0], ACC: 0
[03:018:946:593] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 3: decode BEGIN
[03:019:141:222] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 3: storing MDR with address of data memory location 2
[03:019:333:089] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 3: stored MDR with address 0x55c4e374d7ec
[03:019:563:231] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 3: decode END: store
[03:019:773:512] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 3: output: 55
[04:018:622:423] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle END             ---
[04:018:715:278] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle Sub-Stage BEGIN ---
[04:018:770:082] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle Sub-Stage END   ---
[04:018:818:492] [pipeline:pipelined:without debug output:INFO] --- clock: 4: Cycle BEGIN           ---
[04:018:889:955] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 4: execute BEGIN, input: 55, pipeline memory: [0, 0, 0], ACC: 0
[04:018:945:536] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 4: loading MDR
[04:019:000:791] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 4: loaded MDR with address 0x55c4e374d7ec
[04:019:057:691] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 4: execute END,   pipeline memory: [0, 0, 0], ACC: 0
[05:019:044:530] [pipeline:pipelined:without debug output:INFO] --- clock: 4: Cycle END             ---
[05:019:268:436] [pipeline:pipelined:without debug output:INFO] --- clock: 4: Cycle Sub-Stage BEGIN ---
[05:019:414:036] [pipeline:pipelined:without debug output:INFO] --- clock: 4: Cycle Sub-Stage END   ---
[05:019:536:558] [pipeline:pipelined:without debug output:INFO] --- clock: 5: Cycle BEGIN           ---
[00:000:341:174] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch BEGIN, PC: 0, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[00:000:486:360] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: storing MDR with address of instruction memory location 0
[00:000:552:853] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: stored MDR with address 0x55f47e8189a8
[00:000:604:559] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loading MDR
[00:000:653:605] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: loaded MDR with address 0x55f47e8189a8
[00:000:706:661] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 0: fetch END
[01:015:626:346] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle END             ---
[01:016:118:985] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage BEGIN ---
[01:016:394:773] [pipeline:pipelined:without debug output:INFO] --- clock: 0: Cycle Sub-Stage END   ---
[01:016:612:247] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle BEGIN           ---
[01:016:886:426] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch BEGIN, PC: 2, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[01:017:095:263] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: storing MDR with address of instruction memory location 2
[01:017:303:459] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: stored MDR with address 0x55f47e8189b0
[01:017:513:203] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loading MDR
[01:017:723:969] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: loaded MDR with address 0x55f47e8189b0
[01:017:948:109] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 1: fetch END
[01:019:165:336] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode BEGIN
[01:019:227:676] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: storing MDR with address of data memory location 0
[01:019:274:879] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: stored MDR with address 0x55f47e81f7e4
[01:019:316:201] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: decode END: add
[01:019:361:195] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 1: output: 86
[02:016:975:011] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle END             ---
[02:017:058:397] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage BEGIN ---
[02:017:104:443] [pipeline:pipelined:without debug output:INFO] --- clock: 1: Cycle Sub-Stage END   ---
[02:017:141:777] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle BEGIN           ---
[02:017:194:138] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: fetch BEGIN, PC: 4, p->instruction_memory: [13, 0, 86, 1, 55, 2]
[02:017:258:011] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: storing MDR with address of instruction memory location 4
[02:017:363:211] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute BEGIN, input: 86, pipeline memory: [1, 2, 0], ACC: 0
[02:017:428:279] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loading MDR
[02:017:500:570] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: loaded MDR with address 0x55f47e81f7e4
[02:017:550:642] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 2: execute END,   pipeline memory: [1, 2, 0], ACC: 1
[02:017:600:227] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: stored MDR with address 0x55f47e8189b8
[02:017:657:065] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: loading MDR
[02:017:707:679] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: loaded MDR with address 0x55f47e8189b8
[02:017:771:838] [pipeline:pipelined:without debug output:INFO] [Stage 0] clock: 2: fetch END
[02:018:231:839] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: decode BEGIN
[02:025:208:571] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: storing MDR with address of data memory location 1
[02:025:266:159] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: stored MDR with address 0x55f47e81f7e8
[02:025:319:558] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: decode END: store
[02:025:369:518] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 2: output: 55
[03:017:289:081] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle END             ---
[03:017:386:147] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage BEGIN ---
[03:017:439:736] [pipeline:pipelined:without debug output:INFO] --- clock: 2: Cycle Sub-Stage END   ---
[03:017:483:519] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle BEGIN           ---
[03:017:548:468] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 3: decode BEGIN
[03:017:603:161] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 3: storing MDR with address of data memory location 2
[03:017:932:774] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 3: execute BEGIN, input: 55, pipeline memory: [1, 2, 0], ACC: 1
[03:018:156:821] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 3: loading MDR
[03:018:352:299] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 3: loaded MDR with address 0x55f47e81f7e8
[03:018:406:302] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 3: execute END,   pipeline memory: [1, 1, 0], ACC: 1
[03:018:629:506] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 3: stored MDR with address 0x55f47e81f7ec
[03:020:301:083] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 3: decode END: store
[03:020:613:292] [pipeline:pipelined:without debug output:INFO] [Stage 2] clock: 3: output: 55
[04:017:677:802] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle END             ---
[04:017:838:981] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle Sub-Stage BEGIN ---
[04:017:936:951] [pipeline:pipelined:without debug output:INFO] --- clock: 3: Cycle Sub-Stage END   ---
[04:018:008:113] [pipeline:pipelined:without debug output:INFO] --- clock: 4: Cycle BEGIN           ---
[04:018:122:917] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 4: execute BEGIN, input: 55, pipeline memory: [1, 1, 0], ACC: 1
[04:018:252:621] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 4: loading MDR
[04:018:336:979] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 4: loaded MDR with address 0x55f47e81f7ec
[04:018:434:084] [pipeline:pipelined:without debug output:INFO] [Stage 4] clock: 4: execute END,   pipeline memory: [1, 1, 1], ACC: 1
[05:018:188:026] [pipeline:pipelined:without debug output:INFO] --- clock: 4: Cycle END             ---
[05:018:281:739] [pipeline:pipelined:without debug output:INFO] --- clock: 4: Cycle Sub-Stage BEGIN ---
[05:018:327:540] [pipeline:pipelined:without debug output:INFO] --- clock: 4: Cycle Sub-Stage END   ---
[05:018:367:521] [pipeline:pipelined:without debug output:INFO] --- clock: 5: Cycle BEGIN           ---
[06:018:521:587] [pipeline:pipelined:without debug output:INFO] --- clock: 5: Cycle END             ---
[06:018:621:231] [pipeline:pipelined:without debug output:INFO] --- clock: 5: Cycle Sub-Stage BEGIN ---
[06:018:677:947] [pipeline:pipelined:without debug output:INFO] --- clock: 5: Cycle Sub-Stage END   ---
[06:018:725:728] [pipeline:pipelined:without debug output:INFO] --- clock: 6: Cycle BEGIN           ---
