--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Encoder.twx Encoder.ncd -o Encoder.twr Encoder.pcf -ucf
ports.ucf

Design file:              Encoder.ncd
Physical constraint file: Encoder.pcf
Device,package,speed:     xc3s100e,tq144,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Hall<0>     |    5.585(R)|    0.297(R)|Clk_BUFGP         |   0.000|
Hall<1>     |    4.764(R)|    0.427(R)|Clk_BUFGP         |   0.000|
Hall<2>     |    4.836(R)|   -0.719(R)|Clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
AN<0>       |    8.406(R)|Clk_BUFGP         |   0.000|
AN<1>       |    8.548(R)|Clk_BUFGP         |   0.000|
AN<2>       |    8.491(R)|Clk_BUFGP         |   0.000|
AN<3>       |    8.860(R)|Clk_BUFGP         |   0.000|
LED<0>      |    8.455(R)|Clk_BUFGP         |   0.000|
LED<1>      |    8.529(R)|Clk_BUFGP         |   0.000|
LED<2>      |    8.419(R)|Clk_BUFGP         |   0.000|
LED<3>      |    8.229(R)|Clk_BUFGP         |   0.000|
LED<4>      |    8.171(R)|Clk_BUFGP         |   0.000|
LED<5>      |    8.839(R)|Clk_BUFGP         |   0.000|
LED<6>      |    8.709(R)|Clk_BUFGP         |   0.000|
LED<7>      |    8.711(R)|Clk_BUFGP         |   0.000|
Seg<0>      |   13.447(R)|Clk_BUFGP         |   0.000|
Seg<1>      |   13.194(R)|Clk_BUFGP         |   0.000|
Seg<2>      |   12.723(R)|Clk_BUFGP         |   0.000|
Seg<3>      |   13.230(R)|Clk_BUFGP         |   0.000|
Seg<4>      |   13.233(R)|Clk_BUFGP         |   0.000|
Seg<5>      |   13.520(R)|Clk_BUFGP         |   0.000|
Seg<6>      |   13.164(R)|Clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    7.712|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Mar 28 13:21:34 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 157 MB



