[{"DBLP title": "An Accuracy Tunable Non-Boolean Co-Processor Using Coupled Nano-Oscillators.", "DBLP authors": ["Neel Gala", "Sarada Krithivasan", "Wei-Yu Tsai", "Xueqing Li", "Vijaykrishnan Narayanan", "V. Kamakoti"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "Design Considerations for Memristive Crossbar Physical Unclonable Functions.", "DBLP authors": ["Mesbah Uddin", "Md. Badruddoja Majumder", "Karsten Beckmann", "Harika Manem", "Zahiruddin Alamgir", "Nathaniel C. Cady", "Garrett S. Rose"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "Statistical Optimization of FinFET Processor Architectures under PVT Variations Using Dual Device-Type Assignment.", "DBLP authors": ["Ye Yu", "Niraj K. Jha"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "Heterogeneous HMC+DDRx Memory Management for Performance-Temperature Tradeoffs.", "DBLP authors": ["Mohammad Hossein Hajkazemi", "Mohammad Khavari Tavana", "Tinoosh Mohsenin", "Houman Homayoun"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "Robust In-Field Testing of Digital Microfluidic Biochips.", "DBLP authors": ["Sukanta Bhattacharjee", "Debasis Mitra", "Bhargab B. Bhattacharya"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "Improving AES Core Performance via an Advanced ASBUS Protocol.", "DBLP authors": ["Xiaokun Yang", "Wujie Wen", "Ming Fan"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "Resource-Constrained Scheduling for Digital Microfluidic Biochips.", "DBLP authors": ["Kenneth O'Neal", "Daniel T. Grissom", "Philip Brisk"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "Impact of Process Variation on Self-Reference Sensing Scheme and Adaptive Current Modulation for Robust STTRAM Sensing.", "DBLP authors": ["Seyedhamidreza Motaman", "Swaroop Ghosh", "Jaydeep Kulkarni"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "Improving Energy Efficiency in Wireless Network-on-Chip Architectures.", "DBLP authors": ["Vincenzo Catania", "Andrea Mineo", "Salvatore Monteleone", "Maurizio Palesi", "Davide Patti"], "year": 2018, "MAG papers": [], "source": null}, {"DBLP title": "Efficient LDPC Code Design for Combating Asymmetric Errors in STT-RAM.", "DBLP authors": ["Bohua Li", "Yukui Pei", "Wujie Wen"], "year": 2018, "MAG papers": [{"PaperId": 2792538686, "PaperTitle": "efficient ldpc code design for combating asymmetric errors in stt ram", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["tsinghua university", "tsinghua university", "florida international university"]}], "source": "ES"}, {"DBLP title": "Online Adaptation and Energy Minimization for Hardware Recurrent Spiking Neural Networks.", "DBLP authors": ["Yu Liu", "Yingyezhe Jin", "Peng Li"], "year": 2018, "MAG papers": [{"PaperId": 2783304281, "PaperTitle": "online adaptation and energy minimization for hardware recurrent spiking neural networks", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["texas a m university", "texas a m university", "texas a m university"]}], "source": "ES"}, {"DBLP title": "Scalable Path-Setup Scheme for All-Optical Dynamic Circuit Switched NoCs in Cache Coherent CMPs.", "DBLP authors": ["Paolo Grani", "Sandro Bartolini"], "year": 2018, "MAG papers": [{"PaperId": 2792885915, "PaperTitle": "scalable path setup scheme for all optical dynamic circuit switched nocs in cache coherent cmps", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of siena", "university of siena"]}], "source": "ES"}, {"DBLP title": "A Quantum Computing Performance Simulator Based on Circuit Failure Probability and Fault Path Counting.", "DBLP authors": ["Andre van Rynbach", "Muhammad Ahsan", "Jungsang Kim"], "year": 2018, "MAG papers": [{"PaperId": 2791433952, "PaperTitle": "a quantum computing performance simulator based on circuit failure probability and fault path counting", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["duke university", "duke university", "duke university"]}], "source": "ES"}, {"DBLP title": "Deep Neural Network Optimized to Resistive Memory with Nonlinear Current-Voltage Characteristics.", "DBLP authors": ["Hyungjun Kim", "Taesu Kim", "Jinseok Kim", "Jae-Joon Kim"], "year": 2018, "MAG papers": [{"PaperId": 2605257365, "PaperTitle": "deep neural network optimized to resistive memory with nonlinear current voltage characteristics", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["pohang university of science and technology", "pohang university of science and technology", "pohang university of science and technology", "pohang university of science and technology"]}], "source": "ES"}, {"DBLP title": "Energy-Efficient Neural Computing with Approximate Multipliers.", "DBLP authors": ["Syed Shakib Sarwar", "Swagath Venkataramani", "Aayush Ankit", "Anand Raghunathan", "Kaushik Roy"], "year": 2018, "MAG papers": [{"PaperId": 2871705258, "PaperTitle": "energy efficient neural computing with approximate multipliers", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["purdue university", "purdue university", "purdue university", "purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "Real-Time and Low-Power Streaming Source Separation Using Markov Random Field.", "DBLP authors": ["Glenn G. Ko", "Rob A. Rutenbar"], "year": 2018, "MAG papers": [{"PaperId": 2804899035, "PaperTitle": "real time and low power streaming source separation using markov random field", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "A GPU-Outperforming FPGA Accelerator Architecture for Binary Convolutional Neural Networks.", "DBLP authors": ["Yixing Li", "Zichuan Liu", "Kai Xu", "Hao Yu", "Fengbo Ren"], "year": 2018, "MAG papers": [{"PaperId": 2699539367, "PaperTitle": "a gpu outperforming fpga accelerator architecture for binary convolutional neural networks", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["arizona state university", null, "arizona state university", "nanyang technological university", "university of science and technology sana a"]}], "source": "ES"}, {"DBLP title": "A Study of Complex Deep Learning Networks on High-Performance, Neuromorphic, and Quantum Computers.", "DBLP authors": ["Thomas E. Potok", "Catherine D. Schuman", "Steven R. Young", "Robert M. Patton", "Federico M. Spedalieri", "Jeremy Liu", "Ke-Thia Yao", "Garrett S. Rose", "Gangotree Chakma"], "year": 2018, "MAG papers": [{"PaperId": 2821976686, "PaperTitle": "a study of complex deep learning networks on high performance neuromorphic and quantum computers", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["oak ridge national laboratory", "oak ridge national laboratory", "information sciences institute", "university of tennessee", "information sciences institute", "oak ridge national laboratory", "oak ridge national laboratory", "university of tennessee", "information sciences institute"]}], "source": "ES"}, {"DBLP title": "A Process-Variation-Tolerant Method for Nanophotonic On-Chip Network.", "DBLP authors": ["Yi Xu", "Jun Yang", "Rami G. Melhem"], "year": 2018, "MAG papers": [{"PaperId": 2878295330, "PaperTitle": "a process variation tolerant method for nanophotonic on chip network", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of pittsburgh", "macau university of science and technology", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "Reducing Power Consumption of Lasers in Photonic NoCs through Application-Specific Mapping.", "DBLP authors": ["Edoardo Fusella", "Alessandro Cilardo"], "year": 2018, "MAG papers": [{"PaperId": 2854435871, "PaperTitle": "reducing power consumption of lasers in photonic nocs through application specific mapping", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of naples federico ii", "university of naples federico ii"]}], "source": "ES"}, {"DBLP title": "Offline Optimization of Wavelength Allocation and Laser Power in Nanophotonic Interconnects.", "DBLP authors": ["Jiating Luo", "Cedric Killian", "S\u00e9bastien Le Beux", "Daniel Chillet", "Olivier Sentieys", "Ian O'Connor"], "year": 2018, "MAG papers": [{"PaperId": 2850573751, "PaperTitle": "offline optimization of wavelength allocation and laser power in nanophotonic interconnects", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["french institute for research in computer science and automation", "french institute for research in computer science and automation", "ecole centrale de lyon", "french institute for research in computer science and automation", "ecole centrale de lyon", "french institute for research in computer science and automation"]}], "source": "ES"}, {"DBLP title": "SHARP: Shared Heterogeneous Architecture with Reconfigurable Photonic Network-on-Chip.", "DBLP authors": ["Scott Vanwinkle", "Avinash Karanth Kodi"], "year": 2018, "MAG papers": [{"PaperId": 2816636183, "PaperTitle": "sharp shared heterogeneous architecture with reconfigurable photonic network on chip", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["ohio university", "ohio university"]}], "source": "ES"}, {"DBLP title": "An Integrated Nanophotonic Parallel Adder.", "DBLP authors": ["Tohru Ishihara", "Akihiko Shinya", "Koji Inoue", "Kengo Nozaki", "Masaya Notomi"], "year": 2018, "MAG papers": [{"PaperId": 2884388026, "PaperTitle": "an integrated nanophotonic parallel adder", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, "kyushu university", "kyoto university", null, null]}], "source": "ES"}, {"DBLP title": "Integrated High-Speed Optical SerDes over 100GBd Based on Optical Time Division Multiplexing.", "DBLP authors": ["Shi Xu", "Zhang Luo", "Mingche Lai", "Zhengbin Pang", "Renfa Li"], "year": 2018, "MAG papers": [{"PaperId": 2803177349, "PaperTitle": "integrated high speed optical serdes over 100gbd based on optical time division multiplexing", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["hunan university", "hunan university", "national university of defense technology", "national university of defense technology", "national university of defense technology"]}], "source": "ES"}, {"DBLP title": "MFNW: An MLC/TLC Flip-N-Write Architecture.", "DBLP authors": ["Ali Alsuwaiyan", "Kartik Mohanram"], "year": 2018, "MAG papers": [{"PaperId": 2833453026, "PaperTitle": "mfnw an mlc tlc flip n write architecture", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of pittsburgh", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "A Chip-Level Anti-Reverse Engineering Technique.", "DBLP authors": ["Shuai Chen", "Junlin Chen", "Lei Wang"], "year": 2018, "MAG papers": [{"PaperId": 2884022241, "PaperTitle": "a chip level anti reverse engineering technique", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of connecticut", "university of connecticut", "university of connecticut"]}], "source": "ES"}, {"DBLP title": "Kogge-Stone Adder Realization using 1S1R Resistive Switching Crossbar Arrays.", "DBLP authors": ["Debjyoti Bhattacharjee", "Anne Siemon", "Eike Linn", "Stephan Menzel", "Anupam Chattopadhyay"], "year": 2018, "MAG papers": [{"PaperId": 2848535007, "PaperTitle": "kogge stone adder realization using 1s1r resistive switching crossbar arrays", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["rwth aachen university", "forschungszentrum julich", "rwth aachen university", "nanyang technological university", "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "Framework for Quantifying and Managing Accuracy in Stochastic Circuit Design.", "DBLP authors": ["Florian Neugebauer", "Ilia Polian", "John P. Hayes"], "year": 2018, "MAG papers": [{"PaperId": 2883818061, "PaperTitle": "framework for quantifying and managing accuracy in stochastic circuit design", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of passau", "university of michigan", "university of passau"]}], "source": "ES"}, {"DBLP title": "Design Space Exploration of 3D Network-on-Chip: A Sensitivity-based Optimization Approach.", "DBLP authors": ["Dongjin Lee", "Sourav Das", "Dae Hyun Kim", "Janardhan Rao Doppa", "Partha Pratim Pande"], "year": 2018, "MAG papers": [{"PaperId": 2898556717, "PaperTitle": "design space exploration of 3d network on chip a sensitivity based optimization approach", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["washington state university", "washington state university", "washington state university", "washington state university", "washington state university"]}], "source": "ES"}, {"DBLP title": "Hardware Trojan Detection Using the Order of Path Delay.", "DBLP authors": ["Xiaotong Cui", "Elnaz Koopahi", "Kaijie Wu", "Ramesh Karri"], "year": 2018, "MAG papers": [{"PaperId": 2898173429, "PaperTitle": "hardware trojan detection using the order of path delay", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["new york university", "new york university", "university of isfahan", "chongqing university"]}], "source": "ES"}, {"DBLP title": "Reliability Hardening Mechanisms in Cyber-Physical Digital-Microfluidic Biochips.", "DBLP authors": ["Guan-Ruei Lu", "Ansuman Banerjee", "Bhargab B. Bhattacharya", "Tsung-Yi Ho", "Hung-Ming Chen"], "year": 2018, "MAG papers": [{"PaperId": 2898560523, "PaperTitle": "reliability hardening mechanisms in cyber physical digital microfluidic biochips", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national tsing hua university", "indian statistical institute", "national chiao tung university", "indian statistical institute", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "IMFlexCom: Energy Efficient In-Memory Flexible Computing Using Dual-Mode SOT-MRAM.", "DBLP authors": ["Farhana Parveen", "Shaahin Angizi", "Deliang Fan"], "year": 2018, "MAG papers": [{"PaperId": 2898181439, "PaperTitle": "imflexcom energy efficient in memory flexible computing using dual mode sot mram", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of central florida", "university of central florida", "university of central florida"]}], "source": "ES"}, {"DBLP title": "T-count and Qubit Optimized Quantum Circuit Design of the Non-Restoring Square Root Algorithm.", "DBLP authors": ["Edgard Mu\u00f1oz-Coreas", "Himanshu Thapliyal"], "year": 2018, "MAG papers": [{"PaperId": 2778866458, "PaperTitle": "t count and qubit optimized quantum circuit design of the non restoring square root algorithm", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of kentucky", "university of kentucky"]}], "source": "ES"}, {"DBLP title": "System-Level Analysis of 3D ICs with Thermal TSVs.", "DBLP authors": ["Ayed Alqahtani", "Zongqing Ren", "Jaeho Lee", "Nader Bagherzadeh"], "year": 2018, "MAG papers": [{"PaperId": 2898404448, "PaperTitle": "system level analysis of 3d ics with thermal tsvs", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of california irvine", "university of california irvine", "university of california irvine", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "Memristor-CMOS Analog Coprocessor for Acceleration of High-Performance Computing Applications.", "DBLP authors": ["Nihar Athreyas", "Wenhao Song", "Blair Perot", "Qiangfei Xia", "Abbie Mathew", "Jai Gupta", "Dev Gupta", "J. Joshua Yang"], "year": 2018, "MAG papers": [{"PaperId": 2899068323, "PaperTitle": "memristor cmos analog coprocessor for acceleration of high performance computing applications", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of massachusetts amherst", "university of massachusetts amherst", "university of massachusetts amherst", null, "university of massachusetts amherst", "university of massachusetts amherst", null, "university of massachusetts amherst"]}], "source": "ES"}, {"DBLP title": "Sparse Hardware Embedding of Spiking Neuron Systems for Community Detection.", "DBLP authors": ["Kathleen E. Hamilton", "Neena Imam", "Travis S. Humble"], "year": 2018, "MAG papers": [{"PaperId": 2903251073, "PaperTitle": "sparse hardware embedding of spiking neuron systems for community detection", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["oak ridge national laboratory", "oak ridge national laboratory", "oak ridge national laboratory"]}], "source": "ES"}, {"DBLP title": "Efficient Memristor-Based Architecture for Intrusion Detection and High-Speed Packet Classification.", "DBLP authors": ["Venkata Ramesh Bontupalli", "Chris Yakopcic", "Raqibul Hasan", "Tarek M. Taha"], "year": 2018, "MAG papers": [{"PaperId": 2902382446, "PaperTitle": "efficient memristor based architecture for intrusion detection and high speed packet classification", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of dayton", "university of dayton", "university of dayton", "university of dayton"]}], "source": "ES"}, {"DBLP title": "Power, Performance, and Area Benefit of Monolithic 3D ICs for On-Chip Deep Neural Networks Targeting Speech Recognition.", "DBLP authors": ["Kyungwook Chang", "Deepak Kadetotad", "Yu Cao", "Jae-sun Seo", "Sung Kyu Lim"], "year": 2018, "MAG papers": [{"PaperId": 2902874459, "PaperTitle": "power performance and area benefit of monolithic 3d ics for on chip deep neural networks targeting speech recognition", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["georgia institute of technology", "arizona state university", "georgia institute of technology", "arizona state university", "arizona state university"]}], "source": "ES"}, {"DBLP title": "Semi-Trained Memristive Crossbar Computing Engine with In Situ Learning Accelerator.", "DBLP authors": ["Abdullah M. Zyarah", "Dhireesha Kudithipudi"], "year": 2018, "MAG papers": [{"PaperId": 2888277195, "PaperTitle": "semi trained memristive crossbar computing engine with in situ learning accelerator", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["rochester institute of technology", "rochester institute of technology"]}], "source": "ES"}, {"DBLP title": "STDP-based Unsupervised Feature Learning using Convolution-over-time in Spiking Neural Networks for Energy-Efficient Neuromorphic Computing.", "DBLP authors": ["Gopalakrishnan Srinivasan", "Priyadarshini Panda", "Kaushik Roy"], "year": 2018, "MAG papers": [{"PaperId": 2903271863, "PaperTitle": "stdp based unsupervised feature learning using convolution over time in spiking neural networks for energy efficient neuromorphic computing", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["purdue university", "purdue university", "purdue university"]}], "source": "ES"}, {"DBLP title": "DFR: An Energy-efficient Analog Delay Feedback Reservoir Computing System for Brain-inspired Computing.", "DBLP authors": ["Kangjun Bai", "Yang Yi"], "year": 2018, "MAG papers": [{"PaperId": 2905059955, "PaperTitle": "dfr an energy efficient analog delay feedback reservoir computing system for brain inspired computing", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["virginia tech", "virginia tech"]}], "source": "ES"}, {"DBLP title": "An FPGA Implementation of a Time Delay Reservoir Using Stochastic Logic.", "DBLP authors": ["Lisa Loomis", "Nathan McDonald", "Cory E. Merkel"], "year": 2018, "MAG papers": [{"PaperId": 2892257510, "PaperTitle": "an fpga implementation of a time delay reservoir using stochastic logic", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["rochester institute of technology", "air force research laboratory", "air force research laboratory"]}], "source": "ES"}, {"DBLP title": "A Multi-Level-Optimization Framework for FPGA-Based Cellular Neural Network Implementation.", "DBLP authors": ["Zhongyang Liu", "Shaoheng Luo", "Xiaowei Xu", "Yiyu Shi", "Cheng Zhuo"], "year": 2018, "MAG papers": [{"PaperId": 2903140524, "PaperTitle": "a multi level optimization framework for fpga based cellular neural network implementation", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of notre dame", "zhejiang university", "zhejiang university", "university of notre dame", "zhejiang university"]}], "source": "ES"}, {"DBLP title": "Efficient Hardware Implementation of Cellular Neural Networks with Incremental Quantization and Early Exit.", "DBLP authors": ["Xiaowei Xu", "Qing Lu", "Tianchen Wang", "Yu Hu", "Chen Zhuo", "Jinglan Liu", "Yiyu Shi"], "year": 2018, "MAG papers": [{"PaperId": 2902267152, "PaperTitle": "efficient hardware implementation of cellular neural networks with incremental quantization and early exit", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of notre dame", "university of notre dame", "huazhong university of science and technology", "university of notre dame", "university of notre dame", "university of notre dame", "zhejiang university"]}], "source": "ES"}]