#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Jun 18 20:29:49 2025
# Process ID         : 6272
# Current directory  : C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.runs/synth_1
# Command line       : vivado.exe -log BNN_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source BNN_wrapper.tcl
# Log file           : C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.runs/synth_1/BNN_wrapper.vds
# Journal file       : C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.runs/synth_1\vivado.jou
# Running On         : Sohail_PC
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 5 3600 6-Core Processor              
# CPU Frequency      : 3600 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 34282 MB
# Swap memory        : 8321 MB
# Total Virtual      : 42604 MB
# Available Virtual  : 30014 MB
#-----------------------------------------------------------
source BNN_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 595.727 ; gain = 178.203
Command: synth_design -top BNN_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20188
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1067.938 ; gain = 471.246
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'mmul_control_logic' with formal parameter declaration list [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/control_logic.sv:66]
WARNING: [Synth 8-11065] parameter 'LOAD' becomes localparam in 'mmul_control_logic' with formal parameter declaration list [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/control_logic.sv:67]
WARNING: [Synth 8-11065] parameter 'CALC' becomes localparam in 'mmul_control_logic' with formal parameter declaration list [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/control_logic.sv:68]
WARNING: [Synth 8-11065] parameter 'MATRIX_DONE' becomes localparam in 'mmul_control_logic' with formal parameter declaration list [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/control_logic.sv:69]
INFO: [Synth 8-6157] synthesizing module 'BNN_wrapper' [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/BNN_wrapper.sv:22]
INFO: [Synth 8-6157] synthesizing module 'ram_addr_port' [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/ram_interface.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'ram_addr_port' (0#1) [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/ram_interface.sv:22]
INFO: [Synth 8-6157] synthesizing module 'ram_addr_port' [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/ram_interface.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'ram_addr_port' (0#1) [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/ram_interface.sv:22]
INFO: [Synth 8-6157] synthesizing module 'ram_addr_port' [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/ram_interface.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'ram_addr_port' (0#1) [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/ram_interface.sv:22]
INFO: [Synth 8-6157] synthesizing module 'ram_addr_port' [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/ram_interface.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'ram_addr_port' (0#1) [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/ram_interface.sv:22]
WARNING: [Synth 8-330] inout connections inferred for interface port 'ram_addr_port' with no modport [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/BNN_wrapper.sv:36]
INFO: [Synth 8-6157] synthesizing module 'ram_addr_port' [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/ram_interface.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'ram_addr_port' (0#1) [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/ram_interface.sv:22]
WARNING: [Synth 8-330] inout connections inferred for interface port 'ram_addr_port' with no modport [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/BNN_wrapper.sv:37]
INFO: [Synth 8-6157] synthesizing module 'ram_addr_port' [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/ram_interface.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'ram_addr_port' (0#1) [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/ram_interface.sv:22]
WARNING: [Synth 8-330] inout connections inferred for interface port 'ram_addr_port' with no modport [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/BNN_wrapper.sv:38]
INFO: [Synth 8-6157] synthesizing module 'ram_addr_port__parameterized0' [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/ram_interface.sv:22]
	Parameter RAM_WIDTH bound to: 3 - type: integer 
	Parameter RAM_HIGHT bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_addr_port__parameterized0' (0#1) [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/ram_interface.sv:22]
INFO: [Synth 8-6157] synthesizing module 'accel_wrapper' [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/accel_wrapper.sv:23]
	Parameter WEIGHTS_FILE bound to: wght.txt - type: string 
	Parameter IPDATA_BNNENC bound to: 0 - type: integer 
	Parameter IPWGHT_BNNENC bound to: 1 - type: integer 
	Parameter OP_ACTV_LAYER bound to: BNN - type: string 
	Parameter IP_DATA_WIDTH bound to: 8 - type: integer 
	Parameter IP_WGHT_WIDTH bound to: 8 - type: integer 
	Parameter IP_NEUR_WIDTH bound to: 8 - type: integer 
	Parameter OP_NEUR_WIDTH bound to: 8 - type: integer 
	Parameter IP_NEUR_HIGHT bound to: 8 - type: integer 
WARNING: [Synth 8-330] inout connections inferred for interface port 'ram_addr_port' with no modport [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/BNN_wrapper.sv:178]
WARNING: [Synth 8-330] inout connections inferred for interface port 'ram_addr_port' with no modport [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/BNN_wrapper.sv:179]
WARNING: [Synth 8-330] inout connections inferred for interface port 'ram_addr_port' with no modport [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/BNN_wrapper.sv:182]
INFO: [Synth 8-6157] synthesizing module 'ram_addr_port__parameterized0' [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/ram_interface.sv:22]
	Parameter RAM_WIDTH bound to: 3 - type: integer 
	Parameter RAM_HIGHT bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_addr_port__parameterized0' (0#1) [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/ram_interface.sv:22]
INFO: [Synth 8-6157] synthesizing module 'ram_addr_port__parameterized0' [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/ram_interface.sv:22]
	Parameter RAM_WIDTH bound to: 3 - type: integer 
	Parameter RAM_HIGHT bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_addr_port__parameterized0' (0#1) [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/ram_interface.sv:22]
INFO: [Synth 8-6157] synthesizing module 'data_matrix_mem' [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter MATRIX_WIDTH bound to: 8 - type: integer 
	Parameter MATRIX_HIGHT bound to: 8 - type: integer 
WARNING: [Synth 8-330] inout connections inferred for interface port 'ram_addr_port' with no modport [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/accel_wrapper.sv:88]
WARNING: [Synth 8-330] inout connections inferred for interface port 'ram_addr_port' with no modport [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/accel_wrapper.sv:89]
INFO: [Synth 8-6155] done synthesizing module 'data_matrix_mem' (0#1) [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:23]
INFO: [Synth 8-6157] synthesizing module 'wght_matrix_mem' [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/wght_reg.sv:23]
	Parameter WEIGHTS_FILE bound to: wght.txt - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter MATRIX_WIDTH bound to: 8 - type: integer 
	Parameter MATRIX_HIGHT bound to: 8 - type: integer 
WARNING: [Synth 8-330] inout connections inferred for interface port 'ram_addr_port' with no modport [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/accel_wrapper.sv:108]
INFO: [Synth 8-3876] $readmem data file 'wght.txt' is read successfully [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/wght_reg.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'wght_matrix_mem' (0#1) [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/wght_reg.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mmul_control_logic' [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/control_logic.sv:23]
	Parameter IP_NEUR_WIDTH bound to: 8 - type: integer 
	Parameter OP_NEUR_WIDTH bound to: 8 - type: integer 
	Parameter IP_NEUR_HIGHT bound to: 8 - type: integer 
WARNING: [Synth 8-330] inout connections inferred for interface port 'ram_addr_port' with no modport [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/accel_wrapper.sv:130]
WARNING: [Synth 8-330] inout connections inferred for interface port 'ram_addr_port' with no modport [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/accel_wrapper.sv:131]
WARNING: [Synth 8-330] inout connections inferred for interface port 'ram_addr_port' with no modport [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/accel_wrapper.sv:132]
INFO: [Synth 8-226] default block is never used [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/control_logic.sv:100]
INFO: [Synth 8-226] default block is never used [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/control_logic.sv:167]
INFO: [Synth 8-226] default block is never used [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/control_logic.sv:269]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/control_logic.sv:279]
INFO: [Synth 8-6155] done synthesizing module 'mmul_control_logic' (0#1) [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/control_logic.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mmul' [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/accel.sv:22]
	Parameter IPDATA_BNNENC bound to: 0 - type: integer 
	Parameter IPWGHT_BNNENC bound to: 1 - type: integer 
	Parameter OP_ACTV_LAYER bound to: BNN - type: string 
	Parameter IP_DATA_WIDTH bound to: 8 - type: integer 
	Parameter IP_WGHT_WIDTH bound to: 8 - type: integer 
	Parameter IP_NEUR_WIDTH bound to: 8 - type: integer 
	Parameter OP_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mmul' (0#1) [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/accel.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'accel_wrapper' (0#1) [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/accel_wrapper.sv:23]
WARNING: [Synth 8-689] width (32) of port connection 'wd_C_i' does not match port width (1) of module 'accel_wrapper' [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/BNN_wrapper.sv:186]
INFO: [Synth 8-6157] synthesizing module 'data_matrix_mem__parameterized0' [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter MATRIX_WIDTH bound to: 8 - type: integer 
	Parameter MATRIX_HIGHT bound to: 8 - type: integer 
WARNING: [Synth 8-330] inout connections inferred for interface port 'ram_addr_port' with no modport [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/BNN_wrapper.sv:207]
WARNING: [Synth 8-330] inout connections inferred for interface port 'ram_addr_port' with no modport [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/BNN_wrapper.sv:208]
INFO: [Synth 8-6155] done synthesizing module 'data_matrix_mem__parameterized0' (0#1) [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'BNN_wrapper' (0#1) [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/BNN_wrapper.sv:22]
WARNING: [Synth 8-7137] Register ram_reg[0][0][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[0][1][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[0][2][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[0][3][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[0][4][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[0][5][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[0][6][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[0][7][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[1][0][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[1][1][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[1][2][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[1][3][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[1][4][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[1][5][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[1][6][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[1][7][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[2][0][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[2][1][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[2][2][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[2][3][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[2][4][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[2][5][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[2][6][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[2][7][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[3][0][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[3][1][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[3][2][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[3][3][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[3][4][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[3][5][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[3][6][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[3][7][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[4][0][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[4][1][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[4][2][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[4][3][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[4][4][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[4][5][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[4][6][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[4][7][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[5][0][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[5][1][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[5][2][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[5][3][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[5][4][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[5][5][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[5][6][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[5][7][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[6][0][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[6][1][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[6][2][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[6][3][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[6][4][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[6][5][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[6][6][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[6][7][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[7][0][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[7][1][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[7][2][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[7][3][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[7][4][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[7][5][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[7][6][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[7][7][data] in module data_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/data_reg.sv:60]
WARNING: [Synth 8-7137] Register ram_reg[0][0] in module wght_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/wght_reg.sv:68]
WARNING: [Synth 8-7137] Register ram_reg[0][1] in module wght_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/wght_reg.sv:68]
WARNING: [Synth 8-7137] Register ram_reg[0][2] in module wght_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/wght_reg.sv:68]
WARNING: [Synth 8-7137] Register ram_reg[0][3] in module wght_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/wght_reg.sv:68]
WARNING: [Synth 8-7137] Register ram_reg[0][4] in module wght_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/wght_reg.sv:68]
WARNING: [Synth 8-7137] Register ram_reg[0][5] in module wght_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/wght_reg.sv:68]
WARNING: [Synth 8-7137] Register ram_reg[0][6] in module wght_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/wght_reg.sv:68]
WARNING: [Synth 8-7137] Register ram_reg[0][7] in module wght_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/wght_reg.sv:68]
WARNING: [Synth 8-7137] Register ram_reg[1][0] in module wght_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/wght_reg.sv:68]
WARNING: [Synth 8-7137] Register ram_reg[1][1] in module wght_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/wght_reg.sv:68]
WARNING: [Synth 8-7137] Register ram_reg[1][2] in module wght_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/wght_reg.sv:68]
WARNING: [Synth 8-7137] Register ram_reg[1][3] in module wght_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/wght_reg.sv:68]
WARNING: [Synth 8-7137] Register ram_reg[1][4] in module wght_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/wght_reg.sv:68]
WARNING: [Synth 8-7137] Register ram_reg[1][5] in module wght_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/wght_reg.sv:68]
WARNING: [Synth 8-7137] Register ram_reg[1][6] in module wght_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/wght_reg.sv:68]
WARNING: [Synth 8-7137] Register ram_reg[1][7] in module wght_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/wght_reg.sv:68]
WARNING: [Synth 8-7137] Register ram_reg[2][0] in module wght_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/wght_reg.sv:68]
WARNING: [Synth 8-7137] Register ram_reg[2][1] in module wght_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/wght_reg.sv:68]
WARNING: [Synth 8-7137] Register ram_reg[2][2] in module wght_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/wght_reg.sv:68]
WARNING: [Synth 8-7137] Register ram_reg[2][3] in module wght_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/wght_reg.sv:68]
WARNING: [Synth 8-7137] Register ram_reg[2][4] in module wght_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/wght_reg.sv:68]
WARNING: [Synth 8-7137] Register ram_reg[2][5] in module wght_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/wght_reg.sv:68]
WARNING: [Synth 8-7137] Register ram_reg[2][6] in module wght_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/wght_reg.sv:68]
WARNING: [Synth 8-7137] Register ram_reg[2][7] in module wght_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/wght_reg.sv:68]
WARNING: [Synth 8-7137] Register ram_reg[3][0] in module wght_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/wght_reg.sv:68]
WARNING: [Synth 8-7137] Register ram_reg[3][1] in module wght_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/wght_reg.sv:68]
WARNING: [Synth 8-7137] Register ram_reg[3][2] in module wght_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/wght_reg.sv:68]
WARNING: [Synth 8-7137] Register ram_reg[3][3] in module wght_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/wght_reg.sv:68]
WARNING: [Synth 8-7137] Register ram_reg[3][4] in module wght_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/wght_reg.sv:68]
WARNING: [Synth 8-7137] Register ram_reg[3][5] in module wght_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/wght_reg.sv:68]
WARNING: [Synth 8-7137] Register ram_reg[3][6] in module wght_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/wght_reg.sv:68]
WARNING: [Synth 8-7137] Register ram_reg[3][7] in module wght_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/wght_reg.sv:68]
WARNING: [Synth 8-7137] Register ram_reg[4][0] in module wght_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/wght_reg.sv:68]
WARNING: [Synth 8-7137] Register ram_reg[4][1] in module wght_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/wght_reg.sv:68]
WARNING: [Synth 8-7137] Register ram_reg[4][2] in module wght_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/wght_reg.sv:68]
WARNING: [Synth 8-7137] Register ram_reg[4][3] in module wght_matrix_mem has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/wght_reg.sv:68]
INFO: [Common 17-14] Message 'Synth 8-7137' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-87] always_comb on 'accel_rst_reg' did not result in combinational logic [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/control_logic.sv:89]
WARNING: [Synth 8-87] always_comb on 'en_A_reg[we]' did not result in combinational logic [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/control_logic.sv:77]
WARNING: [Synth 8-87] always_comb on 'en_A_reg[re]' did not result in combinational logic [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/control_logic.sv:77]
WARNING: [Synth 8-87] always_comb on 'en_B_reg[we]' did not result in combinational logic [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/control_logic.sv:78]
WARNING: [Synth 8-87] always_comb on 'en_B_reg[re]' did not result in combinational logic [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/control_logic.sv:78]
WARNING: [Synth 8-87] always_comb on 'en_C_reg[we]' did not result in combinational logic [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/control_logic.sv:79]
WARNING: [Synth 8-87] always_comb on 'en_C_reg[re]' did not result in combinational logic [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/control_logic.sv:79]
WARNING: [Synth 8-87] always_comb on 'addr_A_reg[x]' did not result in combinational logic [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/control_logic.sv:82]
WARNING: [Synth 8-87] always_comb on 'addr_A_reg[y]' did not result in combinational logic [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/control_logic.sv:82]
WARNING: [Synth 8-87] always_comb on 'addr_B_reg[x]' did not result in combinational logic [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/control_logic.sv:83]
WARNING: [Synth 8-87] always_comb on 'addr_B_reg[y]' did not result in combinational logic [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/control_logic.sv:83]
WARNING: [Synth 8-87] always_comb on 'wd_C_o_reg' did not result in combinational logic [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/accel_wrapper.sv:162]
WARNING: [Synth 8-7129] Port addr_B_i\.x[7] in module data_matrix_mem__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_B_i\.x[6] in module data_matrix_mem__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_B_i\.x[5] in module data_matrix_mem__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_B_i\.x[4] in module data_matrix_mem__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_B_i\.x[3] in module data_matrix_mem__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_B_i\.y[7] in module data_matrix_mem__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_B_i\.y[6] in module data_matrix_mem__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_B_i\.y[5] in module data_matrix_mem__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_B_i\.y[4] in module data_matrix_mem__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_B_i\.y[3] in module data_matrix_mem__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_B_i\.x[7] in module accel_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_B_i\.x[6] in module accel_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_B_i\.x[5] in module accel_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_B_i\.x[4] in module accel_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_B_i\.x[3] in module accel_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_B_i\.x[2] in module accel_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_B_i\.x[1] in module accel_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_B_i\.x[0] in module accel_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_B_i\.y[7] in module accel_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_B_i\.y[6] in module accel_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_B_i\.y[5] in module accel_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_B_i\.y[4] in module accel_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_B_i\.y[3] in module accel_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_B_i\.y[2] in module accel_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_B_i\.y[1] in module accel_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_B_i\.y[0] in module accel_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd_C_i in module BNN_wrapper is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1205.656 ; gain = 608.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1205.656 ; gain = 608.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1205.656 ; gain = 608.965
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'addr_A_reg[x]' [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/control_logic.sv:82]
WARNING: [Synth 8-327] inferring latch for variable 'addr_A_reg[y]' [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/control_logic.sv:82]
WARNING: [Synth 8-327] inferring latch for variable 'addr_B_reg[x]' [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/control_logic.sv:83]
WARNING: [Synth 8-327] inferring latch for variable 'accum_state_reg' [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/control_logic.sv:98]
WARNING: [Synth 8-327] inferring latch for variable 'nxt_state_reg' [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/control_logic.sv:97]
WARNING: [Synth 8-327] inferring latch for variable 'en_A_reg[we]' [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/control_logic.sv:77]
WARNING: [Synth 8-327] inferring latch for variable 'en_A_reg[re]' [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/control_logic.sv:77]
WARNING: [Synth 8-327] inferring latch for variable 'en_B_reg[we]' [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/control_logic.sv:78]
WARNING: [Synth 8-327] inferring latch for variable 'en_C_reg[we]' [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/control_logic.sv:79]
WARNING: [Synth 8-327] inferring latch for variable 'en_C_reg[re]' [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/control_logic.sv:79]
WARNING: [Synth 8-327] inferring latch for variable 'accel_rst_reg' [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/control_logic.sv:89]
WARNING: [Synth 8-327] inferring latch for variable 'wd_C_o_reg' [C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/accel_wrapper.sv:162]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1205.688 ; gain = 608.996
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    7 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 130   
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 67    
+---Muxes : 
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 6     
	   2 Input    3 Bit        Muxes := 3     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 154   
	   4 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port addr_B_i\.x[7] in module accel_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_B_i\.x[6] in module accel_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_B_i\.x[5] in module accel_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_B_i\.x[4] in module accel_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_B_i\.x[3] in module accel_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_B_i\.x[2] in module accel_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_B_i\.x[1] in module accel_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_B_i\.x[0] in module accel_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_B_i\.y[7] in module accel_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_B_i\.y[6] in module accel_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_B_i\.y[5] in module accel_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_B_i\.y[4] in module accel_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_B_i\.y[3] in module accel_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_B_i\.y[2] in module accel_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_B_i\.y[1] in module accel_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_B_i\.y[0] in module accel_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_C_i\.x[7] in module BNN_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_C_i\.x[6] in module BNN_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_C_i\.x[5] in module BNN_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_C_i\.x[4] in module BNN_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_C_i\.x[3] in module BNN_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_C_i\.y[7] in module BNN_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_C_i\.y[6] in module BNN_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_C_i\.y[5] in module BNN_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_C_i\.y[4] in module BNN_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_C_i\.y[3] in module BNN_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wd_C_i in module BNN_wrapper is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (layer1/control_fsm/accum_state_reg[31]) is unused and will be removed from module BNN_wrapper.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1456.340 ; gain = 859.648
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1456.340 ; gain = 859.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1456.340 ; gain = 859.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1610.602 ; gain = 1013.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1610.602 ; gain = 1013.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1610.602 ; gain = 1013.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1610.602 ; gain = 1013.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1610.602 ; gain = 1013.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1610.602 ; gain = 1013.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     3|
|3     |LUT1   |     1|
|4     |LUT2   |    22|
|5     |LUT3   |    29|
|6     |LUT4   |    48|
|7     |LUT5   |   174|
|8     |LUT6   |   342|
|9     |MUXF7  |   136|
|10    |MUXF8  |    34|
|11    |FDCE   |    42|
|12    |FDRE   |  1088|
|13    |LD     |     3|
|14    |LDC    |    16|
|15    |LDP    |     1|
|16    |IBUF   |    44|
|17    |OBUF   |     3|
+------+-------+------+

Report Instance Areas: 
+------+----------------+--------------------------------+------+
|      |Instance        |Module                          |Cells |
+------+----------------+--------------------------------+------+
|1     |top             |                                |  1987|
|2     |  layer1        |accel_wrapper                   |  1846|
|3     |    accel       |mmul                            |    38|
|4     |    control_fsm |mmul_control_logic              |   302|
|5     |    data        |data_matrix_mem                 |   757|
|6     |    weights     |wght_matrix_mem                 |   748|
|7     |  op_mem        |data_matrix_mem__parameterized0 |    93|
+------+----------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1610.602 ; gain = 1013.910
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 291 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1610.602 ; gain = 1013.910
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1610.602 ; gain = 1013.910
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1625.664 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 193 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1740.836 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  LD => LDCE: 3 instances
  LDC => LDCE: 16 instances
  LDP => LDPE: 1 instance 

Synth Design complete | Checksum: 9ecd9381
INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 199 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 1740.836 ; gain = 1145.109
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1740.836 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.runs/synth_1/BNN_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file BNN_wrapper_utilization_synth.rpt -pb BNN_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun 18 20:30:29 2025...
