   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 2
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.file	"CLK001.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.CLK001_Init,"ax",%progbits
  20              		.align	2
  21              		.global	CLK001_Init
  22              		.thumb
  23              		.thumb_func
  25              	CLK001_Init:
  26              	.LFB120:
  27              		.file 1 "../Dave/Generated/src/CLK001/CLK001.c"
   1:../Dave/Generated/src/CLK001/CLK001.c **** /*CODE_BLOCK_BEGIN[CLK001.c]*/
   2:../Dave/Generated/src/CLK001/CLK001.c **** 
   3:../Dave/Generated/src/CLK001/CLK001.c **** /*******************************************************************************
   4:../Dave/Generated/src/CLK001/CLK001.c ****  Copyright (c) 2013, Infineon Technologies AG                                 **
   5:../Dave/Generated/src/CLK001/CLK001.c ****  All rights reserved.                                                         **
   6:../Dave/Generated/src/CLK001/CLK001.c ****                                                                               **
   7:../Dave/Generated/src/CLK001/CLK001.c ****  Redistribution and use in source and binary forms, with or without           **
   8:../Dave/Generated/src/CLK001/CLK001.c ****  modification,are permitted provided that the following conditions are met:   **
   9:../Dave/Generated/src/CLK001/CLK001.c ****                                                                               **
  10:../Dave/Generated/src/CLK001/CLK001.c ****  *Redistributions of source code must retain the above copyright notice,      **
  11:../Dave/Generated/src/CLK001/CLK001.c ****  this list of conditions and the following disclaimer.                        **
  12:../Dave/Generated/src/CLK001/CLK001.c ****  *Redistributions in binary form must reproduce the above copyright notice,   **
  13:../Dave/Generated/src/CLK001/CLK001.c ****  this list of conditions and the following disclaimer in the documentation    **
  14:../Dave/Generated/src/CLK001/CLK001.c ****  and/or other materials provided with the distribution.                       **
  15:../Dave/Generated/src/CLK001/CLK001.c ****  *Neither the name of the copyright holders nor the names of its contributors **
  16:../Dave/Generated/src/CLK001/CLK001.c ****  may be used to endorse or promote products derived from this software without** 
  17:../Dave/Generated/src/CLK001/CLK001.c ****  specific prior written permission.                                           **
  18:../Dave/Generated/src/CLK001/CLK001.c ****                                                                               **
  19:../Dave/Generated/src/CLK001/CLK001.c ****  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"  **
  20:../Dave/Generated/src/CLK001/CLK001.c ****  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE    **
  21:../Dave/Generated/src/CLK001/CLK001.c ****  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE   **
  22:../Dave/Generated/src/CLK001/CLK001.c ****  ARE  DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE   **
  23:../Dave/Generated/src/CLK001/CLK001.c ****  LIABLE  FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR         **
  24:../Dave/Generated/src/CLK001/CLK001.c ****  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF         **
  25:../Dave/Generated/src/CLK001/CLK001.c ****  SUBSTITUTE GOODS OR  SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS    **
  26:../Dave/Generated/src/CLK001/CLK001.c ****  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN      **
  27:../Dave/Generated/src/CLK001/CLK001.c ****  CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)       **
  28:../Dave/Generated/src/CLK001/CLK001.c ****  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE   **
  29:../Dave/Generated/src/CLK001/CLK001.c ****  POSSIBILITY OF SUCH DAMAGE.                                                  **
  30:../Dave/Generated/src/CLK001/CLK001.c ****                                                                               **
  31:../Dave/Generated/src/CLK001/CLK001.c ****  To improve the quality of the software, users are encouraged to share        **
  32:../Dave/Generated/src/CLK001/CLK001.c ****  modifications, enhancements or bug fixes with Infineon Technologies AG       **
  33:../Dave/Generated/src/CLK001/CLK001.c ****  dave@infineon.com).                                                          **
  34:../Dave/Generated/src/CLK001/CLK001.c ****                                                                               **
  35:../Dave/Generated/src/CLK001/CLK001.c **** ********************************************************************************
  36:../Dave/Generated/src/CLK001/CLK001.c **** **                                                                            **
  37:../Dave/Generated/src/CLK001/CLK001.c **** **                                                                            **
  38:../Dave/Generated/src/CLK001/CLK001.c **** ** PLATFORM : Infineon XMC4000 Series                                         **
  39:../Dave/Generated/src/CLK001/CLK001.c **** **                                                                            **
  40:../Dave/Generated/src/CLK001/CLK001.c **** ** COMPILER : Compiler Independent                                            **
  41:../Dave/Generated/src/CLK001/CLK001.c **** **                                                                            **
  42:../Dave/Generated/src/CLK001/CLK001.c **** ** AUTHOR   : App Developer                                                   **
  43:../Dave/Generated/src/CLK001/CLK001.c **** **                                                                            **
  44:../Dave/Generated/src/CLK001/CLK001.c **** ** MAY BE CHANGED BY USER [Yes/No]: Yes                                       **
  45:../Dave/Generated/src/CLK001/CLK001.c **** **                                                                            **
  46:../Dave/Generated/src/CLK001/CLK001.c **** ** MODIFICATION DATE : Aug 21, 2013                                           **
  47:../Dave/Generated/src/CLK001/CLK001.c **** **                                                                            **
  48:../Dave/Generated/src/CLK001/CLK001.c **** *******************************************************************************/
  49:../Dave/Generated/src/CLK001/CLK001.c **** /**
  50:../Dave/Generated/src/CLK001/CLK001.c ****  * @file   CLK001.c
  51:../Dave/Generated/src/CLK001/CLK001.c ****  *
  52:../Dave/Generated/src/CLK001/CLK001.c ****  * @brief  SCU_Clock_CLK001 App
  53:../Dave/Generated/src/CLK001/CLK001.c ****  *         
  54:../Dave/Generated/src/CLK001/CLK001.c ****  *  CLK001 App is a singleton app which is used by all applications to configure 
  55:../Dave/Generated/src/CLK001/CLK001.c ****  *  the PLL as well as enable the Clock of Peripheral Units.
  56:../Dave/Generated/src/CLK001/CLK001.c ****  
  57:../Dave/Generated/src/CLK001/CLK001.c ****  * Revision History
  58:../Dave/Generated/src/CLK001/CLK001.c ****  * 12 Dec 2012   v1.0.1   modified to take care java.utils and base code updates
  59:../Dave/Generated/src/CLK001/CLK001.c ****  * 18 Mar 2013   v1.0.30  modified to limit maximum frequency 48MHz for XMC42xx
  60:../Dave/Generated/src/CLK001/CLK001.c ****  * 21 Aug 2013   v1.0.34  Static and configuration code separated. 
  61:../Dave/Generated/src/CLK001/CLK001.c ****  * 05 Nov 2013   v1.0.38  Macro name changed from CLK001_CLK001_WDTCLK_EN to 
  62:../Dave/Generated/src/CLK001/CLK001.c ****                           CLK001_WDTCLK_EN. 
  63:../Dave/Generated/src/CLK001/CLK001.c ****  *
  64:../Dave/Generated/src/CLK001/CLK001.c ****  */
  65:../Dave/Generated/src/CLK001/CLK001.c **** 
  66:../Dave/Generated/src/CLK001/CLK001.c **** /*******************************************************************************
  67:../Dave/Generated/src/CLK001/CLK001.c **** **                      Author(s) Identity                                    **
  68:../Dave/Generated/src/CLK001/CLK001.c **** ********************************************************************************
  69:../Dave/Generated/src/CLK001/CLK001.c **** **                                                                            **
  70:../Dave/Generated/src/CLK001/CLK001.c **** ** Initials     Name                                                          **
  71:../Dave/Generated/src/CLK001/CLK001.c **** ** ---------------------------------------------------------------------------**
  72:../Dave/Generated/src/CLK001/CLK001.c **** ** ES           App Developer                                                 **
  73:../Dave/Generated/src/CLK001/CLK001.c **** *******************************************************************************/
  74:../Dave/Generated/src/CLK001/CLK001.c **** 
  75:../Dave/Generated/src/CLK001/CLK001.c **** /*******************************************************************************
  76:../Dave/Generated/src/CLK001/CLK001.c ****  ** INCLUDE FILES                                                             **
  77:../Dave/Generated/src/CLK001/CLK001.c ****  ******************************************************************************/
  78:../Dave/Generated/src/CLK001/CLK001.c **** /** Inclusion of header file */
  79:../Dave/Generated/src/CLK001/CLK001.c **** #include "../../inc/CLK001/CLK001.h"
  80:../Dave/Generated/src/CLK001/CLK001.c **** 
  81:../Dave/Generated/src/CLK001/CLK001.c **** /*******************************************************************************
  82:../Dave/Generated/src/CLK001/CLK001.c **** **                      Private Macro Definitions                             **
  83:../Dave/Generated/src/CLK001/CLK001.c **** *******************************************************************************/
  84:../Dave/Generated/src/CLK001/CLK001.c **** /*********************************************************/
  85:../Dave/Generated/src/CLK001/CLK001.c **** /* Macros for Delay function  */
  86:../Dave/Generated/src/CLK001/CLK001.c **** /*********************************************************/
  87:../Dave/Generated/src/CLK001/CLK001.c **** /* delay values used in the below calculation
  88:../Dave/Generated/src/CLK001/CLK001.c **** these are to be used with the delay function defined in this file
  89:../Dave/Generated/src/CLK001/CLK001.c **** they are approximate values based on measurement*/
  90:../Dave/Generated/src/CLK001/CLK001.c **** #define CLK001_DELAY_CNT_50US_50MHZ        100UL
  91:../Dave/Generated/src/CLK001/CLK001.c **** #define CLK001_DELAY_CNT_50US_90MHZ        150UL
  92:../Dave/Generated/src/CLK001/CLK001.c **** #define CLK001_DELAY_CNT_8US_50MHZ         10UL
  93:../Dave/Generated/src/CLK001/CLK001.c **** #define CLK001_LOOP_CNT_150MS              18000UL /*150ms / 8us*/
  94:../Dave/Generated/src/CLK001/CLK001.c **** 
  95:../Dave/Generated/src/CLK001/CLK001.c **** /*******************************************************************************
  96:../Dave/Generated/src/CLK001/CLK001.c **** **                      Private Type Definitions                              **
  97:../Dave/Generated/src/CLK001/CLK001.c **** *******************************************************************************/
  98:../Dave/Generated/src/CLK001/CLK001.c **** 
  99:../Dave/Generated/src/CLK001/CLK001.c **** /*******************************************************************************
 100:../Dave/Generated/src/CLK001/CLK001.c **** **                 Private Function Declarations:
 101:../Dave/Generated/src/CLK001/CLK001.c **** *******************************************************************************/
 102:../Dave/Generated/src/CLK001/CLK001.c **** static void CLK001_Delay(uint32_t time_1);
 103:../Dave/Generated/src/CLK001/CLK001.c **** 
 104:../Dave/Generated/src/CLK001/CLK001.c **** #ifdef CLK001_OSC_ULP_USED
 105:../Dave/Generated/src/CLK001/CLK001.c **** static void CLK001_OSCULP_Init(void);
 106:../Dave/Generated/src/CLK001/CLK001.c **** #endif
 107:../Dave/Generated/src/CLK001/CLK001.c **** 
 108:../Dave/Generated/src/CLK001/CLK001.c **** #ifdef CLK001_EXTCLKOUT_EN
 109:../Dave/Generated/src/CLK001/CLK001.c **** static void CLK001_ExtClk_Init(void);
 110:../Dave/Generated/src/CLK001/CLK001.c **** #endif
 111:../Dave/Generated/src/CLK001/CLK001.c **** 
 112:../Dave/Generated/src/CLK001/CLK001.c **** static uint32_t CLK001_SysClk_Valid(void);
 113:../Dave/Generated/src/CLK001/CLK001.c **** static uint32_t CLK001_SysClk_Init(void);
 114:../Dave/Generated/src/CLK001/CLK001.c **** 
 115:../Dave/Generated/src/CLK001/CLK001.c **** #ifdef CLK001_USBCLK_EN
 116:../Dave/Generated/src/CLK001/CLK001.c **** static uint32_t	CLK001_USBClk_Valid(void);
 117:../Dave/Generated/src/CLK001/CLK001.c **** static uint32_t	CLK001_USBClk_Init(void);
 118:../Dave/Generated/src/CLK001/CLK001.c **** #endif
 119:../Dave/Generated/src/CLK001/CLK001.c **** 
 120:../Dave/Generated/src/CLK001/CLK001.c **** #ifdef CLK001_CCUCLK_EN
 121:../Dave/Generated/src/CLK001/CLK001.c **** static void CLK001_CCUClk_Init(void);
 122:../Dave/Generated/src/CLK001/CLK001.c **** #endif
 123:../Dave/Generated/src/CLK001/CLK001.c **** 
 124:../Dave/Generated/src/CLK001/CLK001.c **** #if (UC_SERIES == XMC45)
 125:../Dave/Generated/src/CLK001/CLK001.c ****   #ifdef CLK001_EBUCLK_EN
 126:../Dave/Generated/src/CLK001/CLK001.c **** static void CLK001_EBUClk_Init(void);
 127:../Dave/Generated/src/CLK001/CLK001.c ****   #endif
 128:../Dave/Generated/src/CLK001/CLK001.c ****   #ifdef CLK001_MMCCLK_EN
 129:../Dave/Generated/src/CLK001/CLK001.c **** static void CLK001_MMCClk_Init(void);
 130:../Dave/Generated/src/CLK001/CLK001.c ****   #endif
 131:../Dave/Generated/src/CLK001/CLK001.c **** #endif
 132:../Dave/Generated/src/CLK001/CLK001.c **** 
 133:../Dave/Generated/src/CLK001/CLK001.c **** #ifdef CLK001_WDTCLK_EN
 134:../Dave/Generated/src/CLK001/CLK001.c **** static void CLK001_WDTClk_Init(void);   
 135:../Dave/Generated/src/CLK001/CLK001.c **** #endif
 136:../Dave/Generated/src/CLK001/CLK001.c **** 
 137:../Dave/Generated/src/CLK001/CLK001.c **** #ifdef CLK001_RTCCLK_EN
 138:../Dave/Generated/src/CLK001/CLK001.c **** static void CLK001_RTCClk_Init(void);
 139:../Dave/Generated/src/CLK001/CLK001.c **** #endif
 140:../Dave/Generated/src/CLK001/CLK001.c **** 
 141:../Dave/Generated/src/CLK001/CLK001.c **** /*******************************************************************************
 142:../Dave/Generated/src/CLK001/CLK001.c **** **                      Extern Declarations                                   **
 143:../Dave/Generated/src/CLK001/CLK001.c **** *******************************************************************************/
 144:../Dave/Generated/src/CLK001/CLK001.c **** extern void SystemCoreClockUpdate(void);
 145:../Dave/Generated/src/CLK001/CLK001.c **** /*******************************************************************************
 146:../Dave/Generated/src/CLK001/CLK001.c **** **                      Global Variable Definitions                           **
 147:../Dave/Generated/src/CLK001/CLK001.c **** *******************************************************************************/
 148:../Dave/Generated/src/CLK001/CLK001.c **** #if((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
 149:../Dave/Generated/src/CLK001/CLK001.c ****     (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
 150:../Dave/Generated/src/CLK001/CLK001.c ****   static uint32_t VCO; 
 151:../Dave/Generated/src/CLK001/CLK001.c ****   static uint32_t stepping_K2DIV;
 152:../Dave/Generated/src/CLK001/CLK001.c **** #endif
 153:../Dave/Generated/src/CLK001/CLK001.c **** /*******************************************************************************
 154:../Dave/Generated/src/CLK001/CLK001.c **** **                      Private Constant Definitions                          **
 155:../Dave/Generated/src/CLK001/CLK001.c **** *******************************************************************************/
 156:../Dave/Generated/src/CLK001/CLK001.c **** 
 157:../Dave/Generated/src/CLK001/CLK001.c **** /*******************************************************************************
 158:../Dave/Generated/src/CLK001/CLK001.c **** **                 Function like macro definitions                            **
 159:../Dave/Generated/src/CLK001/CLK001.c **** *******************************************************************************/
 160:../Dave/Generated/src/CLK001/CLK001.c **** 
 161:../Dave/Generated/src/CLK001/CLK001.c **** /*******************************************************************************
 162:../Dave/Generated/src/CLK001/CLK001.c **** **                      Private Function Definitions                          **
 163:../Dave/Generated/src/CLK001/CLK001.c **** *******************************************************************************/
 164:../Dave/Generated/src/CLK001/CLK001.c **** /**
 165:../Dave/Generated/src/CLK001/CLK001.c ****   * @brief  Function to delay  
 166:../Dave/Generated/src/CLK001/CLK001.c ****   * @note   -  
 167:../Dave/Generated/src/CLK001/CLK001.c ****   * @param  number of loops
 168:../Dave/Generated/src/CLK001/CLK001.c ****   * @retval None
 169:../Dave/Generated/src/CLK001/CLK001.c ****   */
 170:../Dave/Generated/src/CLK001/CLK001.c **** static void CLK001_Delay(uint32_t time_1)
 171:../Dave/Generated/src/CLK001/CLK001.c **** {
 172:../Dave/Generated/src/CLK001/CLK001.c ****   volatile uint32_t i;
 173:../Dave/Generated/src/CLK001/CLK001.c ****   for(i=0UL; i < time_1;i++)
 174:../Dave/Generated/src/CLK001/CLK001.c ****   {
 175:../Dave/Generated/src/CLK001/CLK001.c ****     __NOP();__NOP();__NOP();__NOP();
 176:../Dave/Generated/src/CLK001/CLK001.c ****   }
 177:../Dave/Generated/src/CLK001/CLK001.c **** }
 178:../Dave/Generated/src/CLK001/CLK001.c **** 
 179:../Dave/Generated/src/CLK001/CLK001.c **** #ifdef CLK001_OSC_ULP_USED
 180:../Dave/Generated/src/CLK001/CLK001.c **** static void CLK001_OSCULP_Init(void)
 181:../Dave/Generated/src/CLK001/CLK001.c **** {
 182:../Dave/Generated/src/CLK001/CLK001.c ****   /*enable OSCUL*/
 183:../Dave/Generated/src/CLK001/CLK001.c ****   while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 184:../Dave/Generated/src/CLK001/CLK001.c ****   {}
 185:../Dave/Generated/src/CLK001/CLK001.c ****   SCU_HIBERNATE->OSCULCTRL &= (uint32_t)~SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 186:../Dave/Generated/src/CLK001/CLK001.c ****       
 187:../Dave/Generated/src/CLK001/CLK001.c ****   /*now check if the clock is OK using OSCULP Oscillator Watchdog (ULPWDG)*/
 188:../Dave/Generated/src/CLK001/CLK001.c ****   /*enable OSCULP WDG Alarm Enable*/
 189:../Dave/Generated/src/CLK001/CLK001.c ****   while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 190:../Dave/Generated/src/CLK001/CLK001.c ****   {}
 191:../Dave/Generated/src/CLK001/CLK001.c ****   SCU_HIBERNATE->HDCR |= (uint32_t)SCU_HIBERNATE_HDCR_ULPWDGEN_Msk;
 192:../Dave/Generated/src/CLK001/CLK001.c **** 
 193:../Dave/Generated/src/CLK001/CLK001.c ****   /*wait now for clock is stable */
 194:../Dave/Generated/src/CLK001/CLK001.c ****   do
 195:../Dave/Generated/src/CLK001/CLK001.c ****   {
 196:../Dave/Generated/src/CLK001/CLK001.c ****     while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDCLR_Msk)
 197:../Dave/Generated/src/CLK001/CLK001.c ****     {}
 198:../Dave/Generated/src/CLK001/CLK001.c ****     SCU_HIBERNATE->HDCLR |= (uint32_t)SCU_HIBERNATE_HDCLR_ULPWDG_Msk;
 199:../Dave/Generated/src/CLK001/CLK001.c ****     /*insert ~50us delay @ maximum back up clock freq */
 200:../Dave/Generated/src/CLK001/CLK001.c ****     CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ); 
 201:../Dave/Generated/src/CLK001/CLK001.c ****   } while ((SCU_HIBERNATE->HDSTAT & SCU_HIBERNATE_HDSTAT_ULPWDG_Msk) ==
 202:../Dave/Generated/src/CLK001/CLK001.c ****             SCU_HIBERNATE_HDSTAT_ULPWDG_Msk); 
 203:../Dave/Generated/src/CLK001/CLK001.c ****   while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDCLR_Msk)
 204:../Dave/Generated/src/CLK001/CLK001.c ****   {}
 205:../Dave/Generated/src/CLK001/CLK001.c ****   SCU_HIBERNATE->HDCLR |= (uint32_t)SCU_HIBERNATE_HDCLR_ULPWDG_Msk;
 206:../Dave/Generated/src/CLK001/CLK001.c **** }
 207:../Dave/Generated/src/CLK001/CLK001.c **** #endif
 208:../Dave/Generated/src/CLK001/CLK001.c **** 
 209:../Dave/Generated/src/CLK001/CLK001.c **** #ifdef CLK001_EXTCLKOUT_EN
 210:../Dave/Generated/src/CLK001/CLK001.c **** /**
 211:../Dave/Generated/src/CLK001/CLK001.c ****   * @brief  Function to setup the external clock pin based on UI configuration 
 212:../Dave/Generated/src/CLK001/CLK001.c ****   * @note   -  
 213:../Dave/Generated/src/CLK001/CLK001.c ****   * @param  None
 214:../Dave/Generated/src/CLK001/CLK001.c ****   * @retval None
 215:../Dave/Generated/src/CLK001/CLK001.c ****   */
 216:../Dave/Generated/src/CLK001/CLK001.c **** static void CLK001_ExtClk_Init(void)
 217:../Dave/Generated/src/CLK001/CLK001.c **** {    
 218:../Dave/Generated/src/CLK001/CLK001.c ****   /* Select the External clock to be observed on Pin and
 219:../Dave/Generated/src/CLK001/CLK001.c ****      configure the divide value for PLL clock output(if opted)*/
 220:../Dave/Generated/src/CLK001/CLK001.c ****   SCU_CLK->EXTCLKCR = ((CLK001_EXTCLK_SEL) | ((uint32_t)(CLK001_EXTCLK_PLLDIV << 
 221:../Dave/Generated/src/CLK001/CLK001.c ****                         SCU_CLK_EXTCLKCR_ECKDIV_Pos)));
 222:../Dave/Generated/src/CLK001/CLK001.c **** 
 223:../Dave/Generated/src/CLK001/CLK001.c ****   /*Select Driver mode for the external clock pin*/                    
 224:../Dave/Generated/src/CLK001/CLK001.c ****   WR_REG_SIZE (CLK001_EXTCLK_PORT_REG, CLK001_EXTCLK_PAD_MASK, CLK001_EXTCLK_PAD_POS,
 225:../Dave/Generated/src/CLK001/CLK001.c ****           CLK001_EXTCLK_PDR_VAL, 32);
 226:../Dave/Generated/src/CLK001/CLK001.c **** }
 227:../Dave/Generated/src/CLK001/CLK001.c **** #endif
 228:../Dave/Generated/src/CLK001/CLK001.c **** 
 229:../Dave/Generated/src/CLK001/CLK001.c **** /**
 230:../Dave/Generated/src/CLK001/CLK001.c ****   * @brief  Function to check PLL is switched ON 
 231:../Dave/Generated/src/CLK001/CLK001.c ****   * @note   -  
 232:../Dave/Generated/src/CLK001/CLK001.c ****   * @param  None
 233:../Dave/Generated/src/CLK001/CLK001.c ****   * @retval PASS/FAIL
 234:../Dave/Generated/src/CLK001/CLK001.c ****   */
 235:../Dave/Generated/src/CLK001/CLK001.c **** static uint32_t CLK001_SysClk_Valid(void)
 236:../Dave/Generated/src/CLK001/CLK001.c **** {
 237:../Dave/Generated/src/CLK001/CLK001.c ****   uint32_t MAIN_clock_status = 1UL;
 238:../Dave/Generated/src/CLK001/CLK001.c **** 
 239:../Dave/Generated/src/CLK001/CLK001.c ****   /* check if PLL is switched on */
 240:../Dave/Generated/src/CLK001/CLK001.c ****   if((SCU_PLL->PLLCON0 & (SCU_PLL_PLLCON0_VCOPWD_Msk | 
 241:../Dave/Generated/src/CLK001/CLK001.c ****       SCU_PLL_PLLCON0_PLLPWD_Msk))!= 0UL)
 242:../Dave/Generated/src/CLK001/CLK001.c ****   {
 243:../Dave/Generated/src/CLK001/CLK001.c ****     MAIN_clock_status=0UL;
 244:../Dave/Generated/src/CLK001/CLK001.c ****   }
 245:../Dave/Generated/src/CLK001/CLK001.c ****   return(MAIN_clock_status);
 246:../Dave/Generated/src/CLK001/CLK001.c **** }
 247:../Dave/Generated/src/CLK001/CLK001.c **** 
 248:../Dave/Generated/src/CLK001/CLK001.c **** static void CLK001_BackupClkTrim (void)
 249:../Dave/Generated/src/CLK001/CLK001.c **** {
 250:../Dave/Generated/src/CLK001/CLK001.c ****   #if ((CLK001_TRIM_OPTION == CLK001_CLOCK_TRIM_AUTOMATIC) && \
 251:../Dave/Generated/src/CLK001/CLK001.c ****        (CLK001_STANDBY_CLOCK == CLK001_HIB_CLOCK_FOSI))
 252:../Dave/Generated/src/CLK001/CLK001.c ****   {
 253:../Dave/Generated/src/CLK001/CLK001.c ****     /* check if HIB Domain enabled  */
 254:../Dave/Generated/src/CLK001/CLK001.c ****     if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 255:../Dave/Generated/src/CLK001/CLK001.c ****     {
 256:../Dave/Generated/src/CLK001/CLK001.c ****       /*enable Hibernate domain*/
 257:../Dave/Generated/src/CLK001/CLK001.c ****       SCU_POWER->PWRSET |= (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 258:../Dave/Generated/src/CLK001/CLK001.c ****     }
 259:../Dave/Generated/src/CLK001/CLK001.c **** 
 260:../Dave/Generated/src/CLK001/CLK001.c ****     /* check if HIB Domain is not in reset state  */
 261:../Dave/Generated/src/CLK001/CLK001.c ****     if ((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 262:../Dave/Generated/src/CLK001/CLK001.c ****     {
 263:../Dave/Generated/src/CLK001/CLK001.c **** 	    /*de-assert hibernate reset*/
 264:../Dave/Generated/src/CLK001/CLK001.c ****       SCU_RESET->RSTCLR |= (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 265:../Dave/Generated/src/CLK001/CLK001.c ****     }
 266:../Dave/Generated/src/CLK001/CLK001.c **** 
 267:../Dave/Generated/src/CLK001/CLK001.c ****     SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 268:../Dave/Generated/src/CLK001/CLK001.c ****     /*insert ~50us delay @ maximum back up clock freq */
 269:../Dave/Generated/src/CLK001/CLK001.c ****     CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ);
 270:../Dave/Generated/src/CLK001/CLK001.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 271:../Dave/Generated/src/CLK001/CLK001.c ****   }
 272:../Dave/Generated/src/CLK001/CLK001.c ****   #elif((CLK001_TRIM_OPTION == CLK001_CLOCK_TRIM_AUTOMATIC) && \
 273:../Dave/Generated/src/CLK001/CLK001.c ****         (CLK001_STANDBY_CLOCK == CLK001_HIB_CLOCK_OSCULP))
 274:../Dave/Generated/src/CLK001/CLK001.c ****   {
 275:../Dave/Generated/src/CLK001/CLK001.c ****     /* check for HIB Domain enabled  */
 276:../Dave/Generated/src/CLK001/CLK001.c ****     if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 277:../Dave/Generated/src/CLK001/CLK001.c ****     {
 278:../Dave/Generated/src/CLK001/CLK001.c ****       /*enable Hibernate domain*/
 279:../Dave/Generated/src/CLK001/CLK001.c ****       SCU_POWER->PWRSET |= (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 280:../Dave/Generated/src/CLK001/CLK001.c ****     }
 281:../Dave/Generated/src/CLK001/CLK001.c **** 
 282:../Dave/Generated/src/CLK001/CLK001.c ****     /* check for HIB Domain is not in reset state  */
 283:../Dave/Generated/src/CLK001/CLK001.c ****     if ((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 284:../Dave/Generated/src/CLK001/CLK001.c ****     {
 285:../Dave/Generated/src/CLK001/CLK001.c ****       /*de-assert hibernate reset*/
 286:../Dave/Generated/src/CLK001/CLK001.c ****       SCU_RESET->RSTCLR |= (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 287:../Dave/Generated/src/CLK001/CLK001.c ****     }
 288:../Dave/Generated/src/CLK001/CLK001.c **** 
 289:../Dave/Generated/src/CLK001/CLK001.c ****     /*check OSCUL if running correct*/
 290:../Dave/Generated/src/CLK001/CLK001.c ****     if ((SCU_HIBERNATE->OSCULCTRL & SCU_HIBERNATE_OSCULCTRL_MODE_Msk) != 0UL)
 291:../Dave/Generated/src/CLK001/CLK001.c ****     {
 292:../Dave/Generated/src/CLK001/CLK001.c ****       CLK001_OSCULP_Init(); /* select OSCUL clock for RTC*/
 293:../Dave/Generated/src/CLK001/CLK001.c ****       while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 294:../Dave/Generated/src/CLK001/CLK001.c ****       {}
 295:../Dave/Generated/src/CLK001/CLK001.c ****       SCU_HIBERNATE->HDCR |= (uint32_t)SCU_HIBERNATE_HDCR_RCS_Msk;
 296:../Dave/Generated/src/CLK001/CLK001.c ****     }              
 297:../Dave/Generated/src/CLK001/CLK001.c ****       
 298:../Dave/Generated/src/CLK001/CLK001.c ****     /* now OSCULP is running and can be used*/
 299:../Dave/Generated/src/CLK001/CLK001.c ****     while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 300:../Dave/Generated/src/CLK001/CLK001.c ****     {}
 301:../Dave/Generated/src/CLK001/CLK001.c ****     
 302:../Dave/Generated/src/CLK001/CLK001.c ****     SCU_HIBERNATE->HDCR  |= (uint32_t)SCU_HIBERNATE_HDCR_STDBYSEL_Msk;
 303:../Dave/Generated/src/CLK001/CLK001.c ****     SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 304:../Dave/Generated/src/CLK001/CLK001.c ****     
 305:../Dave/Generated/src/CLK001/CLK001.c ****     /*insert ~50us delay @ maximum back up clock freq */
 306:../Dave/Generated/src/CLK001/CLK001.c ****     CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ);
 307:../Dave/Generated/src/CLK001/CLK001.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 308:../Dave/Generated/src/CLK001/CLK001.c ****   }
 309:../Dave/Generated/src/CLK001/CLK001.c ****   #else /*trimming option is factory trimming*/
 310:../Dave/Generated/src/CLK001/CLK001.c ****   {
 311:../Dave/Generated/src/CLK001/CLK001.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
 312:../Dave/Generated/src/CLK001/CLK001.c ****   }
 313:../Dave/Generated/src/CLK001/CLK001.c ****   #endif /*end of trimming options*/
 314:../Dave/Generated/src/CLK001/CLK001.c **** }
 315:../Dave/Generated/src/CLK001/CLK001.c **** 
 316:../Dave/Generated/src/CLK001/CLK001.c **** #if (CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)
 317:../Dave/Generated/src/CLK001/CLK001.c **** static uint32_t CLK001_SetMainPLLClkSrc(void)
 318:../Dave/Generated/src/CLK001/CLK001.c **** {
 319:../Dave/Generated/src/CLK001/CLK001.c ****   uint32_t Return_status;
 320:../Dave/Generated/src/CLK001/CLK001.c ****   Return_status = 1UL;
 321:../Dave/Generated/src/CLK001/CLK001.c ****   #if(((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
 322:../Dave/Generated/src/CLK001/CLK001.c ****        (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_PRESCALER) && \
 323:../Dave/Generated/src/CLK001/CLK001.c ****        (CLK001_PLL_CLOCK_INPUT != CLK001_CLOCK_BACK_UP_CLOCK))|| \
 324:../Dave/Generated/src/CLK001/CLK001.c ****       ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
 325:../Dave/Generated/src/CLK001/CLK001.c ****        (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL) && \
 326:../Dave/Generated/src/CLK001/CLK001.c ****        (CLK001_PLL_CLOCK_INPUT != CLK001_CLOCK_BACK_UP_CLOCK)))
 327:../Dave/Generated/src/CLK001/CLK001.c ****     uint32_t timeout_count;
 328:../Dave/Generated/src/CLK001/CLK001.c ****   #endif
 329:../Dave/Generated/src/CLK001/CLK001.c ****   
 330:../Dave/Generated/src/CLK001/CLK001.c ****   /* enable PLL first */
 331:../Dave/Generated/src/CLK001/CLK001.c ****   SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | 
 332:../Dave/Generated/src/CLK001/CLK001.c ****                                   SCU_PLL_PLLCON0_PLLPWD_Msk);
 333:../Dave/Generated/src/CLK001/CLK001.c **** 
 334:../Dave/Generated/src/CLK001/CLK001.c ****   /*if crystal or external digital input for PLL input*/
 335:../Dave/Generated/src/CLK001/CLK001.c ****   #if ((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)||\
 336:../Dave/Generated/src/CLK001/CLK001.c ****        (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
 337:../Dave/Generated/src/CLK001/CLK001.c ****   {
 338:../Dave/Generated/src/CLK001/CLK001.c ****     /************************************************************************/
 339:../Dave/Generated/src/CLK001/CLK001.c ****     /*    Use external crystal or digital input for PLL clock input         */
 340:../Dave/Generated/src/CLK001/CLK001.c ****     /************************************************************************/ 
 341:../Dave/Generated/src/CLK001/CLK001.c ****     /* Enable OSC_HP if not already on */
 342:../Dave/Generated/src/CLK001/CLK001.c ****     if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 
 343:../Dave/Generated/src/CLK001/CLK001.c ****         ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos))
 344:../Dave/Generated/src/CLK001/CLK001.c ****     {
 345:../Dave/Generated/src/CLK001/CLK001.c ****       /*The OSC HP mode is guaranteed to  be = 11b at this point
 346:../Dave/Generated/src/CLK001/CLK001.c ****        * so we can just clear the bit(s) as per the selected mode
 347:../Dave/Generated/src/CLK001/CLK001.c ****        */
 348:../Dave/Generated/src/CLK001/CLK001.c ****       SCU_OSC->OSCHPCTRL &= (((uint32_t)(~SCU_OSC_OSCHPCTRL_MODE_Msk)) | 
 349:../Dave/Generated/src/CLK001/CLK001.c ****            ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos));
 350:../Dave/Generated/src/CLK001/CLK001.c **** 
 351:../Dave/Generated/src/CLK001/CLK001.c ****       /* setup OSC WDG divider - at this point the bitfield would be 0
 352:../Dave/Generated/src/CLK001/CLK001.c ****          hence we can OR with the desired value*/
 353:../Dave/Generated/src/CLK001/CLK001.c ****       SCU_OSC->OSCHPCTRL |= ((uint32_t)((CLK001_CLOCK_CRYSTAL_FREQUENCY /
 354:../Dave/Generated/src/CLK001/CLK001.c ****                      CLK001_SOSCWDG_FREF)-1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos);
 355:../Dave/Generated/src/CLK001/CLK001.c ****       /* select external OSC as PLL input */
 356:../Dave/Generated/src/CLK001/CLK001.c ****       SCU_PLL->PLLCON2 &= (uint32_t)~SCU_PLL_PLLCON2_PINSEL_Msk;
 357:../Dave/Generated/src/CLK001/CLK001.c ****       /* restart OSC Watchdog */
 358:../Dave/Generated/src/CLK001/CLK001.c ****       SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 359:../Dave/Generated/src/CLK001/CLK001.c **** 
 360:../Dave/Generated/src/CLK001/CLK001.c ****       /* approximate loop count for 150ms @ max untrimmed Backup clock freq*/
 361:../Dave/Generated/src/CLK001/CLK001.c ****       timeout_count = CLK001_LOOP_CNT_150MS; 
 362:../Dave/Generated/src/CLK001/CLK001.c ****       do 
 363:../Dave/Generated/src/CLK001/CLK001.c ****       {
 364:../Dave/Generated/src/CLK001/CLK001.c ****         /* time out after ~150ms  */
 365:../Dave/Generated/src/CLK001/CLK001.c ****         CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);
 366:../Dave/Generated/src/CLK001/CLK001.c ****         timeout_count--;
 367:../Dave/Generated/src/CLK001/CLK001.c ****       }while((((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 368:../Dave/Generated/src/CLK001/CLK001.c ****                 CLK001_PLLSTAT_OSC_USABLE_MASK) && (timeout_count !=0UL));
 369:../Dave/Generated/src/CLK001/CLK001.c **** 
 370:../Dave/Generated/src/CLK001/CLK001.c ****       if (((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 371:../Dave/Generated/src/CLK001/CLK001.c ****             CLK001_PLLSTAT_OSC_USABLE_MASK)
 372:../Dave/Generated/src/CLK001/CLK001.c ****       {
 373:../Dave/Generated/src/CLK001/CLK001.c ****         /* Return Error */
 374:../Dave/Generated/src/CLK001/CLK001.c ****       	Return_status = 0UL;
 375:../Dave/Generated/src/CLK001/CLK001.c ****       }
 376:../Dave/Generated/src/CLK001/CLK001.c ****     }
 377:../Dave/Generated/src/CLK001/CLK001.c ****   }
 378:../Dave/Generated/src/CLK001/CLK001.c ****   #else /*PLL clock source is back up clock */
 379:../Dave/Generated/src/CLK001/CLK001.c ****   {
 380:../Dave/Generated/src/CLK001/CLK001.c ****     /*select Backup Clock as input to PLL*/
 381:../Dave/Generated/src/CLK001/CLK001.c ****     SCU_PLL->PLLCON2 |= (uint32_t)SCU_PLL_PLLCON2_PINSEL_Msk;
 382:../Dave/Generated/src/CLK001/CLK001.c ****   }
 383:../Dave/Generated/src/CLK001/CLK001.c ****   #endif /*end of PLL clock source check */
 384:../Dave/Generated/src/CLK001/CLK001.c **** 
 385:../Dave/Generated/src/CLK001/CLK001.c ****   return Return_status;
 386:../Dave/Generated/src/CLK001/CLK001.c **** }
 387:../Dave/Generated/src/CLK001/CLK001.c **** 
 388:../Dave/Generated/src/CLK001/CLK001.c **** static uint32_t CLK001_ConfigMainPLL (void)
 389:../Dave/Generated/src/CLK001/CLK001.c **** {
 390:../Dave/Generated/src/CLK001/CLK001.c ****   uint32_t Return_status;
 391:../Dave/Generated/src/CLK001/CLK001.c ****   Return_status = 1UL;
 392:../Dave/Generated/src/CLK001/CLK001.c ****   #if(((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
 393:../Dave/Generated/src/CLK001/CLK001.c ****        (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_PRESCALER) && \
 394:../Dave/Generated/src/CLK001/CLK001.c ****        (CLK001_PLL_CLOCK_INPUT != CLK001_CLOCK_BACK_UP_CLOCK))|| \
 395:../Dave/Generated/src/CLK001/CLK001.c ****       ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
 396:../Dave/Generated/src/CLK001/CLK001.c ****        (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL)))
 397:../Dave/Generated/src/CLK001/CLK001.c ****     uint32_t timeout_count;
 398:../Dave/Generated/src/CLK001/CLK001.c ****   #endif
 399:../Dave/Generated/src/CLK001/CLK001.c **** 
 400:../Dave/Generated/src/CLK001/CLK001.c ****   /**************************************************************************/
 401:../Dave/Generated/src/CLK001/CLK001.c ****   /*   Setup and lock the main PLL (PLL is in normal mode)                  */
 402:../Dave/Generated/src/CLK001/CLK001.c ****   /**************************************************************************/
 403:../Dave/Generated/src/CLK001/CLK001.c ****   #if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
 404:../Dave/Generated/src/CLK001/CLK001.c ****        (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
 405:../Dave/Generated/src/CLK001/CLK001.c ****   {
 406:../Dave/Generated/src/CLK001/CLK001.c ****     if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 407:../Dave/Generated/src/CLK001/CLK001.c **** 	       SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 408:../Dave/Generated/src/CLK001/CLK001.c ****     {
 409:../Dave/Generated/src/CLK001/CLK001.c ****       /* System is still running from Backup clock */ 
 410:../Dave/Generated/src/CLK001/CLK001.c ****       /*Calculation for stepping*/
 411:../Dave/Generated/src/CLK001/CLK001.c ****       #if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)||\
 412:../Dave/Generated/src/CLK001/CLK001.c ****           (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
 413:../Dave/Generated/src/CLK001/CLK001.c ****       {
 414:../Dave/Generated/src/CLK001/CLK001.c ****         VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 415:../Dave/Generated/src/CLK001/CLK001.c ****               (CLK001_PLL_PDIV+1UL))*(CLK001_PLL_NDIV+1UL);
 416:../Dave/Generated/src/CLK001/CLK001.c ****       }
 417:../Dave/Generated/src/CLK001/CLK001.c ****       #else /*PLL clock source is back up clock in normal mode*/
 418:../Dave/Generated/src/CLK001/CLK001.c ****       {
 419:../Dave/Generated/src/CLK001/CLK001.c ****         VCO = (CLK001_CLOCK_BACK_UP/(CLK001_PLL_PDIV+1UL))*(CLK001_PLL_NDIV+1UL);
 420:../Dave/Generated/src/CLK001/CLK001.c ****       }
 421:../Dave/Generated/src/CLK001/CLK001.c ****       #endif /*End of PLL clock source check in normal mode*/
 422:../Dave/Generated/src/CLK001/CLK001.c **** 
 423:../Dave/Generated/src/CLK001/CLK001.c ****       stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP1)-1UL;
 424:../Dave/Generated/src/CLK001/CLK001.c ****            
 425:../Dave/Generated/src/CLK001/CLK001.c ****       /* Go to bypass the Main PLL */
 426:../Dave/Generated/src/CLK001/CLK001.c ****       SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 427:../Dave/Generated/src/CLK001/CLK001.c ****       /* disconnect Oscillator from PLL */
 428:../Dave/Generated/src/CLK001/CLK001.c ****       SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 429:../Dave/Generated/src/CLK001/CLK001.c ****       /* Setup divider settings for main PLL */
 430:../Dave/Generated/src/CLK001/CLK001.c ****       SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 431:../Dave/Generated/src/CLK001/CLK001.c ****                ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos) | 
 432:../Dave/Generated/src/CLK001/CLK001.c ****                ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos) | 
 433:../Dave/Generated/src/CLK001/CLK001.c ****                ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));
 434:../Dave/Generated/src/CLK001/CLK001.c ****       /* Set OSCDISCDIS */
 435:../Dave/Generated/src/CLK001/CLK001.c ****       SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 436:../Dave/Generated/src/CLK001/CLK001.c ****       /* connect Oscillator to PLL */
 437:../Dave/Generated/src/CLK001/CLK001.c ****       SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 438:../Dave/Generated/src/CLK001/CLK001.c ****       /* restart PLL Lock detection */
 439:../Dave/Generated/src/CLK001/CLK001.c ****       SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 440:../Dave/Generated/src/CLK001/CLK001.c ****       /* wait for PLL Lock */
 441:../Dave/Generated/src/CLK001/CLK001.c ****       /* Timeout for wait loop ~150ms */
 442:../Dave/Generated/src/CLK001/CLK001.c ****       /*approximate loop count for 150ms @ Backup Clock freq*/
 443:../Dave/Generated/src/CLK001/CLK001.c ****       timeout_count = CLK001_LOOP_CNT_150MS;
 444:../Dave/Generated/src/CLK001/CLK001.c ****       do
 445:../Dave/Generated/src/CLK001/CLK001.c ****       {
 446:../Dave/Generated/src/CLK001/CLK001.c ****         CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);  /*~8us Delay*/
 447:../Dave/Generated/src/CLK001/CLK001.c ****         timeout_count--;
 448:../Dave/Generated/src/CLK001/CLK001.c ****       } while (((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 449:../Dave/Generated/src/CLK001/CLK001.c **** 		             SCU_PLL_PLLSTAT_VCOLOCK_Msk)&& (timeout_count !=0UL));
 450:../Dave/Generated/src/CLK001/CLK001.c **** 
 451:../Dave/Generated/src/CLK001/CLK001.c ****       if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)== 
 452:../Dave/Generated/src/CLK001/CLK001.c ****            SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 453:../Dave/Generated/src/CLK001/CLK001.c ****       {
 454:../Dave/Generated/src/CLK001/CLK001.c ****         /* Disable bypass- put PLL clock back */
 455:../Dave/Generated/src/CLK001/CLK001.c ****         SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 456:../Dave/Generated/src/CLK001/CLK001.c ****       }
 457:../Dave/Generated/src/CLK001/CLK001.c ****       else
 458:../Dave/Generated/src/CLK001/CLK001.c ****       {
 459:../Dave/Generated/src/CLK001/CLK001.c ****         Return_status =0UL;
 460:../Dave/Generated/src/CLK001/CLK001.c ****       }
 461:../Dave/Generated/src/CLK001/CLK001.c ****     }
 462:../Dave/Generated/src/CLK001/CLK001.c ****   }
 463:../Dave/Generated/src/CLK001/CLK001.c ****   #endif /*end of setting PLL is in Normal mode - first frequency stepping*/
 464:../Dave/Generated/src/CLK001/CLK001.c **** 
 465:../Dave/Generated/src/CLK001/CLK001.c ****   /**************************************************************************/
 466:../Dave/Generated/src/CLK001/CLK001.c ****   /*   Setup main PLL (PLL is in prescaler mode)                            */
 467:../Dave/Generated/src/CLK001/CLK001.c ****   /**************************************************************************/
 468:../Dave/Generated/src/CLK001/CLK001.c ****   #if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
 469:../Dave/Generated/src/CLK001/CLK001.c ****        (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_PRESCALER))
 470:../Dave/Generated/src/CLK001/CLK001.c ****   {
 471:../Dave/Generated/src/CLK001/CLK001.c ****     /* Program PLL for Prescaler mode*/
 472:../Dave/Generated/src/CLK001/CLK001.c ****     SCU_PLL->PLLCON0 |= (SCU_PLL_PLLCON0_VCOBYP_Msk|SCU_PLL_PLLCON0_VCOPWD_Msk);
 473:../Dave/Generated/src/CLK001/CLK001.c ****     /* wait for Prescaler mode to be entered*/
 474:../Dave/Generated/src/CLK001/CLK001.c ****     while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk)!= 
 475:../Dave/Generated/src/CLK001/CLK001.c **** 	          SCU_PLL_PLLSTAT_VCOBYST_Msk)
 476:../Dave/Generated/src/CLK001/CLK001.c ****     {}
 477:../Dave/Generated/src/CLK001/CLK001.c **** 
 478:../Dave/Generated/src/CLK001/CLK001.c ****     /* Choose fOSC as an input to K1divider*/
 479:../Dave/Generated/src/CLK001/CLK001.c ****     #if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)|| \
 480:../Dave/Generated/src/CLK001/CLK001.c ****         (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
 481:../Dave/Generated/src/CLK001/CLK001.c ****     {
 482:../Dave/Generated/src/CLK001/CLK001.c ****       SCU_PLL->PLLCON2 &= (uint32_t)~SCU_PLL_PLLCON2_K1INSEL_Msk;
 483:../Dave/Generated/src/CLK001/CLK001.c ****     }
 484:../Dave/Generated/src/CLK001/CLK001.c ****     #else /*Input to K1 divider is back up clock*/
 485:../Dave/Generated/src/CLK001/CLK001.c ****     {
 486:../Dave/Generated/src/CLK001/CLK001.c ****       SCU_PLL->PLLCON2 |= (uint32_t)SCU_PLL_PLLCON2_K1INSEL_Msk;
 487:../Dave/Generated/src/CLK001/CLK001.c ****     }
 488:../Dave/Generated/src/CLK001/CLK001.c ****     #endif /*end of input selection for K1 divider*/
 489:../Dave/Generated/src/CLK001/CLK001.c **** 
 490:../Dave/Generated/src/CLK001/CLK001.c ****     /* Setup K1 divider for main PLL */
 491:../Dave/Generated/src/CLK001/CLK001.c ****     SCU_PLL->PLLCON1 = CLK001_PLL_K1DIV;
 492:../Dave/Generated/src/CLK001/CLK001.c ****   }
 493:../Dave/Generated/src/CLK001/CLK001.c ****   #endif /*end of Prescaler mode settings*/
 494:../Dave/Generated/src/CLK001/CLK001.c **** 
 495:../Dave/Generated/src/CLK001/CLK001.c ****   return Return_status;
 496:../Dave/Generated/src/CLK001/CLK001.c **** }
 497:../Dave/Generated/src/CLK001/CLK001.c **** 
 498:../Dave/Generated/src/CLK001/CLK001.c **** static uint32_t CLK001_FreqStepupMainPLL(void)
 499:../Dave/Generated/src/CLK001/CLK001.c **** {
 500:../Dave/Generated/src/CLK001/CLK001.c ****   uint32_t Return_status;
 501:../Dave/Generated/src/CLK001/CLK001.c ****   Return_status = 1UL;
 502:../Dave/Generated/src/CLK001/CLK001.c **** 	  
 503:../Dave/Generated/src/CLK001/CLK001.c ****   /***************************************************************************/
 504:../Dave/Generated/src/CLK001/CLK001.c **** 	/*   Frequency stepping for main PLL (PLL is in normal mode)               */
 505:../Dave/Generated/src/CLK001/CLK001.c **** 	/***************************************************************************/
 506:../Dave/Generated/src/CLK001/CLK001.c **** 	#if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
 507:../Dave/Generated/src/CLK001/CLK001.c **** 	     (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
 508:../Dave/Generated/src/CLK001/CLK001.c **** 	{
 509:../Dave/Generated/src/CLK001/CLK001.c **** 	  /* Reset OSCDISCDIS */
 510:../Dave/Generated/src/CLK001/CLK001.c **** 	  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 511:../Dave/Generated/src/CLK001/CLK001.c **** 
 512:../Dave/Generated/src/CLK001/CLK001.c ****     #if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)|| \
 513:../Dave/Generated/src/CLK001/CLK001.c ****         (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
 514:../Dave/Generated/src/CLK001/CLK001.c ****     {
 515:../Dave/Generated/src/CLK001/CLK001.c ****       VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 516:../Dave/Generated/src/CLK001/CLK001.c ****             (CLK001_PLL_PDIV+1UL))*(CLK001_PLL_NDIV+1UL);
 517:../Dave/Generated/src/CLK001/CLK001.c ****     }
 518:../Dave/Generated/src/CLK001/CLK001.c ****     #else /*PLL clock source is back up clock in normal mode*/
 519:../Dave/Generated/src/CLK001/CLK001.c ****     {
 520:../Dave/Generated/src/CLK001/CLK001.c ****       VCO = (CLK001_CLOCK_BACK_UP/(CLK001_PLL_PDIV+1UL))*(CLK001_PLL_NDIV+1UL);
 521:../Dave/Generated/src/CLK001/CLK001.c ****     }
 522:../Dave/Generated/src/CLK001/CLK001.c ****     #endif
 523:../Dave/Generated/src/CLK001/CLK001.c **** 
 524:../Dave/Generated/src/CLK001/CLK001.c **** 	  /*********************************************************
 525:../Dave/Generated/src/CLK001/CLK001.c **** 	  here the ramp up of the system clock to FSys < 60MHz
 526:../Dave/Generated/src/CLK001/CLK001.c **** 	  *********************************************************/
 527:../Dave/Generated/src/CLK001/CLK001.c **** 	  #if (CLK001_CLOCK_FSYS > CLK001_PLL_FREQ_STEP2)
 528:../Dave/Generated/src/CLK001/CLK001.c **** 	  {
 529:../Dave/Generated/src/CLK001/CLK001.c **** 	    /*********************************************************/
 530:../Dave/Generated/src/CLK001/CLK001.c **** 	    /* Delay for next K2 step ~50µs */
 531:../Dave/Generated/src/CLK001/CLK001.c **** 	    /*********************************************************/
 532:../Dave/Generated/src/CLK001/CLK001.c **** 	    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50us Backup clock*/
 533:../Dave/Generated/src/CLK001/CLK001.c **** 
 534:../Dave/Generated/src/CLK001/CLK001.c **** 	    /*calculation for stepping*/
 535:../Dave/Generated/src/CLK001/CLK001.c **** 	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1UL;
 536:../Dave/Generated/src/CLK001/CLK001.c **** 
 537:../Dave/Generated/src/CLK001/CLK001.c **** 	    /*Setup divider settings for main PLL */
 538:../Dave/Generated/src/CLK001/CLK001.c **** 	    SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 539:../Dave/Generated/src/CLK001/CLK001.c **** 	               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)|
 540:../Dave/Generated/src/CLK001/CLK001.c **** 	               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)|
 541:../Dave/Generated/src/CLK001/CLK001.c **** 	               ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));
 542:../Dave/Generated/src/CLK001/CLK001.c **** 	  }
 543:../Dave/Generated/src/CLK001/CLK001.c **** 	  #endif /*end of check - if PLL target frequency is greater than 60 MHz*/
 544:../Dave/Generated/src/CLK001/CLK001.c **** 
 545:../Dave/Generated/src/CLK001/CLK001.c **** 	  /*********************************************************
 546:../Dave/Generated/src/CLK001/CLK001.c **** 	  here the ramp up of the system clock to FSys < 90MHz
 547:../Dave/Generated/src/CLK001/CLK001.c **** 	  *********************************************************/
 548:../Dave/Generated/src/CLK001/CLK001.c **** 	  #if (CLK001_CLOCK_FSYS > CLK001_PLL_FREQ_STEP3)
 549:../Dave/Generated/src/CLK001/CLK001.c **** 	  {
 550:../Dave/Generated/src/CLK001/CLK001.c **** 	    /*********************************************************/
 551:../Dave/Generated/src/CLK001/CLK001.c **** 	    /* Delay for next K2 step ~50us */
 552:../Dave/Generated/src/CLK001/CLK001.c **** 	    /*********************************************************/
 553:../Dave/Generated/src/CLK001/CLK001.c **** 	    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50?s @ 60MHz clock*/
 554:../Dave/Generated/src/CLK001/CLK001.c **** 
 555:../Dave/Generated/src/CLK001/CLK001.c **** 	    /* calculation for stepping*/
 556:../Dave/Generated/src/CLK001/CLK001.c **** 	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1UL;
 557:../Dave/Generated/src/CLK001/CLK001.c **** 
 558:../Dave/Generated/src/CLK001/CLK001.c **** 	    /* Setup Divider settings for main PLL */
 559:../Dave/Generated/src/CLK001/CLK001.c **** 
 560:../Dave/Generated/src/CLK001/CLK001.c **** 	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 561:../Dave/Generated/src/CLK001/CLK001.c **** 	               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)|
 562:../Dave/Generated/src/CLK001/CLK001.c **** 	               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
 563:../Dave/Generated/src/CLK001/CLK001.c **** 	               ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));
 564:../Dave/Generated/src/CLK001/CLK001.c **** 	  }
 565:../Dave/Generated/src/CLK001/CLK001.c **** 	  #endif /*end of check if PLL target frequency is more than 90 MHz*/
 566:../Dave/Generated/src/CLK001/CLK001.c **** 
 567:../Dave/Generated/src/CLK001/CLK001.c **** 	  /*********************************************************/
 568:../Dave/Generated/src/CLK001/CLK001.c **** 	  /* Delay for next K2 step ~50µs */
 569:../Dave/Generated/src/CLK001/CLK001.c **** 	  /*********************************************************/
 570:../Dave/Generated/src/CLK001/CLK001.c ****     CLK001_Delay(CLK001_DELAY_CNT_50US_90MHZ); /*~50us @ 90 MHz clock*/
 571:../Dave/Generated/src/CLK001/CLK001.c **** 
 572:../Dave/Generated/src/CLK001/CLK001.c ****     /* Setup Divider settings for main PLL */
 573:../Dave/Generated/src/CLK001/CLK001.c **** 	  SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 574:../Dave/Generated/src/CLK001/CLK001.c **** 	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
 575:../Dave/Generated/src/CLK001/CLK001.c **** 	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
 576:../Dave/Generated/src/CLK001/CLK001.c **** 	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));
 577:../Dave/Generated/src/CLK001/CLK001.c **** 
 578:../Dave/Generated/src/CLK001/CLK001.c **** 	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV
 579:../Dave/Generated/src/CLK001/CLK001.c **** 	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_ND
 580:../Dave/Generated/src/CLK001/CLK001.c **** 	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_
 581:../Dave/Generated/src/CLK001/CLK001.c **** 	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>SCU_PLL_PLLCON1_K2DIV_Pos) != CLK001_PLL_
 582:../Dave/Generated/src/CLK001/CLK001.c **** 	  {
 583:../Dave/Generated/src/CLK001/CLK001.c **** 	    Return_status =0U;
 584:../Dave/Generated/src/CLK001/CLK001.c **** 	  }
 585:../Dave/Generated/src/CLK001/CLK001.c **** 
 586:../Dave/Generated/src/CLK001/CLK001.c **** 	  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
 587:../Dave/Generated/src/CLK001/CLK001.c **** 	  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk |
 588:../Dave/Generated/src/CLK001/CLK001.c **** 	                      SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;
 589:../Dave/Generated/src/CLK001/CLK001.c **** 	}/*end PLL frequency stepping...*/
 590:../Dave/Generated/src/CLK001/CLK001.c **** 	#endif /*end of PLL frequency stepping in case of PLL normal mode*/
 591:../Dave/Generated/src/CLK001/CLK001.c **** 
 592:../Dave/Generated/src/CLK001/CLK001.c ****   return Return_status;
 593:../Dave/Generated/src/CLK001/CLK001.c **** }
 594:../Dave/Generated/src/CLK001/CLK001.c **** #endif
 595:../Dave/Generated/src/CLK001/CLK001.c **** 
 596:../Dave/Generated/src/CLK001/CLK001.c **** /**
 597:../Dave/Generated/src/CLK001/CLK001.c ****   * @brief  Function to initialize the Main Clock based on UI configuration 
 598:../Dave/Generated/src/CLK001/CLK001.c ****   * @note   -  
 599:../Dave/Generated/src/CLK001/CLK001.c ****   * @param  None
 600:../Dave/Generated/src/CLK001/CLK001.c ****   * @retval PASS/FAIL
 601:../Dave/Generated/src/CLK001/CLK001.c ****   */
 602:../Dave/Generated/src/CLK001/CLK001.c **** static uint32_t CLK001_SysClk_Init(void)
 603:../Dave/Generated/src/CLK001/CLK001.c **** {
 604:../Dave/Generated/src/CLK001/CLK001.c **** 	uint32_t Return_status = 1UL;
 605:../Dave/Generated/src/CLK001/CLK001.c **** 
 606:../Dave/Generated/src/CLK001/CLK001.c ****   /*Back up clock trimming*/
 607:../Dave/Generated/src/CLK001/CLK001.c ****   CLK001_BackupClkTrim();
 608:../Dave/Generated/src/CLK001/CLK001.c **** 
 609:../Dave/Generated/src/CLK001/CLK001.c ****   /*insert ~50us delay @ maximum back up clock freq after trimming is enabled*/
 610:../Dave/Generated/src/CLK001/CLK001.c ****   CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ);
 611:../Dave/Generated/src/CLK001/CLK001.c **** 
 612:../Dave/Generated/src/CLK001/CLK001.c ****   /*Select system clock = back up clock (is the default configuration anyway)*/
 613:../Dave/Generated/src/CLK001/CLK001.c ****   #if (CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_BACKUP)
 614:../Dave/Generated/src/CLK001/CLK001.c ****   {
 615:../Dave/Generated/src/CLK001/CLK001.c ****     SCU_CLK->SYSCLKCR &= (uint32_t)~(SCU_CLK_SYSCLKCR_SYSSEL_Msk);
 616:../Dave/Generated/src/CLK001/CLK001.c ****   }
 617:../Dave/Generated/src/CLK001/CLK001.c ****   /*system clock = PLL */
 618:../Dave/Generated/src/CLK001/CLK001.c ****   #else/*(CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)*/
 619:../Dave/Generated/src/CLK001/CLK001.c ****   {
 620:../Dave/Generated/src/CLK001/CLK001.c **** 	/* Select PLL Clock source: External Crystal Oscillator or External Digital
 621:../Dave/Generated/src/CLK001/CLK001.c **** 	 Clock Backup Clock */
 622:../Dave/Generated/src/CLK001/CLK001.c **** 	Return_status = CLK001_SetMainPLLClkSrc();
 623:../Dave/Generated/src/CLK001/CLK001.c **** 	/* Configure a PLL clock */
 624:../Dave/Generated/src/CLK001/CLK001.c **** 	Return_status = CLK001_ConfigMainPLL();
 625:../Dave/Generated/src/CLK001/CLK001.c **** 
 626:../Dave/Generated/src/CLK001/CLK001.c **** 	/* Switch system clock to PLL */
 627:../Dave/Generated/src/CLK001/CLK001.c ****     SCU_CLK->SYSCLKCR |=  (CLK001_CLOCK_SRC_PLL << SCU_CLK_SYSCLKCR_SYSSEL_Pos);
 628:../Dave/Generated/src/CLK001/CLK001.c ****   }/* end of PLL configuration if PLL is the system clock (but it is pending 
 629:../Dave/Generated/src/CLK001/CLK001.c ****       frequency stepping to the target frequency) */
 630:../Dave/Generated/src/CLK001/CLK001.c ****   #endif /*end of system clock selection - PLL Vs. Back up clock*/
 631:../Dave/Generated/src/CLK001/CLK001.c ****   
 632:../Dave/Generated/src/CLK001/CLK001.c **** 	/*******************************************************************
 633:../Dave/Generated/src/CLK001/CLK001.c **** 	Before scaling to final frequency we need to setup the clock dividers 
 634:../Dave/Generated/src/CLK001/CLK001.c **** 	*******************************************************************/
 635:../Dave/Generated/src/CLK001/CLK001.c ****   /* Setup PB Clock Divider */
 636:../Dave/Generated/src/CLK001/CLK001.c ****   #if (CLK001_PBCLKDIV_EN == 1)
 637:../Dave/Generated/src/CLK001/CLK001.c ****   {
 638:../Dave/Generated/src/CLK001/CLK001.c ****     SCU_CLK->PBCLKCR |= (uint32_t)SCU_CLK_PBCLKCR_PBDIV_Msk;
 639:../Dave/Generated/src/CLK001/CLK001.c ****   }
 640:../Dave/Generated/src/CLK001/CLK001.c ****   #endif
 641:../Dave/Generated/src/CLK001/CLK001.c **** 
 642:../Dave/Generated/src/CLK001/CLK001.c ****   /* Setup CPU Clock Divider */
 643:../Dave/Generated/src/CLK001/CLK001.c ****   #if (CLK001_CPUCLKDIV_EN == 1)
 644:../Dave/Generated/src/CLK001/CLK001.c **** 	  SCU_CLK->CPUCLKCR |= (uint32_t)SCU_CLK_CPUCLKCR_CPUDIV_Msk;
 645:../Dave/Generated/src/CLK001/CLK001.c ****   #endif
 646:../Dave/Generated/src/CLK001/CLK001.c **** 
 647:../Dave/Generated/src/CLK001/CLK001.c ****   /* Setup CCU Clock Divider */
 648:../Dave/Generated/src/CLK001/CLK001.c ****   #if ((CLK001_CCUCLK_EN==1) && (CLK001_CCUCLKDIV_EN))
 649:../Dave/Generated/src/CLK001/CLK001.c **** 	  SCU_CLK->CCUCLKCR |= (uint32_t)SCU_CLK_CCUCLKCR_CCUDIV_Msk;
 650:../Dave/Generated/src/CLK001/CLK001.c ****   #endif
 651:../Dave/Generated/src/CLK001/CLK001.c **** 
 652:../Dave/Generated/src/CLK001/CLK001.c ****   /* Set WDT Clock divide value */
 653:../Dave/Generated/src/CLK001/CLK001.c ****   #ifdef CLK001_WDTCLK_EN
 654:../Dave/Generated/src/CLK001/CLK001.c **** 	  SCU_CLK->WDTCLKCR |= CLK001_WDTCLKDIV;
 655:../Dave/Generated/src/CLK001/CLK001.c ****   #endif
 656:../Dave/Generated/src/CLK001/CLK001.c **** 
 657:../Dave/Generated/src/CLK001/CLK001.c ****   /* Set EBU Clock divide value */
 658:../Dave/Generated/src/CLK001/CLK001.c ****   #if (UC_SERIES == XMC45)
 659:../Dave/Generated/src/CLK001/CLK001.c ****     #ifdef CLK001_EBUCLK_EN
 660:../Dave/Generated/src/CLK001/CLK001.c **** 	    SCU_CLK->EBUCLKCR |= CLK001_EBU_CLKDIV;
 661:../Dave/Generated/src/CLK001/CLK001.c ****     #endif
 662:../Dave/Generated/src/CLK001/CLK001.c ****   #endif
 663:../Dave/Generated/src/CLK001/CLK001.c **** 
 664:../Dave/Generated/src/CLK001/CLK001.c **** #if (CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)
 665:../Dave/Generated/src/CLK001/CLK001.c **** 	  /* PLL frequency stepping...*/
 666:../Dave/Generated/src/CLK001/CLK001.c ****   Return_status = CLK001_FreqStepupMainPLL();
 667:../Dave/Generated/src/CLK001/CLK001.c **** #endif
 668:../Dave/Generated/src/CLK001/CLK001.c **** 
 669:../Dave/Generated/src/CLK001/CLK001.c ****   /*return success*/
 670:../Dave/Generated/src/CLK001/CLK001.c ****   return Return_status;
 671:../Dave/Generated/src/CLK001/CLK001.c **** }
 672:../Dave/Generated/src/CLK001/CLK001.c **** 
 673:../Dave/Generated/src/CLK001/CLK001.c **** #ifdef CLK001_USBCLK_EN
 674:../Dave/Generated/src/CLK001/CLK001.c **** /**
 675:../Dave/Generated/src/CLK001/CLK001.c ****   * @brief  Function to check current USB Clock setting based on UI 
 676:../Dave/Generated/src/CLK001/CLK001.c ****             configuration 
 677:../Dave/Generated/src/CLK001/CLK001.c ****   * @note   -  
 678:../Dave/Generated/src/CLK001/CLK001.c ****   * @param  None
 679:../Dave/Generated/src/CLK001/CLK001.c ****   * @retval PASS/FAIL
 680:../Dave/Generated/src/CLK001/CLK001.c ****   */
 681:../Dave/Generated/src/CLK001/CLK001.c **** static uint32_t	CLK001_USBClk_Valid(void)
 682:../Dave/Generated/src/CLK001/CLK001.c **** {
 683:../Dave/Generated/src/CLK001/CLK001.c ****   uint32_t USB_clock_status = 1UL;
 684:../Dave/Generated/src/CLK001/CLK001.c ****   /* check if PLL is switched on */
 685:../Dave/Generated/src/CLK001/CLK001.c ****   if((SCU_PLL->USBPLLCON &(SCU_PLL_USBPLLCON_VCOPWD_Msk | 
 686:../Dave/Generated/src/CLK001/CLK001.c ****                            SCU_PLL_USBPLLCON_PLLPWD_Msk)) != 0UL)
 687:../Dave/Generated/src/CLK001/CLK001.c ****   {
 688:../Dave/Generated/src/CLK001/CLK001.c ****     USB_clock_status=0UL;
 689:../Dave/Generated/src/CLK001/CLK001.c ****   }
 690:../Dave/Generated/src/CLK001/CLK001.c **** 
 691:../Dave/Generated/src/CLK001/CLK001.c ****   return(USB_clock_status);
 692:../Dave/Generated/src/CLK001/CLK001.c **** }
 693:../Dave/Generated/src/CLK001/CLK001.c **** 
 694:../Dave/Generated/src/CLK001/CLK001.c **** /**
 695:../Dave/Generated/src/CLK001/CLK001.c ****   * @brief  Function to initialize the USB Clock based on UI configuration 
 696:../Dave/Generated/src/CLK001/CLK001.c ****   * @note   -  
 697:../Dave/Generated/src/CLK001/CLK001.c ****   * @param  None
 698:../Dave/Generated/src/CLK001/CLK001.c ****   * @retval PASS/FAIL
 699:../Dave/Generated/src/CLK001/CLK001.c ****   */
 700:../Dave/Generated/src/CLK001/CLK001.c **** static uint32_t	CLK001_USBClk_Init(void)
 701:../Dave/Generated/src/CLK001/CLK001.c **** {
 702:../Dave/Generated/src/CLK001/CLK001.c ****   uint32_t timeout_count;
 703:../Dave/Generated/src/CLK001/CLK001.c ****   uint32_t Return_status = 1UL;
 704:../Dave/Generated/src/CLK001/CLK001.c ****   /* enable USB PLL first */
 705:../Dave/Generated/src/CLK001/CLK001.c ****   SCU_PLL->USBPLLCON &= (uint32_t)~(SCU_PLL_USBPLLCON_VCOPWD_Msk | 
 706:../Dave/Generated/src/CLK001/CLK001.c ****                          SCU_PLL_USBPLLCON_PLLPWD_Msk);
 707:../Dave/Generated/src/CLK001/CLK001.c **** 
 708:../Dave/Generated/src/CLK001/CLK001.c ****   /* check and if not already running enable OSC_HP */
 709:../Dave/Generated/src/CLK001/CLK001.c ****   if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 
 710:../Dave/Generated/src/CLK001/CLK001.c ****      ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos))
 711:../Dave/Generated/src/CLK001/CLK001.c ****   {
 712:../Dave/Generated/src/CLK001/CLK001.c ****     /* check if Main PLL is switched on for OSC WD*/
 713:../Dave/Generated/src/CLK001/CLK001.c ****     if ((SCU_PLL->PLLCON0 &(SCU_PLL_PLLCON0_VCOPWD_Msk | 
 714:../Dave/Generated/src/CLK001/CLK001.c ****         SCU_PLL_PLLCON0_PLLPWD_Msk)) != 0UL)
 715:../Dave/Generated/src/CLK001/CLK001.c ****     {
 716:../Dave/Generated/src/CLK001/CLK001.c ****       /* enable PLL first */
 717:../Dave/Generated/src/CLK001/CLK001.c ****       SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | 
 718:../Dave/Generated/src/CLK001/CLK001.c ****                                       SCU_PLL_PLLCON0_PLLPWD_Msk);
 719:../Dave/Generated/src/CLK001/CLK001.c ****     }
 720:../Dave/Generated/src/CLK001/CLK001.c **** 
 721:../Dave/Generated/src/CLK001/CLK001.c ****     /*The OSC HP mode is guaranteed to  be = 11b at this point
 722:../Dave/Generated/src/CLK001/CLK001.c ****     * so we can just clear the bit(s) as per the selected mode
 723:../Dave/Generated/src/CLK001/CLK001.c ****     */
 724:../Dave/Generated/src/CLK001/CLK001.c ****     SCU_OSC->OSCHPCTRL &= (((uint32_t)(~(uint32_t)SCU_OSC_OSCHPCTRL_MODE_Msk)) |
 725:../Dave/Generated/src/CLK001/CLK001.c ****        ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos));
 726:../Dave/Generated/src/CLK001/CLK001.c ****    
 727:../Dave/Generated/src/CLK001/CLK001.c ****     /* setup OSC WDG Divider */
 728:../Dave/Generated/src/CLK001/CLK001.c ****     SCU_OSC->OSCHPCTRL|= ((uint32_t)((CLK001_CLOCK_CRYSTAL_FREQUENCY/
 729:../Dave/Generated/src/CLK001/CLK001.c ****                       CLK001_SOSCWDG_FREF)-1UL) <<SCU_OSC_OSCHPCTRL_OSCVAL_Pos);
 730:../Dave/Generated/src/CLK001/CLK001.c ****    
 731:../Dave/Generated/src/CLK001/CLK001.c ****     /* restart OSC Watchdog */
 732:../Dave/Generated/src/CLK001/CLK001.c ****     SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;  
 733:../Dave/Generated/src/CLK001/CLK001.c **** 
 734:../Dave/Generated/src/CLK001/CLK001.c ****      /* Timeout for wait loo ~150ms */
 735:../Dave/Generated/src/CLK001/CLK001.c ****     /********************************/	  
 736:../Dave/Generated/src/CLK001/CLK001.c ****     /*approximate loop count for 150ms @ Backup Clock freq*/
 737:../Dave/Generated/src/CLK001/CLK001.c ****     timeout_count = CLK001_LOOP_CNT_150MS;
 738:../Dave/Generated/src/CLK001/CLK001.c ****     do
 739:../Dave/Generated/src/CLK001/CLK001.c ****     {
 740:../Dave/Generated/src/CLK001/CLK001.c ****       CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);  /*~8us Delay*/
 741:../Dave/Generated/src/CLK001/CLK001.c ****       timeout_count--;
 742:../Dave/Generated/src/CLK001/CLK001.c ****     }while((((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 743:../Dave/Generated/src/CLK001/CLK001.c ****           CLK001_PLLSTAT_OSC_USABLE_MASK) && (timeout_count !=0UL));
 744:../Dave/Generated/src/CLK001/CLK001.c **** 
 745:../Dave/Generated/src/CLK001/CLK001.c ****     if (((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 746:../Dave/Generated/src/CLK001/CLK001.c ****           CLK001_PLLSTAT_OSC_USABLE_MASK)
 747:../Dave/Generated/src/CLK001/CLK001.c ****     {
 748:../Dave/Generated/src/CLK001/CLK001.c ****       Return_status =0UL;/* Return Error */
 749:../Dave/Generated/src/CLK001/CLK001.c ****       while (1)
 750:../Dave/Generated/src/CLK001/CLK001.c ****       {
 751:../Dave/Generated/src/CLK001/CLK001.c ****         /* The Oscillator frequency not usable, 
 752:../Dave/Generated/src/CLK001/CLK001.c ****         therefore the PLL shall not be used */
 753:../Dave/Generated/src/CLK001/CLK001.c ****       }
 754:../Dave/Generated/src/CLK001/CLK001.c ****     }
 755:../Dave/Generated/src/CLK001/CLK001.c ****   }
 756:../Dave/Generated/src/CLK001/CLK001.c **** 
 757:../Dave/Generated/src/CLK001/CLK001.c ****   /* Setup USB PLL */
 758:../Dave/Generated/src/CLK001/CLK001.c ****   /* Go to bypass the USB PLL */
 759:../Dave/Generated/src/CLK001/CLK001.c ****   SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_VCOBYP_Msk;
 760:../Dave/Generated/src/CLK001/CLK001.c ****   /* disconnect Oscillator from USB PLL */
 761:../Dave/Generated/src/CLK001/CLK001.c ****   SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_FINDIS_Msk;
 762:../Dave/Generated/src/CLK001/CLK001.c ****   /* Setup Divider settings for USB PLL */
 763:../Dave/Generated/src/CLK001/CLK001.c ****   SCU_PLL->USBPLLCON =
 764:../Dave/Generated/src/CLK001/CLK001.c ****     (((uint32_t)CLK001_USBPLL_NDIV<<SCU_PLL_USBPLLCON_NDIV_Pos)|
 765:../Dave/Generated/src/CLK001/CLK001.c ****      ((uint32_t)CLK001_USBPLL_PDIV<<SCU_PLL_USBPLLCON_PDIV_Pos));
 766:../Dave/Generated/src/CLK001/CLK001.c ****   /* Setup USBDIV settings USB clock */
 767:../Dave/Generated/src/CLK001/CLK001.c ****   SCU_CLK->USBCLKCR = CLK001_USBDIV;
 768:../Dave/Generated/src/CLK001/CLK001.c ****   /* Set OSCDISCDIS */
 769:../Dave/Generated/src/CLK001/CLK001.c ****   SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_OSCDISCDIS_Msk;
 770:../Dave/Generated/src/CLK001/CLK001.c ****   /* connect Oscillator to USB PLL */
 771:../Dave/Generated/src/CLK001/CLK001.c ****   SCU_PLL->USBPLLCON &= (uint32_t)~SCU_PLL_USBPLLCON_FINDIS_Msk;
 772:../Dave/Generated/src/CLK001/CLK001.c ****   /* restart PLL Lock detection */
 773:../Dave/Generated/src/CLK001/CLK001.c ****   SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_RESLD_Msk;
 774:../Dave/Generated/src/CLK001/CLK001.c **** 
 775:../Dave/Generated/src/CLK001/CLK001.c ****   /* wait for PLL Lock */
 776:../Dave/Generated/src/CLK001/CLK001.c ****   while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk)!= 
 777:../Dave/Generated/src/CLK001/CLK001.c ****           SCU_PLL_USBPLLSTAT_VCOLOCK_Msk)
 778:../Dave/Generated/src/CLK001/CLK001.c ****   {}
 779:../Dave/Generated/src/CLK001/CLK001.c **** 
 780:../Dave/Generated/src/CLK001/CLK001.c ****   /* Enable USB Clock */
 781:../Dave/Generated/src/CLK001/CLK001.c ****   SCU_CLK->CLKSET |= (uint32_t)SCU_CLK_CLKSET_USBCEN_Msk;
 782:../Dave/Generated/src/CLK001/CLK001.c **** 
 783:../Dave/Generated/src/CLK001/CLK001.c ****   return Return_status;
 784:../Dave/Generated/src/CLK001/CLK001.c **** } 
 785:../Dave/Generated/src/CLK001/CLK001.c **** #endif
 786:../Dave/Generated/src/CLK001/CLK001.c **** 
 787:../Dave/Generated/src/CLK001/CLK001.c **** #ifdef CLK001_CCUCLK_EN
 788:../Dave/Generated/src/CLK001/CLK001.c **** /**
 789:../Dave/Generated/src/CLK001/CLK001.c ****   * @brief  Function to enable the CCU4 and CCU8 clock 
 790:../Dave/Generated/src/CLK001/CLK001.c ****   * @note   -  
 791:../Dave/Generated/src/CLK001/CLK001.c ****   * @param  None
 792:../Dave/Generated/src/CLK001/CLK001.c ****   * @retval None
 793:../Dave/Generated/src/CLK001/CLK001.c ****   */
 794:../Dave/Generated/src/CLK001/CLK001.c ****   static void CLK001_CCUClk_Init(void){
 795:../Dave/Generated/src/CLK001/CLK001.c ****   /* Enable CCU Clock */
 796:../Dave/Generated/src/CLK001/CLK001.c ****   SCU_CLK->CLKSET |= (uint32_t)SCU_CLK_CLKSET_CCUCEN_Msk;
 797:../Dave/Generated/src/CLK001/CLK001.c **** }
 798:../Dave/Generated/src/CLK001/CLK001.c **** #endif
 799:../Dave/Generated/src/CLK001/CLK001.c **** 
 800:../Dave/Generated/src/CLK001/CLK001.c **** #if (UC_SERIES == XMC45)
 801:../Dave/Generated/src/CLK001/CLK001.c ****   #ifdef CLK001_EBUCLK_EN
 802:../Dave/Generated/src/CLK001/CLK001.c **** /**
 803:../Dave/Generated/src/CLK001/CLK001.c ****   * @brief  Function to enable the EBU clock 
 804:../Dave/Generated/src/CLK001/CLK001.c ****   * @note   -  
 805:../Dave/Generated/src/CLK001/CLK001.c ****   * @param  None
 806:../Dave/Generated/src/CLK001/CLK001.c ****   * @retval None
 807:../Dave/Generated/src/CLK001/CLK001.c ****   */
 808:../Dave/Generated/src/CLK001/CLK001.c **** static void CLK001_EBUClk_Init(void)
 809:../Dave/Generated/src/CLK001/CLK001.c **** {
 810:../Dave/Generated/src/CLK001/CLK001.c ****   /* Enable EBU Clock */
 811:../Dave/Generated/src/CLK001/CLK001.c ****   SCU_CLK->CLKSET |= (uint32_t)SCU_CLK_CLKSET_EBUCEN_Msk;
 812:../Dave/Generated/src/CLK001/CLK001.c **** }
 813:../Dave/Generated/src/CLK001/CLK001.c ****   #endif
 814:../Dave/Generated/src/CLK001/CLK001.c **** 
 815:../Dave/Generated/src/CLK001/CLK001.c ****   #ifdef CLK001_MMCCLK_EN
 816:../Dave/Generated/src/CLK001/CLK001.c **** /**
 817:../Dave/Generated/src/CLK001/CLK001.c ****   * @brief  Function to enable the MMC clock 
 818:../Dave/Generated/src/CLK001/CLK001.c ****   * @note   -  
 819:../Dave/Generated/src/CLK001/CLK001.c ****   * @param  None
 820:../Dave/Generated/src/CLK001/CLK001.c ****   * @retval None
 821:../Dave/Generated/src/CLK001/CLK001.c ****   */
 822:../Dave/Generated/src/CLK001/CLK001.c **** static void CLK001_MMCClk_Init(void){
 823:../Dave/Generated/src/CLK001/CLK001.c ****   /* Enable MMC Clock */
 824:../Dave/Generated/src/CLK001/CLK001.c ****   SCU_CLK->CLKSET |= (uint32_t)SCU_CLK_CLKSET_MMCCEN_Msk;
 825:../Dave/Generated/src/CLK001/CLK001.c **** }
 826:../Dave/Generated/src/CLK001/CLK001.c ****   #endif
 827:../Dave/Generated/src/CLK001/CLK001.c **** #endif
 828:../Dave/Generated/src/CLK001/CLK001.c **** 
 829:../Dave/Generated/src/CLK001/CLK001.c **** #ifdef CLK001_WDTCLK_EN
 830:../Dave/Generated/src/CLK001/CLK001.c **** /**
 831:../Dave/Generated/src/CLK001/CLK001.c ****   * @brief  Function to initialize the WDT clock based on UI configuration
 832:../Dave/Generated/src/CLK001/CLK001.c ****   * @note   -  
 833:../Dave/Generated/src/CLK001/CLK001.c ****   * @param  None
 834:../Dave/Generated/src/CLK001/CLK001.c ****   * @retval None
 835:../Dave/Generated/src/CLK001/CLK001.c ****   */
 836:../Dave/Generated/src/CLK001/CLK001.c **** static void CLK001_WDTClk_Init(void)
 837:../Dave/Generated/src/CLK001/CLK001.c **** {   
 838:../Dave/Generated/src/CLK001/CLK001.c ****   #if (CLK001_WDT_CLKSRC == CLK001_WDTCLK_STANDBY)
 839:../Dave/Generated/src/CLK001/CLK001.c ****   {
 840:../Dave/Generated/src/CLK001/CLK001.c ****     #if (CLK001_STANDBY_CLOCK == CLK001_HIB_CLOCK_OSCULP)
 841:../Dave/Generated/src/CLK001/CLK001.c ****     {
 842:../Dave/Generated/src/CLK001/CLK001.c ****       /* check if HIB Domain enabled  */
 843:../Dave/Generated/src/CLK001/CLK001.c ****       if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 1UL)
 844:../Dave/Generated/src/CLK001/CLK001.c ****       {
 845:../Dave/Generated/src/CLK001/CLK001.c ****         if ((SCU_HIBERNATE->OSCULCTRL & SCU_HIBERNATE_OSCULCTRL_MODE_Msk)!= 0UL)
 846:../Dave/Generated/src/CLK001/CLK001.c ****         {
 847:../Dave/Generated/src/CLK001/CLK001.c ****           CLK001_OSCULP_Init();
 848:../Dave/Generated/src/CLK001/CLK001.c ****         }
 849:../Dave/Generated/src/CLK001/CLK001.c ****       }      
 850:../Dave/Generated/src/CLK001/CLK001.c ****     /* Select OSC_ULP */
 851:../Dave/Generated/src/CLK001/CLK001.c ****     /*Selecting Standby Clock Source*/
 852:../Dave/Generated/src/CLK001/CLK001.c ****     while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 853:../Dave/Generated/src/CLK001/CLK001.c ****     {}
 854:../Dave/Generated/src/CLK001/CLK001.c ****     SCU_HIBERNATE->HDCR |= ((1UL << SCU_HIBERNATE_HDCR_STDBYSEL_Pos) & 
 855:../Dave/Generated/src/CLK001/CLK001.c ****                            SCU_HIBERNATE_HDCR_STDBYSEL_Msk);     
 856:../Dave/Generated/src/CLK001/CLK001.c ****     }
 857:../Dave/Generated/src/CLK001/CLK001.c ****     #endif
 858:../Dave/Generated/src/CLK001/CLK001.c ****   }
 859:../Dave/Generated/src/CLK001/CLK001.c ****   #endif
 860:../Dave/Generated/src/CLK001/CLK001.c ****   /* Select the WDT Clock source */
 861:../Dave/Generated/src/CLK001/CLK001.c ****   SCU_CLK->WDTCLKCR = 
 862:../Dave/Generated/src/CLK001/CLK001.c ****       (uint32_t)((uint32_t)CLK001_WDT_CLKSRC << SCU_CLK_WDTCLKCR_WDTSEL_Pos) & 
 863:../Dave/Generated/src/CLK001/CLK001.c ****        SCU_CLK_WDTCLKCR_WDTSEL_Msk;
 864:../Dave/Generated/src/CLK001/CLK001.c ****   /* Enable WDT Clock */
 865:../Dave/Generated/src/CLK001/CLK001.c ****   SCU_CLK->CLKSET |= (uint32_t)SCU_CLK_CLKSET_WDTCEN_Msk;
 866:../Dave/Generated/src/CLK001/CLK001.c **** }
 867:../Dave/Generated/src/CLK001/CLK001.c **** #endif
 868:../Dave/Generated/src/CLK001/CLK001.c **** 
 869:../Dave/Generated/src/CLK001/CLK001.c **** #ifdef CLK001_RTCCLK_EN
 870:../Dave/Generated/src/CLK001/CLK001.c **** /**
 871:../Dave/Generated/src/CLK001/CLK001.c ****   * @brief  Function to initialize the RTC clock based on UI configuration
 872:../Dave/Generated/src/CLK001/CLK001.c ****   * @note   -  
 873:../Dave/Generated/src/CLK001/CLK001.c ****   * @param  None
 874:../Dave/Generated/src/CLK001/CLK001.c ****   * @retval None
 875:../Dave/Generated/src/CLK001/CLK001.c ****   */
 876:../Dave/Generated/src/CLK001/CLK001.c **** static void CLK001_RTCClk_Init(void)
 877:../Dave/Generated/src/CLK001/CLK001.c **** {
 878:../Dave/Generated/src/CLK001/CLK001.c ****   /*before enabling hibernate domain (if opted), check if it is already enabled.
 879:../Dave/Generated/src/CLK001/CLK001.c ****   we do not repeat the enable if already done*/
 880:../Dave/Generated/src/CLK001/CLK001.c ****   if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL )
 881:../Dave/Generated/src/CLK001/CLK001.c ****   {
 882:../Dave/Generated/src/CLK001/CLK001.c ****     /* Enable hibernate domain */
 883:../Dave/Generated/src/CLK001/CLK001.c ****     SCU_POWER->PWRSET = (uint32_t)(SCU_POWER_PWRSET_HIB_Msk);
 884:../Dave/Generated/src/CLK001/CLK001.c ****     
 885:../Dave/Generated/src/CLK001/CLK001.c ****     /* Wait until hibernate enable status is set */
 886:../Dave/Generated/src/CLK001/CLK001.c ****     while((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk)!= 
 887:../Dave/Generated/src/CLK001/CLK001.c ****          SCU_POWER_PWRSTAT_HIBEN_Msk)
 888:../Dave/Generated/src/CLK001/CLK001.c ****     {}
 889:../Dave/Generated/src/CLK001/CLK001.c ****   }
 890:../Dave/Generated/src/CLK001/CLK001.c ****   /* check for HIB Domain is not in reset state  */
 891:../Dave/Generated/src/CLK001/CLK001.c ****   if ((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 892:../Dave/Generated/src/CLK001/CLK001.c ****   {
 893:../Dave/Generated/src/CLK001/CLK001.c **** 	  /*de-assert hibernate reset*/
 894:../Dave/Generated/src/CLK001/CLK001.c ****     SCU_RESET->RSTCLR |= (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk; 
 895:../Dave/Generated/src/CLK001/CLK001.c ****   }
 896:../Dave/Generated/src/CLK001/CLK001.c **** 
 897:../Dave/Generated/src/CLK001/CLK001.c ****   /*RTC Clock Source Selection*/
 898:../Dave/Generated/src/CLK001/CLK001.c ****   #if (CLK001_RTCCLK_EN == 1)
 899:../Dave/Generated/src/CLK001/CLK001.c ****   {
 900:../Dave/Generated/src/CLK001/CLK001.c ****     #if (CLK001_RTC_CLKSRC == CLK001_RTC_CLOCK_OSCULP)
 901:../Dave/Generated/src/CLK001/CLK001.c ****     {
 902:../Dave/Generated/src/CLK001/CLK001.c ****       /*check OSCUL if running correct*/
 903:../Dave/Generated/src/CLK001/CLK001.c ****       if ((SCU_HIBERNATE->OSCULCTRL & SCU_HIBERNATE_OSCULCTRL_MODE_Msk)!= 0UL)
 904:../Dave/Generated/src/CLK001/CLK001.c ****       {
 905:../Dave/Generated/src/CLK001/CLK001.c ****         CLK001_OSCULP_Init();
 906:../Dave/Generated/src/CLK001/CLK001.c ****       }
 907:../Dave/Generated/src/CLK001/CLK001.c ****       /* Select OSC_ULP */
 908:../Dave/Generated/src/CLK001/CLK001.c ****       /*Selecting RTC Clock Source*/
 909:../Dave/Generated/src/CLK001/CLK001.c ****       while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 910:../Dave/Generated/src/CLK001/CLK001.c ****       {}
 911:../Dave/Generated/src/CLK001/CLK001.c ****       SCU_HIBERNATE->HDCR |= (uint32_t)(((uint32_t)1UL << 
 912:../Dave/Generated/src/CLK001/CLK001.c ****                       SCU_HIBERNATE_HDCR_RCS_Pos) & SCU_HIBERNATE_HDCR_RCS_Msk);
 913:../Dave/Generated/src/CLK001/CLK001.c ****     }
 914:../Dave/Generated/src/CLK001/CLK001.c ****     #elif (CLK001_RTC_CLKSRC == CLK001_RTC_CLOCK_FOSI)
 915:../Dave/Generated/src/CLK001/CLK001.c ****     {
 916:../Dave/Generated/src/CLK001/CLK001.c ****       while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 917:../Dave/Generated/src/CLK001/CLK001.c ****       {}
 918:../Dave/Generated/src/CLK001/CLK001.c ****       /* Enable internal slow clock */
 919:../Dave/Generated/src/CLK001/CLK001.c **** 	    /*Selecting RTC Clock Source*/
 920:../Dave/Generated/src/CLK001/CLK001.c ****       SCU_HIBERNATE->HDCR |= ((0UL << ((uint32_t)SCU_HIBERNATE_HDCR_RCS_Pos)) & 
 921:../Dave/Generated/src/CLK001/CLK001.c ****                          ((uint32_t)SCU_HIBERNATE_HDCR_RCS_Msk)); 
 922:../Dave/Generated/src/CLK001/CLK001.c ****     }
 923:../Dave/Generated/src/CLK001/CLK001.c ****     #endif
 924:../Dave/Generated/src/CLK001/CLK001.c ****   }
 925:../Dave/Generated/src/CLK001/CLK001.c ****   #endif
 926:../Dave/Generated/src/CLK001/CLK001.c **** }
 927:../Dave/Generated/src/CLK001/CLK001.c **** #endif
 928:../Dave/Generated/src/CLK001/CLK001.c **** 
 929:../Dave/Generated/src/CLK001/CLK001.c **** /*******************************************************************************
 930:../Dave/Generated/src/CLK001/CLK001.c **** **                      Public Function Definitions                           **
 931:../Dave/Generated/src/CLK001/CLK001.c **** *******************************************************************************/
 932:../Dave/Generated/src/CLK001/CLK001.c **** /**
 933:../Dave/Generated/src/CLK001/CLK001.c ****   * @brief  Function to initialize the Clock Tree based on UI configuration
 934:../Dave/Generated/src/CLK001/CLK001.c ****   * @note   -  
 935:../Dave/Generated/src/CLK001/CLK001.c ****   * @param  None
 936:../Dave/Generated/src/CLK001/CLK001.c ****   * @retval None
 937:../Dave/Generated/src/CLK001/CLK001.c ****   */
 938:../Dave/Generated/src/CLK001/CLK001.c **** void CLK001_Init(void)
 939:../Dave/Generated/src/CLK001/CLK001.c **** {
  28              		.loc 1 939 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 32
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              	.LVL0:
  33              	.LBB168:
  34              	.LBB169:
 240:../Dave/Generated/src/CLK001/CLK001.c ****   if((SCU_PLL->PLLCON0 & (SCU_PLL_PLLCON0_VCOPWD_Msk | 
  35              		.loc 1 240 0
  36 0000 44F21072 		movw	r2, #18192
  37              	.LBE169:
  38              	.LBE168:
  39              		.loc 1 939 0
  40 0004 30B5     		push	{r4, r5, lr}
  41              	.LCFI0:
  42              		.cfi_def_cfa_offset 12
  43              		.cfi_offset 4, -12
  44              		.cfi_offset 5, -8
  45              		.cfi_offset 14, -4
  46              	.LBB172:
  47              	.LBB170:
 240:../Dave/Generated/src/CLK001/CLK001.c ****   if((SCU_PLL->PLLCON0 & (SCU_PLL_PLLCON0_VCOPWD_Msk | 
  48              		.loc 1 240 0
  49 0006 C5F20002 		movt	r2, 20480
  50 000a 0223     		movs	r3, #2
  51 000c 5068     		ldr	r0, [r2, #4]
  52 000e C0F20103 		movt	r3, 1
  53 0012 0340     		ands	r3, r3, r0
  54              	.LBE170:
  55              	.LBE172:
  56              		.loc 1 939 0
  57 0014 89B0     		sub	sp, sp, #36
  58              	.LCFI1:
  59              		.cfi_def_cfa_offset 48
  60              	.LBB173:
  61              	.LBB171:
 240:../Dave/Generated/src/CLK001/CLK001.c ****   if((SCU_PLL->PLLCON0 & (SCU_PLL_PLLCON0_VCOPWD_Msk | 
  62              		.loc 1 240 0
  63 0016 002B     		cmp	r3, #0
  64 0018 00F03581 		beq	.L3
  65              	.LVL1:
  66              	.LBE171:
  67              	.LBE173:
  68              	.LBB174:
  69              	.LBB175:
  70              	.LBB176:
  71              	.LBB177:
 254:../Dave/Generated/src/CLK001/CLK001.c ****     if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
  72              		.loc 1 254 0
  73 001c 4FF48441 		mov	r1, #16896
  74 0020 C5F20001 		movt	r1, 20480
  75 0024 0C68     		ldr	r4, [r1, #0]
  76 0026 E207     		lsls	r2, r4, #31
  77 0028 03D4     		bmi	.L34
 257:../Dave/Generated/src/CLK001/CLK001.c ****       SCU_POWER->PWRSET |= (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
  78              		.loc 1 257 0
  79 002a 4A68     		ldr	r2, [r1, #4]
  80 002c 42F00103 		orr	r3, r2, #1
  81 0030 4B60     		str	r3, [r1, #4]
  82              	.L34:
 261:../Dave/Generated/src/CLK001/CLK001.c ****     if ((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
  83              		.loc 1 261 0
  84 0032 4FF48840 		mov	r0, #17408
  85 0036 C5F20000 		movt	r0, 20480
  86 003a 0168     		ldr	r1, [r0, #0]
  87 003c 8A05     		lsls	r2, r1, #22
  88 003e 00F12681 		bmi	.L61
  89              	.L4:
 267:../Dave/Generated/src/CLK001/CLK001.c ****     SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
  90              		.loc 1 267 0
  91 0042 44F21073 		movw	r3, #18192
  92 0046 C5F20003 		movt	r3, 20480
  93              	.LBB178:
  94              	.LBB179:
 173:../Dave/Generated/src/CLK001/CLK001.c ****   for(i=0UL; i < time_1;i++)
  95              		.loc 1 173 0
  96 004a 0024     		movs	r4, #0
  97              	.LBE179:
  98              	.LBE178:
 267:../Dave/Generated/src/CLK001/CLK001.c ****     SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
  99              		.loc 1 267 0
 100 004c 5868     		ldr	r0, [r3, #4]
 101 004e 20F48011 		bic	r1, r0, #1048576
 102 0052 5960     		str	r1, [r3, #4]
 103              	.LVL2:
 104              	.LBB189:
 105              	.LBB188:
 173:../Dave/Generated/src/CLK001/CLK001.c ****   for(i=0UL; i < time_1;i++)
 106              		.loc 1 173 0
 107 0054 0294     		str	r4, [sp, #8]
 108              	.LVL3:
 109 0056 029A     		ldr	r2, [sp, #8]
 110 0058 632A     		cmp	r2, #99
 111 005a 09D8     		bhi	.L8
 112              	.L45:
 113              	.LBB180:
 114              	.LBB181:
 115              		.file 2 "C:\\DAVE-3.1.10\\eclipse\\/../CMSIS/Include/core_cmInstr.h"
   1:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /**************************************************************************//**
   2:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  * @file     core_cmInstr.h
   3:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  * @brief    CMSIS Cortex-M Core Instruction Access Header File
   4:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  * @version  V3.20
   5:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  * @date     05. March 2013
   6:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  *
   7:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  * @note
   8:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  *
   9:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  ******************************************************************************/
  10:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /* Copyright (c) 2009 - 2013 ARM LIMITED
  11:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
  12:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****    All rights reserved.
  13:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****    Redistribution and use in source and binary forms, with or without
  14:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****    modification, are permitted provided that the following conditions are met:
  15:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****    - Redistributions of source code must retain the above copyright
  16:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****      notice, this list of conditions and the following disclaimer.
  17:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****    - Redistributions in binary form must reproduce the above copyright
  18:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****      notice, this list of conditions and the following disclaimer in the
  19:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****      documentation and/or other materials provided with the distribution.
  20:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****      to endorse or promote products derived from this software without
  22:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****      specific prior written permission.
  23:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****    *
  24:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****    ---------------------------------------------------------------------------*/
  36:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
  37:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
  38:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #ifndef __CORE_CMINSTR_H
  39:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __CORE_CMINSTR_H
  40:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
  41:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
  42:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /* ##########################  Core Instruction Access  ######################### */
  43:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
  44:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****   Access to dedicated instructions
  45:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****   @{
  46:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** */
  47:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
  48:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  49:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /* ARM armcc specific functions */
  50:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
  51:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #if (__ARMCC_VERSION < 400677)
  52:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  53:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #endif
  54:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
  55:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
  56:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /** \brief  No Operation
  57:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
  58:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
  59:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  */
  60:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __NOP                             __nop
  61:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
  62:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
  63:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /** \brief  Wait For Interrupt
  64:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
  65:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
  66:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     until one of a number of events occurs.
  67:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  */
  68:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __WFI                             __wfi
  69:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
  70:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
  71:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /** \brief  Wait For Event
  72:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
  73:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
  74:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     a low-power state until one of a number of events occurs.
  75:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  */
  76:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __WFE                             __wfe
  77:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
  78:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
  79:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /** \brief  Send Event
  80:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
  81:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
  82:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  */
  83:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __SEV                             __sev
  84:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
  85:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
  86:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
  87:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
  88:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
  89:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
  90:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     memory, after the instruction has been completed.
  91:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  */
  92:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __ISB()                           __isb(0xF)
  93:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
  94:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
  95:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /** \brief  Data Synchronization Barrier
  96:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
  97:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
  98:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
  99:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  */
 100:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __DSB()                           __dsb(0xF)
 101:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 102:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 103:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /** \brief  Data Memory Barrier
 104:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 105:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
 106:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     and after the instruction, without ensuring their completion.
 107:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  */
 108:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __DMB()                           __dmb(0xF)
 109:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 110:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 111:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
 112:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 113:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     This function reverses the byte order in integer value.
 114:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 115:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \param [in]    value  Value to reverse
 116:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \return               Reversed value
 117:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  */
 118:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __REV                             __rev
 119:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 120:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 121:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /** \brief  Reverse byte order (16 bit)
 122:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 123:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     This function reverses the byte order in two unsigned short values.
 124:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 125:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \param [in]    value  Value to reverse
 126:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \return               Reversed value
 127:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  */
 128:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 129:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** __attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)
 130:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** {
 131:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****   rev16 r0, r0
 132:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****   bx lr
 133:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** }
 134:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #endif
 135:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 136:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /** \brief  Reverse byte order in signed short value
 137:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 138:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     This function reverses the byte order in a signed short value with sign extension to integer.
 139:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 140:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \param [in]    value  Value to reverse
 141:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \return               Reversed value
 142:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  */
 143:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 144:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** __attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)
 145:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** {
 146:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****   revsh r0, r0
 147:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****   bx lr
 148:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** }
 149:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #endif
 150:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 151:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 152:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /** \brief  Rotate Right in unsigned value (32 bit)
 153:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 154:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     This function Rotate Right (immediate) provides the value of the contents of a register rotated
 155:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 156:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \param [in]    value  Value to rotate
 157:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \param [in]    value  Number of Bits to rotate
 158:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \return               Rotated value
 159:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  */
 160:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __ROR                             __ror
 161:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 162:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 163:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /** \brief  Breakpoint
 164:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 165:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     This function causes the processor to enter Debug state.
 166:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     Debug tools can use this to investigate system state when the instruction at a particular addre
 167:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 168:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \param [in]    value  is ignored by the processor.
 169:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****                    If required, a debugger can use it to store additional information about the bre
 170:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  */
 171:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __BKPT(value)                       __breakpoint(value)
 172:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 173:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 174:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #if       (__CORTEX_M >= 0x03)
 175:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 176:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /** \brief  Reverse bit order of value
 177:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 178:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     This function reverses the bit order of the given value.
 179:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 180:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \param [in]    value  Value to reverse
 181:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \return               Reversed value
 182:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  */
 183:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __RBIT                            __rbit
 184:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 185:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 186:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /** \brief  LDR Exclusive (8 bit)
 187:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 188:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     This function performs a exclusive LDR command for 8 bit value.
 189:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 190:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 191:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 192:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  */
 193:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __LDREXB(ptr)                     ((uint8_t ) __ldrex(ptr))
 194:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 195:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 196:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /** \brief  LDR Exclusive (16 bit)
 197:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 198:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     This function performs a exclusive LDR command for 16 bit values.
 199:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 200:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 201:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 202:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  */
 203:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __LDREXH(ptr)                     ((uint16_t) __ldrex(ptr))
 204:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 205:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 206:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /** \brief  LDR Exclusive (32 bit)
 207:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 208:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     This function performs a exclusive LDR command for 32 bit values.
 209:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 210:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 211:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 212:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  */
 213:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __LDREXW(ptr)                     ((uint32_t ) __ldrex(ptr))
 214:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 215:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 216:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /** \brief  STR Exclusive (8 bit)
 217:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 218:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     This function performs a exclusive STR command for 8 bit values.
 219:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 220:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \param [in]  value  Value to store
 221:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 222:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \return          0  Function succeeded
 223:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \return          1  Function failed
 224:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  */
 225:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 226:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 227:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 228:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /** \brief  STR Exclusive (16 bit)
 229:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 230:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     This function performs a exclusive STR command for 16 bit values.
 231:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 232:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \param [in]  value  Value to store
 233:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 234:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \return          0  Function succeeded
 235:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \return          1  Function failed
 236:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  */
 237:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 238:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 239:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 240:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /** \brief  STR Exclusive (32 bit)
 241:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 242:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     This function performs a exclusive STR command for 32 bit values.
 243:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 244:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \param [in]  value  Value to store
 245:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 246:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \return          0  Function succeeded
 247:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \return          1  Function failed
 248:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  */
 249:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 250:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 251:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 252:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /** \brief  Remove the exclusive lock
 253:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 254:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     This function removes the exclusive lock which is created by LDREX.
 255:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 256:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  */
 257:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __CLREX                           __clrex
 258:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 259:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 260:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /** \brief  Signed Saturate
 261:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 262:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     This function saturates a signed value.
 263:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 264:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \param [in]  value  Value to be saturated
 265:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (1..32)
 266:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \return             Saturated value
 267:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  */
 268:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __SSAT                            __ssat
 269:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 270:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 271:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /** \brief  Unsigned Saturate
 272:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 273:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     This function saturates an unsigned value.
 274:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 275:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \param [in]  value  Value to be saturated
 276:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (0..31)
 277:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \return             Saturated value
 278:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  */
 279:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __USAT                            __usat
 280:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 281:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 282:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /** \brief  Count leading zeros
 283:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 284:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     This function counts the number of leading zeros of a data value.
 285:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 286:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \param [in]  value  Value to count the leading zeros
 287:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     \return             number of leading zeros in value
 288:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  */
 289:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __CLZ                             __clz
 290:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 291:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #endif /* (__CORTEX_M >= 0x03) */
 292:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 293:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 294:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 295:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #elif defined ( __ICCARM__ ) /*------------------ ICC Compiler -------------------*/
 296:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /* IAR iccarm specific functions */
 297:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 298:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #include <cmsis_iar.h>
 299:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 300:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 301:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #elif defined ( __TMS470__ ) /*---------------- TI CCS Compiler ------------------*/
 302:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /* TI CCS specific functions */
 303:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 304:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #include <cmsis_ccs.h>
 305:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 306:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 307:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 308:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /* GNU gcc specific functions */
 309:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 310:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /* Define macros for porting to both thumb1 and thumb2.
 311:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  * For thumb1, use low register (r0-r7), specified by constrant "l"
 312:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  * Otherwise, use general registers, specified by constrant "r" */
 313:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #if defined (__thumb__) && !defined (__thumb2__)
 314:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 315:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 316:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #else
 317:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 318:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 319:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** #endif
 320:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 321:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** /** \brief  No Operation
 322:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** 
 323:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
 324:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****  */
 325:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
 326:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h **** {
 327:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cmInstr.h ****   __ASM volatile ("nop");
 116              		.loc 2 327 0
 117              	@ 327 "C:\DAVE-3.1.10\eclipse\/../CMSIS/Include/core_cmInstr.h" 1
 118 005c 00BF     		nop
 119              	@ 0 "" 2
 120              		.thumb
 121              	.LBE181:
 122              	.LBE180:
 123              	.LBB182:
 124              	.LBB183:
 125              	@ 327 "C:\DAVE-3.1.10\eclipse\/../CMSIS/Include/core_cmInstr.h" 1
 126 005e 00BF     		nop
 127              	@ 0 "" 2
 128              		.thumb
 129              	.LBE183:
 130              	.LBE182:
 131              	.LBB184:
 132              	.LBB185:
 133              	@ 327 "C:\DAVE-3.1.10\eclipse\/../CMSIS/Include/core_cmInstr.h" 1
 134 0060 00BF     		nop
 135              	@ 0 "" 2
 136              		.thumb
 137              	.LBE185:
 138              	.LBE184:
 139              	.LBB186:
 140              	.LBB187:
 141              	@ 327 "C:\DAVE-3.1.10\eclipse\/../CMSIS/Include/core_cmInstr.h" 1
 142 0062 00BF     		nop
 143              	@ 0 "" 2
 144              		.thumb
 145              	.LBE187:
 146              	.LBE186:
 173:../Dave/Generated/src/CLK001/CLK001.c ****   for(i=0UL; i < time_1;i++)
 147              		.loc 1 173 0
 148 0064 029B     		ldr	r3, [sp, #8]
 149 0066 581C     		adds	r0, r3, #1
 150              	.LVL4:
 151 0068 0290     		str	r0, [sp, #8]
 152              	.LVL5:
 153 006a 0299     		ldr	r1, [sp, #8]
 154 006c 6329     		cmp	r1, #99
 155 006e F5D9     		bls	.L45
 156              	.L8:
 157              	.LBE188:
 158              	.LBE189:
 270:../Dave/Generated/src/CLK001/CLK001.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 159              		.loc 1 270 0
 160 0070 44F21074 		movw	r4, #18192
 161 0074 C5F20004 		movt	r4, 20480
 162              	.LBE177:
 163              	.LBE176:
 164              	.LBB192:
 165              	.LBB193:
 173:../Dave/Generated/src/CLK001/CLK001.c ****   for(i=0UL; i < time_1;i++)
 166              		.loc 1 173 0
 167 0078 0020     		movs	r0, #0
 168              	.LBE193:
 169              	.LBE192:
 170              	.LBB203:
 171              	.LBB190:
 270:../Dave/Generated/src/CLK001/CLK001.c ****     SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 172              		.loc 1 270 0
 173 007a 6268     		ldr	r2, [r4, #4]
 174 007c 42F40023 		orr	r3, r2, #524288
 175 0080 6360     		str	r3, [r4, #4]
 176              	.LVL6:
 177              	.LBE190:
 178              	.LBE203:
 179              	.LBB204:
 180              	.LBB202:
 173:../Dave/Generated/src/CLK001/CLK001.c ****   for(i=0UL; i < time_1;i++)
 181              		.loc 1 173 0
 182 0082 0190     		str	r0, [sp, #4]
 183              	.LVL7:
 184 0084 0199     		ldr	r1, [sp, #4]
 185 0086 6329     		cmp	r1, #99
 186 0088 09D8     		bhi	.L7
 187              	.L44:
 188              	.LBB194:
 189              	.LBB195:
 190              		.loc 2 327 0
 191              	@ 327 "C:\DAVE-3.1.10\eclipse\/../CMSIS/Include/core_cmInstr.h" 1
 192 008a 00BF     		nop
 193              	@ 0 "" 2
 194              		.thumb
 195              	.LBE195:
 196              	.LBE194:
 197              	.LBB196:
 198              	.LBB197:
 199              	@ 327 "C:\DAVE-3.1.10\eclipse\/../CMSIS/Include/core_cmInstr.h" 1
 200 008c 00BF     		nop
 201              	@ 0 "" 2
 202              		.thumb
 203              	.LBE197:
 204              	.LBE196:
 205              	.LBB198:
 206              	.LBB199:
 207              	@ 327 "C:\DAVE-3.1.10\eclipse\/../CMSIS/Include/core_cmInstr.h" 1
 208 008e 00BF     		nop
 209              	@ 0 "" 2
 210              		.thumb
 211              	.LBE199:
 212              	.LBE198:
 213              	.LBB200:
 214              	.LBB201:
 215              	@ 327 "C:\DAVE-3.1.10\eclipse\/../CMSIS/Include/core_cmInstr.h" 1
 216 0090 00BF     		nop
 217              	@ 0 "" 2
 218              		.thumb
 219              	.LBE201:
 220              	.LBE200:
 173:../Dave/Generated/src/CLK001/CLK001.c ****   for(i=0UL; i < time_1;i++)
 221              		.loc 1 173 0
 222 0092 019C     		ldr	r4, [sp, #4]
 223 0094 621C     		adds	r2, r4, #1
 224              	.LVL8:
 225 0096 0192     		str	r2, [sp, #4]
 226              	.LVL9:
 227 0098 019B     		ldr	r3, [sp, #4]
 228 009a 632B     		cmp	r3, #99
 229 009c F5D9     		bls	.L44
 230              	.L7:
 231              	.LVL10:
 232              	.LBE202:
 233              	.LBE204:
 234              	.LBB205:
 235              	.LBB206:
 331:../Dave/Generated/src/CLK001/CLK001.c ****   SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | 
 236              		.loc 1 331 0
 237 009e 44F21071 		movw	r1, #18192
 238 00a2 C5F20001 		movt	r1, 20480
 342:../Dave/Generated/src/CLK001/CLK001.c ****     if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 
 239              		.loc 1 342 0
 240 00a6 4FF48E40 		mov	r0, #18176
 331:../Dave/Generated/src/CLK001/CLK001.c ****   SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | 
 241              		.loc 1 331 0
 242 00aa 4C68     		ldr	r4, [r1, #4]
 243 00ac 24F48032 		bic	r2, r4, #65536
 244 00b0 22F00203 		bic	r3, r2, #2
 342:../Dave/Generated/src/CLK001/CLK001.c ****     if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 
 245              		.loc 1 342 0
 246 00b4 C5F20000 		movt	r0, 20480
 331:../Dave/Generated/src/CLK001/CLK001.c ****   SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | 
 247              		.loc 1 331 0
 248 00b8 4B60     		str	r3, [r1, #4]
 342:../Dave/Generated/src/CLK001/CLK001.c ****     if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 
 249              		.loc 1 342 0
 250 00ba 4468     		ldr	r4, [r0, #4]
 251 00bc 14F0300F 		tst	r4, #48
 252 00c0 2DD0     		beq	.L10
 348:../Dave/Generated/src/CLK001/CLK001.c ****       SCU_OSC->OSCHPCTRL &= (((uint32_t)(~SCU_OSC_OSCHPCTRL_MODE_Msk)) | 
 253              		.loc 1 348 0
 254 00c2 4268     		ldr	r2, [r0, #4]
 255 00c4 22F03003 		bic	r3, r2, #48
 256 00c8 4360     		str	r3, [r0, #4]
 353:../Dave/Generated/src/CLK001/CLK001.c ****       SCU_OSC->OSCHPCTRL |= ((uint32_t)((CLK001_CLOCK_CRYSTAL_FREQUENCY /
 257              		.loc 1 353 0
 258 00ca 4468     		ldr	r4, [r0, #4]
 259 00cc 44F44032 		orr	r2, r4, #196608
 260 00d0 4260     		str	r2, [r0, #4]
 356:../Dave/Generated/src/CLK001/CLK001.c ****       SCU_PLL->PLLCON2 &= (uint32_t)~SCU_PLL_PLLCON2_PINSEL_Msk;
 261              		.loc 1 356 0
 262 00d2 C868     		ldr	r0, [r1, #12]
 263 00d4 20F00103 		bic	r3, r0, #1
 264 00d8 CB60     		str	r3, [r1, #12]
 358:../Dave/Generated/src/CLK001/CLK001.c ****       SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 265              		.loc 1 358 0
 266 00da 4C68     		ldr	r4, [r1, #4]
 267 00dc 24F40032 		bic	r2, r4, #131072
 268 00e0 4A60     		str	r2, [r1, #4]
 269              	.LVL11:
 270              	.LBB207:
 271              	.LBB208:
 173:../Dave/Generated/src/CLK001/CLK001.c ****   for(i=0UL; i < time_1;i++)
 272              		.loc 1 173 0
 273 00e2 0020     		movs	r0, #0
 274              	.LBE208:
 275              	.LBE207:
 358:../Dave/Generated/src/CLK001/CLK001.c ****       SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 276              		.loc 1 358 0
 277 00e4 44F25062 		movw	r2, #18000
 278              	.LVL12:
 279              	.L15:
 280              	.LBB218:
 281              	.LBB217:
 173:../Dave/Generated/src/CLK001/CLK001.c ****   for(i=0UL; i < time_1;i++)
 282              		.loc 1 173 0
 283 00e8 0390     		str	r0, [sp, #12]
 284 00ea 039B     		ldr	r3, [sp, #12]
 285 00ec 092B     		cmp	r3, #9
 286 00ee 09D8     		bhi	.L14
 287              	.L43:
 288              	.LBB209:
 289              	.LBB210:
 290              		.loc 2 327 0
 291              	@ 327 "C:\DAVE-3.1.10\eclipse\/../CMSIS/Include/core_cmInstr.h" 1
 292 00f0 00BF     		nop
 293              	@ 0 "" 2
 294              		.thumb
 295              	.LBE210:
 296              	.LBE209:
 297              	.LBB211:
 298              	.LBB212:
 299              	@ 327 "C:\DAVE-3.1.10\eclipse\/../CMSIS/Include/core_cmInstr.h" 1
 300 00f2 00BF     		nop
 301              	@ 0 "" 2
 302              		.thumb
 303              	.LBE212:
 304              	.LBE211:
 305              	.LBB213:
 306              	.LBB214:
 307              	@ 327 "C:\DAVE-3.1.10\eclipse\/../CMSIS/Include/core_cmInstr.h" 1
 308 00f4 00BF     		nop
 309              	@ 0 "" 2
 310              		.thumb
 311              	.LBE214:
 312              	.LBE213:
 313              	.LBB215:
 314              	.LBB216:
 315              	@ 327 "C:\DAVE-3.1.10\eclipse\/../CMSIS/Include/core_cmInstr.h" 1
 316 00f6 00BF     		nop
 317              	@ 0 "" 2
 318              		.thumb
 319              	.LBE216:
 320              	.LBE215:
 173:../Dave/Generated/src/CLK001/CLK001.c ****   for(i=0UL; i < time_1;i++)
 321              		.loc 1 173 0
 322 00f8 039C     		ldr	r4, [sp, #12]
 323 00fa 631C     		adds	r3, r4, #1
 324              	.LVL13:
 325 00fc 0393     		str	r3, [sp, #12]
 326              	.LVL14:
 327 00fe 039C     		ldr	r4, [sp, #12]
 328 0100 092C     		cmp	r4, #9
 329 0102 F5D9     		bls	.L43
 330              	.L14:
 331              	.LBE217:
 332              	.LBE218:
 367:../Dave/Generated/src/CLK001/CLK001.c ****       }while((((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 333              		.loc 1 367 0
 334 0104 0B68     		ldr	r3, [r1, #0]
 335 0106 03F46074 		and	r4, r3, #896
 368:../Dave/Generated/src/CLK001/CLK001.c ****                 CLK001_PLLSTAT_OSC_USABLE_MASK) && (timeout_count !=0UL));
 336              		.loc 1 368 0
 337 010a B4F5607F 		cmp	r4, #896
 338 010e 01D0     		beq	.L13
 339 0110 013A     		subs	r2, r2, #1
 340 0112 E9D1     		bne	.L15
 341              	.L13:
 370:../Dave/Generated/src/CLK001/CLK001.c ****       if (((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 342              		.loc 1 370 0
 343 0114 44F21071 		movw	r1, #18192
 344 0118 C5F20001 		movt	r1, 20480
 345 011c 0B68     		ldr	r3, [r1, #0]
 346              	.LVL15:
 347              	.L10:
 348              	.LBE206:
 349              	.LBE205:
 350              	.LBB219:
 351              	.LBB220:
 406:../Dave/Generated/src/CLK001/CLK001.c ****     if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 352              		.loc 1 406 0
 353 011e 44F21071 		movw	r1, #18192
 354 0122 C5F20001 		movt	r1, 20480
 414:../Dave/Generated/src/CLK001/CLK001.c ****         VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 355              		.loc 1 414 0
 356 0126 6A48     		ldr	r0, .L63
 406:../Dave/Generated/src/CLK001/CLK001.c ****     if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 357              		.loc 1 406 0
 358 0128 0B68     		ldr	r3, [r1, #0]
 359 012a 13F00404 		ands	r4, r3, #4
 360 012e 3FD1     		bne	.L17
 414:../Dave/Generated/src/CLK001/CLK001.c ****         VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 361              		.loc 1 414 0
 362 0130 4FF46055 		mov	r5, #14336
 423:../Dave/Generated/src/CLK001/CLK001.c ****       stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP1)-1UL;
 363              		.loc 1 423 0
 364 0134 1322     		movs	r2, #19
 414:../Dave/Generated/src/CLK001/CLK001.c ****         VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 365              		.loc 1 414 0
 366 0136 C1F69C45 		movt	r5, 7324
 367 013a 0560     		str	r5, [r0, #0]
 423:../Dave/Generated/src/CLK001/CLK001.c ****       stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP1)-1UL;
 368              		.loc 1 423 0
 369 013c 4260     		str	r2, [r0, #4]
 426:../Dave/Generated/src/CLK001/CLK001.c ****       SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 370              		.loc 1 426 0
 371 013e 4B68     		ldr	r3, [r1, #4]
 372 0140 43F00105 		orr	r5, r3, #1
 373 0144 4D60     		str	r5, [r1, #4]
 428:../Dave/Generated/src/CLK001/CLK001.c ****       SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 374              		.loc 1 428 0
 375 0146 4D68     		ldr	r5, [r1, #4]
 430:../Dave/Generated/src/CLK001/CLK001.c ****       SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 376              		.loc 1 430 0
 377 0148 4FF41C53 		mov	r3, #9984
 378 014c 62F31F43 		bfi	r3, r2, #16, #16
 428:../Dave/Generated/src/CLK001/CLK001.c ****       SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 379              		.loc 1 428 0
 380 0150 45F01005 		orr	r5, r5, #16
 381 0154 4D60     		str	r5, [r1, #4]
 430:../Dave/Generated/src/CLK001/CLK001.c ****       SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 382              		.loc 1 430 0
 383 0156 8B60     		str	r3, [r1, #8]
 435:../Dave/Generated/src/CLK001/CLK001.c ****       SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 384              		.loc 1 435 0
 385 0158 4A68     		ldr	r2, [r1, #4]
 386 015a 42F04003 		orr	r3, r2, #64
 387 015e 4B60     		str	r3, [r1, #4]
 437:../Dave/Generated/src/CLK001/CLK001.c ****       SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 388              		.loc 1 437 0
 389 0160 4A68     		ldr	r2, [r1, #4]
 390 0162 22F01003 		bic	r3, r2, #16
 391 0166 4B60     		str	r3, [r1, #4]
 439:../Dave/Generated/src/CLK001/CLK001.c ****       SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 392              		.loc 1 439 0
 393 0168 4A68     		ldr	r2, [r1, #4]
 394 016a 42F48023 		orr	r3, r2, #262144
 395 016e 4B60     		str	r3, [r1, #4]
 396              	.LVL16:
 397 0170 44F25062 		movw	r2, #18000
 398              	.LVL17:
 399              	.L22:
 400              	.LBB221:
 401              	.LBB222:
 173:../Dave/Generated/src/CLK001/CLK001.c ****   for(i=0UL; i < time_1;i++)
 402              		.loc 1 173 0
 403 0174 0494     		str	r4, [sp, #16]
 404 0176 049B     		ldr	r3, [sp, #16]
 405 0178 092B     		cmp	r3, #9
 406 017a 09D8     		bhi	.L21
 407              	.L42:
 408              	.LBB223:
 409              	.LBB224:
 410              		.loc 2 327 0
 411              	@ 327 "C:\DAVE-3.1.10\eclipse\/../CMSIS/Include/core_cmInstr.h" 1
 412 017c 00BF     		nop
 413              	@ 0 "" 2
 414              		.thumb
 415              	.LBE224:
 416              	.LBE223:
 417              	.LBB225:
 418              	.LBB226:
 419              	@ 327 "C:\DAVE-3.1.10\eclipse\/../CMSIS/Include/core_cmInstr.h" 1
 420 017e 00BF     		nop
 421              	@ 0 "" 2
 422              		.thumb
 423              	.LBE226:
 424              	.LBE225:
 425              	.LBB227:
 426              	.LBB228:
 427              	@ 327 "C:\DAVE-3.1.10\eclipse\/../CMSIS/Include/core_cmInstr.h" 1
 428 0180 00BF     		nop
 429              	@ 0 "" 2
 430              		.thumb
 431              	.LBE228:
 432              	.LBE227:
 433              	.LBB229:
 434              	.LBB230:
 435              	@ 327 "C:\DAVE-3.1.10\eclipse\/../CMSIS/Include/core_cmInstr.h" 1
 436 0182 00BF     		nop
 437              	@ 0 "" 2
 438              		.thumb
 439              	.LBE230:
 440              	.LBE229:
 173:../Dave/Generated/src/CLK001/CLK001.c ****   for(i=0UL; i < time_1;i++)
 441              		.loc 1 173 0
 442 0184 049B     		ldr	r3, [sp, #16]
 443 0186 0133     		adds	r3, r3, #1
 444              	.LVL18:
 445 0188 0493     		str	r3, [sp, #16]
 446              	.LVL19:
 447 018a 049B     		ldr	r3, [sp, #16]
 448              	.LVL20:
 449 018c 092B     		cmp	r3, #9
 450 018e F5D9     		bls	.L42
 451              	.L21:
 452              	.LBE222:
 453              	.LBE221:
 448:../Dave/Generated/src/CLK001/CLK001.c ****       } while (((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 454              		.loc 1 448 0
 455 0190 0B68     		ldr	r3, [r1, #0]
 449:../Dave/Generated/src/CLK001/CLK001.c **** 		             SCU_PLL_PLLSTAT_VCOLOCK_Msk)&& (timeout_count !=0UL));
 456              		.loc 1 449 0
 457 0192 5B07     		lsls	r3, r3, #29
 458 0194 01D4     		bmi	.L20
 459 0196 013A     		subs	r2, r2, #1
 460 0198 ECD1     		bne	.L22
 461              	.L20:
 451:../Dave/Generated/src/CLK001/CLK001.c ****       if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)== 
 462              		.loc 1 451 0
 463 019a 44F21071 		movw	r1, #18192
 464 019e C5F20001 		movt	r1, 20480
 465 01a2 0B68     		ldr	r3, [r1, #0]
 466 01a4 5A07     		lsls	r2, r3, #29
 467 01a6 03D5     		bpl	.L17
 455:../Dave/Generated/src/CLK001/CLK001.c ****         SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 468              		.loc 1 455 0
 469 01a8 4A68     		ldr	r2, [r1, #4]
 470 01aa 22F00103 		bic	r3, r2, #1
 471 01ae 4B60     		str	r3, [r1, #4]
 472              	.LVL21:
 473              	.L17:
 474              	.LBE220:
 475              	.LBE219:
 627:../Dave/Generated/src/CLK001/CLK001.c ****     SCU_CLK->SYSCLKCR |=  (CLK001_CLOCK_SRC_PLL << SCU_CLK_SYSCLKCR_SYSSEL_Pos);
 476              		.loc 1 627 0
 477 01b0 4FF48C42 		mov	r2, #17920
 478 01b4 C5F20002 		movt	r2, 20480
 479              	.LBB231:
 480              	.LBB232:
 510:../Dave/Generated/src/CLK001/CLK001.c **** 	  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 481              		.loc 1 510 0
 482 01b8 44F21073 		movw	r3, #18192
 483              	.LBE232:
 484              	.LBE231:
 627:../Dave/Generated/src/CLK001/CLK001.c ****     SCU_CLK->SYSCLKCR |=  (CLK001_CLOCK_SRC_PLL << SCU_CLK_SYSCLKCR_SYSSEL_Pos);
 485              		.loc 1 627 0
 486 01bc D168     		ldr	r1, [r2, #12]
 487              	.LBB273:
 488              	.LBB269:
 510:../Dave/Generated/src/CLK001/CLK001.c **** 	  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 489              		.loc 1 510 0
 490 01be C5F20003 		movt	r3, 20480
 491              	.LBE269:
 492              	.LBE273:
 627:../Dave/Generated/src/CLK001/CLK001.c ****     SCU_CLK->SYSCLKCR |=  (CLK001_CLOCK_SRC_PLL << SCU_CLK_SYSCLKCR_SYSSEL_Pos);
 493              		.loc 1 627 0
 494 01c2 41F48031 		orr	r1, r1, #65536
 495 01c6 D160     		str	r1, [r2, #12]
 496              	.LVL22:
 497              	.LBB274:
 498              	.LBB270:
 510:../Dave/Generated/src/CLK001/CLK001.c **** 	  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 499              		.loc 1 510 0
 500 01c8 5A68     		ldr	r2, [r3, #4]
 501 01ca 22F04001 		bic	r1, r2, #64
 502 01ce 5960     		str	r1, [r3, #4]
 503              	.LBB233:
 504              	.LBB234:
 173:../Dave/Generated/src/CLK001/CLK001.c ****   for(i=0UL; i < time_1;i++)
 505              		.loc 1 173 0
 506 01d0 0023     		movs	r3, #0
 507 01d2 0793     		str	r3, [sp, #28]
 508              	.LVL23:
 509 01d4 079A     		ldr	r2, [sp, #28]
 510              	.LBE234:
 511              	.LBE233:
 515:../Dave/Generated/src/CLK001/CLK001.c ****       VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 512              		.loc 1 515 0
 513 01d6 4FF46051 		mov	r1, #14336
 514 01da C1F69C41 		movt	r1, 7324
 515              	.LBB245:
 516              	.LBB243:
 173:../Dave/Generated/src/CLK001/CLK001.c ****   for(i=0UL; i < time_1;i++)
 517              		.loc 1 173 0
 518 01de 632A     		cmp	r2, #99
 519              	.LBE243:
 520              	.LBE245:
 515:../Dave/Generated/src/CLK001/CLK001.c ****       VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 521              		.loc 1 515 0
 522 01e0 0160     		str	r1, [r0, #0]
 523              	.LVL24:
 524              	.LBB246:
 525              	.LBB244:
 173:../Dave/Generated/src/CLK001/CLK001.c ****   for(i=0UL; i < time_1;i++)
 526              		.loc 1 173 0
 527 01e2 09D8     		bhi	.L27
 528              	.L41:
 529              	.LBB235:
 530              	.LBB236:
 531              		.loc 2 327 0
 532              	@ 327 "C:\DAVE-3.1.10\eclipse\/../CMSIS/Include/core_cmInstr.h" 1
 533 01e4 00BF     		nop
 534              	@ 0 "" 2
 535              		.thumb
 536              	.LBE236:
 537              	.LBE235:
 538              	.LBB237:
 539              	.LBB238:
 540              	@ 327 "C:\DAVE-3.1.10\eclipse\/../CMSIS/Include/core_cmInstr.h" 1
 541 01e6 00BF     		nop
 542              	@ 0 "" 2
 543              		.thumb
 544              	.LBE238:
 545              	.LBE237:
 546              	.LBB239:
 547              	.LBB240:
 548              	@ 327 "C:\DAVE-3.1.10\eclipse\/../CMSIS/Include/core_cmInstr.h" 1
 549 01e8 00BF     		nop
 550              	@ 0 "" 2
 551              		.thumb
 552              	.LBE240:
 553              	.LBE239:
 554              	.LBB241:
 555              	.LBB242:
 556              	@ 327 "C:\DAVE-3.1.10\eclipse\/../CMSIS/Include/core_cmInstr.h" 1
 557 01ea 00BF     		nop
 558              	@ 0 "" 2
 559              		.thumb
 560              	.LBE242:
 561              	.LBE241:
 173:../Dave/Generated/src/CLK001/CLK001.c ****   for(i=0UL; i < time_1;i++)
 562              		.loc 1 173 0
 563 01ec 079B     		ldr	r3, [sp, #28]
 564 01ee 591C     		adds	r1, r3, #1
 565              	.LVL25:
 566 01f0 0791     		str	r1, [sp, #28]
 567              	.LVL26:
 568 01f2 079A     		ldr	r2, [sp, #28]
 569 01f4 632A     		cmp	r2, #99
 570 01f6 F5D9     		bls	.L41
 571              	.L27:
 572              	.LBE244:
 573              	.LBE246:
 538:../Dave/Generated/src/CLK001/CLK001.c **** 	    SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 574              		.loc 1 538 0
 575 01f8 44F21073 		movw	r3, #18192
 535:../Dave/Generated/src/CLK001/CLK001.c **** 	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1UL;
 576              		.loc 1 535 0
 577 01fc 0721     		movs	r1, #7
 538:../Dave/Generated/src/CLK001/CLK001.c **** 	    SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 578              		.loc 1 538 0
 579 01fe C5F20003 		movt	r3, 20480
 580 0202 4FF41C52 		mov	r2, #9984
 581 0206 61F31F42 		bfi	r2, r1, #16, #16
 535:../Dave/Generated/src/CLK001/CLK001.c **** 	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1UL;
 582              		.loc 1 535 0
 583 020a 4160     		str	r1, [r0, #4]
 538:../Dave/Generated/src/CLK001/CLK001.c **** 	    SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 584              		.loc 1 538 0
 585 020c 9A60     		str	r2, [r3, #8]
 586              	.LVL27:
 587              	.LBB247:
 588              	.LBB248:
 173:../Dave/Generated/src/CLK001/CLK001.c ****   for(i=0UL; i < time_1;i++)
 589              		.loc 1 173 0
 590 020e 0023     		movs	r3, #0
 591 0210 0693     		str	r3, [sp, #24]
 592              	.LVL28:
 593 0212 0699     		ldr	r1, [sp, #24]
 594 0214 6329     		cmp	r1, #99
 595 0216 09D8     		bhi	.L26
 596              	.L40:
 597              	.LBB249:
 598              	.LBB250:
 599              		.loc 2 327 0
 600              	@ 327 "C:\DAVE-3.1.10\eclipse\/../CMSIS/Include/core_cmInstr.h" 1
 601 0218 00BF     		nop
 602              	@ 0 "" 2
 603              		.thumb
 604              	.LBE250:
 605              	.LBE249:
 606              	.LBB251:
 607              	.LBB252:
 608              	@ 327 "C:\DAVE-3.1.10\eclipse\/../CMSIS/Include/core_cmInstr.h" 1
 609 021a 00BF     		nop
 610              	@ 0 "" 2
 611              		.thumb
 612              	.LBE252:
 613              	.LBE251:
 614              	.LBB253:
 615              	.LBB254:
 616              	@ 327 "C:\DAVE-3.1.10\eclipse\/../CMSIS/Include/core_cmInstr.h" 1
 617 021c 00BF     		nop
 618              	@ 0 "" 2
 619              		.thumb
 620              	.LBE254:
 621              	.LBE253:
 622              	.LBB255:
 623              	.LBB256:
 624              	@ 327 "C:\DAVE-3.1.10\eclipse\/../CMSIS/Include/core_cmInstr.h" 1
 625 021e 00BF     		nop
 626              	@ 0 "" 2
 627              		.thumb
 628              	.LBE256:
 629              	.LBE255:
 173:../Dave/Generated/src/CLK001/CLK001.c ****   for(i=0UL; i < time_1;i++)
 630              		.loc 1 173 0
 631 0220 069A     		ldr	r2, [sp, #24]
 632 0222 531C     		adds	r3, r2, #1
 633              	.LVL29:
 634 0224 0693     		str	r3, [sp, #24]
 635              	.LVL30:
 636 0226 0699     		ldr	r1, [sp, #24]
 637 0228 6329     		cmp	r1, #99
 638 022a F5D9     		bls	.L40
 639              	.L26:
 640              	.LBE248:
 641              	.LBE247:
 560:../Dave/Generated/src/CLK001/CLK001.c **** 	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 642              		.loc 1 560 0
 643 022c 44F21073 		movw	r3, #18192
 556:../Dave/Generated/src/CLK001/CLK001.c **** 	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1UL;
 644              		.loc 1 556 0
 645 0230 0421     		movs	r1, #4
 560:../Dave/Generated/src/CLK001/CLK001.c **** 	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 646              		.loc 1 560 0
 647 0232 C5F20003 		movt	r3, 20480
 648 0236 4FF41C52 		mov	r2, #9984
 556:../Dave/Generated/src/CLK001/CLK001.c **** 	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1UL;
 649              		.loc 1 556 0
 650 023a 4160     		str	r1, [r0, #4]
 560:../Dave/Generated/src/CLK001/CLK001.c **** 	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 651              		.loc 1 560 0
 652 023c 61F31F42 		bfi	r2, r1, #16, #16
 653              	.LBB257:
 654              	.LBB258:
 173:../Dave/Generated/src/CLK001/CLK001.c ****   for(i=0UL; i < time_1;i++)
 655              		.loc 1 173 0
 656 0240 0020     		movs	r0, #0
 657              	.LBE258:
 658              	.LBE257:
 560:../Dave/Generated/src/CLK001/CLK001.c **** 	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 659              		.loc 1 560 0
 660 0242 9A60     		str	r2, [r3, #8]
 661              	.LVL31:
 662              	.LBB268:
 663              	.LBB267:
 173:../Dave/Generated/src/CLK001/CLK001.c ****   for(i=0UL; i < time_1;i++)
 664              		.loc 1 173 0
 665 0244 0590     		str	r0, [sp, #20]
 666              	.LVL32:
 667 0246 059B     		ldr	r3, [sp, #20]
 668 0248 952B     		cmp	r3, #149
 669 024a 09D8     		bhi	.L29
 670              	.L39:
 671              	.LBB259:
 672              	.LBB260:
 673              		.loc 2 327 0
 674              	@ 327 "C:\DAVE-3.1.10\eclipse\/../CMSIS/Include/core_cmInstr.h" 1
 675 024c 00BF     		nop
 676              	@ 0 "" 2
 677              		.thumb
 678              	.LBE260:
 679              	.LBE259:
 680              	.LBB261:
 681              	.LBB262:
 682              	@ 327 "C:\DAVE-3.1.10\eclipse\/../CMSIS/Include/core_cmInstr.h" 1
 683 024e 00BF     		nop
 684              	@ 0 "" 2
 685              		.thumb
 686              	.LBE262:
 687              	.LBE261:
 688              	.LBB263:
 689              	.LBB264:
 690              	@ 327 "C:\DAVE-3.1.10\eclipse\/../CMSIS/Include/core_cmInstr.h" 1
 691 0250 00BF     		nop
 692              	@ 0 "" 2
 693              		.thumb
 694              	.LBE264:
 695              	.LBE263:
 696              	.LBB265:
 697              	.LBB266:
 698              	@ 327 "C:\DAVE-3.1.10\eclipse\/../CMSIS/Include/core_cmInstr.h" 1
 699 0252 00BF     		nop
 700              	@ 0 "" 2
 701              		.thumb
 702              	.LBE266:
 703              	.LBE265:
 173:../Dave/Generated/src/CLK001/CLK001.c ****   for(i=0UL; i < time_1;i++)
 704              		.loc 1 173 0
 705 0254 0599     		ldr	r1, [sp, #20]
 706 0256 4A1C     		adds	r2, r1, #1
 707              	.LVL33:
 708 0258 0592     		str	r2, [sp, #20]
 709              	.LVL34:
 710 025a 0598     		ldr	r0, [sp, #20]
 711 025c 9528     		cmp	r0, #149
 712 025e F5D9     		bls	.L39
 713              	.L29:
 714              	.LBE267:
 715              	.LBE268:
 573:../Dave/Generated/src/CLK001/CLK001.c **** 	  SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 716              		.loc 1 573 0
 717 0260 44F21073 		movw	r3, #18192
 718 0264 C5F20003 		movt	r3, 20480
 719 0268 4FF41C51 		mov	r1, #9984
 720 026c C0F20301 		movt	r1, 3
 721 0270 9960     		str	r1, [r3, #8]
 578:../Dave/Generated/src/CLK001/CLK001.c **** 	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV
 722              		.loc 1 578 0
 723 0272 9A68     		ldr	r2, [r3, #8]
 724 0274 12F0706F 		tst	r2, #251658240
 725 0278 0ED0     		beq	.L62
 726              	.L30:
 727              	.LVL35:
 587:../Dave/Generated/src/CLK001/CLK001.c **** 	  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk |
 728              		.loc 1 587 0
 729 027a 44F26013 		movw	r3, #16736
 730 027e C5F20003 		movt	r3, 20480
 731 0282 0521     		movs	r1, #5
 732 0284 D960     		str	r1, [r3, #12]
 733              	.LVL36:
 734              	.L3:
 735              	.LBE270:
 736              	.LBE274:
 737              	.LBE175:
 738              	.LBE174:
 940:../Dave/Generated/src/CLK001/CLK001.c ****   uint32_t SysClkinitialized;
 941:../Dave/Generated/src/CLK001/CLK001.c ****   SysClkinitialized = 0UL; /* Default Value */
 942:../Dave/Generated/src/CLK001/CLK001.c ****   /*  Function to check the clock status based on UI configuration */
 943:../Dave/Generated/src/CLK001/CLK001.c ****   if(CLK001_SysClk_Valid() == 0UL)
 944:../Dave/Generated/src/CLK001/CLK001.c ****   {   
 945:../Dave/Generated/src/CLK001/CLK001.c ****     /*  Function to initialize the System Clock based on UI configuration */
 946:../Dave/Generated/src/CLK001/CLK001.c **** 	  SysClkinitialized |= CLK001_SysClk_Init();
 947:../Dave/Generated/src/CLK001/CLK001.c ****   }
 948:../Dave/Generated/src/CLK001/CLK001.c **** 
 949:../Dave/Generated/src/CLK001/CLK001.c ****   #ifdef CLK001_USBCLK_EN
 950:../Dave/Generated/src/CLK001/CLK001.c ****   /*  Function to initialize the USB Clock based on UI configuration */     
 951:../Dave/Generated/src/CLK001/CLK001.c ****   if(CLK001_USBClk_Valid() == 0UL)
 952:../Dave/Generated/src/CLK001/CLK001.c ****   {   
 953:../Dave/Generated/src/CLK001/CLK001.c ****   	CLK001_USBClk_Init();
 954:../Dave/Generated/src/CLK001/CLK001.c ****   }
 955:../Dave/Generated/src/CLK001/CLK001.c ****   #endif
 956:../Dave/Generated/src/CLK001/CLK001.c **** 
 957:../Dave/Generated/src/CLK001/CLK001.c ****   #ifdef CLK001_CCUCLK_EN
 958:../Dave/Generated/src/CLK001/CLK001.c ****     if(SysClkinitialized == 1UL)
 959:../Dave/Generated/src/CLK001/CLK001.c ****     {
 960:../Dave/Generated/src/CLK001/CLK001.c ****       /*  Function to enable the CCU Clock based on UI configuration */
 961:../Dave/Generated/src/CLK001/CLK001.c ****       CLK001_CCUClk_Init();
 962:../Dave/Generated/src/CLK001/CLK001.c ****     }
 963:../Dave/Generated/src/CLK001/CLK001.c ****   #endif
 964:../Dave/Generated/src/CLK001/CLK001.c **** 
 965:../Dave/Generated/src/CLK001/CLK001.c ****   #if (UC_SERIES == XMC45)
 966:../Dave/Generated/src/CLK001/CLK001.c ****     #ifdef CLK001_EBUCLK_EN
 967:../Dave/Generated/src/CLK001/CLK001.c ****     /*  Function to enable the EBU Clock based on UI configuration */     
 968:../Dave/Generated/src/CLK001/CLK001.c ****     CLK001_EBUClk_Init();
 969:../Dave/Generated/src/CLK001/CLK001.c ****     #endif
 970:../Dave/Generated/src/CLK001/CLK001.c ****     #ifdef CLK001_MMCCLK_EN
 971:../Dave/Generated/src/CLK001/CLK001.c ****       /*  Function to enable the MMC Clock based on UI configuration */
 972:../Dave/Generated/src/CLK001/CLK001.c ****       CLK001_MMCClk_Init();
 973:../Dave/Generated/src/CLK001/CLK001.c ****     #endif
 974:../Dave/Generated/src/CLK001/CLK001.c ****   #endif
 975:../Dave/Generated/src/CLK001/CLK001.c **** 
 976:../Dave/Generated/src/CLK001/CLK001.c ****   #ifdef CLK001_WDTCLK_EN
 977:../Dave/Generated/src/CLK001/CLK001.c ****     /*  Function to initialize the WDT Clock based on UI configuration */     
 978:../Dave/Generated/src/CLK001/CLK001.c ****     CLK001_WDTClk_Init();   
 979:../Dave/Generated/src/CLK001/CLK001.c ****   #endif
 980:../Dave/Generated/src/CLK001/CLK001.c **** 
 981:../Dave/Generated/src/CLK001/CLK001.c ****   #ifdef CLK001_RTCCLK_EN
 982:../Dave/Generated/src/CLK001/CLK001.c ****     /*  Function to initialize the RTC Clock based on UI configuration */     
 983:../Dave/Generated/src/CLK001/CLK001.c ****     CLK001_RTCClk_Init();   
 984:../Dave/Generated/src/CLK001/CLK001.c ****   #endif
 985:../Dave/Generated/src/CLK001/CLK001.c **** 
 986:../Dave/Generated/src/CLK001/CLK001.c ****   #ifdef CLK001_EXTCLKOUT_EN
 987:../Dave/Generated/src/CLK001/CLK001.c ****     /*  Function to initialize the External clock pin */
 988:../Dave/Generated/src/CLK001/CLK001.c ****     CLK001_ExtClk_Init();
 989:../Dave/Generated/src/CLK001/CLK001.c ****   #endif
 990:../Dave/Generated/src/CLK001/CLK001.c **** 
 991:../Dave/Generated/src/CLK001/CLK001.c ****   /* Update the clock variable */
 992:../Dave/Generated/src/CLK001/CLK001.c ****   SystemCoreClockUpdate();
 739              		.loc 1 992 0
 740 0286 FFF7FEFF 		bl	SystemCoreClockUpdate
 741              	.LVL37:
 993:../Dave/Generated/src/CLK001/CLK001.c **** }
 742              		.loc 1 993 0
 743 028a 09B0     		add	sp, sp, #36
 744 028c 30BD     		pop	{r4, r5, pc}
 745              	.LVL38:
 746              	.L61:
 747              	.LBB280:
 748              	.LBB278:
 749              	.LBB275:
 750              	.LBB191:
 264:../Dave/Generated/src/CLK001/CLK001.c ****       SCU_RESET->RSTCLR |= (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 751              		.loc 1 264 0
 752 028e 8468     		ldr	r4, [r0, #8]
 753 0290 44F40072 		orr	r2, r4, #512
 754 0294 8260     		str	r2, [r0, #8]
 755 0296 D4E6     		b	.L4
 756              	.LVL39:
 757              	.L62:
 758              	.LBE191:
 759              	.LBE275:
 760              	.LBB276:
 761              	.LBB271:
 579:../Dave/Generated/src/CLK001/CLK001.c **** 	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_ND
 762              		.loc 1 579 0
 763 0298 9868     		ldr	r0, [r3, #8]
 764 029a C0F30621 		ubfx	r1, r0, #8, #7
 578:../Dave/Generated/src/CLK001/CLK001.c **** 	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV
 765              		.loc 1 578 0
 766 029e 2729     		cmp	r1, #39
 767 02a0 EBD1     		bne	.L30
 580:../Dave/Generated/src/CLK001/CLK001.c **** 	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_
 768              		.loc 1 580 0
 769 02a2 9A68     		ldr	r2, [r3, #8]
 579:../Dave/Generated/src/CLK001/CLK001.c **** 	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_ND
 770              		.loc 1 579 0
 771 02a4 5106     		lsls	r1, r2, #25
 772 02a6 E8D1     		bne	.L30
 581:../Dave/Generated/src/CLK001/CLK001.c **** 	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>SCU_PLL_PLLCON1_K2DIV_Pos) != CLK001_PLL_
 773              		.loc 1 581 0
 774 02a8 9B68     		ldr	r3, [r3, #8]
 775 02aa C3F30640 		ubfx	r0, r3, #16, #7
 580:../Dave/Generated/src/CLK001/CLK001.c **** 	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_
 776              		.loc 1 580 0
 777 02ae 0328     		cmp	r0, #3
 778 02b0 E3D1     		bne	.L30
 587:../Dave/Generated/src/CLK001/CLK001.c **** 	  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk |
 779              		.loc 1 587 0
 780 02b2 44F26012 		movw	r2, #16736
 781 02b6 C5F20002 		movt	r2, 20480
 782              	.LBE271:
 783              	.LBE276:
 784              	.LBE278:
 785              	.LBE280:
 786              	.LBB281:
 787              	.LBB282:
 796:../Dave/Generated/src/CLK001/CLK001.c ****   SCU_CLK->CLKSET |= (uint32_t)SCU_CLK_CLKSET_CCUCEN_Msk;
 788              		.loc 1 796 0
 789 02ba 4FF48C43 		mov	r3, #17920
 790 02be C5F20003 		movt	r3, 20480
 791              	.LBE282:
 792              	.LBE281:
 793              	.LBB284:
 794              	.LBB279:
 795              	.LBB277:
 796              	.LBB272:
 587:../Dave/Generated/src/CLK001/CLK001.c **** 	  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk |
 797              		.loc 1 587 0
 798 02c2 0521     		movs	r1, #5
 799 02c4 D160     		str	r1, [r2, #12]
 800              	.LVL40:
 801              	.LBE272:
 802              	.LBE277:
 803              	.LBE279:
 804              	.LBE284:
 805              	.LBB285:
 806              	.LBB283:
 796:../Dave/Generated/src/CLK001/CLK001.c ****   SCU_CLK->CLKSET |= (uint32_t)SCU_CLK_CLKSET_CCUCEN_Msk;
 807              		.loc 1 796 0
 808 02c6 5868     		ldr	r0, [r3, #4]
 809 02c8 40F01002 		orr	r2, r0, #16
 810 02cc 5A60     		str	r2, [r3, #4]
 811 02ce DAE7     		b	.L3
 812              	.L64:
 813              		.align	2
 814              	.L63:
 815 02d0 00000000 		.word	.LANCHOR0
 816              	.LBE283:
 817              	.LBE285:
 818              		.cfi_endproc
 819              	.LFE120:
 821              		.section	.text.AllowPLLInitByStartup,"ax",%progbits
 822              		.align	2
 823              		.global	AllowPLLInitByStartup
 824              		.thumb
 825              		.thumb_func
 827              	AllowPLLInitByStartup:
 828              	.LFB121:
 994:../Dave/Generated/src/CLK001/CLK001.c **** 
 995:../Dave/Generated/src/CLK001/CLK001.c **** /*
 996:../Dave/Generated/src/CLK001/CLK001.c ****  * This routine is called by CMSIS startup to find out if clock tree setup 
 997:../Dave/Generated/src/CLK001/CLK001.c ****  * should be done by it. This routine is WEAKLY defined in CStart.
 998:../Dave/Generated/src/CLK001/CLK001.c ****  *
 999:../Dave/Generated/src/CLK001/CLK001.c ****  * In the absence of clock app, the weak definition takes precedence which 
1000:../Dave/Generated/src/CLK001/CLK001.c ****  * always permits clock tree setup by CStart.
1001:../Dave/Generated/src/CLK001/CLK001.c ****  *
1002:../Dave/Generated/src/CLK001/CLK001.c ****  * When clock app is defined, this function overrides the CStart definition.
1003:../Dave/Generated/src/CLK001/CLK001.c ****  * Clock tree setup is launched and upon completion, control is ceded back to 
1004:../Dave/Generated/src/CLK001/CLK001.c ****  * CStart.
1005:../Dave/Generated/src/CLK001/CLK001.c ****  *
1006:../Dave/Generated/src/CLK001/CLK001.c ****  * CStart abstains from setting up clock tree and instead proceeds with program
1007:../Dave/Generated/src/CLK001/CLK001.c ****  * loading.
1008:../Dave/Generated/src/CLK001/CLK001.c ****  *
1009:../Dave/Generated/src/CLK001/CLK001.c ****  * Return 0 to disallow CStart from performing clock tree setup.
1010:../Dave/Generated/src/CLK001/CLK001.c ****  */
1011:../Dave/Generated/src/CLK001/CLK001.c **** uint32_t AllowPLLInitByStartup(void)
1012:../Dave/Generated/src/CLK001/CLK001.c **** {
 829              		.loc 1 1012 0
 830              		.cfi_startproc
 831              		@ args = 0, pretend = 0, frame = 0
 832              		@ frame_needed = 0, uses_anonymous_args = 0
 833              		@ link register save eliminated.
1013:../Dave/Generated/src/CLK001/CLK001.c **** 	/*
1014:../Dave/Generated/src/CLK001/CLK001.c **** 	 * Let the CStart know that there is no more a need to perform clock tree
1015:../Dave/Generated/src/CLK001/CLK001.c **** 	 * initialization.
1016:../Dave/Generated/src/CLK001/CLK001.c **** 	 */
1017:../Dave/Generated/src/CLK001/CLK001.c **** 	return 0UL;
1018:../Dave/Generated/src/CLK001/CLK001.c **** }
 834              		.loc 1 1018 0
 835 0000 0020     		movs	r0, #0
 836 0002 7047     		bx	lr
 837              		.cfi_endproc
 838              	.LFE121:
 840              		.bss
 841              		.align	2
 842              		.set	.LANCHOR0,. + 0
 845              	VCO:
 846 0000 00000000 		.space	4
 849              	stepping_K2DIV:
 850 0004 00000000 		.space	4
 851              		.text
 852              	.Letext0:
 853              		.file 3 "c:\\dave-3.1.10\\arm-gcc\\bin\\../lib/gcc/arm-none-eabi/4.7.4/../../../../arm-none-eabi/i
 854              		.file 4 "C:\\DAVE-3.1.10\\eclipse\\/../CMSIS/Infineon/XMC4500_series/Include/XMC4500.h"
 855              		.file 5 "C:\\DAVE-3.1.10\\eclipse\\/../CMSIS/Include/core_cm4.h"
DEFINED SYMBOLS
                            *ABS*:00000000 CLK001.c
C:\Users\JMASS_~1\AppData\Local\Temp\ccpnL19p.s:20     .text.CLK001_Init:00000000 $t
C:\Users\JMASS_~1\AppData\Local\Temp\ccpnL19p.s:25     .text.CLK001_Init:00000000 CLK001_Init
C:\Users\JMASS_~1\AppData\Local\Temp\ccpnL19p.s:815    .text.CLK001_Init:000002d0 $d
C:\Users\JMASS_~1\AppData\Local\Temp\ccpnL19p.s:822    .text.AllowPLLInitByStartup:00000000 $t
C:\Users\JMASS_~1\AppData\Local\Temp\ccpnL19p.s:827    .text.AllowPLLInitByStartup:00000000 AllowPLLInitByStartup
C:\Users\JMASS_~1\AppData\Local\Temp\ccpnL19p.s:841    .bss:00000000 $d
C:\Users\JMASS_~1\AppData\Local\Temp\ccpnL19p.s:845    .bss:00000000 VCO
C:\Users\JMASS_~1\AppData\Local\Temp\ccpnL19p.s:849    .bss:00000004 stepping_K2DIV
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.138601bc4243ad38d6b156f545266b0e
                           .group:00000000 wm4.uc_id.h.35.3616bd1d69628125fed3ac403d83aaef
                           .group:00000000 wm4.XMC4500.h.45.215f4b8c79f46c7645c15373868d08c0
                           .group:00000000 wm4.core_cm4.h.47.41af406cb4cda82c972f112a9cd0a024
                           .group:00000000 wm4.newlib.h.8.a9901dc52d1357e3e94003403d43f8b5
                           .group:00000000 wm4.features.h.22.b72b3baab2bb2eab3661375590100b6b
                           .group:00000000 wm4.config.h.193.5fb8ef056cdff92dec3dee9552839d8c
                           .group:00000000 wm4._ansi.h.23.7aefdac4826acebbfc9f3822a0aeb14c
                           .group:00000000 wm4.stdint.h.20.54ad762faa59e3c05491630641c8d8bf
                           .group:00000000 wm4.core_cmInstr.h.39.3d3d1b4a79aef37532666dc6ee87c6ac
                           .group:00000000 wm4.core_cm4_simd.h.43.b5d1d38735af6366227b4256d330cf13
                           .group:00000000 wm4.core_cm4.h.178.e5ef5ce66d198d7f00f9d0076e267c41
                           .group:00000000 wm4.system_XMC4500.h.29.827f68baa362c84f2abae4ab67dde7c9
                           .group:00000000 wm4.XMC4500.h.198.8e022f279ff353ed081df898dc7b9cf3
                           .group:00000000 wm4.CLK001_Const.h.50.e5e9c2ddc89f4cc9e7b93e9648fa94e4
                           .group:00000000 wm4.CLK001_Conf.h.81.2b7f5ec7311f4adf3e25cf7854109544

UNDEFINED SYMBOLS
SystemCoreClockUpdate
