{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1604283050068 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Queue EP2C70F896I8 " "Selected device EP2C70F896I8 for design \"Queue\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1604283050147 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1604283050176 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1604283050176 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1604283050425 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1604283050435 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F896C8 " "Device EP2C70F896C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1604283051461 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1604283051461 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/Queue/" { { 0 { 0 ""} 0 34875 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1604283051489 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/Queue/" { { 0 { 0 ""} 0 34876 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1604283051489 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/Queue/" { { 0 { 0 ""} 0 34877 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1604283051489 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1604283051489 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "14 14 " "No exact pin location assignment(s) for 14 pins of 14 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io\[0\] " "Pin io\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io[0] } } } { "queue.v" "" { Text "D:/HDL/Queue/queue.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/Queue/" { { 0 { 0 ""} 0 18602 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604283051936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io\[1\] " "Pin io\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io[1] } } } { "queue.v" "" { Text "D:/HDL/Queue/queue.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/Queue/" { { 0 { 0 ""} 0 18603 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604283051936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io\[2\] " "Pin io\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io[2] } } } { "queue.v" "" { Text "D:/HDL/Queue/queue.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/Queue/" { { 0 { 0 ""} 0 18604 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604283051936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io\[3\] " "Pin io\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io[3] } } } { "queue.v" "" { Text "D:/HDL/Queue/queue.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/Queue/" { { 0 { 0 ""} 0 18605 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604283051936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io\[4\] " "Pin io\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io[4] } } } { "queue.v" "" { Text "D:/HDL/Queue/queue.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/Queue/" { { 0 { 0 ""} 0 18606 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604283051936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io\[5\] " "Pin io\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io[5] } } } { "queue.v" "" { Text "D:/HDL/Queue/queue.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/Queue/" { { 0 { 0 ""} 0 18607 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604283051936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io\[6\] " "Pin io\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io[6] } } } { "queue.v" "" { Text "D:/HDL/Queue/queue.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/Queue/" { { 0 { 0 ""} 0 18608 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604283051936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io\[7\] " "Pin io\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io[7] } } } { "queue.v" "" { Text "D:/HDL/Queue/queue.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/Queue/" { { 0 { 0 ""} 0 18609 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604283051936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "empty " "Pin empty not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { empty } } } { "queue.v" "" { Text "D:/HDL/Queue/queue.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { empty } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/Queue/" { { 0 { 0 ""} 0 18610 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604283051936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "full " "Pin full not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { full } } } { "queue.v" "" { Text "D:/HDL/Queue/queue.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { full } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/Queue/" { { 0 { 0 ""} 0 18611 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604283051936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "queue.v" "" { Text "D:/HDL/Queue/queue.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/Queue/" { { 0 { 0 ""} 0 18615 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604283051936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset_n " "Pin reset_n not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset_n } } } { "queue.v" "" { Text "D:/HDL/Queue/queue.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/Queue/" { { 0 { 0 ""} 0 18612 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604283051936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en " "Pin en not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { en } } } { "queue.v" "" { Text "D:/HDL/Queue/queue.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/Queue/" { { 0 { 0 ""} 0 18613 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604283051936 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rw " "Pin rw not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rw } } } { "queue.v" "" { Text "D:/HDL/Queue/queue.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rw } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/Queue/" { { 0 { 0 ""} 0 18614 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1604283051936 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1604283051936 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8222 " "TimeQuest Timing Analyzer is analyzing 8222 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1604283052954 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Queue.sdc " "Synopsys Design Constraints File file not found: 'Queue.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1604283052970 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1604283052970 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "cnt1\|dff\[10\]\|Dff\|Master_D\|n1~1\|combout " "Node \"cnt1\|dff\[10\]\|Dff\|Master_D\|n1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604283053047 ""} { "Warning" "WSTA_SCC_NODE" "cnt1\|dff\[10\]\|Dff\|Master_D\|n1~1\|datac " "Node \"cnt1\|dff\[10\]\|Dff\|Master_D\|n1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604283053047 ""}  } { { "Counter_up_down.v" "" { Text "D:/HDL/Queue/Counter_up_down.v" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1604283053047 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "cnt2\|dff\[10\]\|Dff\|Master_D\|n1~1\|combout " "Node \"cnt2\|dff\[10\]\|Dff\|Master_D\|n1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604283053047 ""} { "Warning" "WSTA_SCC_NODE" "cnt2\|dff\[10\]\|Dff\|Master_D\|n1~1\|datac " "Node \"cnt2\|dff\[10\]\|Dff\|Master_D\|n1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604283053047 ""}  } { { "Counter_up_down.v" "" { Text "D:/HDL/Queue/Counter_up_down.v" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1604283053047 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cnt1\|dff\[6\]\|Dff\|Master_D\|n1~0\|combout " "Node \"cnt1\|dff\[6\]\|Dff\|Master_D\|n1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604283053047 ""} { "Warning" "WSTA_SCC_NODE" "cnt1\|dff\[6\]\|Dff\|Slave_D\|n1~1\|datad " "Node \"cnt1\|dff\[6\]\|Dff\|Slave_D\|n1~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604283053047 ""} { "Warning" "WSTA_SCC_NODE" "cnt1\|dff\[6\]\|Dff\|Slave_D\|n1~1\|combout " "Node \"cnt1\|dff\[6\]\|Dff\|Slave_D\|n1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604283053047 ""} { "Warning" "WSTA_SCC_NODE" "cnt1\|dff\[6\]\|Dff\|Master_D\|n1~0\|datad " "Node \"cnt1\|dff\[6\]\|Dff\|Master_D\|n1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604283053047 ""}  } { { "Counter_up_down.v" "" { Text "D:/HDL/Queue/Counter_up_down.v" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1604283053047 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cnt1\|dff\[3\]\|Dff\|Master_D\|n1~0\|combout " "Node \"cnt1\|dff\[3\]\|Dff\|Master_D\|n1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604283053048 ""} { "Warning" "WSTA_SCC_NODE" "cnt1\|dff\[3\]\|Dff\|Slave_D\|n1~1\|datad " "Node \"cnt1\|dff\[3\]\|Dff\|Slave_D\|n1~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604283053048 ""} { "Warning" "WSTA_SCC_NODE" "cnt1\|dff\[3\]\|Dff\|Slave_D\|n1~1\|combout " "Node \"cnt1\|dff\[3\]\|Dff\|Slave_D\|n1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604283053048 ""} { "Warning" "WSTA_SCC_NODE" "cnt1\|dff\[3\]\|Dff\|Master_D\|n1~0\|datad " "Node \"cnt1\|dff\[3\]\|Dff\|Master_D\|n1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604283053048 ""}  } { { "Counter_up_down.v" "" { Text "D:/HDL/Queue/Counter_up_down.v" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1604283053048 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "cnt1\|dff\[4\]\|Dff\|Master_D\|n1~1\|combout " "Node \"cnt1\|dff\[4\]\|Dff\|Master_D\|n1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604283053048 ""} { "Warning" "WSTA_SCC_NODE" "cnt1\|dff\[4\]\|Dff\|Master_D\|n1~1\|datac " "Node \"cnt1\|dff\[4\]\|Dff\|Master_D\|n1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604283053048 ""}  } { { "Counter_up_down.v" "" { Text "D:/HDL/Queue/Counter_up_down.v" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1604283053048 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "cnt1\|dff\[0\]\|Dff\|Master_D\|n1~1\|combout " "Node \"cnt1\|dff\[0\]\|Dff\|Master_D\|n1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604283053048 ""} { "Warning" "WSTA_SCC_NODE" "cnt1\|dff\[0\]\|Dff\|Master_D\|n1~1\|datac " "Node \"cnt1\|dff\[0\]\|Dff\|Master_D\|n1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604283053048 ""}  } { { "Counter_up_down.v" "" { Text "D:/HDL/Queue/Counter_up_down.v" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1604283053048 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "cnt1\|dff\[7\]\|Dff\|Master_D\|n1~1\|combout " "Node \"cnt1\|dff\[7\]\|Dff\|Master_D\|n1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604283053048 ""} { "Warning" "WSTA_SCC_NODE" "cnt1\|dff\[7\]\|Dff\|Master_D\|n1~1\|datac " "Node \"cnt1\|dff\[7\]\|Dff\|Master_D\|n1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604283053048 ""}  } { { "Counter_up_down.v" "" { Text "D:/HDL/Queue/Counter_up_down.v" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1604283053048 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cnt1\|dff\[9\]\|Dff\|Master_D\|n1~0\|combout " "Node \"cnt1\|dff\[9\]\|Dff\|Master_D\|n1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604283053048 ""} { "Warning" "WSTA_SCC_NODE" "cnt1\|dff\[9\]\|Dff\|Slave_D\|n1~1\|datad " "Node \"cnt1\|dff\[9\]\|Dff\|Slave_D\|n1~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604283053048 ""} { "Warning" "WSTA_SCC_NODE" "cnt1\|dff\[9\]\|Dff\|Slave_D\|n1~1\|combout " "Node \"cnt1\|dff\[9\]\|Dff\|Slave_D\|n1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604283053048 ""} { "Warning" "WSTA_SCC_NODE" "cnt1\|dff\[9\]\|Dff\|Master_D\|n1~0\|datad " "Node \"cnt1\|dff\[9\]\|Dff\|Master_D\|n1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604283053048 ""}  } { { "Counter_up_down.v" "" { Text "D:/HDL/Queue/Counter_up_down.v" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1604283053048 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cnt2\|dff\[9\]\|Dff\|Master_D\|n1~0\|combout " "Node \"cnt2\|dff\[9\]\|Dff\|Master_D\|n1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604283053048 ""} { "Warning" "WSTA_SCC_NODE" "cnt2\|dff\[9\]\|Dff\|Slave_D\|n1~1\|datad " "Node \"cnt2\|dff\[9\]\|Dff\|Slave_D\|n1~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604283053048 ""} { "Warning" "WSTA_SCC_NODE" "cnt2\|dff\[9\]\|Dff\|Slave_D\|n1~1\|combout " "Node \"cnt2\|dff\[9\]\|Dff\|Slave_D\|n1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604283053048 ""} { "Warning" "WSTA_SCC_NODE" "cnt2\|dff\[9\]\|Dff\|Master_D\|n1~0\|datad " "Node \"cnt2\|dff\[9\]\|Dff\|Master_D\|n1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604283053048 ""}  } { { "Counter_up_down.v" "" { Text "D:/HDL/Queue/Counter_up_down.v" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1604283053048 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cnt2\|dff\[6\]\|Dff\|Master_D\|n1~0\|combout " "Node \"cnt2\|dff\[6\]\|Dff\|Master_D\|n1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604283053048 ""} { "Warning" "WSTA_SCC_NODE" "cnt2\|dff\[6\]\|Dff\|Slave_D\|n1~1\|datad " "Node \"cnt2\|dff\[6\]\|Dff\|Slave_D\|n1~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604283053048 ""} { "Warning" "WSTA_SCC_NODE" "cnt2\|dff\[6\]\|Dff\|Slave_D\|n1~1\|combout " "Node \"cnt2\|dff\[6\]\|Dff\|Slave_D\|n1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604283053048 ""} { "Warning" "WSTA_SCC_NODE" "cnt2\|dff\[6\]\|Dff\|Master_D\|n1~0\|datad " "Node \"cnt2\|dff\[6\]\|Dff\|Master_D\|n1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604283053048 ""}  } { { "Counter_up_down.v" "" { Text "D:/HDL/Queue/Counter_up_down.v" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1604283053048 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "cnt2\|dff\[7\]\|Dff\|Master_D\|n1~1\|combout " "Node \"cnt2\|dff\[7\]\|Dff\|Master_D\|n1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604283053049 ""} { "Warning" "WSTA_SCC_NODE" "cnt2\|dff\[7\]\|Dff\|Master_D\|n1~1\|datac " "Node \"cnt2\|dff\[7\]\|Dff\|Master_D\|n1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604283053049 ""}  } { { "Counter_up_down.v" "" { Text "D:/HDL/Queue/Counter_up_down.v" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1604283053049 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "cnt2\|dff\[3\]\|Dff\|Master_D\|n1~0\|combout " "Node \"cnt2\|dff\[3\]\|Dff\|Master_D\|n1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604283053049 ""} { "Warning" "WSTA_SCC_NODE" "cnt2\|dff\[3\]\|Dff\|Slave_D\|n1~1\|datad " "Node \"cnt2\|dff\[3\]\|Dff\|Slave_D\|n1~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604283053049 ""} { "Warning" "WSTA_SCC_NODE" "cnt2\|dff\[3\]\|Dff\|Slave_D\|n1~1\|combout " "Node \"cnt2\|dff\[3\]\|Dff\|Slave_D\|n1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604283053049 ""} { "Warning" "WSTA_SCC_NODE" "cnt2\|dff\[3\]\|Dff\|Master_D\|n1~0\|datad " "Node \"cnt2\|dff\[3\]\|Dff\|Master_D\|n1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604283053049 ""}  } { { "Counter_up_down.v" "" { Text "D:/HDL/Queue/Counter_up_down.v" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1604283053049 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "cnt2\|dff\[4\]\|Dff\|Master_D\|n1~1\|combout " "Node \"cnt2\|dff\[4\]\|Dff\|Master_D\|n1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604283053049 ""} { "Warning" "WSTA_SCC_NODE" "cnt2\|dff\[4\]\|Dff\|Master_D\|n1~1\|datac " "Node \"cnt2\|dff\[4\]\|Dff\|Master_D\|n1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604283053049 ""}  } { { "Counter_up_down.v" "" { Text "D:/HDL/Queue/Counter_up_down.v" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1604283053049 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "cnt2\|dff\[0\]\|Dff\|Master_D\|n1~1\|combout " "Node \"cnt2\|dff\[0\]\|Dff\|Master_D\|n1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604283053049 ""} { "Warning" "WSTA_SCC_NODE" "cnt2\|dff\[0\]\|Dff\|Master_D\|n1~1\|datac " "Node \"cnt2\|dff\[0\]\|Dff\|Master_D\|n1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604283053049 ""}  } { { "Counter_up_down.v" "" { Text "D:/HDL/Queue/Counter_up_down.v" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1604283053049 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mux\|ins\[0\]\|oa1~0  from: datac  to: combout " "Cell: mux\|ins\[0\]\|oa1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1604283053150 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mux\|ins\[1\]\|oa1~0  from: datac  to: combout " "Cell: mux\|ins\[1\]\|oa1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1604283053150 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mux\|ins\[2\]\|oa1~0  from: datac  to: combout " "Cell: mux\|ins\[2\]\|oa1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1604283053150 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mux\|ins\[3\]\|oa1~0  from: datac  to: combout " "Cell: mux\|ins\[3\]\|oa1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1604283053150 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mux\|ins\[5\]\|oa1~0  from: datac  to: combout " "Cell: mux\|ins\[5\]\|oa1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1604283053150 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mux\|ins\[6\]\|oa1~0  from: datac  to: combout " "Cell: mux\|ins\[6\]\|oa1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1604283053150 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mux\|ins\[7\]\|oa1~0  from: datac  to: combout " "Cell: mux\|ins\[7\]\|oa1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1604283053150 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mux\|ins\[8\]\|oa1~0  from: datac  to: combout " "Cell: mux\|ins\[8\]\|oa1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1604283053150 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mux\|ins\[9\]\|oa1~0  from: datac  to: combout " "Cell: mux\|ins\[9\]\|oa1~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1604283053150 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r\|inst2\|inst2\[0\]\|WideAnd0~1  from: datad  to: combout " "Cell: r\|inst2\|inst2\[0\]\|WideAnd0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1604283053150 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r\|inst2\|inst2\[0\]\|WideAnd16~0  from: datab  to: combout " "Cell: r\|inst2\|inst2\[0\]\|WideAnd16~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1604283053150 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r\|inst2\|inst2\[0\]\|WideAnd24~0  from: dataa  to: combout " "Cell: r\|inst2\|inst2\[0\]\|WideAnd24~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1604283053150 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: r\|inst2\|inst2\[0\]\|WideAnd8~0  from: datac  to: combout " "Cell: r\|inst2\|inst2\[0\]\|WideAnd8~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1604283053150 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1604283053150 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1604283053321 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RAM:r\|MC_8bit:inst\[0\]\|MC:inst\[0\]\|a1  " "Automatically promoted node RAM:r\|MC_8bit:inst\[0\]\|MC:inst\[0\]\|a1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604283054011 ""}  } { { "Ram.v" "" { Text "D:/HDL/Queue/Ram.v" 55 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:r|MC_8bit:inst[0]|MC:inst[0]|a1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/Queue/" { { 0 { 0 ""} 0 18617 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604283054011 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RAM:r\|MC_8bit:inst\[1000\]\|MC:inst\[0\]\|a1  " "Automatically promoted node RAM:r\|MC_8bit:inst\[1000\]\|MC:inst\[0\]\|a1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604283054011 ""}  } { { "Ram.v" "" { Text "D:/HDL/Queue/Ram.v" 55 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:r|MC_8bit:inst[1000]|MC:inst[0]|a1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/Queue/" { { 0 { 0 ""} 0 18844 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604283054011 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RAM:r\|MC_8bit:inst\[1001\]\|MC:inst\[0\]\|a1  " "Automatically promoted node RAM:r\|MC_8bit:inst\[1001\]\|MC:inst\[0\]\|a1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604283054012 ""}  } { { "Ram.v" "" { Text "D:/HDL/Queue/Ram.v" 55 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:r|MC_8bit:inst[1001]|MC:inst[0]|a1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/Queue/" { { 0 { 0 ""} 0 18835 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604283054012 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RAM:r\|MC_8bit:inst\[1002\]\|MC:inst\[0\]\|a1  " "Automatically promoted node RAM:r\|MC_8bit:inst\[1002\]\|MC:inst\[0\]\|a1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604283054012 ""}  } { { "Ram.v" "" { Text "D:/HDL/Queue/Ram.v" 55 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:r|MC_8bit:inst[1002]|MC:inst[0]|a1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/Queue/" { { 0 { 0 ""} 0 18826 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604283054012 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RAM:r\|MC_8bit:inst\[1003\]\|MC:inst\[0\]\|a1  " "Automatically promoted node RAM:r\|MC_8bit:inst\[1003\]\|MC:inst\[0\]\|a1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604283054012 ""}  } { { "Ram.v" "" { Text "D:/HDL/Queue/Ram.v" 55 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:r|MC_8bit:inst[1003]|MC:inst[0]|a1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/Queue/" { { 0 { 0 ""} 0 18817 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604283054012 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RAM:r\|MC_8bit:inst\[1004\]\|MC:inst\[0\]\|a1  " "Automatically promoted node RAM:r\|MC_8bit:inst\[1004\]\|MC:inst\[0\]\|a1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604283054012 ""}  } { { "Ram.v" "" { Text "D:/HDL/Queue/Ram.v" 55 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:r|MC_8bit:inst[1004]|MC:inst[0]|a1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/Queue/" { { 0 { 0 ""} 0 18808 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604283054012 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RAM:r\|MC_8bit:inst\[1005\]\|MC:inst\[0\]\|a1  " "Automatically promoted node RAM:r\|MC_8bit:inst\[1005\]\|MC:inst\[0\]\|a1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604283054012 ""}  } { { "Ram.v" "" { Text "D:/HDL/Queue/Ram.v" 55 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:r|MC_8bit:inst[1005]|MC:inst[0]|a1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/Queue/" { { 0 { 0 ""} 0 18799 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604283054012 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RAM:r\|MC_8bit:inst\[1006\]\|MC:inst\[0\]\|a1  " "Automatically promoted node RAM:r\|MC_8bit:inst\[1006\]\|MC:inst\[0\]\|a1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604283054012 ""}  } { { "Ram.v" "" { Text "D:/HDL/Queue/Ram.v" 55 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:r|MC_8bit:inst[1006]|MC:inst[0]|a1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/Queue/" { { 0 { 0 ""} 0 18790 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604283054012 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RAM:r\|MC_8bit:inst\[1007\]\|MC:inst\[0\]\|a1  " "Automatically promoted node RAM:r\|MC_8bit:inst\[1007\]\|MC:inst\[0\]\|a1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604283054012 ""}  } { { "Ram.v" "" { Text "D:/HDL/Queue/Ram.v" 55 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:r|MC_8bit:inst[1007]|MC:inst[0]|a1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/Queue/" { { 0 { 0 ""} 0 18781 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604283054012 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RAM:r\|MC_8bit:inst\[1008\]\|MC:inst\[0\]\|a1  " "Automatically promoted node RAM:r\|MC_8bit:inst\[1008\]\|MC:inst\[0\]\|a1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604283054013 ""}  } { { "Ram.v" "" { Text "D:/HDL/Queue/Ram.v" 55 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:r|MC_8bit:inst[1008]|MC:inst[0]|a1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/Queue/" { { 0 { 0 ""} 0 18772 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604283054013 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RAM:r\|MC_8bit:inst\[1009\]\|MC:inst\[0\]\|a1  " "Automatically promoted node RAM:r\|MC_8bit:inst\[1009\]\|MC:inst\[0\]\|a1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604283054013 ""}  } { { "Ram.v" "" { Text "D:/HDL/Queue/Ram.v" 55 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:r|MC_8bit:inst[1009]|MC:inst[0]|a1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/Queue/" { { 0 { 0 ""} 0 18763 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604283054013 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RAM:r\|MC_8bit:inst\[100\]\|MC:inst\[0\]\|a1  " "Automatically promoted node RAM:r\|MC_8bit:inst\[100\]\|MC:inst\[0\]\|a1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604283054013 ""}  } { { "Ram.v" "" { Text "D:/HDL/Queue/Ram.v" 55 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:r|MC_8bit:inst[100]|MC:inst[0]|a1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/Queue/" { { 0 { 0 ""} 0 26947 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604283054013 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RAM:r\|MC_8bit:inst\[1010\]\|MC:inst\[0\]\|a1  " "Automatically promoted node RAM:r\|MC_8bit:inst\[1010\]\|MC:inst\[0\]\|a1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604283054013 ""}  } { { "Ram.v" "" { Text "D:/HDL/Queue/Ram.v" 55 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:r|MC_8bit:inst[1010]|MC:inst[0]|a1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/Queue/" { { 0 { 0 ""} 0 18754 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604283054013 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RAM:r\|MC_8bit:inst\[1011\]\|MC:inst\[0\]\|a1  " "Automatically promoted node RAM:r\|MC_8bit:inst\[1011\]\|MC:inst\[0\]\|a1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604283054013 ""}  } { { "Ram.v" "" { Text "D:/HDL/Queue/Ram.v" 55 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:r|MC_8bit:inst[1011]|MC:inst[0]|a1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/Queue/" { { 0 { 0 ""} 0 18745 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604283054013 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RAM:r\|MC_8bit:inst\[1012\]\|MC:inst\[0\]\|a1  " "Automatically promoted node RAM:r\|MC_8bit:inst\[1012\]\|MC:inst\[0\]\|a1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604283054013 ""}  } { { "Ram.v" "" { Text "D:/HDL/Queue/Ram.v" 55 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:r|MC_8bit:inst[1012]|MC:inst[0]|a1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/Queue/" { { 0 { 0 ""} 0 18736 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604283054013 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RAM:r\|MC_8bit:inst\[1013\]\|MC:inst\[0\]\|a1  " "Automatically promoted node RAM:r\|MC_8bit:inst\[1013\]\|MC:inst\[0\]\|a1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1604283054013 ""}  } { { "Ram.v" "" { Text "D:/HDL/Queue/Ram.v" 55 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:r|MC_8bit:inst[1013]|MC:inst[0]|a1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HDL/Queue/" { { 0 { 0 ""} 0 18727 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1604283054013 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1604283055388 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1604283055393 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1604283055393 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1604283055399 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1604283055403 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1604283055407 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1604283055407 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1604283055411 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1604283055411 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1604283055426 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1604283055426 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "14 unused 3.3V 4 2 8 " "Number of I/O pins in group: 14 (unused VREF, 3.3V VCCIO, 4 input, 2 output, 8 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1604283055436 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1604283055436 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1604283055436 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 85 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1604283055438 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 77 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  77 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1604283055438 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1604283055438 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1604283055438 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1604283055438 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 80 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  80 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1604283055438 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 74 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1604283055438 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1604283055438 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1604283055438 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1604283055438 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604283055634 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1604283059949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:13 " "Fitter placement preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604283072501 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1604283072569 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1604283101209 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:29 " "Fitter placement operations ending: elapsed time is 00:00:29" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604283101209 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1604283103070 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "41 X60_Y26 X71_Y38 " "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X60_Y26 to location X71_Y38" {  } { { "loc" "" { Generic "D:/HDL/Queue/" { { 1 { 0 "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X60_Y26 to location X71_Y38"} { { 11 { 0 "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X60_Y26 to location X71_Y38"} 60 26 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1604283131286 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1604283131286 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:08 " "Fitter routing operations ending: elapsed time is 00:02:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604283233163 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1604283233167 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1604283233167 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "16.11 " "Total time spent on timing analysis during the Fitter is 16.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1604283233535 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1604283233562 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "10 " "Found 10 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[0\] 0 " "Pin \"io\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604283233874 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[1\] 0 " "Pin \"io\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604283233874 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[2\] 0 " "Pin \"io\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604283233874 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[3\] 0 " "Pin \"io\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604283233874 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[4\] 0 " "Pin \"io\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604283233874 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[5\] 0 " "Pin \"io\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604283233874 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[6\] 0 " "Pin \"io\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604283233874 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[7\] 0 " "Pin \"io\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604283233874 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "empty 0 " "Pin \"empty\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604283233874 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "full 0 " "Pin \"full\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1604283233874 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1604283233874 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1604283237506 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1604283238779 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1604283242125 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604283243307 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1604283243791 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/HDL/Queue/output_files/Queue.fit.smsg " "Generated suppressed messages file D:/HDL/Queue/output_files/Queue.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1604283245356 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 61 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5149 " "Peak virtual memory: 5149 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604283248495 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 02 09:14:08 2020 " "Processing ended: Mon Nov 02 09:14:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604283248495 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:19 " "Elapsed time: 00:03:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604283248495 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:18 " "Total CPU time (on all processors): 00:03:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604283248495 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1604283248495 ""}
