// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module appGetMetaData (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        DataInApp_TVALID,
        agmdIdOut_V_V_din,
        agmdIdOut_V_V_full_n,
        agmdIdOut_V_V_write,
        agmdDataOut_V_din,
        agmdDataOut_V_full_n,
        agmdDataOut_V_write,
        agmdpayloadLenOut_V_s_din,
        agmdpayloadLenOut_V_s_full_n,
        agmdpayloadLenOut_V_s_write,
        DataInApp_TDATA,
        DataInApp_TREADY,
        DataInApp_TKEEP,
        DataInApp_TDEST,
        DataInApp_TLAST,
        DataInApp_TUSER
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input   DataInApp_TVALID;
output  [15:0] agmdIdOut_V_V_din;
input   agmdIdOut_V_V_full_n;
output   agmdIdOut_V_V_write;
output  [576:0] agmdDataOut_V_din;
input   agmdDataOut_V_full_n;
output   agmdDataOut_V_write;
output  [15:0] agmdpayloadLenOut_V_s_din;
input   agmdpayloadLenOut_V_s_full_n;
output   agmdpayloadLenOut_V_s_write;
input  [511:0] DataInApp_TDATA;
output   DataInApp_TREADY;
input  [63:0] DataInApp_TKEEP;
input  [15:0] DataInApp_TDEST;
input  [0:0] DataInApp_TLAST;
input  [95:0] DataInApp_TUSER;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg agmdIdOut_V_V_write;
reg[576:0] agmdDataOut_V_din;
reg agmdDataOut_V_write;
reg[15:0] agmdpayloadLenOut_V_s_din;
reg agmdpayloadLenOut_V_s_write;
reg DataInApp_TREADY;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [0:0] tmp_nbreadreq_fu_62_p7;
reg    ap_predicate_op7_read_state1;
reg    ap_predicate_op15_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] agmd_state_load_reg_221;
reg   [0:0] tmp_reg_225;
reg    ap_predicate_op27_write_state2;
reg    ap_predicate_op29_write_state2;
reg   [0:0] tmp_last_V_5_reg_234;
reg    ap_predicate_op34_write_state2;
reg    ap_predicate_op39_write_state2;
reg   [0:0] tmp_last_V_reg_239;
reg    ap_predicate_op46_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] agmd_state;
reg   [15:0] lenCount_V;
reg    DataInApp_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    agmdIdOut_V_V_blk_n;
reg    agmdDataOut_V_blk_n;
reg    agmdpayloadLenOut_V_s_blk_n;
reg   [511:0] reg_131;
reg   [63:0] reg_135;
wire   [6:0] grp_keep2len_fu_113_ap_return;
reg   [6:0] reg_139;
wire   [0:0] grp_fu_127_p1;
reg   [15:0] tmp_dest_V_reg_229;
reg    ap_block_pp0_stage0_subdone;
wire    grp_keep2len_fu_113_ap_ready;
wire   [15:0] add_ln700_fu_198_p2;
reg    ap_block_pp0_stage0_01001;
wire   [576:0] tmp12_fu_167_p4;
wire   [576:0] tmp_1_fu_188_p4;
wire   [15:0] tmp_V_2_fu_183_p1;
wire   [15:0] tmp_V_1_fu_214_p2;
wire   [15:0] zext_ln209_fu_210_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_202;
reg    ap_condition_292;
reg    ap_condition_299;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 agmd_state = 1'd0;
#0 lenCount_V = 16'd0;
end

keep2len grp_keep2len_fu_113(
    .ap_ready(grp_keep2len_fu_113_ap_ready),
    .keepValue_V(DataInApp_TKEEP),
    .ap_return(grp_keep2len_fu_113_ap_return)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_292)) begin
        if (((grp_fu_127_p1 == 1'd1) & (1'd1 == agmd_state))) begin
            agmd_state <= 1'd0;
        end else if (((grp_fu_127_p1 == 1'd0) & (1'd0 == agmd_state))) begin
            agmd_state <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_299)) begin
        if (((1'd1 == agmd_state_load_reg_221) & (tmp_last_V_reg_239 == 1'd0))) begin
            lenCount_V <= add_ln700_fu_198_p2;
        end else if ((1'd0 == agmd_state_load_reg_221)) begin
            lenCount_V <= 16'd64;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        agmd_state_load_reg_221 <= agmd_state;
        tmp_reg_225 <= tmp_nbreadreq_fu_62_p7;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_nbreadreq_fu_62_p7 == 1'd1) & (1'd1 == agmd_state) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_nbreadreq_fu_62_p7 == 1'd1) & (1'd0 == agmd_state) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_131 <= DataInApp_TDATA;
        reg_135 <= DataInApp_TKEEP;
    end
end

always @ (posedge ap_clk) begin
    if ((((grp_fu_127_p1 == 1'd1) & (tmp_nbreadreq_fu_62_p7 == 1'd1) & (1'd1 == agmd_state) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_fu_127_p1 == 1'd1) & (tmp_nbreadreq_fu_62_p7 == 1'd1) & (1'd0 == agmd_state) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_139 <= grp_keep2len_fu_113_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_nbreadreq_fu_62_p7 == 1'd1) & (1'd0 == agmd_state) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_dest_V_reg_229 <= DataInApp_TDEST;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_nbreadreq_fu_62_p7 == 1'd1) & (1'd0 == agmd_state) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_last_V_5_reg_234 <= DataInApp_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_nbreadreq_fu_62_p7 == 1'd1) & (1'd1 == agmd_state) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_last_V_reg_239 <= DataInApp_TLAST;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op15_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op7_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        DataInApp_TDATA_blk_n = DataInApp_TVALID;
    end else begin
        DataInApp_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op15_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op7_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        DataInApp_TREADY = 1'b1;
    end else begin
        DataInApp_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op39_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op29_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        agmdDataOut_V_blk_n = agmdDataOut_V_full_n;
    end else begin
        agmdDataOut_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_202)) begin
        if ((ap_predicate_op39_write_state2 == 1'b1)) begin
            agmdDataOut_V_din = tmp_1_fu_188_p4;
        end else if ((ap_predicate_op29_write_state2 == 1'b1)) begin
            agmdDataOut_V_din = tmp12_fu_167_p4;
        end else begin
            agmdDataOut_V_din = 'bx;
        end
    end else begin
        agmdDataOut_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op39_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op29_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        agmdDataOut_V_write = 1'b1;
    end else begin
        agmdDataOut_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op27_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        agmdIdOut_V_V_blk_n = agmdIdOut_V_V_full_n;
    end else begin
        agmdIdOut_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op27_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        agmdIdOut_V_V_write = 1'b1;
    end else begin
        agmdIdOut_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op34_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op46_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        agmdpayloadLenOut_V_s_blk_n = agmdpayloadLenOut_V_s_full_n;
    end else begin
        agmdpayloadLenOut_V_s_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_202)) begin
        if ((ap_predicate_op46_write_state2 == 1'b1)) begin
            agmdpayloadLenOut_V_s_din = tmp_V_1_fu_214_p2;
        end else if ((ap_predicate_op34_write_state2 == 1'b1)) begin
            agmdpayloadLenOut_V_s_din = tmp_V_2_fu_183_p1;
        end else begin
            agmdpayloadLenOut_V_s_din = 'bx;
        end
    end else begin
        agmdpayloadLenOut_V_s_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op34_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op46_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        agmdpayloadLenOut_V_s_write = 1'b1;
    end else begin
        agmdpayloadLenOut_V_s_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln700_fu_198_p2 = (lenCount_V + 16'd64);

assign agmdIdOut_V_V_din = tmp_dest_V_reg_229;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((1'b0 == DataInApp_TVALID) & (ap_predicate_op15_read_state1 == 1'b1)) | ((1'b0 == DataInApp_TVALID) & (ap_predicate_op7_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b0 == agmdpayloadLenOut_V_s_full_n) & (ap_predicate_op34_write_state2 == 1'b1)) | ((1'b0 == agmdpayloadLenOut_V_s_full_n) & (ap_predicate_op46_write_state2 == 1'b1)) | ((1'b0 == agmdDataOut_V_full_n) & (ap_predicate_op39_write_state2 == 1'b1)) | ((1'b0 == agmdDataOut_V_full_n) & (ap_predicate_op29_write_state2 == 1'b1)) | ((1'b0 == agmdIdOut_V_V_full_n) & (ap_predicate_op27_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((1'b0 == DataInApp_TVALID) & (ap_predicate_op15_read_state1 == 1'b1)) | ((1'b0 == DataInApp_TVALID) & (ap_predicate_op7_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b0 == agmdpayloadLenOut_V_s_full_n) & (ap_predicate_op34_write_state2 == 1'b1)) | ((1'b0 == agmdpayloadLenOut_V_s_full_n) & (ap_predicate_op46_write_state2 == 1'b1)) | ((1'b0 == agmdDataOut_V_full_n) & (ap_predicate_op39_write_state2 == 1'b1)) | ((1'b0 == agmdDataOut_V_full_n) & (ap_predicate_op29_write_state2 == 1'b1)) | ((1'b0 == agmdIdOut_V_V_full_n) & (ap_predicate_op27_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((1'b0 == DataInApp_TVALID) & (ap_predicate_op15_read_state1 == 1'b1)) | ((1'b0 == DataInApp_TVALID) & (ap_predicate_op7_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((1'b0 == agmdpayloadLenOut_V_s_full_n) & (ap_predicate_op34_write_state2 == 1'b1)) | ((1'b0 == agmdpayloadLenOut_V_s_full_n) & (ap_predicate_op46_write_state2 == 1'b1)) | ((1'b0 == agmdDataOut_V_full_n) & (ap_predicate_op39_write_state2 == 1'b1)) | ((1'b0 == agmdDataOut_V_full_n) & (ap_predicate_op29_write_state2 == 1'b1)) | ((1'b0 == agmdIdOut_V_V_full_n) & (ap_predicate_op27_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((1'b0 == DataInApp_TVALID) & (ap_predicate_op15_read_state1 == 1'b1)) | ((1'b0 == DataInApp_TVALID) & (ap_predicate_op7_read_state1 == 1'b1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((1'b0 == agmdpayloadLenOut_V_s_full_n) & (ap_predicate_op34_write_state2 == 1'b1)) | ((1'b0 == agmdpayloadLenOut_V_s_full_n) & (ap_predicate_op46_write_state2 == 1'b1)) | ((1'b0 == agmdDataOut_V_full_n) & (ap_predicate_op39_write_state2 == 1'b1)) | ((1'b0 == agmdDataOut_V_full_n) & (ap_predicate_op29_write_state2 == 1'b1)) | ((1'b0 == agmdIdOut_V_V_full_n) & (ap_predicate_op27_write_state2 == 1'b1)));
end

always @ (*) begin
    ap_condition_202 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001));
end

always @ (*) begin
    ap_condition_292 = ((tmp_nbreadreq_fu_62_p7 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_299 = ((tmp_reg_225 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

always @ (*) begin
    ap_predicate_op15_read_state1 = ((tmp_nbreadreq_fu_62_p7 == 1'd1) & (1'd1 == agmd_state));
end

always @ (*) begin
    ap_predicate_op27_write_state2 = ((tmp_reg_225 == 1'd1) & (1'd0 == agmd_state_load_reg_221));
end

always @ (*) begin
    ap_predicate_op29_write_state2 = ((tmp_reg_225 == 1'd1) & (1'd0 == agmd_state_load_reg_221));
end

always @ (*) begin
    ap_predicate_op34_write_state2 = ((tmp_last_V_5_reg_234 == 1'd1) & (tmp_reg_225 == 1'd1) & (1'd0 == agmd_state_load_reg_221));
end

always @ (*) begin
    ap_predicate_op39_write_state2 = ((tmp_reg_225 == 1'd1) & (1'd1 == agmd_state_load_reg_221));
end

always @ (*) begin
    ap_predicate_op46_write_state2 = ((tmp_last_V_reg_239 == 1'd1) & (tmp_reg_225 == 1'd1) & (1'd1 == agmd_state_load_reg_221));
end

always @ (*) begin
    ap_predicate_op7_read_state1 = ((tmp_nbreadreq_fu_62_p7 == 1'd1) & (1'd0 == agmd_state));
end

assign grp_fu_127_p1 = DataInApp_TLAST;

assign tmp12_fu_167_p4 = {{{tmp_last_V_5_reg_234}, {reg_135}}, {reg_131}};

assign tmp_1_fu_188_p4 = {{{tmp_last_V_reg_239}, {reg_135}}, {reg_131}};

assign tmp_V_1_fu_214_p2 = (lenCount_V + zext_ln209_fu_210_p1);

assign tmp_V_2_fu_183_p1 = reg_139;

assign tmp_nbreadreq_fu_62_p7 = DataInApp_TVALID;

assign zext_ln209_fu_210_p1 = reg_139;

endmodule //appGetMetaData
