

================================================================
== Vitis HLS Report for 'compute_nodes_features_proj'
================================================================
* Date:           Thu Nov  4 14:51:53 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.710 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1254|     1254|  5.016 us|  5.016 us|  1254|  1254|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_35_1_VITIS_LOOP_36_2  |     1252|     1252|        38|          1|          1|  1216|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 38


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 1
  Pipeline-0 : II = 1, D = 38, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.66>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%dim_out = alloca i32 1"   --->   Operation 41 'alloca' 'dim_out' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%nd = alloca i32 1"   --->   Operation 42 'alloca' 'nd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 43 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%layer_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %layer"   --->   Operation 44 'read' 'layer_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_0, i28 %out_nodes_features_skip_concat_bias_V_1, i28 %out_nodes_features_skip_concat_bias_V_2, i28 %out_nodes_features_skip_concat_bias_V_3, i28 %out_nodes_features_skip_concat_bias_V_4, i28 %out_nodes_features_skip_concat_bias_V_5, i28 %out_nodes_features_skip_concat_bias_V_6, i28 %out_nodes_features_skip_concat_bias_V_7, i28 %out_nodes_features_skip_concat_bias_V_8, i28 %out_nodes_features_skip_concat_bias_V_9, i28 %out_nodes_features_skip_concat_bias_V_10, i28 %out_nodes_features_skip_concat_bias_V_11, i28 %out_nodes_features_skip_concat_bias_V_12, i28 %out_nodes_features_skip_concat_bias_V_13, i28 %out_nodes_features_skip_concat_bias_V_14, i28 %out_nodes_features_skip_concat_bias_V_15, i28 %out_nodes_features_skip_concat_bias_V_16, i28 %out_nodes_features_skip_concat_bias_V_17, i28 %out_nodes_features_skip_concat_bias_V_18, i28 %out_nodes_features_skip_concat_bias_V_19, i28 %out_nodes_features_skip_concat_bias_V_20, i28 %out_nodes_features_skip_concat_bias_V_21, i28 %out_nodes_features_skip_concat_bias_V_22, i28 %out_nodes_features_skip_concat_bias_V_23, i28 %out_nodes_features_skip_concat_bias_V_24, i28 %out_nodes_features_skip_concat_bias_V_25, i28 %out_nodes_features_skip_concat_bias_V_26, i28 %out_nodes_features_skip_concat_bias_V_27, i28 %out_nodes_features_skip_concat_bias_V_28, i28 %out_nodes_features_skip_concat_bias_V_29, i28 %out_nodes_features_skip_concat_bias_V_30, i28 %out_nodes_features_skip_concat_bias_V_31, i28 %out_nodes_features_skip_concat_bias_V_32, i28 %out_nodes_features_skip_concat_bias_V_33, i28 %out_nodes_features_skip_concat_bias_V_34, i28 %out_nodes_features_skip_concat_bias_V_35, i28 %out_nodes_features_skip_concat_bias_V_36, i28 %out_nodes_features_skip_concat_bias_V_37, i28 %out_nodes_features_skip_concat_bias_V_38, i28 %out_nodes_features_skip_concat_bias_V_39, i28 %out_nodes_features_skip_concat_bias_V_40, i28 %out_nodes_features_skip_concat_bias_V_41, i28 %out_nodes_features_skip_concat_bias_V_42, i28 %out_nodes_features_skip_concat_bias_V_43, i28 %out_nodes_features_skip_concat_bias_V_44, i28 %out_nodes_features_skip_concat_bias_V_45, i28 %out_nodes_features_skip_concat_bias_V_46, i28 %out_nodes_features_skip_concat_bias_V_47, i28 %out_nodes_features_skip_concat_bias_V_48, i28 %out_nodes_features_skip_concat_bias_V_49, i28 %out_nodes_features_skip_concat_bias_V_50, i28 %out_nodes_features_skip_concat_bias_V_51, i28 %out_nodes_features_skip_concat_bias_V_52, i28 %out_nodes_features_skip_concat_bias_V_53, i28 %out_nodes_features_skip_concat_bias_V_54, i28 %out_nodes_features_skip_concat_bias_V_55, i28 %out_nodes_features_skip_concat_bias_V_56, i28 %out_nodes_features_skip_concat_bias_V_57, i28 %out_nodes_features_skip_concat_bias_V_58, i28 %out_nodes_features_skip_concat_bias_V_59, i28 %out_nodes_features_skip_concat_bias_V_60, i28 %out_nodes_features_skip_concat_bias_V_61, i28 %out_nodes_features_skip_concat_bias_V_62, i28 %out_nodes_features_skip_concat_bias_V_63, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %nodes_features_proj_V_0, i28 %nodes_features_proj_V_1, i28 %nodes_features_proj_V_2, i28 %nodes_features_proj_V_3, i28 %nodes_features_proj_V_4, i28 %nodes_features_proj_V_5, i28 %nodes_features_proj_V_6, i28 %nodes_features_proj_V_7, i28 %nodes_features_proj_V_8, i28 %nodes_features_proj_V_9, i28 %nodes_features_proj_V_10, i28 %nodes_features_proj_V_11, i28 %nodes_features_proj_V_12, i28 %nodes_features_proj_V_13, i28 %nodes_features_proj_V_14, i28 %nodes_features_proj_V_15, i28 %nodes_features_proj_V_16, i28 %nodes_features_proj_V_17, i28 %nodes_features_proj_V_18, i28 %nodes_features_proj_V_19, i28 %nodes_features_proj_V_20, i28 %nodes_features_proj_V_21, i28 %nodes_features_proj_V_22, i28 %nodes_features_proj_V_23, i28 %nodes_features_proj_V_24, i28 %nodes_features_proj_V_25, i28 %nodes_features_proj_V_26, i28 %nodes_features_proj_V_27, i28 %nodes_features_proj_V_28, i28 %nodes_features_proj_V_29, i28 %nodes_features_proj_V_30, i28 %nodes_features_proj_V_31, i28 %nodes_features_proj_V_32, i28 %nodes_features_proj_V_33, i28 %nodes_features_proj_V_34, i28 %nodes_features_proj_V_35, i28 %nodes_features_proj_V_36, i28 %nodes_features_proj_V_37, i28 %nodes_features_proj_V_38, i28 %nodes_features_proj_V_39, i28 %nodes_features_proj_V_40, i28 %nodes_features_proj_V_41, i28 %nodes_features_proj_V_42, i28 %nodes_features_proj_V_43, i28 %nodes_features_proj_V_44, i28 %nodes_features_proj_V_45, i28 %nodes_features_proj_V_46, i28 %nodes_features_proj_V_47, i28 %nodes_features_proj_V_48, i28 %nodes_features_proj_V_49, i28 %nodes_features_proj_V_50, i28 %nodes_features_proj_V_51, i28 %nodes_features_proj_V_52, i28 %nodes_features_proj_V_53, i28 %nodes_features_proj_V_54, i28 %nodes_features_proj_V_55, i28 %nodes_features_proj_V_56, i28 %nodes_features_proj_V_57, i28 %nodes_features_proj_V_58, i28 %nodes_features_proj_V_59, i28 %nodes_features_proj_V_60, i28 %nodes_features_proj_V_61, i28 %nodes_features_proj_V_62, i28 %nodes_features_proj_V_63, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %layer_read, i6 0"   --->   Operation 47 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.48ns)   --->   "%store_ln35 = store i11 0, i11 %indvar_flatten" [GAT_compute.cc:35]   --->   Operation 48 'store' 'store_ln35' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 49 [1/1] (0.48ns)   --->   "%store_ln35 = store i5 0, i5 %nd" [GAT_compute.cc:35]   --->   Operation 49 'store' 'store_ln35' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 50 [1/1] (0.48ns)   --->   "%store_ln35 = store i7 0, i7 %dim_out" [GAT_compute.cc:35]   --->   Operation 50 'store' 'store_ln35' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln35 = br void" [GAT_compute.cc:35]   --->   Operation 51 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [GAT_compute.cc:35]   --->   Operation 52 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 53 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.85ns)   --->   "%icmp_ln35 = icmp_eq  i11 %indvar_flatten_load, i11 1216" [GAT_compute.cc:35]   --->   Operation 54 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.94ns)   --->   "%add_ln35_1 = add i11 %indvar_flatten_load, i11 1" [GAT_compute.cc:35]   --->   Operation 55 'add' 'add_ln35_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %.split3, void" [GAT_compute.cc:35]   --->   Operation 56 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%dim_out_load = load i7 %dim_out" [GAT_compute.cc:36]   --->   Operation 57 'load' 'dim_out_load' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.86ns)   --->   "%icmp_ln36 = icmp_eq  i7 %dim_out_load, i7 64" [GAT_compute.cc:36]   --->   Operation 58 'icmp' 'icmp_ln36' <Predicate = (!icmp_ln35)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.42ns)   --->   "%select_ln35 = select i1 %icmp_ln36, i7 0, i7 %dim_out_load" [GAT_compute.cc:35]   --->   Operation 59 'select' 'select_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i7 %select_ln35" [GAT_compute.cc:41]   --->   Operation 60 'trunc' 'trunc_ln41' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.85ns)   --->   "%switch_ln41 = switch i6 %trunc_ln41, void %branch63, i6 0, void %branch0, i6 1, void %branch1, i6 2, void %branch2, i6 3, void %branch3, i6 4, void %branch4, i6 5, void %branch5, i6 6, void %branch6, i6 7, void %branch7, i6 8, void %branch8, i6 9, void %branch9, i6 10, void %branch10, i6 11, void %branch11, i6 12, void %branch12, i6 13, void %branch13, i6 14, void %branch14, i6 15, void %branch15, i6 16, void %branch16, i6 17, void %branch17, i6 18, void %branch18, i6 19, void %branch19, i6 20, void %branch20, i6 21, void %branch21, i6 22, void %branch22, i6 23, void %branch23, i6 24, void %branch24, i6 25, void %branch25, i6 26, void %branch26, i6 27, void %branch27, i6 28, void %branch28, i6 29, void %branch29, i6 30, void %branch30, i6 31, void %branch31, i6 32, void %branch32, i6 33, void %branch33, i6 34, void %branch34, i6 35, void %branch35, i6 36, void %branch36, i6 37, void %branch37, i6 38, void %branch38, i6 39, void %branch39, i6 40, void %branch40, i6 41, void %branch41, i6 42, void %branch42, i6 43, void %branch43, i6 44, void %branch44, i6 45, void %branch45, i6 46, void %branch46, i6 47, void %branch47, i6 48, void %branch48, i6 49, void %branch49, i6 50, void %branch50, i6 51, void %branch51, i6 52, void %branch52, i6 53, void %branch53, i6 54, void %branch54, i6 55, void %branch55, i6 56, void %branch56, i6 57, void %branch57, i6 58, void %branch58, i6 59, void %branch59, i6 60, void %branch60, i6 61, void %branch61, i6 62, void %branch62" [GAT_compute.cc:41]   --->   Operation 61 'switch' 'switch_ln41' <Predicate = (!icmp_ln35)> <Delay = 0.85>
ST_1 : Operation 62 [1/1] (0.89ns)   --->   "%add_ln36 = add i7 %select_ln35, i7 1" [GAT_compute.cc:36]   --->   Operation 62 'add' 'add_ln36' <Predicate = (!icmp_ln35)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.48ns)   --->   "%store_ln35 = store i11 %add_ln35_1, i11 %indvar_flatten" [GAT_compute.cc:35]   --->   Operation 63 'store' 'store_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.48>
ST_1 : Operation 64 [1/1] (0.48ns)   --->   "%store_ln36 = store i7 %add_ln36, i7 %dim_out" [GAT_compute.cc:36]   --->   Operation 64 'store' 'store_ln36' <Predicate = (!icmp_ln35)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.70>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%nd_load = load i5 %nd" [GAT_compute.cc:35]   --->   Operation 65 'load' 'nd_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.87ns)   --->   "%add_ln35 = add i5 %nd_load, i5 1" [GAT_compute.cc:35]   --->   Operation 66 'add' 'add_ln35' <Predicate = (icmp_ln36)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.48ns)   --->   "%select_ln35_2 = select i1 %icmp_ln36, i5 %add_ln35, i5 %nd_load" [GAT_compute.cc:35]   --->   Operation 67 'select' 'select_ln35_2' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %select_ln35_2" [GAT_compute.cc:35]   --->   Operation 68 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_0_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_0, i64 0, i64 %zext_ln35"   --->   Operation 69 'getelementptr' 'out_nodes_features_skip_concat_bias_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_0_load = load i7 %out_nodes_features_skip_concat_bias_V_0_addr" [GAT_compute.cc:35]   --->   Operation 70 'load' 'out_nodes_features_skip_concat_bias_V_0_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_1_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_1, i64 0, i64 %zext_ln35"   --->   Operation 71 'getelementptr' 'out_nodes_features_skip_concat_bias_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_1_load = load i7 %out_nodes_features_skip_concat_bias_V_1_addr" [GAT_compute.cc:35]   --->   Operation 72 'load' 'out_nodes_features_skip_concat_bias_V_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_2_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_2, i64 0, i64 %zext_ln35"   --->   Operation 73 'getelementptr' 'out_nodes_features_skip_concat_bias_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_2_load = load i7 %out_nodes_features_skip_concat_bias_V_2_addr" [GAT_compute.cc:35]   --->   Operation 74 'load' 'out_nodes_features_skip_concat_bias_V_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i7 %select_ln35"   --->   Operation 75 'zext' 'zext_ln1171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.92ns)   --->   "%add_ln1171 = add i9 %tmp, i9 %zext_ln1171"   --->   Operation 76 'add' 'add_ln1171' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln1171_3 = zext i9 %add_ln1171"   --->   Operation 77 'zext' 'zext_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_0_addr = getelementptr i28 %linear_proj_weight_V_0, i64 0, i64 %zext_ln1171_3"   --->   Operation 78 'getelementptr' 'linear_proj_weight_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_1_addr = getelementptr i28 %linear_proj_weight_V_1, i64 0, i64 %zext_ln1171_3"   --->   Operation 79 'getelementptr' 'linear_proj_weight_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_2_addr = getelementptr i28 %linear_proj_weight_V_2, i64 0, i64 %zext_ln1171_3"   --->   Operation 80 'getelementptr' 'linear_proj_weight_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_0_load = load i9 %linear_proj_weight_V_0_addr"   --->   Operation 81 'load' 'linear_proj_weight_V_0_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_2 : Operation 82 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_1_load = load i9 %linear_proj_weight_V_1_addr"   --->   Operation 82 'load' 'linear_proj_weight_V_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_2 : Operation 83 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_2_load = load i9 %linear_proj_weight_V_2_addr"   --->   Operation 83 'load' 'linear_proj_weight_V_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_2 : Operation 84 [1/1] (0.48ns)   --->   "%store_ln35 = store i5 %select_ln35_2, i5 %nd" [GAT_compute.cc:35]   --->   Operation 84 'store' 'store_ln35' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 85 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 86 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_0_load = load i7 %out_nodes_features_skip_concat_bias_V_0_addr" [GAT_compute.cc:35]   --->   Operation 86 'load' 'out_nodes_features_skip_concat_bias_V_0_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 87 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_1_load = load i7 %out_nodes_features_skip_concat_bias_V_1_addr" [GAT_compute.cc:35]   --->   Operation 87 'load' 'out_nodes_features_skip_concat_bias_V_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 88 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_2_load = load i7 %out_nodes_features_skip_concat_bias_V_2_addr" [GAT_compute.cc:35]   --->   Operation 88 'load' 'out_nodes_features_skip_concat_bias_V_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_3_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_3, i64 0, i64 %zext_ln35"   --->   Operation 89 'getelementptr' 'out_nodes_features_skip_concat_bias_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_3_load = load i7 %out_nodes_features_skip_concat_bias_V_3_addr" [GAT_compute.cc:35]   --->   Operation 90 'load' 'out_nodes_features_skip_concat_bias_V_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_4_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_4, i64 0, i64 %zext_ln35"   --->   Operation 91 'getelementptr' 'out_nodes_features_skip_concat_bias_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_4_load = load i7 %out_nodes_features_skip_concat_bias_V_4_addr" [GAT_compute.cc:35]   --->   Operation 92 'load' 'out_nodes_features_skip_concat_bias_V_4_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_3_addr = getelementptr i28 %linear_proj_weight_V_3, i64 0, i64 %zext_ln1171_3"   --->   Operation 93 'getelementptr' 'linear_proj_weight_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_4_addr = getelementptr i28 %linear_proj_weight_V_4, i64 0, i64 %zext_ln1171_3"   --->   Operation 94 'getelementptr' 'linear_proj_weight_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_0_load = load i9 %linear_proj_weight_V_0_addr"   --->   Operation 95 'load' 'linear_proj_weight_V_0_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_3 : Operation 96 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_1_load = load i9 %linear_proj_weight_V_1_addr"   --->   Operation 96 'load' 'linear_proj_weight_V_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_3 : Operation 97 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_2_load = load i9 %linear_proj_weight_V_2_addr"   --->   Operation 97 'load' 'linear_proj_weight_V_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_3 : Operation 98 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_3_load = load i9 %linear_proj_weight_V_3_addr"   --->   Operation 98 'load' 'linear_proj_weight_V_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_3 : Operation 99 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_4_load = load i9 %linear_proj_weight_V_4_addr"   --->   Operation 99 'load' 'linear_proj_weight_V_4_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 4 <SV = 3> <Delay = 2.68>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i28 %out_nodes_features_skip_concat_bias_V_0_load" [GAT_compute.cc:35]   --->   Operation 100 'sext' 'sext_ln35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln35_1 = sext i28 %out_nodes_features_skip_concat_bias_V_1_load" [GAT_compute.cc:35]   --->   Operation 101 'sext' 'sext_ln35_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln35_2 = sext i28 %out_nodes_features_skip_concat_bias_V_2_load" [GAT_compute.cc:35]   --->   Operation 102 'sext' 'sext_ln35_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_3_load = load i7 %out_nodes_features_skip_concat_bias_V_3_addr" [GAT_compute.cc:35]   --->   Operation 103 'load' 'out_nodes_features_skip_concat_bias_V_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_4 : Operation 104 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_4_load = load i7 %out_nodes_features_skip_concat_bias_V_4_addr" [GAT_compute.cc:35]   --->   Operation 104 'load' 'out_nodes_features_skip_concat_bias_V_4_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_5_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_5, i64 0, i64 %zext_ln35"   --->   Operation 105 'getelementptr' 'out_nodes_features_skip_concat_bias_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_5_load = load i7 %out_nodes_features_skip_concat_bias_V_5_addr" [GAT_compute.cc:35]   --->   Operation 106 'load' 'out_nodes_features_skip_concat_bias_V_5_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_6_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_6, i64 0, i64 %zext_ln35"   --->   Operation 107 'getelementptr' 'out_nodes_features_skip_concat_bias_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_6_load = load i7 %out_nodes_features_skip_concat_bias_V_6_addr" [GAT_compute.cc:35]   --->   Operation 108 'load' 'out_nodes_features_skip_concat_bias_V_6_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_5_addr = getelementptr i28 %linear_proj_weight_V_5, i64 0, i64 %zext_ln1171_3"   --->   Operation 109 'getelementptr' 'linear_proj_weight_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_6_addr = getelementptr i28 %linear_proj_weight_V_6, i64 0, i64 %zext_ln1171_3"   --->   Operation 110 'getelementptr' 'linear_proj_weight_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i28 %linear_proj_weight_V_0_load"   --->   Operation 111 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [3/3] (2.68ns)   --->   "%mul_ln1171 = mul i46 %sext_ln1171, i46 %sext_ln35"   --->   Operation 112 'mul' 'mul_ln1171' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln1171_112 = sext i28 %linear_proj_weight_V_1_load"   --->   Operation 113 'sext' 'sext_ln1171_112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [3/3] (2.68ns)   --->   "%mul_ln1171_112 = mul i46 %sext_ln1171_112, i46 %sext_ln35_1"   --->   Operation 114 'mul' 'mul_ln1171_112' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln1171_113 = sext i28 %linear_proj_weight_V_2_load"   --->   Operation 115 'sext' 'sext_ln1171_113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [3/3] (2.68ns)   --->   "%mul_ln1171_113 = mul i46 %sext_ln1171_113, i46 %sext_ln35_2"   --->   Operation 116 'mul' 'mul_ln1171_113' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_3_load = load i9 %linear_proj_weight_V_3_addr"   --->   Operation 117 'load' 'linear_proj_weight_V_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_4 : Operation 118 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_4_load = load i9 %linear_proj_weight_V_4_addr"   --->   Operation 118 'load' 'linear_proj_weight_V_4_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_4 : Operation 119 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_5_load = load i9 %linear_proj_weight_V_5_addr"   --->   Operation 119 'load' 'linear_proj_weight_V_5_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_4 : Operation 120 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_6_load = load i9 %linear_proj_weight_V_6_addr"   --->   Operation 120 'load' 'linear_proj_weight_V_6_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 5 <SV = 4> <Delay = 2.68>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln35_3 = sext i28 %out_nodes_features_skip_concat_bias_V_3_load" [GAT_compute.cc:35]   --->   Operation 121 'sext' 'sext_ln35_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln35_4 = sext i28 %out_nodes_features_skip_concat_bias_V_4_load" [GAT_compute.cc:35]   --->   Operation 122 'sext' 'sext_ln35_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_5_load = load i7 %out_nodes_features_skip_concat_bias_V_5_addr" [GAT_compute.cc:35]   --->   Operation 123 'load' 'out_nodes_features_skip_concat_bias_V_5_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_5 : Operation 124 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_6_load = load i7 %out_nodes_features_skip_concat_bias_V_6_addr" [GAT_compute.cc:35]   --->   Operation 124 'load' 'out_nodes_features_skip_concat_bias_V_6_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_7_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_7, i64 0, i64 %zext_ln35"   --->   Operation 125 'getelementptr' 'out_nodes_features_skip_concat_bias_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_7_load = load i7 %out_nodes_features_skip_concat_bias_V_7_addr" [GAT_compute.cc:35]   --->   Operation 126 'load' 'out_nodes_features_skip_concat_bias_V_7_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_8_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_8, i64 0, i64 %zext_ln35"   --->   Operation 127 'getelementptr' 'out_nodes_features_skip_concat_bias_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_8_load = load i7 %out_nodes_features_skip_concat_bias_V_8_addr" [GAT_compute.cc:35]   --->   Operation 128 'load' 'out_nodes_features_skip_concat_bias_V_8_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_7_addr = getelementptr i28 %linear_proj_weight_V_7, i64 0, i64 %zext_ln1171_3"   --->   Operation 129 'getelementptr' 'linear_proj_weight_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_8_addr = getelementptr i28 %linear_proj_weight_V_8, i64 0, i64 %zext_ln1171_3"   --->   Operation 130 'getelementptr' 'linear_proj_weight_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [2/3] (2.68ns)   --->   "%mul_ln1171 = mul i46 %sext_ln1171, i46 %sext_ln35"   --->   Operation 131 'mul' 'mul_ln1171' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [2/3] (2.68ns)   --->   "%mul_ln1171_112 = mul i46 %sext_ln1171_112, i46 %sext_ln35_1"   --->   Operation 132 'mul' 'mul_ln1171_112' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [2/3] (2.68ns)   --->   "%mul_ln1171_113 = mul i46 %sext_ln1171_113, i46 %sext_ln35_2"   --->   Operation 133 'mul' 'mul_ln1171_113' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln1171_114 = sext i28 %linear_proj_weight_V_3_load"   --->   Operation 134 'sext' 'sext_ln1171_114' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [3/3] (2.68ns)   --->   "%mul_ln1171_114 = mul i46 %sext_ln1171_114, i46 %sext_ln35_3"   --->   Operation 135 'mul' 'mul_ln1171_114' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln1171_115 = sext i28 %linear_proj_weight_V_4_load"   --->   Operation 136 'sext' 'sext_ln1171_115' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [3/3] (2.68ns)   --->   "%mul_ln1171_115 = mul i46 %sext_ln1171_115, i46 %sext_ln35_4"   --->   Operation 137 'mul' 'mul_ln1171_115' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_5_load = load i9 %linear_proj_weight_V_5_addr"   --->   Operation 138 'load' 'linear_proj_weight_V_5_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_5 : Operation 139 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_6_load = load i9 %linear_proj_weight_V_6_addr"   --->   Operation 139 'load' 'linear_proj_weight_V_6_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_5 : Operation 140 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_7_load = load i9 %linear_proj_weight_V_7_addr"   --->   Operation 140 'load' 'linear_proj_weight_V_7_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_5 : Operation 141 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_8_load = load i9 %linear_proj_weight_V_8_addr"   --->   Operation 141 'load' 'linear_proj_weight_V_8_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 6 <SV = 5> <Delay = 2.68>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln35_5 = sext i28 %out_nodes_features_skip_concat_bias_V_5_load" [GAT_compute.cc:35]   --->   Operation 142 'sext' 'sext_ln35_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln35_6 = sext i28 %out_nodes_features_skip_concat_bias_V_6_load" [GAT_compute.cc:35]   --->   Operation 143 'sext' 'sext_ln35_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_7_load = load i7 %out_nodes_features_skip_concat_bias_V_7_addr" [GAT_compute.cc:35]   --->   Operation 144 'load' 'out_nodes_features_skip_concat_bias_V_7_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_6 : Operation 145 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_8_load = load i7 %out_nodes_features_skip_concat_bias_V_8_addr" [GAT_compute.cc:35]   --->   Operation 145 'load' 'out_nodes_features_skip_concat_bias_V_8_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_9_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_9, i64 0, i64 %zext_ln35"   --->   Operation 146 'getelementptr' 'out_nodes_features_skip_concat_bias_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_9_load = load i7 %out_nodes_features_skip_concat_bias_V_9_addr" [GAT_compute.cc:35]   --->   Operation 147 'load' 'out_nodes_features_skip_concat_bias_V_9_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_10_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_10, i64 0, i64 %zext_ln35"   --->   Operation 148 'getelementptr' 'out_nodes_features_skip_concat_bias_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_10_load = load i7 %out_nodes_features_skip_concat_bias_V_10_addr" [GAT_compute.cc:35]   --->   Operation 149 'load' 'out_nodes_features_skip_concat_bias_V_10_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_10_addr = getelementptr i28 %linear_proj_weight_V_10, i64 0, i64 %zext_ln1171_3"   --->   Operation 150 'getelementptr' 'linear_proj_weight_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_9_addr = getelementptr i28 %linear_proj_weight_V_9, i64 0, i64 %zext_ln1171_3"   --->   Operation 151 'getelementptr' 'linear_proj_weight_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 152 [1/3] (2.68ns)   --->   "%mul_ln1171 = mul i46 %sext_ln1171, i46 %sext_ln35"   --->   Operation 152 'mul' 'mul_ln1171' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/3] (2.68ns)   --->   "%mul_ln1171_112 = mul i46 %sext_ln1171_112, i46 %sext_ln35_1"   --->   Operation 153 'mul' 'mul_ln1171_112' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_s = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %mul_ln1171, i32 18, i32 45"   --->   Operation 154 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 155 [1/3] (2.68ns)   --->   "%mul_ln1171_113 = mul i46 %sext_ln1171_113, i46 %sext_ln35_2"   --->   Operation 155 'mul' 'mul_ln1171_113' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [2/3] (2.68ns)   --->   "%mul_ln1171_114 = mul i46 %sext_ln1171_114, i46 %sext_ln35_3"   --->   Operation 156 'mul' 'mul_ln1171_114' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [2/3] (2.68ns)   --->   "%mul_ln1171_115 = mul i46 %sext_ln1171_115, i46 %sext_ln35_4"   --->   Operation 157 'mul' 'mul_ln1171_115' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln1171_116 = sext i28 %linear_proj_weight_V_5_load"   --->   Operation 158 'sext' 'sext_ln1171_116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 159 [3/3] (2.68ns)   --->   "%mul_ln1171_116 = mul i46 %sext_ln1171_116, i46 %sext_ln35_5"   --->   Operation 159 'mul' 'mul_ln1171_116' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln1171_117 = sext i28 %linear_proj_weight_V_6_load"   --->   Operation 160 'sext' 'sext_ln1171_117' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 161 [3/3] (2.68ns)   --->   "%mul_ln1171_117 = mul i46 %sext_ln1171_117, i46 %sext_ln35_6"   --->   Operation 161 'mul' 'mul_ln1171_117' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 162 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_7_load = load i9 %linear_proj_weight_V_7_addr"   --->   Operation 162 'load' 'linear_proj_weight_V_7_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_6 : Operation 163 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_8_load = load i9 %linear_proj_weight_V_8_addr"   --->   Operation 163 'load' 'linear_proj_weight_V_8_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_6 : Operation 164 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_9_load = load i9 %linear_proj_weight_V_9_addr"   --->   Operation 164 'load' 'linear_proj_weight_V_9_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_6 : Operation 165 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_10_load = load i9 %linear_proj_weight_V_10_addr"   --->   Operation 165 'load' 'linear_proj_weight_V_10_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 7 <SV = 6> <Delay = 2.68>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln35_7 = sext i28 %out_nodes_features_skip_concat_bias_V_7_load" [GAT_compute.cc:35]   --->   Operation 166 'sext' 'sext_ln35_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln35_8 = sext i28 %out_nodes_features_skip_concat_bias_V_8_load" [GAT_compute.cc:35]   --->   Operation 167 'sext' 'sext_ln35_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 168 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_9_load = load i7 %out_nodes_features_skip_concat_bias_V_9_addr" [GAT_compute.cc:35]   --->   Operation 168 'load' 'out_nodes_features_skip_concat_bias_V_9_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_7 : Operation 169 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_10_load = load i7 %out_nodes_features_skip_concat_bias_V_10_addr" [GAT_compute.cc:35]   --->   Operation 169 'load' 'out_nodes_features_skip_concat_bias_V_10_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_11_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_11, i64 0, i64 %zext_ln35"   --->   Operation 170 'getelementptr' 'out_nodes_features_skip_concat_bias_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 171 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_11_load = load i7 %out_nodes_features_skip_concat_bias_V_11_addr" [GAT_compute.cc:35]   --->   Operation 171 'load' 'out_nodes_features_skip_concat_bias_V_11_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_12_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_12, i64 0, i64 %zext_ln35"   --->   Operation 172 'getelementptr' 'out_nodes_features_skip_concat_bias_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 173 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_12_load = load i7 %out_nodes_features_skip_concat_bias_V_12_addr" [GAT_compute.cc:35]   --->   Operation 173 'load' 'out_nodes_features_skip_concat_bias_V_12_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_11_addr = getelementptr i28 %linear_proj_weight_V_11, i64 0, i64 %zext_ln1171_3"   --->   Operation 174 'getelementptr' 'linear_proj_weight_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_12_addr = getelementptr i28 %linear_proj_weight_V_12, i64 0, i64 %zext_ln1171_3"   --->   Operation 175 'getelementptr' 'linear_proj_weight_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_s, i18 0"   --->   Operation 176 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 177 [1/1] (1.26ns)   --->   "%add_ln1245 = add i46 %shl_ln, i46 %mul_ln1171_112"   --->   Operation 177 'add' 'add_ln1245' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_109 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245, i32 18, i32 45"   --->   Operation 178 'partselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%shl_ln737_s = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_109, i18 0"   --->   Operation 179 'bitconcatenate' 'shl_ln737_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (1.26ns)   --->   "%add_ln1245_109 = add i46 %shl_ln737_s, i46 %mul_ln1171_113"   --->   Operation 180 'add' 'add_ln1245_109' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 181 [1/3] (2.68ns)   --->   "%mul_ln1171_114 = mul i46 %sext_ln1171_114, i46 %sext_ln35_3"   --->   Operation 181 'mul' 'mul_ln1171_114' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_110 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_109, i32 18, i32 45"   --->   Operation 182 'partselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 183 [1/3] (2.68ns)   --->   "%mul_ln1171_115 = mul i46 %sext_ln1171_115, i46 %sext_ln35_4"   --->   Operation 183 'mul' 'mul_ln1171_115' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 184 [2/3] (2.68ns)   --->   "%mul_ln1171_116 = mul i46 %sext_ln1171_116, i46 %sext_ln35_5"   --->   Operation 184 'mul' 'mul_ln1171_116' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 185 [2/3] (2.68ns)   --->   "%mul_ln1171_117 = mul i46 %sext_ln1171_117, i46 %sext_ln35_6"   --->   Operation 185 'mul' 'mul_ln1171_117' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln1171_118 = sext i28 %linear_proj_weight_V_7_load"   --->   Operation 186 'sext' 'sext_ln1171_118' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 187 [3/3] (2.68ns)   --->   "%mul_ln1171_118 = mul i46 %sext_ln1171_118, i46 %sext_ln35_7"   --->   Operation 187 'mul' 'mul_ln1171_118' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln1171_119 = sext i28 %linear_proj_weight_V_8_load"   --->   Operation 188 'sext' 'sext_ln1171_119' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 189 [3/3] (2.68ns)   --->   "%mul_ln1171_119 = mul i46 %sext_ln1171_119, i46 %sext_ln35_8"   --->   Operation 189 'mul' 'mul_ln1171_119' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 190 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_9_load = load i9 %linear_proj_weight_V_9_addr"   --->   Operation 190 'load' 'linear_proj_weight_V_9_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_7 : Operation 191 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_10_load = load i9 %linear_proj_weight_V_10_addr"   --->   Operation 191 'load' 'linear_proj_weight_V_10_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_7 : Operation 192 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_11_load = load i9 %linear_proj_weight_V_11_addr"   --->   Operation 192 'load' 'linear_proj_weight_V_11_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_7 : Operation 193 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_12_load = load i9 %linear_proj_weight_V_12_addr"   --->   Operation 193 'load' 'linear_proj_weight_V_12_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 8 <SV = 7> <Delay = 2.68>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln35_9 = sext i28 %out_nodes_features_skip_concat_bias_V_9_load" [GAT_compute.cc:35]   --->   Operation 194 'sext' 'sext_ln35_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln35_10 = sext i28 %out_nodes_features_skip_concat_bias_V_10_load" [GAT_compute.cc:35]   --->   Operation 195 'sext' 'sext_ln35_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 196 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_11_load = load i7 %out_nodes_features_skip_concat_bias_V_11_addr" [GAT_compute.cc:35]   --->   Operation 196 'load' 'out_nodes_features_skip_concat_bias_V_11_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_8 : Operation 197 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_12_load = load i7 %out_nodes_features_skip_concat_bias_V_12_addr" [GAT_compute.cc:35]   --->   Operation 197 'load' 'out_nodes_features_skip_concat_bias_V_12_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_8 : Operation 198 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_13_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_13, i64 0, i64 %zext_ln35"   --->   Operation 198 'getelementptr' 'out_nodes_features_skip_concat_bias_V_13_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 199 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_13_load = load i7 %out_nodes_features_skip_concat_bias_V_13_addr" [GAT_compute.cc:35]   --->   Operation 199 'load' 'out_nodes_features_skip_concat_bias_V_13_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_14_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_14, i64 0, i64 %zext_ln35"   --->   Operation 200 'getelementptr' 'out_nodes_features_skip_concat_bias_V_14_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 201 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_14_load = load i7 %out_nodes_features_skip_concat_bias_V_14_addr" [GAT_compute.cc:35]   --->   Operation 201 'load' 'out_nodes_features_skip_concat_bias_V_14_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_13_addr = getelementptr i28 %linear_proj_weight_V_13, i64 0, i64 %zext_ln1171_3"   --->   Operation 202 'getelementptr' 'linear_proj_weight_V_13_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 203 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_14_addr = getelementptr i28 %linear_proj_weight_V_14, i64 0, i64 %zext_ln1171_3"   --->   Operation 203 'getelementptr' 'linear_proj_weight_V_14_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 204 [1/1] (0.00ns)   --->   "%shl_ln737_105 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_110, i18 0"   --->   Operation 204 'bitconcatenate' 'shl_ln737_105' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 205 [1/1] (1.26ns)   --->   "%add_ln1245_110 = add i46 %shl_ln737_105, i46 %mul_ln1171_114"   --->   Operation 205 'add' 'add_ln1245_110' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_110, i32 18, i32 45"   --->   Operation 206 'partselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 207 [1/1] (0.00ns)   --->   "%shl_ln737_106 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_111, i18 0"   --->   Operation 207 'bitconcatenate' 'shl_ln737_106' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 208 [1/1] (1.26ns)   --->   "%add_ln1245_111 = add i46 %shl_ln737_106, i46 %mul_ln1171_115"   --->   Operation 208 'add' 'add_ln1245_111' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 209 [1/3] (2.68ns)   --->   "%mul_ln1171_116 = mul i46 %sext_ln1171_116, i46 %sext_ln35_5"   --->   Operation 209 'mul' 'mul_ln1171_116' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_112 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_111, i32 18, i32 45"   --->   Operation 210 'partselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 211 [1/3] (2.68ns)   --->   "%mul_ln1171_117 = mul i46 %sext_ln1171_117, i46 %sext_ln35_6"   --->   Operation 211 'mul' 'mul_ln1171_117' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 212 [2/3] (2.68ns)   --->   "%mul_ln1171_118 = mul i46 %sext_ln1171_118, i46 %sext_ln35_7"   --->   Operation 212 'mul' 'mul_ln1171_118' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 213 [2/3] (2.68ns)   --->   "%mul_ln1171_119 = mul i46 %sext_ln1171_119, i46 %sext_ln35_8"   --->   Operation 213 'mul' 'mul_ln1171_119' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln1171_120 = sext i28 %linear_proj_weight_V_9_load"   --->   Operation 214 'sext' 'sext_ln1171_120' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 215 [3/3] (2.68ns)   --->   "%mul_ln1171_120 = mul i46 %sext_ln1171_120, i46 %sext_ln35_9"   --->   Operation 215 'mul' 'mul_ln1171_120' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln1171_121 = sext i28 %linear_proj_weight_V_10_load"   --->   Operation 216 'sext' 'sext_ln1171_121' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 217 [3/3] (2.68ns)   --->   "%mul_ln1171_121 = mul i46 %sext_ln1171_121, i46 %sext_ln35_10"   --->   Operation 217 'mul' 'mul_ln1171_121' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 218 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_11_load = load i9 %linear_proj_weight_V_11_addr"   --->   Operation 218 'load' 'linear_proj_weight_V_11_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_8 : Operation 219 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_12_load = load i9 %linear_proj_weight_V_12_addr"   --->   Operation 219 'load' 'linear_proj_weight_V_12_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_8 : Operation 220 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_13_load = load i9 %linear_proj_weight_V_13_addr"   --->   Operation 220 'load' 'linear_proj_weight_V_13_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_8 : Operation 221 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_14_load = load i9 %linear_proj_weight_V_14_addr"   --->   Operation 221 'load' 'linear_proj_weight_V_14_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 9 <SV = 8> <Delay = 2.68>
ST_9 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln35_11 = sext i28 %out_nodes_features_skip_concat_bias_V_11_load" [GAT_compute.cc:35]   --->   Operation 222 'sext' 'sext_ln35_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln35_12 = sext i28 %out_nodes_features_skip_concat_bias_V_12_load" [GAT_compute.cc:35]   --->   Operation 223 'sext' 'sext_ln35_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 224 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_13_load = load i7 %out_nodes_features_skip_concat_bias_V_13_addr" [GAT_compute.cc:35]   --->   Operation 224 'load' 'out_nodes_features_skip_concat_bias_V_13_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_9 : Operation 225 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_14_load = load i7 %out_nodes_features_skip_concat_bias_V_14_addr" [GAT_compute.cc:35]   --->   Operation 225 'load' 'out_nodes_features_skip_concat_bias_V_14_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_9 : Operation 226 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_15_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_15, i64 0, i64 %zext_ln35"   --->   Operation 226 'getelementptr' 'out_nodes_features_skip_concat_bias_V_15_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 227 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_15_load = load i7 %out_nodes_features_skip_concat_bias_V_15_addr" [GAT_compute.cc:35]   --->   Operation 227 'load' 'out_nodes_features_skip_concat_bias_V_15_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_9 : Operation 228 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_16_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_16, i64 0, i64 %zext_ln35"   --->   Operation 228 'getelementptr' 'out_nodes_features_skip_concat_bias_V_16_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 229 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_16_load = load i7 %out_nodes_features_skip_concat_bias_V_16_addr" [GAT_compute.cc:35]   --->   Operation 229 'load' 'out_nodes_features_skip_concat_bias_V_16_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_9 : Operation 230 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_15_addr = getelementptr i28 %linear_proj_weight_V_15, i64 0, i64 %zext_ln1171_3"   --->   Operation 230 'getelementptr' 'linear_proj_weight_V_15_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 231 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_16_addr = getelementptr i28 %linear_proj_weight_V_16, i64 0, i64 %zext_ln1171_3"   --->   Operation 231 'getelementptr' 'linear_proj_weight_V_16_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 232 [1/1] (0.00ns)   --->   "%shl_ln737_107 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_112, i18 0"   --->   Operation 232 'bitconcatenate' 'shl_ln737_107' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 233 [1/1] (1.26ns)   --->   "%add_ln1245_112 = add i46 %shl_ln737_107, i46 %mul_ln1171_116"   --->   Operation 233 'add' 'add_ln1245_112' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_112, i32 18, i32 45"   --->   Operation 234 'partselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 235 [1/1] (0.00ns)   --->   "%shl_ln737_108 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_113, i18 0"   --->   Operation 235 'bitconcatenate' 'shl_ln737_108' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 236 [1/1] (1.26ns)   --->   "%add_ln1245_113 = add i46 %shl_ln737_108, i46 %mul_ln1171_117"   --->   Operation 236 'add' 'add_ln1245_113' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 237 [1/3] (2.68ns)   --->   "%mul_ln1171_118 = mul i46 %sext_ln1171_118, i46 %sext_ln35_7"   --->   Operation 237 'mul' 'mul_ln1171_118' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_114 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_113, i32 18, i32 45"   --->   Operation 238 'partselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 239 [1/3] (2.68ns)   --->   "%mul_ln1171_119 = mul i46 %sext_ln1171_119, i46 %sext_ln35_8"   --->   Operation 239 'mul' 'mul_ln1171_119' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 240 [2/3] (2.68ns)   --->   "%mul_ln1171_120 = mul i46 %sext_ln1171_120, i46 %sext_ln35_9"   --->   Operation 240 'mul' 'mul_ln1171_120' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 241 [2/3] (2.68ns)   --->   "%mul_ln1171_121 = mul i46 %sext_ln1171_121, i46 %sext_ln35_10"   --->   Operation 241 'mul' 'mul_ln1171_121' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln1171_122 = sext i28 %linear_proj_weight_V_11_load"   --->   Operation 242 'sext' 'sext_ln1171_122' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 243 [3/3] (2.68ns)   --->   "%mul_ln1171_122 = mul i46 %sext_ln1171_122, i46 %sext_ln35_11"   --->   Operation 243 'mul' 'mul_ln1171_122' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln1171_123 = sext i28 %linear_proj_weight_V_12_load"   --->   Operation 244 'sext' 'sext_ln1171_123' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 245 [3/3] (2.68ns)   --->   "%mul_ln1171_123 = mul i46 %sext_ln1171_123, i46 %sext_ln35_12"   --->   Operation 245 'mul' 'mul_ln1171_123' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 246 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_13_load = load i9 %linear_proj_weight_V_13_addr"   --->   Operation 246 'load' 'linear_proj_weight_V_13_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_9 : Operation 247 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_14_load = load i9 %linear_proj_weight_V_14_addr"   --->   Operation 247 'load' 'linear_proj_weight_V_14_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_9 : Operation 248 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_15_load = load i9 %linear_proj_weight_V_15_addr"   --->   Operation 248 'load' 'linear_proj_weight_V_15_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_9 : Operation 249 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_16_load = load i9 %linear_proj_weight_V_16_addr"   --->   Operation 249 'load' 'linear_proj_weight_V_16_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 10 <SV = 9> <Delay = 2.68>
ST_10 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln35_13 = sext i28 %out_nodes_features_skip_concat_bias_V_13_load" [GAT_compute.cc:35]   --->   Operation 250 'sext' 'sext_ln35_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln35_14 = sext i28 %out_nodes_features_skip_concat_bias_V_14_load" [GAT_compute.cc:35]   --->   Operation 251 'sext' 'sext_ln35_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 252 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_15_load = load i7 %out_nodes_features_skip_concat_bias_V_15_addr" [GAT_compute.cc:35]   --->   Operation 252 'load' 'out_nodes_features_skip_concat_bias_V_15_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_10 : Operation 253 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_16_load = load i7 %out_nodes_features_skip_concat_bias_V_16_addr" [GAT_compute.cc:35]   --->   Operation 253 'load' 'out_nodes_features_skip_concat_bias_V_16_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_10 : Operation 254 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_17_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_17, i64 0, i64 %zext_ln35"   --->   Operation 254 'getelementptr' 'out_nodes_features_skip_concat_bias_V_17_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 255 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_17_load = load i7 %out_nodes_features_skip_concat_bias_V_17_addr" [GAT_compute.cc:35]   --->   Operation 255 'load' 'out_nodes_features_skip_concat_bias_V_17_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_10 : Operation 256 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_18_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_18, i64 0, i64 %zext_ln35"   --->   Operation 256 'getelementptr' 'out_nodes_features_skip_concat_bias_V_18_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 257 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_18_load = load i7 %out_nodes_features_skip_concat_bias_V_18_addr" [GAT_compute.cc:35]   --->   Operation 257 'load' 'out_nodes_features_skip_concat_bias_V_18_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_10 : Operation 258 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_17_addr = getelementptr i28 %linear_proj_weight_V_17, i64 0, i64 %zext_ln1171_3"   --->   Operation 258 'getelementptr' 'linear_proj_weight_V_17_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 259 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_18_addr = getelementptr i28 %linear_proj_weight_V_18, i64 0, i64 %zext_ln1171_3"   --->   Operation 259 'getelementptr' 'linear_proj_weight_V_18_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 260 [1/1] (0.00ns)   --->   "%shl_ln737_109 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_114, i18 0"   --->   Operation 260 'bitconcatenate' 'shl_ln737_109' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 261 [1/1] (1.26ns)   --->   "%add_ln1245_114 = add i46 %shl_ln737_109, i46 %mul_ln1171_118"   --->   Operation 261 'add' 'add_ln1245_114' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_115 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_114, i32 18, i32 45"   --->   Operation 262 'partselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 263 [1/1] (0.00ns)   --->   "%shl_ln737_110 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_115, i18 0"   --->   Operation 263 'bitconcatenate' 'shl_ln737_110' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 264 [1/1] (1.26ns)   --->   "%add_ln1245_115 = add i46 %shl_ln737_110, i46 %mul_ln1171_119"   --->   Operation 264 'add' 'add_ln1245_115' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 265 [1/3] (2.68ns)   --->   "%mul_ln1171_120 = mul i46 %sext_ln1171_120, i46 %sext_ln35_9"   --->   Operation 265 'mul' 'mul_ln1171_120' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_116 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_115, i32 18, i32 45"   --->   Operation 266 'partselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 267 [1/3] (2.68ns)   --->   "%mul_ln1171_121 = mul i46 %sext_ln1171_121, i46 %sext_ln35_10"   --->   Operation 267 'mul' 'mul_ln1171_121' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 268 [2/3] (2.68ns)   --->   "%mul_ln1171_122 = mul i46 %sext_ln1171_122, i46 %sext_ln35_11"   --->   Operation 268 'mul' 'mul_ln1171_122' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 269 [2/3] (2.68ns)   --->   "%mul_ln1171_123 = mul i46 %sext_ln1171_123, i46 %sext_ln35_12"   --->   Operation 269 'mul' 'mul_ln1171_123' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln1171_124 = sext i28 %linear_proj_weight_V_13_load"   --->   Operation 270 'sext' 'sext_ln1171_124' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 271 [3/3] (2.68ns)   --->   "%mul_ln1171_124 = mul i46 %sext_ln1171_124, i46 %sext_ln35_13"   --->   Operation 271 'mul' 'mul_ln1171_124' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln1171_125 = sext i28 %linear_proj_weight_V_14_load"   --->   Operation 272 'sext' 'sext_ln1171_125' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 273 [3/3] (2.68ns)   --->   "%mul_ln1171_125 = mul i46 %sext_ln1171_125, i46 %sext_ln35_14"   --->   Operation 273 'mul' 'mul_ln1171_125' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 274 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_15_load = load i9 %linear_proj_weight_V_15_addr"   --->   Operation 274 'load' 'linear_proj_weight_V_15_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_10 : Operation 275 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_16_load = load i9 %linear_proj_weight_V_16_addr"   --->   Operation 275 'load' 'linear_proj_weight_V_16_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_10 : Operation 276 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_17_load = load i9 %linear_proj_weight_V_17_addr"   --->   Operation 276 'load' 'linear_proj_weight_V_17_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_10 : Operation 277 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_18_load = load i9 %linear_proj_weight_V_18_addr"   --->   Operation 277 'load' 'linear_proj_weight_V_18_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 11 <SV = 10> <Delay = 2.68>
ST_11 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln35_15 = sext i28 %out_nodes_features_skip_concat_bias_V_15_load" [GAT_compute.cc:35]   --->   Operation 278 'sext' 'sext_ln35_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln35_16 = sext i28 %out_nodes_features_skip_concat_bias_V_16_load" [GAT_compute.cc:35]   --->   Operation 279 'sext' 'sext_ln35_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 280 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_17_load = load i7 %out_nodes_features_skip_concat_bias_V_17_addr" [GAT_compute.cc:35]   --->   Operation 280 'load' 'out_nodes_features_skip_concat_bias_V_17_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_11 : Operation 281 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_18_load = load i7 %out_nodes_features_skip_concat_bias_V_18_addr" [GAT_compute.cc:35]   --->   Operation 281 'load' 'out_nodes_features_skip_concat_bias_V_18_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_11 : Operation 282 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_19_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_19, i64 0, i64 %zext_ln35"   --->   Operation 282 'getelementptr' 'out_nodes_features_skip_concat_bias_V_19_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 283 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_19_load = load i7 %out_nodes_features_skip_concat_bias_V_19_addr" [GAT_compute.cc:35]   --->   Operation 283 'load' 'out_nodes_features_skip_concat_bias_V_19_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_11 : Operation 284 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_20_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_20, i64 0, i64 %zext_ln35"   --->   Operation 284 'getelementptr' 'out_nodes_features_skip_concat_bias_V_20_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 285 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_20_load = load i7 %out_nodes_features_skip_concat_bias_V_20_addr" [GAT_compute.cc:35]   --->   Operation 285 'load' 'out_nodes_features_skip_concat_bias_V_20_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_11 : Operation 286 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_19_addr = getelementptr i28 %linear_proj_weight_V_19, i64 0, i64 %zext_ln1171_3"   --->   Operation 286 'getelementptr' 'linear_proj_weight_V_19_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 287 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_20_addr = getelementptr i28 %linear_proj_weight_V_20, i64 0, i64 %zext_ln1171_3"   --->   Operation 287 'getelementptr' 'linear_proj_weight_V_20_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 288 [1/1] (0.00ns)   --->   "%shl_ln737_111 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_116, i18 0"   --->   Operation 288 'bitconcatenate' 'shl_ln737_111' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 289 [1/1] (1.26ns)   --->   "%add_ln1245_116 = add i46 %shl_ln737_111, i46 %mul_ln1171_120"   --->   Operation 289 'add' 'add_ln1245_116' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_116, i32 18, i32 45"   --->   Operation 290 'partselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 291 [1/1] (0.00ns)   --->   "%shl_ln737_112 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_117, i18 0"   --->   Operation 291 'bitconcatenate' 'shl_ln737_112' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 292 [1/1] (1.26ns)   --->   "%add_ln1245_117 = add i46 %shl_ln737_112, i46 %mul_ln1171_121"   --->   Operation 292 'add' 'add_ln1245_117' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 293 [1/3] (2.68ns)   --->   "%mul_ln1171_122 = mul i46 %sext_ln1171_122, i46 %sext_ln35_11"   --->   Operation 293 'mul' 'mul_ln1171_122' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_118 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_117, i32 18, i32 45"   --->   Operation 294 'partselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 295 [1/3] (2.68ns)   --->   "%mul_ln1171_123 = mul i46 %sext_ln1171_123, i46 %sext_ln35_12"   --->   Operation 295 'mul' 'mul_ln1171_123' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 296 [2/3] (2.68ns)   --->   "%mul_ln1171_124 = mul i46 %sext_ln1171_124, i46 %sext_ln35_13"   --->   Operation 296 'mul' 'mul_ln1171_124' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 297 [2/3] (2.68ns)   --->   "%mul_ln1171_125 = mul i46 %sext_ln1171_125, i46 %sext_ln35_14"   --->   Operation 297 'mul' 'mul_ln1171_125' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln1171_126 = sext i28 %linear_proj_weight_V_15_load"   --->   Operation 298 'sext' 'sext_ln1171_126' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 299 [3/3] (2.68ns)   --->   "%mul_ln1171_126 = mul i46 %sext_ln1171_126, i46 %sext_ln35_15"   --->   Operation 299 'mul' 'mul_ln1171_126' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln1171_127 = sext i28 %linear_proj_weight_V_16_load"   --->   Operation 300 'sext' 'sext_ln1171_127' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 301 [3/3] (2.68ns)   --->   "%mul_ln1171_127 = mul i46 %sext_ln1171_127, i46 %sext_ln35_16"   --->   Operation 301 'mul' 'mul_ln1171_127' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 302 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_17_load = load i9 %linear_proj_weight_V_17_addr"   --->   Operation 302 'load' 'linear_proj_weight_V_17_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_11 : Operation 303 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_18_load = load i9 %linear_proj_weight_V_18_addr"   --->   Operation 303 'load' 'linear_proj_weight_V_18_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_11 : Operation 304 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_19_load = load i9 %linear_proj_weight_V_19_addr"   --->   Operation 304 'load' 'linear_proj_weight_V_19_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_11 : Operation 305 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_20_load = load i9 %linear_proj_weight_V_20_addr"   --->   Operation 305 'load' 'linear_proj_weight_V_20_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 12 <SV = 11> <Delay = 2.68>
ST_12 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln35_17 = sext i28 %out_nodes_features_skip_concat_bias_V_17_load" [GAT_compute.cc:35]   --->   Operation 306 'sext' 'sext_ln35_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln35_18 = sext i28 %out_nodes_features_skip_concat_bias_V_18_load" [GAT_compute.cc:35]   --->   Operation 307 'sext' 'sext_ln35_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 308 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_19_load = load i7 %out_nodes_features_skip_concat_bias_V_19_addr" [GAT_compute.cc:35]   --->   Operation 308 'load' 'out_nodes_features_skip_concat_bias_V_19_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_12 : Operation 309 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_20_load = load i7 %out_nodes_features_skip_concat_bias_V_20_addr" [GAT_compute.cc:35]   --->   Operation 309 'load' 'out_nodes_features_skip_concat_bias_V_20_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_12 : Operation 310 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_21_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_21, i64 0, i64 %zext_ln35"   --->   Operation 310 'getelementptr' 'out_nodes_features_skip_concat_bias_V_21_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 311 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_21_load = load i7 %out_nodes_features_skip_concat_bias_V_21_addr" [GAT_compute.cc:35]   --->   Operation 311 'load' 'out_nodes_features_skip_concat_bias_V_21_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_12 : Operation 312 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_22_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_22, i64 0, i64 %zext_ln35"   --->   Operation 312 'getelementptr' 'out_nodes_features_skip_concat_bias_V_22_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 313 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_22_load = load i7 %out_nodes_features_skip_concat_bias_V_22_addr" [GAT_compute.cc:35]   --->   Operation 313 'load' 'out_nodes_features_skip_concat_bias_V_22_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_12 : Operation 314 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_21_addr = getelementptr i28 %linear_proj_weight_V_21, i64 0, i64 %zext_ln1171_3"   --->   Operation 314 'getelementptr' 'linear_proj_weight_V_21_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 315 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_22_addr = getelementptr i28 %linear_proj_weight_V_22, i64 0, i64 %zext_ln1171_3"   --->   Operation 315 'getelementptr' 'linear_proj_weight_V_22_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 316 [1/1] (0.00ns)   --->   "%shl_ln737_113 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_118, i18 0"   --->   Operation 316 'bitconcatenate' 'shl_ln737_113' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 317 [1/1] (1.26ns)   --->   "%add_ln1245_118 = add i46 %shl_ln737_113, i46 %mul_ln1171_122"   --->   Operation 317 'add' 'add_ln1245_118' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_119 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_118, i32 18, i32 45"   --->   Operation 318 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 319 [1/1] (0.00ns)   --->   "%shl_ln737_114 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_119, i18 0"   --->   Operation 319 'bitconcatenate' 'shl_ln737_114' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 320 [1/1] (1.26ns)   --->   "%add_ln1245_119 = add i46 %shl_ln737_114, i46 %mul_ln1171_123"   --->   Operation 320 'add' 'add_ln1245_119' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 321 [1/3] (2.68ns)   --->   "%mul_ln1171_124 = mul i46 %sext_ln1171_124, i46 %sext_ln35_13"   --->   Operation 321 'mul' 'mul_ln1171_124' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_120 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_119, i32 18, i32 45"   --->   Operation 322 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 323 [1/3] (2.68ns)   --->   "%mul_ln1171_125 = mul i46 %sext_ln1171_125, i46 %sext_ln35_14"   --->   Operation 323 'mul' 'mul_ln1171_125' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 324 [2/3] (2.68ns)   --->   "%mul_ln1171_126 = mul i46 %sext_ln1171_126, i46 %sext_ln35_15"   --->   Operation 324 'mul' 'mul_ln1171_126' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 325 [2/3] (2.68ns)   --->   "%mul_ln1171_127 = mul i46 %sext_ln1171_127, i46 %sext_ln35_16"   --->   Operation 325 'mul' 'mul_ln1171_127' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln1171_128 = sext i28 %linear_proj_weight_V_17_load"   --->   Operation 326 'sext' 'sext_ln1171_128' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 327 [3/3] (2.68ns)   --->   "%mul_ln1171_128 = mul i46 %sext_ln1171_128, i46 %sext_ln35_17"   --->   Operation 327 'mul' 'mul_ln1171_128' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln1171_129 = sext i28 %linear_proj_weight_V_18_load"   --->   Operation 328 'sext' 'sext_ln1171_129' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 329 [3/3] (2.68ns)   --->   "%mul_ln1171_129 = mul i46 %sext_ln1171_129, i46 %sext_ln35_18"   --->   Operation 329 'mul' 'mul_ln1171_129' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 330 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_19_load = load i9 %linear_proj_weight_V_19_addr"   --->   Operation 330 'load' 'linear_proj_weight_V_19_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_12 : Operation 331 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_20_load = load i9 %linear_proj_weight_V_20_addr"   --->   Operation 331 'load' 'linear_proj_weight_V_20_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_12 : Operation 332 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_21_load = load i9 %linear_proj_weight_V_21_addr"   --->   Operation 332 'load' 'linear_proj_weight_V_21_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_12 : Operation 333 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_22_load = load i9 %linear_proj_weight_V_22_addr"   --->   Operation 333 'load' 'linear_proj_weight_V_22_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 13 <SV = 12> <Delay = 2.68>
ST_13 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln35_19 = sext i28 %out_nodes_features_skip_concat_bias_V_19_load" [GAT_compute.cc:35]   --->   Operation 334 'sext' 'sext_ln35_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln35_20 = sext i28 %out_nodes_features_skip_concat_bias_V_20_load" [GAT_compute.cc:35]   --->   Operation 335 'sext' 'sext_ln35_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 336 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_21_load = load i7 %out_nodes_features_skip_concat_bias_V_21_addr" [GAT_compute.cc:35]   --->   Operation 336 'load' 'out_nodes_features_skip_concat_bias_V_21_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_13 : Operation 337 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_22_load = load i7 %out_nodes_features_skip_concat_bias_V_22_addr" [GAT_compute.cc:35]   --->   Operation 337 'load' 'out_nodes_features_skip_concat_bias_V_22_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_13 : Operation 338 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_23_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_23, i64 0, i64 %zext_ln35"   --->   Operation 338 'getelementptr' 'out_nodes_features_skip_concat_bias_V_23_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 339 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_23_load = load i7 %out_nodes_features_skip_concat_bias_V_23_addr" [GAT_compute.cc:35]   --->   Operation 339 'load' 'out_nodes_features_skip_concat_bias_V_23_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_13 : Operation 340 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_24_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_24, i64 0, i64 %zext_ln35"   --->   Operation 340 'getelementptr' 'out_nodes_features_skip_concat_bias_V_24_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 341 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_24_load = load i7 %out_nodes_features_skip_concat_bias_V_24_addr" [GAT_compute.cc:35]   --->   Operation 341 'load' 'out_nodes_features_skip_concat_bias_V_24_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_13 : Operation 342 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_23_addr = getelementptr i28 %linear_proj_weight_V_23, i64 0, i64 %zext_ln1171_3"   --->   Operation 342 'getelementptr' 'linear_proj_weight_V_23_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 343 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_24_addr = getelementptr i28 %linear_proj_weight_V_24, i64 0, i64 %zext_ln1171_3"   --->   Operation 343 'getelementptr' 'linear_proj_weight_V_24_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 344 [1/1] (0.00ns)   --->   "%shl_ln737_115 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_120, i18 0"   --->   Operation 344 'bitconcatenate' 'shl_ln737_115' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 345 [1/1] (1.26ns)   --->   "%add_ln1245_120 = add i46 %shl_ln737_115, i46 %mul_ln1171_124"   --->   Operation 345 'add' 'add_ln1245_120' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_121 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_120, i32 18, i32 45"   --->   Operation 346 'partselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 347 [1/1] (0.00ns)   --->   "%shl_ln737_116 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_121, i18 0"   --->   Operation 347 'bitconcatenate' 'shl_ln737_116' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 348 [1/1] (1.26ns)   --->   "%add_ln1245_121 = add i46 %shl_ln737_116, i46 %mul_ln1171_125"   --->   Operation 348 'add' 'add_ln1245_121' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 349 [1/3] (2.68ns)   --->   "%mul_ln1171_126 = mul i46 %sext_ln1171_126, i46 %sext_ln35_15"   --->   Operation 349 'mul' 'mul_ln1171_126' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_122 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_121, i32 18, i32 45"   --->   Operation 350 'partselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 351 [1/3] (2.68ns)   --->   "%mul_ln1171_127 = mul i46 %sext_ln1171_127, i46 %sext_ln35_16"   --->   Operation 351 'mul' 'mul_ln1171_127' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 352 [2/3] (2.68ns)   --->   "%mul_ln1171_128 = mul i46 %sext_ln1171_128, i46 %sext_ln35_17"   --->   Operation 352 'mul' 'mul_ln1171_128' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 353 [2/3] (2.68ns)   --->   "%mul_ln1171_129 = mul i46 %sext_ln1171_129, i46 %sext_ln35_18"   --->   Operation 353 'mul' 'mul_ln1171_129' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 354 [1/1] (0.00ns)   --->   "%sext_ln1171_130 = sext i28 %linear_proj_weight_V_19_load"   --->   Operation 354 'sext' 'sext_ln1171_130' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 355 [3/3] (2.68ns)   --->   "%mul_ln1171_130 = mul i46 %sext_ln1171_130, i46 %sext_ln35_19"   --->   Operation 355 'mul' 'mul_ln1171_130' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln1171_131 = sext i28 %linear_proj_weight_V_20_load"   --->   Operation 356 'sext' 'sext_ln1171_131' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 357 [3/3] (2.68ns)   --->   "%mul_ln1171_131 = mul i46 %sext_ln1171_131, i46 %sext_ln35_20"   --->   Operation 357 'mul' 'mul_ln1171_131' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 358 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_21_load = load i9 %linear_proj_weight_V_21_addr"   --->   Operation 358 'load' 'linear_proj_weight_V_21_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_13 : Operation 359 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_22_load = load i9 %linear_proj_weight_V_22_addr"   --->   Operation 359 'load' 'linear_proj_weight_V_22_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_13 : Operation 360 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_23_load = load i9 %linear_proj_weight_V_23_addr"   --->   Operation 360 'load' 'linear_proj_weight_V_23_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_13 : Operation 361 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_24_load = load i9 %linear_proj_weight_V_24_addr"   --->   Operation 361 'load' 'linear_proj_weight_V_24_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 14 <SV = 13> <Delay = 2.68>
ST_14 : Operation 362 [1/1] (0.00ns)   --->   "%sext_ln35_21 = sext i28 %out_nodes_features_skip_concat_bias_V_21_load" [GAT_compute.cc:35]   --->   Operation 362 'sext' 'sext_ln35_21' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 363 [1/1] (0.00ns)   --->   "%sext_ln35_22 = sext i28 %out_nodes_features_skip_concat_bias_V_22_load" [GAT_compute.cc:35]   --->   Operation 363 'sext' 'sext_ln35_22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 364 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_23_load = load i7 %out_nodes_features_skip_concat_bias_V_23_addr" [GAT_compute.cc:35]   --->   Operation 364 'load' 'out_nodes_features_skip_concat_bias_V_23_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_14 : Operation 365 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_24_load = load i7 %out_nodes_features_skip_concat_bias_V_24_addr" [GAT_compute.cc:35]   --->   Operation 365 'load' 'out_nodes_features_skip_concat_bias_V_24_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_14 : Operation 366 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_25_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_25, i64 0, i64 %zext_ln35"   --->   Operation 366 'getelementptr' 'out_nodes_features_skip_concat_bias_V_25_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 367 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_25_load = load i7 %out_nodes_features_skip_concat_bias_V_25_addr" [GAT_compute.cc:35]   --->   Operation 367 'load' 'out_nodes_features_skip_concat_bias_V_25_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_14 : Operation 368 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_26_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_26, i64 0, i64 %zext_ln35"   --->   Operation 368 'getelementptr' 'out_nodes_features_skip_concat_bias_V_26_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 369 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_26_load = load i7 %out_nodes_features_skip_concat_bias_V_26_addr" [GAT_compute.cc:35]   --->   Operation 369 'load' 'out_nodes_features_skip_concat_bias_V_26_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_14 : Operation 370 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_25_addr = getelementptr i28 %linear_proj_weight_V_25, i64 0, i64 %zext_ln1171_3"   --->   Operation 370 'getelementptr' 'linear_proj_weight_V_25_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 371 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_26_addr = getelementptr i28 %linear_proj_weight_V_26, i64 0, i64 %zext_ln1171_3"   --->   Operation 371 'getelementptr' 'linear_proj_weight_V_26_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 372 [1/1] (0.00ns)   --->   "%shl_ln737_117 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_122, i18 0"   --->   Operation 372 'bitconcatenate' 'shl_ln737_117' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 373 [1/1] (1.26ns)   --->   "%add_ln1245_122 = add i46 %shl_ln737_117, i46 %mul_ln1171_126"   --->   Operation 373 'add' 'add_ln1245_122' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_123 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_122, i32 18, i32 45"   --->   Operation 374 'partselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 375 [1/1] (0.00ns)   --->   "%shl_ln737_118 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_123, i18 0"   --->   Operation 375 'bitconcatenate' 'shl_ln737_118' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 376 [1/1] (1.26ns)   --->   "%add_ln1245_123 = add i46 %shl_ln737_118, i46 %mul_ln1171_127"   --->   Operation 376 'add' 'add_ln1245_123' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 377 [1/3] (2.68ns)   --->   "%mul_ln1171_128 = mul i46 %sext_ln1171_128, i46 %sext_ln35_17"   --->   Operation 377 'mul' 'mul_ln1171_128' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_124 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_123, i32 18, i32 45"   --->   Operation 378 'partselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 379 [1/3] (2.68ns)   --->   "%mul_ln1171_129 = mul i46 %sext_ln1171_129, i46 %sext_ln35_18"   --->   Operation 379 'mul' 'mul_ln1171_129' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 380 [2/3] (2.68ns)   --->   "%mul_ln1171_130 = mul i46 %sext_ln1171_130, i46 %sext_ln35_19"   --->   Operation 380 'mul' 'mul_ln1171_130' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 381 [2/3] (2.68ns)   --->   "%mul_ln1171_131 = mul i46 %sext_ln1171_131, i46 %sext_ln35_20"   --->   Operation 381 'mul' 'mul_ln1171_131' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln1171_132 = sext i28 %linear_proj_weight_V_21_load"   --->   Operation 382 'sext' 'sext_ln1171_132' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 383 [3/3] (2.68ns)   --->   "%mul_ln1171_132 = mul i46 %sext_ln1171_132, i46 %sext_ln35_21"   --->   Operation 383 'mul' 'mul_ln1171_132' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln1171_133 = sext i28 %linear_proj_weight_V_22_load"   --->   Operation 384 'sext' 'sext_ln1171_133' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 385 [3/3] (2.68ns)   --->   "%mul_ln1171_133 = mul i46 %sext_ln1171_133, i46 %sext_ln35_22"   --->   Operation 385 'mul' 'mul_ln1171_133' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 386 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_23_load = load i9 %linear_proj_weight_V_23_addr"   --->   Operation 386 'load' 'linear_proj_weight_V_23_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_14 : Operation 387 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_24_load = load i9 %linear_proj_weight_V_24_addr"   --->   Operation 387 'load' 'linear_proj_weight_V_24_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_14 : Operation 388 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_25_load = load i9 %linear_proj_weight_V_25_addr"   --->   Operation 388 'load' 'linear_proj_weight_V_25_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_14 : Operation 389 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_26_load = load i9 %linear_proj_weight_V_26_addr"   --->   Operation 389 'load' 'linear_proj_weight_V_26_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 15 <SV = 14> <Delay = 2.68>
ST_15 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln35_23 = sext i28 %out_nodes_features_skip_concat_bias_V_23_load" [GAT_compute.cc:35]   --->   Operation 390 'sext' 'sext_ln35_23' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 391 [1/1] (0.00ns)   --->   "%sext_ln35_24 = sext i28 %out_nodes_features_skip_concat_bias_V_24_load" [GAT_compute.cc:35]   --->   Operation 391 'sext' 'sext_ln35_24' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 392 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_25_load = load i7 %out_nodes_features_skip_concat_bias_V_25_addr" [GAT_compute.cc:35]   --->   Operation 392 'load' 'out_nodes_features_skip_concat_bias_V_25_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_15 : Operation 393 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_26_load = load i7 %out_nodes_features_skip_concat_bias_V_26_addr" [GAT_compute.cc:35]   --->   Operation 393 'load' 'out_nodes_features_skip_concat_bias_V_26_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_15 : Operation 394 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_27_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_27, i64 0, i64 %zext_ln35"   --->   Operation 394 'getelementptr' 'out_nodes_features_skip_concat_bias_V_27_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 395 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_27_load = load i7 %out_nodes_features_skip_concat_bias_V_27_addr" [GAT_compute.cc:35]   --->   Operation 395 'load' 'out_nodes_features_skip_concat_bias_V_27_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_15 : Operation 396 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_28_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_28, i64 0, i64 %zext_ln35"   --->   Operation 396 'getelementptr' 'out_nodes_features_skip_concat_bias_V_28_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 397 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_28_load = load i7 %out_nodes_features_skip_concat_bias_V_28_addr" [GAT_compute.cc:35]   --->   Operation 397 'load' 'out_nodes_features_skip_concat_bias_V_28_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_15 : Operation 398 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_27_addr = getelementptr i28 %linear_proj_weight_V_27, i64 0, i64 %zext_ln1171_3"   --->   Operation 398 'getelementptr' 'linear_proj_weight_V_27_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 399 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_28_addr = getelementptr i28 %linear_proj_weight_V_28, i64 0, i64 %zext_ln1171_3"   --->   Operation 399 'getelementptr' 'linear_proj_weight_V_28_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 400 [1/1] (0.00ns)   --->   "%shl_ln737_119 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_124, i18 0"   --->   Operation 400 'bitconcatenate' 'shl_ln737_119' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 401 [1/1] (1.26ns)   --->   "%add_ln1245_124 = add i46 %shl_ln737_119, i46 %mul_ln1171_128"   --->   Operation 401 'add' 'add_ln1245_124' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_125 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_124, i32 18, i32 45"   --->   Operation 402 'partselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 403 [1/1] (0.00ns)   --->   "%shl_ln737_120 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_125, i18 0"   --->   Operation 403 'bitconcatenate' 'shl_ln737_120' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 404 [1/1] (1.26ns)   --->   "%add_ln1245_125 = add i46 %shl_ln737_120, i46 %mul_ln1171_129"   --->   Operation 404 'add' 'add_ln1245_125' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 405 [1/3] (2.68ns)   --->   "%mul_ln1171_130 = mul i46 %sext_ln1171_130, i46 %sext_ln35_19"   --->   Operation 405 'mul' 'mul_ln1171_130' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_126 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_125, i32 18, i32 45"   --->   Operation 406 'partselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 407 [1/3] (2.68ns)   --->   "%mul_ln1171_131 = mul i46 %sext_ln1171_131, i46 %sext_ln35_20"   --->   Operation 407 'mul' 'mul_ln1171_131' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 408 [2/3] (2.68ns)   --->   "%mul_ln1171_132 = mul i46 %sext_ln1171_132, i46 %sext_ln35_21"   --->   Operation 408 'mul' 'mul_ln1171_132' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 409 [2/3] (2.68ns)   --->   "%mul_ln1171_133 = mul i46 %sext_ln1171_133, i46 %sext_ln35_22"   --->   Operation 409 'mul' 'mul_ln1171_133' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 410 [1/1] (0.00ns)   --->   "%sext_ln1171_134 = sext i28 %linear_proj_weight_V_23_load"   --->   Operation 410 'sext' 'sext_ln1171_134' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 411 [3/3] (2.68ns)   --->   "%mul_ln1171_134 = mul i46 %sext_ln1171_134, i46 %sext_ln35_23"   --->   Operation 411 'mul' 'mul_ln1171_134' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln1171_135 = sext i28 %linear_proj_weight_V_24_load"   --->   Operation 412 'sext' 'sext_ln1171_135' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 413 [3/3] (2.68ns)   --->   "%mul_ln1171_135 = mul i46 %sext_ln1171_135, i46 %sext_ln35_24"   --->   Operation 413 'mul' 'mul_ln1171_135' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 414 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_25_load = load i9 %linear_proj_weight_V_25_addr"   --->   Operation 414 'load' 'linear_proj_weight_V_25_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_15 : Operation 415 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_26_load = load i9 %linear_proj_weight_V_26_addr"   --->   Operation 415 'load' 'linear_proj_weight_V_26_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_15 : Operation 416 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_27_load = load i9 %linear_proj_weight_V_27_addr"   --->   Operation 416 'load' 'linear_proj_weight_V_27_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_15 : Operation 417 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_28_load = load i9 %linear_proj_weight_V_28_addr"   --->   Operation 417 'load' 'linear_proj_weight_V_28_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 16 <SV = 15> <Delay = 2.68>
ST_16 : Operation 418 [1/1] (0.00ns)   --->   "%sext_ln35_25 = sext i28 %out_nodes_features_skip_concat_bias_V_25_load" [GAT_compute.cc:35]   --->   Operation 418 'sext' 'sext_ln35_25' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 419 [1/1] (0.00ns)   --->   "%sext_ln35_26 = sext i28 %out_nodes_features_skip_concat_bias_V_26_load" [GAT_compute.cc:35]   --->   Operation 419 'sext' 'sext_ln35_26' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 420 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_27_load = load i7 %out_nodes_features_skip_concat_bias_V_27_addr" [GAT_compute.cc:35]   --->   Operation 420 'load' 'out_nodes_features_skip_concat_bias_V_27_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_16 : Operation 421 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_28_load = load i7 %out_nodes_features_skip_concat_bias_V_28_addr" [GAT_compute.cc:35]   --->   Operation 421 'load' 'out_nodes_features_skip_concat_bias_V_28_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_16 : Operation 422 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_29_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_29, i64 0, i64 %zext_ln35"   --->   Operation 422 'getelementptr' 'out_nodes_features_skip_concat_bias_V_29_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 423 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_29_load = load i7 %out_nodes_features_skip_concat_bias_V_29_addr" [GAT_compute.cc:35]   --->   Operation 423 'load' 'out_nodes_features_skip_concat_bias_V_29_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_16 : Operation 424 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_30_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_30, i64 0, i64 %zext_ln35"   --->   Operation 424 'getelementptr' 'out_nodes_features_skip_concat_bias_V_30_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 425 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_30_load = load i7 %out_nodes_features_skip_concat_bias_V_30_addr" [GAT_compute.cc:35]   --->   Operation 425 'load' 'out_nodes_features_skip_concat_bias_V_30_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_16 : Operation 426 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_29_addr = getelementptr i28 %linear_proj_weight_V_29, i64 0, i64 %zext_ln1171_3"   --->   Operation 426 'getelementptr' 'linear_proj_weight_V_29_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 427 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_30_addr = getelementptr i28 %linear_proj_weight_V_30, i64 0, i64 %zext_ln1171_3"   --->   Operation 427 'getelementptr' 'linear_proj_weight_V_30_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 428 [1/1] (0.00ns)   --->   "%shl_ln737_121 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_126, i18 0"   --->   Operation 428 'bitconcatenate' 'shl_ln737_121' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 429 [1/1] (1.26ns)   --->   "%add_ln1245_126 = add i46 %shl_ln737_121, i46 %mul_ln1171_130"   --->   Operation 429 'add' 'add_ln1245_126' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_127 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_126, i32 18, i32 45"   --->   Operation 430 'partselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 431 [1/1] (0.00ns)   --->   "%shl_ln737_122 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_127, i18 0"   --->   Operation 431 'bitconcatenate' 'shl_ln737_122' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 432 [1/1] (1.26ns)   --->   "%add_ln1245_127 = add i46 %shl_ln737_122, i46 %mul_ln1171_131"   --->   Operation 432 'add' 'add_ln1245_127' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 433 [1/3] (2.68ns)   --->   "%mul_ln1171_132 = mul i46 %sext_ln1171_132, i46 %sext_ln35_21"   --->   Operation 433 'mul' 'mul_ln1171_132' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 434 [1/1] (0.00ns)   --->   "%tmp_128 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_127, i32 18, i32 45"   --->   Operation 434 'partselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 435 [1/3] (2.68ns)   --->   "%mul_ln1171_133 = mul i46 %sext_ln1171_133, i46 %sext_ln35_22"   --->   Operation 435 'mul' 'mul_ln1171_133' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 436 [2/3] (2.68ns)   --->   "%mul_ln1171_134 = mul i46 %sext_ln1171_134, i46 %sext_ln35_23"   --->   Operation 436 'mul' 'mul_ln1171_134' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 437 [2/3] (2.68ns)   --->   "%mul_ln1171_135 = mul i46 %sext_ln1171_135, i46 %sext_ln35_24"   --->   Operation 437 'mul' 'mul_ln1171_135' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 438 [1/1] (0.00ns)   --->   "%sext_ln1171_136 = sext i28 %linear_proj_weight_V_25_load"   --->   Operation 438 'sext' 'sext_ln1171_136' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 439 [3/3] (2.68ns)   --->   "%mul_ln1171_136 = mul i46 %sext_ln1171_136, i46 %sext_ln35_25"   --->   Operation 439 'mul' 'mul_ln1171_136' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 440 [1/1] (0.00ns)   --->   "%sext_ln1171_137 = sext i28 %linear_proj_weight_V_26_load"   --->   Operation 440 'sext' 'sext_ln1171_137' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 441 [3/3] (2.68ns)   --->   "%mul_ln1171_137 = mul i46 %sext_ln1171_137, i46 %sext_ln35_26"   --->   Operation 441 'mul' 'mul_ln1171_137' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 442 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_27_load = load i9 %linear_proj_weight_V_27_addr"   --->   Operation 442 'load' 'linear_proj_weight_V_27_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_16 : Operation 443 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_28_load = load i9 %linear_proj_weight_V_28_addr"   --->   Operation 443 'load' 'linear_proj_weight_V_28_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_16 : Operation 444 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_29_load = load i9 %linear_proj_weight_V_29_addr"   --->   Operation 444 'load' 'linear_proj_weight_V_29_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_16 : Operation 445 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_30_load = load i9 %linear_proj_weight_V_30_addr"   --->   Operation 445 'load' 'linear_proj_weight_V_30_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 17 <SV = 16> <Delay = 2.68>
ST_17 : Operation 446 [1/1] (0.00ns)   --->   "%sext_ln35_27 = sext i28 %out_nodes_features_skip_concat_bias_V_27_load" [GAT_compute.cc:35]   --->   Operation 446 'sext' 'sext_ln35_27' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 447 [1/1] (0.00ns)   --->   "%sext_ln35_28 = sext i28 %out_nodes_features_skip_concat_bias_V_28_load" [GAT_compute.cc:35]   --->   Operation 447 'sext' 'sext_ln35_28' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 448 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_29_load = load i7 %out_nodes_features_skip_concat_bias_V_29_addr" [GAT_compute.cc:35]   --->   Operation 448 'load' 'out_nodes_features_skip_concat_bias_V_29_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_17 : Operation 449 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_30_load = load i7 %out_nodes_features_skip_concat_bias_V_30_addr" [GAT_compute.cc:35]   --->   Operation 449 'load' 'out_nodes_features_skip_concat_bias_V_30_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_17 : Operation 450 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_31_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_31, i64 0, i64 %zext_ln35"   --->   Operation 450 'getelementptr' 'out_nodes_features_skip_concat_bias_V_31_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 451 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_31_load = load i7 %out_nodes_features_skip_concat_bias_V_31_addr" [GAT_compute.cc:35]   --->   Operation 451 'load' 'out_nodes_features_skip_concat_bias_V_31_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_17 : Operation 452 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_32_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_32, i64 0, i64 %zext_ln35"   --->   Operation 452 'getelementptr' 'out_nodes_features_skip_concat_bias_V_32_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 453 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_32_load = load i7 %out_nodes_features_skip_concat_bias_V_32_addr" [GAT_compute.cc:35]   --->   Operation 453 'load' 'out_nodes_features_skip_concat_bias_V_32_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_17 : Operation 454 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_31_addr = getelementptr i28 %linear_proj_weight_V_31, i64 0, i64 %zext_ln1171_3"   --->   Operation 454 'getelementptr' 'linear_proj_weight_V_31_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 455 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_32_addr = getelementptr i28 %linear_proj_weight_V_32, i64 0, i64 %zext_ln1171_3"   --->   Operation 455 'getelementptr' 'linear_proj_weight_V_32_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 456 [1/1] (0.00ns)   --->   "%shl_ln737_123 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_128, i18 0"   --->   Operation 456 'bitconcatenate' 'shl_ln737_123' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 457 [1/1] (1.26ns)   --->   "%add_ln1245_128 = add i46 %shl_ln737_123, i46 %mul_ln1171_132"   --->   Operation 457 'add' 'add_ln1245_128' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_129 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_128, i32 18, i32 45"   --->   Operation 458 'partselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 459 [1/1] (0.00ns)   --->   "%shl_ln737_124 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_129, i18 0"   --->   Operation 459 'bitconcatenate' 'shl_ln737_124' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 460 [1/1] (1.26ns)   --->   "%add_ln1245_129 = add i46 %shl_ln737_124, i46 %mul_ln1171_133"   --->   Operation 460 'add' 'add_ln1245_129' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 461 [1/3] (2.68ns)   --->   "%mul_ln1171_134 = mul i46 %sext_ln1171_134, i46 %sext_ln35_23"   --->   Operation 461 'mul' 'mul_ln1171_134' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_130 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_129, i32 18, i32 45"   --->   Operation 462 'partselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 463 [1/3] (2.68ns)   --->   "%mul_ln1171_135 = mul i46 %sext_ln1171_135, i46 %sext_ln35_24"   --->   Operation 463 'mul' 'mul_ln1171_135' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 464 [2/3] (2.68ns)   --->   "%mul_ln1171_136 = mul i46 %sext_ln1171_136, i46 %sext_ln35_25"   --->   Operation 464 'mul' 'mul_ln1171_136' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 465 [2/3] (2.68ns)   --->   "%mul_ln1171_137 = mul i46 %sext_ln1171_137, i46 %sext_ln35_26"   --->   Operation 465 'mul' 'mul_ln1171_137' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 466 [1/1] (0.00ns)   --->   "%sext_ln1171_138 = sext i28 %linear_proj_weight_V_27_load"   --->   Operation 466 'sext' 'sext_ln1171_138' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 467 [3/3] (2.68ns)   --->   "%mul_ln1171_138 = mul i46 %sext_ln1171_138, i46 %sext_ln35_27"   --->   Operation 467 'mul' 'mul_ln1171_138' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 468 [1/1] (0.00ns)   --->   "%sext_ln1171_139 = sext i28 %linear_proj_weight_V_28_load"   --->   Operation 468 'sext' 'sext_ln1171_139' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 469 [3/3] (2.68ns)   --->   "%mul_ln1171_139 = mul i46 %sext_ln1171_139, i46 %sext_ln35_28"   --->   Operation 469 'mul' 'mul_ln1171_139' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 470 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_29_load = load i9 %linear_proj_weight_V_29_addr"   --->   Operation 470 'load' 'linear_proj_weight_V_29_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_17 : Operation 471 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_30_load = load i9 %linear_proj_weight_V_30_addr"   --->   Operation 471 'load' 'linear_proj_weight_V_30_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_17 : Operation 472 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_31_load = load i9 %linear_proj_weight_V_31_addr"   --->   Operation 472 'load' 'linear_proj_weight_V_31_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_17 : Operation 473 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_32_load = load i9 %linear_proj_weight_V_32_addr"   --->   Operation 473 'load' 'linear_proj_weight_V_32_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 18 <SV = 17> <Delay = 2.68>
ST_18 : Operation 474 [1/1] (0.00ns)   --->   "%sext_ln35_29 = sext i28 %out_nodes_features_skip_concat_bias_V_29_load" [GAT_compute.cc:35]   --->   Operation 474 'sext' 'sext_ln35_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 475 [1/1] (0.00ns)   --->   "%sext_ln35_30 = sext i28 %out_nodes_features_skip_concat_bias_V_30_load" [GAT_compute.cc:35]   --->   Operation 475 'sext' 'sext_ln35_30' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 476 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_31_load = load i7 %out_nodes_features_skip_concat_bias_V_31_addr" [GAT_compute.cc:35]   --->   Operation 476 'load' 'out_nodes_features_skip_concat_bias_V_31_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_18 : Operation 477 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_32_load = load i7 %out_nodes_features_skip_concat_bias_V_32_addr" [GAT_compute.cc:35]   --->   Operation 477 'load' 'out_nodes_features_skip_concat_bias_V_32_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_18 : Operation 478 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_33_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_33, i64 0, i64 %zext_ln35"   --->   Operation 478 'getelementptr' 'out_nodes_features_skip_concat_bias_V_33_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 479 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_33_load = load i7 %out_nodes_features_skip_concat_bias_V_33_addr" [GAT_compute.cc:35]   --->   Operation 479 'load' 'out_nodes_features_skip_concat_bias_V_33_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_18 : Operation 480 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_34_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_34, i64 0, i64 %zext_ln35"   --->   Operation 480 'getelementptr' 'out_nodes_features_skip_concat_bias_V_34_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 481 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_34_load = load i7 %out_nodes_features_skip_concat_bias_V_34_addr" [GAT_compute.cc:35]   --->   Operation 481 'load' 'out_nodes_features_skip_concat_bias_V_34_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_18 : Operation 482 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_33_addr = getelementptr i28 %linear_proj_weight_V_33, i64 0, i64 %zext_ln1171_3"   --->   Operation 482 'getelementptr' 'linear_proj_weight_V_33_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 483 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_34_addr = getelementptr i28 %linear_proj_weight_V_34, i64 0, i64 %zext_ln1171_3"   --->   Operation 483 'getelementptr' 'linear_proj_weight_V_34_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 484 [1/1] (0.00ns)   --->   "%shl_ln737_125 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_130, i18 0"   --->   Operation 484 'bitconcatenate' 'shl_ln737_125' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 485 [1/1] (1.26ns)   --->   "%add_ln1245_130 = add i46 %shl_ln737_125, i46 %mul_ln1171_134"   --->   Operation 485 'add' 'add_ln1245_130' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_131 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_130, i32 18, i32 45"   --->   Operation 486 'partselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 487 [1/1] (0.00ns)   --->   "%shl_ln737_126 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_131, i18 0"   --->   Operation 487 'bitconcatenate' 'shl_ln737_126' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 488 [1/1] (1.26ns)   --->   "%add_ln1245_131 = add i46 %shl_ln737_126, i46 %mul_ln1171_135"   --->   Operation 488 'add' 'add_ln1245_131' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 489 [1/3] (2.68ns)   --->   "%mul_ln1171_136 = mul i46 %sext_ln1171_136, i46 %sext_ln35_25"   --->   Operation 489 'mul' 'mul_ln1171_136' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 490 [1/1] (0.00ns)   --->   "%tmp_132 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_131, i32 18, i32 45"   --->   Operation 490 'partselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 491 [1/3] (2.68ns)   --->   "%mul_ln1171_137 = mul i46 %sext_ln1171_137, i46 %sext_ln35_26"   --->   Operation 491 'mul' 'mul_ln1171_137' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 492 [2/3] (2.68ns)   --->   "%mul_ln1171_138 = mul i46 %sext_ln1171_138, i46 %sext_ln35_27"   --->   Operation 492 'mul' 'mul_ln1171_138' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 493 [2/3] (2.68ns)   --->   "%mul_ln1171_139 = mul i46 %sext_ln1171_139, i46 %sext_ln35_28"   --->   Operation 493 'mul' 'mul_ln1171_139' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 494 [1/1] (0.00ns)   --->   "%sext_ln1171_140 = sext i28 %linear_proj_weight_V_29_load"   --->   Operation 494 'sext' 'sext_ln1171_140' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 495 [3/3] (2.68ns)   --->   "%mul_ln1171_140 = mul i46 %sext_ln1171_140, i46 %sext_ln35_29"   --->   Operation 495 'mul' 'mul_ln1171_140' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 496 [1/1] (0.00ns)   --->   "%sext_ln1171_141 = sext i28 %linear_proj_weight_V_30_load"   --->   Operation 496 'sext' 'sext_ln1171_141' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 497 [3/3] (2.68ns)   --->   "%mul_ln1171_141 = mul i46 %sext_ln1171_141, i46 %sext_ln35_30"   --->   Operation 497 'mul' 'mul_ln1171_141' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 498 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_31_load = load i9 %linear_proj_weight_V_31_addr"   --->   Operation 498 'load' 'linear_proj_weight_V_31_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_18 : Operation 499 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_32_load = load i9 %linear_proj_weight_V_32_addr"   --->   Operation 499 'load' 'linear_proj_weight_V_32_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_18 : Operation 500 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_33_load = load i9 %linear_proj_weight_V_33_addr"   --->   Operation 500 'load' 'linear_proj_weight_V_33_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_18 : Operation 501 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_34_load = load i9 %linear_proj_weight_V_34_addr"   --->   Operation 501 'load' 'linear_proj_weight_V_34_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 19 <SV = 18> <Delay = 2.68>
ST_19 : Operation 502 [1/1] (0.00ns)   --->   "%sext_ln35_31 = sext i28 %out_nodes_features_skip_concat_bias_V_31_load" [GAT_compute.cc:35]   --->   Operation 502 'sext' 'sext_ln35_31' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 503 [1/1] (0.00ns)   --->   "%sext_ln35_32 = sext i28 %out_nodes_features_skip_concat_bias_V_32_load" [GAT_compute.cc:35]   --->   Operation 503 'sext' 'sext_ln35_32' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 504 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_33_load = load i7 %out_nodes_features_skip_concat_bias_V_33_addr" [GAT_compute.cc:35]   --->   Operation 504 'load' 'out_nodes_features_skip_concat_bias_V_33_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_19 : Operation 505 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_34_load = load i7 %out_nodes_features_skip_concat_bias_V_34_addr" [GAT_compute.cc:35]   --->   Operation 505 'load' 'out_nodes_features_skip_concat_bias_V_34_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_19 : Operation 506 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_35_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_35, i64 0, i64 %zext_ln35"   --->   Operation 506 'getelementptr' 'out_nodes_features_skip_concat_bias_V_35_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 507 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_35_load = load i7 %out_nodes_features_skip_concat_bias_V_35_addr" [GAT_compute.cc:35]   --->   Operation 507 'load' 'out_nodes_features_skip_concat_bias_V_35_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_19 : Operation 508 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_36_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_36, i64 0, i64 %zext_ln35"   --->   Operation 508 'getelementptr' 'out_nodes_features_skip_concat_bias_V_36_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 509 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_36_load = load i7 %out_nodes_features_skip_concat_bias_V_36_addr" [GAT_compute.cc:35]   --->   Operation 509 'load' 'out_nodes_features_skip_concat_bias_V_36_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_19 : Operation 510 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_35_addr = getelementptr i28 %linear_proj_weight_V_35, i64 0, i64 %zext_ln1171_3"   --->   Operation 510 'getelementptr' 'linear_proj_weight_V_35_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 511 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_36_addr = getelementptr i28 %linear_proj_weight_V_36, i64 0, i64 %zext_ln1171_3"   --->   Operation 511 'getelementptr' 'linear_proj_weight_V_36_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 512 [1/1] (0.00ns)   --->   "%shl_ln737_127 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_132, i18 0"   --->   Operation 512 'bitconcatenate' 'shl_ln737_127' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 513 [1/1] (1.26ns)   --->   "%add_ln1245_132 = add i46 %shl_ln737_127, i46 %mul_ln1171_136"   --->   Operation 513 'add' 'add_ln1245_132' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 514 [1/1] (0.00ns)   --->   "%tmp_133 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_132, i32 18, i32 45"   --->   Operation 514 'partselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 515 [1/1] (0.00ns)   --->   "%shl_ln737_128 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_133, i18 0"   --->   Operation 515 'bitconcatenate' 'shl_ln737_128' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 516 [1/1] (1.26ns)   --->   "%add_ln1245_133 = add i46 %shl_ln737_128, i46 %mul_ln1171_137"   --->   Operation 516 'add' 'add_ln1245_133' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 517 [1/3] (2.68ns)   --->   "%mul_ln1171_138 = mul i46 %sext_ln1171_138, i46 %sext_ln35_27"   --->   Operation 517 'mul' 'mul_ln1171_138' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 518 [1/1] (0.00ns)   --->   "%tmp_134 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_133, i32 18, i32 45"   --->   Operation 518 'partselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 519 [1/3] (2.68ns)   --->   "%mul_ln1171_139 = mul i46 %sext_ln1171_139, i46 %sext_ln35_28"   --->   Operation 519 'mul' 'mul_ln1171_139' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 520 [2/3] (2.68ns)   --->   "%mul_ln1171_140 = mul i46 %sext_ln1171_140, i46 %sext_ln35_29"   --->   Operation 520 'mul' 'mul_ln1171_140' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 521 [2/3] (2.68ns)   --->   "%mul_ln1171_141 = mul i46 %sext_ln1171_141, i46 %sext_ln35_30"   --->   Operation 521 'mul' 'mul_ln1171_141' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 522 [1/1] (0.00ns)   --->   "%sext_ln1171_142 = sext i28 %linear_proj_weight_V_31_load"   --->   Operation 522 'sext' 'sext_ln1171_142' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 523 [3/3] (2.68ns)   --->   "%mul_ln1171_142 = mul i46 %sext_ln1171_142, i46 %sext_ln35_31"   --->   Operation 523 'mul' 'mul_ln1171_142' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 524 [1/1] (0.00ns)   --->   "%sext_ln1171_143 = sext i28 %linear_proj_weight_V_32_load"   --->   Operation 524 'sext' 'sext_ln1171_143' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 525 [3/3] (2.68ns)   --->   "%mul_ln1171_143 = mul i46 %sext_ln1171_143, i46 %sext_ln35_32"   --->   Operation 525 'mul' 'mul_ln1171_143' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 526 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_33_load = load i9 %linear_proj_weight_V_33_addr"   --->   Operation 526 'load' 'linear_proj_weight_V_33_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_19 : Operation 527 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_34_load = load i9 %linear_proj_weight_V_34_addr"   --->   Operation 527 'load' 'linear_proj_weight_V_34_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_19 : Operation 528 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_35_load = load i9 %linear_proj_weight_V_35_addr"   --->   Operation 528 'load' 'linear_proj_weight_V_35_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_19 : Operation 529 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_36_load = load i9 %linear_proj_weight_V_36_addr"   --->   Operation 529 'load' 'linear_proj_weight_V_36_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 20 <SV = 19> <Delay = 2.68>
ST_20 : Operation 530 [1/1] (0.00ns)   --->   "%sext_ln35_33 = sext i28 %out_nodes_features_skip_concat_bias_V_33_load" [GAT_compute.cc:35]   --->   Operation 530 'sext' 'sext_ln35_33' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 531 [1/1] (0.00ns)   --->   "%sext_ln35_34 = sext i28 %out_nodes_features_skip_concat_bias_V_34_load" [GAT_compute.cc:35]   --->   Operation 531 'sext' 'sext_ln35_34' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 532 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_35_load = load i7 %out_nodes_features_skip_concat_bias_V_35_addr" [GAT_compute.cc:35]   --->   Operation 532 'load' 'out_nodes_features_skip_concat_bias_V_35_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_20 : Operation 533 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_36_load = load i7 %out_nodes_features_skip_concat_bias_V_36_addr" [GAT_compute.cc:35]   --->   Operation 533 'load' 'out_nodes_features_skip_concat_bias_V_36_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_20 : Operation 534 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_37_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_37, i64 0, i64 %zext_ln35"   --->   Operation 534 'getelementptr' 'out_nodes_features_skip_concat_bias_V_37_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 535 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_37_load = load i7 %out_nodes_features_skip_concat_bias_V_37_addr" [GAT_compute.cc:35]   --->   Operation 535 'load' 'out_nodes_features_skip_concat_bias_V_37_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_20 : Operation 536 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_38_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_38, i64 0, i64 %zext_ln35"   --->   Operation 536 'getelementptr' 'out_nodes_features_skip_concat_bias_V_38_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 537 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_38_load = load i7 %out_nodes_features_skip_concat_bias_V_38_addr" [GAT_compute.cc:35]   --->   Operation 537 'load' 'out_nodes_features_skip_concat_bias_V_38_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_20 : Operation 538 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_37_addr = getelementptr i28 %linear_proj_weight_V_37, i64 0, i64 %zext_ln1171_3"   --->   Operation 538 'getelementptr' 'linear_proj_weight_V_37_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 539 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_38_addr = getelementptr i28 %linear_proj_weight_V_38, i64 0, i64 %zext_ln1171_3"   --->   Operation 539 'getelementptr' 'linear_proj_weight_V_38_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 540 [1/1] (0.00ns)   --->   "%shl_ln737_129 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_134, i18 0"   --->   Operation 540 'bitconcatenate' 'shl_ln737_129' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 541 [1/1] (1.26ns)   --->   "%add_ln1245_134 = add i46 %shl_ln737_129, i46 %mul_ln1171_138"   --->   Operation 541 'add' 'add_ln1245_134' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 542 [1/1] (0.00ns)   --->   "%tmp_135 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_134, i32 18, i32 45"   --->   Operation 542 'partselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 543 [1/1] (0.00ns)   --->   "%shl_ln737_130 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_135, i18 0"   --->   Operation 543 'bitconcatenate' 'shl_ln737_130' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 544 [1/1] (1.26ns)   --->   "%add_ln1245_135 = add i46 %shl_ln737_130, i46 %mul_ln1171_139"   --->   Operation 544 'add' 'add_ln1245_135' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 545 [1/3] (2.68ns)   --->   "%mul_ln1171_140 = mul i46 %sext_ln1171_140, i46 %sext_ln35_29"   --->   Operation 545 'mul' 'mul_ln1171_140' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 546 [1/1] (0.00ns)   --->   "%tmp_136 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_135, i32 18, i32 45"   --->   Operation 546 'partselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 547 [1/3] (2.68ns)   --->   "%mul_ln1171_141 = mul i46 %sext_ln1171_141, i46 %sext_ln35_30"   --->   Operation 547 'mul' 'mul_ln1171_141' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 548 [2/3] (2.68ns)   --->   "%mul_ln1171_142 = mul i46 %sext_ln1171_142, i46 %sext_ln35_31"   --->   Operation 548 'mul' 'mul_ln1171_142' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 549 [2/3] (2.68ns)   --->   "%mul_ln1171_143 = mul i46 %sext_ln1171_143, i46 %sext_ln35_32"   --->   Operation 549 'mul' 'mul_ln1171_143' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 550 [1/1] (0.00ns)   --->   "%sext_ln1171_144 = sext i28 %linear_proj_weight_V_33_load"   --->   Operation 550 'sext' 'sext_ln1171_144' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 551 [3/3] (2.68ns)   --->   "%mul_ln1171_144 = mul i46 %sext_ln1171_144, i46 %sext_ln35_33"   --->   Operation 551 'mul' 'mul_ln1171_144' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 552 [1/1] (0.00ns)   --->   "%sext_ln1171_145 = sext i28 %linear_proj_weight_V_34_load"   --->   Operation 552 'sext' 'sext_ln1171_145' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 553 [3/3] (2.68ns)   --->   "%mul_ln1171_145 = mul i46 %sext_ln1171_145, i46 %sext_ln35_34"   --->   Operation 553 'mul' 'mul_ln1171_145' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 554 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_35_load = load i9 %linear_proj_weight_V_35_addr"   --->   Operation 554 'load' 'linear_proj_weight_V_35_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_20 : Operation 555 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_36_load = load i9 %linear_proj_weight_V_36_addr"   --->   Operation 555 'load' 'linear_proj_weight_V_36_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_20 : Operation 556 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_37_load = load i9 %linear_proj_weight_V_37_addr"   --->   Operation 556 'load' 'linear_proj_weight_V_37_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_20 : Operation 557 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_38_load = load i9 %linear_proj_weight_V_38_addr"   --->   Operation 557 'load' 'linear_proj_weight_V_38_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 21 <SV = 20> <Delay = 2.68>
ST_21 : Operation 558 [1/1] (0.00ns)   --->   "%sext_ln35_35 = sext i28 %out_nodes_features_skip_concat_bias_V_35_load" [GAT_compute.cc:35]   --->   Operation 558 'sext' 'sext_ln35_35' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 559 [1/1] (0.00ns)   --->   "%sext_ln35_36 = sext i28 %out_nodes_features_skip_concat_bias_V_36_load" [GAT_compute.cc:35]   --->   Operation 559 'sext' 'sext_ln35_36' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 560 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_37_load = load i7 %out_nodes_features_skip_concat_bias_V_37_addr" [GAT_compute.cc:35]   --->   Operation 560 'load' 'out_nodes_features_skip_concat_bias_V_37_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_21 : Operation 561 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_38_load = load i7 %out_nodes_features_skip_concat_bias_V_38_addr" [GAT_compute.cc:35]   --->   Operation 561 'load' 'out_nodes_features_skip_concat_bias_V_38_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_21 : Operation 562 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_39_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_39, i64 0, i64 %zext_ln35"   --->   Operation 562 'getelementptr' 'out_nodes_features_skip_concat_bias_V_39_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 563 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_39_load = load i7 %out_nodes_features_skip_concat_bias_V_39_addr" [GAT_compute.cc:35]   --->   Operation 563 'load' 'out_nodes_features_skip_concat_bias_V_39_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_21 : Operation 564 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_40_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_40, i64 0, i64 %zext_ln35"   --->   Operation 564 'getelementptr' 'out_nodes_features_skip_concat_bias_V_40_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 565 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_40_load = load i7 %out_nodes_features_skip_concat_bias_V_40_addr" [GAT_compute.cc:35]   --->   Operation 565 'load' 'out_nodes_features_skip_concat_bias_V_40_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_21 : Operation 566 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_39_addr = getelementptr i28 %linear_proj_weight_V_39, i64 0, i64 %zext_ln1171_3"   --->   Operation 566 'getelementptr' 'linear_proj_weight_V_39_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 567 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_40_addr = getelementptr i28 %linear_proj_weight_V_40, i64 0, i64 %zext_ln1171_3"   --->   Operation 567 'getelementptr' 'linear_proj_weight_V_40_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 568 [1/1] (0.00ns)   --->   "%shl_ln737_131 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_136, i18 0"   --->   Operation 568 'bitconcatenate' 'shl_ln737_131' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 569 [1/1] (1.26ns)   --->   "%add_ln1245_136 = add i46 %shl_ln737_131, i46 %mul_ln1171_140"   --->   Operation 569 'add' 'add_ln1245_136' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 570 [1/1] (0.00ns)   --->   "%tmp_137 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_136, i32 18, i32 45"   --->   Operation 570 'partselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 571 [1/1] (0.00ns)   --->   "%shl_ln737_132 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_137, i18 0"   --->   Operation 571 'bitconcatenate' 'shl_ln737_132' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 572 [1/1] (1.26ns)   --->   "%add_ln1245_137 = add i46 %shl_ln737_132, i46 %mul_ln1171_141"   --->   Operation 572 'add' 'add_ln1245_137' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 573 [1/3] (2.68ns)   --->   "%mul_ln1171_142 = mul i46 %sext_ln1171_142, i46 %sext_ln35_31"   --->   Operation 573 'mul' 'mul_ln1171_142' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_138 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_137, i32 18, i32 45"   --->   Operation 574 'partselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 575 [1/3] (2.68ns)   --->   "%mul_ln1171_143 = mul i46 %sext_ln1171_143, i46 %sext_ln35_32"   --->   Operation 575 'mul' 'mul_ln1171_143' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 576 [2/3] (2.68ns)   --->   "%mul_ln1171_144 = mul i46 %sext_ln1171_144, i46 %sext_ln35_33"   --->   Operation 576 'mul' 'mul_ln1171_144' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 577 [2/3] (2.68ns)   --->   "%mul_ln1171_145 = mul i46 %sext_ln1171_145, i46 %sext_ln35_34"   --->   Operation 577 'mul' 'mul_ln1171_145' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 578 [1/1] (0.00ns)   --->   "%sext_ln1171_146 = sext i28 %linear_proj_weight_V_35_load"   --->   Operation 578 'sext' 'sext_ln1171_146' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 579 [3/3] (2.68ns)   --->   "%mul_ln1171_146 = mul i46 %sext_ln1171_146, i46 %sext_ln35_35"   --->   Operation 579 'mul' 'mul_ln1171_146' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 580 [1/1] (0.00ns)   --->   "%sext_ln1171_147 = sext i28 %linear_proj_weight_V_36_load"   --->   Operation 580 'sext' 'sext_ln1171_147' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 581 [3/3] (2.68ns)   --->   "%mul_ln1171_147 = mul i46 %sext_ln1171_147, i46 %sext_ln35_36"   --->   Operation 581 'mul' 'mul_ln1171_147' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 582 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_37_load = load i9 %linear_proj_weight_V_37_addr"   --->   Operation 582 'load' 'linear_proj_weight_V_37_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_21 : Operation 583 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_38_load = load i9 %linear_proj_weight_V_38_addr"   --->   Operation 583 'load' 'linear_proj_weight_V_38_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_21 : Operation 584 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_39_load = load i9 %linear_proj_weight_V_39_addr"   --->   Operation 584 'load' 'linear_proj_weight_V_39_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_21 : Operation 585 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_40_load = load i9 %linear_proj_weight_V_40_addr"   --->   Operation 585 'load' 'linear_proj_weight_V_40_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 22 <SV = 21> <Delay = 2.68>
ST_22 : Operation 586 [1/1] (0.00ns)   --->   "%sext_ln35_37 = sext i28 %out_nodes_features_skip_concat_bias_V_37_load" [GAT_compute.cc:35]   --->   Operation 586 'sext' 'sext_ln35_37' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 587 [1/1] (0.00ns)   --->   "%sext_ln35_38 = sext i28 %out_nodes_features_skip_concat_bias_V_38_load" [GAT_compute.cc:35]   --->   Operation 587 'sext' 'sext_ln35_38' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 588 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_39_load = load i7 %out_nodes_features_skip_concat_bias_V_39_addr" [GAT_compute.cc:35]   --->   Operation 588 'load' 'out_nodes_features_skip_concat_bias_V_39_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_22 : Operation 589 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_40_load = load i7 %out_nodes_features_skip_concat_bias_V_40_addr" [GAT_compute.cc:35]   --->   Operation 589 'load' 'out_nodes_features_skip_concat_bias_V_40_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_22 : Operation 590 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_41_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_41, i64 0, i64 %zext_ln35"   --->   Operation 590 'getelementptr' 'out_nodes_features_skip_concat_bias_V_41_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 591 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_41_load = load i7 %out_nodes_features_skip_concat_bias_V_41_addr" [GAT_compute.cc:35]   --->   Operation 591 'load' 'out_nodes_features_skip_concat_bias_V_41_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_22 : Operation 592 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_42_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_42, i64 0, i64 %zext_ln35"   --->   Operation 592 'getelementptr' 'out_nodes_features_skip_concat_bias_V_42_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 593 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_42_load = load i7 %out_nodes_features_skip_concat_bias_V_42_addr" [GAT_compute.cc:35]   --->   Operation 593 'load' 'out_nodes_features_skip_concat_bias_V_42_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_22 : Operation 594 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_41_addr = getelementptr i28 %linear_proj_weight_V_41, i64 0, i64 %zext_ln1171_3"   --->   Operation 594 'getelementptr' 'linear_proj_weight_V_41_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 595 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_42_addr = getelementptr i28 %linear_proj_weight_V_42, i64 0, i64 %zext_ln1171_3"   --->   Operation 595 'getelementptr' 'linear_proj_weight_V_42_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 596 [1/1] (0.00ns)   --->   "%shl_ln737_133 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_138, i18 0"   --->   Operation 596 'bitconcatenate' 'shl_ln737_133' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 597 [1/1] (1.26ns)   --->   "%add_ln1245_138 = add i46 %shl_ln737_133, i46 %mul_ln1171_142"   --->   Operation 597 'add' 'add_ln1245_138' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 598 [1/1] (0.00ns)   --->   "%tmp_139 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_138, i32 18, i32 45"   --->   Operation 598 'partselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 599 [1/1] (0.00ns)   --->   "%shl_ln737_134 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_139, i18 0"   --->   Operation 599 'bitconcatenate' 'shl_ln737_134' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 600 [1/1] (1.26ns)   --->   "%add_ln1245_139 = add i46 %shl_ln737_134, i46 %mul_ln1171_143"   --->   Operation 600 'add' 'add_ln1245_139' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 601 [1/3] (2.68ns)   --->   "%mul_ln1171_144 = mul i46 %sext_ln1171_144, i46 %sext_ln35_33"   --->   Operation 601 'mul' 'mul_ln1171_144' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 602 [1/1] (0.00ns)   --->   "%tmp_140 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_139, i32 18, i32 45"   --->   Operation 602 'partselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 603 [1/3] (2.68ns)   --->   "%mul_ln1171_145 = mul i46 %sext_ln1171_145, i46 %sext_ln35_34"   --->   Operation 603 'mul' 'mul_ln1171_145' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 604 [2/3] (2.68ns)   --->   "%mul_ln1171_146 = mul i46 %sext_ln1171_146, i46 %sext_ln35_35"   --->   Operation 604 'mul' 'mul_ln1171_146' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 605 [2/3] (2.68ns)   --->   "%mul_ln1171_147 = mul i46 %sext_ln1171_147, i46 %sext_ln35_36"   --->   Operation 605 'mul' 'mul_ln1171_147' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 606 [1/1] (0.00ns)   --->   "%sext_ln1171_148 = sext i28 %linear_proj_weight_V_37_load"   --->   Operation 606 'sext' 'sext_ln1171_148' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 607 [3/3] (2.68ns)   --->   "%mul_ln1171_148 = mul i46 %sext_ln1171_148, i46 %sext_ln35_37"   --->   Operation 607 'mul' 'mul_ln1171_148' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 608 [1/1] (0.00ns)   --->   "%sext_ln1171_149 = sext i28 %linear_proj_weight_V_38_load"   --->   Operation 608 'sext' 'sext_ln1171_149' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 609 [3/3] (2.68ns)   --->   "%mul_ln1171_149 = mul i46 %sext_ln1171_149, i46 %sext_ln35_38"   --->   Operation 609 'mul' 'mul_ln1171_149' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 610 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_39_load = load i9 %linear_proj_weight_V_39_addr"   --->   Operation 610 'load' 'linear_proj_weight_V_39_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_22 : Operation 611 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_40_load = load i9 %linear_proj_weight_V_40_addr"   --->   Operation 611 'load' 'linear_proj_weight_V_40_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_22 : Operation 612 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_41_load = load i9 %linear_proj_weight_V_41_addr"   --->   Operation 612 'load' 'linear_proj_weight_V_41_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_22 : Operation 613 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_42_load = load i9 %linear_proj_weight_V_42_addr"   --->   Operation 613 'load' 'linear_proj_weight_V_42_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 23 <SV = 22> <Delay = 2.68>
ST_23 : Operation 614 [1/1] (0.00ns)   --->   "%sext_ln35_39 = sext i28 %out_nodes_features_skip_concat_bias_V_39_load" [GAT_compute.cc:35]   --->   Operation 614 'sext' 'sext_ln35_39' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 615 [1/1] (0.00ns)   --->   "%sext_ln35_40 = sext i28 %out_nodes_features_skip_concat_bias_V_40_load" [GAT_compute.cc:35]   --->   Operation 615 'sext' 'sext_ln35_40' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 616 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_41_load = load i7 %out_nodes_features_skip_concat_bias_V_41_addr" [GAT_compute.cc:35]   --->   Operation 616 'load' 'out_nodes_features_skip_concat_bias_V_41_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_23 : Operation 617 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_42_load = load i7 %out_nodes_features_skip_concat_bias_V_42_addr" [GAT_compute.cc:35]   --->   Operation 617 'load' 'out_nodes_features_skip_concat_bias_V_42_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_23 : Operation 618 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_43_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_43, i64 0, i64 %zext_ln35"   --->   Operation 618 'getelementptr' 'out_nodes_features_skip_concat_bias_V_43_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 619 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_43_load = load i7 %out_nodes_features_skip_concat_bias_V_43_addr" [GAT_compute.cc:35]   --->   Operation 619 'load' 'out_nodes_features_skip_concat_bias_V_43_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_23 : Operation 620 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_44_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_44, i64 0, i64 %zext_ln35"   --->   Operation 620 'getelementptr' 'out_nodes_features_skip_concat_bias_V_44_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 621 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_44_load = load i7 %out_nodes_features_skip_concat_bias_V_44_addr" [GAT_compute.cc:35]   --->   Operation 621 'load' 'out_nodes_features_skip_concat_bias_V_44_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_23 : Operation 622 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_43_addr = getelementptr i28 %linear_proj_weight_V_43, i64 0, i64 %zext_ln1171_3"   --->   Operation 622 'getelementptr' 'linear_proj_weight_V_43_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 623 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_44_addr = getelementptr i28 %linear_proj_weight_V_44, i64 0, i64 %zext_ln1171_3"   --->   Operation 623 'getelementptr' 'linear_proj_weight_V_44_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 624 [1/1] (0.00ns)   --->   "%shl_ln737_135 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_140, i18 0"   --->   Operation 624 'bitconcatenate' 'shl_ln737_135' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 625 [1/1] (1.26ns)   --->   "%add_ln1245_140 = add i46 %shl_ln737_135, i46 %mul_ln1171_144"   --->   Operation 625 'add' 'add_ln1245_140' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 626 [1/1] (0.00ns)   --->   "%tmp_141 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_140, i32 18, i32 45"   --->   Operation 626 'partselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 627 [1/1] (0.00ns)   --->   "%shl_ln737_136 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_141, i18 0"   --->   Operation 627 'bitconcatenate' 'shl_ln737_136' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 628 [1/1] (1.26ns)   --->   "%add_ln1245_141 = add i46 %shl_ln737_136, i46 %mul_ln1171_145"   --->   Operation 628 'add' 'add_ln1245_141' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 629 [1/3] (2.68ns)   --->   "%mul_ln1171_146 = mul i46 %sext_ln1171_146, i46 %sext_ln35_35"   --->   Operation 629 'mul' 'mul_ln1171_146' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 630 [1/1] (0.00ns)   --->   "%tmp_142 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_141, i32 18, i32 45"   --->   Operation 630 'partselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 631 [1/3] (2.68ns)   --->   "%mul_ln1171_147 = mul i46 %sext_ln1171_147, i46 %sext_ln35_36"   --->   Operation 631 'mul' 'mul_ln1171_147' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 632 [2/3] (2.68ns)   --->   "%mul_ln1171_148 = mul i46 %sext_ln1171_148, i46 %sext_ln35_37"   --->   Operation 632 'mul' 'mul_ln1171_148' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 633 [2/3] (2.68ns)   --->   "%mul_ln1171_149 = mul i46 %sext_ln1171_149, i46 %sext_ln35_38"   --->   Operation 633 'mul' 'mul_ln1171_149' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 634 [1/1] (0.00ns)   --->   "%sext_ln1171_150 = sext i28 %linear_proj_weight_V_39_load"   --->   Operation 634 'sext' 'sext_ln1171_150' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 635 [3/3] (2.68ns)   --->   "%mul_ln1171_150 = mul i46 %sext_ln1171_150, i46 %sext_ln35_39"   --->   Operation 635 'mul' 'mul_ln1171_150' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 636 [1/1] (0.00ns)   --->   "%sext_ln1171_151 = sext i28 %linear_proj_weight_V_40_load"   --->   Operation 636 'sext' 'sext_ln1171_151' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 637 [3/3] (2.68ns)   --->   "%mul_ln1171_151 = mul i46 %sext_ln1171_151, i46 %sext_ln35_40"   --->   Operation 637 'mul' 'mul_ln1171_151' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 638 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_41_load = load i9 %linear_proj_weight_V_41_addr"   --->   Operation 638 'load' 'linear_proj_weight_V_41_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_23 : Operation 639 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_42_load = load i9 %linear_proj_weight_V_42_addr"   --->   Operation 639 'load' 'linear_proj_weight_V_42_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_23 : Operation 640 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_43_load = load i9 %linear_proj_weight_V_43_addr"   --->   Operation 640 'load' 'linear_proj_weight_V_43_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_23 : Operation 641 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_44_load = load i9 %linear_proj_weight_V_44_addr"   --->   Operation 641 'load' 'linear_proj_weight_V_44_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 24 <SV = 23> <Delay = 2.68>
ST_24 : Operation 642 [1/1] (0.00ns)   --->   "%sext_ln35_41 = sext i28 %out_nodes_features_skip_concat_bias_V_41_load" [GAT_compute.cc:35]   --->   Operation 642 'sext' 'sext_ln35_41' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 643 [1/1] (0.00ns)   --->   "%sext_ln35_42 = sext i28 %out_nodes_features_skip_concat_bias_V_42_load" [GAT_compute.cc:35]   --->   Operation 643 'sext' 'sext_ln35_42' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 644 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_43_load = load i7 %out_nodes_features_skip_concat_bias_V_43_addr" [GAT_compute.cc:35]   --->   Operation 644 'load' 'out_nodes_features_skip_concat_bias_V_43_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_24 : Operation 645 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_44_load = load i7 %out_nodes_features_skip_concat_bias_V_44_addr" [GAT_compute.cc:35]   --->   Operation 645 'load' 'out_nodes_features_skip_concat_bias_V_44_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_24 : Operation 646 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_45_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_45, i64 0, i64 %zext_ln35"   --->   Operation 646 'getelementptr' 'out_nodes_features_skip_concat_bias_V_45_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 647 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_45_load = load i7 %out_nodes_features_skip_concat_bias_V_45_addr" [GAT_compute.cc:35]   --->   Operation 647 'load' 'out_nodes_features_skip_concat_bias_V_45_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_24 : Operation 648 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_46_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_46, i64 0, i64 %zext_ln35"   --->   Operation 648 'getelementptr' 'out_nodes_features_skip_concat_bias_V_46_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 649 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_46_load = load i7 %out_nodes_features_skip_concat_bias_V_46_addr" [GAT_compute.cc:35]   --->   Operation 649 'load' 'out_nodes_features_skip_concat_bias_V_46_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_24 : Operation 650 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_45_addr = getelementptr i28 %linear_proj_weight_V_45, i64 0, i64 %zext_ln1171_3"   --->   Operation 650 'getelementptr' 'linear_proj_weight_V_45_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 651 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_46_addr = getelementptr i28 %linear_proj_weight_V_46, i64 0, i64 %zext_ln1171_3"   --->   Operation 651 'getelementptr' 'linear_proj_weight_V_46_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 652 [1/1] (0.00ns)   --->   "%shl_ln737_137 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_142, i18 0"   --->   Operation 652 'bitconcatenate' 'shl_ln737_137' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 653 [1/1] (1.26ns)   --->   "%add_ln1245_142 = add i46 %shl_ln737_137, i46 %mul_ln1171_146"   --->   Operation 653 'add' 'add_ln1245_142' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 654 [1/1] (0.00ns)   --->   "%tmp_143 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_142, i32 18, i32 45"   --->   Operation 654 'partselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 655 [1/1] (0.00ns)   --->   "%shl_ln737_138 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_143, i18 0"   --->   Operation 655 'bitconcatenate' 'shl_ln737_138' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 656 [1/1] (1.26ns)   --->   "%add_ln1245_143 = add i46 %shl_ln737_138, i46 %mul_ln1171_147"   --->   Operation 656 'add' 'add_ln1245_143' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 657 [1/3] (2.68ns)   --->   "%mul_ln1171_148 = mul i46 %sext_ln1171_148, i46 %sext_ln35_37"   --->   Operation 657 'mul' 'mul_ln1171_148' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 658 [1/1] (0.00ns)   --->   "%tmp_144 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_143, i32 18, i32 45"   --->   Operation 658 'partselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 659 [1/3] (2.68ns)   --->   "%mul_ln1171_149 = mul i46 %sext_ln1171_149, i46 %sext_ln35_38"   --->   Operation 659 'mul' 'mul_ln1171_149' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 660 [2/3] (2.68ns)   --->   "%mul_ln1171_150 = mul i46 %sext_ln1171_150, i46 %sext_ln35_39"   --->   Operation 660 'mul' 'mul_ln1171_150' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 661 [2/3] (2.68ns)   --->   "%mul_ln1171_151 = mul i46 %sext_ln1171_151, i46 %sext_ln35_40"   --->   Operation 661 'mul' 'mul_ln1171_151' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 662 [1/1] (0.00ns)   --->   "%sext_ln1171_152 = sext i28 %linear_proj_weight_V_41_load"   --->   Operation 662 'sext' 'sext_ln1171_152' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 663 [3/3] (2.68ns)   --->   "%mul_ln1171_152 = mul i46 %sext_ln1171_152, i46 %sext_ln35_41"   --->   Operation 663 'mul' 'mul_ln1171_152' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 664 [1/1] (0.00ns)   --->   "%sext_ln1171_153 = sext i28 %linear_proj_weight_V_42_load"   --->   Operation 664 'sext' 'sext_ln1171_153' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 665 [3/3] (2.68ns)   --->   "%mul_ln1171_153 = mul i46 %sext_ln1171_153, i46 %sext_ln35_42"   --->   Operation 665 'mul' 'mul_ln1171_153' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 666 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_43_load = load i9 %linear_proj_weight_V_43_addr"   --->   Operation 666 'load' 'linear_proj_weight_V_43_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_24 : Operation 667 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_44_load = load i9 %linear_proj_weight_V_44_addr"   --->   Operation 667 'load' 'linear_proj_weight_V_44_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_24 : Operation 668 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_45_load = load i9 %linear_proj_weight_V_45_addr"   --->   Operation 668 'load' 'linear_proj_weight_V_45_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_24 : Operation 669 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_46_load = load i9 %linear_proj_weight_V_46_addr"   --->   Operation 669 'load' 'linear_proj_weight_V_46_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 25 <SV = 24> <Delay = 2.68>
ST_25 : Operation 670 [1/1] (0.00ns)   --->   "%sext_ln35_43 = sext i28 %out_nodes_features_skip_concat_bias_V_43_load" [GAT_compute.cc:35]   --->   Operation 670 'sext' 'sext_ln35_43' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 671 [1/1] (0.00ns)   --->   "%sext_ln35_44 = sext i28 %out_nodes_features_skip_concat_bias_V_44_load" [GAT_compute.cc:35]   --->   Operation 671 'sext' 'sext_ln35_44' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 672 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_45_load = load i7 %out_nodes_features_skip_concat_bias_V_45_addr" [GAT_compute.cc:35]   --->   Operation 672 'load' 'out_nodes_features_skip_concat_bias_V_45_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_25 : Operation 673 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_46_load = load i7 %out_nodes_features_skip_concat_bias_V_46_addr" [GAT_compute.cc:35]   --->   Operation 673 'load' 'out_nodes_features_skip_concat_bias_V_46_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_25 : Operation 674 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_47_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_47, i64 0, i64 %zext_ln35"   --->   Operation 674 'getelementptr' 'out_nodes_features_skip_concat_bias_V_47_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 675 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_47_load = load i7 %out_nodes_features_skip_concat_bias_V_47_addr" [GAT_compute.cc:35]   --->   Operation 675 'load' 'out_nodes_features_skip_concat_bias_V_47_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_25 : Operation 676 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_48_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_48, i64 0, i64 %zext_ln35"   --->   Operation 676 'getelementptr' 'out_nodes_features_skip_concat_bias_V_48_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 677 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_48_load = load i7 %out_nodes_features_skip_concat_bias_V_48_addr" [GAT_compute.cc:35]   --->   Operation 677 'load' 'out_nodes_features_skip_concat_bias_V_48_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_25 : Operation 678 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_47_addr = getelementptr i28 %linear_proj_weight_V_47, i64 0, i64 %zext_ln1171_3"   --->   Operation 678 'getelementptr' 'linear_proj_weight_V_47_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 679 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_48_addr = getelementptr i28 %linear_proj_weight_V_48, i64 0, i64 %zext_ln1171_3"   --->   Operation 679 'getelementptr' 'linear_proj_weight_V_48_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 680 [1/1] (0.00ns)   --->   "%shl_ln737_139 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_144, i18 0"   --->   Operation 680 'bitconcatenate' 'shl_ln737_139' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 681 [1/1] (1.26ns)   --->   "%add_ln1245_144 = add i46 %shl_ln737_139, i46 %mul_ln1171_148"   --->   Operation 681 'add' 'add_ln1245_144' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 682 [1/1] (0.00ns)   --->   "%tmp_145 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_144, i32 18, i32 45"   --->   Operation 682 'partselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 683 [1/1] (0.00ns)   --->   "%shl_ln737_140 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_145, i18 0"   --->   Operation 683 'bitconcatenate' 'shl_ln737_140' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 684 [1/1] (1.26ns)   --->   "%add_ln1245_145 = add i46 %shl_ln737_140, i46 %mul_ln1171_149"   --->   Operation 684 'add' 'add_ln1245_145' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 685 [1/3] (2.68ns)   --->   "%mul_ln1171_150 = mul i46 %sext_ln1171_150, i46 %sext_ln35_39"   --->   Operation 685 'mul' 'mul_ln1171_150' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 686 [1/1] (0.00ns)   --->   "%tmp_146 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_145, i32 18, i32 45"   --->   Operation 686 'partselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 687 [1/3] (2.68ns)   --->   "%mul_ln1171_151 = mul i46 %sext_ln1171_151, i46 %sext_ln35_40"   --->   Operation 687 'mul' 'mul_ln1171_151' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 688 [2/3] (2.68ns)   --->   "%mul_ln1171_152 = mul i46 %sext_ln1171_152, i46 %sext_ln35_41"   --->   Operation 688 'mul' 'mul_ln1171_152' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 689 [2/3] (2.68ns)   --->   "%mul_ln1171_153 = mul i46 %sext_ln1171_153, i46 %sext_ln35_42"   --->   Operation 689 'mul' 'mul_ln1171_153' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 690 [1/1] (0.00ns)   --->   "%sext_ln1171_154 = sext i28 %linear_proj_weight_V_43_load"   --->   Operation 690 'sext' 'sext_ln1171_154' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 691 [3/3] (2.68ns)   --->   "%mul_ln1171_154 = mul i46 %sext_ln1171_154, i46 %sext_ln35_43"   --->   Operation 691 'mul' 'mul_ln1171_154' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 692 [1/1] (0.00ns)   --->   "%sext_ln1171_155 = sext i28 %linear_proj_weight_V_44_load"   --->   Operation 692 'sext' 'sext_ln1171_155' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 693 [3/3] (2.68ns)   --->   "%mul_ln1171_155 = mul i46 %sext_ln1171_155, i46 %sext_ln35_44"   --->   Operation 693 'mul' 'mul_ln1171_155' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 694 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_45_load = load i9 %linear_proj_weight_V_45_addr"   --->   Operation 694 'load' 'linear_proj_weight_V_45_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_25 : Operation 695 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_46_load = load i9 %linear_proj_weight_V_46_addr"   --->   Operation 695 'load' 'linear_proj_weight_V_46_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_25 : Operation 696 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_47_load = load i9 %linear_proj_weight_V_47_addr"   --->   Operation 696 'load' 'linear_proj_weight_V_47_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_25 : Operation 697 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_48_load = load i9 %linear_proj_weight_V_48_addr"   --->   Operation 697 'load' 'linear_proj_weight_V_48_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 26 <SV = 25> <Delay = 2.68>
ST_26 : Operation 698 [1/1] (0.00ns)   --->   "%sext_ln35_45 = sext i28 %out_nodes_features_skip_concat_bias_V_45_load" [GAT_compute.cc:35]   --->   Operation 698 'sext' 'sext_ln35_45' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 699 [1/1] (0.00ns)   --->   "%sext_ln35_46 = sext i28 %out_nodes_features_skip_concat_bias_V_46_load" [GAT_compute.cc:35]   --->   Operation 699 'sext' 'sext_ln35_46' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 700 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_47_load = load i7 %out_nodes_features_skip_concat_bias_V_47_addr" [GAT_compute.cc:35]   --->   Operation 700 'load' 'out_nodes_features_skip_concat_bias_V_47_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_26 : Operation 701 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_48_load = load i7 %out_nodes_features_skip_concat_bias_V_48_addr" [GAT_compute.cc:35]   --->   Operation 701 'load' 'out_nodes_features_skip_concat_bias_V_48_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_26 : Operation 702 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_49_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_49, i64 0, i64 %zext_ln35"   --->   Operation 702 'getelementptr' 'out_nodes_features_skip_concat_bias_V_49_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 703 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_49_load = load i7 %out_nodes_features_skip_concat_bias_V_49_addr" [GAT_compute.cc:35]   --->   Operation 703 'load' 'out_nodes_features_skip_concat_bias_V_49_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_26 : Operation 704 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_50_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_50, i64 0, i64 %zext_ln35"   --->   Operation 704 'getelementptr' 'out_nodes_features_skip_concat_bias_V_50_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 705 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_50_load = load i7 %out_nodes_features_skip_concat_bias_V_50_addr" [GAT_compute.cc:35]   --->   Operation 705 'load' 'out_nodes_features_skip_concat_bias_V_50_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_26 : Operation 706 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_49_addr = getelementptr i28 %linear_proj_weight_V_49, i64 0, i64 %zext_ln1171_3"   --->   Operation 706 'getelementptr' 'linear_proj_weight_V_49_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 707 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_50_addr = getelementptr i28 %linear_proj_weight_V_50, i64 0, i64 %zext_ln1171_3"   --->   Operation 707 'getelementptr' 'linear_proj_weight_V_50_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 708 [1/1] (0.00ns)   --->   "%shl_ln737_141 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_146, i18 0"   --->   Operation 708 'bitconcatenate' 'shl_ln737_141' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 709 [1/1] (1.26ns)   --->   "%add_ln1245_146 = add i46 %shl_ln737_141, i46 %mul_ln1171_150"   --->   Operation 709 'add' 'add_ln1245_146' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 710 [1/1] (0.00ns)   --->   "%tmp_147 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_146, i32 18, i32 45"   --->   Operation 710 'partselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 711 [1/1] (0.00ns)   --->   "%shl_ln737_142 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_147, i18 0"   --->   Operation 711 'bitconcatenate' 'shl_ln737_142' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 712 [1/1] (1.26ns)   --->   "%add_ln1245_147 = add i46 %shl_ln737_142, i46 %mul_ln1171_151"   --->   Operation 712 'add' 'add_ln1245_147' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 713 [1/3] (2.68ns)   --->   "%mul_ln1171_152 = mul i46 %sext_ln1171_152, i46 %sext_ln35_41"   --->   Operation 713 'mul' 'mul_ln1171_152' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 714 [1/1] (0.00ns)   --->   "%tmp_148 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_147, i32 18, i32 45"   --->   Operation 714 'partselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 715 [1/3] (2.68ns)   --->   "%mul_ln1171_153 = mul i46 %sext_ln1171_153, i46 %sext_ln35_42"   --->   Operation 715 'mul' 'mul_ln1171_153' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 716 [2/3] (2.68ns)   --->   "%mul_ln1171_154 = mul i46 %sext_ln1171_154, i46 %sext_ln35_43"   --->   Operation 716 'mul' 'mul_ln1171_154' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 717 [2/3] (2.68ns)   --->   "%mul_ln1171_155 = mul i46 %sext_ln1171_155, i46 %sext_ln35_44"   --->   Operation 717 'mul' 'mul_ln1171_155' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 718 [1/1] (0.00ns)   --->   "%sext_ln1171_156 = sext i28 %linear_proj_weight_V_45_load"   --->   Operation 718 'sext' 'sext_ln1171_156' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 719 [3/3] (2.68ns)   --->   "%mul_ln1171_156 = mul i46 %sext_ln1171_156, i46 %sext_ln35_45"   --->   Operation 719 'mul' 'mul_ln1171_156' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 720 [1/1] (0.00ns)   --->   "%sext_ln1171_157 = sext i28 %linear_proj_weight_V_46_load"   --->   Operation 720 'sext' 'sext_ln1171_157' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 721 [3/3] (2.68ns)   --->   "%mul_ln1171_157 = mul i46 %sext_ln1171_157, i46 %sext_ln35_46"   --->   Operation 721 'mul' 'mul_ln1171_157' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 722 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_47_load = load i9 %linear_proj_weight_V_47_addr"   --->   Operation 722 'load' 'linear_proj_weight_V_47_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 723 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_48_load = load i9 %linear_proj_weight_V_48_addr"   --->   Operation 723 'load' 'linear_proj_weight_V_48_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 724 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_49_load = load i9 %linear_proj_weight_V_49_addr"   --->   Operation 724 'load' 'linear_proj_weight_V_49_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_26 : Operation 725 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_50_load = load i9 %linear_proj_weight_V_50_addr"   --->   Operation 725 'load' 'linear_proj_weight_V_50_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 27 <SV = 26> <Delay = 2.68>
ST_27 : Operation 726 [1/1] (0.00ns)   --->   "%sext_ln35_47 = sext i28 %out_nodes_features_skip_concat_bias_V_47_load" [GAT_compute.cc:35]   --->   Operation 726 'sext' 'sext_ln35_47' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 727 [1/1] (0.00ns)   --->   "%sext_ln35_48 = sext i28 %out_nodes_features_skip_concat_bias_V_48_load" [GAT_compute.cc:35]   --->   Operation 727 'sext' 'sext_ln35_48' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 728 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_49_load = load i7 %out_nodes_features_skip_concat_bias_V_49_addr" [GAT_compute.cc:35]   --->   Operation 728 'load' 'out_nodes_features_skip_concat_bias_V_49_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_27 : Operation 729 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_50_load = load i7 %out_nodes_features_skip_concat_bias_V_50_addr" [GAT_compute.cc:35]   --->   Operation 729 'load' 'out_nodes_features_skip_concat_bias_V_50_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_27 : Operation 730 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_51_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_51, i64 0, i64 %zext_ln35"   --->   Operation 730 'getelementptr' 'out_nodes_features_skip_concat_bias_V_51_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 731 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_51_load = load i7 %out_nodes_features_skip_concat_bias_V_51_addr" [GAT_compute.cc:35]   --->   Operation 731 'load' 'out_nodes_features_skip_concat_bias_V_51_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_27 : Operation 732 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_52_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_52, i64 0, i64 %zext_ln35"   --->   Operation 732 'getelementptr' 'out_nodes_features_skip_concat_bias_V_52_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 733 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_52_load = load i7 %out_nodes_features_skip_concat_bias_V_52_addr" [GAT_compute.cc:35]   --->   Operation 733 'load' 'out_nodes_features_skip_concat_bias_V_52_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_27 : Operation 734 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_51_addr = getelementptr i28 %linear_proj_weight_V_51, i64 0, i64 %zext_ln1171_3"   --->   Operation 734 'getelementptr' 'linear_proj_weight_V_51_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 735 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_52_addr = getelementptr i28 %linear_proj_weight_V_52, i64 0, i64 %zext_ln1171_3"   --->   Operation 735 'getelementptr' 'linear_proj_weight_V_52_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 736 [1/1] (0.00ns)   --->   "%shl_ln737_143 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_148, i18 0"   --->   Operation 736 'bitconcatenate' 'shl_ln737_143' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 737 [1/1] (1.26ns)   --->   "%add_ln1245_148 = add i46 %shl_ln737_143, i46 %mul_ln1171_152"   --->   Operation 737 'add' 'add_ln1245_148' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 738 [1/1] (0.00ns)   --->   "%tmp_149 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_148, i32 18, i32 45"   --->   Operation 738 'partselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 739 [1/1] (0.00ns)   --->   "%shl_ln737_144 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_149, i18 0"   --->   Operation 739 'bitconcatenate' 'shl_ln737_144' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 740 [1/1] (1.26ns)   --->   "%add_ln1245_149 = add i46 %shl_ln737_144, i46 %mul_ln1171_153"   --->   Operation 740 'add' 'add_ln1245_149' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 741 [1/3] (2.68ns)   --->   "%mul_ln1171_154 = mul i46 %sext_ln1171_154, i46 %sext_ln35_43"   --->   Operation 741 'mul' 'mul_ln1171_154' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 742 [1/1] (0.00ns)   --->   "%tmp_150 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_149, i32 18, i32 45"   --->   Operation 742 'partselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 743 [1/3] (2.68ns)   --->   "%mul_ln1171_155 = mul i46 %sext_ln1171_155, i46 %sext_ln35_44"   --->   Operation 743 'mul' 'mul_ln1171_155' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 744 [2/3] (2.68ns)   --->   "%mul_ln1171_156 = mul i46 %sext_ln1171_156, i46 %sext_ln35_45"   --->   Operation 744 'mul' 'mul_ln1171_156' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 745 [2/3] (2.68ns)   --->   "%mul_ln1171_157 = mul i46 %sext_ln1171_157, i46 %sext_ln35_46"   --->   Operation 745 'mul' 'mul_ln1171_157' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 746 [1/1] (0.00ns)   --->   "%sext_ln1171_158 = sext i28 %linear_proj_weight_V_47_load"   --->   Operation 746 'sext' 'sext_ln1171_158' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 747 [3/3] (2.68ns)   --->   "%mul_ln1171_158 = mul i46 %sext_ln1171_158, i46 %sext_ln35_47"   --->   Operation 747 'mul' 'mul_ln1171_158' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 748 [1/1] (0.00ns)   --->   "%sext_ln1171_159 = sext i28 %linear_proj_weight_V_48_load"   --->   Operation 748 'sext' 'sext_ln1171_159' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 749 [3/3] (2.68ns)   --->   "%mul_ln1171_159 = mul i46 %sext_ln1171_159, i46 %sext_ln35_48"   --->   Operation 749 'mul' 'mul_ln1171_159' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 750 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_49_load = load i9 %linear_proj_weight_V_49_addr"   --->   Operation 750 'load' 'linear_proj_weight_V_49_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_27 : Operation 751 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_50_load = load i9 %linear_proj_weight_V_50_addr"   --->   Operation 751 'load' 'linear_proj_weight_V_50_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_27 : Operation 752 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_51_load = load i9 %linear_proj_weight_V_51_addr"   --->   Operation 752 'load' 'linear_proj_weight_V_51_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_27 : Operation 753 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_52_load = load i9 %linear_proj_weight_V_52_addr"   --->   Operation 753 'load' 'linear_proj_weight_V_52_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 28 <SV = 27> <Delay = 2.68>
ST_28 : Operation 754 [1/1] (0.00ns)   --->   "%sext_ln35_49 = sext i28 %out_nodes_features_skip_concat_bias_V_49_load" [GAT_compute.cc:35]   --->   Operation 754 'sext' 'sext_ln35_49' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 755 [1/1] (0.00ns)   --->   "%sext_ln35_50 = sext i28 %out_nodes_features_skip_concat_bias_V_50_load" [GAT_compute.cc:35]   --->   Operation 755 'sext' 'sext_ln35_50' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 756 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_51_load = load i7 %out_nodes_features_skip_concat_bias_V_51_addr" [GAT_compute.cc:35]   --->   Operation 756 'load' 'out_nodes_features_skip_concat_bias_V_51_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_28 : Operation 757 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_52_load = load i7 %out_nodes_features_skip_concat_bias_V_52_addr" [GAT_compute.cc:35]   --->   Operation 757 'load' 'out_nodes_features_skip_concat_bias_V_52_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_28 : Operation 758 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_53_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_53, i64 0, i64 %zext_ln35"   --->   Operation 758 'getelementptr' 'out_nodes_features_skip_concat_bias_V_53_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 759 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_53_load = load i7 %out_nodes_features_skip_concat_bias_V_53_addr" [GAT_compute.cc:35]   --->   Operation 759 'load' 'out_nodes_features_skip_concat_bias_V_53_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_28 : Operation 760 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_54_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_54, i64 0, i64 %zext_ln35"   --->   Operation 760 'getelementptr' 'out_nodes_features_skip_concat_bias_V_54_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 761 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_54_load = load i7 %out_nodes_features_skip_concat_bias_V_54_addr" [GAT_compute.cc:35]   --->   Operation 761 'load' 'out_nodes_features_skip_concat_bias_V_54_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_28 : Operation 762 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_53_addr = getelementptr i28 %linear_proj_weight_V_53, i64 0, i64 %zext_ln1171_3"   --->   Operation 762 'getelementptr' 'linear_proj_weight_V_53_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 763 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_54_addr = getelementptr i28 %linear_proj_weight_V_54, i64 0, i64 %zext_ln1171_3"   --->   Operation 763 'getelementptr' 'linear_proj_weight_V_54_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 764 [1/1] (0.00ns)   --->   "%shl_ln737_145 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_150, i18 0"   --->   Operation 764 'bitconcatenate' 'shl_ln737_145' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 765 [1/1] (1.26ns)   --->   "%add_ln1245_150 = add i46 %shl_ln737_145, i46 %mul_ln1171_154"   --->   Operation 765 'add' 'add_ln1245_150' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 766 [1/1] (0.00ns)   --->   "%tmp_151 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_150, i32 18, i32 45"   --->   Operation 766 'partselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 767 [1/1] (0.00ns)   --->   "%shl_ln737_146 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_151, i18 0"   --->   Operation 767 'bitconcatenate' 'shl_ln737_146' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 768 [1/1] (1.26ns)   --->   "%add_ln1245_151 = add i46 %shl_ln737_146, i46 %mul_ln1171_155"   --->   Operation 768 'add' 'add_ln1245_151' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 769 [1/3] (2.68ns)   --->   "%mul_ln1171_156 = mul i46 %sext_ln1171_156, i46 %sext_ln35_45"   --->   Operation 769 'mul' 'mul_ln1171_156' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 770 [1/1] (0.00ns)   --->   "%tmp_152 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_151, i32 18, i32 45"   --->   Operation 770 'partselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 771 [1/3] (2.68ns)   --->   "%mul_ln1171_157 = mul i46 %sext_ln1171_157, i46 %sext_ln35_46"   --->   Operation 771 'mul' 'mul_ln1171_157' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 772 [2/3] (2.68ns)   --->   "%mul_ln1171_158 = mul i46 %sext_ln1171_158, i46 %sext_ln35_47"   --->   Operation 772 'mul' 'mul_ln1171_158' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 773 [2/3] (2.68ns)   --->   "%mul_ln1171_159 = mul i46 %sext_ln1171_159, i46 %sext_ln35_48"   --->   Operation 773 'mul' 'mul_ln1171_159' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 774 [1/1] (0.00ns)   --->   "%sext_ln1171_160 = sext i28 %linear_proj_weight_V_49_load"   --->   Operation 774 'sext' 'sext_ln1171_160' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 775 [3/3] (2.68ns)   --->   "%mul_ln1171_160 = mul i46 %sext_ln1171_160, i46 %sext_ln35_49"   --->   Operation 775 'mul' 'mul_ln1171_160' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 776 [1/1] (0.00ns)   --->   "%sext_ln1171_161 = sext i28 %linear_proj_weight_V_50_load"   --->   Operation 776 'sext' 'sext_ln1171_161' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 777 [3/3] (2.68ns)   --->   "%mul_ln1171_161 = mul i46 %sext_ln1171_161, i46 %sext_ln35_50"   --->   Operation 777 'mul' 'mul_ln1171_161' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 778 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_51_load = load i9 %linear_proj_weight_V_51_addr"   --->   Operation 778 'load' 'linear_proj_weight_V_51_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_28 : Operation 779 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_52_load = load i9 %linear_proj_weight_V_52_addr"   --->   Operation 779 'load' 'linear_proj_weight_V_52_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_28 : Operation 780 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_53_load = load i9 %linear_proj_weight_V_53_addr"   --->   Operation 780 'load' 'linear_proj_weight_V_53_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_28 : Operation 781 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_54_load = load i9 %linear_proj_weight_V_54_addr"   --->   Operation 781 'load' 'linear_proj_weight_V_54_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 29 <SV = 28> <Delay = 2.68>
ST_29 : Operation 782 [1/1] (0.00ns)   --->   "%sext_ln35_51 = sext i28 %out_nodes_features_skip_concat_bias_V_51_load" [GAT_compute.cc:35]   --->   Operation 782 'sext' 'sext_ln35_51' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 783 [1/1] (0.00ns)   --->   "%sext_ln35_52 = sext i28 %out_nodes_features_skip_concat_bias_V_52_load" [GAT_compute.cc:35]   --->   Operation 783 'sext' 'sext_ln35_52' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 784 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_53_load = load i7 %out_nodes_features_skip_concat_bias_V_53_addr" [GAT_compute.cc:35]   --->   Operation 784 'load' 'out_nodes_features_skip_concat_bias_V_53_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_29 : Operation 785 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_54_load = load i7 %out_nodes_features_skip_concat_bias_V_54_addr" [GAT_compute.cc:35]   --->   Operation 785 'load' 'out_nodes_features_skip_concat_bias_V_54_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_29 : Operation 786 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_55_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_55, i64 0, i64 %zext_ln35"   --->   Operation 786 'getelementptr' 'out_nodes_features_skip_concat_bias_V_55_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 787 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_55_load = load i7 %out_nodes_features_skip_concat_bias_V_55_addr" [GAT_compute.cc:35]   --->   Operation 787 'load' 'out_nodes_features_skip_concat_bias_V_55_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_29 : Operation 788 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_56_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_56, i64 0, i64 %zext_ln35"   --->   Operation 788 'getelementptr' 'out_nodes_features_skip_concat_bias_V_56_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 789 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_56_load = load i7 %out_nodes_features_skip_concat_bias_V_56_addr" [GAT_compute.cc:35]   --->   Operation 789 'load' 'out_nodes_features_skip_concat_bias_V_56_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_29 : Operation 790 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_55_addr = getelementptr i28 %linear_proj_weight_V_55, i64 0, i64 %zext_ln1171_3"   --->   Operation 790 'getelementptr' 'linear_proj_weight_V_55_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 791 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_56_addr = getelementptr i28 %linear_proj_weight_V_56, i64 0, i64 %zext_ln1171_3"   --->   Operation 791 'getelementptr' 'linear_proj_weight_V_56_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 792 [1/1] (0.00ns)   --->   "%shl_ln737_147 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_152, i18 0"   --->   Operation 792 'bitconcatenate' 'shl_ln737_147' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 793 [1/1] (1.26ns)   --->   "%add_ln1245_152 = add i46 %shl_ln737_147, i46 %mul_ln1171_156"   --->   Operation 793 'add' 'add_ln1245_152' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 794 [1/1] (0.00ns)   --->   "%tmp_153 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_152, i32 18, i32 45"   --->   Operation 794 'partselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 795 [1/1] (0.00ns)   --->   "%shl_ln737_148 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_153, i18 0"   --->   Operation 795 'bitconcatenate' 'shl_ln737_148' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 796 [1/1] (1.26ns)   --->   "%add_ln1245_153 = add i46 %shl_ln737_148, i46 %mul_ln1171_157"   --->   Operation 796 'add' 'add_ln1245_153' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 797 [1/3] (2.68ns)   --->   "%mul_ln1171_158 = mul i46 %sext_ln1171_158, i46 %sext_ln35_47"   --->   Operation 797 'mul' 'mul_ln1171_158' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 798 [1/1] (0.00ns)   --->   "%tmp_154 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_153, i32 18, i32 45"   --->   Operation 798 'partselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 799 [1/3] (2.68ns)   --->   "%mul_ln1171_159 = mul i46 %sext_ln1171_159, i46 %sext_ln35_48"   --->   Operation 799 'mul' 'mul_ln1171_159' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 800 [2/3] (2.68ns)   --->   "%mul_ln1171_160 = mul i46 %sext_ln1171_160, i46 %sext_ln35_49"   --->   Operation 800 'mul' 'mul_ln1171_160' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 801 [2/3] (2.68ns)   --->   "%mul_ln1171_161 = mul i46 %sext_ln1171_161, i46 %sext_ln35_50"   --->   Operation 801 'mul' 'mul_ln1171_161' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 802 [1/1] (0.00ns)   --->   "%sext_ln1171_162 = sext i28 %linear_proj_weight_V_51_load"   --->   Operation 802 'sext' 'sext_ln1171_162' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 803 [3/3] (2.68ns)   --->   "%mul_ln1171_162 = mul i46 %sext_ln1171_162, i46 %sext_ln35_51"   --->   Operation 803 'mul' 'mul_ln1171_162' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 804 [1/1] (0.00ns)   --->   "%sext_ln1171_163 = sext i28 %linear_proj_weight_V_52_load"   --->   Operation 804 'sext' 'sext_ln1171_163' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 805 [3/3] (2.68ns)   --->   "%mul_ln1171_163 = mul i46 %sext_ln1171_163, i46 %sext_ln35_52"   --->   Operation 805 'mul' 'mul_ln1171_163' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 806 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_53_load = load i9 %linear_proj_weight_V_53_addr"   --->   Operation 806 'load' 'linear_proj_weight_V_53_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_29 : Operation 807 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_54_load = load i9 %linear_proj_weight_V_54_addr"   --->   Operation 807 'load' 'linear_proj_weight_V_54_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_29 : Operation 808 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_55_load = load i9 %linear_proj_weight_V_55_addr"   --->   Operation 808 'load' 'linear_proj_weight_V_55_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_29 : Operation 809 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_56_load = load i9 %linear_proj_weight_V_56_addr"   --->   Operation 809 'load' 'linear_proj_weight_V_56_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 30 <SV = 29> <Delay = 2.68>
ST_30 : Operation 810 [1/1] (0.00ns)   --->   "%sext_ln35_53 = sext i28 %out_nodes_features_skip_concat_bias_V_53_load" [GAT_compute.cc:35]   --->   Operation 810 'sext' 'sext_ln35_53' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 811 [1/1] (0.00ns)   --->   "%sext_ln35_54 = sext i28 %out_nodes_features_skip_concat_bias_V_54_load" [GAT_compute.cc:35]   --->   Operation 811 'sext' 'sext_ln35_54' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 812 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_55_load = load i7 %out_nodes_features_skip_concat_bias_V_55_addr" [GAT_compute.cc:35]   --->   Operation 812 'load' 'out_nodes_features_skip_concat_bias_V_55_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_30 : Operation 813 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_56_load = load i7 %out_nodes_features_skip_concat_bias_V_56_addr" [GAT_compute.cc:35]   --->   Operation 813 'load' 'out_nodes_features_skip_concat_bias_V_56_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_30 : Operation 814 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_57_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_57, i64 0, i64 %zext_ln35"   --->   Operation 814 'getelementptr' 'out_nodes_features_skip_concat_bias_V_57_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 815 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_57_load = load i7 %out_nodes_features_skip_concat_bias_V_57_addr" [GAT_compute.cc:35]   --->   Operation 815 'load' 'out_nodes_features_skip_concat_bias_V_57_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_30 : Operation 816 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_58_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_58, i64 0, i64 %zext_ln35"   --->   Operation 816 'getelementptr' 'out_nodes_features_skip_concat_bias_V_58_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 817 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_58_load = load i7 %out_nodes_features_skip_concat_bias_V_58_addr" [GAT_compute.cc:35]   --->   Operation 817 'load' 'out_nodes_features_skip_concat_bias_V_58_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_30 : Operation 818 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_57_addr = getelementptr i28 %linear_proj_weight_V_57, i64 0, i64 %zext_ln1171_3"   --->   Operation 818 'getelementptr' 'linear_proj_weight_V_57_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 819 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_58_addr = getelementptr i28 %linear_proj_weight_V_58, i64 0, i64 %zext_ln1171_3"   --->   Operation 819 'getelementptr' 'linear_proj_weight_V_58_addr' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 820 [1/1] (0.00ns)   --->   "%shl_ln737_149 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_154, i18 0"   --->   Operation 820 'bitconcatenate' 'shl_ln737_149' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 821 [1/1] (1.26ns)   --->   "%add_ln1245_154 = add i46 %shl_ln737_149, i46 %mul_ln1171_158"   --->   Operation 821 'add' 'add_ln1245_154' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 822 [1/1] (0.00ns)   --->   "%tmp_155 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_154, i32 18, i32 45"   --->   Operation 822 'partselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 823 [1/1] (0.00ns)   --->   "%shl_ln737_150 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_155, i18 0"   --->   Operation 823 'bitconcatenate' 'shl_ln737_150' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 824 [1/1] (1.26ns)   --->   "%add_ln1245_155 = add i46 %shl_ln737_150, i46 %mul_ln1171_159"   --->   Operation 824 'add' 'add_ln1245_155' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 825 [1/3] (2.68ns)   --->   "%mul_ln1171_160 = mul i46 %sext_ln1171_160, i46 %sext_ln35_49"   --->   Operation 825 'mul' 'mul_ln1171_160' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 826 [1/1] (0.00ns)   --->   "%tmp_156 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_155, i32 18, i32 45"   --->   Operation 826 'partselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 827 [1/3] (2.68ns)   --->   "%mul_ln1171_161 = mul i46 %sext_ln1171_161, i46 %sext_ln35_50"   --->   Operation 827 'mul' 'mul_ln1171_161' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 828 [2/3] (2.68ns)   --->   "%mul_ln1171_162 = mul i46 %sext_ln1171_162, i46 %sext_ln35_51"   --->   Operation 828 'mul' 'mul_ln1171_162' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 829 [2/3] (2.68ns)   --->   "%mul_ln1171_163 = mul i46 %sext_ln1171_163, i46 %sext_ln35_52"   --->   Operation 829 'mul' 'mul_ln1171_163' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 830 [1/1] (0.00ns)   --->   "%sext_ln1171_164 = sext i28 %linear_proj_weight_V_53_load"   --->   Operation 830 'sext' 'sext_ln1171_164' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 831 [3/3] (2.68ns)   --->   "%mul_ln1171_164 = mul i46 %sext_ln1171_164, i46 %sext_ln35_53"   --->   Operation 831 'mul' 'mul_ln1171_164' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 832 [1/1] (0.00ns)   --->   "%sext_ln1171_165 = sext i28 %linear_proj_weight_V_54_load"   --->   Operation 832 'sext' 'sext_ln1171_165' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 833 [3/3] (2.68ns)   --->   "%mul_ln1171_165 = mul i46 %sext_ln1171_165, i46 %sext_ln35_54"   --->   Operation 833 'mul' 'mul_ln1171_165' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 834 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_55_load = load i9 %linear_proj_weight_V_55_addr"   --->   Operation 834 'load' 'linear_proj_weight_V_55_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_30 : Operation 835 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_56_load = load i9 %linear_proj_weight_V_56_addr"   --->   Operation 835 'load' 'linear_proj_weight_V_56_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_30 : Operation 836 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_57_load = load i9 %linear_proj_weight_V_57_addr"   --->   Operation 836 'load' 'linear_proj_weight_V_57_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_30 : Operation 837 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_58_load = load i9 %linear_proj_weight_V_58_addr"   --->   Operation 837 'load' 'linear_proj_weight_V_58_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 31 <SV = 30> <Delay = 2.68>
ST_31 : Operation 838 [1/1] (0.00ns)   --->   "%sext_ln35_55 = sext i28 %out_nodes_features_skip_concat_bias_V_55_load" [GAT_compute.cc:35]   --->   Operation 838 'sext' 'sext_ln35_55' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 839 [1/1] (0.00ns)   --->   "%sext_ln35_56 = sext i28 %out_nodes_features_skip_concat_bias_V_56_load" [GAT_compute.cc:35]   --->   Operation 839 'sext' 'sext_ln35_56' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 840 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_57_load = load i7 %out_nodes_features_skip_concat_bias_V_57_addr" [GAT_compute.cc:35]   --->   Operation 840 'load' 'out_nodes_features_skip_concat_bias_V_57_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_31 : Operation 841 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_58_load = load i7 %out_nodes_features_skip_concat_bias_V_58_addr" [GAT_compute.cc:35]   --->   Operation 841 'load' 'out_nodes_features_skip_concat_bias_V_58_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_31 : Operation 842 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_59_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_59, i64 0, i64 %zext_ln35"   --->   Operation 842 'getelementptr' 'out_nodes_features_skip_concat_bias_V_59_addr' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 843 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_59_load = load i7 %out_nodes_features_skip_concat_bias_V_59_addr" [GAT_compute.cc:35]   --->   Operation 843 'load' 'out_nodes_features_skip_concat_bias_V_59_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_31 : Operation 844 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_60_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_60, i64 0, i64 %zext_ln35"   --->   Operation 844 'getelementptr' 'out_nodes_features_skip_concat_bias_V_60_addr' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 845 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_60_load = load i7 %out_nodes_features_skip_concat_bias_V_60_addr" [GAT_compute.cc:35]   --->   Operation 845 'load' 'out_nodes_features_skip_concat_bias_V_60_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_31 : Operation 846 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_59_addr = getelementptr i28 %linear_proj_weight_V_59, i64 0, i64 %zext_ln1171_3"   --->   Operation 846 'getelementptr' 'linear_proj_weight_V_59_addr' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 847 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_60_addr = getelementptr i28 %linear_proj_weight_V_60, i64 0, i64 %zext_ln1171_3"   --->   Operation 847 'getelementptr' 'linear_proj_weight_V_60_addr' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 848 [1/1] (0.00ns)   --->   "%shl_ln737_151 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_156, i18 0"   --->   Operation 848 'bitconcatenate' 'shl_ln737_151' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 849 [1/1] (1.26ns)   --->   "%add_ln1245_156 = add i46 %shl_ln737_151, i46 %mul_ln1171_160"   --->   Operation 849 'add' 'add_ln1245_156' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 850 [1/1] (0.00ns)   --->   "%tmp_157 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_156, i32 18, i32 45"   --->   Operation 850 'partselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 851 [1/1] (0.00ns)   --->   "%shl_ln737_152 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_157, i18 0"   --->   Operation 851 'bitconcatenate' 'shl_ln737_152' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 852 [1/1] (1.26ns)   --->   "%add_ln1245_157 = add i46 %shl_ln737_152, i46 %mul_ln1171_161"   --->   Operation 852 'add' 'add_ln1245_157' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 853 [1/3] (2.68ns)   --->   "%mul_ln1171_162 = mul i46 %sext_ln1171_162, i46 %sext_ln35_51"   --->   Operation 853 'mul' 'mul_ln1171_162' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 854 [1/1] (0.00ns)   --->   "%tmp_158 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_157, i32 18, i32 45"   --->   Operation 854 'partselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 855 [1/3] (2.68ns)   --->   "%mul_ln1171_163 = mul i46 %sext_ln1171_163, i46 %sext_ln35_52"   --->   Operation 855 'mul' 'mul_ln1171_163' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 856 [2/3] (2.68ns)   --->   "%mul_ln1171_164 = mul i46 %sext_ln1171_164, i46 %sext_ln35_53"   --->   Operation 856 'mul' 'mul_ln1171_164' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 857 [2/3] (2.68ns)   --->   "%mul_ln1171_165 = mul i46 %sext_ln1171_165, i46 %sext_ln35_54"   --->   Operation 857 'mul' 'mul_ln1171_165' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 858 [1/1] (0.00ns)   --->   "%sext_ln1171_166 = sext i28 %linear_proj_weight_V_55_load"   --->   Operation 858 'sext' 'sext_ln1171_166' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 859 [3/3] (2.68ns)   --->   "%mul_ln1171_166 = mul i46 %sext_ln1171_166, i46 %sext_ln35_55"   --->   Operation 859 'mul' 'mul_ln1171_166' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 860 [1/1] (0.00ns)   --->   "%sext_ln1171_167 = sext i28 %linear_proj_weight_V_56_load"   --->   Operation 860 'sext' 'sext_ln1171_167' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 861 [3/3] (2.68ns)   --->   "%mul_ln1171_167 = mul i46 %sext_ln1171_167, i46 %sext_ln35_56"   --->   Operation 861 'mul' 'mul_ln1171_167' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 862 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_57_load = load i9 %linear_proj_weight_V_57_addr"   --->   Operation 862 'load' 'linear_proj_weight_V_57_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_31 : Operation 863 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_58_load = load i9 %linear_proj_weight_V_58_addr"   --->   Operation 863 'load' 'linear_proj_weight_V_58_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_31 : Operation 864 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_59_load = load i9 %linear_proj_weight_V_59_addr"   --->   Operation 864 'load' 'linear_proj_weight_V_59_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_31 : Operation 865 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_60_load = load i9 %linear_proj_weight_V_60_addr"   --->   Operation 865 'load' 'linear_proj_weight_V_60_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 32 <SV = 31> <Delay = 2.68>
ST_32 : Operation 866 [1/1] (0.00ns)   --->   "%sext_ln35_57 = sext i28 %out_nodes_features_skip_concat_bias_V_57_load" [GAT_compute.cc:35]   --->   Operation 866 'sext' 'sext_ln35_57' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 867 [1/1] (0.00ns)   --->   "%sext_ln35_58 = sext i28 %out_nodes_features_skip_concat_bias_V_58_load" [GAT_compute.cc:35]   --->   Operation 867 'sext' 'sext_ln35_58' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 868 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_59_load = load i7 %out_nodes_features_skip_concat_bias_V_59_addr" [GAT_compute.cc:35]   --->   Operation 868 'load' 'out_nodes_features_skip_concat_bias_V_59_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_32 : Operation 869 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_60_load = load i7 %out_nodes_features_skip_concat_bias_V_60_addr" [GAT_compute.cc:35]   --->   Operation 869 'load' 'out_nodes_features_skip_concat_bias_V_60_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_32 : Operation 870 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_61_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_61, i64 0, i64 %zext_ln35"   --->   Operation 870 'getelementptr' 'out_nodes_features_skip_concat_bias_V_61_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 871 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_61_load = load i7 %out_nodes_features_skip_concat_bias_V_61_addr" [GAT_compute.cc:35]   --->   Operation 871 'load' 'out_nodes_features_skip_concat_bias_V_61_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_32 : Operation 872 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_62_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_62, i64 0, i64 %zext_ln35"   --->   Operation 872 'getelementptr' 'out_nodes_features_skip_concat_bias_V_62_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 873 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_62_load = load i7 %out_nodes_features_skip_concat_bias_V_62_addr" [GAT_compute.cc:35]   --->   Operation 873 'load' 'out_nodes_features_skip_concat_bias_V_62_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_32 : Operation 874 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_61_addr = getelementptr i28 %linear_proj_weight_V_61, i64 0, i64 %zext_ln1171_3"   --->   Operation 874 'getelementptr' 'linear_proj_weight_V_61_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 875 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_62_addr = getelementptr i28 %linear_proj_weight_V_62, i64 0, i64 %zext_ln1171_3"   --->   Operation 875 'getelementptr' 'linear_proj_weight_V_62_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 876 [1/1] (0.00ns)   --->   "%shl_ln737_153 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_158, i18 0"   --->   Operation 876 'bitconcatenate' 'shl_ln737_153' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 877 [1/1] (1.26ns)   --->   "%add_ln1245_158 = add i46 %shl_ln737_153, i46 %mul_ln1171_162"   --->   Operation 877 'add' 'add_ln1245_158' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 878 [1/1] (0.00ns)   --->   "%tmp_159 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_158, i32 18, i32 45"   --->   Operation 878 'partselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 879 [1/1] (0.00ns)   --->   "%shl_ln737_154 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_159, i18 0"   --->   Operation 879 'bitconcatenate' 'shl_ln737_154' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 880 [1/1] (1.26ns)   --->   "%add_ln1245_159 = add i46 %shl_ln737_154, i46 %mul_ln1171_163"   --->   Operation 880 'add' 'add_ln1245_159' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 881 [1/3] (2.68ns)   --->   "%mul_ln1171_164 = mul i46 %sext_ln1171_164, i46 %sext_ln35_53"   --->   Operation 881 'mul' 'mul_ln1171_164' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 882 [1/1] (0.00ns)   --->   "%tmp_160 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_159, i32 18, i32 45"   --->   Operation 882 'partselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 883 [1/3] (2.68ns)   --->   "%mul_ln1171_165 = mul i46 %sext_ln1171_165, i46 %sext_ln35_54"   --->   Operation 883 'mul' 'mul_ln1171_165' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 884 [2/3] (2.68ns)   --->   "%mul_ln1171_166 = mul i46 %sext_ln1171_166, i46 %sext_ln35_55"   --->   Operation 884 'mul' 'mul_ln1171_166' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 885 [2/3] (2.68ns)   --->   "%mul_ln1171_167 = mul i46 %sext_ln1171_167, i46 %sext_ln35_56"   --->   Operation 885 'mul' 'mul_ln1171_167' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 886 [1/1] (0.00ns)   --->   "%sext_ln1171_168 = sext i28 %linear_proj_weight_V_57_load"   --->   Operation 886 'sext' 'sext_ln1171_168' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 887 [3/3] (2.68ns)   --->   "%mul_ln1171_168 = mul i46 %sext_ln1171_168, i46 %sext_ln35_57"   --->   Operation 887 'mul' 'mul_ln1171_168' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 888 [1/1] (0.00ns)   --->   "%sext_ln1171_169 = sext i28 %linear_proj_weight_V_58_load"   --->   Operation 888 'sext' 'sext_ln1171_169' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 889 [3/3] (2.68ns)   --->   "%mul_ln1171_169 = mul i46 %sext_ln1171_169, i46 %sext_ln35_58"   --->   Operation 889 'mul' 'mul_ln1171_169' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 890 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_59_load = load i9 %linear_proj_weight_V_59_addr"   --->   Operation 890 'load' 'linear_proj_weight_V_59_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_32 : Operation 891 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_60_load = load i9 %linear_proj_weight_V_60_addr"   --->   Operation 891 'load' 'linear_proj_weight_V_60_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_32 : Operation 892 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_61_load = load i9 %linear_proj_weight_V_61_addr"   --->   Operation 892 'load' 'linear_proj_weight_V_61_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_32 : Operation 893 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_62_load = load i9 %linear_proj_weight_V_62_addr"   --->   Operation 893 'load' 'linear_proj_weight_V_62_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 33 <SV = 32> <Delay = 2.68>
ST_33 : Operation 894 [1/1] (0.00ns)   --->   "%sext_ln35_59 = sext i28 %out_nodes_features_skip_concat_bias_V_59_load" [GAT_compute.cc:35]   --->   Operation 894 'sext' 'sext_ln35_59' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 895 [1/1] (0.00ns)   --->   "%sext_ln35_60 = sext i28 %out_nodes_features_skip_concat_bias_V_60_load" [GAT_compute.cc:35]   --->   Operation 895 'sext' 'sext_ln35_60' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 896 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_61_load = load i7 %out_nodes_features_skip_concat_bias_V_61_addr" [GAT_compute.cc:35]   --->   Operation 896 'load' 'out_nodes_features_skip_concat_bias_V_61_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_33 : Operation 897 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_62_load = load i7 %out_nodes_features_skip_concat_bias_V_62_addr" [GAT_compute.cc:35]   --->   Operation 897 'load' 'out_nodes_features_skip_concat_bias_V_62_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_33 : Operation 898 [1/1] (0.00ns)   --->   "%out_nodes_features_skip_concat_bias_V_63_addr = getelementptr i28 %out_nodes_features_skip_concat_bias_V_63, i64 0, i64 %zext_ln35"   --->   Operation 898 'getelementptr' 'out_nodes_features_skip_concat_bias_V_63_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 899 [2/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_63_load = load i7 %out_nodes_features_skip_concat_bias_V_63_addr" [GAT_compute.cc:35]   --->   Operation 899 'load' 'out_nodes_features_skip_concat_bias_V_63_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_33 : Operation 900 [1/1] (0.00ns)   --->   "%linear_proj_weight_V_63_addr = getelementptr i28 %linear_proj_weight_V_63, i64 0, i64 %zext_ln1171_3"   --->   Operation 900 'getelementptr' 'linear_proj_weight_V_63_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 901 [1/1] (0.00ns)   --->   "%shl_ln737_155 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_160, i18 0"   --->   Operation 901 'bitconcatenate' 'shl_ln737_155' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 902 [1/1] (1.26ns)   --->   "%add_ln1245_160 = add i46 %shl_ln737_155, i46 %mul_ln1171_164"   --->   Operation 902 'add' 'add_ln1245_160' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 903 [1/1] (0.00ns)   --->   "%tmp_161 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_160, i32 18, i32 45"   --->   Operation 903 'partselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 904 [1/1] (0.00ns)   --->   "%shl_ln737_156 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_161, i18 0"   --->   Operation 904 'bitconcatenate' 'shl_ln737_156' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 905 [1/1] (1.26ns)   --->   "%add_ln1245_161 = add i46 %shl_ln737_156, i46 %mul_ln1171_165"   --->   Operation 905 'add' 'add_ln1245_161' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 906 [1/3] (2.68ns)   --->   "%mul_ln1171_166 = mul i46 %sext_ln1171_166, i46 %sext_ln35_55"   --->   Operation 906 'mul' 'mul_ln1171_166' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 907 [1/1] (0.00ns)   --->   "%tmp_162 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_161, i32 18, i32 45"   --->   Operation 907 'partselect' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 908 [1/3] (2.68ns)   --->   "%mul_ln1171_167 = mul i46 %sext_ln1171_167, i46 %sext_ln35_56"   --->   Operation 908 'mul' 'mul_ln1171_167' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 909 [2/3] (2.68ns)   --->   "%mul_ln1171_168 = mul i46 %sext_ln1171_168, i46 %sext_ln35_57"   --->   Operation 909 'mul' 'mul_ln1171_168' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 910 [2/3] (2.68ns)   --->   "%mul_ln1171_169 = mul i46 %sext_ln1171_169, i46 %sext_ln35_58"   --->   Operation 910 'mul' 'mul_ln1171_169' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 911 [1/1] (0.00ns)   --->   "%sext_ln1171_170 = sext i28 %linear_proj_weight_V_59_load"   --->   Operation 911 'sext' 'sext_ln1171_170' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 912 [3/3] (2.68ns)   --->   "%mul_ln1171_170 = mul i46 %sext_ln1171_170, i46 %sext_ln35_59"   --->   Operation 912 'mul' 'mul_ln1171_170' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 913 [1/1] (0.00ns)   --->   "%sext_ln1171_171 = sext i28 %linear_proj_weight_V_60_load"   --->   Operation 913 'sext' 'sext_ln1171_171' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 914 [3/3] (2.68ns)   --->   "%mul_ln1171_171 = mul i46 %sext_ln1171_171, i46 %sext_ln35_60"   --->   Operation 914 'mul' 'mul_ln1171_171' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 915 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_61_load = load i9 %linear_proj_weight_V_61_addr"   --->   Operation 915 'load' 'linear_proj_weight_V_61_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_33 : Operation 916 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_62_load = load i9 %linear_proj_weight_V_62_addr"   --->   Operation 916 'load' 'linear_proj_weight_V_62_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>
ST_33 : Operation 917 [2/2] (1.35ns)   --->   "%linear_proj_weight_V_63_load = load i9 %linear_proj_weight_V_63_addr"   --->   Operation 917 'load' 'linear_proj_weight_V_63_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 34 <SV = 33> <Delay = 2.68>
ST_34 : Operation 918 [1/1] (0.00ns)   --->   "%sext_ln35_61 = sext i28 %out_nodes_features_skip_concat_bias_V_61_load" [GAT_compute.cc:35]   --->   Operation 918 'sext' 'sext_ln35_61' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 919 [1/1] (0.00ns)   --->   "%sext_ln35_62 = sext i28 %out_nodes_features_skip_concat_bias_V_62_load" [GAT_compute.cc:35]   --->   Operation 919 'sext' 'sext_ln35_62' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 920 [1/2] (1.35ns)   --->   "%out_nodes_features_skip_concat_bias_V_63_load = load i7 %out_nodes_features_skip_concat_bias_V_63_addr" [GAT_compute.cc:35]   --->   Operation 920 'load' 'out_nodes_features_skip_concat_bias_V_63_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_34 : Operation 921 [1/1] (0.00ns)   --->   "%shl_ln737_157 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_162, i18 0"   --->   Operation 921 'bitconcatenate' 'shl_ln737_157' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 922 [1/1] (1.26ns)   --->   "%add_ln1245_162 = add i46 %shl_ln737_157, i46 %mul_ln1171_166"   --->   Operation 922 'add' 'add_ln1245_162' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 923 [1/1] (0.00ns)   --->   "%tmp_163 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_162, i32 18, i32 45"   --->   Operation 923 'partselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 924 [1/1] (0.00ns)   --->   "%shl_ln737_158 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_163, i18 0"   --->   Operation 924 'bitconcatenate' 'shl_ln737_158' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 925 [1/1] (1.26ns)   --->   "%add_ln1245_163 = add i46 %shl_ln737_158, i46 %mul_ln1171_167"   --->   Operation 925 'add' 'add_ln1245_163' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 926 [1/3] (2.68ns)   --->   "%mul_ln1171_168 = mul i46 %sext_ln1171_168, i46 %sext_ln35_57"   --->   Operation 926 'mul' 'mul_ln1171_168' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 927 [1/1] (0.00ns)   --->   "%tmp_164 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_163, i32 18, i32 45"   --->   Operation 927 'partselect' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 928 [1/3] (2.68ns)   --->   "%mul_ln1171_169 = mul i46 %sext_ln1171_169, i46 %sext_ln35_58"   --->   Operation 928 'mul' 'mul_ln1171_169' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 929 [2/3] (2.68ns)   --->   "%mul_ln1171_170 = mul i46 %sext_ln1171_170, i46 %sext_ln35_59"   --->   Operation 929 'mul' 'mul_ln1171_170' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 930 [2/3] (2.68ns)   --->   "%mul_ln1171_171 = mul i46 %sext_ln1171_171, i46 %sext_ln35_60"   --->   Operation 930 'mul' 'mul_ln1171_171' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 931 [1/1] (0.00ns)   --->   "%sext_ln1171_172 = sext i28 %linear_proj_weight_V_61_load"   --->   Operation 931 'sext' 'sext_ln1171_172' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 932 [3/3] (2.68ns)   --->   "%mul_ln1171_172 = mul i46 %sext_ln1171_172, i46 %sext_ln35_61"   --->   Operation 932 'mul' 'mul_ln1171_172' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 933 [1/1] (0.00ns)   --->   "%sext_ln1171_173 = sext i28 %linear_proj_weight_V_62_load"   --->   Operation 933 'sext' 'sext_ln1171_173' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 934 [3/3] (2.68ns)   --->   "%mul_ln1171_173 = mul i46 %sext_ln1171_173, i46 %sext_ln35_62"   --->   Operation 934 'mul' 'mul_ln1171_173' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 935 [1/2] (1.35ns)   --->   "%linear_proj_weight_V_63_load = load i9 %linear_proj_weight_V_63_addr"   --->   Operation 935 'load' 'linear_proj_weight_V_63_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 320> <RAM>

State 35 <SV = 34> <Delay = 2.68>
ST_35 : Operation 936 [1/1] (0.00ns)   --->   "%sext_ln35_63 = sext i28 %out_nodes_features_skip_concat_bias_V_63_load" [GAT_compute.cc:35]   --->   Operation 936 'sext' 'sext_ln35_63' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 937 [1/1] (0.00ns)   --->   "%shl_ln737_159 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_164, i18 0"   --->   Operation 937 'bitconcatenate' 'shl_ln737_159' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 938 [1/1] (1.26ns)   --->   "%add_ln1245_164 = add i46 %shl_ln737_159, i46 %mul_ln1171_168"   --->   Operation 938 'add' 'add_ln1245_164' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 939 [1/1] (0.00ns)   --->   "%tmp_165 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_164, i32 18, i32 45"   --->   Operation 939 'partselect' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 940 [1/1] (0.00ns)   --->   "%shl_ln737_160 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_165, i18 0"   --->   Operation 940 'bitconcatenate' 'shl_ln737_160' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 941 [1/1] (1.26ns)   --->   "%add_ln1245_165 = add i46 %shl_ln737_160, i46 %mul_ln1171_169"   --->   Operation 941 'add' 'add_ln1245_165' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 942 [1/3] (2.68ns)   --->   "%mul_ln1171_170 = mul i46 %sext_ln1171_170, i46 %sext_ln35_59"   --->   Operation 942 'mul' 'mul_ln1171_170' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 943 [1/1] (0.00ns)   --->   "%tmp_166 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_165, i32 18, i32 45"   --->   Operation 943 'partselect' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 944 [1/3] (2.68ns)   --->   "%mul_ln1171_171 = mul i46 %sext_ln1171_171, i46 %sext_ln35_60"   --->   Operation 944 'mul' 'mul_ln1171_171' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 945 [2/3] (2.68ns)   --->   "%mul_ln1171_172 = mul i46 %sext_ln1171_172, i46 %sext_ln35_61"   --->   Operation 945 'mul' 'mul_ln1171_172' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 946 [2/3] (2.68ns)   --->   "%mul_ln1171_173 = mul i46 %sext_ln1171_173, i46 %sext_ln35_62"   --->   Operation 946 'mul' 'mul_ln1171_173' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 947 [1/1] (0.00ns)   --->   "%sext_ln1171_174 = sext i28 %linear_proj_weight_V_63_load"   --->   Operation 947 'sext' 'sext_ln1171_174' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 948 [3/3] (2.68ns)   --->   "%mul_ln1171_174 = mul i46 %sext_ln1171_174, i46 %sext_ln35_63"   --->   Operation 948 'mul' 'mul_ln1171_174' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.68>
ST_36 : Operation 949 [1/1] (0.00ns)   --->   "%shl_ln737_161 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_166, i18 0"   --->   Operation 949 'bitconcatenate' 'shl_ln737_161' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 950 [1/1] (1.26ns)   --->   "%add_ln1245_166 = add i46 %shl_ln737_161, i46 %mul_ln1171_170"   --->   Operation 950 'add' 'add_ln1245_166' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 951 [1/1] (0.00ns)   --->   "%tmp_167 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_166, i32 18, i32 45"   --->   Operation 951 'partselect' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 952 [1/1] (0.00ns)   --->   "%shl_ln737_162 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_167, i18 0"   --->   Operation 952 'bitconcatenate' 'shl_ln737_162' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 953 [1/1] (1.26ns)   --->   "%add_ln1245_167 = add i46 %shl_ln737_162, i46 %mul_ln1171_171"   --->   Operation 953 'add' 'add_ln1245_167' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 954 [1/3] (2.68ns)   --->   "%mul_ln1171_172 = mul i46 %sext_ln1171_172, i46 %sext_ln35_61"   --->   Operation 954 'mul' 'mul_ln1171_172' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 955 [1/1] (0.00ns)   --->   "%tmp_168 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_167, i32 18, i32 45"   --->   Operation 955 'partselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 956 [1/3] (2.68ns)   --->   "%mul_ln1171_173 = mul i46 %sext_ln1171_173, i46 %sext_ln35_62"   --->   Operation 956 'mul' 'mul_ln1171_173' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 957 [2/3] (2.68ns)   --->   "%mul_ln1171_174 = mul i46 %sext_ln1171_174, i46 %sext_ln35_63"   --->   Operation 957 'mul' 'mul_ln1171_174' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.68>
ST_37 : Operation 958 [1/1] (0.00ns)   --->   "%shl_ln737_163 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_168, i18 0"   --->   Operation 958 'bitconcatenate' 'shl_ln737_163' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 959 [1/1] (1.26ns)   --->   "%add_ln1245_168 = add i46 %shl_ln737_163, i46 %mul_ln1171_172"   --->   Operation 959 'add' 'add_ln1245_168' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 960 [1/1] (0.00ns)   --->   "%tmp_169 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_168, i32 18, i32 45"   --->   Operation 960 'partselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 961 [1/1] (0.00ns)   --->   "%shl_ln737_164 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_169, i18 0"   --->   Operation 961 'bitconcatenate' 'shl_ln737_164' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 962 [1/1] (1.26ns)   --->   "%add_ln1245_169 = add i46 %shl_ln737_164, i46 %mul_ln1171_173"   --->   Operation 962 'add' 'add_ln1245_169' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 963 [1/3] (2.68ns)   --->   "%mul_ln1171_174 = mul i46 %sext_ln1171_174, i46 %sext_ln35_63"   --->   Operation 963 'mul' 'mul_ln1171_174' <Predicate = true> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.68> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 964 [1/1] (0.00ns)   --->   "%tmp_170 = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_169, i32 18, i32 45"   --->   Operation 964 'partselect' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1164 [1/1] (0.00ns)   --->   "%ret_ln44 = ret" [GAT_compute.cc:44]   --->   Operation 1164 'ret' 'ret_ln44' <Predicate = (icmp_ln35)> <Delay = 0.00>

State 38 <SV = 37> <Delay = 2.61>
ST_38 : Operation 965 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_35_1_VITIS_LOOP_36_2_str"   --->   Operation 965 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 966 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1216, i64 1216, i64 1216"   --->   Operation 966 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 967 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 967 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 968 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [GAT_compute.cc:36]   --->   Operation 968 'specloopname' 'specloopname_ln36' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 969 [1/1] (0.00ns)   --->   "%shl_ln737_165 = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %tmp_170, i18 0"   --->   Operation 969 'bitconcatenate' 'shl_ln737_165' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 970 [1/1] (1.26ns)   --->   "%add_ln1245_170 = add i46 %shl_ln737_165, i46 %mul_ln1171_174"   --->   Operation 970 'add' 'add_ln1245_170' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 971 [1/1] (0.00ns)   --->   "%trunc_ln717_s = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %add_ln1245_170, i32 18, i32 45"   --->   Operation 971 'partselect' 'trunc_ln717_s' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 972 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_62_addr = getelementptr i28 %nodes_features_proj_V_62, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 972 'getelementptr' 'nodes_features_proj_V_62_addr' <Predicate = (trunc_ln41 == 62)> <Delay = 0.00>
ST_38 : Operation 973 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_62_addr" [GAT_compute.cc:41]   --->   Operation 973 'store' 'store_ln41' <Predicate = (trunc_ln41 == 62)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 974 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 974 'br' 'br_ln41' <Predicate = (trunc_ln41 == 62)> <Delay = 0.00>
ST_38 : Operation 975 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_61_addr = getelementptr i28 %nodes_features_proj_V_61, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 975 'getelementptr' 'nodes_features_proj_V_61_addr' <Predicate = (trunc_ln41 == 61)> <Delay = 0.00>
ST_38 : Operation 976 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_61_addr" [GAT_compute.cc:41]   --->   Operation 976 'store' 'store_ln41' <Predicate = (trunc_ln41 == 61)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 977 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 977 'br' 'br_ln41' <Predicate = (trunc_ln41 == 61)> <Delay = 0.00>
ST_38 : Operation 978 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_60_addr = getelementptr i28 %nodes_features_proj_V_60, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 978 'getelementptr' 'nodes_features_proj_V_60_addr' <Predicate = (trunc_ln41 == 60)> <Delay = 0.00>
ST_38 : Operation 979 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_60_addr" [GAT_compute.cc:41]   --->   Operation 979 'store' 'store_ln41' <Predicate = (trunc_ln41 == 60)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 980 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 980 'br' 'br_ln41' <Predicate = (trunc_ln41 == 60)> <Delay = 0.00>
ST_38 : Operation 981 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_59_addr = getelementptr i28 %nodes_features_proj_V_59, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 981 'getelementptr' 'nodes_features_proj_V_59_addr' <Predicate = (trunc_ln41 == 59)> <Delay = 0.00>
ST_38 : Operation 982 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_59_addr" [GAT_compute.cc:41]   --->   Operation 982 'store' 'store_ln41' <Predicate = (trunc_ln41 == 59)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 983 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 983 'br' 'br_ln41' <Predicate = (trunc_ln41 == 59)> <Delay = 0.00>
ST_38 : Operation 984 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_58_addr = getelementptr i28 %nodes_features_proj_V_58, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 984 'getelementptr' 'nodes_features_proj_V_58_addr' <Predicate = (trunc_ln41 == 58)> <Delay = 0.00>
ST_38 : Operation 985 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_58_addr" [GAT_compute.cc:41]   --->   Operation 985 'store' 'store_ln41' <Predicate = (trunc_ln41 == 58)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 986 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 986 'br' 'br_ln41' <Predicate = (trunc_ln41 == 58)> <Delay = 0.00>
ST_38 : Operation 987 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_57_addr = getelementptr i28 %nodes_features_proj_V_57, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 987 'getelementptr' 'nodes_features_proj_V_57_addr' <Predicate = (trunc_ln41 == 57)> <Delay = 0.00>
ST_38 : Operation 988 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_57_addr" [GAT_compute.cc:41]   --->   Operation 988 'store' 'store_ln41' <Predicate = (trunc_ln41 == 57)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 989 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 989 'br' 'br_ln41' <Predicate = (trunc_ln41 == 57)> <Delay = 0.00>
ST_38 : Operation 990 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_56_addr = getelementptr i28 %nodes_features_proj_V_56, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 990 'getelementptr' 'nodes_features_proj_V_56_addr' <Predicate = (trunc_ln41 == 56)> <Delay = 0.00>
ST_38 : Operation 991 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_56_addr" [GAT_compute.cc:41]   --->   Operation 991 'store' 'store_ln41' <Predicate = (trunc_ln41 == 56)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 992 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 992 'br' 'br_ln41' <Predicate = (trunc_ln41 == 56)> <Delay = 0.00>
ST_38 : Operation 993 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_55_addr = getelementptr i28 %nodes_features_proj_V_55, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 993 'getelementptr' 'nodes_features_proj_V_55_addr' <Predicate = (trunc_ln41 == 55)> <Delay = 0.00>
ST_38 : Operation 994 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_55_addr" [GAT_compute.cc:41]   --->   Operation 994 'store' 'store_ln41' <Predicate = (trunc_ln41 == 55)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 995 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 995 'br' 'br_ln41' <Predicate = (trunc_ln41 == 55)> <Delay = 0.00>
ST_38 : Operation 996 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_54_addr = getelementptr i28 %nodes_features_proj_V_54, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 996 'getelementptr' 'nodes_features_proj_V_54_addr' <Predicate = (trunc_ln41 == 54)> <Delay = 0.00>
ST_38 : Operation 997 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_54_addr" [GAT_compute.cc:41]   --->   Operation 997 'store' 'store_ln41' <Predicate = (trunc_ln41 == 54)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 998 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 998 'br' 'br_ln41' <Predicate = (trunc_ln41 == 54)> <Delay = 0.00>
ST_38 : Operation 999 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_53_addr = getelementptr i28 %nodes_features_proj_V_53, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 999 'getelementptr' 'nodes_features_proj_V_53_addr' <Predicate = (trunc_ln41 == 53)> <Delay = 0.00>
ST_38 : Operation 1000 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_53_addr" [GAT_compute.cc:41]   --->   Operation 1000 'store' 'store_ln41' <Predicate = (trunc_ln41 == 53)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1001 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1001 'br' 'br_ln41' <Predicate = (trunc_ln41 == 53)> <Delay = 0.00>
ST_38 : Operation 1002 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_52_addr = getelementptr i28 %nodes_features_proj_V_52, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1002 'getelementptr' 'nodes_features_proj_V_52_addr' <Predicate = (trunc_ln41 == 52)> <Delay = 0.00>
ST_38 : Operation 1003 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_52_addr" [GAT_compute.cc:41]   --->   Operation 1003 'store' 'store_ln41' <Predicate = (trunc_ln41 == 52)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1004 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1004 'br' 'br_ln41' <Predicate = (trunc_ln41 == 52)> <Delay = 0.00>
ST_38 : Operation 1005 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_51_addr = getelementptr i28 %nodes_features_proj_V_51, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1005 'getelementptr' 'nodes_features_proj_V_51_addr' <Predicate = (trunc_ln41 == 51)> <Delay = 0.00>
ST_38 : Operation 1006 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_51_addr" [GAT_compute.cc:41]   --->   Operation 1006 'store' 'store_ln41' <Predicate = (trunc_ln41 == 51)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1007 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1007 'br' 'br_ln41' <Predicate = (trunc_ln41 == 51)> <Delay = 0.00>
ST_38 : Operation 1008 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_50_addr = getelementptr i28 %nodes_features_proj_V_50, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1008 'getelementptr' 'nodes_features_proj_V_50_addr' <Predicate = (trunc_ln41 == 50)> <Delay = 0.00>
ST_38 : Operation 1009 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_50_addr" [GAT_compute.cc:41]   --->   Operation 1009 'store' 'store_ln41' <Predicate = (trunc_ln41 == 50)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1010 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1010 'br' 'br_ln41' <Predicate = (trunc_ln41 == 50)> <Delay = 0.00>
ST_38 : Operation 1011 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_49_addr = getelementptr i28 %nodes_features_proj_V_49, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1011 'getelementptr' 'nodes_features_proj_V_49_addr' <Predicate = (trunc_ln41 == 49)> <Delay = 0.00>
ST_38 : Operation 1012 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_49_addr" [GAT_compute.cc:41]   --->   Operation 1012 'store' 'store_ln41' <Predicate = (trunc_ln41 == 49)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1013 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1013 'br' 'br_ln41' <Predicate = (trunc_ln41 == 49)> <Delay = 0.00>
ST_38 : Operation 1014 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_48_addr = getelementptr i28 %nodes_features_proj_V_48, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1014 'getelementptr' 'nodes_features_proj_V_48_addr' <Predicate = (trunc_ln41 == 48)> <Delay = 0.00>
ST_38 : Operation 1015 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_48_addr" [GAT_compute.cc:41]   --->   Operation 1015 'store' 'store_ln41' <Predicate = (trunc_ln41 == 48)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1016 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1016 'br' 'br_ln41' <Predicate = (trunc_ln41 == 48)> <Delay = 0.00>
ST_38 : Operation 1017 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_47_addr = getelementptr i28 %nodes_features_proj_V_47, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1017 'getelementptr' 'nodes_features_proj_V_47_addr' <Predicate = (trunc_ln41 == 47)> <Delay = 0.00>
ST_38 : Operation 1018 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_47_addr" [GAT_compute.cc:41]   --->   Operation 1018 'store' 'store_ln41' <Predicate = (trunc_ln41 == 47)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1019 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1019 'br' 'br_ln41' <Predicate = (trunc_ln41 == 47)> <Delay = 0.00>
ST_38 : Operation 1020 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_46_addr = getelementptr i28 %nodes_features_proj_V_46, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1020 'getelementptr' 'nodes_features_proj_V_46_addr' <Predicate = (trunc_ln41 == 46)> <Delay = 0.00>
ST_38 : Operation 1021 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_46_addr" [GAT_compute.cc:41]   --->   Operation 1021 'store' 'store_ln41' <Predicate = (trunc_ln41 == 46)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1022 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1022 'br' 'br_ln41' <Predicate = (trunc_ln41 == 46)> <Delay = 0.00>
ST_38 : Operation 1023 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_45_addr = getelementptr i28 %nodes_features_proj_V_45, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1023 'getelementptr' 'nodes_features_proj_V_45_addr' <Predicate = (trunc_ln41 == 45)> <Delay = 0.00>
ST_38 : Operation 1024 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_45_addr" [GAT_compute.cc:41]   --->   Operation 1024 'store' 'store_ln41' <Predicate = (trunc_ln41 == 45)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1025 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1025 'br' 'br_ln41' <Predicate = (trunc_ln41 == 45)> <Delay = 0.00>
ST_38 : Operation 1026 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_44_addr = getelementptr i28 %nodes_features_proj_V_44, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1026 'getelementptr' 'nodes_features_proj_V_44_addr' <Predicate = (trunc_ln41 == 44)> <Delay = 0.00>
ST_38 : Operation 1027 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_44_addr" [GAT_compute.cc:41]   --->   Operation 1027 'store' 'store_ln41' <Predicate = (trunc_ln41 == 44)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1028 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1028 'br' 'br_ln41' <Predicate = (trunc_ln41 == 44)> <Delay = 0.00>
ST_38 : Operation 1029 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_43_addr = getelementptr i28 %nodes_features_proj_V_43, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1029 'getelementptr' 'nodes_features_proj_V_43_addr' <Predicate = (trunc_ln41 == 43)> <Delay = 0.00>
ST_38 : Operation 1030 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_43_addr" [GAT_compute.cc:41]   --->   Operation 1030 'store' 'store_ln41' <Predicate = (trunc_ln41 == 43)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1031 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1031 'br' 'br_ln41' <Predicate = (trunc_ln41 == 43)> <Delay = 0.00>
ST_38 : Operation 1032 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_42_addr = getelementptr i28 %nodes_features_proj_V_42, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1032 'getelementptr' 'nodes_features_proj_V_42_addr' <Predicate = (trunc_ln41 == 42)> <Delay = 0.00>
ST_38 : Operation 1033 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_42_addr" [GAT_compute.cc:41]   --->   Operation 1033 'store' 'store_ln41' <Predicate = (trunc_ln41 == 42)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1034 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1034 'br' 'br_ln41' <Predicate = (trunc_ln41 == 42)> <Delay = 0.00>
ST_38 : Operation 1035 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_41_addr = getelementptr i28 %nodes_features_proj_V_41, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1035 'getelementptr' 'nodes_features_proj_V_41_addr' <Predicate = (trunc_ln41 == 41)> <Delay = 0.00>
ST_38 : Operation 1036 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_41_addr" [GAT_compute.cc:41]   --->   Operation 1036 'store' 'store_ln41' <Predicate = (trunc_ln41 == 41)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1037 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1037 'br' 'br_ln41' <Predicate = (trunc_ln41 == 41)> <Delay = 0.00>
ST_38 : Operation 1038 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_40_addr = getelementptr i28 %nodes_features_proj_V_40, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1038 'getelementptr' 'nodes_features_proj_V_40_addr' <Predicate = (trunc_ln41 == 40)> <Delay = 0.00>
ST_38 : Operation 1039 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_40_addr" [GAT_compute.cc:41]   --->   Operation 1039 'store' 'store_ln41' <Predicate = (trunc_ln41 == 40)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1040 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1040 'br' 'br_ln41' <Predicate = (trunc_ln41 == 40)> <Delay = 0.00>
ST_38 : Operation 1041 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_39_addr = getelementptr i28 %nodes_features_proj_V_39, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1041 'getelementptr' 'nodes_features_proj_V_39_addr' <Predicate = (trunc_ln41 == 39)> <Delay = 0.00>
ST_38 : Operation 1042 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_39_addr" [GAT_compute.cc:41]   --->   Operation 1042 'store' 'store_ln41' <Predicate = (trunc_ln41 == 39)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1043 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1043 'br' 'br_ln41' <Predicate = (trunc_ln41 == 39)> <Delay = 0.00>
ST_38 : Operation 1044 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_38_addr = getelementptr i28 %nodes_features_proj_V_38, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1044 'getelementptr' 'nodes_features_proj_V_38_addr' <Predicate = (trunc_ln41 == 38)> <Delay = 0.00>
ST_38 : Operation 1045 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_38_addr" [GAT_compute.cc:41]   --->   Operation 1045 'store' 'store_ln41' <Predicate = (trunc_ln41 == 38)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1046 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1046 'br' 'br_ln41' <Predicate = (trunc_ln41 == 38)> <Delay = 0.00>
ST_38 : Operation 1047 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_37_addr = getelementptr i28 %nodes_features_proj_V_37, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1047 'getelementptr' 'nodes_features_proj_V_37_addr' <Predicate = (trunc_ln41 == 37)> <Delay = 0.00>
ST_38 : Operation 1048 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_37_addr" [GAT_compute.cc:41]   --->   Operation 1048 'store' 'store_ln41' <Predicate = (trunc_ln41 == 37)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1049 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1049 'br' 'br_ln41' <Predicate = (trunc_ln41 == 37)> <Delay = 0.00>
ST_38 : Operation 1050 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_36_addr = getelementptr i28 %nodes_features_proj_V_36, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1050 'getelementptr' 'nodes_features_proj_V_36_addr' <Predicate = (trunc_ln41 == 36)> <Delay = 0.00>
ST_38 : Operation 1051 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_36_addr" [GAT_compute.cc:41]   --->   Operation 1051 'store' 'store_ln41' <Predicate = (trunc_ln41 == 36)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1052 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1052 'br' 'br_ln41' <Predicate = (trunc_ln41 == 36)> <Delay = 0.00>
ST_38 : Operation 1053 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_35_addr = getelementptr i28 %nodes_features_proj_V_35, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1053 'getelementptr' 'nodes_features_proj_V_35_addr' <Predicate = (trunc_ln41 == 35)> <Delay = 0.00>
ST_38 : Operation 1054 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_35_addr" [GAT_compute.cc:41]   --->   Operation 1054 'store' 'store_ln41' <Predicate = (trunc_ln41 == 35)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1055 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1055 'br' 'br_ln41' <Predicate = (trunc_ln41 == 35)> <Delay = 0.00>
ST_38 : Operation 1056 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_34_addr = getelementptr i28 %nodes_features_proj_V_34, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1056 'getelementptr' 'nodes_features_proj_V_34_addr' <Predicate = (trunc_ln41 == 34)> <Delay = 0.00>
ST_38 : Operation 1057 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_34_addr" [GAT_compute.cc:41]   --->   Operation 1057 'store' 'store_ln41' <Predicate = (trunc_ln41 == 34)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1058 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1058 'br' 'br_ln41' <Predicate = (trunc_ln41 == 34)> <Delay = 0.00>
ST_38 : Operation 1059 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_33_addr = getelementptr i28 %nodes_features_proj_V_33, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1059 'getelementptr' 'nodes_features_proj_V_33_addr' <Predicate = (trunc_ln41 == 33)> <Delay = 0.00>
ST_38 : Operation 1060 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_33_addr" [GAT_compute.cc:41]   --->   Operation 1060 'store' 'store_ln41' <Predicate = (trunc_ln41 == 33)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1061 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1061 'br' 'br_ln41' <Predicate = (trunc_ln41 == 33)> <Delay = 0.00>
ST_38 : Operation 1062 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_32_addr = getelementptr i28 %nodes_features_proj_V_32, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1062 'getelementptr' 'nodes_features_proj_V_32_addr' <Predicate = (trunc_ln41 == 32)> <Delay = 0.00>
ST_38 : Operation 1063 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_32_addr" [GAT_compute.cc:41]   --->   Operation 1063 'store' 'store_ln41' <Predicate = (trunc_ln41 == 32)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1064 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1064 'br' 'br_ln41' <Predicate = (trunc_ln41 == 32)> <Delay = 0.00>
ST_38 : Operation 1065 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_31_addr = getelementptr i28 %nodes_features_proj_V_31, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1065 'getelementptr' 'nodes_features_proj_V_31_addr' <Predicate = (trunc_ln41 == 31)> <Delay = 0.00>
ST_38 : Operation 1066 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_31_addr" [GAT_compute.cc:41]   --->   Operation 1066 'store' 'store_ln41' <Predicate = (trunc_ln41 == 31)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1067 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1067 'br' 'br_ln41' <Predicate = (trunc_ln41 == 31)> <Delay = 0.00>
ST_38 : Operation 1068 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_30_addr = getelementptr i28 %nodes_features_proj_V_30, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1068 'getelementptr' 'nodes_features_proj_V_30_addr' <Predicate = (trunc_ln41 == 30)> <Delay = 0.00>
ST_38 : Operation 1069 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_30_addr" [GAT_compute.cc:41]   --->   Operation 1069 'store' 'store_ln41' <Predicate = (trunc_ln41 == 30)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1070 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1070 'br' 'br_ln41' <Predicate = (trunc_ln41 == 30)> <Delay = 0.00>
ST_38 : Operation 1071 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_29_addr = getelementptr i28 %nodes_features_proj_V_29, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1071 'getelementptr' 'nodes_features_proj_V_29_addr' <Predicate = (trunc_ln41 == 29)> <Delay = 0.00>
ST_38 : Operation 1072 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_29_addr" [GAT_compute.cc:41]   --->   Operation 1072 'store' 'store_ln41' <Predicate = (trunc_ln41 == 29)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1073 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1073 'br' 'br_ln41' <Predicate = (trunc_ln41 == 29)> <Delay = 0.00>
ST_38 : Operation 1074 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_28_addr = getelementptr i28 %nodes_features_proj_V_28, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1074 'getelementptr' 'nodes_features_proj_V_28_addr' <Predicate = (trunc_ln41 == 28)> <Delay = 0.00>
ST_38 : Operation 1075 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_28_addr" [GAT_compute.cc:41]   --->   Operation 1075 'store' 'store_ln41' <Predicate = (trunc_ln41 == 28)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1076 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1076 'br' 'br_ln41' <Predicate = (trunc_ln41 == 28)> <Delay = 0.00>
ST_38 : Operation 1077 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_27_addr = getelementptr i28 %nodes_features_proj_V_27, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1077 'getelementptr' 'nodes_features_proj_V_27_addr' <Predicate = (trunc_ln41 == 27)> <Delay = 0.00>
ST_38 : Operation 1078 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_27_addr" [GAT_compute.cc:41]   --->   Operation 1078 'store' 'store_ln41' <Predicate = (trunc_ln41 == 27)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1079 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1079 'br' 'br_ln41' <Predicate = (trunc_ln41 == 27)> <Delay = 0.00>
ST_38 : Operation 1080 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_26_addr = getelementptr i28 %nodes_features_proj_V_26, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1080 'getelementptr' 'nodes_features_proj_V_26_addr' <Predicate = (trunc_ln41 == 26)> <Delay = 0.00>
ST_38 : Operation 1081 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_26_addr" [GAT_compute.cc:41]   --->   Operation 1081 'store' 'store_ln41' <Predicate = (trunc_ln41 == 26)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1082 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1082 'br' 'br_ln41' <Predicate = (trunc_ln41 == 26)> <Delay = 0.00>
ST_38 : Operation 1083 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_25_addr = getelementptr i28 %nodes_features_proj_V_25, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1083 'getelementptr' 'nodes_features_proj_V_25_addr' <Predicate = (trunc_ln41 == 25)> <Delay = 0.00>
ST_38 : Operation 1084 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_25_addr" [GAT_compute.cc:41]   --->   Operation 1084 'store' 'store_ln41' <Predicate = (trunc_ln41 == 25)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1085 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1085 'br' 'br_ln41' <Predicate = (trunc_ln41 == 25)> <Delay = 0.00>
ST_38 : Operation 1086 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_24_addr = getelementptr i28 %nodes_features_proj_V_24, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1086 'getelementptr' 'nodes_features_proj_V_24_addr' <Predicate = (trunc_ln41 == 24)> <Delay = 0.00>
ST_38 : Operation 1087 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_24_addr" [GAT_compute.cc:41]   --->   Operation 1087 'store' 'store_ln41' <Predicate = (trunc_ln41 == 24)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1088 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1088 'br' 'br_ln41' <Predicate = (trunc_ln41 == 24)> <Delay = 0.00>
ST_38 : Operation 1089 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_23_addr = getelementptr i28 %nodes_features_proj_V_23, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1089 'getelementptr' 'nodes_features_proj_V_23_addr' <Predicate = (trunc_ln41 == 23)> <Delay = 0.00>
ST_38 : Operation 1090 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_23_addr" [GAT_compute.cc:41]   --->   Operation 1090 'store' 'store_ln41' <Predicate = (trunc_ln41 == 23)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1091 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1091 'br' 'br_ln41' <Predicate = (trunc_ln41 == 23)> <Delay = 0.00>
ST_38 : Operation 1092 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_22_addr = getelementptr i28 %nodes_features_proj_V_22, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1092 'getelementptr' 'nodes_features_proj_V_22_addr' <Predicate = (trunc_ln41 == 22)> <Delay = 0.00>
ST_38 : Operation 1093 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_22_addr" [GAT_compute.cc:41]   --->   Operation 1093 'store' 'store_ln41' <Predicate = (trunc_ln41 == 22)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1094 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1094 'br' 'br_ln41' <Predicate = (trunc_ln41 == 22)> <Delay = 0.00>
ST_38 : Operation 1095 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_21_addr = getelementptr i28 %nodes_features_proj_V_21, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1095 'getelementptr' 'nodes_features_proj_V_21_addr' <Predicate = (trunc_ln41 == 21)> <Delay = 0.00>
ST_38 : Operation 1096 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_21_addr" [GAT_compute.cc:41]   --->   Operation 1096 'store' 'store_ln41' <Predicate = (trunc_ln41 == 21)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1097 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1097 'br' 'br_ln41' <Predicate = (trunc_ln41 == 21)> <Delay = 0.00>
ST_38 : Operation 1098 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_20_addr = getelementptr i28 %nodes_features_proj_V_20, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1098 'getelementptr' 'nodes_features_proj_V_20_addr' <Predicate = (trunc_ln41 == 20)> <Delay = 0.00>
ST_38 : Operation 1099 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_20_addr" [GAT_compute.cc:41]   --->   Operation 1099 'store' 'store_ln41' <Predicate = (trunc_ln41 == 20)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1100 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1100 'br' 'br_ln41' <Predicate = (trunc_ln41 == 20)> <Delay = 0.00>
ST_38 : Operation 1101 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_19_addr = getelementptr i28 %nodes_features_proj_V_19, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1101 'getelementptr' 'nodes_features_proj_V_19_addr' <Predicate = (trunc_ln41 == 19)> <Delay = 0.00>
ST_38 : Operation 1102 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_19_addr" [GAT_compute.cc:41]   --->   Operation 1102 'store' 'store_ln41' <Predicate = (trunc_ln41 == 19)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1103 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1103 'br' 'br_ln41' <Predicate = (trunc_ln41 == 19)> <Delay = 0.00>
ST_38 : Operation 1104 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_18_addr = getelementptr i28 %nodes_features_proj_V_18, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1104 'getelementptr' 'nodes_features_proj_V_18_addr' <Predicate = (trunc_ln41 == 18)> <Delay = 0.00>
ST_38 : Operation 1105 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_18_addr" [GAT_compute.cc:41]   --->   Operation 1105 'store' 'store_ln41' <Predicate = (trunc_ln41 == 18)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1106 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1106 'br' 'br_ln41' <Predicate = (trunc_ln41 == 18)> <Delay = 0.00>
ST_38 : Operation 1107 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_17_addr = getelementptr i28 %nodes_features_proj_V_17, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1107 'getelementptr' 'nodes_features_proj_V_17_addr' <Predicate = (trunc_ln41 == 17)> <Delay = 0.00>
ST_38 : Operation 1108 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_17_addr" [GAT_compute.cc:41]   --->   Operation 1108 'store' 'store_ln41' <Predicate = (trunc_ln41 == 17)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1109 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1109 'br' 'br_ln41' <Predicate = (trunc_ln41 == 17)> <Delay = 0.00>
ST_38 : Operation 1110 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_16_addr = getelementptr i28 %nodes_features_proj_V_16, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1110 'getelementptr' 'nodes_features_proj_V_16_addr' <Predicate = (trunc_ln41 == 16)> <Delay = 0.00>
ST_38 : Operation 1111 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_16_addr" [GAT_compute.cc:41]   --->   Operation 1111 'store' 'store_ln41' <Predicate = (trunc_ln41 == 16)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1112 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1112 'br' 'br_ln41' <Predicate = (trunc_ln41 == 16)> <Delay = 0.00>
ST_38 : Operation 1113 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_15_addr = getelementptr i28 %nodes_features_proj_V_15, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1113 'getelementptr' 'nodes_features_proj_V_15_addr' <Predicate = (trunc_ln41 == 15)> <Delay = 0.00>
ST_38 : Operation 1114 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_15_addr" [GAT_compute.cc:41]   --->   Operation 1114 'store' 'store_ln41' <Predicate = (trunc_ln41 == 15)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1115 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1115 'br' 'br_ln41' <Predicate = (trunc_ln41 == 15)> <Delay = 0.00>
ST_38 : Operation 1116 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_14_addr = getelementptr i28 %nodes_features_proj_V_14, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1116 'getelementptr' 'nodes_features_proj_V_14_addr' <Predicate = (trunc_ln41 == 14)> <Delay = 0.00>
ST_38 : Operation 1117 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_14_addr" [GAT_compute.cc:41]   --->   Operation 1117 'store' 'store_ln41' <Predicate = (trunc_ln41 == 14)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1118 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1118 'br' 'br_ln41' <Predicate = (trunc_ln41 == 14)> <Delay = 0.00>
ST_38 : Operation 1119 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_13_addr = getelementptr i28 %nodes_features_proj_V_13, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1119 'getelementptr' 'nodes_features_proj_V_13_addr' <Predicate = (trunc_ln41 == 13)> <Delay = 0.00>
ST_38 : Operation 1120 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_13_addr" [GAT_compute.cc:41]   --->   Operation 1120 'store' 'store_ln41' <Predicate = (trunc_ln41 == 13)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1121 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1121 'br' 'br_ln41' <Predicate = (trunc_ln41 == 13)> <Delay = 0.00>
ST_38 : Operation 1122 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_12_addr = getelementptr i28 %nodes_features_proj_V_12, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1122 'getelementptr' 'nodes_features_proj_V_12_addr' <Predicate = (trunc_ln41 == 12)> <Delay = 0.00>
ST_38 : Operation 1123 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_12_addr" [GAT_compute.cc:41]   --->   Operation 1123 'store' 'store_ln41' <Predicate = (trunc_ln41 == 12)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1124 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1124 'br' 'br_ln41' <Predicate = (trunc_ln41 == 12)> <Delay = 0.00>
ST_38 : Operation 1125 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_11_addr = getelementptr i28 %nodes_features_proj_V_11, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1125 'getelementptr' 'nodes_features_proj_V_11_addr' <Predicate = (trunc_ln41 == 11)> <Delay = 0.00>
ST_38 : Operation 1126 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_11_addr" [GAT_compute.cc:41]   --->   Operation 1126 'store' 'store_ln41' <Predicate = (trunc_ln41 == 11)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1127 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1127 'br' 'br_ln41' <Predicate = (trunc_ln41 == 11)> <Delay = 0.00>
ST_38 : Operation 1128 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_10_addr = getelementptr i28 %nodes_features_proj_V_10, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1128 'getelementptr' 'nodes_features_proj_V_10_addr' <Predicate = (trunc_ln41 == 10)> <Delay = 0.00>
ST_38 : Operation 1129 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_10_addr" [GAT_compute.cc:41]   --->   Operation 1129 'store' 'store_ln41' <Predicate = (trunc_ln41 == 10)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1130 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1130 'br' 'br_ln41' <Predicate = (trunc_ln41 == 10)> <Delay = 0.00>
ST_38 : Operation 1131 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_9_addr = getelementptr i28 %nodes_features_proj_V_9, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1131 'getelementptr' 'nodes_features_proj_V_9_addr' <Predicate = (trunc_ln41 == 9)> <Delay = 0.00>
ST_38 : Operation 1132 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_9_addr" [GAT_compute.cc:41]   --->   Operation 1132 'store' 'store_ln41' <Predicate = (trunc_ln41 == 9)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1133 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1133 'br' 'br_ln41' <Predicate = (trunc_ln41 == 9)> <Delay = 0.00>
ST_38 : Operation 1134 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_8_addr = getelementptr i28 %nodes_features_proj_V_8, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1134 'getelementptr' 'nodes_features_proj_V_8_addr' <Predicate = (trunc_ln41 == 8)> <Delay = 0.00>
ST_38 : Operation 1135 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_8_addr" [GAT_compute.cc:41]   --->   Operation 1135 'store' 'store_ln41' <Predicate = (trunc_ln41 == 8)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1136 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1136 'br' 'br_ln41' <Predicate = (trunc_ln41 == 8)> <Delay = 0.00>
ST_38 : Operation 1137 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_7_addr = getelementptr i28 %nodes_features_proj_V_7, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1137 'getelementptr' 'nodes_features_proj_V_7_addr' <Predicate = (trunc_ln41 == 7)> <Delay = 0.00>
ST_38 : Operation 1138 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_7_addr" [GAT_compute.cc:41]   --->   Operation 1138 'store' 'store_ln41' <Predicate = (trunc_ln41 == 7)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1139 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1139 'br' 'br_ln41' <Predicate = (trunc_ln41 == 7)> <Delay = 0.00>
ST_38 : Operation 1140 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_6_addr = getelementptr i28 %nodes_features_proj_V_6, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1140 'getelementptr' 'nodes_features_proj_V_6_addr' <Predicate = (trunc_ln41 == 6)> <Delay = 0.00>
ST_38 : Operation 1141 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_6_addr" [GAT_compute.cc:41]   --->   Operation 1141 'store' 'store_ln41' <Predicate = (trunc_ln41 == 6)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1142 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1142 'br' 'br_ln41' <Predicate = (trunc_ln41 == 6)> <Delay = 0.00>
ST_38 : Operation 1143 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_5_addr = getelementptr i28 %nodes_features_proj_V_5, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1143 'getelementptr' 'nodes_features_proj_V_5_addr' <Predicate = (trunc_ln41 == 5)> <Delay = 0.00>
ST_38 : Operation 1144 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_5_addr" [GAT_compute.cc:41]   --->   Operation 1144 'store' 'store_ln41' <Predicate = (trunc_ln41 == 5)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1145 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1145 'br' 'br_ln41' <Predicate = (trunc_ln41 == 5)> <Delay = 0.00>
ST_38 : Operation 1146 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_4_addr = getelementptr i28 %nodes_features_proj_V_4, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1146 'getelementptr' 'nodes_features_proj_V_4_addr' <Predicate = (trunc_ln41 == 4)> <Delay = 0.00>
ST_38 : Operation 1147 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_4_addr" [GAT_compute.cc:41]   --->   Operation 1147 'store' 'store_ln41' <Predicate = (trunc_ln41 == 4)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1148 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1148 'br' 'br_ln41' <Predicate = (trunc_ln41 == 4)> <Delay = 0.00>
ST_38 : Operation 1149 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_3_addr = getelementptr i28 %nodes_features_proj_V_3, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1149 'getelementptr' 'nodes_features_proj_V_3_addr' <Predicate = (trunc_ln41 == 3)> <Delay = 0.00>
ST_38 : Operation 1150 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_3_addr" [GAT_compute.cc:41]   --->   Operation 1150 'store' 'store_ln41' <Predicate = (trunc_ln41 == 3)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1151 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1151 'br' 'br_ln41' <Predicate = (trunc_ln41 == 3)> <Delay = 0.00>
ST_38 : Operation 1152 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_2_addr = getelementptr i28 %nodes_features_proj_V_2, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1152 'getelementptr' 'nodes_features_proj_V_2_addr' <Predicate = (trunc_ln41 == 2)> <Delay = 0.00>
ST_38 : Operation 1153 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_2_addr" [GAT_compute.cc:41]   --->   Operation 1153 'store' 'store_ln41' <Predicate = (trunc_ln41 == 2)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1154 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1154 'br' 'br_ln41' <Predicate = (trunc_ln41 == 2)> <Delay = 0.00>
ST_38 : Operation 1155 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_1_addr = getelementptr i28 %nodes_features_proj_V_1, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1155 'getelementptr' 'nodes_features_proj_V_1_addr' <Predicate = (trunc_ln41 == 1)> <Delay = 0.00>
ST_38 : Operation 1156 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_1_addr" [GAT_compute.cc:41]   --->   Operation 1156 'store' 'store_ln41' <Predicate = (trunc_ln41 == 1)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1157 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1157 'br' 'br_ln41' <Predicate = (trunc_ln41 == 1)> <Delay = 0.00>
ST_38 : Operation 1158 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_0_addr = getelementptr i28 %nodes_features_proj_V_0, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1158 'getelementptr' 'nodes_features_proj_V_0_addr' <Predicate = (trunc_ln41 == 0)> <Delay = 0.00>
ST_38 : Operation 1159 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_0_addr" [GAT_compute.cc:41]   --->   Operation 1159 'store' 'store_ln41' <Predicate = (trunc_ln41 == 0)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1160 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1160 'br' 'br_ln41' <Predicate = (trunc_ln41 == 0)> <Delay = 0.00>
ST_38 : Operation 1161 [1/1] (0.00ns)   --->   "%nodes_features_proj_V_63_addr = getelementptr i28 %nodes_features_proj_V_63, i64 0, i64 %zext_ln35" [GAT_compute.cc:41]   --->   Operation 1161 'getelementptr' 'nodes_features_proj_V_63_addr' <Predicate = (trunc_ln41 == 63)> <Delay = 0.00>
ST_38 : Operation 1162 [1/1] (1.35ns)   --->   "%store_ln41 = store i28 %trunc_ln717_s, i7 %nodes_features_proj_V_63_addr" [GAT_compute.cc:41]   --->   Operation 1162 'store' 'store_ln41' <Predicate = (trunc_ln41 == 63)> <Delay = 1.35> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 100> <RAM>
ST_38 : Operation 1163 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.split8388" [GAT_compute.cc:41]   --->   Operation 1163 'br' 'br_ln41' <Predicate = (trunc_ln41 == 63)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 2.67ns
The critical path consists of the following:
	'alloca' operation ('dim_out') [194]  (0 ns)
	'load' operation ('dim_out_load', GAT_compute.cc:36) on local variable 'dim_out' [212]  (0 ns)
	'icmp' operation ('icmp_ln36', GAT_compute.cc:36) [217]  (0.863 ns)
	'select' operation ('select_ln35', GAT_compute.cc:35) [218]  (0.42 ns)
	'add' operation ('add_ln36', GAT_compute.cc:36) [1123]  (0.897 ns)
	'store' operation ('store_ln36', GAT_compute.cc:36) of variable 'add_ln36', GAT_compute.cc:36 on local variable 'dim_out' [1126]  (0.489 ns)

 <State 2>: 2.71ns
The critical path consists of the following:
	'load' operation ('nd_load', GAT_compute.cc:35) on local variable 'nd' [213]  (0 ns)
	'add' operation ('add_ln35', GAT_compute.cc:35) [214]  (0.878 ns)
	'select' operation ('select_ln35_2', GAT_compute.cc:35) [219]  (0.48 ns)
	'getelementptr' operation ('out_nodes_features_skip_concat_bias_V_0_addr') [221]  (0 ns)
	'load' operation ('out_nodes_features_skip_concat_bias_V_0_load', GAT_compute.cc:35) on array 'out_nodes_features_skip_concat_bias_V_0' [222]  (1.35 ns)

 <State 3>: 1.35ns
The critical path consists of the following:
	'load' operation ('out_nodes_features_skip_concat_bias_V_0_load', GAT_compute.cc:35) on array 'out_nodes_features_skip_concat_bias_V_0' [222]  (1.35 ns)

 <State 4>: 2.68ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171') [484]  (2.68 ns)

 <State 5>: 2.68ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171') [484]  (2.68 ns)

 <State 6>: 2.68ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171') [484]  (2.68 ns)

 <State 7>: 2.68ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_114') [499]  (2.68 ns)

 <State 8>: 2.68ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_116') [511]  (2.68 ns)

 <State 9>: 2.68ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_118') [523]  (2.68 ns)

 <State 10>: 2.68ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_120') [535]  (2.68 ns)

 <State 11>: 2.68ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_122') [547]  (2.68 ns)

 <State 12>: 2.68ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_124') [559]  (2.68 ns)

 <State 13>: 2.68ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_126') [571]  (2.68 ns)

 <State 14>: 2.68ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_128') [583]  (2.68 ns)

 <State 15>: 2.68ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_130') [595]  (2.68 ns)

 <State 16>: 2.68ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_132') [607]  (2.68 ns)

 <State 17>: 2.68ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_134') [619]  (2.68 ns)

 <State 18>: 2.68ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_136') [631]  (2.68 ns)

 <State 19>: 2.68ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_138') [643]  (2.68 ns)

 <State 20>: 2.68ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_140') [655]  (2.68 ns)

 <State 21>: 2.68ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_142') [667]  (2.68 ns)

 <State 22>: 2.68ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_144') [679]  (2.68 ns)

 <State 23>: 2.68ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_146') [691]  (2.68 ns)

 <State 24>: 2.68ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_148') [703]  (2.68 ns)

 <State 25>: 2.68ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_150') [715]  (2.68 ns)

 <State 26>: 2.68ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_152') [727]  (2.68 ns)

 <State 27>: 2.68ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_154') [739]  (2.68 ns)

 <State 28>: 2.68ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_156') [751]  (2.68 ns)

 <State 29>: 2.68ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_158') [763]  (2.68 ns)

 <State 30>: 2.68ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_160') [775]  (2.68 ns)

 <State 31>: 2.68ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_162') [787]  (2.68 ns)

 <State 32>: 2.68ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_164') [799]  (2.68 ns)

 <State 33>: 2.68ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_166') [811]  (2.68 ns)

 <State 34>: 2.68ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_168') [823]  (2.68 ns)

 <State 35>: 2.68ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_170') [835]  (2.68 ns)

 <State 36>: 2.68ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_172') [847]  (2.68 ns)

 <State 37>: 2.68ns
The critical path consists of the following:
	'mul' operation ('mul_ln1171_174') [859]  (2.68 ns)

 <State 38>: 2.61ns
The critical path consists of the following:
	'add' operation ('add_ln1245_170') [862]  (1.26 ns)
	'store' operation ('store_ln41', GAT_compute.cc:41) of variable 'trunc_ln717_s' on array 'nodes_features_proj_V_57' [888]  (1.35 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
