#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Dec  1 17:23:33 2022
# Process ID: 15292
# Current directory: C:/Vivado/GitHub/VGAHexEditor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20416 C:\Vivado\GitHub\VGAHexEditor\VGAHexEditorGit.xpr
# Log file: C:/Vivado/GitHub/VGAHexEditor/vivado.log
# Journal file: C:/Vivado/GitHub/VGAHexEditor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Vivado/GitHub/VGAHexEditor/VGAHexEditorGit.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/douwe/Documents/Vivado Projects/VGAHexEditorGit' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1013.020 ; gain = 0.000
update_compile_order -fileset sources_1
update_module_reference design_1_ScreenBufferMem_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Adding component instance block -- xilinx.com:module_ref:VGA_timings:1.0 - VGA_timings_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:module_ref:AsciiCharsMem:1.0 - AsciiCharsMem_0
Adding component instance block -- xilinx.com:module_ref:ScreenBufferMem:1.0 - ScreenBufferMem_0
Adding component instance block -- xilinx.com:module_ref:VGA_patterns:1.0 - VGA_patterns_0
Adding component instance block -- xilinx.com:module_ref:Debounce_Switch:1.0 - Debounce_Switch_0
Adding component instance block -- xilinx.com:module_ref:Debounce_Switch:1.0 - Debounce_Switch_1
Adding component instance block -- xilinx.com:module_ref:num_capture_4bit:1.0 - num_capture_4bit_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /VGA_timings_0/iClk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /AsciiCharsMem_0/iClk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /ScreenBufferMem_0/iClk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /VGA_patterns_0/iClk(undef)
Successfully read diagram <design_1> from BD file <C:/Vivado/GitHub/VGAHexEditor/VGAHexEditorGit.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'C:/Vivado/GitHub/VGAHexEditor/VGAHexEditorGit.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_ScreenBufferMem_0_0 from ScreenBufferMem_v1_0 1.0 to ScreenBufferMem_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /ScreenBufferMem_0_upgraded_ipi/iClk(undef)
Wrote  : <C:\Vivado\GitHub\VGAHexEditor\VGAHexEditorGit.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Vivado/GitHub/VGAHexEditor/VGAHexEditorGit.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
upgrade_ip: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1024.230 ; gain = 11.211
update_module_reference: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1024.230 ; gain = 11.211
update_module_reference design_1_VGA_timings_0_0
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(((spirit:decode(id('MODELPARAM_VALUE.WIDTH')) + spirit:decode(id('MODELPARAM_VALUE.H_FP'))) + spirit:decode(id('MODELPARAM_VALUE.H_PW'))) + spirit:decode(id('MODELPARAM_VALUE.H_BP')))" into user parameter "H_TOT".
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(((spirit:decode(id('MODELPARAM_VALUE.HEIGHT')) + spirit:decode(id('MODELPARAM_VALUE.V_FP'))) + spirit:decode(id('MODELPARAM_VALUE.V_PW'))) + spirit:decode(id('MODELPARAM_VALUE.V_BP')))" into user parameter "V_TOT".
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Vivado/GitHub/VGAHexEditor/VGAHexEditorGit.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_VGA_timings_0_0 from VGA_timings_v1_0 1.0 to VGA_timings_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /VGA_timings_0_upgraded_ipi/iClk(undef)
Wrote  : <C:\Vivado\GitHub\VGAHexEditor\VGAHexEditorGit.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Vivado/GitHub/VGAHexEditor/VGAHexEditorGit.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference design_1_AsciiCharsMem_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Vivado/GitHub/VGAHexEditor/VGAHexEditorGit.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_AsciiCharsMem_0_0 from AsciiCharsMem_v1_0 1.0 to AsciiCharsMem_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /AsciiCharsMem_0_upgraded_ipi/iClk(undef)
Wrote  : <C:\Vivado\GitHub\VGAHexEditor\VGAHexEditorGit.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Vivado/GitHub/VGAHexEditor/VGAHexEditorGit.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference design_1_num_capture_4bit_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Vivado/GitHub/VGAHexEditor/VGAHexEditorGit.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_num_capture_4bit_0_0 from num_capture_4bit_v1_0 1.0 to num_capture_4bit_v1_0 1.0
Wrote  : <C:\Vivado\GitHub\VGAHexEditor\VGAHexEditorGit.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Vivado/GitHub/VGAHexEditor/VGAHexEditorGit.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.230 ; gain = 0.000
update_module_reference {design_1_Debounce_Switch_0_0 design_1_Debounce_Switch_1_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_Clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'i_Clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Vivado/GitHub/VGAHexEditor/VGAHexEditorGit.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_Debounce_Switch_0_0 from Debounce_Switch_v1_0 1.0 to Debounce_Switch_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded design_1_Debounce_Switch_1_0 from Debounce_Switch_v1_0 1.0 to Debounce_Switch_v1_0 1.0
Wrote  : <C:\Vivado\GitHub\VGAHexEditor\VGAHexEditorGit.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Vivado/GitHub/VGAHexEditor/VGAHexEditorGit.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec  1 17:36:46 2022...
