HelpInfo,D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin\assistant
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||fifo2x8.srr(49);liberoaction://cross_probe/hdl/file/'<project>\synthesis\fifo2x8.srr'/linenumber/49||std1164.vhd(888);liberoaction://cross_probe/hdl/file/'D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/888
Implementation;Synthesis||CD630||@N: Synthesizing work.fifo2x8.archfifo2x8.||fifo2x8.srr(50);liberoaction://cross_probe/hdl/file/'<project>\synthesis\fifo2x8.srr'/linenumber/50||fifo2x8.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\fifo2x8.vhd'/linenumber/18
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||fifo2x8.srr(51);liberoaction://cross_probe/hdl/file/'<project>\synthesis\fifo2x8.srr'/linenumber/51||fifo2x8.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\fifo2x8.vhd'/linenumber/51
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||fifo2x8.srr(52);liberoaction://cross_probe/hdl/file/'<project>\synthesis\fifo2x8.srr'/linenumber/52||fifo2x8.vhd(141);liberoaction://cross_probe/hdl/file/'<project>\hdl\fifo2x8.vhd'/linenumber/141
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=21 on top level netlist fifo2x8 ||fifo2x8.srr(184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\fifo2x8.srr'/linenumber/184||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock fifo2x8|clk2 which controls 12 sequential elements including rdptr. This clock has no specified timing constraint which may adversely impact design performance. ||fifo2x8.srr(214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\fifo2x8.srr'/linenumber/214||fifo2x8.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\fifo2x8.vhd'/linenumber/61
Implementation;Synthesis||MT530||@W:Found inferred clock fifo2x8|clk1 which controls 20 sequential elements including rptrd1. This clock has no specified timing constraint which may adversely impact design performance. ||fifo2x8.srr(215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\fifo2x8.srr'/linenumber/215||fifo2x8.vhd(89);liberoaction://cross_probe/hdl/file/'<project>\hdl\fifo2x8.vhd'/linenumber/89
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||fifo2x8.srr(217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\fifo2x8.srr'/linenumber/217||null;null
Implementation;Synthesis||FP130||@N: Promoting Net rst_arst on CLKINT  I_45 ||fifo2x8.srr(313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\fifo2x8.srr'/linenumber/313||null;null
Implementation;Synthesis||FP130||@N: Promoting Net clk1_c on CLKINT  I_46 ||fifo2x8.srr(314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\fifo2x8.srr'/linenumber/314||null;null
Implementation;Synthesis||FP130||@N: Promoting Net clk2_c on CLKINT  I_47 ||fifo2x8.srr(315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\fifo2x8.srr'/linenumber/315||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock fifo2x8|clk2 with period 10.00ns. Please declare a user-defined clock on port clk2.||fifo2x8.srr(365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\fifo2x8.srr'/linenumber/365||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock fifo2x8|clk1 with period 10.00ns. Please declare a user-defined clock on port clk1.||fifo2x8.srr(366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\fifo2x8.srr'/linenumber/366||null;null
Implementation;Place and Route;RootName:fifo2x8
Implementation;Place and Route||(null)||Please refer to the log file for details about 4 Info(s)||fifo2x8_layout_log.log;liberoaction://open_report/file/fifo2x8_layout_log.log||(null);(null)
