## Generated SDC file "hello_led.out.sdc"

## Copyright (C) 1991-2011 Altera Corporation
## Your use of Altera Corporation's design tools, logic functions 
## and other software and tools, and its AMPP partner logic 
## functions, and any output files from any of the foregoing 
## (including device programming or simulation files), and any 
## associated documentation or information are expressly subject 
## to the terms and conditions of the Altera Program License 
## Subscription Agreement, Altera MegaCore Function License 
## Agreement, or other applicable license agreement, including, 
## without limitation, that your use is for the sole purpose of 
## programming logic devices manufactured by Altera and sold by 
## Altera or its authorized distributors.  Please refer to the 
## applicable agreement for further details.


## VENDOR  "Altera"
## PROGRAM "Quartus II"
## VERSION "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition"

## DATE    "Fri Jul 06 23:05:47 2012"

##
## DEVICE  "EP3C25Q240C8"
##


#**************************************************************
# Time Information
#**************************************************************

set_time_format -unit ns -decimal_places 3



#**************************************************************
# Create Clock
#**************************************************************

create_clock -name clk_27 -period 37.04 [get_ports {CLOCK_27[0]}]
create_clock -name fm_clk3 -period 388.9 -waveform { 0 129.64 } [get_nets {virtualtoplevel|fm|u_clksync|u_clkgen|cnt3[0]}]

#create_clock -name fm_clk6 -period 777.8 [get_nets {virtualtoplevel|fm|u_clksync|u_clkgen|clk_n6}]
#create_clock -name VCLK -period 129.6 [get_nets {virtualtoplevel|VCLK}]

# create_generated_clock -name VCLK -source [get_nets {U00|altpll_component|auto_generated|wire_pll1_clk[0]}] -divide_by 7 -duty_cycle 57.1 [get_nets {virtualtoplevel|VCLK}]
create_generated_clock -name ZCLK -source [get_nets {U00|altpll_component|auto_generated|wire_pll1_clk[1]}] -divide_by 2 -duty_cycle 50 [get_nets {virtualtoplevel|ZCLK}]
create_generated_clock -name fm_clk6 -source [get_nets {virtualtoplevel|VCLK}] -divide_by 6 -duty_cycle 50 -phase 0 [get_nets {virtualtoplevel|fm|u_clksync|u_clkgen|clk_n6}]
create_generated_clock -name ZCLK -source [get_nets {virtualtoplevel|VCLK}] -divide_by 14 -duty_cycle 50 [get_nets {virtualtoplevel|ZCLK}]
create_generated_clock -name psg_clk -source [get_nets {virtualtoplevel|ZCLK}] -divide_by 32 [get_nets {virtualtoplevel|u_psg|clk_divide[4]}]
#create_generated_clock -name psg_noise -source [get_nets {virtualtoplevel|u_psg|clk_divide[4]}] -divide_by 2 [get_nets {virtualtoplevel|u_psg|t3|v}]

# spi clock is at most 1/2 of SDR_CLK (mem_clk) )pin of virtual_Toplevel
create_generated_clock -name spi_SCK -source [get_pins {U00|altpll_component|auto_generated|pll1|clk[2]}] -divide_by 2 [get_nets {virtualtoplevel|mycontrolmodule|spi|sck}]
create_generated_clock -name ps2_clk -source [get_pins {U00|altpll_component|auto_generated|pll1|clk[0]}] -divide_by 2400 [get_nets {ps2_clk}]

# SD card read and write won't be faster than sd_sck/2, 
create_generated_clock -name sd_read_000 -source [get_nets {virtualtoplevel|mycontrolmodule|spi|sck}] -divide_by 2 [get_nets {sd_card_d|read_state.000}]
create_generated_clock -name sd_read_001 -source [get_nets {virtualtoplevel|mycontrolmodule|spi|sck}] -divide_by 2 [get_nets {sd_card_d|read_state.001}]
create_generated_clock -name sd_write    -source [get_nets {virtualtoplevel|mycontrolmodule|spi|sck}] -divide_by 2 [get_nets {sd_card_d|write_state.110}]


# This period is somehow arbitray. I have just set the board frequency. Better than nothing! (should we compare to nothing?)
create_clock -name SPICLK -period 37.04 [get_ports {SPI_SCK}]
create_clock -name spirecoveredclock -period 37.04 [get_keepers {spirecoveredclock}]

#create_clock -name SD_ACK -period 40.000 [get_keepers {user_io:user_io_d|sd_ack}]
#create_clock -name sd_dout_strobe -period 40.000 [get_keepers {user_io:user_io_d|sd_dout_strobe}]

#**************************************************************
# Create Generated Clock
#**************************************************************

derive_pll_clocks 
create_generated_clock -name sd1clk_pin -source [get_pins {U00|altpll_component|auto_generated|pll1|clk[3]}] [get_ports {SDRAM_CLK}]
create_generated_clock -name memclk -source [get_pins {U00|altpll_component|auto_generated|pll1|clk[2]}]
# MCLK
create_generated_clock -name sysclk -source [get_pins {U00|altpll_component|auto_generated|pll1|clk[0]}]

#**************************************************************
# Set Clock Latency
#**************************************************************


#**************************************************************
# Set Clock Uncertainty
#**************************************************************

derive_clock_uncertainty;

#**************************************************************
# Set Input Delay
#**************************************************************

set_input_delay -clock sd1clk_pin -max 5.8 [get_ports SDRAM_DQ*]
set_input_delay -clock sd1clk_pin -min 3.2 [get_ports SDRAM_DQ*]

# Delays for async signals - not necessary, but might as well avoid
# having unconstrained ports in the design
set_input_delay -clock sysclk -min 0.0 [get_ports {UART_RX}]
set_input_delay -clock sysclk -max 0.0 [get_ports {UART_RX}]

#set_input_delay -clock SPICLK -min 0.0 [get_ports {CONF_DATA0}]
#set_input_delay -clock SPICLK -max 1.0 [get_ports {CONF_DATA0}]
#
#set_input_delay -clock SPICLK -min 0.0 [get_ports {SPI_SCK}]
#set_input_delay -clock SPICLK -max 1.0 [get_ports {SPI_SCK}]
#set_input_delay -clock SPICLK -min 0.5 [get_ports {SPI_DI}]
#set_input_delay -clock SPICLK -max 1.5 [get_ports {SPI_DI}]
#set_input_delay -clock SPICLK -min 0.5 [get_ports {SPI_SS3}]
#set_input_delay -clock SPICLK -max 1.5 [get_ports {SPI_SS3}]
#
#**************************************************************
# Set Output Delay
#**************************************************************

set_output_delay -clock sd1clk_pin -max 1.5 [get_ports SDRAM_*]
set_output_delay -clock sd1clk_pin -min -0.8 [get_ports SDRAM_*]
set_output_delay -clock sd1clk_pin -max 0.5 [get_ports SDRAM_CLK]
set_output_delay -clock sd1clk_pin -min 0.5 [get_ports SDRAM_CLK]

# Delays for async signals - not necessary, but might as well avoid
# having unconstrained ports in the design
#set_output_delay -clock sysclk -min 0.0 [get_ports UART_TX]
#set_output_delay -clock sysclk -max 0.0 [get_ports UART_TX]

#set_output_delay -clock clk21m -min 0.0 [get_ports VGA*]
#set_output_delay -clock clk21m -max 0.0 [get_ports VGA*]
#set_output_delay -clock clk21m -min 0.0 [get_ports AUDIO*]
#set_output_delay -clock clk21m -max 0.0 [get_ports AUDIO*]
#set_output_delay -clock SPICLK -min 0.0 [get_ports LED*]
#set_output_delay -clock SPICLK -max 0.0 [get_ports LED*]
#set_output_delay -clock SPICLK -min 0.5 [get_ports SPI_DO*]
#set_output_delay -clock SPICLK -max 2.0 [get_ports SPI_DO*]

#**************************************************************
# Set Clock Groups
#**************************************************************



#**************************************************************
# Set False Path
#**************************************************************

# Asynchronous signal, so not important timing-wise
set_false_path -from {*uart|txd} -to {UART_TX}
# JT12 internal clock uses synchronizers:
set_false_path  -from  [get_clocks {VCLK}]  -to  [get_clocks {fm_clk6}]

#JT12 output is not synchronous to the DAC:
set_false_path  -from  [get_clocks {fm_clk6}]  -to  [get_clocks {U00|altpll_component|auto_generated|pll1|clk[2]}]

# set_false_path -from [get_registers {Virtual_Toplevel:virtualtoplevel|jt12:fm|jt12_clksync:u_clksync|write_copy}] -to [get_nets {virtualtoplevel|fm|u_clksync|write}]
#**************************************************************
# Set Multicycle Path
#**************************************************************

#set_multicycle_path -from [get_clocks {mypll|altpll_component|auto_generated|pll1|clk[0]}] -to [get_clocks {sd2clk_pin}] -setup -end 2
#set_multicycle_path -from [get_clocks {mypll2|altpll_component|auto_generated|pll1|clk[0]}] -to [get_clocks {sd2clk_pin}] -setup -end 2

set_multicycle_path -from [get_clocks {sd1clk_pin}] -to [get_clocks {U00|altpll_component|auto_generated|pll1|clk[2]}] -setup -end 2
set_multicycle_path -from [get_clocks {sd1clk_pin}] -to [get_clocks {U00|altpll_component|auto_generated|pll1|clk[2]}] -hold -end 1

set_multicycle_path -through [get_nets {*zpu|Mult0*}] -setup -end 2
set_multicycle_path -through [get_nets {*zpu|Mult0*}] -hold -end 1

#**************************************************************
# Set Maximum Delay
#**************************************************************



#**************************************************************
# Set Minimum Delay
#**************************************************************



#**************************************************************
# Set Input Transition
#**************************************************************
