Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Nov 27 16:31:14 2016
| Host         : Georges-T460p running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file noip_top_timing_summary_routed.rpt -rpx noip_top_timing_summary_routed.rpx
| Design       : noip_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 19 register/latch pins with no clock driven by root clock pin: sw0 (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[10]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[11]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[12]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[13]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[14]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[15]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[16]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[17]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[18]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[19]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[20]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[8]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[9]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: disp/current_state_reg[0]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: disp/current_state_reg[1]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: disp/current_state_reg[2]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/hcounter_reg[0]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/hcounter_reg[10]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/hcounter_reg[1]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/hcounter_reg[2]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/hcounter_reg[3]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/hcounter_reg[4]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/hcounter_reg[5]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/hcounter_reg[6]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/hcounter_reg[7]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/hcounter_reg[8]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/hcounter_reg[9]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/vcounter_reg[0]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/vcounter_reg[10]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/vcounter_reg[1]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/vcounter_reg[2]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/vcounter_reg[3]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/vcounter_reg[4]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/vcounter_reg[5]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/vcounter_reg[6]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/vcounter_reg[7]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/vcounter_reg[8]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/vcounter_reg[9]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 29 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 5794 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -24.911  -119762.445                  10611                15000        0.075        0.000                      0                15000        3.000        0.000                       0                  5801  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clock                     {0.000 5.000}        10.000          100.000         
  clk_200MHz_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
  clk_24MHz_clk_wiz_0_1   {0.000 20.833}       41.667          24.000          
  clk_25MHz_clk_wiz_0_1   {0.000 20.000}       40.000          25.000          
  clk_5MHz_clk_wiz_0_1    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1    {0.000 5.000}        10.000          100.000         
sysclk                    {0.000 5.000}        10.000          100.000         
  clk_200MHz_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clk_24MHz_clk_wiz_0     {0.000 20.833}       41.667          24.000          
  clk_25MHz_clk_wiz_0     {0.000 20.000}       40.000          25.000          
  clk_5MHz_clk_wiz_0      {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0      {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_200MHz_clk_wiz_0_1      -24.910  -119751.219                  10610                13991        0.174        0.000                      0                13991        4.500        0.000                       0                  5555  
  clk_24MHz_clk_wiz_0_1        37.541        0.000                      0                   45        0.262        0.000                      0                   45       20.333        0.000                       0                    35  
  clk_25MHz_clk_wiz_0_1        28.701        0.000                      0                  165        0.187        0.000                      0                  165       19.500        0.000                       0                   116  
  clk_5MHz_clk_wiz_0_1        177.795        0.000                      0                  799        0.217        0.000                      0                  799       13.360        0.000                       0                    91  
  clkfbout_clk_wiz_0_1                                                                                                                                                      7.845        0.000                       0                     3  
sysclk                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_200MHz_clk_wiz_0        -24.911  -119762.445                  10611                13991        0.174        0.000                      0                13991        4.500        0.000                       0                  5555  
  clk_24MHz_clk_wiz_0          37.538        0.000                      0                   45        0.262        0.000                      0                   45       20.333        0.000                       0                    35  
  clk_25MHz_clk_wiz_0          28.699        0.000                      0                  165        0.187        0.000                      0                  165       19.500        0.000                       0                   116  
  clk_5MHz_clk_wiz_0          177.790        0.000                      0                  799        0.217        0.000                      0                  799       13.360        0.000                       0                    91  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_5MHz_clk_wiz_0_1    clk_200MHz_clk_wiz_0_1        3.873        0.000                      0                   54        0.317        0.000                      0                   54  
clk_200MHz_clk_wiz_0    clk_200MHz_clk_wiz_0_1      -24.911  -119762.445                  10611                13991        0.090        0.000                      0                13991  
clk_5MHz_clk_wiz_0      clk_200MHz_clk_wiz_0_1        3.869        0.000                      0                   54        0.312        0.000                      0                   54  
clk_24MHz_clk_wiz_0     clk_24MHz_clk_wiz_0_1        37.538        0.000                      0                   45        0.155        0.000                      0                   45  
clk_25MHz_clk_wiz_0     clk_25MHz_clk_wiz_0_1        28.699        0.000                      0                  165        0.081        0.000                      0                  165  
clk_5MHz_clk_wiz_0      clk_5MHz_clk_wiz_0_1        177.790        0.000                      0                  799        0.075        0.000                      0                  799  
clk_200MHz_clk_wiz_0_1  clk_200MHz_clk_wiz_0        -24.911  -119762.445                  10611                13991        0.090        0.000                      0                13991  
clk_5MHz_clk_wiz_0_1    clk_200MHz_clk_wiz_0          3.873        0.000                      0                   54        0.317        0.000                      0                   54  
clk_5MHz_clk_wiz_0      clk_200MHz_clk_wiz_0          3.869        0.000                      0                   54        0.312        0.000                      0                   54  
clk_24MHz_clk_wiz_0_1   clk_24MHz_clk_wiz_0          37.538        0.000                      0                   45        0.155        0.000                      0                   45  
clk_25MHz_clk_wiz_0_1   clk_25MHz_clk_wiz_0          28.699        0.000                      0                  165        0.081        0.000                      0                  165  
clk_5MHz_clk_wiz_0_1    clk_5MHz_clk_wiz_0          177.790        0.000                      0                  799        0.075        0.000                      0                  799  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_200MHz_clk_wiz_0_1
  To Clock:  clk_200MHz_clk_wiz_0_1

Setup :        10610  Failing Endpoints,  Worst Slack      -24.910ns,  Total Violation  -119751.217ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -24.910ns  (required time - arrival time)
  Source:                 disp/blockIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_vector_reg[14][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0_1 rise@10.000ns - clk_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.666ns  (logic 14.322ns (41.314%)  route 20.344ns (58.686%))
  Logic Levels:           83  (CARRY4=70 LUT2=1 LUT3=5 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.789    -0.823    disp/clk_200MHz
    SLICE_X101Y52        FDRE                                         r  disp/blockIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  disp/blockIndex_reg[1]/Q
                         net (fo=766, routed)         2.124     1.757    disp/blockIndex[1]
    SLICE_X101Y24        LUT6 (Prop_lut6_I2_O)        0.124     1.881 r  disp/SAD_vector[1][3]_i_34/O
                         net (fo=1, routed)           0.000     1.881    disp/SAD_vector[1][3]_i_34_n_0
    SLICE_X101Y24        MUXF7 (Prop_muxf7_I1_O)      0.217     2.098 r  disp/SAD_vector_reg[1][3]_i_18/O
                         net (fo=18, routed)          0.934     3.033    disp/SAD_vector_reg[1][3]_i_18_n_0
    SLICE_X101Y25        LUT5 (Prop_lut5_I2_O)        0.299     3.332 r  disp/SAD_vector[1][3]_i_9/O
                         net (fo=90, routed)          1.177     4.509    disp/SAD_vector[1][3]_i_9_n_0
    SLICE_X101Y22        LUT3 (Prop_lut3_I0_O)        0.124     4.633 r  disp/SAD_vector[1][5]_i_114/O
                         net (fo=16, routed)          0.966     5.598    disp/SAD_vector[1][5]_i_114_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.124 r  disp/SAD_vector_reg[1][1]_i_2725/CO[3]
                         net (fo=1, routed)           0.000     6.124    disp/SAD_vector_reg[1][1]_i_2725_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.238 r  disp/SAD_vector_reg[1][1]_i_2687/CO[3]
                         net (fo=1, routed)           0.000     6.238    disp/SAD_vector_reg[1][1]_i_2687_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.352 r  disp/SAD_vector_reg[1][1]_i_2641/CO[3]
                         net (fo=1, routed)           0.000     6.352    disp/SAD_vector_reg[1][1]_i_2641_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 r  disp/SAD_vector_reg[1][1]_i_2583/CO[3]
                         net (fo=1, routed)           0.000     6.466    disp/SAD_vector_reg[1][1]_i_2583_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.580 r  disp/SAD_vector_reg[1][1]_i_2519/CO[3]
                         net (fo=1, routed)           0.000     6.580    disp/SAD_vector_reg[1][1]_i_2519_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.694 r  disp/SAD_vector_reg[1][1]_i_2456/CO[3]
                         net (fo=1, routed)           0.000     6.694    disp/SAD_vector_reg[1][1]_i_2456_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  disp/SAD_vector_reg[1][1]_i_2394/CO[3]
                         net (fo=1, routed)           0.000     6.808    disp/SAD_vector_reg[1][1]_i_2394_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  disp/SAD_vector_reg[1][1]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     6.922    disp/SAD_vector_reg[1][1]_i_2332_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 r  disp/SAD_vector_reg[1][1]_i_2270/O[1]
                         net (fo=3, routed)           1.284     8.540    disp/SAD_vector_reg[1][1]_i_2270_n_6
    SLICE_X97Y24         LUT3 (Prop_lut3_I0_O)        0.303     8.843 r  disp/SAD_vector[1][1]_i_2191/O
                         net (fo=1, routed)           1.072     9.915    disp/SAD_vector[1][1]_i_2191_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.465 r  disp/SAD_vector_reg[1][1]_i_2115/CO[3]
                         net (fo=1, routed)           0.000    10.465    disp/SAD_vector_reg[1][1]_i_2115_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  disp/SAD_vector_reg[1][1]_i_2025/CO[3]
                         net (fo=1, routed)           0.000    10.582    disp/SAD_vector_reg[1][1]_i_2025_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  disp/SAD_vector_reg[1][1]_i_1929/CO[3]
                         net (fo=1, routed)           0.000    10.699    disp/SAD_vector_reg[1][1]_i_1929_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  disp/SAD_vector_reg[1][1]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    10.816    disp/SAD_vector_reg[1][1]_i_1833_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.933 r  disp/SAD_vector_reg[1][1]_i_1738/CO[3]
                         net (fo=1, routed)           0.000    10.933    disp/SAD_vector_reg[1][1]_i_1738_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.050 r  disp/SAD_vector_reg[1][1]_i_1643/CO[3]
                         net (fo=1, routed)           0.000    11.050    disp/SAD_vector_reg[1][1]_i_1643_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.167 r  disp/SAD_vector_reg[1][1]_i_1544/CO[3]
                         net (fo=1, routed)           0.000    11.167    disp/SAD_vector_reg[1][1]_i_1544_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.284 r  disp/SAD_vector_reg[1][1]_i_1436/CO[3]
                         net (fo=1, routed)           0.000    11.284    disp/SAD_vector_reg[1][1]_i_1436_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.401 r  disp/SAD_vector_reg[1][1]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    11.401    disp/SAD_vector_reg[1][1]_i_1322_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.518 r  disp/SAD_vector_reg[1][1]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    11.518    disp/SAD_vector_reg[1][1]_i_1198_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.635 r  disp/SAD_vector_reg[1][1]_i_1078/CO[3]
                         net (fo=1, routed)           0.000    11.635    disp/SAD_vector_reg[1][1]_i_1078_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.752 r  disp/SAD_vector_reg[1][1]_i_959/CO[3]
                         net (fo=1, routed)           0.000    11.752    disp/SAD_vector_reg[1][1]_i_959_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.869 r  disp/SAD_vector_reg[1][1]_i_840/CO[3]
                         net (fo=1, routed)           0.000    11.869    disp/SAD_vector_reg[1][1]_i_840_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.986 r  disp/SAD_vector_reg[1][1]_i_717/CO[3]
                         net (fo=1, routed)           0.000    11.986    disp/SAD_vector_reg[1][1]_i_717_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.103 r  disp/SAD_vector_reg[1][1]_i_580/CO[3]
                         net (fo=1, routed)           0.000    12.103    disp/SAD_vector_reg[1][1]_i_580_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  disp/SAD_vector_reg[1][1]_i_439/CO[3]
                         net (fo=1, routed)           0.000    12.220    disp/SAD_vector_reg[1][1]_i_439_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.337 r  disp/SAD_vector_reg[1][1]_i_310/CO[3]
                         net (fo=1, routed)           0.000    12.337    disp/SAD_vector_reg[1][1]_i_310_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.454 r  disp/SAD_vector_reg[1][1]_i_189/CO[3]
                         net (fo=1, routed)           0.001    12.455    disp/SAD_vector_reg[1][1]_i_189_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.572 r  disp/SAD_vector_reg[1][1]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.572    disp/SAD_vector_reg[1][1]_i_128_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.895 r  disp/SAD_vector_reg[1][5]_i_52/O[1]
                         net (fo=3, routed)           1.462    14.357    disp/SAD_vector_reg[1][5]_i_52_n_6
    SLICE_X86Y40         LUT3 (Prop_lut3_I1_O)        0.306    14.663 r  disp/SAD_vector[1][1]_i_47/O
                         net (fo=1, routed)           0.777    15.441    disp/SAD_vector[1][1]_i_47_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.826 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.826    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.940 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.940    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X91Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.054    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X91Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.168    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  disp/SAD_vector_reg[1][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.282    disp/SAD_vector_reg[1][17]_i_13_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.396 r  disp/SAD_vector_reg[1][21]_i_13/CO[3]
                         net (fo=1, routed)           0.001    16.396    disp/SAD_vector_reg[1][21]_i_13_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.709 r  disp/SAD_vector_reg[1][25]_i_13/O[3]
                         net (fo=3, routed)           1.134    17.843    disp/SAD_vector_reg[1][25]_i_13_n_4
    SLICE_X76Y47         LUT3 (Prop_lut3_I1_O)        0.306    18.149 r  disp/SAD_vector[1][25]_i_14/O
                         net (fo=2, routed)           0.588    18.737    disp/SAD_vector[1][25]_i_14_n_0
    SLICE_X78Y48         LUT5 (Prop_lut5_I1_O)        0.124    18.861 r  disp/SAD_vector[1][25]_i_5/O
                         net (fo=2, routed)           1.385    20.246    disp/SAD_vector[1][25]_i_5_n_0
    SLICE_X90Y48         LUT6 (Prop_lut6_I0_O)        0.124    20.370 r  disp/SAD_vector[1][25]_i_9/O
                         net (fo=1, routed)           0.000    20.370    disp/SAD_vector[1][25]_i_9_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.750 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.750    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.989 r  disp/SAD_vector_reg[1][29]_i_3/O[2]
                         net (fo=5, routed)           1.253    22.242    disp/SAD_vector_reg[1][29]_i_3_n_5
    SLICE_X80Y47         LUT2 (Prop_lut2_I1_O)        0.301    22.543 r  disp/SAD_vector[1][149]_i_504/O
                         net (fo=1, routed)           0.000    22.543    disp/SAD_vector[1][149]_i_504_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.075 r  disp/SAD_vector_reg[1][149]_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.075    disp/SAD_vector_reg[1][149]_i_486_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.297 r  disp/SAD_vector_reg[1][149]_i_472/O[0]
                         net (fo=3, routed)           0.854    24.151    disp/SAD_vector_reg[1][149]_i_472_n_7
    SLICE_X62Y48         LUT6 (Prop_lut6_I5_O)        0.299    24.450 r  disp/SAD_vector[1][149]_i_480/O
                         net (fo=1, routed)           0.774    25.224    disp/SAD_vector[1][149]_i_480_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.731 r  disp/SAD_vector_reg[1][149]_i_463/CO[3]
                         net (fo=1, routed)           0.000    25.731    disp/SAD_vector_reg[1][149]_i_463_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.845 r  disp/SAD_vector_reg[1][149]_i_449/CO[3]
                         net (fo=1, routed)           0.001    25.845    disp/SAD_vector_reg[1][149]_i_449_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.959 r  disp/SAD_vector_reg[1][149]_i_435/CO[3]
                         net (fo=1, routed)           0.000    25.959    disp/SAD_vector_reg[1][149]_i_435_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    26.073    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    26.187    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.301    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.415 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    26.415    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.529 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    26.529    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.643 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.643    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.757    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.871    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.000    26.985    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.099 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    27.099    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.213 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    27.213    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.327 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    27.327    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.441 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    27.441    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.555 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.555    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.669 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.669    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.783 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.783    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.897 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.897    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    28.011    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    28.125    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    28.239    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.353 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.353    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.467 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    28.467    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.581 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.581    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.695 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.009    28.704    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.818 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.818    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.932 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.932    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.046 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.611    29.657    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X62Y76         LUT3 (Prop_lut3_I0_O)        0.124    29.781 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.170    31.951    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X80Y37         LUT5 (Prop_lut5_I3_O)        0.124    32.075 r  disp/SAD_vector[1][10]_i_1/O
                         net (fo=20, routed)          1.769    33.844    disp/SAD_vector[1][10]_i_1_n_0
    SLICE_X107Y38        FDRE                                         r  disp/SAD_vector_reg[14][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.694     8.621    disp/clk_200MHz
    SLICE_X107Y38        FDRE                                         r  disp/SAD_vector_reg[14][10]/C
                         clock pessimism              0.462     9.083    
                         clock uncertainty           -0.082     9.000    
    SLICE_X107Y38        FDRE (Setup_fdre_C_D)       -0.067     8.933    disp/SAD_vector_reg[14][10]
  -------------------------------------------------------------------
                         required time                          8.933    
                         arrival time                         -33.844    
  -------------------------------------------------------------------
                         slack                                -24.910    

Slack (VIOLATED) :        -24.881ns  (required time - arrival time)
  Source:                 disp/blockIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_vector_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0_1 rise@10.000ns - clk_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.676ns  (logic 14.322ns (41.303%)  route 20.354ns (58.697%))
  Logic Levels:           83  (CARRY4=70 LUT2=1 LUT3=5 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.789    -0.823    disp/clk_200MHz
    SLICE_X101Y52        FDRE                                         r  disp/blockIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  disp/blockIndex_reg[1]/Q
                         net (fo=766, routed)         2.124     1.757    disp/blockIndex[1]
    SLICE_X101Y24        LUT6 (Prop_lut6_I2_O)        0.124     1.881 r  disp/SAD_vector[1][3]_i_34/O
                         net (fo=1, routed)           0.000     1.881    disp/SAD_vector[1][3]_i_34_n_0
    SLICE_X101Y24        MUXF7 (Prop_muxf7_I1_O)      0.217     2.098 r  disp/SAD_vector_reg[1][3]_i_18/O
                         net (fo=18, routed)          0.934     3.033    disp/SAD_vector_reg[1][3]_i_18_n_0
    SLICE_X101Y25        LUT5 (Prop_lut5_I2_O)        0.299     3.332 r  disp/SAD_vector[1][3]_i_9/O
                         net (fo=90, routed)          1.177     4.509    disp/SAD_vector[1][3]_i_9_n_0
    SLICE_X101Y22        LUT3 (Prop_lut3_I0_O)        0.124     4.633 r  disp/SAD_vector[1][5]_i_114/O
                         net (fo=16, routed)          0.966     5.598    disp/SAD_vector[1][5]_i_114_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.124 r  disp/SAD_vector_reg[1][1]_i_2725/CO[3]
                         net (fo=1, routed)           0.000     6.124    disp/SAD_vector_reg[1][1]_i_2725_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.238 r  disp/SAD_vector_reg[1][1]_i_2687/CO[3]
                         net (fo=1, routed)           0.000     6.238    disp/SAD_vector_reg[1][1]_i_2687_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.352 r  disp/SAD_vector_reg[1][1]_i_2641/CO[3]
                         net (fo=1, routed)           0.000     6.352    disp/SAD_vector_reg[1][1]_i_2641_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 r  disp/SAD_vector_reg[1][1]_i_2583/CO[3]
                         net (fo=1, routed)           0.000     6.466    disp/SAD_vector_reg[1][1]_i_2583_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.580 r  disp/SAD_vector_reg[1][1]_i_2519/CO[3]
                         net (fo=1, routed)           0.000     6.580    disp/SAD_vector_reg[1][1]_i_2519_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.694 r  disp/SAD_vector_reg[1][1]_i_2456/CO[3]
                         net (fo=1, routed)           0.000     6.694    disp/SAD_vector_reg[1][1]_i_2456_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  disp/SAD_vector_reg[1][1]_i_2394/CO[3]
                         net (fo=1, routed)           0.000     6.808    disp/SAD_vector_reg[1][1]_i_2394_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  disp/SAD_vector_reg[1][1]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     6.922    disp/SAD_vector_reg[1][1]_i_2332_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 r  disp/SAD_vector_reg[1][1]_i_2270/O[1]
                         net (fo=3, routed)           1.284     8.540    disp/SAD_vector_reg[1][1]_i_2270_n_6
    SLICE_X97Y24         LUT3 (Prop_lut3_I0_O)        0.303     8.843 r  disp/SAD_vector[1][1]_i_2191/O
                         net (fo=1, routed)           1.072     9.915    disp/SAD_vector[1][1]_i_2191_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.465 r  disp/SAD_vector_reg[1][1]_i_2115/CO[3]
                         net (fo=1, routed)           0.000    10.465    disp/SAD_vector_reg[1][1]_i_2115_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  disp/SAD_vector_reg[1][1]_i_2025/CO[3]
                         net (fo=1, routed)           0.000    10.582    disp/SAD_vector_reg[1][1]_i_2025_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  disp/SAD_vector_reg[1][1]_i_1929/CO[3]
                         net (fo=1, routed)           0.000    10.699    disp/SAD_vector_reg[1][1]_i_1929_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  disp/SAD_vector_reg[1][1]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    10.816    disp/SAD_vector_reg[1][1]_i_1833_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.933 r  disp/SAD_vector_reg[1][1]_i_1738/CO[3]
                         net (fo=1, routed)           0.000    10.933    disp/SAD_vector_reg[1][1]_i_1738_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.050 r  disp/SAD_vector_reg[1][1]_i_1643/CO[3]
                         net (fo=1, routed)           0.000    11.050    disp/SAD_vector_reg[1][1]_i_1643_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.167 r  disp/SAD_vector_reg[1][1]_i_1544/CO[3]
                         net (fo=1, routed)           0.000    11.167    disp/SAD_vector_reg[1][1]_i_1544_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.284 r  disp/SAD_vector_reg[1][1]_i_1436/CO[3]
                         net (fo=1, routed)           0.000    11.284    disp/SAD_vector_reg[1][1]_i_1436_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.401 r  disp/SAD_vector_reg[1][1]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    11.401    disp/SAD_vector_reg[1][1]_i_1322_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.518 r  disp/SAD_vector_reg[1][1]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    11.518    disp/SAD_vector_reg[1][1]_i_1198_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.635 r  disp/SAD_vector_reg[1][1]_i_1078/CO[3]
                         net (fo=1, routed)           0.000    11.635    disp/SAD_vector_reg[1][1]_i_1078_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.752 r  disp/SAD_vector_reg[1][1]_i_959/CO[3]
                         net (fo=1, routed)           0.000    11.752    disp/SAD_vector_reg[1][1]_i_959_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.869 r  disp/SAD_vector_reg[1][1]_i_840/CO[3]
                         net (fo=1, routed)           0.000    11.869    disp/SAD_vector_reg[1][1]_i_840_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.986 r  disp/SAD_vector_reg[1][1]_i_717/CO[3]
                         net (fo=1, routed)           0.000    11.986    disp/SAD_vector_reg[1][1]_i_717_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.103 r  disp/SAD_vector_reg[1][1]_i_580/CO[3]
                         net (fo=1, routed)           0.000    12.103    disp/SAD_vector_reg[1][1]_i_580_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  disp/SAD_vector_reg[1][1]_i_439/CO[3]
                         net (fo=1, routed)           0.000    12.220    disp/SAD_vector_reg[1][1]_i_439_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.337 r  disp/SAD_vector_reg[1][1]_i_310/CO[3]
                         net (fo=1, routed)           0.000    12.337    disp/SAD_vector_reg[1][1]_i_310_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.454 r  disp/SAD_vector_reg[1][1]_i_189/CO[3]
                         net (fo=1, routed)           0.001    12.455    disp/SAD_vector_reg[1][1]_i_189_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.572 r  disp/SAD_vector_reg[1][1]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.572    disp/SAD_vector_reg[1][1]_i_128_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.895 r  disp/SAD_vector_reg[1][5]_i_52/O[1]
                         net (fo=3, routed)           1.462    14.357    disp/SAD_vector_reg[1][5]_i_52_n_6
    SLICE_X86Y40         LUT3 (Prop_lut3_I1_O)        0.306    14.663 r  disp/SAD_vector[1][1]_i_47/O
                         net (fo=1, routed)           0.777    15.441    disp/SAD_vector[1][1]_i_47_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.826 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.826    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.940 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.940    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X91Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.054    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X91Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.168    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  disp/SAD_vector_reg[1][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.282    disp/SAD_vector_reg[1][17]_i_13_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.396 r  disp/SAD_vector_reg[1][21]_i_13/CO[3]
                         net (fo=1, routed)           0.001    16.396    disp/SAD_vector_reg[1][21]_i_13_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.709 r  disp/SAD_vector_reg[1][25]_i_13/O[3]
                         net (fo=3, routed)           1.134    17.843    disp/SAD_vector_reg[1][25]_i_13_n_4
    SLICE_X76Y47         LUT3 (Prop_lut3_I1_O)        0.306    18.149 r  disp/SAD_vector[1][25]_i_14/O
                         net (fo=2, routed)           0.588    18.737    disp/SAD_vector[1][25]_i_14_n_0
    SLICE_X78Y48         LUT5 (Prop_lut5_I1_O)        0.124    18.861 r  disp/SAD_vector[1][25]_i_5/O
                         net (fo=2, routed)           1.385    20.246    disp/SAD_vector[1][25]_i_5_n_0
    SLICE_X90Y48         LUT6 (Prop_lut6_I0_O)        0.124    20.370 r  disp/SAD_vector[1][25]_i_9/O
                         net (fo=1, routed)           0.000    20.370    disp/SAD_vector[1][25]_i_9_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.750 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.750    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.989 r  disp/SAD_vector_reg[1][29]_i_3/O[2]
                         net (fo=5, routed)           1.253    22.242    disp/SAD_vector_reg[1][29]_i_3_n_5
    SLICE_X80Y47         LUT2 (Prop_lut2_I1_O)        0.301    22.543 r  disp/SAD_vector[1][149]_i_504/O
                         net (fo=1, routed)           0.000    22.543    disp/SAD_vector[1][149]_i_504_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.075 r  disp/SAD_vector_reg[1][149]_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.075    disp/SAD_vector_reg[1][149]_i_486_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.297 r  disp/SAD_vector_reg[1][149]_i_472/O[0]
                         net (fo=3, routed)           0.854    24.151    disp/SAD_vector_reg[1][149]_i_472_n_7
    SLICE_X62Y48         LUT6 (Prop_lut6_I5_O)        0.299    24.450 r  disp/SAD_vector[1][149]_i_480/O
                         net (fo=1, routed)           0.774    25.224    disp/SAD_vector[1][149]_i_480_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.731 r  disp/SAD_vector_reg[1][149]_i_463/CO[3]
                         net (fo=1, routed)           0.000    25.731    disp/SAD_vector_reg[1][149]_i_463_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.845 r  disp/SAD_vector_reg[1][149]_i_449/CO[3]
                         net (fo=1, routed)           0.001    25.845    disp/SAD_vector_reg[1][149]_i_449_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.959 r  disp/SAD_vector_reg[1][149]_i_435/CO[3]
                         net (fo=1, routed)           0.000    25.959    disp/SAD_vector_reg[1][149]_i_435_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    26.073    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    26.187    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.301    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.415 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    26.415    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.529 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    26.529    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.643 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.643    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.757    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.871    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.000    26.985    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.099 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    27.099    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.213 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    27.213    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.327 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    27.327    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.441 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    27.441    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.555 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.555    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.669 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.669    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.783 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.783    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.897 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.897    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    28.011    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    28.125    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    28.239    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.353 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.353    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.467 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    28.467    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.581 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.581    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.695 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.009    28.704    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.818 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.818    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.932 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.932    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.046 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.611    29.657    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X62Y76         LUT3 (Prop_lut3_I0_O)        0.124    29.781 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.170    31.951    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X80Y37         LUT5 (Prop_lut5_I3_O)        0.124    32.075 r  disp/SAD_vector[1][10]_i_1/O
                         net (fo=20, routed)          1.778    33.853    disp/SAD_vector[1][10]_i_1_n_0
    SLICE_X108Y38        FDRE                                         r  disp/SAD_vector_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.694     8.621    disp/clk_200MHz
    SLICE_X108Y38        FDRE                                         r  disp/SAD_vector_reg[1][10]/C
                         clock pessimism              0.462     9.083    
                         clock uncertainty           -0.082     9.000    
    SLICE_X108Y38        FDRE (Setup_fdre_C_D)       -0.028     8.972    disp/SAD_vector_reg[1][10]
  -------------------------------------------------------------------
                         required time                          8.972    
                         arrival time                         -33.853    
  -------------------------------------------------------------------
                         slack                                -24.881    

Slack (VIOLATED) :        -24.877ns  (required time - arrival time)
  Source:                 disp/blockIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_vector_reg[6][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0_1 rise@10.000ns - clk_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.583ns  (logic 14.322ns (41.413%)  route 20.261ns (58.587%))
  Logic Levels:           83  (CARRY4=70 LUT2=1 LUT3=5 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 8.544 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.789    -0.823    disp/clk_200MHz
    SLICE_X101Y52        FDRE                                         r  disp/blockIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  disp/blockIndex_reg[1]/Q
                         net (fo=766, routed)         2.124     1.757    disp/blockIndex[1]
    SLICE_X101Y24        LUT6 (Prop_lut6_I2_O)        0.124     1.881 r  disp/SAD_vector[1][3]_i_34/O
                         net (fo=1, routed)           0.000     1.881    disp/SAD_vector[1][3]_i_34_n_0
    SLICE_X101Y24        MUXF7 (Prop_muxf7_I1_O)      0.217     2.098 r  disp/SAD_vector_reg[1][3]_i_18/O
                         net (fo=18, routed)          0.934     3.033    disp/SAD_vector_reg[1][3]_i_18_n_0
    SLICE_X101Y25        LUT5 (Prop_lut5_I2_O)        0.299     3.332 r  disp/SAD_vector[1][3]_i_9/O
                         net (fo=90, routed)          1.177     4.509    disp/SAD_vector[1][3]_i_9_n_0
    SLICE_X101Y22        LUT3 (Prop_lut3_I0_O)        0.124     4.633 r  disp/SAD_vector[1][5]_i_114/O
                         net (fo=16, routed)          0.966     5.598    disp/SAD_vector[1][5]_i_114_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.124 r  disp/SAD_vector_reg[1][1]_i_2725/CO[3]
                         net (fo=1, routed)           0.000     6.124    disp/SAD_vector_reg[1][1]_i_2725_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.238 r  disp/SAD_vector_reg[1][1]_i_2687/CO[3]
                         net (fo=1, routed)           0.000     6.238    disp/SAD_vector_reg[1][1]_i_2687_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.352 r  disp/SAD_vector_reg[1][1]_i_2641/CO[3]
                         net (fo=1, routed)           0.000     6.352    disp/SAD_vector_reg[1][1]_i_2641_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 r  disp/SAD_vector_reg[1][1]_i_2583/CO[3]
                         net (fo=1, routed)           0.000     6.466    disp/SAD_vector_reg[1][1]_i_2583_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.580 r  disp/SAD_vector_reg[1][1]_i_2519/CO[3]
                         net (fo=1, routed)           0.000     6.580    disp/SAD_vector_reg[1][1]_i_2519_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.694 r  disp/SAD_vector_reg[1][1]_i_2456/CO[3]
                         net (fo=1, routed)           0.000     6.694    disp/SAD_vector_reg[1][1]_i_2456_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  disp/SAD_vector_reg[1][1]_i_2394/CO[3]
                         net (fo=1, routed)           0.000     6.808    disp/SAD_vector_reg[1][1]_i_2394_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  disp/SAD_vector_reg[1][1]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     6.922    disp/SAD_vector_reg[1][1]_i_2332_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 r  disp/SAD_vector_reg[1][1]_i_2270/O[1]
                         net (fo=3, routed)           1.284     8.540    disp/SAD_vector_reg[1][1]_i_2270_n_6
    SLICE_X97Y24         LUT3 (Prop_lut3_I0_O)        0.303     8.843 r  disp/SAD_vector[1][1]_i_2191/O
                         net (fo=1, routed)           1.072     9.915    disp/SAD_vector[1][1]_i_2191_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.465 r  disp/SAD_vector_reg[1][1]_i_2115/CO[3]
                         net (fo=1, routed)           0.000    10.465    disp/SAD_vector_reg[1][1]_i_2115_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  disp/SAD_vector_reg[1][1]_i_2025/CO[3]
                         net (fo=1, routed)           0.000    10.582    disp/SAD_vector_reg[1][1]_i_2025_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  disp/SAD_vector_reg[1][1]_i_1929/CO[3]
                         net (fo=1, routed)           0.000    10.699    disp/SAD_vector_reg[1][1]_i_1929_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  disp/SAD_vector_reg[1][1]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    10.816    disp/SAD_vector_reg[1][1]_i_1833_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.933 r  disp/SAD_vector_reg[1][1]_i_1738/CO[3]
                         net (fo=1, routed)           0.000    10.933    disp/SAD_vector_reg[1][1]_i_1738_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.050 r  disp/SAD_vector_reg[1][1]_i_1643/CO[3]
                         net (fo=1, routed)           0.000    11.050    disp/SAD_vector_reg[1][1]_i_1643_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.167 r  disp/SAD_vector_reg[1][1]_i_1544/CO[3]
                         net (fo=1, routed)           0.000    11.167    disp/SAD_vector_reg[1][1]_i_1544_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.284 r  disp/SAD_vector_reg[1][1]_i_1436/CO[3]
                         net (fo=1, routed)           0.000    11.284    disp/SAD_vector_reg[1][1]_i_1436_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.401 r  disp/SAD_vector_reg[1][1]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    11.401    disp/SAD_vector_reg[1][1]_i_1322_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.518 r  disp/SAD_vector_reg[1][1]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    11.518    disp/SAD_vector_reg[1][1]_i_1198_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.635 r  disp/SAD_vector_reg[1][1]_i_1078/CO[3]
                         net (fo=1, routed)           0.000    11.635    disp/SAD_vector_reg[1][1]_i_1078_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.752 r  disp/SAD_vector_reg[1][1]_i_959/CO[3]
                         net (fo=1, routed)           0.000    11.752    disp/SAD_vector_reg[1][1]_i_959_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.869 r  disp/SAD_vector_reg[1][1]_i_840/CO[3]
                         net (fo=1, routed)           0.000    11.869    disp/SAD_vector_reg[1][1]_i_840_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.986 r  disp/SAD_vector_reg[1][1]_i_717/CO[3]
                         net (fo=1, routed)           0.000    11.986    disp/SAD_vector_reg[1][1]_i_717_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.103 r  disp/SAD_vector_reg[1][1]_i_580/CO[3]
                         net (fo=1, routed)           0.000    12.103    disp/SAD_vector_reg[1][1]_i_580_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  disp/SAD_vector_reg[1][1]_i_439/CO[3]
                         net (fo=1, routed)           0.000    12.220    disp/SAD_vector_reg[1][1]_i_439_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.337 r  disp/SAD_vector_reg[1][1]_i_310/CO[3]
                         net (fo=1, routed)           0.000    12.337    disp/SAD_vector_reg[1][1]_i_310_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.454 r  disp/SAD_vector_reg[1][1]_i_189/CO[3]
                         net (fo=1, routed)           0.001    12.455    disp/SAD_vector_reg[1][1]_i_189_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.572 r  disp/SAD_vector_reg[1][1]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.572    disp/SAD_vector_reg[1][1]_i_128_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.895 r  disp/SAD_vector_reg[1][5]_i_52/O[1]
                         net (fo=3, routed)           1.462    14.357    disp/SAD_vector_reg[1][5]_i_52_n_6
    SLICE_X86Y40         LUT3 (Prop_lut3_I1_O)        0.306    14.663 r  disp/SAD_vector[1][1]_i_47/O
                         net (fo=1, routed)           0.777    15.441    disp/SAD_vector[1][1]_i_47_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.826 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.826    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.940 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.940    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X91Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.054    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X91Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.168    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  disp/SAD_vector_reg[1][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.282    disp/SAD_vector_reg[1][17]_i_13_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.396 r  disp/SAD_vector_reg[1][21]_i_13/CO[3]
                         net (fo=1, routed)           0.001    16.396    disp/SAD_vector_reg[1][21]_i_13_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.709 r  disp/SAD_vector_reg[1][25]_i_13/O[3]
                         net (fo=3, routed)           1.134    17.843    disp/SAD_vector_reg[1][25]_i_13_n_4
    SLICE_X76Y47         LUT3 (Prop_lut3_I1_O)        0.306    18.149 r  disp/SAD_vector[1][25]_i_14/O
                         net (fo=2, routed)           0.588    18.737    disp/SAD_vector[1][25]_i_14_n_0
    SLICE_X78Y48         LUT5 (Prop_lut5_I1_O)        0.124    18.861 r  disp/SAD_vector[1][25]_i_5/O
                         net (fo=2, routed)           1.385    20.246    disp/SAD_vector[1][25]_i_5_n_0
    SLICE_X90Y48         LUT6 (Prop_lut6_I0_O)        0.124    20.370 r  disp/SAD_vector[1][25]_i_9/O
                         net (fo=1, routed)           0.000    20.370    disp/SAD_vector[1][25]_i_9_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.750 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.750    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.989 r  disp/SAD_vector_reg[1][29]_i_3/O[2]
                         net (fo=5, routed)           1.253    22.242    disp/SAD_vector_reg[1][29]_i_3_n_5
    SLICE_X80Y47         LUT2 (Prop_lut2_I1_O)        0.301    22.543 r  disp/SAD_vector[1][149]_i_504/O
                         net (fo=1, routed)           0.000    22.543    disp/SAD_vector[1][149]_i_504_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.075 r  disp/SAD_vector_reg[1][149]_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.075    disp/SAD_vector_reg[1][149]_i_486_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.297 r  disp/SAD_vector_reg[1][149]_i_472/O[0]
                         net (fo=3, routed)           0.854    24.151    disp/SAD_vector_reg[1][149]_i_472_n_7
    SLICE_X62Y48         LUT6 (Prop_lut6_I5_O)        0.299    24.450 r  disp/SAD_vector[1][149]_i_480/O
                         net (fo=1, routed)           0.774    25.224    disp/SAD_vector[1][149]_i_480_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.731 r  disp/SAD_vector_reg[1][149]_i_463/CO[3]
                         net (fo=1, routed)           0.000    25.731    disp/SAD_vector_reg[1][149]_i_463_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.845 r  disp/SAD_vector_reg[1][149]_i_449/CO[3]
                         net (fo=1, routed)           0.001    25.845    disp/SAD_vector_reg[1][149]_i_449_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.959 r  disp/SAD_vector_reg[1][149]_i_435/CO[3]
                         net (fo=1, routed)           0.000    25.959    disp/SAD_vector_reg[1][149]_i_435_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    26.073    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    26.187    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.301    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.415 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    26.415    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.529 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    26.529    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.643 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.643    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.757    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.871    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.000    26.985    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.099 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    27.099    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.213 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    27.213    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.327 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    27.327    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.441 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    27.441    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.555 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.555    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.669 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.669    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.783 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.783    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.897 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.897    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    28.011    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    28.125    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    28.239    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.353 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.353    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.467 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    28.467    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.581 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.581    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.695 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.009    28.704    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.818 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.818    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.932 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.932    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.046 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.611    29.657    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X62Y76         LUT3 (Prop_lut3_I0_O)        0.124    29.781 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.170    31.951    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X80Y37         LUT5 (Prop_lut5_I3_O)        0.124    32.075 r  disp/SAD_vector[1][10]_i_1/O
                         net (fo=20, routed)          1.685    33.760    disp/SAD_vector[1][10]_i_1_n_0
    SLICE_X105Y34        FDRE                                         r  disp/SAD_vector_reg[6][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.617     8.544    disp/clk_200MHz
    SLICE_X105Y34        FDRE                                         r  disp/SAD_vector_reg[6][10]/C
                         clock pessimism              0.462     9.006    
                         clock uncertainty           -0.082     8.923    
    SLICE_X105Y34        FDRE (Setup_fdre_C_D)       -0.040     8.883    disp/SAD_vector_reg[6][10]
  -------------------------------------------------------------------
                         required time                          8.883    
                         arrival time                         -33.760    
  -------------------------------------------------------------------
                         slack                                -24.877    

Slack (VIOLATED) :        -24.818ns  (required time - arrival time)
  Source:                 disp/blockIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_vector_reg[5][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0_1 rise@10.000ns - clk_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.401ns  (logic 14.322ns (41.633%)  route 20.079ns (58.367%))
  Logic Levels:           83  (CARRY4=70 LUT2=1 LUT3=5 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.789    -0.823    disp/clk_200MHz
    SLICE_X101Y52        FDRE                                         r  disp/blockIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  disp/blockIndex_reg[1]/Q
                         net (fo=766, routed)         2.124     1.757    disp/blockIndex[1]
    SLICE_X101Y24        LUT6 (Prop_lut6_I2_O)        0.124     1.881 r  disp/SAD_vector[1][3]_i_34/O
                         net (fo=1, routed)           0.000     1.881    disp/SAD_vector[1][3]_i_34_n_0
    SLICE_X101Y24        MUXF7 (Prop_muxf7_I1_O)      0.217     2.098 r  disp/SAD_vector_reg[1][3]_i_18/O
                         net (fo=18, routed)          0.934     3.033    disp/SAD_vector_reg[1][3]_i_18_n_0
    SLICE_X101Y25        LUT5 (Prop_lut5_I2_O)        0.299     3.332 r  disp/SAD_vector[1][3]_i_9/O
                         net (fo=90, routed)          1.177     4.509    disp/SAD_vector[1][3]_i_9_n_0
    SLICE_X101Y22        LUT3 (Prop_lut3_I0_O)        0.124     4.633 r  disp/SAD_vector[1][5]_i_114/O
                         net (fo=16, routed)          0.966     5.598    disp/SAD_vector[1][5]_i_114_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.124 r  disp/SAD_vector_reg[1][1]_i_2725/CO[3]
                         net (fo=1, routed)           0.000     6.124    disp/SAD_vector_reg[1][1]_i_2725_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.238 r  disp/SAD_vector_reg[1][1]_i_2687/CO[3]
                         net (fo=1, routed)           0.000     6.238    disp/SAD_vector_reg[1][1]_i_2687_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.352 r  disp/SAD_vector_reg[1][1]_i_2641/CO[3]
                         net (fo=1, routed)           0.000     6.352    disp/SAD_vector_reg[1][1]_i_2641_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 r  disp/SAD_vector_reg[1][1]_i_2583/CO[3]
                         net (fo=1, routed)           0.000     6.466    disp/SAD_vector_reg[1][1]_i_2583_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.580 r  disp/SAD_vector_reg[1][1]_i_2519/CO[3]
                         net (fo=1, routed)           0.000     6.580    disp/SAD_vector_reg[1][1]_i_2519_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.694 r  disp/SAD_vector_reg[1][1]_i_2456/CO[3]
                         net (fo=1, routed)           0.000     6.694    disp/SAD_vector_reg[1][1]_i_2456_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  disp/SAD_vector_reg[1][1]_i_2394/CO[3]
                         net (fo=1, routed)           0.000     6.808    disp/SAD_vector_reg[1][1]_i_2394_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  disp/SAD_vector_reg[1][1]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     6.922    disp/SAD_vector_reg[1][1]_i_2332_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 r  disp/SAD_vector_reg[1][1]_i_2270/O[1]
                         net (fo=3, routed)           1.284     8.540    disp/SAD_vector_reg[1][1]_i_2270_n_6
    SLICE_X97Y24         LUT3 (Prop_lut3_I0_O)        0.303     8.843 r  disp/SAD_vector[1][1]_i_2191/O
                         net (fo=1, routed)           1.072     9.915    disp/SAD_vector[1][1]_i_2191_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.465 r  disp/SAD_vector_reg[1][1]_i_2115/CO[3]
                         net (fo=1, routed)           0.000    10.465    disp/SAD_vector_reg[1][1]_i_2115_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  disp/SAD_vector_reg[1][1]_i_2025/CO[3]
                         net (fo=1, routed)           0.000    10.582    disp/SAD_vector_reg[1][1]_i_2025_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  disp/SAD_vector_reg[1][1]_i_1929/CO[3]
                         net (fo=1, routed)           0.000    10.699    disp/SAD_vector_reg[1][1]_i_1929_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  disp/SAD_vector_reg[1][1]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    10.816    disp/SAD_vector_reg[1][1]_i_1833_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.933 r  disp/SAD_vector_reg[1][1]_i_1738/CO[3]
                         net (fo=1, routed)           0.000    10.933    disp/SAD_vector_reg[1][1]_i_1738_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.050 r  disp/SAD_vector_reg[1][1]_i_1643/CO[3]
                         net (fo=1, routed)           0.000    11.050    disp/SAD_vector_reg[1][1]_i_1643_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.167 r  disp/SAD_vector_reg[1][1]_i_1544/CO[3]
                         net (fo=1, routed)           0.000    11.167    disp/SAD_vector_reg[1][1]_i_1544_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.284 r  disp/SAD_vector_reg[1][1]_i_1436/CO[3]
                         net (fo=1, routed)           0.000    11.284    disp/SAD_vector_reg[1][1]_i_1436_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.401 r  disp/SAD_vector_reg[1][1]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    11.401    disp/SAD_vector_reg[1][1]_i_1322_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.518 r  disp/SAD_vector_reg[1][1]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    11.518    disp/SAD_vector_reg[1][1]_i_1198_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.635 r  disp/SAD_vector_reg[1][1]_i_1078/CO[3]
                         net (fo=1, routed)           0.000    11.635    disp/SAD_vector_reg[1][1]_i_1078_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.752 r  disp/SAD_vector_reg[1][1]_i_959/CO[3]
                         net (fo=1, routed)           0.000    11.752    disp/SAD_vector_reg[1][1]_i_959_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.869 r  disp/SAD_vector_reg[1][1]_i_840/CO[3]
                         net (fo=1, routed)           0.000    11.869    disp/SAD_vector_reg[1][1]_i_840_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.986 r  disp/SAD_vector_reg[1][1]_i_717/CO[3]
                         net (fo=1, routed)           0.000    11.986    disp/SAD_vector_reg[1][1]_i_717_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.103 r  disp/SAD_vector_reg[1][1]_i_580/CO[3]
                         net (fo=1, routed)           0.000    12.103    disp/SAD_vector_reg[1][1]_i_580_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  disp/SAD_vector_reg[1][1]_i_439/CO[3]
                         net (fo=1, routed)           0.000    12.220    disp/SAD_vector_reg[1][1]_i_439_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.337 r  disp/SAD_vector_reg[1][1]_i_310/CO[3]
                         net (fo=1, routed)           0.000    12.337    disp/SAD_vector_reg[1][1]_i_310_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.454 r  disp/SAD_vector_reg[1][1]_i_189/CO[3]
                         net (fo=1, routed)           0.001    12.455    disp/SAD_vector_reg[1][1]_i_189_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.572 r  disp/SAD_vector_reg[1][1]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.572    disp/SAD_vector_reg[1][1]_i_128_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.895 r  disp/SAD_vector_reg[1][5]_i_52/O[1]
                         net (fo=3, routed)           1.462    14.357    disp/SAD_vector_reg[1][5]_i_52_n_6
    SLICE_X86Y40         LUT3 (Prop_lut3_I1_O)        0.306    14.663 r  disp/SAD_vector[1][1]_i_47/O
                         net (fo=1, routed)           0.777    15.441    disp/SAD_vector[1][1]_i_47_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.826 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.826    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.940 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.940    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X91Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.054    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X91Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.168    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  disp/SAD_vector_reg[1][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.282    disp/SAD_vector_reg[1][17]_i_13_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.396 r  disp/SAD_vector_reg[1][21]_i_13/CO[3]
                         net (fo=1, routed)           0.001    16.396    disp/SAD_vector_reg[1][21]_i_13_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.709 r  disp/SAD_vector_reg[1][25]_i_13/O[3]
                         net (fo=3, routed)           1.134    17.843    disp/SAD_vector_reg[1][25]_i_13_n_4
    SLICE_X76Y47         LUT3 (Prop_lut3_I1_O)        0.306    18.149 r  disp/SAD_vector[1][25]_i_14/O
                         net (fo=2, routed)           0.588    18.737    disp/SAD_vector[1][25]_i_14_n_0
    SLICE_X78Y48         LUT5 (Prop_lut5_I1_O)        0.124    18.861 r  disp/SAD_vector[1][25]_i_5/O
                         net (fo=2, routed)           1.385    20.246    disp/SAD_vector[1][25]_i_5_n_0
    SLICE_X90Y48         LUT6 (Prop_lut6_I0_O)        0.124    20.370 r  disp/SAD_vector[1][25]_i_9/O
                         net (fo=1, routed)           0.000    20.370    disp/SAD_vector[1][25]_i_9_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.750 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.750    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.989 r  disp/SAD_vector_reg[1][29]_i_3/O[2]
                         net (fo=5, routed)           1.253    22.242    disp/SAD_vector_reg[1][29]_i_3_n_5
    SLICE_X80Y47         LUT2 (Prop_lut2_I1_O)        0.301    22.543 r  disp/SAD_vector[1][149]_i_504/O
                         net (fo=1, routed)           0.000    22.543    disp/SAD_vector[1][149]_i_504_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.075 r  disp/SAD_vector_reg[1][149]_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.075    disp/SAD_vector_reg[1][149]_i_486_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.297 r  disp/SAD_vector_reg[1][149]_i_472/O[0]
                         net (fo=3, routed)           0.854    24.151    disp/SAD_vector_reg[1][149]_i_472_n_7
    SLICE_X62Y48         LUT6 (Prop_lut6_I5_O)        0.299    24.450 r  disp/SAD_vector[1][149]_i_480/O
                         net (fo=1, routed)           0.774    25.224    disp/SAD_vector[1][149]_i_480_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.731 r  disp/SAD_vector_reg[1][149]_i_463/CO[3]
                         net (fo=1, routed)           0.000    25.731    disp/SAD_vector_reg[1][149]_i_463_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.845 r  disp/SAD_vector_reg[1][149]_i_449/CO[3]
                         net (fo=1, routed)           0.001    25.845    disp/SAD_vector_reg[1][149]_i_449_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.959 r  disp/SAD_vector_reg[1][149]_i_435/CO[3]
                         net (fo=1, routed)           0.000    25.959    disp/SAD_vector_reg[1][149]_i_435_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    26.073    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    26.187    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.301    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.415 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    26.415    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.529 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    26.529    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.643 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.643    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.757    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.871    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.000    26.985    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.099 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    27.099    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.213 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    27.213    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.327 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    27.327    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.441 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    27.441    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.555 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.555    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.669 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.669    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.783 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.783    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.897 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.897    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    28.011    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    28.125    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    28.239    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.353 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.353    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.467 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    28.467    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.581 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.581    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.695 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.009    28.704    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.818 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.818    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.932 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.932    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.046 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.611    29.657    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X62Y76         LUT3 (Prop_lut3_I0_O)        0.124    29.781 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.303    32.084    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X77Y47         LUT5 (Prop_lut5_I3_O)        0.124    32.208 r  disp/SAD_vector[1][23]_i_1/O
                         net (fo=20, routed)          1.371    33.578    disp/SAD_vector[1][23]_i_1_n_0
    SLICE_X84Y44         FDRE                                         r  disp/SAD_vector_reg[5][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.559     8.486    disp/clk_200MHz
    SLICE_X84Y44         FDRE                                         r  disp/SAD_vector_reg[5][23]/C
                         clock pessimism              0.462     8.948    
                         clock uncertainty           -0.082     8.865    
    SLICE_X84Y44         FDRE (Setup_fdre_C_D)       -0.105     8.760    disp/SAD_vector_reg[5][23]
  -------------------------------------------------------------------
                         required time                          8.760    
                         arrival time                         -33.578    
  -------------------------------------------------------------------
                         slack                                -24.818    

Slack (VIOLATED) :        -24.782ns  (required time - arrival time)
  Source:                 disp/blockIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_vector_reg[2][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0_1 rise@10.000ns - clk_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.545ns  (logic 14.322ns (41.459%)  route 20.223ns (58.541%))
  Logic Levels:           83  (CARRY4=70 LUT2=1 LUT3=5 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 8.619 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.789    -0.823    disp/clk_200MHz
    SLICE_X101Y52        FDRE                                         r  disp/blockIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  disp/blockIndex_reg[1]/Q
                         net (fo=766, routed)         2.124     1.757    disp/blockIndex[1]
    SLICE_X101Y24        LUT6 (Prop_lut6_I2_O)        0.124     1.881 r  disp/SAD_vector[1][3]_i_34/O
                         net (fo=1, routed)           0.000     1.881    disp/SAD_vector[1][3]_i_34_n_0
    SLICE_X101Y24        MUXF7 (Prop_muxf7_I1_O)      0.217     2.098 r  disp/SAD_vector_reg[1][3]_i_18/O
                         net (fo=18, routed)          0.934     3.033    disp/SAD_vector_reg[1][3]_i_18_n_0
    SLICE_X101Y25        LUT5 (Prop_lut5_I2_O)        0.299     3.332 r  disp/SAD_vector[1][3]_i_9/O
                         net (fo=90, routed)          1.177     4.509    disp/SAD_vector[1][3]_i_9_n_0
    SLICE_X101Y22        LUT3 (Prop_lut3_I0_O)        0.124     4.633 r  disp/SAD_vector[1][5]_i_114/O
                         net (fo=16, routed)          0.966     5.598    disp/SAD_vector[1][5]_i_114_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.124 r  disp/SAD_vector_reg[1][1]_i_2725/CO[3]
                         net (fo=1, routed)           0.000     6.124    disp/SAD_vector_reg[1][1]_i_2725_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.238 r  disp/SAD_vector_reg[1][1]_i_2687/CO[3]
                         net (fo=1, routed)           0.000     6.238    disp/SAD_vector_reg[1][1]_i_2687_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.352 r  disp/SAD_vector_reg[1][1]_i_2641/CO[3]
                         net (fo=1, routed)           0.000     6.352    disp/SAD_vector_reg[1][1]_i_2641_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 r  disp/SAD_vector_reg[1][1]_i_2583/CO[3]
                         net (fo=1, routed)           0.000     6.466    disp/SAD_vector_reg[1][1]_i_2583_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.580 r  disp/SAD_vector_reg[1][1]_i_2519/CO[3]
                         net (fo=1, routed)           0.000     6.580    disp/SAD_vector_reg[1][1]_i_2519_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.694 r  disp/SAD_vector_reg[1][1]_i_2456/CO[3]
                         net (fo=1, routed)           0.000     6.694    disp/SAD_vector_reg[1][1]_i_2456_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  disp/SAD_vector_reg[1][1]_i_2394/CO[3]
                         net (fo=1, routed)           0.000     6.808    disp/SAD_vector_reg[1][1]_i_2394_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  disp/SAD_vector_reg[1][1]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     6.922    disp/SAD_vector_reg[1][1]_i_2332_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 r  disp/SAD_vector_reg[1][1]_i_2270/O[1]
                         net (fo=3, routed)           1.284     8.540    disp/SAD_vector_reg[1][1]_i_2270_n_6
    SLICE_X97Y24         LUT3 (Prop_lut3_I0_O)        0.303     8.843 r  disp/SAD_vector[1][1]_i_2191/O
                         net (fo=1, routed)           1.072     9.915    disp/SAD_vector[1][1]_i_2191_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.465 r  disp/SAD_vector_reg[1][1]_i_2115/CO[3]
                         net (fo=1, routed)           0.000    10.465    disp/SAD_vector_reg[1][1]_i_2115_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  disp/SAD_vector_reg[1][1]_i_2025/CO[3]
                         net (fo=1, routed)           0.000    10.582    disp/SAD_vector_reg[1][1]_i_2025_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  disp/SAD_vector_reg[1][1]_i_1929/CO[3]
                         net (fo=1, routed)           0.000    10.699    disp/SAD_vector_reg[1][1]_i_1929_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  disp/SAD_vector_reg[1][1]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    10.816    disp/SAD_vector_reg[1][1]_i_1833_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.933 r  disp/SAD_vector_reg[1][1]_i_1738/CO[3]
                         net (fo=1, routed)           0.000    10.933    disp/SAD_vector_reg[1][1]_i_1738_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.050 r  disp/SAD_vector_reg[1][1]_i_1643/CO[3]
                         net (fo=1, routed)           0.000    11.050    disp/SAD_vector_reg[1][1]_i_1643_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.167 r  disp/SAD_vector_reg[1][1]_i_1544/CO[3]
                         net (fo=1, routed)           0.000    11.167    disp/SAD_vector_reg[1][1]_i_1544_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.284 r  disp/SAD_vector_reg[1][1]_i_1436/CO[3]
                         net (fo=1, routed)           0.000    11.284    disp/SAD_vector_reg[1][1]_i_1436_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.401 r  disp/SAD_vector_reg[1][1]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    11.401    disp/SAD_vector_reg[1][1]_i_1322_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.518 r  disp/SAD_vector_reg[1][1]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    11.518    disp/SAD_vector_reg[1][1]_i_1198_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.635 r  disp/SAD_vector_reg[1][1]_i_1078/CO[3]
                         net (fo=1, routed)           0.000    11.635    disp/SAD_vector_reg[1][1]_i_1078_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.752 r  disp/SAD_vector_reg[1][1]_i_959/CO[3]
                         net (fo=1, routed)           0.000    11.752    disp/SAD_vector_reg[1][1]_i_959_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.869 r  disp/SAD_vector_reg[1][1]_i_840/CO[3]
                         net (fo=1, routed)           0.000    11.869    disp/SAD_vector_reg[1][1]_i_840_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.986 r  disp/SAD_vector_reg[1][1]_i_717/CO[3]
                         net (fo=1, routed)           0.000    11.986    disp/SAD_vector_reg[1][1]_i_717_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.103 r  disp/SAD_vector_reg[1][1]_i_580/CO[3]
                         net (fo=1, routed)           0.000    12.103    disp/SAD_vector_reg[1][1]_i_580_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  disp/SAD_vector_reg[1][1]_i_439/CO[3]
                         net (fo=1, routed)           0.000    12.220    disp/SAD_vector_reg[1][1]_i_439_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.337 r  disp/SAD_vector_reg[1][1]_i_310/CO[3]
                         net (fo=1, routed)           0.000    12.337    disp/SAD_vector_reg[1][1]_i_310_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.454 r  disp/SAD_vector_reg[1][1]_i_189/CO[3]
                         net (fo=1, routed)           0.001    12.455    disp/SAD_vector_reg[1][1]_i_189_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.572 r  disp/SAD_vector_reg[1][1]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.572    disp/SAD_vector_reg[1][1]_i_128_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.895 r  disp/SAD_vector_reg[1][5]_i_52/O[1]
                         net (fo=3, routed)           1.462    14.357    disp/SAD_vector_reg[1][5]_i_52_n_6
    SLICE_X86Y40         LUT3 (Prop_lut3_I1_O)        0.306    14.663 r  disp/SAD_vector[1][1]_i_47/O
                         net (fo=1, routed)           0.777    15.441    disp/SAD_vector[1][1]_i_47_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.826 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.826    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.940 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.940    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X91Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.054    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X91Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.168    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  disp/SAD_vector_reg[1][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.282    disp/SAD_vector_reg[1][17]_i_13_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.396 r  disp/SAD_vector_reg[1][21]_i_13/CO[3]
                         net (fo=1, routed)           0.001    16.396    disp/SAD_vector_reg[1][21]_i_13_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.709 r  disp/SAD_vector_reg[1][25]_i_13/O[3]
                         net (fo=3, routed)           1.134    17.843    disp/SAD_vector_reg[1][25]_i_13_n_4
    SLICE_X76Y47         LUT3 (Prop_lut3_I1_O)        0.306    18.149 r  disp/SAD_vector[1][25]_i_14/O
                         net (fo=2, routed)           0.588    18.737    disp/SAD_vector[1][25]_i_14_n_0
    SLICE_X78Y48         LUT5 (Prop_lut5_I1_O)        0.124    18.861 r  disp/SAD_vector[1][25]_i_5/O
                         net (fo=2, routed)           1.385    20.246    disp/SAD_vector[1][25]_i_5_n_0
    SLICE_X90Y48         LUT6 (Prop_lut6_I0_O)        0.124    20.370 r  disp/SAD_vector[1][25]_i_9/O
                         net (fo=1, routed)           0.000    20.370    disp/SAD_vector[1][25]_i_9_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.750 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.750    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.989 r  disp/SAD_vector_reg[1][29]_i_3/O[2]
                         net (fo=5, routed)           1.253    22.242    disp/SAD_vector_reg[1][29]_i_3_n_5
    SLICE_X80Y47         LUT2 (Prop_lut2_I1_O)        0.301    22.543 r  disp/SAD_vector[1][149]_i_504/O
                         net (fo=1, routed)           0.000    22.543    disp/SAD_vector[1][149]_i_504_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.075 r  disp/SAD_vector_reg[1][149]_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.075    disp/SAD_vector_reg[1][149]_i_486_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.297 r  disp/SAD_vector_reg[1][149]_i_472/O[0]
                         net (fo=3, routed)           0.854    24.151    disp/SAD_vector_reg[1][149]_i_472_n_7
    SLICE_X62Y48         LUT6 (Prop_lut6_I5_O)        0.299    24.450 r  disp/SAD_vector[1][149]_i_480/O
                         net (fo=1, routed)           0.774    25.224    disp/SAD_vector[1][149]_i_480_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.731 r  disp/SAD_vector_reg[1][149]_i_463/CO[3]
                         net (fo=1, routed)           0.000    25.731    disp/SAD_vector_reg[1][149]_i_463_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.845 r  disp/SAD_vector_reg[1][149]_i_449/CO[3]
                         net (fo=1, routed)           0.001    25.845    disp/SAD_vector_reg[1][149]_i_449_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.959 r  disp/SAD_vector_reg[1][149]_i_435/CO[3]
                         net (fo=1, routed)           0.000    25.959    disp/SAD_vector_reg[1][149]_i_435_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    26.073    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    26.187    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.301    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.415 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    26.415    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.529 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    26.529    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.643 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.643    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.757    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.871    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.000    26.985    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.099 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    27.099    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.213 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    27.213    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.327 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    27.327    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.441 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    27.441    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.555 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.555    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.669 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.669    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.783 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.783    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.897 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.897    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    28.011    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    28.125    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    28.239    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.353 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.353    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.467 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    28.467    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.581 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.581    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.695 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.009    28.704    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.818 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.818    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.932 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.932    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.046 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.611    29.657    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X62Y76         LUT3 (Prop_lut3_I0_O)        0.124    29.781 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.170    31.951    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X80Y37         LUT5 (Prop_lut5_I3_O)        0.124    32.075 r  disp/SAD_vector[1][10]_i_1/O
                         net (fo=20, routed)          1.647    33.722    disp/SAD_vector[1][10]_i_1_n_0
    SLICE_X107Y35        FDRE                                         r  disp/SAD_vector_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.692     8.619    disp/clk_200MHz
    SLICE_X107Y35        FDRE                                         r  disp/SAD_vector_reg[2][10]/C
                         clock pessimism              0.462     9.081    
                         clock uncertainty           -0.082     8.998    
    SLICE_X107Y35        FDRE (Setup_fdre_C_D)       -0.058     8.940    disp/SAD_vector_reg[2][10]
  -------------------------------------------------------------------
                         required time                          8.940    
                         arrival time                         -33.722    
  -------------------------------------------------------------------
                         slack                                -24.782    

Slack (VIOLATED) :        -24.775ns  (required time - arrival time)
  Source:                 disp/blockIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_vector_reg[7][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0_1 rise@10.000ns - clk_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.536ns  (logic 14.322ns (41.470%)  route 20.214ns (58.530%))
  Logic Levels:           83  (CARRY4=70 LUT2=1 LUT3=5 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 8.620 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.789    -0.823    disp/clk_200MHz
    SLICE_X101Y52        FDRE                                         r  disp/blockIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  disp/blockIndex_reg[1]/Q
                         net (fo=766, routed)         2.124     1.757    disp/blockIndex[1]
    SLICE_X101Y24        LUT6 (Prop_lut6_I2_O)        0.124     1.881 r  disp/SAD_vector[1][3]_i_34/O
                         net (fo=1, routed)           0.000     1.881    disp/SAD_vector[1][3]_i_34_n_0
    SLICE_X101Y24        MUXF7 (Prop_muxf7_I1_O)      0.217     2.098 r  disp/SAD_vector_reg[1][3]_i_18/O
                         net (fo=18, routed)          0.934     3.033    disp/SAD_vector_reg[1][3]_i_18_n_0
    SLICE_X101Y25        LUT5 (Prop_lut5_I2_O)        0.299     3.332 r  disp/SAD_vector[1][3]_i_9/O
                         net (fo=90, routed)          1.177     4.509    disp/SAD_vector[1][3]_i_9_n_0
    SLICE_X101Y22        LUT3 (Prop_lut3_I0_O)        0.124     4.633 r  disp/SAD_vector[1][5]_i_114/O
                         net (fo=16, routed)          0.966     5.598    disp/SAD_vector[1][5]_i_114_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.124 r  disp/SAD_vector_reg[1][1]_i_2725/CO[3]
                         net (fo=1, routed)           0.000     6.124    disp/SAD_vector_reg[1][1]_i_2725_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.238 r  disp/SAD_vector_reg[1][1]_i_2687/CO[3]
                         net (fo=1, routed)           0.000     6.238    disp/SAD_vector_reg[1][1]_i_2687_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.352 r  disp/SAD_vector_reg[1][1]_i_2641/CO[3]
                         net (fo=1, routed)           0.000     6.352    disp/SAD_vector_reg[1][1]_i_2641_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 r  disp/SAD_vector_reg[1][1]_i_2583/CO[3]
                         net (fo=1, routed)           0.000     6.466    disp/SAD_vector_reg[1][1]_i_2583_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.580 r  disp/SAD_vector_reg[1][1]_i_2519/CO[3]
                         net (fo=1, routed)           0.000     6.580    disp/SAD_vector_reg[1][1]_i_2519_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.694 r  disp/SAD_vector_reg[1][1]_i_2456/CO[3]
                         net (fo=1, routed)           0.000     6.694    disp/SAD_vector_reg[1][1]_i_2456_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  disp/SAD_vector_reg[1][1]_i_2394/CO[3]
                         net (fo=1, routed)           0.000     6.808    disp/SAD_vector_reg[1][1]_i_2394_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  disp/SAD_vector_reg[1][1]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     6.922    disp/SAD_vector_reg[1][1]_i_2332_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 r  disp/SAD_vector_reg[1][1]_i_2270/O[1]
                         net (fo=3, routed)           1.284     8.540    disp/SAD_vector_reg[1][1]_i_2270_n_6
    SLICE_X97Y24         LUT3 (Prop_lut3_I0_O)        0.303     8.843 r  disp/SAD_vector[1][1]_i_2191/O
                         net (fo=1, routed)           1.072     9.915    disp/SAD_vector[1][1]_i_2191_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.465 r  disp/SAD_vector_reg[1][1]_i_2115/CO[3]
                         net (fo=1, routed)           0.000    10.465    disp/SAD_vector_reg[1][1]_i_2115_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  disp/SAD_vector_reg[1][1]_i_2025/CO[3]
                         net (fo=1, routed)           0.000    10.582    disp/SAD_vector_reg[1][1]_i_2025_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  disp/SAD_vector_reg[1][1]_i_1929/CO[3]
                         net (fo=1, routed)           0.000    10.699    disp/SAD_vector_reg[1][1]_i_1929_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  disp/SAD_vector_reg[1][1]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    10.816    disp/SAD_vector_reg[1][1]_i_1833_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.933 r  disp/SAD_vector_reg[1][1]_i_1738/CO[3]
                         net (fo=1, routed)           0.000    10.933    disp/SAD_vector_reg[1][1]_i_1738_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.050 r  disp/SAD_vector_reg[1][1]_i_1643/CO[3]
                         net (fo=1, routed)           0.000    11.050    disp/SAD_vector_reg[1][1]_i_1643_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.167 r  disp/SAD_vector_reg[1][1]_i_1544/CO[3]
                         net (fo=1, routed)           0.000    11.167    disp/SAD_vector_reg[1][1]_i_1544_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.284 r  disp/SAD_vector_reg[1][1]_i_1436/CO[3]
                         net (fo=1, routed)           0.000    11.284    disp/SAD_vector_reg[1][1]_i_1436_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.401 r  disp/SAD_vector_reg[1][1]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    11.401    disp/SAD_vector_reg[1][1]_i_1322_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.518 r  disp/SAD_vector_reg[1][1]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    11.518    disp/SAD_vector_reg[1][1]_i_1198_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.635 r  disp/SAD_vector_reg[1][1]_i_1078/CO[3]
                         net (fo=1, routed)           0.000    11.635    disp/SAD_vector_reg[1][1]_i_1078_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.752 r  disp/SAD_vector_reg[1][1]_i_959/CO[3]
                         net (fo=1, routed)           0.000    11.752    disp/SAD_vector_reg[1][1]_i_959_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.869 r  disp/SAD_vector_reg[1][1]_i_840/CO[3]
                         net (fo=1, routed)           0.000    11.869    disp/SAD_vector_reg[1][1]_i_840_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.986 r  disp/SAD_vector_reg[1][1]_i_717/CO[3]
                         net (fo=1, routed)           0.000    11.986    disp/SAD_vector_reg[1][1]_i_717_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.103 r  disp/SAD_vector_reg[1][1]_i_580/CO[3]
                         net (fo=1, routed)           0.000    12.103    disp/SAD_vector_reg[1][1]_i_580_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  disp/SAD_vector_reg[1][1]_i_439/CO[3]
                         net (fo=1, routed)           0.000    12.220    disp/SAD_vector_reg[1][1]_i_439_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.337 r  disp/SAD_vector_reg[1][1]_i_310/CO[3]
                         net (fo=1, routed)           0.000    12.337    disp/SAD_vector_reg[1][1]_i_310_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.454 r  disp/SAD_vector_reg[1][1]_i_189/CO[3]
                         net (fo=1, routed)           0.001    12.455    disp/SAD_vector_reg[1][1]_i_189_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.572 r  disp/SAD_vector_reg[1][1]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.572    disp/SAD_vector_reg[1][1]_i_128_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.895 r  disp/SAD_vector_reg[1][5]_i_52/O[1]
                         net (fo=3, routed)           1.462    14.357    disp/SAD_vector_reg[1][5]_i_52_n_6
    SLICE_X86Y40         LUT3 (Prop_lut3_I1_O)        0.306    14.663 r  disp/SAD_vector[1][1]_i_47/O
                         net (fo=1, routed)           0.777    15.441    disp/SAD_vector[1][1]_i_47_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.826 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.826    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.940 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.940    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X91Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.054    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X91Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.168    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  disp/SAD_vector_reg[1][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.282    disp/SAD_vector_reg[1][17]_i_13_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.396 r  disp/SAD_vector_reg[1][21]_i_13/CO[3]
                         net (fo=1, routed)           0.001    16.396    disp/SAD_vector_reg[1][21]_i_13_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.709 r  disp/SAD_vector_reg[1][25]_i_13/O[3]
                         net (fo=3, routed)           1.134    17.843    disp/SAD_vector_reg[1][25]_i_13_n_4
    SLICE_X76Y47         LUT3 (Prop_lut3_I1_O)        0.306    18.149 r  disp/SAD_vector[1][25]_i_14/O
                         net (fo=2, routed)           0.588    18.737    disp/SAD_vector[1][25]_i_14_n_0
    SLICE_X78Y48         LUT5 (Prop_lut5_I1_O)        0.124    18.861 r  disp/SAD_vector[1][25]_i_5/O
                         net (fo=2, routed)           1.385    20.246    disp/SAD_vector[1][25]_i_5_n_0
    SLICE_X90Y48         LUT6 (Prop_lut6_I0_O)        0.124    20.370 r  disp/SAD_vector[1][25]_i_9/O
                         net (fo=1, routed)           0.000    20.370    disp/SAD_vector[1][25]_i_9_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.750 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.750    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.989 r  disp/SAD_vector_reg[1][29]_i_3/O[2]
                         net (fo=5, routed)           1.253    22.242    disp/SAD_vector_reg[1][29]_i_3_n_5
    SLICE_X80Y47         LUT2 (Prop_lut2_I1_O)        0.301    22.543 r  disp/SAD_vector[1][149]_i_504/O
                         net (fo=1, routed)           0.000    22.543    disp/SAD_vector[1][149]_i_504_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.075 r  disp/SAD_vector_reg[1][149]_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.075    disp/SAD_vector_reg[1][149]_i_486_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.297 r  disp/SAD_vector_reg[1][149]_i_472/O[0]
                         net (fo=3, routed)           0.854    24.151    disp/SAD_vector_reg[1][149]_i_472_n_7
    SLICE_X62Y48         LUT6 (Prop_lut6_I5_O)        0.299    24.450 r  disp/SAD_vector[1][149]_i_480/O
                         net (fo=1, routed)           0.774    25.224    disp/SAD_vector[1][149]_i_480_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.731 r  disp/SAD_vector_reg[1][149]_i_463/CO[3]
                         net (fo=1, routed)           0.000    25.731    disp/SAD_vector_reg[1][149]_i_463_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.845 r  disp/SAD_vector_reg[1][149]_i_449/CO[3]
                         net (fo=1, routed)           0.001    25.845    disp/SAD_vector_reg[1][149]_i_449_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.959 r  disp/SAD_vector_reg[1][149]_i_435/CO[3]
                         net (fo=1, routed)           0.000    25.959    disp/SAD_vector_reg[1][149]_i_435_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    26.073    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    26.187    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.301    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.415 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    26.415    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.529 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    26.529    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.643 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.643    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.757    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.871    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.000    26.985    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.099 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    27.099    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.213 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    27.213    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.327 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    27.327    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.441 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    27.441    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.555 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.555    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.669 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.669    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.783 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.783    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.897 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.897    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    28.011    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    28.125    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    28.239    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.353 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.353    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.467 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    28.467    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.581 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.581    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.695 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.009    28.704    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.818 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.818    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.932 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.932    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.046 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.611    29.657    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X62Y76         LUT3 (Prop_lut3_I0_O)        0.124    29.781 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.170    31.951    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X80Y37         LUT5 (Prop_lut5_I3_O)        0.124    32.075 r  disp/SAD_vector[1][10]_i_1/O
                         net (fo=20, routed)          1.638    33.713    disp/SAD_vector[1][10]_i_1_n_0
    SLICE_X106Y37        FDRE                                         r  disp/SAD_vector_reg[7][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.693     8.620    disp/clk_200MHz
    SLICE_X106Y37        FDRE                                         r  disp/SAD_vector_reg[7][10]/C
                         clock pessimism              0.462     9.082    
                         clock uncertainty           -0.082     8.999    
    SLICE_X106Y37        FDRE (Setup_fdre_C_D)       -0.061     8.938    disp/SAD_vector_reg[7][10]
  -------------------------------------------------------------------
                         required time                          8.938    
                         arrival time                         -33.713    
  -------------------------------------------------------------------
                         slack                                -24.775    

Slack (VIOLATED) :        -24.767ns  (required time - arrival time)
  Source:                 disp/blockIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_vector_reg[3][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0_1 rise@10.000ns - clk_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.548ns  (logic 14.322ns (41.455%)  route 20.226ns (58.545%))
  Logic Levels:           83  (CARRY4=70 LUT2=1 LUT3=5 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 8.619 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.789    -0.823    disp/clk_200MHz
    SLICE_X101Y52        FDRE                                         r  disp/blockIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  disp/blockIndex_reg[1]/Q
                         net (fo=766, routed)         2.124     1.757    disp/blockIndex[1]
    SLICE_X101Y24        LUT6 (Prop_lut6_I2_O)        0.124     1.881 r  disp/SAD_vector[1][3]_i_34/O
                         net (fo=1, routed)           0.000     1.881    disp/SAD_vector[1][3]_i_34_n_0
    SLICE_X101Y24        MUXF7 (Prop_muxf7_I1_O)      0.217     2.098 r  disp/SAD_vector_reg[1][3]_i_18/O
                         net (fo=18, routed)          0.934     3.033    disp/SAD_vector_reg[1][3]_i_18_n_0
    SLICE_X101Y25        LUT5 (Prop_lut5_I2_O)        0.299     3.332 r  disp/SAD_vector[1][3]_i_9/O
                         net (fo=90, routed)          1.177     4.509    disp/SAD_vector[1][3]_i_9_n_0
    SLICE_X101Y22        LUT3 (Prop_lut3_I0_O)        0.124     4.633 r  disp/SAD_vector[1][5]_i_114/O
                         net (fo=16, routed)          0.966     5.598    disp/SAD_vector[1][5]_i_114_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.124 r  disp/SAD_vector_reg[1][1]_i_2725/CO[3]
                         net (fo=1, routed)           0.000     6.124    disp/SAD_vector_reg[1][1]_i_2725_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.238 r  disp/SAD_vector_reg[1][1]_i_2687/CO[3]
                         net (fo=1, routed)           0.000     6.238    disp/SAD_vector_reg[1][1]_i_2687_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.352 r  disp/SAD_vector_reg[1][1]_i_2641/CO[3]
                         net (fo=1, routed)           0.000     6.352    disp/SAD_vector_reg[1][1]_i_2641_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 r  disp/SAD_vector_reg[1][1]_i_2583/CO[3]
                         net (fo=1, routed)           0.000     6.466    disp/SAD_vector_reg[1][1]_i_2583_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.580 r  disp/SAD_vector_reg[1][1]_i_2519/CO[3]
                         net (fo=1, routed)           0.000     6.580    disp/SAD_vector_reg[1][1]_i_2519_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.694 r  disp/SAD_vector_reg[1][1]_i_2456/CO[3]
                         net (fo=1, routed)           0.000     6.694    disp/SAD_vector_reg[1][1]_i_2456_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  disp/SAD_vector_reg[1][1]_i_2394/CO[3]
                         net (fo=1, routed)           0.000     6.808    disp/SAD_vector_reg[1][1]_i_2394_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  disp/SAD_vector_reg[1][1]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     6.922    disp/SAD_vector_reg[1][1]_i_2332_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 r  disp/SAD_vector_reg[1][1]_i_2270/O[1]
                         net (fo=3, routed)           1.284     8.540    disp/SAD_vector_reg[1][1]_i_2270_n_6
    SLICE_X97Y24         LUT3 (Prop_lut3_I0_O)        0.303     8.843 r  disp/SAD_vector[1][1]_i_2191/O
                         net (fo=1, routed)           1.072     9.915    disp/SAD_vector[1][1]_i_2191_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.465 r  disp/SAD_vector_reg[1][1]_i_2115/CO[3]
                         net (fo=1, routed)           0.000    10.465    disp/SAD_vector_reg[1][1]_i_2115_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  disp/SAD_vector_reg[1][1]_i_2025/CO[3]
                         net (fo=1, routed)           0.000    10.582    disp/SAD_vector_reg[1][1]_i_2025_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  disp/SAD_vector_reg[1][1]_i_1929/CO[3]
                         net (fo=1, routed)           0.000    10.699    disp/SAD_vector_reg[1][1]_i_1929_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  disp/SAD_vector_reg[1][1]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    10.816    disp/SAD_vector_reg[1][1]_i_1833_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.933 r  disp/SAD_vector_reg[1][1]_i_1738/CO[3]
                         net (fo=1, routed)           0.000    10.933    disp/SAD_vector_reg[1][1]_i_1738_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.050 r  disp/SAD_vector_reg[1][1]_i_1643/CO[3]
                         net (fo=1, routed)           0.000    11.050    disp/SAD_vector_reg[1][1]_i_1643_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.167 r  disp/SAD_vector_reg[1][1]_i_1544/CO[3]
                         net (fo=1, routed)           0.000    11.167    disp/SAD_vector_reg[1][1]_i_1544_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.284 r  disp/SAD_vector_reg[1][1]_i_1436/CO[3]
                         net (fo=1, routed)           0.000    11.284    disp/SAD_vector_reg[1][1]_i_1436_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.401 r  disp/SAD_vector_reg[1][1]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    11.401    disp/SAD_vector_reg[1][1]_i_1322_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.518 r  disp/SAD_vector_reg[1][1]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    11.518    disp/SAD_vector_reg[1][1]_i_1198_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.635 r  disp/SAD_vector_reg[1][1]_i_1078/CO[3]
                         net (fo=1, routed)           0.000    11.635    disp/SAD_vector_reg[1][1]_i_1078_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.752 r  disp/SAD_vector_reg[1][1]_i_959/CO[3]
                         net (fo=1, routed)           0.000    11.752    disp/SAD_vector_reg[1][1]_i_959_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.869 r  disp/SAD_vector_reg[1][1]_i_840/CO[3]
                         net (fo=1, routed)           0.000    11.869    disp/SAD_vector_reg[1][1]_i_840_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.986 r  disp/SAD_vector_reg[1][1]_i_717/CO[3]
                         net (fo=1, routed)           0.000    11.986    disp/SAD_vector_reg[1][1]_i_717_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.103 r  disp/SAD_vector_reg[1][1]_i_580/CO[3]
                         net (fo=1, routed)           0.000    12.103    disp/SAD_vector_reg[1][1]_i_580_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  disp/SAD_vector_reg[1][1]_i_439/CO[3]
                         net (fo=1, routed)           0.000    12.220    disp/SAD_vector_reg[1][1]_i_439_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.337 r  disp/SAD_vector_reg[1][1]_i_310/CO[3]
                         net (fo=1, routed)           0.000    12.337    disp/SAD_vector_reg[1][1]_i_310_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.454 r  disp/SAD_vector_reg[1][1]_i_189/CO[3]
                         net (fo=1, routed)           0.001    12.455    disp/SAD_vector_reg[1][1]_i_189_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.572 r  disp/SAD_vector_reg[1][1]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.572    disp/SAD_vector_reg[1][1]_i_128_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.895 r  disp/SAD_vector_reg[1][5]_i_52/O[1]
                         net (fo=3, routed)           1.462    14.357    disp/SAD_vector_reg[1][5]_i_52_n_6
    SLICE_X86Y40         LUT3 (Prop_lut3_I1_O)        0.306    14.663 r  disp/SAD_vector[1][1]_i_47/O
                         net (fo=1, routed)           0.777    15.441    disp/SAD_vector[1][1]_i_47_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.826 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.826    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.940 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.940    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X91Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.054    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X91Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.168    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  disp/SAD_vector_reg[1][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.282    disp/SAD_vector_reg[1][17]_i_13_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.396 r  disp/SAD_vector_reg[1][21]_i_13/CO[3]
                         net (fo=1, routed)           0.001    16.396    disp/SAD_vector_reg[1][21]_i_13_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.709 r  disp/SAD_vector_reg[1][25]_i_13/O[3]
                         net (fo=3, routed)           1.134    17.843    disp/SAD_vector_reg[1][25]_i_13_n_4
    SLICE_X76Y47         LUT3 (Prop_lut3_I1_O)        0.306    18.149 r  disp/SAD_vector[1][25]_i_14/O
                         net (fo=2, routed)           0.588    18.737    disp/SAD_vector[1][25]_i_14_n_0
    SLICE_X78Y48         LUT5 (Prop_lut5_I1_O)        0.124    18.861 r  disp/SAD_vector[1][25]_i_5/O
                         net (fo=2, routed)           1.385    20.246    disp/SAD_vector[1][25]_i_5_n_0
    SLICE_X90Y48         LUT6 (Prop_lut6_I0_O)        0.124    20.370 r  disp/SAD_vector[1][25]_i_9/O
                         net (fo=1, routed)           0.000    20.370    disp/SAD_vector[1][25]_i_9_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.750 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.750    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.989 r  disp/SAD_vector_reg[1][29]_i_3/O[2]
                         net (fo=5, routed)           1.253    22.242    disp/SAD_vector_reg[1][29]_i_3_n_5
    SLICE_X80Y47         LUT2 (Prop_lut2_I1_O)        0.301    22.543 r  disp/SAD_vector[1][149]_i_504/O
                         net (fo=1, routed)           0.000    22.543    disp/SAD_vector[1][149]_i_504_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.075 r  disp/SAD_vector_reg[1][149]_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.075    disp/SAD_vector_reg[1][149]_i_486_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.297 r  disp/SAD_vector_reg[1][149]_i_472/O[0]
                         net (fo=3, routed)           0.854    24.151    disp/SAD_vector_reg[1][149]_i_472_n_7
    SLICE_X62Y48         LUT6 (Prop_lut6_I5_O)        0.299    24.450 r  disp/SAD_vector[1][149]_i_480/O
                         net (fo=1, routed)           0.774    25.224    disp/SAD_vector[1][149]_i_480_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.731 r  disp/SAD_vector_reg[1][149]_i_463/CO[3]
                         net (fo=1, routed)           0.000    25.731    disp/SAD_vector_reg[1][149]_i_463_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.845 r  disp/SAD_vector_reg[1][149]_i_449/CO[3]
                         net (fo=1, routed)           0.001    25.845    disp/SAD_vector_reg[1][149]_i_449_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.959 r  disp/SAD_vector_reg[1][149]_i_435/CO[3]
                         net (fo=1, routed)           0.000    25.959    disp/SAD_vector_reg[1][149]_i_435_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    26.073    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    26.187    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.301    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.415 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    26.415    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.529 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    26.529    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.643 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.643    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.757    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.871    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.000    26.985    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.099 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    27.099    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.213 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    27.213    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.327 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    27.327    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.441 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    27.441    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.555 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.555    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.669 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.669    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.783 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.783    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.897 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.897    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    28.011    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    28.125    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    28.239    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.353 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.353    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.467 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    28.467    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.581 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.581    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.695 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.009    28.704    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.818 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.818    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.932 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.932    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.046 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.611    29.657    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X62Y76         LUT3 (Prop_lut3_I0_O)        0.124    29.781 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.170    31.951    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X80Y37         LUT5 (Prop_lut5_I3_O)        0.124    32.075 r  disp/SAD_vector[1][10]_i_1/O
                         net (fo=20, routed)          1.650    33.725    disp/SAD_vector[1][10]_i_1_n_0
    SLICE_X106Y35        FDRE                                         r  disp/SAD_vector_reg[3][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.692     8.619    disp/clk_200MHz
    SLICE_X106Y35        FDRE                                         r  disp/SAD_vector_reg[3][10]/C
                         clock pessimism              0.462     9.081    
                         clock uncertainty           -0.082     8.998    
    SLICE_X106Y35        FDRE (Setup_fdre_C_D)       -0.040     8.958    disp/SAD_vector_reg[3][10]
  -------------------------------------------------------------------
                         required time                          8.958    
                         arrival time                         -33.725    
  -------------------------------------------------------------------
                         slack                                -24.767    

Slack (VIOLATED) :        -24.745ns  (required time - arrival time)
  Source:                 disp/blockIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_vector_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0_1 rise@10.000ns - clk_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.621ns  (logic 14.322ns (41.368%)  route 20.299ns (58.633%))
  Logic Levels:           83  (CARRY4=70 LUT2=1 LUT3=5 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 8.607 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.789    -0.823    disp/clk_200MHz
    SLICE_X101Y52        FDRE                                         r  disp/blockIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  disp/blockIndex_reg[1]/Q
                         net (fo=766, routed)         2.124     1.757    disp/blockIndex[1]
    SLICE_X101Y24        LUT6 (Prop_lut6_I2_O)        0.124     1.881 r  disp/SAD_vector[1][3]_i_34/O
                         net (fo=1, routed)           0.000     1.881    disp/SAD_vector[1][3]_i_34_n_0
    SLICE_X101Y24        MUXF7 (Prop_muxf7_I1_O)      0.217     2.098 r  disp/SAD_vector_reg[1][3]_i_18/O
                         net (fo=18, routed)          0.934     3.033    disp/SAD_vector_reg[1][3]_i_18_n_0
    SLICE_X101Y25        LUT5 (Prop_lut5_I2_O)        0.299     3.332 r  disp/SAD_vector[1][3]_i_9/O
                         net (fo=90, routed)          1.177     4.509    disp/SAD_vector[1][3]_i_9_n_0
    SLICE_X101Y22        LUT3 (Prop_lut3_I0_O)        0.124     4.633 r  disp/SAD_vector[1][5]_i_114/O
                         net (fo=16, routed)          0.966     5.598    disp/SAD_vector[1][5]_i_114_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.124 r  disp/SAD_vector_reg[1][1]_i_2725/CO[3]
                         net (fo=1, routed)           0.000     6.124    disp/SAD_vector_reg[1][1]_i_2725_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.238 r  disp/SAD_vector_reg[1][1]_i_2687/CO[3]
                         net (fo=1, routed)           0.000     6.238    disp/SAD_vector_reg[1][1]_i_2687_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.352 r  disp/SAD_vector_reg[1][1]_i_2641/CO[3]
                         net (fo=1, routed)           0.000     6.352    disp/SAD_vector_reg[1][1]_i_2641_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 r  disp/SAD_vector_reg[1][1]_i_2583/CO[3]
                         net (fo=1, routed)           0.000     6.466    disp/SAD_vector_reg[1][1]_i_2583_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.580 r  disp/SAD_vector_reg[1][1]_i_2519/CO[3]
                         net (fo=1, routed)           0.000     6.580    disp/SAD_vector_reg[1][1]_i_2519_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.694 r  disp/SAD_vector_reg[1][1]_i_2456/CO[3]
                         net (fo=1, routed)           0.000     6.694    disp/SAD_vector_reg[1][1]_i_2456_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  disp/SAD_vector_reg[1][1]_i_2394/CO[3]
                         net (fo=1, routed)           0.000     6.808    disp/SAD_vector_reg[1][1]_i_2394_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  disp/SAD_vector_reg[1][1]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     6.922    disp/SAD_vector_reg[1][1]_i_2332_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 r  disp/SAD_vector_reg[1][1]_i_2270/O[1]
                         net (fo=3, routed)           1.284     8.540    disp/SAD_vector_reg[1][1]_i_2270_n_6
    SLICE_X97Y24         LUT3 (Prop_lut3_I0_O)        0.303     8.843 r  disp/SAD_vector[1][1]_i_2191/O
                         net (fo=1, routed)           1.072     9.915    disp/SAD_vector[1][1]_i_2191_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.465 r  disp/SAD_vector_reg[1][1]_i_2115/CO[3]
                         net (fo=1, routed)           0.000    10.465    disp/SAD_vector_reg[1][1]_i_2115_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  disp/SAD_vector_reg[1][1]_i_2025/CO[3]
                         net (fo=1, routed)           0.000    10.582    disp/SAD_vector_reg[1][1]_i_2025_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  disp/SAD_vector_reg[1][1]_i_1929/CO[3]
                         net (fo=1, routed)           0.000    10.699    disp/SAD_vector_reg[1][1]_i_1929_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  disp/SAD_vector_reg[1][1]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    10.816    disp/SAD_vector_reg[1][1]_i_1833_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.933 r  disp/SAD_vector_reg[1][1]_i_1738/CO[3]
                         net (fo=1, routed)           0.000    10.933    disp/SAD_vector_reg[1][1]_i_1738_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.050 r  disp/SAD_vector_reg[1][1]_i_1643/CO[3]
                         net (fo=1, routed)           0.000    11.050    disp/SAD_vector_reg[1][1]_i_1643_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.167 r  disp/SAD_vector_reg[1][1]_i_1544/CO[3]
                         net (fo=1, routed)           0.000    11.167    disp/SAD_vector_reg[1][1]_i_1544_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.284 r  disp/SAD_vector_reg[1][1]_i_1436/CO[3]
                         net (fo=1, routed)           0.000    11.284    disp/SAD_vector_reg[1][1]_i_1436_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.401 r  disp/SAD_vector_reg[1][1]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    11.401    disp/SAD_vector_reg[1][1]_i_1322_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.518 r  disp/SAD_vector_reg[1][1]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    11.518    disp/SAD_vector_reg[1][1]_i_1198_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.635 r  disp/SAD_vector_reg[1][1]_i_1078/CO[3]
                         net (fo=1, routed)           0.000    11.635    disp/SAD_vector_reg[1][1]_i_1078_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.752 r  disp/SAD_vector_reg[1][1]_i_959/CO[3]
                         net (fo=1, routed)           0.000    11.752    disp/SAD_vector_reg[1][1]_i_959_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.869 r  disp/SAD_vector_reg[1][1]_i_840/CO[3]
                         net (fo=1, routed)           0.000    11.869    disp/SAD_vector_reg[1][1]_i_840_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.986 r  disp/SAD_vector_reg[1][1]_i_717/CO[3]
                         net (fo=1, routed)           0.000    11.986    disp/SAD_vector_reg[1][1]_i_717_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.103 r  disp/SAD_vector_reg[1][1]_i_580/CO[3]
                         net (fo=1, routed)           0.000    12.103    disp/SAD_vector_reg[1][1]_i_580_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  disp/SAD_vector_reg[1][1]_i_439/CO[3]
                         net (fo=1, routed)           0.000    12.220    disp/SAD_vector_reg[1][1]_i_439_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.337 r  disp/SAD_vector_reg[1][1]_i_310/CO[3]
                         net (fo=1, routed)           0.000    12.337    disp/SAD_vector_reg[1][1]_i_310_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.454 r  disp/SAD_vector_reg[1][1]_i_189/CO[3]
                         net (fo=1, routed)           0.001    12.455    disp/SAD_vector_reg[1][1]_i_189_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.572 r  disp/SAD_vector_reg[1][1]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.572    disp/SAD_vector_reg[1][1]_i_128_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.895 r  disp/SAD_vector_reg[1][5]_i_52/O[1]
                         net (fo=3, routed)           1.462    14.357    disp/SAD_vector_reg[1][5]_i_52_n_6
    SLICE_X86Y40         LUT3 (Prop_lut3_I1_O)        0.306    14.663 r  disp/SAD_vector[1][1]_i_47/O
                         net (fo=1, routed)           0.777    15.441    disp/SAD_vector[1][1]_i_47_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.826 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.826    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.940 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.940    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X91Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.054    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X91Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.168    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  disp/SAD_vector_reg[1][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.282    disp/SAD_vector_reg[1][17]_i_13_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.396 r  disp/SAD_vector_reg[1][21]_i_13/CO[3]
                         net (fo=1, routed)           0.001    16.396    disp/SAD_vector_reg[1][21]_i_13_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.709 r  disp/SAD_vector_reg[1][25]_i_13/O[3]
                         net (fo=3, routed)           1.134    17.843    disp/SAD_vector_reg[1][25]_i_13_n_4
    SLICE_X76Y47         LUT3 (Prop_lut3_I1_O)        0.306    18.149 r  disp/SAD_vector[1][25]_i_14/O
                         net (fo=2, routed)           0.588    18.737    disp/SAD_vector[1][25]_i_14_n_0
    SLICE_X78Y48         LUT5 (Prop_lut5_I1_O)        0.124    18.861 r  disp/SAD_vector[1][25]_i_5/O
                         net (fo=2, routed)           1.385    20.246    disp/SAD_vector[1][25]_i_5_n_0
    SLICE_X90Y48         LUT6 (Prop_lut6_I0_O)        0.124    20.370 r  disp/SAD_vector[1][25]_i_9/O
                         net (fo=1, routed)           0.000    20.370    disp/SAD_vector[1][25]_i_9_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.750 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.750    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.989 r  disp/SAD_vector_reg[1][29]_i_3/O[2]
                         net (fo=5, routed)           1.253    22.242    disp/SAD_vector_reg[1][29]_i_3_n_5
    SLICE_X80Y47         LUT2 (Prop_lut2_I1_O)        0.301    22.543 r  disp/SAD_vector[1][149]_i_504/O
                         net (fo=1, routed)           0.000    22.543    disp/SAD_vector[1][149]_i_504_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.075 r  disp/SAD_vector_reg[1][149]_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.075    disp/SAD_vector_reg[1][149]_i_486_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.297 r  disp/SAD_vector_reg[1][149]_i_472/O[0]
                         net (fo=3, routed)           0.854    24.151    disp/SAD_vector_reg[1][149]_i_472_n_7
    SLICE_X62Y48         LUT6 (Prop_lut6_I5_O)        0.299    24.450 r  disp/SAD_vector[1][149]_i_480/O
                         net (fo=1, routed)           0.774    25.224    disp/SAD_vector[1][149]_i_480_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.731 r  disp/SAD_vector_reg[1][149]_i_463/CO[3]
                         net (fo=1, routed)           0.000    25.731    disp/SAD_vector_reg[1][149]_i_463_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.845 r  disp/SAD_vector_reg[1][149]_i_449/CO[3]
                         net (fo=1, routed)           0.001    25.845    disp/SAD_vector_reg[1][149]_i_449_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.959 r  disp/SAD_vector_reg[1][149]_i_435/CO[3]
                         net (fo=1, routed)           0.000    25.959    disp/SAD_vector_reg[1][149]_i_435_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    26.073    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    26.187    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.301    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.415 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    26.415    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.529 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    26.529    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.643 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.643    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.757    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.871    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.000    26.985    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.099 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    27.099    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.213 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    27.213    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.327 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    27.327    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.441 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    27.441    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.555 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.555    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.669 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.669    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.783 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.783    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.897 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.897    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    28.011    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    28.125    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    28.239    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.353 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.353    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.467 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    28.467    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.581 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.581    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.695 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.009    28.704    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.818 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.818    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.932 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.932    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.046 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.611    29.657    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X62Y76         LUT3 (Prop_lut3_I0_O)        0.124    29.781 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.421    32.202    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X96Y68         LUT5 (Prop_lut5_I3_O)        0.124    32.326 r  disp/SAD_vector[1][26]_i_1/O
                         net (fo=20, routed)          1.473    33.799    disp/SAD_vector[1][26]_i_1_n_0
    SLICE_X106Y63        FDRE                                         r  disp/SAD_vector_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.681     8.607    disp/clk_200MHz
    SLICE_X106Y63        FDRE                                         r  disp/SAD_vector_reg[0][26]/C
                         clock pessimism              0.576     9.183    
                         clock uncertainty           -0.082     9.101    
    SLICE_X106Y63        FDRE (Setup_fdre_C_D)       -0.047     9.054    disp/SAD_vector_reg[0][26]
  -------------------------------------------------------------------
                         required time                          9.054    
                         arrival time                         -33.799    
  -------------------------------------------------------------------
                         slack                                -24.745    

Slack (VIOLATED) :        -24.741ns  (required time - arrival time)
  Source:                 disp/blockIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_vector_reg[13][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0_1 rise@10.000ns - clk_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.534ns  (logic 14.322ns (41.473%)  route 20.212ns (58.527%))
  Logic Levels:           83  (CARRY4=70 LUT2=1 LUT3=5 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 8.619 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.789    -0.823    disp/clk_200MHz
    SLICE_X101Y52        FDRE                                         r  disp/blockIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  disp/blockIndex_reg[1]/Q
                         net (fo=766, routed)         2.124     1.757    disp/blockIndex[1]
    SLICE_X101Y24        LUT6 (Prop_lut6_I2_O)        0.124     1.881 r  disp/SAD_vector[1][3]_i_34/O
                         net (fo=1, routed)           0.000     1.881    disp/SAD_vector[1][3]_i_34_n_0
    SLICE_X101Y24        MUXF7 (Prop_muxf7_I1_O)      0.217     2.098 r  disp/SAD_vector_reg[1][3]_i_18/O
                         net (fo=18, routed)          0.934     3.033    disp/SAD_vector_reg[1][3]_i_18_n_0
    SLICE_X101Y25        LUT5 (Prop_lut5_I2_O)        0.299     3.332 r  disp/SAD_vector[1][3]_i_9/O
                         net (fo=90, routed)          1.177     4.509    disp/SAD_vector[1][3]_i_9_n_0
    SLICE_X101Y22        LUT3 (Prop_lut3_I0_O)        0.124     4.633 r  disp/SAD_vector[1][5]_i_114/O
                         net (fo=16, routed)          0.966     5.598    disp/SAD_vector[1][5]_i_114_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.124 r  disp/SAD_vector_reg[1][1]_i_2725/CO[3]
                         net (fo=1, routed)           0.000     6.124    disp/SAD_vector_reg[1][1]_i_2725_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.238 r  disp/SAD_vector_reg[1][1]_i_2687/CO[3]
                         net (fo=1, routed)           0.000     6.238    disp/SAD_vector_reg[1][1]_i_2687_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.352 r  disp/SAD_vector_reg[1][1]_i_2641/CO[3]
                         net (fo=1, routed)           0.000     6.352    disp/SAD_vector_reg[1][1]_i_2641_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 r  disp/SAD_vector_reg[1][1]_i_2583/CO[3]
                         net (fo=1, routed)           0.000     6.466    disp/SAD_vector_reg[1][1]_i_2583_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.580 r  disp/SAD_vector_reg[1][1]_i_2519/CO[3]
                         net (fo=1, routed)           0.000     6.580    disp/SAD_vector_reg[1][1]_i_2519_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.694 r  disp/SAD_vector_reg[1][1]_i_2456/CO[3]
                         net (fo=1, routed)           0.000     6.694    disp/SAD_vector_reg[1][1]_i_2456_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  disp/SAD_vector_reg[1][1]_i_2394/CO[3]
                         net (fo=1, routed)           0.000     6.808    disp/SAD_vector_reg[1][1]_i_2394_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  disp/SAD_vector_reg[1][1]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     6.922    disp/SAD_vector_reg[1][1]_i_2332_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 r  disp/SAD_vector_reg[1][1]_i_2270/O[1]
                         net (fo=3, routed)           1.284     8.540    disp/SAD_vector_reg[1][1]_i_2270_n_6
    SLICE_X97Y24         LUT3 (Prop_lut3_I0_O)        0.303     8.843 r  disp/SAD_vector[1][1]_i_2191/O
                         net (fo=1, routed)           1.072     9.915    disp/SAD_vector[1][1]_i_2191_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.465 r  disp/SAD_vector_reg[1][1]_i_2115/CO[3]
                         net (fo=1, routed)           0.000    10.465    disp/SAD_vector_reg[1][1]_i_2115_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  disp/SAD_vector_reg[1][1]_i_2025/CO[3]
                         net (fo=1, routed)           0.000    10.582    disp/SAD_vector_reg[1][1]_i_2025_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  disp/SAD_vector_reg[1][1]_i_1929/CO[3]
                         net (fo=1, routed)           0.000    10.699    disp/SAD_vector_reg[1][1]_i_1929_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  disp/SAD_vector_reg[1][1]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    10.816    disp/SAD_vector_reg[1][1]_i_1833_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.933 r  disp/SAD_vector_reg[1][1]_i_1738/CO[3]
                         net (fo=1, routed)           0.000    10.933    disp/SAD_vector_reg[1][1]_i_1738_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.050 r  disp/SAD_vector_reg[1][1]_i_1643/CO[3]
                         net (fo=1, routed)           0.000    11.050    disp/SAD_vector_reg[1][1]_i_1643_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.167 r  disp/SAD_vector_reg[1][1]_i_1544/CO[3]
                         net (fo=1, routed)           0.000    11.167    disp/SAD_vector_reg[1][1]_i_1544_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.284 r  disp/SAD_vector_reg[1][1]_i_1436/CO[3]
                         net (fo=1, routed)           0.000    11.284    disp/SAD_vector_reg[1][1]_i_1436_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.401 r  disp/SAD_vector_reg[1][1]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    11.401    disp/SAD_vector_reg[1][1]_i_1322_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.518 r  disp/SAD_vector_reg[1][1]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    11.518    disp/SAD_vector_reg[1][1]_i_1198_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.635 r  disp/SAD_vector_reg[1][1]_i_1078/CO[3]
                         net (fo=1, routed)           0.000    11.635    disp/SAD_vector_reg[1][1]_i_1078_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.752 r  disp/SAD_vector_reg[1][1]_i_959/CO[3]
                         net (fo=1, routed)           0.000    11.752    disp/SAD_vector_reg[1][1]_i_959_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.869 r  disp/SAD_vector_reg[1][1]_i_840/CO[3]
                         net (fo=1, routed)           0.000    11.869    disp/SAD_vector_reg[1][1]_i_840_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.986 r  disp/SAD_vector_reg[1][1]_i_717/CO[3]
                         net (fo=1, routed)           0.000    11.986    disp/SAD_vector_reg[1][1]_i_717_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.103 r  disp/SAD_vector_reg[1][1]_i_580/CO[3]
                         net (fo=1, routed)           0.000    12.103    disp/SAD_vector_reg[1][1]_i_580_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  disp/SAD_vector_reg[1][1]_i_439/CO[3]
                         net (fo=1, routed)           0.000    12.220    disp/SAD_vector_reg[1][1]_i_439_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.337 r  disp/SAD_vector_reg[1][1]_i_310/CO[3]
                         net (fo=1, routed)           0.000    12.337    disp/SAD_vector_reg[1][1]_i_310_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.454 r  disp/SAD_vector_reg[1][1]_i_189/CO[3]
                         net (fo=1, routed)           0.001    12.455    disp/SAD_vector_reg[1][1]_i_189_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.572 r  disp/SAD_vector_reg[1][1]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.572    disp/SAD_vector_reg[1][1]_i_128_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.895 r  disp/SAD_vector_reg[1][5]_i_52/O[1]
                         net (fo=3, routed)           1.462    14.357    disp/SAD_vector_reg[1][5]_i_52_n_6
    SLICE_X86Y40         LUT3 (Prop_lut3_I1_O)        0.306    14.663 r  disp/SAD_vector[1][1]_i_47/O
                         net (fo=1, routed)           0.777    15.441    disp/SAD_vector[1][1]_i_47_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.826 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.826    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.940 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.940    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X91Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.054    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X91Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.168    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  disp/SAD_vector_reg[1][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.282    disp/SAD_vector_reg[1][17]_i_13_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.396 r  disp/SAD_vector_reg[1][21]_i_13/CO[3]
                         net (fo=1, routed)           0.001    16.396    disp/SAD_vector_reg[1][21]_i_13_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.709 r  disp/SAD_vector_reg[1][25]_i_13/O[3]
                         net (fo=3, routed)           1.134    17.843    disp/SAD_vector_reg[1][25]_i_13_n_4
    SLICE_X76Y47         LUT3 (Prop_lut3_I1_O)        0.306    18.149 r  disp/SAD_vector[1][25]_i_14/O
                         net (fo=2, routed)           0.588    18.737    disp/SAD_vector[1][25]_i_14_n_0
    SLICE_X78Y48         LUT5 (Prop_lut5_I1_O)        0.124    18.861 r  disp/SAD_vector[1][25]_i_5/O
                         net (fo=2, routed)           1.385    20.246    disp/SAD_vector[1][25]_i_5_n_0
    SLICE_X90Y48         LUT6 (Prop_lut6_I0_O)        0.124    20.370 r  disp/SAD_vector[1][25]_i_9/O
                         net (fo=1, routed)           0.000    20.370    disp/SAD_vector[1][25]_i_9_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.750 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.750    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.989 r  disp/SAD_vector_reg[1][29]_i_3/O[2]
                         net (fo=5, routed)           1.253    22.242    disp/SAD_vector_reg[1][29]_i_3_n_5
    SLICE_X80Y47         LUT2 (Prop_lut2_I1_O)        0.301    22.543 r  disp/SAD_vector[1][149]_i_504/O
                         net (fo=1, routed)           0.000    22.543    disp/SAD_vector[1][149]_i_504_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.075 r  disp/SAD_vector_reg[1][149]_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.075    disp/SAD_vector_reg[1][149]_i_486_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.297 r  disp/SAD_vector_reg[1][149]_i_472/O[0]
                         net (fo=3, routed)           0.854    24.151    disp/SAD_vector_reg[1][149]_i_472_n_7
    SLICE_X62Y48         LUT6 (Prop_lut6_I5_O)        0.299    24.450 r  disp/SAD_vector[1][149]_i_480/O
                         net (fo=1, routed)           0.774    25.224    disp/SAD_vector[1][149]_i_480_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.731 r  disp/SAD_vector_reg[1][149]_i_463/CO[3]
                         net (fo=1, routed)           0.000    25.731    disp/SAD_vector_reg[1][149]_i_463_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.845 r  disp/SAD_vector_reg[1][149]_i_449/CO[3]
                         net (fo=1, routed)           0.001    25.845    disp/SAD_vector_reg[1][149]_i_449_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.959 r  disp/SAD_vector_reg[1][149]_i_435/CO[3]
                         net (fo=1, routed)           0.000    25.959    disp/SAD_vector_reg[1][149]_i_435_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    26.073    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    26.187    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.301    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.415 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    26.415    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.529 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    26.529    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.643 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.643    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.757    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.871    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.000    26.985    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.099 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    27.099    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.213 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    27.213    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.327 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    27.327    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.441 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    27.441    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.555 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.555    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.669 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.669    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.783 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.783    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.897 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.897    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    28.011    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    28.125    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    28.239    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.353 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.353    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.467 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    28.467    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.581 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.581    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.695 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.009    28.704    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.818 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.818    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.932 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.932    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.046 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.611    29.657    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X62Y76         LUT3 (Prop_lut3_I0_O)        0.124    29.781 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.170    31.951    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X80Y37         LUT5 (Prop_lut5_I3_O)        0.124    32.075 r  disp/SAD_vector[1][10]_i_1/O
                         net (fo=20, routed)          1.636    33.711    disp/SAD_vector[1][10]_i_1_n_0
    SLICE_X108Y36        FDRE                                         r  disp/SAD_vector_reg[13][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.692     8.619    disp/clk_200MHz
    SLICE_X108Y36        FDRE                                         r  disp/SAD_vector_reg[13][10]/C
                         clock pessimism              0.462     9.081    
                         clock uncertainty           -0.082     8.998    
    SLICE_X108Y36        FDRE (Setup_fdre_C_D)       -0.028     8.970    disp/SAD_vector_reg[13][10]
  -------------------------------------------------------------------
                         required time                          8.970    
                         arrival time                         -33.711    
  -------------------------------------------------------------------
                         slack                                -24.741    

Slack (VIOLATED) :        -24.696ns  (required time - arrival time)
  Source:                 disp/blockIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_vector_reg[10][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0_1 rise@10.000ns - clk_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.391ns  (logic 14.322ns (41.644%)  route 20.069ns (58.356%))
  Logic Levels:           83  (CARRY4=70 LUT2=1 LUT3=5 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.789    -0.823    disp/clk_200MHz
    SLICE_X101Y52        FDRE                                         r  disp/blockIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  disp/blockIndex_reg[1]/Q
                         net (fo=766, routed)         2.124     1.757    disp/blockIndex[1]
    SLICE_X101Y24        LUT6 (Prop_lut6_I2_O)        0.124     1.881 r  disp/SAD_vector[1][3]_i_34/O
                         net (fo=1, routed)           0.000     1.881    disp/SAD_vector[1][3]_i_34_n_0
    SLICE_X101Y24        MUXF7 (Prop_muxf7_I1_O)      0.217     2.098 r  disp/SAD_vector_reg[1][3]_i_18/O
                         net (fo=18, routed)          0.934     3.033    disp/SAD_vector_reg[1][3]_i_18_n_0
    SLICE_X101Y25        LUT5 (Prop_lut5_I2_O)        0.299     3.332 r  disp/SAD_vector[1][3]_i_9/O
                         net (fo=90, routed)          1.177     4.509    disp/SAD_vector[1][3]_i_9_n_0
    SLICE_X101Y22        LUT3 (Prop_lut3_I0_O)        0.124     4.633 r  disp/SAD_vector[1][5]_i_114/O
                         net (fo=16, routed)          0.966     5.598    disp/SAD_vector[1][5]_i_114_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.124 r  disp/SAD_vector_reg[1][1]_i_2725/CO[3]
                         net (fo=1, routed)           0.000     6.124    disp/SAD_vector_reg[1][1]_i_2725_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.238 r  disp/SAD_vector_reg[1][1]_i_2687/CO[3]
                         net (fo=1, routed)           0.000     6.238    disp/SAD_vector_reg[1][1]_i_2687_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.352 r  disp/SAD_vector_reg[1][1]_i_2641/CO[3]
                         net (fo=1, routed)           0.000     6.352    disp/SAD_vector_reg[1][1]_i_2641_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 r  disp/SAD_vector_reg[1][1]_i_2583/CO[3]
                         net (fo=1, routed)           0.000     6.466    disp/SAD_vector_reg[1][1]_i_2583_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.580 r  disp/SAD_vector_reg[1][1]_i_2519/CO[3]
                         net (fo=1, routed)           0.000     6.580    disp/SAD_vector_reg[1][1]_i_2519_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.694 r  disp/SAD_vector_reg[1][1]_i_2456/CO[3]
                         net (fo=1, routed)           0.000     6.694    disp/SAD_vector_reg[1][1]_i_2456_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  disp/SAD_vector_reg[1][1]_i_2394/CO[3]
                         net (fo=1, routed)           0.000     6.808    disp/SAD_vector_reg[1][1]_i_2394_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  disp/SAD_vector_reg[1][1]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     6.922    disp/SAD_vector_reg[1][1]_i_2332_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 r  disp/SAD_vector_reg[1][1]_i_2270/O[1]
                         net (fo=3, routed)           1.284     8.540    disp/SAD_vector_reg[1][1]_i_2270_n_6
    SLICE_X97Y24         LUT3 (Prop_lut3_I0_O)        0.303     8.843 r  disp/SAD_vector[1][1]_i_2191/O
                         net (fo=1, routed)           1.072     9.915    disp/SAD_vector[1][1]_i_2191_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.465 r  disp/SAD_vector_reg[1][1]_i_2115/CO[3]
                         net (fo=1, routed)           0.000    10.465    disp/SAD_vector_reg[1][1]_i_2115_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  disp/SAD_vector_reg[1][1]_i_2025/CO[3]
                         net (fo=1, routed)           0.000    10.582    disp/SAD_vector_reg[1][1]_i_2025_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  disp/SAD_vector_reg[1][1]_i_1929/CO[3]
                         net (fo=1, routed)           0.000    10.699    disp/SAD_vector_reg[1][1]_i_1929_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  disp/SAD_vector_reg[1][1]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    10.816    disp/SAD_vector_reg[1][1]_i_1833_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.933 r  disp/SAD_vector_reg[1][1]_i_1738/CO[3]
                         net (fo=1, routed)           0.000    10.933    disp/SAD_vector_reg[1][1]_i_1738_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.050 r  disp/SAD_vector_reg[1][1]_i_1643/CO[3]
                         net (fo=1, routed)           0.000    11.050    disp/SAD_vector_reg[1][1]_i_1643_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.167 r  disp/SAD_vector_reg[1][1]_i_1544/CO[3]
                         net (fo=1, routed)           0.000    11.167    disp/SAD_vector_reg[1][1]_i_1544_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.284 r  disp/SAD_vector_reg[1][1]_i_1436/CO[3]
                         net (fo=1, routed)           0.000    11.284    disp/SAD_vector_reg[1][1]_i_1436_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.401 r  disp/SAD_vector_reg[1][1]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    11.401    disp/SAD_vector_reg[1][1]_i_1322_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.518 r  disp/SAD_vector_reg[1][1]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    11.518    disp/SAD_vector_reg[1][1]_i_1198_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.635 r  disp/SAD_vector_reg[1][1]_i_1078/CO[3]
                         net (fo=1, routed)           0.000    11.635    disp/SAD_vector_reg[1][1]_i_1078_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.752 r  disp/SAD_vector_reg[1][1]_i_959/CO[3]
                         net (fo=1, routed)           0.000    11.752    disp/SAD_vector_reg[1][1]_i_959_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.869 r  disp/SAD_vector_reg[1][1]_i_840/CO[3]
                         net (fo=1, routed)           0.000    11.869    disp/SAD_vector_reg[1][1]_i_840_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.986 r  disp/SAD_vector_reg[1][1]_i_717/CO[3]
                         net (fo=1, routed)           0.000    11.986    disp/SAD_vector_reg[1][1]_i_717_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.103 r  disp/SAD_vector_reg[1][1]_i_580/CO[3]
                         net (fo=1, routed)           0.000    12.103    disp/SAD_vector_reg[1][1]_i_580_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  disp/SAD_vector_reg[1][1]_i_439/CO[3]
                         net (fo=1, routed)           0.000    12.220    disp/SAD_vector_reg[1][1]_i_439_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.337 r  disp/SAD_vector_reg[1][1]_i_310/CO[3]
                         net (fo=1, routed)           0.000    12.337    disp/SAD_vector_reg[1][1]_i_310_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.454 r  disp/SAD_vector_reg[1][1]_i_189/CO[3]
                         net (fo=1, routed)           0.001    12.455    disp/SAD_vector_reg[1][1]_i_189_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.572 r  disp/SAD_vector_reg[1][1]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.572    disp/SAD_vector_reg[1][1]_i_128_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.895 r  disp/SAD_vector_reg[1][5]_i_52/O[1]
                         net (fo=3, routed)           1.462    14.357    disp/SAD_vector_reg[1][5]_i_52_n_6
    SLICE_X86Y40         LUT3 (Prop_lut3_I1_O)        0.306    14.663 r  disp/SAD_vector[1][1]_i_47/O
                         net (fo=1, routed)           0.777    15.441    disp/SAD_vector[1][1]_i_47_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.826 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.826    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.940 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.940    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X91Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.054    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X91Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.168    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  disp/SAD_vector_reg[1][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.282    disp/SAD_vector_reg[1][17]_i_13_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.396 r  disp/SAD_vector_reg[1][21]_i_13/CO[3]
                         net (fo=1, routed)           0.001    16.396    disp/SAD_vector_reg[1][21]_i_13_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.709 r  disp/SAD_vector_reg[1][25]_i_13/O[3]
                         net (fo=3, routed)           1.134    17.843    disp/SAD_vector_reg[1][25]_i_13_n_4
    SLICE_X76Y47         LUT3 (Prop_lut3_I1_O)        0.306    18.149 r  disp/SAD_vector[1][25]_i_14/O
                         net (fo=2, routed)           0.588    18.737    disp/SAD_vector[1][25]_i_14_n_0
    SLICE_X78Y48         LUT5 (Prop_lut5_I1_O)        0.124    18.861 r  disp/SAD_vector[1][25]_i_5/O
                         net (fo=2, routed)           1.385    20.246    disp/SAD_vector[1][25]_i_5_n_0
    SLICE_X90Y48         LUT6 (Prop_lut6_I0_O)        0.124    20.370 r  disp/SAD_vector[1][25]_i_9/O
                         net (fo=1, routed)           0.000    20.370    disp/SAD_vector[1][25]_i_9_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.750 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.750    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.989 r  disp/SAD_vector_reg[1][29]_i_3/O[2]
                         net (fo=5, routed)           1.253    22.242    disp/SAD_vector_reg[1][29]_i_3_n_5
    SLICE_X80Y47         LUT2 (Prop_lut2_I1_O)        0.301    22.543 r  disp/SAD_vector[1][149]_i_504/O
                         net (fo=1, routed)           0.000    22.543    disp/SAD_vector[1][149]_i_504_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.075 r  disp/SAD_vector_reg[1][149]_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.075    disp/SAD_vector_reg[1][149]_i_486_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.297 r  disp/SAD_vector_reg[1][149]_i_472/O[0]
                         net (fo=3, routed)           0.854    24.151    disp/SAD_vector_reg[1][149]_i_472_n_7
    SLICE_X62Y48         LUT6 (Prop_lut6_I5_O)        0.299    24.450 r  disp/SAD_vector[1][149]_i_480/O
                         net (fo=1, routed)           0.774    25.224    disp/SAD_vector[1][149]_i_480_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.731 r  disp/SAD_vector_reg[1][149]_i_463/CO[3]
                         net (fo=1, routed)           0.000    25.731    disp/SAD_vector_reg[1][149]_i_463_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.845 r  disp/SAD_vector_reg[1][149]_i_449/CO[3]
                         net (fo=1, routed)           0.001    25.845    disp/SAD_vector_reg[1][149]_i_449_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.959 r  disp/SAD_vector_reg[1][149]_i_435/CO[3]
                         net (fo=1, routed)           0.000    25.959    disp/SAD_vector_reg[1][149]_i_435_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    26.073    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    26.187    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.301    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.415 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    26.415    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.529 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    26.529    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.643 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.643    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.757    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.871    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.000    26.985    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.099 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    27.099    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.213 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    27.213    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.327 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    27.327    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.441 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    27.441    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.555 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.555    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.669 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.669    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.783 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.783    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.897 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.897    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    28.011    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    28.125    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    28.239    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.353 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.353    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.467 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    28.467    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.581 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.581    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.695 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.009    28.704    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.818 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.818    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.932 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.932    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.046 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.611    29.657    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X62Y76         LUT3 (Prop_lut3_I0_O)        0.124    29.781 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.303    32.084    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X77Y47         LUT5 (Prop_lut5_I3_O)        0.124    32.208 r  disp/SAD_vector[1][23]_i_1/O
                         net (fo=20, routed)          1.361    33.569    disp/SAD_vector[1][23]_i_1_n_0
    SLICE_X105Y47        FDRE                                         r  disp/SAD_vector_reg[10][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.624     8.551    disp/clk_200MHz
    SLICE_X105Y47        FDRE                                         r  disp/SAD_vector_reg[10][23]/C
                         clock pessimism              0.462     9.013    
                         clock uncertainty           -0.082     8.930    
    SLICE_X105Y47        FDRE (Setup_fdre_C_D)       -0.058     8.872    disp/SAD_vector_reg[10][23]
  -------------------------------------------------------------------
                         required time                          8.872    
                         arrival time                         -33.569    
  -------------------------------------------------------------------
                         slack                                -24.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 disp/index_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/result_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.661%)  route 0.132ns (48.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.594    -0.585    disp/clk_200MHz
    SLICE_X11Y45         FDRE                                         r  disp/index_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  disp/index_reg[7]/Q
                         net (fo=1, routed)           0.132    -0.312    disp/index_reg_n_0_[7]
    SLICE_X12Y45         FDRE                                         r  disp/result_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.863    -0.822    disp/clk_200MHz
    SLICE_X12Y45         FDRE                                         r  disp/result_data_reg[7]/C
                         clock pessimism              0.273    -0.549    
    SLICE_X12Y45         FDRE (Hold_fdre_C_D)         0.063    -0.486    disp/result_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/result_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.661%)  route 0.132ns (48.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.594    -0.585    disp/clk_200MHz
    SLICE_X11Y45         FDRE                                         r  disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  disp/index_reg[5]/Q
                         net (fo=1, routed)           0.132    -0.312    disp/index_reg_n_0_[5]
    SLICE_X12Y45         FDRE                                         r  disp/result_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.863    -0.822    disp/clk_200MHz
    SLICE_X12Y45         FDRE                                         r  disp/result_data_reg[5]/C
                         clock pessimism              0.273    -0.549    
    SLICE_X12Y45         FDRE (Hold_fdre_C_D)         0.059    -0.490    disp/result_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 disp/index_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/result_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.661%)  route 0.132ns (48.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.594    -0.585    disp/clk_200MHz
    SLICE_X11Y45         FDRE                                         r  disp/index_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  disp/index_reg[6]/Q
                         net (fo=1, routed)           0.132    -0.312    disp/index_reg_n_0_[6]
    SLICE_X12Y45         FDRE                                         r  disp/result_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.863    -0.822    disp/clk_200MHz
    SLICE_X12Y45         FDRE                                         r  disp/result_data_reg[6]/C
                         clock pessimism              0.273    -0.549    
    SLICE_X12Y45         FDRE (Hold_fdre_C_D)         0.052    -0.497    disp/result_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 disp/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/result_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.390%)  route 0.143ns (46.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.560    -0.619    disp/clk_200MHz
    SLICE_X32Y55         FDRE                                         r  disp/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  disp/index_reg[3]/Q
                         net (fo=1, routed)           0.143    -0.311    disp/index_reg_n_0_[3]
    SLICE_X32Y56         FDRE                                         r  disp/result_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.827    -0.858    disp/clk_200MHz
    SLICE_X32Y56         FDRE                                         r  disp/result_data_reg[3]/C
                         clock pessimism              0.255    -0.603    
    SLICE_X32Y56         FDRE (Hold_fdre_C_D)         0.085    -0.518    disp/result_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 disp/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/result_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.458%)  route 0.169ns (54.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.563    -0.616    disp/clk_200MHz
    SLICE_X35Y49         FDRE                                         r  disp/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  disp/index_reg[1]/Q
                         net (fo=1, routed)           0.169    -0.305    disp/index_reg_n_0_[1]
    SLICE_X33Y49         FDRE                                         r  disp/result_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.829    -0.856    disp/clk_200MHz
    SLICE_X33Y49         FDRE                                         r  disp/result_data_reg[1]/C
                         clock pessimism              0.273    -0.583    
    SLICE_X33Y49         FDRE (Hold_fdre_C_D)         0.070    -0.513    disp/result_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 disp/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/result_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.045%)  route 0.145ns (46.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.560    -0.619    disp/clk_200MHz
    SLICE_X32Y55         FDRE                                         r  disp/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  disp/index_reg[4]/Q
                         net (fo=1, routed)           0.145    -0.309    disp/index_reg_n_0_[4]
    SLICE_X32Y56         FDRE                                         r  disp/result_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.827    -0.858    disp/clk_200MHz
    SLICE_X32Y56         FDRE                                         r  disp/result_data_reg[4]/C
                         clock pessimism              0.255    -0.603    
    SLICE_X32Y56         FDRE (Hold_fdre_C_D)         0.085    -0.518    disp/result_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/row_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.453%)  route 0.089ns (26.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.618    -0.561    disp/clk_200MHz
    SLICE_X0Y33          FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.148    -0.413 r  disp/row_count_reg[3]/Q
                         net (fo=16, routed)          0.089    -0.324    disp/row_count_reg_n_0_[3]
    SLICE_X0Y33          LUT6 (Prop_lut6_I4_O)        0.098    -0.226 r  disp/row_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    disp/row_count[5]_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  disp/row_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.886    -0.799    disp/clk_200MHz
    SLICE_X0Y33          FDRE                                         r  disp/row_count_reg[5]/C
                         clock pessimism              0.238    -0.561    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.120    -0.441    disp/row_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 disp/row_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/row_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.212ns (62.047%)  route 0.130ns (37.953%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.619    -0.560    disp/clk_200MHz
    SLICE_X0Y34          FDRE                                         r  disp/row_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  disp/row_count_reg[0]/Q
                         net (fo=31, routed)          0.130    -0.266    disp/row_count_reg_n_0_[0]
    SLICE_X1Y34          LUT5 (Prop_lut5_I1_O)        0.048    -0.218 r  disp/row_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    disp/row_count[2]_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  disp/row_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.887    -0.798    disp/clk_200MHz
    SLICE_X1Y34          FDRE                                         r  disp/row_count_reg[2]/C
                         clock pessimism              0.251    -0.547    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.107    -0.440    disp/row_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 disp/scnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/scnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.965%)  route 0.129ns (41.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.593    -0.586    disp/clk_200MHz
    SLICE_X9Y42          FDRE                                         r  disp/scnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  disp/scnt_reg[8]/Q
                         net (fo=5, routed)           0.129    -0.315    disp/scnt[8]
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  disp/scnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    disp/scnt[8]_i_1_n_0
    SLICE_X9Y42          FDRE                                         r  disp/scnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.862    -0.823    disp/clk_200MHz
    SLICE_X9Y42          FDRE                                         r  disp/scnt_reg[8]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X9Y42          FDRE (Hold_fdre_C_D)         0.091    -0.495    disp/scnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 disp/row_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/row_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.711%)  route 0.130ns (38.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.619    -0.560    disp/clk_200MHz
    SLICE_X0Y34          FDRE                                         r  disp/row_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  disp/row_count_reg[0]/Q
                         net (fo=31, routed)          0.130    -0.266    disp/row_count_reg_n_0_[0]
    SLICE_X1Y34          LUT4 (Prop_lut4_I0_O)        0.045    -0.221 r  disp/row_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    disp/row_count[1]_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  disp/row_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.887    -0.798    disp/clk_200MHz
    SLICE_X1Y34          FDRE                                         r  disp/row_count_reg[1]/C
                         clock pessimism              0.251    -0.547    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.091    -0.456    disp/row_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y7      fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0      fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y17     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y23     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y5      fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1      fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y13     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y28     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9      fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y12     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y46     disp/result_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y49     disp/result_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y46     disp/result_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y56     disp/result_data_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y56     disp/result_data_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y56     disp/result_data_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y56     disp/result_data_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y45     disp/result_data_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y45     disp/result_data_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y45     disp/result_data_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y46     disp/result_data_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y45     disp/result_data_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y45     disp/result_data_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y45     disp/result_data_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y39     disp/temp_reg[1][24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y39     disp/temp_reg[1][25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y39     disp/temp_reg[1][26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y35     disp/temp_reg[1][28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y35     disp/temp_reg[1][28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y27     disp/temp_reg[1][29]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_24MHz_clk_wiz_0_1
  To Clock:  clk_24MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       37.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.541ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.890ns (21.828%)  route 3.187ns (78.172%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 40.248 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.834    -0.778    clks/CLK
    SLICE_X0Y41          FDRE                                         r  clks/bounce_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.518    -0.260 f  clks/bounce_count_reg[6]/Q
                         net (fo=3, routed)           0.827     0.568    clks/bounce_count[6]
    SLICE_X2Y41          LUT4 (Prop_lut4_I1_O)        0.124     0.692 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.830     1.522    clks/bounce_count[20]_i_6_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.124     1.646 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.530     3.176    clks/bounce_count[20]_i_4_n_0
    SLICE_X0Y42          LUT4 (Prop_lut4_I2_O)        0.124     3.300 r  clks/bounce_count[11]_i_1/O
                         net (fo=1, routed)           0.000     3.300    clks/bounce_count_0[11]
    SLICE_X0Y42          FDRE                                         r  clks/bounce_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.655    40.248    clks/CLK
    SLICE_X0Y42          FDRE                                         r  clks/bounce_count_reg[11]/C
                         clock pessimism              0.616    40.864    
                         clock uncertainty           -0.104    40.760    
    SLICE_X0Y42          FDRE (Setup_fdre_C_D)        0.081    40.841    clks/bounce_count_reg[11]
  -------------------------------------------------------------------
                         required time                         40.841    
                         arrival time                          -3.300    
  -------------------------------------------------------------------
                         slack                                 37.541    

Slack (MET) :             37.552ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.103ns  (logic 0.916ns (22.324%)  route 3.187ns (77.676%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 40.248 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.834    -0.778    clks/CLK
    SLICE_X0Y41          FDRE                                         r  clks/bounce_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.518    -0.260 f  clks/bounce_count_reg[6]/Q
                         net (fo=3, routed)           0.827     0.568    clks/bounce_count[6]
    SLICE_X2Y41          LUT4 (Prop_lut4_I1_O)        0.124     0.692 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.830     1.522    clks/bounce_count[20]_i_6_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.124     1.646 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.530     3.176    clks/bounce_count[20]_i_4_n_0
    SLICE_X0Y42          LUT4 (Prop_lut4_I2_O)        0.150     3.326 r  clks/bounce_count[9]_i_1/O
                         net (fo=1, routed)           0.000     3.326    clks/bounce_count_0[9]
    SLICE_X0Y42          FDRE                                         r  clks/bounce_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.655    40.248    clks/CLK
    SLICE_X0Y42          FDRE                                         r  clks/bounce_count_reg[9]/C
                         clock pessimism              0.616    40.864    
                         clock uncertainty           -0.104    40.760    
    SLICE_X0Y42          FDRE (Setup_fdre_C_D)        0.118    40.878    clks/bounce_count_reg[9]
  -------------------------------------------------------------------
                         required time                         40.878    
                         arrival time                          -3.326    
  -------------------------------------------------------------------
                         slack                                 37.552    

Slack (MET) :             37.563ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 1.027ns (25.333%)  route 3.027ns (74.667%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 40.249 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.834    -0.778    clks/CLK
    SLICE_X0Y42          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.478    -0.300 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.694     0.394    clks/bounce_count[9]
    SLICE_X2Y41          LUT4 (Prop_lut4_I3_O)        0.301     0.695 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.830     1.525    clks/bounce_count[20]_i_6_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.124     1.649 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.503     3.152    clks/bounce_count[20]_i_4_n_0
    SLICE_X0Y43          LUT4 (Prop_lut4_I2_O)        0.124     3.276 r  clks/bounce_count[16]_i_1/O
                         net (fo=1, routed)           0.000     3.276    clks/bounce_count_0[16]
    SLICE_X0Y43          FDRE                                         r  clks/bounce_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.656    40.249    clks/CLK
    SLICE_X0Y43          FDRE                                         r  clks/bounce_count_reg[16]/C
                         clock pessimism              0.616    40.865    
                         clock uncertainty           -0.104    40.761    
    SLICE_X0Y43          FDRE (Setup_fdre_C_D)        0.079    40.840    clks/bounce_count_reg[16]
  -------------------------------------------------------------------
                         required time                         40.840    
                         arrival time                          -3.276    
  -------------------------------------------------------------------
                         slack                                 37.563    

Slack (MET) :             37.570ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 1.059ns (25.918%)  route 3.027ns (74.082%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 40.249 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.834    -0.778    clks/CLK
    SLICE_X0Y42          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.478    -0.300 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.694     0.394    clks/bounce_count[9]
    SLICE_X2Y41          LUT4 (Prop_lut4_I3_O)        0.301     0.695 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.830     1.525    clks/bounce_count[20]_i_6_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.124     1.649 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.503     3.152    clks/bounce_count[20]_i_4_n_0
    SLICE_X0Y43          LUT4 (Prop_lut4_I2_O)        0.156     3.308 r  clks/bounce_count[18]_i_1/O
                         net (fo=1, routed)           0.000     3.308    clks/bounce_count_0[18]
    SLICE_X0Y43          FDRE                                         r  clks/bounce_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.656    40.249    clks/CLK
    SLICE_X0Y43          FDRE                                         r  clks/bounce_count_reg[18]/C
                         clock pessimism              0.616    40.865    
                         clock uncertainty           -0.104    40.761    
    SLICE_X0Y43          FDRE (Setup_fdre_C_D)        0.118    40.879    clks/bounce_count_reg[18]
  -------------------------------------------------------------------
                         required time                         40.879    
                         arrival time                          -3.308    
  -------------------------------------------------------------------
                         slack                                 37.570    

Slack (MET) :             37.582ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 1.027ns (25.452%)  route 3.008ns (74.548%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 40.249 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.834    -0.778    clks/CLK
    SLICE_X0Y42          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.478    -0.300 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.694     0.394    clks/bounce_count[9]
    SLICE_X2Y41          LUT4 (Prop_lut4_I3_O)        0.301     0.695 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.830     1.525    clks/bounce_count[20]_i_6_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.124     1.649 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.484     3.133    clks/bounce_count[20]_i_4_n_0
    SLICE_X0Y43          LUT4 (Prop_lut4_I2_O)        0.124     3.257 r  clks/bounce_count[15]_i_1/O
                         net (fo=1, routed)           0.000     3.257    clks/bounce_count_0[15]
    SLICE_X0Y43          FDRE                                         r  clks/bounce_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.656    40.249    clks/CLK
    SLICE_X0Y43          FDRE                                         r  clks/bounce_count_reg[15]/C
                         clock pessimism              0.616    40.865    
                         clock uncertainty           -0.104    40.761    
    SLICE_X0Y43          FDRE (Setup_fdre_C_D)        0.079    40.840    clks/bounce_count_reg[15]
  -------------------------------------------------------------------
                         required time                         40.840    
                         arrival time                          -3.257    
  -------------------------------------------------------------------
                         slack                                 37.582    

Slack (MET) :             37.592ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 1.056ns (25.984%)  route 3.008ns (74.016%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 40.249 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.834    -0.778    clks/CLK
    SLICE_X0Y42          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.478    -0.300 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.694     0.394    clks/bounce_count[9]
    SLICE_X2Y41          LUT4 (Prop_lut4_I3_O)        0.301     0.695 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.830     1.525    clks/bounce_count[20]_i_6_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.124     1.649 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.484     3.133    clks/bounce_count[20]_i_4_n_0
    SLICE_X0Y43          LUT4 (Prop_lut4_I2_O)        0.153     3.286 r  clks/bounce_count[17]_i_1/O
                         net (fo=1, routed)           0.000     3.286    clks/bounce_count_0[17]
    SLICE_X0Y43          FDRE                                         r  clks/bounce_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.656    40.249    clks/CLK
    SLICE_X0Y43          FDRE                                         r  clks/bounce_count_reg[17]/C
                         clock pessimism              0.616    40.865    
                         clock uncertainty           -0.104    40.761    
    SLICE_X0Y43          FDRE (Setup_fdre_C_D)        0.118    40.879    clks/bounce_count_reg[17]
  -------------------------------------------------------------------
                         required time                         40.879    
                         arrival time                          -3.286    
  -------------------------------------------------------------------
                         slack                                 37.592    

Slack (MET) :             37.678ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 1.027ns (26.066%)  route 2.913ns (73.934%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 40.248 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.834    -0.778    clks/CLK
    SLICE_X0Y42          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.478    -0.300 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.694     0.394    clks/bounce_count[9]
    SLICE_X2Y41          LUT4 (Prop_lut4_I3_O)        0.301     0.695 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.830     1.525    clks/bounce_count[20]_i_6_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.124     1.649 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.389     3.038    clks/bounce_count[20]_i_4_n_0
    SLICE_X0Y41          LUT4 (Prop_lut4_I2_O)        0.124     3.162 r  clks/bounce_count[6]_i_1/O
                         net (fo=1, routed)           0.000     3.162    clks/bounce_count_0[6]
    SLICE_X0Y41          FDRE                                         r  clks/bounce_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.655    40.248    clks/CLK
    SLICE_X0Y41          FDRE                                         r  clks/bounce_count_reg[6]/C
                         clock pessimism              0.616    40.864    
                         clock uncertainty           -0.104    40.760    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)        0.081    40.841    clks/bounce_count_reg[6]
  -------------------------------------------------------------------
                         required time                         40.841    
                         arrival time                          -3.162    
  -------------------------------------------------------------------
                         slack                                 37.678    

Slack (MET) :             37.689ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 1.053ns (26.551%)  route 2.913ns (73.449%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 40.248 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.834    -0.778    clks/CLK
    SLICE_X0Y42          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.478    -0.300 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.694     0.394    clks/bounce_count[9]
    SLICE_X2Y41          LUT4 (Prop_lut4_I3_O)        0.301     0.695 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.830     1.525    clks/bounce_count[20]_i_6_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.124     1.649 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.389     3.038    clks/bounce_count[20]_i_4_n_0
    SLICE_X0Y41          LUT4 (Prop_lut4_I2_O)        0.150     3.188 r  clks/bounce_count[8]_i_1/O
                         net (fo=1, routed)           0.000     3.188    clks/bounce_count_0[8]
    SLICE_X0Y41          FDRE                                         r  clks/bounce_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.655    40.248    clks/CLK
    SLICE_X0Y41          FDRE                                         r  clks/bounce_count_reg[8]/C
                         clock pessimism              0.616    40.864    
                         clock uncertainty           -0.104    40.760    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)        0.118    40.878    clks/bounce_count_reg[8]
  -------------------------------------------------------------------
                         required time                         40.878    
                         arrival time                          -3.188    
  -------------------------------------------------------------------
                         slack                                 37.689    

Slack (MET) :             37.729ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 1.027ns (26.428%)  route 2.859ns (73.572%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 40.249 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.834    -0.778    clks/CLK
    SLICE_X0Y42          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.478    -0.300 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.694     0.394    clks/bounce_count[9]
    SLICE_X2Y41          LUT4 (Prop_lut4_I3_O)        0.301     0.695 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.830     1.525    clks/bounce_count[20]_i_6_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.124     1.649 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.335     2.984    clks/bounce_count[20]_i_4_n_0
    SLICE_X0Y43          LUT4 (Prop_lut4_I2_O)        0.124     3.108 r  clks/bounce_count[13]_i_1/O
                         net (fo=1, routed)           0.000     3.108    clks/bounce_count_0[13]
    SLICE_X0Y43          FDRE                                         r  clks/bounce_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.656    40.249    clks/CLK
    SLICE_X0Y43          FDRE                                         r  clks/bounce_count_reg[13]/C
                         clock pessimism              0.616    40.865    
                         clock uncertainty           -0.104    40.761    
    SLICE_X0Y43          FDRE (Setup_fdre_C_D)        0.077    40.838    clks/bounce_count_reg[13]
  -------------------------------------------------------------------
                         required time                         40.838    
                         arrival time                          -3.108    
  -------------------------------------------------------------------
                         slack                                 37.729    

Slack (MET) :             37.746ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 1.051ns (26.880%)  route 2.859ns (73.120%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 40.249 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.834    -0.778    clks/CLK
    SLICE_X0Y42          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.478    -0.300 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.694     0.394    clks/bounce_count[9]
    SLICE_X2Y41          LUT4 (Prop_lut4_I3_O)        0.301     0.695 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.830     1.525    clks/bounce_count[20]_i_6_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.124     1.649 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.335     2.984    clks/bounce_count[20]_i_4_n_0
    SLICE_X0Y43          LUT4 (Prop_lut4_I2_O)        0.148     3.132 r  clks/bounce_count[19]_i_1/O
                         net (fo=1, routed)           0.000     3.132    clks/bounce_count_0[19]
    SLICE_X0Y43          FDRE                                         r  clks/bounce_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.656    40.249    clks/CLK
    SLICE_X0Y43          FDRE                                         r  clks/bounce_count_reg[19]/C
                         clock pessimism              0.616    40.865    
                         clock uncertainty           -0.104    40.761    
    SLICE_X0Y43          FDRE (Setup_fdre_C_D)        0.118    40.879    clks/bounce_count_reg[19]
  -------------------------------------------------------------------
                         required time                         40.879    
                         arrival time                          -3.132    
  -------------------------------------------------------------------
                         slack                                 37.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 init_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.628    -0.551    cam_sysclk_OBUF
    SLICE_X113Y72        FDRE                                         r  init_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  init_count_reg[11]/Q
                         net (fo=3, routed)           0.118    -0.291    init_count_reg[11]
    SLICE_X113Y72        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.183 r  init_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.183    init_count_reg[8]_i_1_n_4
    SLICE_X113Y72        FDRE                                         r  init_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.897    -0.788    cam_sysclk_OBUF
    SLICE_X113Y72        FDRE                                         r  init_count_reg[11]/C
                         clock pessimism              0.237    -0.551    
    SLICE_X113Y72        FDRE (Hold_fdre_C_D)         0.105    -0.446    init_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.629    -0.550    cam_sysclk_OBUF
    SLICE_X113Y70        FDRE                                         r  init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  init_count_reg[3]/Q
                         net (fo=3, routed)           0.120    -0.288    init_count_reg[3]
    SLICE_X113Y70        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.180 r  init_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.180    init_count_reg[0]_i_2_n_4
    SLICE_X113Y70        FDRE                                         r  init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.899    -0.786    cam_sysclk_OBUF
    SLICE_X113Y70        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.236    -0.550    
    SLICE_X113Y70        FDRE (Hold_fdre_C_D)         0.105    -0.445    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 init_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.628    -0.551    cam_sysclk_OBUF
    SLICE_X113Y71        FDRE                                         r  init_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y71        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  init_count_reg[7]/Q
                         net (fo=3, routed)           0.120    -0.289    init_count_reg[7]
    SLICE_X113Y71        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.181 r  init_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.181    init_count_reg[4]_i_1_n_4
    SLICE_X113Y71        FDRE                                         r  init_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.898    -0.787    cam_sysclk_OBUF
    SLICE_X113Y71        FDRE                                         r  init_count_reg[7]/C
                         clock pessimism              0.236    -0.551    
    SLICE_X113Y71        FDRE (Hold_fdre_C_D)         0.105    -0.446    init_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.628    -0.551    cam_sysclk_OBUF
    SLICE_X113Y71        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y71        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  init_count_reg[4]/Q
                         net (fo=3, routed)           0.117    -0.292    init_count_reg[4]
    SLICE_X113Y71        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.177 r  init_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.177    init_count_reg[4]_i_1_n_7
    SLICE_X113Y71        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.898    -0.787    cam_sysclk_OBUF
    SLICE_X113Y71        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.236    -0.551    
    SLICE_X113Y71        FDRE (Hold_fdre_C_D)         0.105    -0.446    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.629    -0.550    cam_sysclk_OBUF
    SLICE_X113Y70        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  init_count_reg[2]/Q
                         net (fo=3, routed)           0.122    -0.287    init_count_reg[2]
    SLICE_X113Y70        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.176 r  init_count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.176    init_count_reg[0]_i_2_n_5
    SLICE_X113Y70        FDRE                                         r  init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.899    -0.786    cam_sysclk_OBUF
    SLICE_X113Y70        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.236    -0.550    
    SLICE_X113Y70        FDRE (Hold_fdre_C_D)         0.105    -0.445    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 init_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.256ns (68.169%)  route 0.120ns (31.831%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.628    -0.551    cam_sysclk_OBUF
    SLICE_X113Y72        FDRE                                         r  init_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  init_count_reg[8]/Q
                         net (fo=3, routed)           0.120    -0.290    init_count_reg[8]
    SLICE_X113Y72        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.175 r  init_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.175    init_count_reg[8]_i_1_n_7
    SLICE_X113Y72        FDRE                                         r  init_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.897    -0.788    cam_sysclk_OBUF
    SLICE_X113Y72        FDRE                                         r  init_count_reg[8]/C
                         clock pessimism              0.237    -0.551    
    SLICE_X113Y72        FDRE (Hold_fdre_C_D)         0.105    -0.446    init_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.292ns (71.340%)  route 0.117ns (28.660%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.628    -0.551    cam_sysclk_OBUF
    SLICE_X113Y71        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y71        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  init_count_reg[4]/Q
                         net (fo=3, routed)           0.117    -0.292    init_count_reg[4]
    SLICE_X113Y71        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.141 r  init_count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.141    init_count_reg[4]_i_1_n_6
    SLICE_X113Y71        FDRE                                         r  init_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.898    -0.787    cam_sysclk_OBUF
    SLICE_X113Y71        FDRE                                         r  init_count_reg[5]/C
                         clock pessimism              0.236    -0.551    
    SLICE_X113Y71        FDRE (Hold_fdre_C_D)         0.105    -0.446    init_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 init_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.292ns (70.953%)  route 0.120ns (29.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.628    -0.551    cam_sysclk_OBUF
    SLICE_X113Y72        FDRE                                         r  init_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  init_count_reg[8]/Q
                         net (fo=3, routed)           0.120    -0.290    init_count_reg[8]
    SLICE_X113Y72        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.139 r  init_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.139    init_count_reg[8]_i_1_n_6
    SLICE_X113Y72        FDRE                                         r  init_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.897    -0.788    cam_sysclk_OBUF
    SLICE_X113Y72        FDRE                                         r  init_count_reg[9]/C
                         clock pessimism              0.237    -0.551    
    SLICE_X113Y72        FDRE (Hold_fdre_C_D)         0.105    -0.446    init_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.629    -0.550    cam_sysclk_OBUF
    SLICE_X113Y70        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.409 f  init_count_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.252    init_count_reg_n_0_[0]
    SLICE_X113Y70        LUT1 (Prop_lut1_I0_O)        0.045    -0.207 r  init_count[0]_i_8/O
                         net (fo=1, routed)           0.000    -0.207    init_count[0]_i_8_n_0
    SLICE_X113Y70        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.137 r  init_count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.137    init_count_reg[0]_i_2_n_7
    SLICE_X113Y70        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.899    -0.786    cam_sysclk_OBUF
    SLICE_X113Y70        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.236    -0.550    
    SLICE_X113Y70        FDRE (Hold_fdre_C_D)         0.105    -0.445    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.251ns (60.411%)  route 0.164ns (39.589%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.629    -0.550    cam_sysclk_OBUF
    SLICE_X113Y70        FDRE                                         r  init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  init_count_reg[1]/Q
                         net (fo=1, routed)           0.164    -0.244    init_count_reg_n_0_[1]
    SLICE_X113Y70        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.134 r  init_count_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.134    init_count_reg[0]_i_2_n_6
    SLICE_X113Y70        FDRE                                         r  init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.899    -0.786    cam_sysclk_OBUF
    SLICE_X113Y70        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.236    -0.550    
    SLICE_X113Y70        FDRE (Hold_fdre_C_D)         0.105    -0.445    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.310    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_24MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    clkgen/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         41.667      40.418     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X0Y41      clks/bounce_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X0Y42      clks/bounce_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X0Y42      clks/bounce_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X0Y42      clks/bounce_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X0Y43      clks/bounce_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X0Y43      clks/bounce_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X0Y43      clks/bounce_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X0Y43      clks/bounce_count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       41.667      171.693    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y72    init_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y72    init_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y71    init_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y71    init_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y71    init_count_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y71    init_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y71    init_count_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y71    init_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y71    init_count_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y71    init_count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X0Y41      clks/bounce_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X0Y41      clks/bounce_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X0Y42      clks/bounce_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X0Y42      clks/bounce_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X0Y42      clks/bounce_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X0Y42      clks/bounce_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X0Y42      clks/bounce_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X0Y42      clks/bounce_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X0Y43      clks/bounce_count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X0Y43      clks/bounce_count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_wiz_0_1
  To Clock:  clk_25MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       28.701ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.701ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.756ns  (logic 1.116ns (10.375%)  route 9.640ns (89.625%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 38.613 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.779    -0.833    vga/CLK
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  vga/vcounter_reg[6]/Q
                         net (fo=10, routed)          1.047     0.733    vga/vcount[6]
    SLICE_X94Y84         LUT2 (Prop_lut2_I1_O)        0.146     0.879 f  vga/blank_i_4/O
                         net (fo=1, routed)           0.596     1.475    vga/blank_i_4_n_0
    SLICE_X94Y86         LUT6 (Prop_lut6_I5_O)        0.328     1.803 f  vga/blank_i_1/O
                         net (fo=7, routed)           0.949     2.751    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X91Y89         LUT4 (Prop_lut4_I0_O)        0.124     2.875 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          7.049     9.924    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/pwropt
    RAMB36_X2Y23         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.686    38.613    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y23         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.089    
                         clock uncertainty           -0.104    38.985    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.625    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.625    
                         arrival time                          -9.924    
  -------------------------------------------------------------------
                         slack                                 28.701    

Slack (MET) :             29.035ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.486ns  (logic 1.116ns (10.643%)  route 9.370ns (89.357%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.779    -0.833    vga/CLK
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  vga/vcounter_reg[6]/Q
                         net (fo=10, routed)          1.047     0.733    vga/vcount[6]
    SLICE_X94Y84         LUT2 (Prop_lut2_I1_O)        0.146     0.879 f  vga/blank_i_4/O
                         net (fo=1, routed)           0.596     1.475    vga/blank_i_4_n_0
    SLICE_X94Y86         LUT6 (Prop_lut6_I5_O)        0.328     1.803 f  vga/blank_i_1/O
                         net (fo=7, routed)           0.949     2.751    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X91Y89         LUT4 (Prop_lut4_I0_O)        0.124     2.875 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          6.778     9.653    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/pwropt
    RAMB36_X3Y21         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.749    38.676    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y21         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.152    
                         clock uncertainty           -0.104    39.048    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.688    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.688    
                         arrival time                          -9.653    
  -------------------------------------------------------------------
                         slack                                 29.035    

Slack (MET) :             29.220ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.227ns  (logic 1.116ns (10.912%)  route 9.111ns (89.088%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 38.602 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.779    -0.833    vga/CLK
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  vga/vcounter_reg[6]/Q
                         net (fo=10, routed)          1.047     0.733    vga/vcount[6]
    SLICE_X94Y84         LUT2 (Prop_lut2_I1_O)        0.146     0.879 f  vga/blank_i_4/O
                         net (fo=1, routed)           0.596     1.475    vga/blank_i_4_n_0
    SLICE_X94Y86         LUT6 (Prop_lut6_I5_O)        0.328     1.803 f  vga/blank_i_1/O
                         net (fo=7, routed)           0.949     2.751    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X91Y89         LUT4 (Prop_lut4_I0_O)        0.124     2.875 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          6.519     9.394    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/pwropt
    RAMB36_X2Y25         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.675    38.602    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y25         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.078    
                         clock uncertainty           -0.104    38.974    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.614    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.614    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                 29.220    

Slack (MET) :             29.232ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.287ns  (logic 1.116ns (10.849%)  route 9.171ns (89.151%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.779    -0.833    vga/CLK
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  vga/vcounter_reg[6]/Q
                         net (fo=10, routed)          1.047     0.733    vga/vcount[6]
    SLICE_X94Y84         LUT2 (Prop_lut2_I1_O)        0.146     0.879 f  vga/blank_i_4/O
                         net (fo=1, routed)           0.596     1.475    vga/blank_i_4_n_0
    SLICE_X94Y86         LUT6 (Prop_lut6_I5_O)        0.328     1.803 f  vga/blank_i_1/O
                         net (fo=7, routed)           0.949     2.751    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X91Y89         LUT4 (Prop_lut4_I0_O)        0.124     2.875 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          6.579     9.454    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/pwropt
    RAMB36_X3Y22         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.747    38.674    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y22         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.150    
                         clock uncertainty           -0.104    39.046    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.686    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.686    
                         arrival time                          -9.454    
  -------------------------------------------------------------------
                         slack                                 29.232    

Slack (MET) :             29.740ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.770ns  (logic 1.116ns (11.423%)  route 8.654ns (88.577%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 38.665 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.779    -0.833    vga/CLK
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  vga/vcounter_reg[6]/Q
                         net (fo=10, routed)          1.047     0.733    vga/vcount[6]
    SLICE_X94Y84         LUT2 (Prop_lut2_I1_O)        0.146     0.879 f  vga/blank_i_4/O
                         net (fo=1, routed)           0.596     1.475    vga/blank_i_4_n_0
    SLICE_X94Y86         LUT6 (Prop_lut6_I5_O)        0.328     1.803 f  vga/blank_i_1/O
                         net (fo=7, routed)           0.949     2.751    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X91Y89         LUT4 (Prop_lut4_I0_O)        0.124     2.875 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          6.062     8.937    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/pwropt
    RAMB36_X3Y24         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.738    38.665    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y24         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.141    
                         clock uncertainty           -0.104    39.037    
    RAMB36_X3Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.677    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.677    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                 29.740    

Slack (MET) :             30.123ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.386ns  (logic 1.116ns (11.889%)  route 8.270ns (88.111%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 38.665 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.779    -0.833    vga/CLK
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  vga/vcounter_reg[6]/Q
                         net (fo=10, routed)          1.047     0.733    vga/vcount[6]
    SLICE_X94Y84         LUT2 (Prop_lut2_I1_O)        0.146     0.879 f  vga/blank_i_4/O
                         net (fo=1, routed)           0.596     1.475    vga/blank_i_4_n_0
    SLICE_X94Y86         LUT6 (Prop_lut6_I5_O)        0.328     1.803 f  vga/blank_i_1/O
                         net (fo=7, routed)           0.949     2.751    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X91Y89         LUT4 (Prop_lut4_I0_O)        0.124     2.875 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          5.679     8.554    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/pwropt
    RAMB36_X3Y26         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.738    38.665    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y26         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.141    
                         clock uncertainty           -0.104    39.037    
    RAMB36_X3Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.677    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.677    
                         arrival time                          -8.554    
  -------------------------------------------------------------------
                         slack                                 30.123    

Slack (MET) :             30.291ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.229ns  (logic 1.116ns (12.092%)  route 8.113ns (87.908%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.779    -0.833    vga/CLK
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  vga/vcounter_reg[6]/Q
                         net (fo=10, routed)          1.047     0.733    vga/vcount[6]
    SLICE_X94Y84         LUT2 (Prop_lut2_I1_O)        0.146     0.879 f  vga/blank_i_4/O
                         net (fo=1, routed)           0.596     1.475    vga/blank_i_4_n_0
    SLICE_X94Y86         LUT6 (Prop_lut6_I5_O)        0.328     1.803 f  vga/blank_i_1/O
                         net (fo=7, routed)           0.949     2.751    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X91Y89         LUT4 (Prop_lut4_I0_O)        0.124     2.875 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          5.522     8.397    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/pwropt
    RAMB36_X3Y29         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.749    38.676    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y29         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.152    
                         clock uncertainty           -0.104    39.048    
    RAMB36_X3Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.688    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.688    
                         arrival time                          -8.397    
  -------------------------------------------------------------------
                         slack                                 30.291    

Slack (MET) :             30.514ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.002ns  (logic 1.116ns (12.397%)  route 7.886ns (87.603%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.779    -0.833    vga/CLK
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  vga/vcounter_reg[6]/Q
                         net (fo=10, routed)          1.047     0.733    vga/vcount[6]
    SLICE_X94Y84         LUT2 (Prop_lut2_I1_O)        0.146     0.879 f  vga/blank_i_4/O
                         net (fo=1, routed)           0.596     1.475    vga/blank_i_4_n_0
    SLICE_X94Y86         LUT6 (Prop_lut6_I5_O)        0.328     1.803 f  vga/blank_i_1/O
                         net (fo=7, routed)           0.949     2.751    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X91Y89         LUT4 (Prop_lut4_I0_O)        0.124     2.875 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          5.294     8.169    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/pwropt
    RAMB36_X3Y27         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.744    38.671    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y27         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.147    
                         clock uncertainty           -0.104    39.043    
    RAMB36_X3Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.683    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.683    
                         arrival time                          -8.169    
  -------------------------------------------------------------------
                         slack                                 30.514    

Slack (MET) :             30.837ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.628ns  (logic 1.116ns (12.935%)  route 7.512ns (87.065%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 38.620 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.779    -0.833    vga/CLK
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  vga/vcounter_reg[6]/Q
                         net (fo=10, routed)          1.047     0.733    vga/vcount[6]
    SLICE_X94Y84         LUT2 (Prop_lut2_I1_O)        0.146     0.879 f  vga/blank_i_4/O
                         net (fo=1, routed)           0.596     1.475    vga/blank_i_4_n_0
    SLICE_X94Y86         LUT6 (Prop_lut6_I5_O)        0.328     1.803 f  vga/blank_i_1/O
                         net (fo=7, routed)           1.157     2.959    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X91Y88         LUT4 (Prop_lut4_I0_O)        0.124     3.083 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_1/O
                         net (fo=16, routed)          4.712     7.795    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt
    RAMB36_X2Y20         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.693    38.620    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y20         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.096    
                         clock uncertainty           -0.104    38.992    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.632    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.632    
                         arrival time                          -7.795    
  -------------------------------------------------------------------
                         slack                                 30.837    

Slack (MET) :             31.191ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.398ns  (logic 1.116ns (13.288%)  route 7.282ns (86.712%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 38.745 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.779    -0.833    vga/CLK
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  vga/vcounter_reg[6]/Q
                         net (fo=10, routed)          1.047     0.733    vga/vcount[6]
    SLICE_X94Y84         LUT2 (Prop_lut2_I1_O)        0.146     0.879 f  vga/blank_i_4/O
                         net (fo=1, routed)           0.596     1.475    vga/blank_i_4_n_0
    SLICE_X94Y86         LUT6 (Prop_lut6_I5_O)        0.328     1.803 f  vga/blank_i_1/O
                         net (fo=7, routed)           0.949     2.751    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X91Y89         LUT4 (Prop_lut4_I0_O)        0.124     2.875 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          4.691     7.566    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/pwropt
    RAMB36_X4Y29         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.818    38.745    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y29         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.221    
                         clock uncertainty           -0.104    39.117    
    RAMB36_X4Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.757    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.757    
                         arrival time                          -7.566    
  -------------------------------------------------------------------
                         slack                                 31.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.577    -0.602    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X67Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.344    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X67Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.845    -0.840    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X67Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X67Y86         FDRE (Hold_fdre_C_D)         0.070    -0.532    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.577    -0.602    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X67Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.344    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X67Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.845    -0.840    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X67Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X67Y86         FDRE (Hold_fdre_C_D)         0.066    -0.536    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.009%)  route 0.218ns (53.991%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.604    -0.575    vga/CLK
    SLICE_X93Y85         FDRE                                         r  vga/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  vga/hcounter_reg[6]/Q
                         net (fo=9, routed)           0.218    -0.215    vga/hcount[6]
    SLICE_X94Y85         LUT4 (Prop_lut4_I1_O)        0.045    -0.170 r  vga/p_1_out_i_4/O
                         net (fo=2, routed)           0.000    -0.170    vga/D[8]
    SLICE_X94Y85         FDRE                                         r  vga/hcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.874    -0.811    vga/CLK
    SLICE_X94Y85         FDRE                                         r  vga/hcounter_reg[8]/C
                         clock pessimism              0.272    -0.539    
    SLICE_X94Y85         FDRE (Hold_fdre_C_D)         0.121    -0.418    vga/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.606    -0.573    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X93Y88         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.176    -0.255    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X93Y88         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.876    -0.809    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X93Y88         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.236    -0.573    
    SLICE_X93Y88         FDRE (Hold_fdre_C_D)         0.070    -0.503    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.787%)  route 0.172ns (45.213%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.604    -0.575    vga/CLK
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  vga/vcounter_reg[7]/Q
                         net (fo=9, routed)           0.172    -0.238    vga/vcount[7]
    SLICE_X94Y83         LUT3 (Prop_lut3_I2_O)        0.045    -0.193 r  vga/p_0_out_i_6/O
                         net (fo=2, routed)           0.000    -0.193    vga/vcounter_reg[10]_1[7]
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.872    -0.813    vga/CLK
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[7]/C
                         clock pessimism              0.238    -0.575    
    SLICE_X94Y83         FDRE (Hold_fdre_C_D)         0.121    -0.454    vga/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.383%)  route 0.192ns (57.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.606    -0.573    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X91Y89         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=7, routed)           0.192    -0.240    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X90Y88         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.876    -0.809    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X90Y88         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X90Y88         FDRE (Hold_fdre_C_D)         0.052    -0.505    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.302%)  route 0.198ns (54.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.577    -0.602    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.198    -0.240    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X66Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.845    -0.840    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X66Y86         FDRE (Hold_fdre_C_D)         0.059    -0.543    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.249%)  route 0.243ns (59.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.606    -0.573    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X90Y88         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=7, routed)           0.243    -0.165    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X91Y88         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.876    -0.809    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X91Y88         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.249    -0.560    
    SLICE_X91Y88         FDRE (Hold_fdre_C_D)         0.066    -0.494    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.209ns (47.619%)  route 0.230ns (52.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.605    -0.574    vga/CLK
    SLICE_X94Y85         FDRE                                         r  vga/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  vga/hcounter_reg[8]/Q
                         net (fo=8, routed)           0.107    -0.303    vga/hcount[8]
    SLICE_X95Y85         LUT6 (Prop_lut6_I0_O)        0.045    -0.258 r  vga/p_1_out_i_2/O
                         net (fo=2, routed)           0.123    -0.135    vga/D[10]
    SLICE_X95Y85         FDRE                                         r  vga/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.874    -0.811    vga/CLK
    SLICE_X95Y85         FDRE                                         r  vga/hcounter_reg[10]/C
                         clock pessimism              0.250    -0.561    
    SLICE_X95Y85         FDRE (Hold_fdre_C_D)         0.070    -0.491    vga/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.226ns (46.757%)  route 0.257ns (53.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.603    -0.576    vga/CLK
    SLICE_X97Y82         FDRE                                         r  vga/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.448 r  vga/hcounter_reg[5]/Q
                         net (fo=6, routed)           0.129    -0.319    vga/hcount[5]
    SLICE_X97Y82         LUT6 (Prop_lut6_I5_O)        0.098    -0.221 r  vga/p_1_out_i_7/O
                         net (fo=2, routed)           0.129    -0.092    vga/D[5]
    SLICE_X97Y82         FDRE                                         r  vga/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.871    -0.814    vga/CLK
    SLICE_X97Y82         FDRE                                         r  vga/hcounter_reg[5]/C
                         clock pessimism              0.238    -0.576    
    SLICE_X97Y82         FDRE (Hold_fdre_C_D)         0.071    -0.505    vga/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.412    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y17     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y23     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y13     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y28     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y12     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y27     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y11     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y22     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y18     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y14     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y86     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y86     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y86     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y88     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y88     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y88     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y86     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y86     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y86     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y88     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y86     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y86     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y86     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y88     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y88     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y88     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y88     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X93Y88     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X93Y88     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y88     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0_1
  To Clock:  clk_5MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      177.795ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             177.795ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.476ns  (logic 7.767ns (36.166%)  route 13.709ns (63.834%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.228     0.892    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X10Y21         LUT1 (Prop_lut1_I0_O)        0.124     1.016 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     1.016    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.549 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.549    fifo_buffer/addra2_carry_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.666 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.666    fifo_buffer/addra2_carry__0_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.989 r  fifo_buffer/addra2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.527    fifo_buffer/A[13]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.745 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.747    fifo_buffer/addra1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.265 f  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.249    fifo_buffer/addra0_n_91
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.152     9.401 f  fifo_buffer/left_i_3/O
                         net (fo=54, routed)         10.223    19.624    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y34        LUT6 (Prop_lut6_I5_O)        0.326    19.950 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__15/O
                         net (fo=1, routed)           0.735    20.685    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y7          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.658   198.584    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y7          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.060    
                         clock uncertainty           -0.138   198.922    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.479    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.479    
                         arrival time                         -20.685    
  -------------------------------------------------------------------
                         slack                                177.795    

Slack (MET) :             177.800ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.467ns  (logic 7.767ns (36.182%)  route 13.700ns (63.818%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 198.580 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.228     0.892    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X10Y21         LUT1 (Prop_lut1_I0_O)        0.124     1.016 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     1.016    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.549 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.549    fifo_buffer/addra2_carry_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.666 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.666    fifo_buffer/addra2_carry__0_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.989 r  fifo_buffer/addra2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.527    fifo_buffer/A[13]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.745 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.747    fifo_buffer/addra1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.265 r  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.249    fifo_buffer/addra0_n_91
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.152     9.401 r  fifo_buffer/left_i_3/O
                         net (fo=54, routed)         10.507    19.908    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y32        LUT6 (Prop_lut6_I2_O)        0.326    20.234 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__19/O
                         net (fo=1, routed)           0.441    20.675    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y6          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.654   198.580    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y6          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.056    
                         clock uncertainty           -0.138   198.918    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.475    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.475    
                         arrival time                         -20.675    
  -------------------------------------------------------------------
                         slack                                177.800    

Slack (MET) :             178.310ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.946ns  (logic 7.767ns (37.082%)  route 13.179ns (62.918%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.228     0.892    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X10Y21         LUT1 (Prop_lut1_I0_O)        0.124     1.016 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     1.016    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.549 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.549    fifo_buffer/addra2_carry_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.666 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.666    fifo_buffer/addra2_carry__0_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.989 r  fifo_buffer/addra2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.527    fifo_buffer/A[13]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.745 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.747    fifo_buffer/addra1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.265 f  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.249    fifo_buffer/addra0_n_91
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.152     9.401 f  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          9.777    19.178    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y22        LUT6 (Prop_lut6_I1_O)        0.326    19.504 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__16/O
                         net (fo=1, routed)           0.651    20.154    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y4          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.643   198.569    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y4          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.045    
                         clock uncertainty           -0.138   198.907    
    RAMB36_X5Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.464    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.464    
                         arrival time                         -20.154    
  -------------------------------------------------------------------
                         slack                                178.310    

Slack (MET) :             178.496ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.766ns  (logic 7.767ns (37.403%)  route 12.999ns (62.597%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.228     0.892    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X10Y21         LUT1 (Prop_lut1_I0_O)        0.124     1.016 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     1.016    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.549 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.549    fifo_buffer/addra2_carry_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.666 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.666    fifo_buffer/addra2_carry__0_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.989 r  fifo_buffer/addra2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.527    fifo_buffer/A[13]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.745 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.747    fifo_buffer/addra1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.265 f  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.249    fifo_buffer/addra0_n_91
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.152     9.401 f  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          9.806    19.207    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y27        LUT6 (Prop_lut6_I1_O)        0.326    19.533 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__17/O
                         net (fo=1, routed)           0.441    19.974    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y5          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.649   198.575    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y5          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.051    
                         clock uncertainty           -0.138   198.913    
    RAMB36_X5Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.470    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.470    
                         arrival time                         -19.974    
  -------------------------------------------------------------------
                         slack                                178.496    

Slack (MET) :             179.120ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.153ns  (logic 7.537ns (37.399%)  route 12.616ns (62.601%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.228     0.892    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X10Y21         LUT1 (Prop_lut1_I0_O)        0.124     1.016 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     1.016    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.549 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.549    fifo_buffer/addra2_carry_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.666 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.666    fifo_buffer/addra2_carry__0_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.989 r  fifo_buffer/addra2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.527    fifo_buffer/A[13]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.745 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.747    fifo_buffer/addra1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     8.265 f  fifo_buffer/addra0/P[12]
                         net (fo=1, routed)           0.995     9.261    fifo_buffer/addra0_n_93
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.124     9.385 f  fifo_buffer/left_i_5/O
                         net (fo=54, routed)          9.065    18.450    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y7         LUT6 (Prop_lut6_I0_O)        0.124    18.574 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__21/O
                         net (fo=1, routed)           0.788    19.361    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y0          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.660   198.586    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y0          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.062    
                         clock uncertainty           -0.138   198.924    
    RAMB36_X5Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.481    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.481    
                         arrival time                         -19.361    
  -------------------------------------------------------------------
                         slack                                179.120    

Slack (MET) :             179.289ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.973ns  (logic 7.767ns (38.888%)  route 12.206ns (61.112%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.228     0.892    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X10Y21         LUT1 (Prop_lut1_I0_O)        0.124     1.016 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     1.016    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.549 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.549    fifo_buffer/addra2_carry_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.666 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.666    fifo_buffer/addra2_carry__0_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.989 r  fifo_buffer/addra2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.527    fifo_buffer/A[13]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.745 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.747    fifo_buffer/addra1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.265 f  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.249    fifo_buffer/addra0_n_91
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.152     9.401 f  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          9.013    18.414    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y17        LUT6 (Prop_lut6_I0_O)        0.326    18.740 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__18/O
                         net (fo=1, routed)           0.441    19.181    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y3          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.649   198.575    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y3          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.051    
                         clock uncertainty           -0.138   198.913    
    RAMB36_X5Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.470    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.470    
                         arrival time                         -19.181    
  -------------------------------------------------------------------
                         slack                                179.289    

Slack (MET) :             179.473ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.798ns  (logic 7.537ns (38.070%)  route 12.261ns (61.930%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.228     0.892    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X10Y21         LUT1 (Prop_lut1_I0_O)        0.124     1.016 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     1.016    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.549 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.549    fifo_buffer/addra2_carry_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.666 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.666    fifo_buffer/addra2_carry__0_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.989 r  fifo_buffer/addra2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.527    fifo_buffer/A[13]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.745 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.747    fifo_buffer/addra1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     8.265 r  fifo_buffer/addra0/P[12]
                         net (fo=1, routed)           0.995     9.261    fifo_buffer/addra0_n_93
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.124     9.385 r  fifo_buffer/left_i_5/O
                         net (fo=54, routed)          9.058    18.443    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addra[12]
    SLICE_X106Y7         LUT6 (Prop_lut6_I3_O)        0.124    18.567 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.439    19.006    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/ena_array[23]
    RAMB36_X5Y1          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.658   198.584    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y1          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.060    
                         clock uncertainty           -0.138   198.922    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.479    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.479    
                         arrival time                         -19.006    
  -------------------------------------------------------------------
                         slack                                179.473    

Slack (MET) :             179.566ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.702ns  (logic 7.767ns (39.422%)  route 11.935ns (60.578%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.228     0.892    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X10Y21         LUT1 (Prop_lut1_I0_O)        0.124     1.016 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     1.016    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.549 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.549    fifo_buffer/addra2_carry_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.666 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.666    fifo_buffer/addra2_carry__0_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.989 r  fifo_buffer/addra2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.527    fifo_buffer/A[13]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.745 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.747    fifo_buffer/addra1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.265 r  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.249    fifo_buffer/addra0_n_91
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.152     9.401 r  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          8.743    18.143    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y12        LUT6 (Prop_lut6_I5_O)        0.326    18.469 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__20/O
                         net (fo=1, routed)           0.441    18.911    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y2          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.655   198.581    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y2          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.057    
                         clock uncertainty           -0.138   198.919    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.476    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.476    
                         arrival time                         -18.911    
  -------------------------------------------------------------------
                         slack                                179.566    

Slack (MET) :             180.200ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.064ns  (logic 7.767ns (40.741%)  route 11.297ns (59.259%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 198.577 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.228     0.892    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X10Y21         LUT1 (Prop_lut1_I0_O)        0.124     1.016 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     1.016    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.549 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.549    fifo_buffer/addra2_carry_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.666 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.666    fifo_buffer/addra2_carry__0_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.989 r  fifo_buffer/addra2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.527    fifo_buffer/A[13]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.745 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.747    fifo_buffer/addra1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.265 r  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.249    fifo_buffer/addra0_n_91
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.152     9.401 r  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          8.203    17.604    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X90Y12         LUT6 (Prop_lut6_I5_O)        0.326    17.930 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__13/O
                         net (fo=1, routed)           0.343    18.273    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y2          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.651   198.577    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y2          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.053    
                         clock uncertainty           -0.138   198.915    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.472    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.472    
                         arrival time                         -18.273    
  -------------------------------------------------------------------
                         slack                                180.200    

Slack (MET) :             180.348ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.910ns  (logic 7.767ns (41.073%)  route 11.143ns (58.927%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 198.571 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.228     0.892    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X10Y21         LUT1 (Prop_lut1_I0_O)        0.124     1.016 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     1.016    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.549 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.549    fifo_buffer/addra2_carry_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.666 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.666    fifo_buffer/addra2_carry__0_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.989 r  fifo_buffer/addra2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.527    fifo_buffer/A[13]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.745 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.747    fifo_buffer/addra1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.265 f  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.249    fifo_buffer/addra0_n_91
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.152     9.401 f  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          7.886    17.287    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X92Y16         LUT6 (Prop_lut6_I0_O)        0.326    17.613 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__10/O
                         net (fo=1, routed)           0.506    18.119    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y3          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.645   198.571    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y3          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.047    
                         clock uncertainty           -0.138   198.909    
    RAMB36_X4Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.466    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.466    
                         arrival time                         -18.119    
  -------------------------------------------------------------------
                         slack                                180.348    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.468%)  route 0.142ns (40.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.614    -0.565    fifo_buffer/clk_5MHz
    SLICE_X4Y20          FDRE                                         r  fifo_buffer/pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  fifo_buffer/pixel_reg[4]/Q
                         net (fo=6, routed)           0.142    -0.258    fifo_buffer/pixel[4]
    SLICE_X4Y21          LUT6 (Prop_lut6_I5_O)        0.045    -0.213 r  fifo_buffer/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    fifo_buffer/pixel[5]_i_1_n_0
    SLICE_X4Y21          FDRE                                         r  fifo_buffer/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.880    -0.805    fifo_buffer/clk_5MHz
    SLICE_X4Y21          FDRE                                         r  fifo_buffer/pixel_reg[5]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X4Y21          FDRE (Hold_fdre_C_D)         0.121    -0.431    fifo_buffer/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.762%)  route 0.153ns (42.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X4Y21          FDRE                                         r  fifo_buffer/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  fifo_buffer/pixel_reg[5]/Q
                         net (fo=11, routed)          0.153    -0.249    fifo_buffer/pixel[5]
    SLICE_X5Y19          LUT3 (Prop_lut3_I0_O)        0.045    -0.204 r  fifo_buffer/pixel[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    fifo_buffer/pixel[6]_i_1_n_0
    SLICE_X5Y19          FDRE                                         r  fifo_buffer/pixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.882    -0.803    fifo_buffer/clk_5MHz
    SLICE_X5Y19          FDRE                                         r  fifo_buffer/pixel_reg[6]/C
                         clock pessimism              0.253    -0.550    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)         0.091    -0.459    fifo_buffer/pixel_reg[6]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 fifo_buffer/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/fifo_rrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.227ns (65.332%)  route 0.120ns (34.668%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X1Y22          FDRE                                         r  fifo_buffer/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  fifo_buffer/image_sel_reg/Q
                         net (fo=14, routed)          0.120    -0.317    fifo_buffer/image_sel
    SLICE_X1Y22          LUT6 (Prop_lut6_I0_O)        0.099    -0.218 r  fifo_buffer/fifo_rrst_i_1/O
                         net (fo=1, routed)           0.000    -0.218    fifo_buffer/fifo_rrst_i_1_n_0
    SLICE_X1Y22          FDRE                                         r  fifo_buffer/fifo_rrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.880    -0.805    fifo_buffer/clk_5MHz
    SLICE_X1Y22          FDRE                                         r  fifo_buffer/fifo_rrst_reg/C
                         clock pessimism              0.239    -0.566    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.091    -0.475    fifo_buffer/fifo_rrst_reg
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.615    -0.564    fifo_buffer/clk_5MHz
    SLICE_X4Y19          FDRE                                         r  fifo_buffer/pixel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  fifo_buffer/pixel_reg[7]/Q
                         net (fo=8, routed)           0.186    -0.213    fifo_buffer/pixel[7]
    SLICE_X4Y19          LUT4 (Prop_lut4_I3_O)        0.043    -0.170 r  fifo_buffer/pixel[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    fifo_buffer/pixel[7]_i_1_n_0
    SLICE_X4Y19          FDRE                                         r  fifo_buffer/pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.882    -0.803    fifo_buffer/clk_5MHz
    SLICE_X4Y19          FDRE                                         r  fifo_buffer/pixel_reg[7]/C
                         clock pessimism              0.239    -0.564    
    SLICE_X4Y19          FDRE (Hold_fdre_C_D)         0.133    -0.431    fifo_buffer/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.615    -0.564    fifo_buffer/clk_5MHz
    SLICE_X4Y19          FDRE                                         r  fifo_buffer/pixel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  fifo_buffer/pixel_reg[7]/Q
                         net (fo=8, routed)           0.186    -0.213    fifo_buffer/pixel[7]
    SLICE_X4Y19          LUT5 (Prop_lut5_I3_O)        0.043    -0.170 r  fifo_buffer/pixel[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.170    fifo_buffer/pixel[8]_i_3_n_0
    SLICE_X4Y19          FDRE                                         r  fifo_buffer/pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.882    -0.803    fifo_buffer/clk_5MHz
    SLICE_X4Y19          FDRE                                         r  fifo_buffer/pixel_reg[8]/C
                         clock pessimism              0.239    -0.564    
    SLICE_X4Y19          FDRE (Hold_fdre_C_D)         0.133    -0.431    fifo_buffer/pixel_reg[8]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 fifo_buffer/fifo_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/fifo_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X2Y27          FDRE                                         r  fifo_buffer/fifo_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  fifo_buffer/fifo_oe_reg/Q
                         net (fo=3, routed)           0.174    -0.227    fifo_buffer/fifo_oe
    SLICE_X2Y27          LUT5 (Prop_lut5_I4_O)        0.045    -0.182 r  fifo_buffer/fifo_oe_i_1/O
                         net (fo=1, routed)           0.000    -0.182    fifo_buffer/fifo_oe_i_1_n_0
    SLICE_X2Y27          FDRE                                         r  fifo_buffer/fifo_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.880    -0.805    fifo_buffer/clk_5MHz
    SLICE_X2Y27          FDRE                                         r  fifo_buffer/fifo_oe_reg/C
                         clock pessimism              0.239    -0.566    
    SLICE_X2Y27          FDRE (Hold_fdre_C_D)         0.120    -0.446    fifo_buffer/fifo_oe_reg
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/num_lines_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  fifo_buffer/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.120    -0.304    fifo_buffer/num_lines_reg_n_0_[8]
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.196 r  fifo_buffer/num_lines0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.196    fifo_buffer/num_lines0[8]
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.880    -0.805    fifo_buffer/clk_5MHz
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
                         clock pessimism              0.239    -0.566    
    SLICE_X5Y21          FDRE (Hold_fdre_C_D)         0.105    -0.461    fifo_buffer/num_lines_reg[8]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 fifo_buffer/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/wen_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.227ns (53.934%)  route 0.194ns (46.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X1Y22          FDRE                                         r  fifo_buffer/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  fifo_buffer/image_sel_reg/Q
                         net (fo=14, routed)          0.194    -0.244    fifo_buffer/image_sel
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.099    -0.145 r  fifo_buffer/wen_r_i_1/O
                         net (fo=1, routed)           0.000    -0.145    fifo_buffer/wen_r_i_1_n_0
    SLICE_X4Y22          FDRE                                         r  fifo_buffer/wen_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.879    -0.806    fifo_buffer/clk_5MHz
    SLICE_X4Y22          FDRE                                         r  fifo_buffer/wen_r_reg/C
                         clock pessimism              0.273    -0.533    
    SLICE_X4Y22          FDRE (Hold_fdre_C_D)         0.120    -0.413    fifo_buffer/wen_r_reg
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 fifo_buffer/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.183ns (48.438%)  route 0.195ns (51.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.610    -0.569    fifo_buffer/clk_5MHz
    SLICE_X5Y24          FDRE                                         r  fifo_buffer/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  fifo_buffer/state_reg[0]/Q
                         net (fo=14, routed)          0.195    -0.233    fifo_buffer/state[0]
    SLICE_X5Y24          LUT5 (Prop_lut5_I0_O)        0.042    -0.191 r  fifo_buffer/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    fifo_buffer/next_state[1]
    SLICE_X5Y24          FDRE                                         r  fifo_buffer/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.876    -0.809    fifo_buffer/clk_5MHz
    SLICE_X5Y24          FDRE                                         r  fifo_buffer/state_reg[1]/C
                         clock pessimism              0.240    -0.569    
    SLICE_X5Y24          FDRE (Hold_fdre_C_D)         0.107    -0.462    fifo_buffer/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 fifo_buffer/num_lines_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/num_lines_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.667%)  route 0.130ns (34.333%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.614    -0.565    fifo_buffer/clk_5MHz
    SLICE_X5Y20          FDRE                                         r  fifo_buffer/num_lines_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  fifo_buffer/num_lines_reg[4]/Q
                         net (fo=6, routed)           0.130    -0.293    fifo_buffer/num_lines_reg_n_0_[4]
    SLICE_X5Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.185 r  fifo_buffer/num_lines0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.185    fifo_buffer/num_lines0[4]
    SLICE_X5Y20          FDRE                                         r  fifo_buffer/num_lines_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.881    -0.804    fifo_buffer/clk_5MHz
    SLICE_X5Y20          FDRE                                         r  fifo_buffer/num_lines_reg[4]/C
                         clock pessimism              0.239    -0.565    
    SLICE_X5Y20          FDRE (Hold_fdre_C_D)         0.105    -0.460    fifo_buffer/num_lines_reg[4]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y7      fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X1Y0      fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y5      fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X1Y1      fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X0Y9      fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y10     fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y5      fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y4      fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y3      fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y6      fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y23      fifo_buffer/num_lines_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y23      fifo_buffer/num_lines_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y23      fifo_buffer/num_lines_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y28      fifo_buffer/buffer_ready_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y27      fifo_buffer/fifo_oe_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y22      fifo_buffer/fifo_rrst_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y22      fifo_buffer/image_sel_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y21      fifo_buffer/num_lines_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y22      fifo_buffer/num_lines_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y22      fifo_buffer/num_lines_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y28      fifo_buffer/buffer_ready_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y27      fifo_buffer/fifo_oe_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y22      fifo_buffer/fifo_rrst_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y22      fifo_buffer/image_sel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y21      fifo_buffer/num_lines_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y22      fifo_buffer/num_lines_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y22      fifo_buffer/num_lines_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y22      fifo_buffer/num_lines_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y22      fifo_buffer/num_lines_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y22      fifo_buffer/num_lines_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    clkgen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_200MHz_clk_wiz_0
  To Clock:  clk_200MHz_clk_wiz_0

Setup :        10611  Failing Endpoints,  Worst Slack      -24.911ns,  Total Violation  -119762.444ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -24.911ns  (required time - arrival time)
  Source:                 disp/blockIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_vector_reg[14][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0 rise@10.000ns - clk_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.666ns  (logic 14.322ns (41.314%)  route 20.344ns (58.686%))
  Logic Levels:           83  (CARRY4=70 LUT2=1 LUT3=5 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.789    -0.823    disp/clk_200MHz
    SLICE_X101Y52        FDRE                                         r  disp/blockIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  disp/blockIndex_reg[1]/Q
                         net (fo=766, routed)         2.124     1.757    disp/blockIndex[1]
    SLICE_X101Y24        LUT6 (Prop_lut6_I2_O)        0.124     1.881 r  disp/SAD_vector[1][3]_i_34/O
                         net (fo=1, routed)           0.000     1.881    disp/SAD_vector[1][3]_i_34_n_0
    SLICE_X101Y24        MUXF7 (Prop_muxf7_I1_O)      0.217     2.098 r  disp/SAD_vector_reg[1][3]_i_18/O
                         net (fo=18, routed)          0.934     3.033    disp/SAD_vector_reg[1][3]_i_18_n_0
    SLICE_X101Y25        LUT5 (Prop_lut5_I2_O)        0.299     3.332 r  disp/SAD_vector[1][3]_i_9/O
                         net (fo=90, routed)          1.177     4.509    disp/SAD_vector[1][3]_i_9_n_0
    SLICE_X101Y22        LUT3 (Prop_lut3_I0_O)        0.124     4.633 r  disp/SAD_vector[1][5]_i_114/O
                         net (fo=16, routed)          0.966     5.598    disp/SAD_vector[1][5]_i_114_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.124 r  disp/SAD_vector_reg[1][1]_i_2725/CO[3]
                         net (fo=1, routed)           0.000     6.124    disp/SAD_vector_reg[1][1]_i_2725_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.238 r  disp/SAD_vector_reg[1][1]_i_2687/CO[3]
                         net (fo=1, routed)           0.000     6.238    disp/SAD_vector_reg[1][1]_i_2687_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.352 r  disp/SAD_vector_reg[1][1]_i_2641/CO[3]
                         net (fo=1, routed)           0.000     6.352    disp/SAD_vector_reg[1][1]_i_2641_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 r  disp/SAD_vector_reg[1][1]_i_2583/CO[3]
                         net (fo=1, routed)           0.000     6.466    disp/SAD_vector_reg[1][1]_i_2583_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.580 r  disp/SAD_vector_reg[1][1]_i_2519/CO[3]
                         net (fo=1, routed)           0.000     6.580    disp/SAD_vector_reg[1][1]_i_2519_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.694 r  disp/SAD_vector_reg[1][1]_i_2456/CO[3]
                         net (fo=1, routed)           0.000     6.694    disp/SAD_vector_reg[1][1]_i_2456_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  disp/SAD_vector_reg[1][1]_i_2394/CO[3]
                         net (fo=1, routed)           0.000     6.808    disp/SAD_vector_reg[1][1]_i_2394_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  disp/SAD_vector_reg[1][1]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     6.922    disp/SAD_vector_reg[1][1]_i_2332_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 r  disp/SAD_vector_reg[1][1]_i_2270/O[1]
                         net (fo=3, routed)           1.284     8.540    disp/SAD_vector_reg[1][1]_i_2270_n_6
    SLICE_X97Y24         LUT3 (Prop_lut3_I0_O)        0.303     8.843 r  disp/SAD_vector[1][1]_i_2191/O
                         net (fo=1, routed)           1.072     9.915    disp/SAD_vector[1][1]_i_2191_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.465 r  disp/SAD_vector_reg[1][1]_i_2115/CO[3]
                         net (fo=1, routed)           0.000    10.465    disp/SAD_vector_reg[1][1]_i_2115_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  disp/SAD_vector_reg[1][1]_i_2025/CO[3]
                         net (fo=1, routed)           0.000    10.582    disp/SAD_vector_reg[1][1]_i_2025_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  disp/SAD_vector_reg[1][1]_i_1929/CO[3]
                         net (fo=1, routed)           0.000    10.699    disp/SAD_vector_reg[1][1]_i_1929_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  disp/SAD_vector_reg[1][1]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    10.816    disp/SAD_vector_reg[1][1]_i_1833_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.933 r  disp/SAD_vector_reg[1][1]_i_1738/CO[3]
                         net (fo=1, routed)           0.000    10.933    disp/SAD_vector_reg[1][1]_i_1738_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.050 r  disp/SAD_vector_reg[1][1]_i_1643/CO[3]
                         net (fo=1, routed)           0.000    11.050    disp/SAD_vector_reg[1][1]_i_1643_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.167 r  disp/SAD_vector_reg[1][1]_i_1544/CO[3]
                         net (fo=1, routed)           0.000    11.167    disp/SAD_vector_reg[1][1]_i_1544_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.284 r  disp/SAD_vector_reg[1][1]_i_1436/CO[3]
                         net (fo=1, routed)           0.000    11.284    disp/SAD_vector_reg[1][1]_i_1436_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.401 r  disp/SAD_vector_reg[1][1]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    11.401    disp/SAD_vector_reg[1][1]_i_1322_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.518 r  disp/SAD_vector_reg[1][1]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    11.518    disp/SAD_vector_reg[1][1]_i_1198_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.635 r  disp/SAD_vector_reg[1][1]_i_1078/CO[3]
                         net (fo=1, routed)           0.000    11.635    disp/SAD_vector_reg[1][1]_i_1078_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.752 r  disp/SAD_vector_reg[1][1]_i_959/CO[3]
                         net (fo=1, routed)           0.000    11.752    disp/SAD_vector_reg[1][1]_i_959_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.869 r  disp/SAD_vector_reg[1][1]_i_840/CO[3]
                         net (fo=1, routed)           0.000    11.869    disp/SAD_vector_reg[1][1]_i_840_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.986 r  disp/SAD_vector_reg[1][1]_i_717/CO[3]
                         net (fo=1, routed)           0.000    11.986    disp/SAD_vector_reg[1][1]_i_717_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.103 r  disp/SAD_vector_reg[1][1]_i_580/CO[3]
                         net (fo=1, routed)           0.000    12.103    disp/SAD_vector_reg[1][1]_i_580_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  disp/SAD_vector_reg[1][1]_i_439/CO[3]
                         net (fo=1, routed)           0.000    12.220    disp/SAD_vector_reg[1][1]_i_439_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.337 r  disp/SAD_vector_reg[1][1]_i_310/CO[3]
                         net (fo=1, routed)           0.000    12.337    disp/SAD_vector_reg[1][1]_i_310_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.454 r  disp/SAD_vector_reg[1][1]_i_189/CO[3]
                         net (fo=1, routed)           0.001    12.455    disp/SAD_vector_reg[1][1]_i_189_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.572 r  disp/SAD_vector_reg[1][1]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.572    disp/SAD_vector_reg[1][1]_i_128_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.895 r  disp/SAD_vector_reg[1][5]_i_52/O[1]
                         net (fo=3, routed)           1.462    14.357    disp/SAD_vector_reg[1][5]_i_52_n_6
    SLICE_X86Y40         LUT3 (Prop_lut3_I1_O)        0.306    14.663 r  disp/SAD_vector[1][1]_i_47/O
                         net (fo=1, routed)           0.777    15.441    disp/SAD_vector[1][1]_i_47_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.826 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.826    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.940 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.940    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X91Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.054    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X91Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.168    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  disp/SAD_vector_reg[1][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.282    disp/SAD_vector_reg[1][17]_i_13_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.396 r  disp/SAD_vector_reg[1][21]_i_13/CO[3]
                         net (fo=1, routed)           0.001    16.396    disp/SAD_vector_reg[1][21]_i_13_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.709 r  disp/SAD_vector_reg[1][25]_i_13/O[3]
                         net (fo=3, routed)           1.134    17.843    disp/SAD_vector_reg[1][25]_i_13_n_4
    SLICE_X76Y47         LUT3 (Prop_lut3_I1_O)        0.306    18.149 r  disp/SAD_vector[1][25]_i_14/O
                         net (fo=2, routed)           0.588    18.737    disp/SAD_vector[1][25]_i_14_n_0
    SLICE_X78Y48         LUT5 (Prop_lut5_I1_O)        0.124    18.861 r  disp/SAD_vector[1][25]_i_5/O
                         net (fo=2, routed)           1.385    20.246    disp/SAD_vector[1][25]_i_5_n_0
    SLICE_X90Y48         LUT6 (Prop_lut6_I0_O)        0.124    20.370 r  disp/SAD_vector[1][25]_i_9/O
                         net (fo=1, routed)           0.000    20.370    disp/SAD_vector[1][25]_i_9_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.750 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.750    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.989 r  disp/SAD_vector_reg[1][29]_i_3/O[2]
                         net (fo=5, routed)           1.253    22.242    disp/SAD_vector_reg[1][29]_i_3_n_5
    SLICE_X80Y47         LUT2 (Prop_lut2_I1_O)        0.301    22.543 r  disp/SAD_vector[1][149]_i_504/O
                         net (fo=1, routed)           0.000    22.543    disp/SAD_vector[1][149]_i_504_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.075 r  disp/SAD_vector_reg[1][149]_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.075    disp/SAD_vector_reg[1][149]_i_486_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.297 r  disp/SAD_vector_reg[1][149]_i_472/O[0]
                         net (fo=3, routed)           0.854    24.151    disp/SAD_vector_reg[1][149]_i_472_n_7
    SLICE_X62Y48         LUT6 (Prop_lut6_I5_O)        0.299    24.450 r  disp/SAD_vector[1][149]_i_480/O
                         net (fo=1, routed)           0.774    25.224    disp/SAD_vector[1][149]_i_480_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.731 r  disp/SAD_vector_reg[1][149]_i_463/CO[3]
                         net (fo=1, routed)           0.000    25.731    disp/SAD_vector_reg[1][149]_i_463_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.845 r  disp/SAD_vector_reg[1][149]_i_449/CO[3]
                         net (fo=1, routed)           0.001    25.845    disp/SAD_vector_reg[1][149]_i_449_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.959 r  disp/SAD_vector_reg[1][149]_i_435/CO[3]
                         net (fo=1, routed)           0.000    25.959    disp/SAD_vector_reg[1][149]_i_435_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    26.073    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    26.187    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.301    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.415 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    26.415    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.529 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    26.529    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.643 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.643    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.757    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.871    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.000    26.985    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.099 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    27.099    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.213 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    27.213    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.327 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    27.327    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.441 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    27.441    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.555 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.555    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.669 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.669    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.783 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.783    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.897 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.897    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    28.011    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    28.125    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    28.239    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.353 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.353    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.467 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    28.467    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.581 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.581    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.695 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.009    28.704    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.818 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.818    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.932 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.932    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.046 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.611    29.657    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X62Y76         LUT3 (Prop_lut3_I0_O)        0.124    29.781 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.170    31.951    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X80Y37         LUT5 (Prop_lut5_I3_O)        0.124    32.075 r  disp/SAD_vector[1][10]_i_1/O
                         net (fo=20, routed)          1.769    33.844    disp/SAD_vector[1][10]_i_1_n_0
    SLICE_X107Y38        FDRE                                         r  disp/SAD_vector_reg[14][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.694     8.621    disp/clk_200MHz
    SLICE_X107Y38        FDRE                                         r  disp/SAD_vector_reg[14][10]/C
                         clock pessimism              0.462     9.083    
                         clock uncertainty           -0.084     8.999    
    SLICE_X107Y38        FDRE (Setup_fdre_C_D)       -0.067     8.932    disp/SAD_vector_reg[14][10]
  -------------------------------------------------------------------
                         required time                          8.932    
                         arrival time                         -33.844    
  -------------------------------------------------------------------
                         slack                                -24.911    

Slack (VIOLATED) :        -24.882ns  (required time - arrival time)
  Source:                 disp/blockIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_vector_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0 rise@10.000ns - clk_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.676ns  (logic 14.322ns (41.303%)  route 20.354ns (58.697%))
  Logic Levels:           83  (CARRY4=70 LUT2=1 LUT3=5 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.789    -0.823    disp/clk_200MHz
    SLICE_X101Y52        FDRE                                         r  disp/blockIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  disp/blockIndex_reg[1]/Q
                         net (fo=766, routed)         2.124     1.757    disp/blockIndex[1]
    SLICE_X101Y24        LUT6 (Prop_lut6_I2_O)        0.124     1.881 r  disp/SAD_vector[1][3]_i_34/O
                         net (fo=1, routed)           0.000     1.881    disp/SAD_vector[1][3]_i_34_n_0
    SLICE_X101Y24        MUXF7 (Prop_muxf7_I1_O)      0.217     2.098 r  disp/SAD_vector_reg[1][3]_i_18/O
                         net (fo=18, routed)          0.934     3.033    disp/SAD_vector_reg[1][3]_i_18_n_0
    SLICE_X101Y25        LUT5 (Prop_lut5_I2_O)        0.299     3.332 r  disp/SAD_vector[1][3]_i_9/O
                         net (fo=90, routed)          1.177     4.509    disp/SAD_vector[1][3]_i_9_n_0
    SLICE_X101Y22        LUT3 (Prop_lut3_I0_O)        0.124     4.633 r  disp/SAD_vector[1][5]_i_114/O
                         net (fo=16, routed)          0.966     5.598    disp/SAD_vector[1][5]_i_114_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.124 r  disp/SAD_vector_reg[1][1]_i_2725/CO[3]
                         net (fo=1, routed)           0.000     6.124    disp/SAD_vector_reg[1][1]_i_2725_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.238 r  disp/SAD_vector_reg[1][1]_i_2687/CO[3]
                         net (fo=1, routed)           0.000     6.238    disp/SAD_vector_reg[1][1]_i_2687_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.352 r  disp/SAD_vector_reg[1][1]_i_2641/CO[3]
                         net (fo=1, routed)           0.000     6.352    disp/SAD_vector_reg[1][1]_i_2641_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 r  disp/SAD_vector_reg[1][1]_i_2583/CO[3]
                         net (fo=1, routed)           0.000     6.466    disp/SAD_vector_reg[1][1]_i_2583_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.580 r  disp/SAD_vector_reg[1][1]_i_2519/CO[3]
                         net (fo=1, routed)           0.000     6.580    disp/SAD_vector_reg[1][1]_i_2519_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.694 r  disp/SAD_vector_reg[1][1]_i_2456/CO[3]
                         net (fo=1, routed)           0.000     6.694    disp/SAD_vector_reg[1][1]_i_2456_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  disp/SAD_vector_reg[1][1]_i_2394/CO[3]
                         net (fo=1, routed)           0.000     6.808    disp/SAD_vector_reg[1][1]_i_2394_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  disp/SAD_vector_reg[1][1]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     6.922    disp/SAD_vector_reg[1][1]_i_2332_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 r  disp/SAD_vector_reg[1][1]_i_2270/O[1]
                         net (fo=3, routed)           1.284     8.540    disp/SAD_vector_reg[1][1]_i_2270_n_6
    SLICE_X97Y24         LUT3 (Prop_lut3_I0_O)        0.303     8.843 r  disp/SAD_vector[1][1]_i_2191/O
                         net (fo=1, routed)           1.072     9.915    disp/SAD_vector[1][1]_i_2191_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.465 r  disp/SAD_vector_reg[1][1]_i_2115/CO[3]
                         net (fo=1, routed)           0.000    10.465    disp/SAD_vector_reg[1][1]_i_2115_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  disp/SAD_vector_reg[1][1]_i_2025/CO[3]
                         net (fo=1, routed)           0.000    10.582    disp/SAD_vector_reg[1][1]_i_2025_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  disp/SAD_vector_reg[1][1]_i_1929/CO[3]
                         net (fo=1, routed)           0.000    10.699    disp/SAD_vector_reg[1][1]_i_1929_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  disp/SAD_vector_reg[1][1]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    10.816    disp/SAD_vector_reg[1][1]_i_1833_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.933 r  disp/SAD_vector_reg[1][1]_i_1738/CO[3]
                         net (fo=1, routed)           0.000    10.933    disp/SAD_vector_reg[1][1]_i_1738_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.050 r  disp/SAD_vector_reg[1][1]_i_1643/CO[3]
                         net (fo=1, routed)           0.000    11.050    disp/SAD_vector_reg[1][1]_i_1643_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.167 r  disp/SAD_vector_reg[1][1]_i_1544/CO[3]
                         net (fo=1, routed)           0.000    11.167    disp/SAD_vector_reg[1][1]_i_1544_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.284 r  disp/SAD_vector_reg[1][1]_i_1436/CO[3]
                         net (fo=1, routed)           0.000    11.284    disp/SAD_vector_reg[1][1]_i_1436_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.401 r  disp/SAD_vector_reg[1][1]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    11.401    disp/SAD_vector_reg[1][1]_i_1322_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.518 r  disp/SAD_vector_reg[1][1]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    11.518    disp/SAD_vector_reg[1][1]_i_1198_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.635 r  disp/SAD_vector_reg[1][1]_i_1078/CO[3]
                         net (fo=1, routed)           0.000    11.635    disp/SAD_vector_reg[1][1]_i_1078_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.752 r  disp/SAD_vector_reg[1][1]_i_959/CO[3]
                         net (fo=1, routed)           0.000    11.752    disp/SAD_vector_reg[1][1]_i_959_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.869 r  disp/SAD_vector_reg[1][1]_i_840/CO[3]
                         net (fo=1, routed)           0.000    11.869    disp/SAD_vector_reg[1][1]_i_840_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.986 r  disp/SAD_vector_reg[1][1]_i_717/CO[3]
                         net (fo=1, routed)           0.000    11.986    disp/SAD_vector_reg[1][1]_i_717_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.103 r  disp/SAD_vector_reg[1][1]_i_580/CO[3]
                         net (fo=1, routed)           0.000    12.103    disp/SAD_vector_reg[1][1]_i_580_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  disp/SAD_vector_reg[1][1]_i_439/CO[3]
                         net (fo=1, routed)           0.000    12.220    disp/SAD_vector_reg[1][1]_i_439_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.337 r  disp/SAD_vector_reg[1][1]_i_310/CO[3]
                         net (fo=1, routed)           0.000    12.337    disp/SAD_vector_reg[1][1]_i_310_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.454 r  disp/SAD_vector_reg[1][1]_i_189/CO[3]
                         net (fo=1, routed)           0.001    12.455    disp/SAD_vector_reg[1][1]_i_189_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.572 r  disp/SAD_vector_reg[1][1]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.572    disp/SAD_vector_reg[1][1]_i_128_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.895 r  disp/SAD_vector_reg[1][5]_i_52/O[1]
                         net (fo=3, routed)           1.462    14.357    disp/SAD_vector_reg[1][5]_i_52_n_6
    SLICE_X86Y40         LUT3 (Prop_lut3_I1_O)        0.306    14.663 r  disp/SAD_vector[1][1]_i_47/O
                         net (fo=1, routed)           0.777    15.441    disp/SAD_vector[1][1]_i_47_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.826 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.826    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.940 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.940    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X91Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.054    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X91Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.168    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  disp/SAD_vector_reg[1][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.282    disp/SAD_vector_reg[1][17]_i_13_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.396 r  disp/SAD_vector_reg[1][21]_i_13/CO[3]
                         net (fo=1, routed)           0.001    16.396    disp/SAD_vector_reg[1][21]_i_13_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.709 r  disp/SAD_vector_reg[1][25]_i_13/O[3]
                         net (fo=3, routed)           1.134    17.843    disp/SAD_vector_reg[1][25]_i_13_n_4
    SLICE_X76Y47         LUT3 (Prop_lut3_I1_O)        0.306    18.149 r  disp/SAD_vector[1][25]_i_14/O
                         net (fo=2, routed)           0.588    18.737    disp/SAD_vector[1][25]_i_14_n_0
    SLICE_X78Y48         LUT5 (Prop_lut5_I1_O)        0.124    18.861 r  disp/SAD_vector[1][25]_i_5/O
                         net (fo=2, routed)           1.385    20.246    disp/SAD_vector[1][25]_i_5_n_0
    SLICE_X90Y48         LUT6 (Prop_lut6_I0_O)        0.124    20.370 r  disp/SAD_vector[1][25]_i_9/O
                         net (fo=1, routed)           0.000    20.370    disp/SAD_vector[1][25]_i_9_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.750 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.750    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.989 r  disp/SAD_vector_reg[1][29]_i_3/O[2]
                         net (fo=5, routed)           1.253    22.242    disp/SAD_vector_reg[1][29]_i_3_n_5
    SLICE_X80Y47         LUT2 (Prop_lut2_I1_O)        0.301    22.543 r  disp/SAD_vector[1][149]_i_504/O
                         net (fo=1, routed)           0.000    22.543    disp/SAD_vector[1][149]_i_504_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.075 r  disp/SAD_vector_reg[1][149]_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.075    disp/SAD_vector_reg[1][149]_i_486_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.297 r  disp/SAD_vector_reg[1][149]_i_472/O[0]
                         net (fo=3, routed)           0.854    24.151    disp/SAD_vector_reg[1][149]_i_472_n_7
    SLICE_X62Y48         LUT6 (Prop_lut6_I5_O)        0.299    24.450 r  disp/SAD_vector[1][149]_i_480/O
                         net (fo=1, routed)           0.774    25.224    disp/SAD_vector[1][149]_i_480_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.731 r  disp/SAD_vector_reg[1][149]_i_463/CO[3]
                         net (fo=1, routed)           0.000    25.731    disp/SAD_vector_reg[1][149]_i_463_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.845 r  disp/SAD_vector_reg[1][149]_i_449/CO[3]
                         net (fo=1, routed)           0.001    25.845    disp/SAD_vector_reg[1][149]_i_449_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.959 r  disp/SAD_vector_reg[1][149]_i_435/CO[3]
                         net (fo=1, routed)           0.000    25.959    disp/SAD_vector_reg[1][149]_i_435_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    26.073    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    26.187    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.301    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.415 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    26.415    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.529 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    26.529    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.643 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.643    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.757    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.871    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.000    26.985    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.099 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    27.099    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.213 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    27.213    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.327 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    27.327    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.441 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    27.441    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.555 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.555    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.669 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.669    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.783 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.783    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.897 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.897    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    28.011    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    28.125    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    28.239    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.353 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.353    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.467 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    28.467    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.581 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.581    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.695 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.009    28.704    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.818 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.818    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.932 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.932    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.046 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.611    29.657    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X62Y76         LUT3 (Prop_lut3_I0_O)        0.124    29.781 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.170    31.951    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X80Y37         LUT5 (Prop_lut5_I3_O)        0.124    32.075 r  disp/SAD_vector[1][10]_i_1/O
                         net (fo=20, routed)          1.778    33.853    disp/SAD_vector[1][10]_i_1_n_0
    SLICE_X108Y38        FDRE                                         r  disp/SAD_vector_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.694     8.621    disp/clk_200MHz
    SLICE_X108Y38        FDRE                                         r  disp/SAD_vector_reg[1][10]/C
                         clock pessimism              0.462     9.083    
                         clock uncertainty           -0.084     8.999    
    SLICE_X108Y38        FDRE (Setup_fdre_C_D)       -0.028     8.971    disp/SAD_vector_reg[1][10]
  -------------------------------------------------------------------
                         required time                          8.971    
                         arrival time                         -33.853    
  -------------------------------------------------------------------
                         slack                                -24.882    

Slack (VIOLATED) :        -24.878ns  (required time - arrival time)
  Source:                 disp/blockIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_vector_reg[6][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0 rise@10.000ns - clk_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.583ns  (logic 14.322ns (41.413%)  route 20.261ns (58.587%))
  Logic Levels:           83  (CARRY4=70 LUT2=1 LUT3=5 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 8.544 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.789    -0.823    disp/clk_200MHz
    SLICE_X101Y52        FDRE                                         r  disp/blockIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  disp/blockIndex_reg[1]/Q
                         net (fo=766, routed)         2.124     1.757    disp/blockIndex[1]
    SLICE_X101Y24        LUT6 (Prop_lut6_I2_O)        0.124     1.881 r  disp/SAD_vector[1][3]_i_34/O
                         net (fo=1, routed)           0.000     1.881    disp/SAD_vector[1][3]_i_34_n_0
    SLICE_X101Y24        MUXF7 (Prop_muxf7_I1_O)      0.217     2.098 r  disp/SAD_vector_reg[1][3]_i_18/O
                         net (fo=18, routed)          0.934     3.033    disp/SAD_vector_reg[1][3]_i_18_n_0
    SLICE_X101Y25        LUT5 (Prop_lut5_I2_O)        0.299     3.332 r  disp/SAD_vector[1][3]_i_9/O
                         net (fo=90, routed)          1.177     4.509    disp/SAD_vector[1][3]_i_9_n_0
    SLICE_X101Y22        LUT3 (Prop_lut3_I0_O)        0.124     4.633 r  disp/SAD_vector[1][5]_i_114/O
                         net (fo=16, routed)          0.966     5.598    disp/SAD_vector[1][5]_i_114_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.124 r  disp/SAD_vector_reg[1][1]_i_2725/CO[3]
                         net (fo=1, routed)           0.000     6.124    disp/SAD_vector_reg[1][1]_i_2725_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.238 r  disp/SAD_vector_reg[1][1]_i_2687/CO[3]
                         net (fo=1, routed)           0.000     6.238    disp/SAD_vector_reg[1][1]_i_2687_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.352 r  disp/SAD_vector_reg[1][1]_i_2641/CO[3]
                         net (fo=1, routed)           0.000     6.352    disp/SAD_vector_reg[1][1]_i_2641_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 r  disp/SAD_vector_reg[1][1]_i_2583/CO[3]
                         net (fo=1, routed)           0.000     6.466    disp/SAD_vector_reg[1][1]_i_2583_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.580 r  disp/SAD_vector_reg[1][1]_i_2519/CO[3]
                         net (fo=1, routed)           0.000     6.580    disp/SAD_vector_reg[1][1]_i_2519_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.694 r  disp/SAD_vector_reg[1][1]_i_2456/CO[3]
                         net (fo=1, routed)           0.000     6.694    disp/SAD_vector_reg[1][1]_i_2456_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  disp/SAD_vector_reg[1][1]_i_2394/CO[3]
                         net (fo=1, routed)           0.000     6.808    disp/SAD_vector_reg[1][1]_i_2394_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  disp/SAD_vector_reg[1][1]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     6.922    disp/SAD_vector_reg[1][1]_i_2332_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 r  disp/SAD_vector_reg[1][1]_i_2270/O[1]
                         net (fo=3, routed)           1.284     8.540    disp/SAD_vector_reg[1][1]_i_2270_n_6
    SLICE_X97Y24         LUT3 (Prop_lut3_I0_O)        0.303     8.843 r  disp/SAD_vector[1][1]_i_2191/O
                         net (fo=1, routed)           1.072     9.915    disp/SAD_vector[1][1]_i_2191_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.465 r  disp/SAD_vector_reg[1][1]_i_2115/CO[3]
                         net (fo=1, routed)           0.000    10.465    disp/SAD_vector_reg[1][1]_i_2115_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  disp/SAD_vector_reg[1][1]_i_2025/CO[3]
                         net (fo=1, routed)           0.000    10.582    disp/SAD_vector_reg[1][1]_i_2025_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  disp/SAD_vector_reg[1][1]_i_1929/CO[3]
                         net (fo=1, routed)           0.000    10.699    disp/SAD_vector_reg[1][1]_i_1929_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  disp/SAD_vector_reg[1][1]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    10.816    disp/SAD_vector_reg[1][1]_i_1833_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.933 r  disp/SAD_vector_reg[1][1]_i_1738/CO[3]
                         net (fo=1, routed)           0.000    10.933    disp/SAD_vector_reg[1][1]_i_1738_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.050 r  disp/SAD_vector_reg[1][1]_i_1643/CO[3]
                         net (fo=1, routed)           0.000    11.050    disp/SAD_vector_reg[1][1]_i_1643_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.167 r  disp/SAD_vector_reg[1][1]_i_1544/CO[3]
                         net (fo=1, routed)           0.000    11.167    disp/SAD_vector_reg[1][1]_i_1544_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.284 r  disp/SAD_vector_reg[1][1]_i_1436/CO[3]
                         net (fo=1, routed)           0.000    11.284    disp/SAD_vector_reg[1][1]_i_1436_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.401 r  disp/SAD_vector_reg[1][1]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    11.401    disp/SAD_vector_reg[1][1]_i_1322_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.518 r  disp/SAD_vector_reg[1][1]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    11.518    disp/SAD_vector_reg[1][1]_i_1198_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.635 r  disp/SAD_vector_reg[1][1]_i_1078/CO[3]
                         net (fo=1, routed)           0.000    11.635    disp/SAD_vector_reg[1][1]_i_1078_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.752 r  disp/SAD_vector_reg[1][1]_i_959/CO[3]
                         net (fo=1, routed)           0.000    11.752    disp/SAD_vector_reg[1][1]_i_959_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.869 r  disp/SAD_vector_reg[1][1]_i_840/CO[3]
                         net (fo=1, routed)           0.000    11.869    disp/SAD_vector_reg[1][1]_i_840_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.986 r  disp/SAD_vector_reg[1][1]_i_717/CO[3]
                         net (fo=1, routed)           0.000    11.986    disp/SAD_vector_reg[1][1]_i_717_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.103 r  disp/SAD_vector_reg[1][1]_i_580/CO[3]
                         net (fo=1, routed)           0.000    12.103    disp/SAD_vector_reg[1][1]_i_580_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  disp/SAD_vector_reg[1][1]_i_439/CO[3]
                         net (fo=1, routed)           0.000    12.220    disp/SAD_vector_reg[1][1]_i_439_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.337 r  disp/SAD_vector_reg[1][1]_i_310/CO[3]
                         net (fo=1, routed)           0.000    12.337    disp/SAD_vector_reg[1][1]_i_310_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.454 r  disp/SAD_vector_reg[1][1]_i_189/CO[3]
                         net (fo=1, routed)           0.001    12.455    disp/SAD_vector_reg[1][1]_i_189_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.572 r  disp/SAD_vector_reg[1][1]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.572    disp/SAD_vector_reg[1][1]_i_128_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.895 r  disp/SAD_vector_reg[1][5]_i_52/O[1]
                         net (fo=3, routed)           1.462    14.357    disp/SAD_vector_reg[1][5]_i_52_n_6
    SLICE_X86Y40         LUT3 (Prop_lut3_I1_O)        0.306    14.663 r  disp/SAD_vector[1][1]_i_47/O
                         net (fo=1, routed)           0.777    15.441    disp/SAD_vector[1][1]_i_47_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.826 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.826    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.940 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.940    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X91Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.054    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X91Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.168    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  disp/SAD_vector_reg[1][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.282    disp/SAD_vector_reg[1][17]_i_13_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.396 r  disp/SAD_vector_reg[1][21]_i_13/CO[3]
                         net (fo=1, routed)           0.001    16.396    disp/SAD_vector_reg[1][21]_i_13_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.709 r  disp/SAD_vector_reg[1][25]_i_13/O[3]
                         net (fo=3, routed)           1.134    17.843    disp/SAD_vector_reg[1][25]_i_13_n_4
    SLICE_X76Y47         LUT3 (Prop_lut3_I1_O)        0.306    18.149 r  disp/SAD_vector[1][25]_i_14/O
                         net (fo=2, routed)           0.588    18.737    disp/SAD_vector[1][25]_i_14_n_0
    SLICE_X78Y48         LUT5 (Prop_lut5_I1_O)        0.124    18.861 r  disp/SAD_vector[1][25]_i_5/O
                         net (fo=2, routed)           1.385    20.246    disp/SAD_vector[1][25]_i_5_n_0
    SLICE_X90Y48         LUT6 (Prop_lut6_I0_O)        0.124    20.370 r  disp/SAD_vector[1][25]_i_9/O
                         net (fo=1, routed)           0.000    20.370    disp/SAD_vector[1][25]_i_9_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.750 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.750    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.989 r  disp/SAD_vector_reg[1][29]_i_3/O[2]
                         net (fo=5, routed)           1.253    22.242    disp/SAD_vector_reg[1][29]_i_3_n_5
    SLICE_X80Y47         LUT2 (Prop_lut2_I1_O)        0.301    22.543 r  disp/SAD_vector[1][149]_i_504/O
                         net (fo=1, routed)           0.000    22.543    disp/SAD_vector[1][149]_i_504_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.075 r  disp/SAD_vector_reg[1][149]_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.075    disp/SAD_vector_reg[1][149]_i_486_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.297 r  disp/SAD_vector_reg[1][149]_i_472/O[0]
                         net (fo=3, routed)           0.854    24.151    disp/SAD_vector_reg[1][149]_i_472_n_7
    SLICE_X62Y48         LUT6 (Prop_lut6_I5_O)        0.299    24.450 r  disp/SAD_vector[1][149]_i_480/O
                         net (fo=1, routed)           0.774    25.224    disp/SAD_vector[1][149]_i_480_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.731 r  disp/SAD_vector_reg[1][149]_i_463/CO[3]
                         net (fo=1, routed)           0.000    25.731    disp/SAD_vector_reg[1][149]_i_463_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.845 r  disp/SAD_vector_reg[1][149]_i_449/CO[3]
                         net (fo=1, routed)           0.001    25.845    disp/SAD_vector_reg[1][149]_i_449_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.959 r  disp/SAD_vector_reg[1][149]_i_435/CO[3]
                         net (fo=1, routed)           0.000    25.959    disp/SAD_vector_reg[1][149]_i_435_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    26.073    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    26.187    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.301    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.415 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    26.415    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.529 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    26.529    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.643 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.643    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.757    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.871    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.000    26.985    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.099 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    27.099    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.213 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    27.213    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.327 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    27.327    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.441 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    27.441    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.555 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.555    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.669 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.669    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.783 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.783    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.897 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.897    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    28.011    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    28.125    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    28.239    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.353 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.353    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.467 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    28.467    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.581 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.581    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.695 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.009    28.704    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.818 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.818    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.932 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.932    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.046 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.611    29.657    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X62Y76         LUT3 (Prop_lut3_I0_O)        0.124    29.781 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.170    31.951    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X80Y37         LUT5 (Prop_lut5_I3_O)        0.124    32.075 r  disp/SAD_vector[1][10]_i_1/O
                         net (fo=20, routed)          1.685    33.760    disp/SAD_vector[1][10]_i_1_n_0
    SLICE_X105Y34        FDRE                                         r  disp/SAD_vector_reg[6][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.617     8.544    disp/clk_200MHz
    SLICE_X105Y34        FDRE                                         r  disp/SAD_vector_reg[6][10]/C
                         clock pessimism              0.462     9.006    
                         clock uncertainty           -0.084     8.922    
    SLICE_X105Y34        FDRE (Setup_fdre_C_D)       -0.040     8.882    disp/SAD_vector_reg[6][10]
  -------------------------------------------------------------------
                         required time                          8.882    
                         arrival time                         -33.760    
  -------------------------------------------------------------------
                         slack                                -24.878    

Slack (VIOLATED) :        -24.819ns  (required time - arrival time)
  Source:                 disp/blockIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_vector_reg[5][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0 rise@10.000ns - clk_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.401ns  (logic 14.322ns (41.633%)  route 20.079ns (58.367%))
  Logic Levels:           83  (CARRY4=70 LUT2=1 LUT3=5 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.789    -0.823    disp/clk_200MHz
    SLICE_X101Y52        FDRE                                         r  disp/blockIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  disp/blockIndex_reg[1]/Q
                         net (fo=766, routed)         2.124     1.757    disp/blockIndex[1]
    SLICE_X101Y24        LUT6 (Prop_lut6_I2_O)        0.124     1.881 r  disp/SAD_vector[1][3]_i_34/O
                         net (fo=1, routed)           0.000     1.881    disp/SAD_vector[1][3]_i_34_n_0
    SLICE_X101Y24        MUXF7 (Prop_muxf7_I1_O)      0.217     2.098 r  disp/SAD_vector_reg[1][3]_i_18/O
                         net (fo=18, routed)          0.934     3.033    disp/SAD_vector_reg[1][3]_i_18_n_0
    SLICE_X101Y25        LUT5 (Prop_lut5_I2_O)        0.299     3.332 r  disp/SAD_vector[1][3]_i_9/O
                         net (fo=90, routed)          1.177     4.509    disp/SAD_vector[1][3]_i_9_n_0
    SLICE_X101Y22        LUT3 (Prop_lut3_I0_O)        0.124     4.633 r  disp/SAD_vector[1][5]_i_114/O
                         net (fo=16, routed)          0.966     5.598    disp/SAD_vector[1][5]_i_114_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.124 r  disp/SAD_vector_reg[1][1]_i_2725/CO[3]
                         net (fo=1, routed)           0.000     6.124    disp/SAD_vector_reg[1][1]_i_2725_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.238 r  disp/SAD_vector_reg[1][1]_i_2687/CO[3]
                         net (fo=1, routed)           0.000     6.238    disp/SAD_vector_reg[1][1]_i_2687_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.352 r  disp/SAD_vector_reg[1][1]_i_2641/CO[3]
                         net (fo=1, routed)           0.000     6.352    disp/SAD_vector_reg[1][1]_i_2641_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 r  disp/SAD_vector_reg[1][1]_i_2583/CO[3]
                         net (fo=1, routed)           0.000     6.466    disp/SAD_vector_reg[1][1]_i_2583_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.580 r  disp/SAD_vector_reg[1][1]_i_2519/CO[3]
                         net (fo=1, routed)           0.000     6.580    disp/SAD_vector_reg[1][1]_i_2519_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.694 r  disp/SAD_vector_reg[1][1]_i_2456/CO[3]
                         net (fo=1, routed)           0.000     6.694    disp/SAD_vector_reg[1][1]_i_2456_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  disp/SAD_vector_reg[1][1]_i_2394/CO[3]
                         net (fo=1, routed)           0.000     6.808    disp/SAD_vector_reg[1][1]_i_2394_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  disp/SAD_vector_reg[1][1]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     6.922    disp/SAD_vector_reg[1][1]_i_2332_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 r  disp/SAD_vector_reg[1][1]_i_2270/O[1]
                         net (fo=3, routed)           1.284     8.540    disp/SAD_vector_reg[1][1]_i_2270_n_6
    SLICE_X97Y24         LUT3 (Prop_lut3_I0_O)        0.303     8.843 r  disp/SAD_vector[1][1]_i_2191/O
                         net (fo=1, routed)           1.072     9.915    disp/SAD_vector[1][1]_i_2191_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.465 r  disp/SAD_vector_reg[1][1]_i_2115/CO[3]
                         net (fo=1, routed)           0.000    10.465    disp/SAD_vector_reg[1][1]_i_2115_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  disp/SAD_vector_reg[1][1]_i_2025/CO[3]
                         net (fo=1, routed)           0.000    10.582    disp/SAD_vector_reg[1][1]_i_2025_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  disp/SAD_vector_reg[1][1]_i_1929/CO[3]
                         net (fo=1, routed)           0.000    10.699    disp/SAD_vector_reg[1][1]_i_1929_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  disp/SAD_vector_reg[1][1]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    10.816    disp/SAD_vector_reg[1][1]_i_1833_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.933 r  disp/SAD_vector_reg[1][1]_i_1738/CO[3]
                         net (fo=1, routed)           0.000    10.933    disp/SAD_vector_reg[1][1]_i_1738_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.050 r  disp/SAD_vector_reg[1][1]_i_1643/CO[3]
                         net (fo=1, routed)           0.000    11.050    disp/SAD_vector_reg[1][1]_i_1643_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.167 r  disp/SAD_vector_reg[1][1]_i_1544/CO[3]
                         net (fo=1, routed)           0.000    11.167    disp/SAD_vector_reg[1][1]_i_1544_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.284 r  disp/SAD_vector_reg[1][1]_i_1436/CO[3]
                         net (fo=1, routed)           0.000    11.284    disp/SAD_vector_reg[1][1]_i_1436_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.401 r  disp/SAD_vector_reg[1][1]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    11.401    disp/SAD_vector_reg[1][1]_i_1322_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.518 r  disp/SAD_vector_reg[1][1]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    11.518    disp/SAD_vector_reg[1][1]_i_1198_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.635 r  disp/SAD_vector_reg[1][1]_i_1078/CO[3]
                         net (fo=1, routed)           0.000    11.635    disp/SAD_vector_reg[1][1]_i_1078_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.752 r  disp/SAD_vector_reg[1][1]_i_959/CO[3]
                         net (fo=1, routed)           0.000    11.752    disp/SAD_vector_reg[1][1]_i_959_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.869 r  disp/SAD_vector_reg[1][1]_i_840/CO[3]
                         net (fo=1, routed)           0.000    11.869    disp/SAD_vector_reg[1][1]_i_840_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.986 r  disp/SAD_vector_reg[1][1]_i_717/CO[3]
                         net (fo=1, routed)           0.000    11.986    disp/SAD_vector_reg[1][1]_i_717_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.103 r  disp/SAD_vector_reg[1][1]_i_580/CO[3]
                         net (fo=1, routed)           0.000    12.103    disp/SAD_vector_reg[1][1]_i_580_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  disp/SAD_vector_reg[1][1]_i_439/CO[3]
                         net (fo=1, routed)           0.000    12.220    disp/SAD_vector_reg[1][1]_i_439_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.337 r  disp/SAD_vector_reg[1][1]_i_310/CO[3]
                         net (fo=1, routed)           0.000    12.337    disp/SAD_vector_reg[1][1]_i_310_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.454 r  disp/SAD_vector_reg[1][1]_i_189/CO[3]
                         net (fo=1, routed)           0.001    12.455    disp/SAD_vector_reg[1][1]_i_189_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.572 r  disp/SAD_vector_reg[1][1]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.572    disp/SAD_vector_reg[1][1]_i_128_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.895 r  disp/SAD_vector_reg[1][5]_i_52/O[1]
                         net (fo=3, routed)           1.462    14.357    disp/SAD_vector_reg[1][5]_i_52_n_6
    SLICE_X86Y40         LUT3 (Prop_lut3_I1_O)        0.306    14.663 r  disp/SAD_vector[1][1]_i_47/O
                         net (fo=1, routed)           0.777    15.441    disp/SAD_vector[1][1]_i_47_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.826 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.826    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.940 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.940    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X91Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.054    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X91Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.168    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  disp/SAD_vector_reg[1][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.282    disp/SAD_vector_reg[1][17]_i_13_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.396 r  disp/SAD_vector_reg[1][21]_i_13/CO[3]
                         net (fo=1, routed)           0.001    16.396    disp/SAD_vector_reg[1][21]_i_13_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.709 r  disp/SAD_vector_reg[1][25]_i_13/O[3]
                         net (fo=3, routed)           1.134    17.843    disp/SAD_vector_reg[1][25]_i_13_n_4
    SLICE_X76Y47         LUT3 (Prop_lut3_I1_O)        0.306    18.149 r  disp/SAD_vector[1][25]_i_14/O
                         net (fo=2, routed)           0.588    18.737    disp/SAD_vector[1][25]_i_14_n_0
    SLICE_X78Y48         LUT5 (Prop_lut5_I1_O)        0.124    18.861 r  disp/SAD_vector[1][25]_i_5/O
                         net (fo=2, routed)           1.385    20.246    disp/SAD_vector[1][25]_i_5_n_0
    SLICE_X90Y48         LUT6 (Prop_lut6_I0_O)        0.124    20.370 r  disp/SAD_vector[1][25]_i_9/O
                         net (fo=1, routed)           0.000    20.370    disp/SAD_vector[1][25]_i_9_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.750 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.750    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.989 r  disp/SAD_vector_reg[1][29]_i_3/O[2]
                         net (fo=5, routed)           1.253    22.242    disp/SAD_vector_reg[1][29]_i_3_n_5
    SLICE_X80Y47         LUT2 (Prop_lut2_I1_O)        0.301    22.543 r  disp/SAD_vector[1][149]_i_504/O
                         net (fo=1, routed)           0.000    22.543    disp/SAD_vector[1][149]_i_504_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.075 r  disp/SAD_vector_reg[1][149]_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.075    disp/SAD_vector_reg[1][149]_i_486_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.297 r  disp/SAD_vector_reg[1][149]_i_472/O[0]
                         net (fo=3, routed)           0.854    24.151    disp/SAD_vector_reg[1][149]_i_472_n_7
    SLICE_X62Y48         LUT6 (Prop_lut6_I5_O)        0.299    24.450 r  disp/SAD_vector[1][149]_i_480/O
                         net (fo=1, routed)           0.774    25.224    disp/SAD_vector[1][149]_i_480_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.731 r  disp/SAD_vector_reg[1][149]_i_463/CO[3]
                         net (fo=1, routed)           0.000    25.731    disp/SAD_vector_reg[1][149]_i_463_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.845 r  disp/SAD_vector_reg[1][149]_i_449/CO[3]
                         net (fo=1, routed)           0.001    25.845    disp/SAD_vector_reg[1][149]_i_449_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.959 r  disp/SAD_vector_reg[1][149]_i_435/CO[3]
                         net (fo=1, routed)           0.000    25.959    disp/SAD_vector_reg[1][149]_i_435_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    26.073    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    26.187    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.301    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.415 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    26.415    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.529 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    26.529    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.643 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.643    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.757    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.871    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.000    26.985    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.099 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    27.099    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.213 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    27.213    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.327 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    27.327    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.441 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    27.441    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.555 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.555    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.669 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.669    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.783 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.783    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.897 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.897    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    28.011    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    28.125    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    28.239    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.353 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.353    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.467 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    28.467    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.581 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.581    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.695 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.009    28.704    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.818 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.818    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.932 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.932    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.046 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.611    29.657    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X62Y76         LUT3 (Prop_lut3_I0_O)        0.124    29.781 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.303    32.084    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X77Y47         LUT5 (Prop_lut5_I3_O)        0.124    32.208 r  disp/SAD_vector[1][23]_i_1/O
                         net (fo=20, routed)          1.371    33.578    disp/SAD_vector[1][23]_i_1_n_0
    SLICE_X84Y44         FDRE                                         r  disp/SAD_vector_reg[5][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.559     8.486    disp/clk_200MHz
    SLICE_X84Y44         FDRE                                         r  disp/SAD_vector_reg[5][23]/C
                         clock pessimism              0.462     8.948    
                         clock uncertainty           -0.084     8.864    
    SLICE_X84Y44         FDRE (Setup_fdre_C_D)       -0.105     8.759    disp/SAD_vector_reg[5][23]
  -------------------------------------------------------------------
                         required time                          8.759    
                         arrival time                         -33.578    
  -------------------------------------------------------------------
                         slack                                -24.819    

Slack (VIOLATED) :        -24.783ns  (required time - arrival time)
  Source:                 disp/blockIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_vector_reg[2][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0 rise@10.000ns - clk_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.545ns  (logic 14.322ns (41.459%)  route 20.223ns (58.541%))
  Logic Levels:           83  (CARRY4=70 LUT2=1 LUT3=5 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 8.619 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.789    -0.823    disp/clk_200MHz
    SLICE_X101Y52        FDRE                                         r  disp/blockIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  disp/blockIndex_reg[1]/Q
                         net (fo=766, routed)         2.124     1.757    disp/blockIndex[1]
    SLICE_X101Y24        LUT6 (Prop_lut6_I2_O)        0.124     1.881 r  disp/SAD_vector[1][3]_i_34/O
                         net (fo=1, routed)           0.000     1.881    disp/SAD_vector[1][3]_i_34_n_0
    SLICE_X101Y24        MUXF7 (Prop_muxf7_I1_O)      0.217     2.098 r  disp/SAD_vector_reg[1][3]_i_18/O
                         net (fo=18, routed)          0.934     3.033    disp/SAD_vector_reg[1][3]_i_18_n_0
    SLICE_X101Y25        LUT5 (Prop_lut5_I2_O)        0.299     3.332 r  disp/SAD_vector[1][3]_i_9/O
                         net (fo=90, routed)          1.177     4.509    disp/SAD_vector[1][3]_i_9_n_0
    SLICE_X101Y22        LUT3 (Prop_lut3_I0_O)        0.124     4.633 r  disp/SAD_vector[1][5]_i_114/O
                         net (fo=16, routed)          0.966     5.598    disp/SAD_vector[1][5]_i_114_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.124 r  disp/SAD_vector_reg[1][1]_i_2725/CO[3]
                         net (fo=1, routed)           0.000     6.124    disp/SAD_vector_reg[1][1]_i_2725_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.238 r  disp/SAD_vector_reg[1][1]_i_2687/CO[3]
                         net (fo=1, routed)           0.000     6.238    disp/SAD_vector_reg[1][1]_i_2687_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.352 r  disp/SAD_vector_reg[1][1]_i_2641/CO[3]
                         net (fo=1, routed)           0.000     6.352    disp/SAD_vector_reg[1][1]_i_2641_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 r  disp/SAD_vector_reg[1][1]_i_2583/CO[3]
                         net (fo=1, routed)           0.000     6.466    disp/SAD_vector_reg[1][1]_i_2583_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.580 r  disp/SAD_vector_reg[1][1]_i_2519/CO[3]
                         net (fo=1, routed)           0.000     6.580    disp/SAD_vector_reg[1][1]_i_2519_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.694 r  disp/SAD_vector_reg[1][1]_i_2456/CO[3]
                         net (fo=1, routed)           0.000     6.694    disp/SAD_vector_reg[1][1]_i_2456_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  disp/SAD_vector_reg[1][1]_i_2394/CO[3]
                         net (fo=1, routed)           0.000     6.808    disp/SAD_vector_reg[1][1]_i_2394_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  disp/SAD_vector_reg[1][1]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     6.922    disp/SAD_vector_reg[1][1]_i_2332_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 r  disp/SAD_vector_reg[1][1]_i_2270/O[1]
                         net (fo=3, routed)           1.284     8.540    disp/SAD_vector_reg[1][1]_i_2270_n_6
    SLICE_X97Y24         LUT3 (Prop_lut3_I0_O)        0.303     8.843 r  disp/SAD_vector[1][1]_i_2191/O
                         net (fo=1, routed)           1.072     9.915    disp/SAD_vector[1][1]_i_2191_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.465 r  disp/SAD_vector_reg[1][1]_i_2115/CO[3]
                         net (fo=1, routed)           0.000    10.465    disp/SAD_vector_reg[1][1]_i_2115_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  disp/SAD_vector_reg[1][1]_i_2025/CO[3]
                         net (fo=1, routed)           0.000    10.582    disp/SAD_vector_reg[1][1]_i_2025_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  disp/SAD_vector_reg[1][1]_i_1929/CO[3]
                         net (fo=1, routed)           0.000    10.699    disp/SAD_vector_reg[1][1]_i_1929_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  disp/SAD_vector_reg[1][1]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    10.816    disp/SAD_vector_reg[1][1]_i_1833_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.933 r  disp/SAD_vector_reg[1][1]_i_1738/CO[3]
                         net (fo=1, routed)           0.000    10.933    disp/SAD_vector_reg[1][1]_i_1738_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.050 r  disp/SAD_vector_reg[1][1]_i_1643/CO[3]
                         net (fo=1, routed)           0.000    11.050    disp/SAD_vector_reg[1][1]_i_1643_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.167 r  disp/SAD_vector_reg[1][1]_i_1544/CO[3]
                         net (fo=1, routed)           0.000    11.167    disp/SAD_vector_reg[1][1]_i_1544_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.284 r  disp/SAD_vector_reg[1][1]_i_1436/CO[3]
                         net (fo=1, routed)           0.000    11.284    disp/SAD_vector_reg[1][1]_i_1436_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.401 r  disp/SAD_vector_reg[1][1]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    11.401    disp/SAD_vector_reg[1][1]_i_1322_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.518 r  disp/SAD_vector_reg[1][1]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    11.518    disp/SAD_vector_reg[1][1]_i_1198_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.635 r  disp/SAD_vector_reg[1][1]_i_1078/CO[3]
                         net (fo=1, routed)           0.000    11.635    disp/SAD_vector_reg[1][1]_i_1078_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.752 r  disp/SAD_vector_reg[1][1]_i_959/CO[3]
                         net (fo=1, routed)           0.000    11.752    disp/SAD_vector_reg[1][1]_i_959_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.869 r  disp/SAD_vector_reg[1][1]_i_840/CO[3]
                         net (fo=1, routed)           0.000    11.869    disp/SAD_vector_reg[1][1]_i_840_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.986 r  disp/SAD_vector_reg[1][1]_i_717/CO[3]
                         net (fo=1, routed)           0.000    11.986    disp/SAD_vector_reg[1][1]_i_717_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.103 r  disp/SAD_vector_reg[1][1]_i_580/CO[3]
                         net (fo=1, routed)           0.000    12.103    disp/SAD_vector_reg[1][1]_i_580_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  disp/SAD_vector_reg[1][1]_i_439/CO[3]
                         net (fo=1, routed)           0.000    12.220    disp/SAD_vector_reg[1][1]_i_439_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.337 r  disp/SAD_vector_reg[1][1]_i_310/CO[3]
                         net (fo=1, routed)           0.000    12.337    disp/SAD_vector_reg[1][1]_i_310_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.454 r  disp/SAD_vector_reg[1][1]_i_189/CO[3]
                         net (fo=1, routed)           0.001    12.455    disp/SAD_vector_reg[1][1]_i_189_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.572 r  disp/SAD_vector_reg[1][1]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.572    disp/SAD_vector_reg[1][1]_i_128_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.895 r  disp/SAD_vector_reg[1][5]_i_52/O[1]
                         net (fo=3, routed)           1.462    14.357    disp/SAD_vector_reg[1][5]_i_52_n_6
    SLICE_X86Y40         LUT3 (Prop_lut3_I1_O)        0.306    14.663 r  disp/SAD_vector[1][1]_i_47/O
                         net (fo=1, routed)           0.777    15.441    disp/SAD_vector[1][1]_i_47_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.826 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.826    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.940 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.940    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X91Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.054    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X91Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.168    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  disp/SAD_vector_reg[1][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.282    disp/SAD_vector_reg[1][17]_i_13_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.396 r  disp/SAD_vector_reg[1][21]_i_13/CO[3]
                         net (fo=1, routed)           0.001    16.396    disp/SAD_vector_reg[1][21]_i_13_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.709 r  disp/SAD_vector_reg[1][25]_i_13/O[3]
                         net (fo=3, routed)           1.134    17.843    disp/SAD_vector_reg[1][25]_i_13_n_4
    SLICE_X76Y47         LUT3 (Prop_lut3_I1_O)        0.306    18.149 r  disp/SAD_vector[1][25]_i_14/O
                         net (fo=2, routed)           0.588    18.737    disp/SAD_vector[1][25]_i_14_n_0
    SLICE_X78Y48         LUT5 (Prop_lut5_I1_O)        0.124    18.861 r  disp/SAD_vector[1][25]_i_5/O
                         net (fo=2, routed)           1.385    20.246    disp/SAD_vector[1][25]_i_5_n_0
    SLICE_X90Y48         LUT6 (Prop_lut6_I0_O)        0.124    20.370 r  disp/SAD_vector[1][25]_i_9/O
                         net (fo=1, routed)           0.000    20.370    disp/SAD_vector[1][25]_i_9_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.750 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.750    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.989 r  disp/SAD_vector_reg[1][29]_i_3/O[2]
                         net (fo=5, routed)           1.253    22.242    disp/SAD_vector_reg[1][29]_i_3_n_5
    SLICE_X80Y47         LUT2 (Prop_lut2_I1_O)        0.301    22.543 r  disp/SAD_vector[1][149]_i_504/O
                         net (fo=1, routed)           0.000    22.543    disp/SAD_vector[1][149]_i_504_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.075 r  disp/SAD_vector_reg[1][149]_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.075    disp/SAD_vector_reg[1][149]_i_486_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.297 r  disp/SAD_vector_reg[1][149]_i_472/O[0]
                         net (fo=3, routed)           0.854    24.151    disp/SAD_vector_reg[1][149]_i_472_n_7
    SLICE_X62Y48         LUT6 (Prop_lut6_I5_O)        0.299    24.450 r  disp/SAD_vector[1][149]_i_480/O
                         net (fo=1, routed)           0.774    25.224    disp/SAD_vector[1][149]_i_480_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.731 r  disp/SAD_vector_reg[1][149]_i_463/CO[3]
                         net (fo=1, routed)           0.000    25.731    disp/SAD_vector_reg[1][149]_i_463_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.845 r  disp/SAD_vector_reg[1][149]_i_449/CO[3]
                         net (fo=1, routed)           0.001    25.845    disp/SAD_vector_reg[1][149]_i_449_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.959 r  disp/SAD_vector_reg[1][149]_i_435/CO[3]
                         net (fo=1, routed)           0.000    25.959    disp/SAD_vector_reg[1][149]_i_435_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    26.073    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    26.187    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.301    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.415 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    26.415    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.529 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    26.529    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.643 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.643    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.757    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.871    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.000    26.985    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.099 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    27.099    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.213 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    27.213    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.327 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    27.327    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.441 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    27.441    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.555 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.555    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.669 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.669    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.783 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.783    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.897 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.897    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    28.011    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    28.125    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    28.239    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.353 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.353    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.467 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    28.467    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.581 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.581    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.695 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.009    28.704    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.818 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.818    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.932 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.932    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.046 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.611    29.657    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X62Y76         LUT3 (Prop_lut3_I0_O)        0.124    29.781 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.170    31.951    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X80Y37         LUT5 (Prop_lut5_I3_O)        0.124    32.075 r  disp/SAD_vector[1][10]_i_1/O
                         net (fo=20, routed)          1.647    33.722    disp/SAD_vector[1][10]_i_1_n_0
    SLICE_X107Y35        FDRE                                         r  disp/SAD_vector_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.692     8.619    disp/clk_200MHz
    SLICE_X107Y35        FDRE                                         r  disp/SAD_vector_reg[2][10]/C
                         clock pessimism              0.462     9.081    
                         clock uncertainty           -0.084     8.997    
    SLICE_X107Y35        FDRE (Setup_fdre_C_D)       -0.058     8.939    disp/SAD_vector_reg[2][10]
  -------------------------------------------------------------------
                         required time                          8.939    
                         arrival time                         -33.722    
  -------------------------------------------------------------------
                         slack                                -24.783    

Slack (VIOLATED) :        -24.776ns  (required time - arrival time)
  Source:                 disp/blockIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_vector_reg[7][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0 rise@10.000ns - clk_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.536ns  (logic 14.322ns (41.470%)  route 20.214ns (58.530%))
  Logic Levels:           83  (CARRY4=70 LUT2=1 LUT3=5 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 8.620 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.789    -0.823    disp/clk_200MHz
    SLICE_X101Y52        FDRE                                         r  disp/blockIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  disp/blockIndex_reg[1]/Q
                         net (fo=766, routed)         2.124     1.757    disp/blockIndex[1]
    SLICE_X101Y24        LUT6 (Prop_lut6_I2_O)        0.124     1.881 r  disp/SAD_vector[1][3]_i_34/O
                         net (fo=1, routed)           0.000     1.881    disp/SAD_vector[1][3]_i_34_n_0
    SLICE_X101Y24        MUXF7 (Prop_muxf7_I1_O)      0.217     2.098 r  disp/SAD_vector_reg[1][3]_i_18/O
                         net (fo=18, routed)          0.934     3.033    disp/SAD_vector_reg[1][3]_i_18_n_0
    SLICE_X101Y25        LUT5 (Prop_lut5_I2_O)        0.299     3.332 r  disp/SAD_vector[1][3]_i_9/O
                         net (fo=90, routed)          1.177     4.509    disp/SAD_vector[1][3]_i_9_n_0
    SLICE_X101Y22        LUT3 (Prop_lut3_I0_O)        0.124     4.633 r  disp/SAD_vector[1][5]_i_114/O
                         net (fo=16, routed)          0.966     5.598    disp/SAD_vector[1][5]_i_114_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.124 r  disp/SAD_vector_reg[1][1]_i_2725/CO[3]
                         net (fo=1, routed)           0.000     6.124    disp/SAD_vector_reg[1][1]_i_2725_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.238 r  disp/SAD_vector_reg[1][1]_i_2687/CO[3]
                         net (fo=1, routed)           0.000     6.238    disp/SAD_vector_reg[1][1]_i_2687_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.352 r  disp/SAD_vector_reg[1][1]_i_2641/CO[3]
                         net (fo=1, routed)           0.000     6.352    disp/SAD_vector_reg[1][1]_i_2641_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 r  disp/SAD_vector_reg[1][1]_i_2583/CO[3]
                         net (fo=1, routed)           0.000     6.466    disp/SAD_vector_reg[1][1]_i_2583_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.580 r  disp/SAD_vector_reg[1][1]_i_2519/CO[3]
                         net (fo=1, routed)           0.000     6.580    disp/SAD_vector_reg[1][1]_i_2519_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.694 r  disp/SAD_vector_reg[1][1]_i_2456/CO[3]
                         net (fo=1, routed)           0.000     6.694    disp/SAD_vector_reg[1][1]_i_2456_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  disp/SAD_vector_reg[1][1]_i_2394/CO[3]
                         net (fo=1, routed)           0.000     6.808    disp/SAD_vector_reg[1][1]_i_2394_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  disp/SAD_vector_reg[1][1]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     6.922    disp/SAD_vector_reg[1][1]_i_2332_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 r  disp/SAD_vector_reg[1][1]_i_2270/O[1]
                         net (fo=3, routed)           1.284     8.540    disp/SAD_vector_reg[1][1]_i_2270_n_6
    SLICE_X97Y24         LUT3 (Prop_lut3_I0_O)        0.303     8.843 r  disp/SAD_vector[1][1]_i_2191/O
                         net (fo=1, routed)           1.072     9.915    disp/SAD_vector[1][1]_i_2191_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.465 r  disp/SAD_vector_reg[1][1]_i_2115/CO[3]
                         net (fo=1, routed)           0.000    10.465    disp/SAD_vector_reg[1][1]_i_2115_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  disp/SAD_vector_reg[1][1]_i_2025/CO[3]
                         net (fo=1, routed)           0.000    10.582    disp/SAD_vector_reg[1][1]_i_2025_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  disp/SAD_vector_reg[1][1]_i_1929/CO[3]
                         net (fo=1, routed)           0.000    10.699    disp/SAD_vector_reg[1][1]_i_1929_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  disp/SAD_vector_reg[1][1]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    10.816    disp/SAD_vector_reg[1][1]_i_1833_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.933 r  disp/SAD_vector_reg[1][1]_i_1738/CO[3]
                         net (fo=1, routed)           0.000    10.933    disp/SAD_vector_reg[1][1]_i_1738_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.050 r  disp/SAD_vector_reg[1][1]_i_1643/CO[3]
                         net (fo=1, routed)           0.000    11.050    disp/SAD_vector_reg[1][1]_i_1643_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.167 r  disp/SAD_vector_reg[1][1]_i_1544/CO[3]
                         net (fo=1, routed)           0.000    11.167    disp/SAD_vector_reg[1][1]_i_1544_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.284 r  disp/SAD_vector_reg[1][1]_i_1436/CO[3]
                         net (fo=1, routed)           0.000    11.284    disp/SAD_vector_reg[1][1]_i_1436_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.401 r  disp/SAD_vector_reg[1][1]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    11.401    disp/SAD_vector_reg[1][1]_i_1322_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.518 r  disp/SAD_vector_reg[1][1]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    11.518    disp/SAD_vector_reg[1][1]_i_1198_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.635 r  disp/SAD_vector_reg[1][1]_i_1078/CO[3]
                         net (fo=1, routed)           0.000    11.635    disp/SAD_vector_reg[1][1]_i_1078_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.752 r  disp/SAD_vector_reg[1][1]_i_959/CO[3]
                         net (fo=1, routed)           0.000    11.752    disp/SAD_vector_reg[1][1]_i_959_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.869 r  disp/SAD_vector_reg[1][1]_i_840/CO[3]
                         net (fo=1, routed)           0.000    11.869    disp/SAD_vector_reg[1][1]_i_840_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.986 r  disp/SAD_vector_reg[1][1]_i_717/CO[3]
                         net (fo=1, routed)           0.000    11.986    disp/SAD_vector_reg[1][1]_i_717_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.103 r  disp/SAD_vector_reg[1][1]_i_580/CO[3]
                         net (fo=1, routed)           0.000    12.103    disp/SAD_vector_reg[1][1]_i_580_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  disp/SAD_vector_reg[1][1]_i_439/CO[3]
                         net (fo=1, routed)           0.000    12.220    disp/SAD_vector_reg[1][1]_i_439_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.337 r  disp/SAD_vector_reg[1][1]_i_310/CO[3]
                         net (fo=1, routed)           0.000    12.337    disp/SAD_vector_reg[1][1]_i_310_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.454 r  disp/SAD_vector_reg[1][1]_i_189/CO[3]
                         net (fo=1, routed)           0.001    12.455    disp/SAD_vector_reg[1][1]_i_189_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.572 r  disp/SAD_vector_reg[1][1]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.572    disp/SAD_vector_reg[1][1]_i_128_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.895 r  disp/SAD_vector_reg[1][5]_i_52/O[1]
                         net (fo=3, routed)           1.462    14.357    disp/SAD_vector_reg[1][5]_i_52_n_6
    SLICE_X86Y40         LUT3 (Prop_lut3_I1_O)        0.306    14.663 r  disp/SAD_vector[1][1]_i_47/O
                         net (fo=1, routed)           0.777    15.441    disp/SAD_vector[1][1]_i_47_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.826 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.826    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.940 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.940    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X91Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.054    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X91Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.168    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  disp/SAD_vector_reg[1][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.282    disp/SAD_vector_reg[1][17]_i_13_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.396 r  disp/SAD_vector_reg[1][21]_i_13/CO[3]
                         net (fo=1, routed)           0.001    16.396    disp/SAD_vector_reg[1][21]_i_13_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.709 r  disp/SAD_vector_reg[1][25]_i_13/O[3]
                         net (fo=3, routed)           1.134    17.843    disp/SAD_vector_reg[1][25]_i_13_n_4
    SLICE_X76Y47         LUT3 (Prop_lut3_I1_O)        0.306    18.149 r  disp/SAD_vector[1][25]_i_14/O
                         net (fo=2, routed)           0.588    18.737    disp/SAD_vector[1][25]_i_14_n_0
    SLICE_X78Y48         LUT5 (Prop_lut5_I1_O)        0.124    18.861 r  disp/SAD_vector[1][25]_i_5/O
                         net (fo=2, routed)           1.385    20.246    disp/SAD_vector[1][25]_i_5_n_0
    SLICE_X90Y48         LUT6 (Prop_lut6_I0_O)        0.124    20.370 r  disp/SAD_vector[1][25]_i_9/O
                         net (fo=1, routed)           0.000    20.370    disp/SAD_vector[1][25]_i_9_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.750 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.750    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.989 r  disp/SAD_vector_reg[1][29]_i_3/O[2]
                         net (fo=5, routed)           1.253    22.242    disp/SAD_vector_reg[1][29]_i_3_n_5
    SLICE_X80Y47         LUT2 (Prop_lut2_I1_O)        0.301    22.543 r  disp/SAD_vector[1][149]_i_504/O
                         net (fo=1, routed)           0.000    22.543    disp/SAD_vector[1][149]_i_504_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.075 r  disp/SAD_vector_reg[1][149]_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.075    disp/SAD_vector_reg[1][149]_i_486_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.297 r  disp/SAD_vector_reg[1][149]_i_472/O[0]
                         net (fo=3, routed)           0.854    24.151    disp/SAD_vector_reg[1][149]_i_472_n_7
    SLICE_X62Y48         LUT6 (Prop_lut6_I5_O)        0.299    24.450 r  disp/SAD_vector[1][149]_i_480/O
                         net (fo=1, routed)           0.774    25.224    disp/SAD_vector[1][149]_i_480_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.731 r  disp/SAD_vector_reg[1][149]_i_463/CO[3]
                         net (fo=1, routed)           0.000    25.731    disp/SAD_vector_reg[1][149]_i_463_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.845 r  disp/SAD_vector_reg[1][149]_i_449/CO[3]
                         net (fo=1, routed)           0.001    25.845    disp/SAD_vector_reg[1][149]_i_449_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.959 r  disp/SAD_vector_reg[1][149]_i_435/CO[3]
                         net (fo=1, routed)           0.000    25.959    disp/SAD_vector_reg[1][149]_i_435_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    26.073    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    26.187    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.301    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.415 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    26.415    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.529 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    26.529    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.643 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.643    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.757    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.871    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.000    26.985    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.099 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    27.099    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.213 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    27.213    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.327 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    27.327    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.441 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    27.441    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.555 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.555    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.669 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.669    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.783 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.783    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.897 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.897    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    28.011    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    28.125    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    28.239    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.353 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.353    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.467 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    28.467    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.581 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.581    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.695 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.009    28.704    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.818 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.818    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.932 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.932    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.046 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.611    29.657    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X62Y76         LUT3 (Prop_lut3_I0_O)        0.124    29.781 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.170    31.951    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X80Y37         LUT5 (Prop_lut5_I3_O)        0.124    32.075 r  disp/SAD_vector[1][10]_i_1/O
                         net (fo=20, routed)          1.638    33.713    disp/SAD_vector[1][10]_i_1_n_0
    SLICE_X106Y37        FDRE                                         r  disp/SAD_vector_reg[7][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.693     8.620    disp/clk_200MHz
    SLICE_X106Y37        FDRE                                         r  disp/SAD_vector_reg[7][10]/C
                         clock pessimism              0.462     9.082    
                         clock uncertainty           -0.084     8.998    
    SLICE_X106Y37        FDRE (Setup_fdre_C_D)       -0.061     8.937    disp/SAD_vector_reg[7][10]
  -------------------------------------------------------------------
                         required time                          8.937    
                         arrival time                         -33.713    
  -------------------------------------------------------------------
                         slack                                -24.776    

Slack (VIOLATED) :        -24.768ns  (required time - arrival time)
  Source:                 disp/blockIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_vector_reg[3][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0 rise@10.000ns - clk_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.548ns  (logic 14.322ns (41.455%)  route 20.226ns (58.545%))
  Logic Levels:           83  (CARRY4=70 LUT2=1 LUT3=5 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 8.619 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.789    -0.823    disp/clk_200MHz
    SLICE_X101Y52        FDRE                                         r  disp/blockIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  disp/blockIndex_reg[1]/Q
                         net (fo=766, routed)         2.124     1.757    disp/blockIndex[1]
    SLICE_X101Y24        LUT6 (Prop_lut6_I2_O)        0.124     1.881 r  disp/SAD_vector[1][3]_i_34/O
                         net (fo=1, routed)           0.000     1.881    disp/SAD_vector[1][3]_i_34_n_0
    SLICE_X101Y24        MUXF7 (Prop_muxf7_I1_O)      0.217     2.098 r  disp/SAD_vector_reg[1][3]_i_18/O
                         net (fo=18, routed)          0.934     3.033    disp/SAD_vector_reg[1][3]_i_18_n_0
    SLICE_X101Y25        LUT5 (Prop_lut5_I2_O)        0.299     3.332 r  disp/SAD_vector[1][3]_i_9/O
                         net (fo=90, routed)          1.177     4.509    disp/SAD_vector[1][3]_i_9_n_0
    SLICE_X101Y22        LUT3 (Prop_lut3_I0_O)        0.124     4.633 r  disp/SAD_vector[1][5]_i_114/O
                         net (fo=16, routed)          0.966     5.598    disp/SAD_vector[1][5]_i_114_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.124 r  disp/SAD_vector_reg[1][1]_i_2725/CO[3]
                         net (fo=1, routed)           0.000     6.124    disp/SAD_vector_reg[1][1]_i_2725_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.238 r  disp/SAD_vector_reg[1][1]_i_2687/CO[3]
                         net (fo=1, routed)           0.000     6.238    disp/SAD_vector_reg[1][1]_i_2687_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.352 r  disp/SAD_vector_reg[1][1]_i_2641/CO[3]
                         net (fo=1, routed)           0.000     6.352    disp/SAD_vector_reg[1][1]_i_2641_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 r  disp/SAD_vector_reg[1][1]_i_2583/CO[3]
                         net (fo=1, routed)           0.000     6.466    disp/SAD_vector_reg[1][1]_i_2583_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.580 r  disp/SAD_vector_reg[1][1]_i_2519/CO[3]
                         net (fo=1, routed)           0.000     6.580    disp/SAD_vector_reg[1][1]_i_2519_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.694 r  disp/SAD_vector_reg[1][1]_i_2456/CO[3]
                         net (fo=1, routed)           0.000     6.694    disp/SAD_vector_reg[1][1]_i_2456_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  disp/SAD_vector_reg[1][1]_i_2394/CO[3]
                         net (fo=1, routed)           0.000     6.808    disp/SAD_vector_reg[1][1]_i_2394_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  disp/SAD_vector_reg[1][1]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     6.922    disp/SAD_vector_reg[1][1]_i_2332_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 r  disp/SAD_vector_reg[1][1]_i_2270/O[1]
                         net (fo=3, routed)           1.284     8.540    disp/SAD_vector_reg[1][1]_i_2270_n_6
    SLICE_X97Y24         LUT3 (Prop_lut3_I0_O)        0.303     8.843 r  disp/SAD_vector[1][1]_i_2191/O
                         net (fo=1, routed)           1.072     9.915    disp/SAD_vector[1][1]_i_2191_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.465 r  disp/SAD_vector_reg[1][1]_i_2115/CO[3]
                         net (fo=1, routed)           0.000    10.465    disp/SAD_vector_reg[1][1]_i_2115_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  disp/SAD_vector_reg[1][1]_i_2025/CO[3]
                         net (fo=1, routed)           0.000    10.582    disp/SAD_vector_reg[1][1]_i_2025_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  disp/SAD_vector_reg[1][1]_i_1929/CO[3]
                         net (fo=1, routed)           0.000    10.699    disp/SAD_vector_reg[1][1]_i_1929_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  disp/SAD_vector_reg[1][1]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    10.816    disp/SAD_vector_reg[1][1]_i_1833_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.933 r  disp/SAD_vector_reg[1][1]_i_1738/CO[3]
                         net (fo=1, routed)           0.000    10.933    disp/SAD_vector_reg[1][1]_i_1738_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.050 r  disp/SAD_vector_reg[1][1]_i_1643/CO[3]
                         net (fo=1, routed)           0.000    11.050    disp/SAD_vector_reg[1][1]_i_1643_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.167 r  disp/SAD_vector_reg[1][1]_i_1544/CO[3]
                         net (fo=1, routed)           0.000    11.167    disp/SAD_vector_reg[1][1]_i_1544_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.284 r  disp/SAD_vector_reg[1][1]_i_1436/CO[3]
                         net (fo=1, routed)           0.000    11.284    disp/SAD_vector_reg[1][1]_i_1436_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.401 r  disp/SAD_vector_reg[1][1]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    11.401    disp/SAD_vector_reg[1][1]_i_1322_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.518 r  disp/SAD_vector_reg[1][1]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    11.518    disp/SAD_vector_reg[1][1]_i_1198_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.635 r  disp/SAD_vector_reg[1][1]_i_1078/CO[3]
                         net (fo=1, routed)           0.000    11.635    disp/SAD_vector_reg[1][1]_i_1078_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.752 r  disp/SAD_vector_reg[1][1]_i_959/CO[3]
                         net (fo=1, routed)           0.000    11.752    disp/SAD_vector_reg[1][1]_i_959_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.869 r  disp/SAD_vector_reg[1][1]_i_840/CO[3]
                         net (fo=1, routed)           0.000    11.869    disp/SAD_vector_reg[1][1]_i_840_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.986 r  disp/SAD_vector_reg[1][1]_i_717/CO[3]
                         net (fo=1, routed)           0.000    11.986    disp/SAD_vector_reg[1][1]_i_717_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.103 r  disp/SAD_vector_reg[1][1]_i_580/CO[3]
                         net (fo=1, routed)           0.000    12.103    disp/SAD_vector_reg[1][1]_i_580_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  disp/SAD_vector_reg[1][1]_i_439/CO[3]
                         net (fo=1, routed)           0.000    12.220    disp/SAD_vector_reg[1][1]_i_439_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.337 r  disp/SAD_vector_reg[1][1]_i_310/CO[3]
                         net (fo=1, routed)           0.000    12.337    disp/SAD_vector_reg[1][1]_i_310_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.454 r  disp/SAD_vector_reg[1][1]_i_189/CO[3]
                         net (fo=1, routed)           0.001    12.455    disp/SAD_vector_reg[1][1]_i_189_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.572 r  disp/SAD_vector_reg[1][1]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.572    disp/SAD_vector_reg[1][1]_i_128_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.895 r  disp/SAD_vector_reg[1][5]_i_52/O[1]
                         net (fo=3, routed)           1.462    14.357    disp/SAD_vector_reg[1][5]_i_52_n_6
    SLICE_X86Y40         LUT3 (Prop_lut3_I1_O)        0.306    14.663 r  disp/SAD_vector[1][1]_i_47/O
                         net (fo=1, routed)           0.777    15.441    disp/SAD_vector[1][1]_i_47_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.826 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.826    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.940 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.940    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X91Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.054    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X91Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.168    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  disp/SAD_vector_reg[1][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.282    disp/SAD_vector_reg[1][17]_i_13_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.396 r  disp/SAD_vector_reg[1][21]_i_13/CO[3]
                         net (fo=1, routed)           0.001    16.396    disp/SAD_vector_reg[1][21]_i_13_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.709 r  disp/SAD_vector_reg[1][25]_i_13/O[3]
                         net (fo=3, routed)           1.134    17.843    disp/SAD_vector_reg[1][25]_i_13_n_4
    SLICE_X76Y47         LUT3 (Prop_lut3_I1_O)        0.306    18.149 r  disp/SAD_vector[1][25]_i_14/O
                         net (fo=2, routed)           0.588    18.737    disp/SAD_vector[1][25]_i_14_n_0
    SLICE_X78Y48         LUT5 (Prop_lut5_I1_O)        0.124    18.861 r  disp/SAD_vector[1][25]_i_5/O
                         net (fo=2, routed)           1.385    20.246    disp/SAD_vector[1][25]_i_5_n_0
    SLICE_X90Y48         LUT6 (Prop_lut6_I0_O)        0.124    20.370 r  disp/SAD_vector[1][25]_i_9/O
                         net (fo=1, routed)           0.000    20.370    disp/SAD_vector[1][25]_i_9_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.750 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.750    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.989 r  disp/SAD_vector_reg[1][29]_i_3/O[2]
                         net (fo=5, routed)           1.253    22.242    disp/SAD_vector_reg[1][29]_i_3_n_5
    SLICE_X80Y47         LUT2 (Prop_lut2_I1_O)        0.301    22.543 r  disp/SAD_vector[1][149]_i_504/O
                         net (fo=1, routed)           0.000    22.543    disp/SAD_vector[1][149]_i_504_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.075 r  disp/SAD_vector_reg[1][149]_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.075    disp/SAD_vector_reg[1][149]_i_486_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.297 r  disp/SAD_vector_reg[1][149]_i_472/O[0]
                         net (fo=3, routed)           0.854    24.151    disp/SAD_vector_reg[1][149]_i_472_n_7
    SLICE_X62Y48         LUT6 (Prop_lut6_I5_O)        0.299    24.450 r  disp/SAD_vector[1][149]_i_480/O
                         net (fo=1, routed)           0.774    25.224    disp/SAD_vector[1][149]_i_480_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.731 r  disp/SAD_vector_reg[1][149]_i_463/CO[3]
                         net (fo=1, routed)           0.000    25.731    disp/SAD_vector_reg[1][149]_i_463_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.845 r  disp/SAD_vector_reg[1][149]_i_449/CO[3]
                         net (fo=1, routed)           0.001    25.845    disp/SAD_vector_reg[1][149]_i_449_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.959 r  disp/SAD_vector_reg[1][149]_i_435/CO[3]
                         net (fo=1, routed)           0.000    25.959    disp/SAD_vector_reg[1][149]_i_435_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    26.073    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    26.187    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.301    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.415 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    26.415    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.529 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    26.529    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.643 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.643    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.757    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.871    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.000    26.985    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.099 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    27.099    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.213 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    27.213    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.327 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    27.327    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.441 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    27.441    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.555 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.555    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.669 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.669    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.783 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.783    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.897 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.897    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    28.011    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    28.125    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    28.239    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.353 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.353    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.467 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    28.467    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.581 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.581    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.695 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.009    28.704    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.818 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.818    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.932 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.932    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.046 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.611    29.657    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X62Y76         LUT3 (Prop_lut3_I0_O)        0.124    29.781 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.170    31.951    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X80Y37         LUT5 (Prop_lut5_I3_O)        0.124    32.075 r  disp/SAD_vector[1][10]_i_1/O
                         net (fo=20, routed)          1.650    33.725    disp/SAD_vector[1][10]_i_1_n_0
    SLICE_X106Y35        FDRE                                         r  disp/SAD_vector_reg[3][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.692     8.619    disp/clk_200MHz
    SLICE_X106Y35        FDRE                                         r  disp/SAD_vector_reg[3][10]/C
                         clock pessimism              0.462     9.081    
                         clock uncertainty           -0.084     8.997    
    SLICE_X106Y35        FDRE (Setup_fdre_C_D)       -0.040     8.957    disp/SAD_vector_reg[3][10]
  -------------------------------------------------------------------
                         required time                          8.957    
                         arrival time                         -33.725    
  -------------------------------------------------------------------
                         slack                                -24.768    

Slack (VIOLATED) :        -24.746ns  (required time - arrival time)
  Source:                 disp/blockIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_vector_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0 rise@10.000ns - clk_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.621ns  (logic 14.322ns (41.368%)  route 20.299ns (58.633%))
  Logic Levels:           83  (CARRY4=70 LUT2=1 LUT3=5 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 8.607 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.789    -0.823    disp/clk_200MHz
    SLICE_X101Y52        FDRE                                         r  disp/blockIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  disp/blockIndex_reg[1]/Q
                         net (fo=766, routed)         2.124     1.757    disp/blockIndex[1]
    SLICE_X101Y24        LUT6 (Prop_lut6_I2_O)        0.124     1.881 r  disp/SAD_vector[1][3]_i_34/O
                         net (fo=1, routed)           0.000     1.881    disp/SAD_vector[1][3]_i_34_n_0
    SLICE_X101Y24        MUXF7 (Prop_muxf7_I1_O)      0.217     2.098 r  disp/SAD_vector_reg[1][3]_i_18/O
                         net (fo=18, routed)          0.934     3.033    disp/SAD_vector_reg[1][3]_i_18_n_0
    SLICE_X101Y25        LUT5 (Prop_lut5_I2_O)        0.299     3.332 r  disp/SAD_vector[1][3]_i_9/O
                         net (fo=90, routed)          1.177     4.509    disp/SAD_vector[1][3]_i_9_n_0
    SLICE_X101Y22        LUT3 (Prop_lut3_I0_O)        0.124     4.633 r  disp/SAD_vector[1][5]_i_114/O
                         net (fo=16, routed)          0.966     5.598    disp/SAD_vector[1][5]_i_114_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.124 r  disp/SAD_vector_reg[1][1]_i_2725/CO[3]
                         net (fo=1, routed)           0.000     6.124    disp/SAD_vector_reg[1][1]_i_2725_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.238 r  disp/SAD_vector_reg[1][1]_i_2687/CO[3]
                         net (fo=1, routed)           0.000     6.238    disp/SAD_vector_reg[1][1]_i_2687_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.352 r  disp/SAD_vector_reg[1][1]_i_2641/CO[3]
                         net (fo=1, routed)           0.000     6.352    disp/SAD_vector_reg[1][1]_i_2641_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 r  disp/SAD_vector_reg[1][1]_i_2583/CO[3]
                         net (fo=1, routed)           0.000     6.466    disp/SAD_vector_reg[1][1]_i_2583_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.580 r  disp/SAD_vector_reg[1][1]_i_2519/CO[3]
                         net (fo=1, routed)           0.000     6.580    disp/SAD_vector_reg[1][1]_i_2519_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.694 r  disp/SAD_vector_reg[1][1]_i_2456/CO[3]
                         net (fo=1, routed)           0.000     6.694    disp/SAD_vector_reg[1][1]_i_2456_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  disp/SAD_vector_reg[1][1]_i_2394/CO[3]
                         net (fo=1, routed)           0.000     6.808    disp/SAD_vector_reg[1][1]_i_2394_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  disp/SAD_vector_reg[1][1]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     6.922    disp/SAD_vector_reg[1][1]_i_2332_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 r  disp/SAD_vector_reg[1][1]_i_2270/O[1]
                         net (fo=3, routed)           1.284     8.540    disp/SAD_vector_reg[1][1]_i_2270_n_6
    SLICE_X97Y24         LUT3 (Prop_lut3_I0_O)        0.303     8.843 r  disp/SAD_vector[1][1]_i_2191/O
                         net (fo=1, routed)           1.072     9.915    disp/SAD_vector[1][1]_i_2191_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.465 r  disp/SAD_vector_reg[1][1]_i_2115/CO[3]
                         net (fo=1, routed)           0.000    10.465    disp/SAD_vector_reg[1][1]_i_2115_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  disp/SAD_vector_reg[1][1]_i_2025/CO[3]
                         net (fo=1, routed)           0.000    10.582    disp/SAD_vector_reg[1][1]_i_2025_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  disp/SAD_vector_reg[1][1]_i_1929/CO[3]
                         net (fo=1, routed)           0.000    10.699    disp/SAD_vector_reg[1][1]_i_1929_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  disp/SAD_vector_reg[1][1]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    10.816    disp/SAD_vector_reg[1][1]_i_1833_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.933 r  disp/SAD_vector_reg[1][1]_i_1738/CO[3]
                         net (fo=1, routed)           0.000    10.933    disp/SAD_vector_reg[1][1]_i_1738_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.050 r  disp/SAD_vector_reg[1][1]_i_1643/CO[3]
                         net (fo=1, routed)           0.000    11.050    disp/SAD_vector_reg[1][1]_i_1643_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.167 r  disp/SAD_vector_reg[1][1]_i_1544/CO[3]
                         net (fo=1, routed)           0.000    11.167    disp/SAD_vector_reg[1][1]_i_1544_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.284 r  disp/SAD_vector_reg[1][1]_i_1436/CO[3]
                         net (fo=1, routed)           0.000    11.284    disp/SAD_vector_reg[1][1]_i_1436_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.401 r  disp/SAD_vector_reg[1][1]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    11.401    disp/SAD_vector_reg[1][1]_i_1322_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.518 r  disp/SAD_vector_reg[1][1]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    11.518    disp/SAD_vector_reg[1][1]_i_1198_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.635 r  disp/SAD_vector_reg[1][1]_i_1078/CO[3]
                         net (fo=1, routed)           0.000    11.635    disp/SAD_vector_reg[1][1]_i_1078_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.752 r  disp/SAD_vector_reg[1][1]_i_959/CO[3]
                         net (fo=1, routed)           0.000    11.752    disp/SAD_vector_reg[1][1]_i_959_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.869 r  disp/SAD_vector_reg[1][1]_i_840/CO[3]
                         net (fo=1, routed)           0.000    11.869    disp/SAD_vector_reg[1][1]_i_840_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.986 r  disp/SAD_vector_reg[1][1]_i_717/CO[3]
                         net (fo=1, routed)           0.000    11.986    disp/SAD_vector_reg[1][1]_i_717_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.103 r  disp/SAD_vector_reg[1][1]_i_580/CO[3]
                         net (fo=1, routed)           0.000    12.103    disp/SAD_vector_reg[1][1]_i_580_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  disp/SAD_vector_reg[1][1]_i_439/CO[3]
                         net (fo=1, routed)           0.000    12.220    disp/SAD_vector_reg[1][1]_i_439_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.337 r  disp/SAD_vector_reg[1][1]_i_310/CO[3]
                         net (fo=1, routed)           0.000    12.337    disp/SAD_vector_reg[1][1]_i_310_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.454 r  disp/SAD_vector_reg[1][1]_i_189/CO[3]
                         net (fo=1, routed)           0.001    12.455    disp/SAD_vector_reg[1][1]_i_189_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.572 r  disp/SAD_vector_reg[1][1]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.572    disp/SAD_vector_reg[1][1]_i_128_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.895 r  disp/SAD_vector_reg[1][5]_i_52/O[1]
                         net (fo=3, routed)           1.462    14.357    disp/SAD_vector_reg[1][5]_i_52_n_6
    SLICE_X86Y40         LUT3 (Prop_lut3_I1_O)        0.306    14.663 r  disp/SAD_vector[1][1]_i_47/O
                         net (fo=1, routed)           0.777    15.441    disp/SAD_vector[1][1]_i_47_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.826 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.826    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.940 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.940    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X91Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.054    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X91Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.168    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  disp/SAD_vector_reg[1][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.282    disp/SAD_vector_reg[1][17]_i_13_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.396 r  disp/SAD_vector_reg[1][21]_i_13/CO[3]
                         net (fo=1, routed)           0.001    16.396    disp/SAD_vector_reg[1][21]_i_13_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.709 r  disp/SAD_vector_reg[1][25]_i_13/O[3]
                         net (fo=3, routed)           1.134    17.843    disp/SAD_vector_reg[1][25]_i_13_n_4
    SLICE_X76Y47         LUT3 (Prop_lut3_I1_O)        0.306    18.149 r  disp/SAD_vector[1][25]_i_14/O
                         net (fo=2, routed)           0.588    18.737    disp/SAD_vector[1][25]_i_14_n_0
    SLICE_X78Y48         LUT5 (Prop_lut5_I1_O)        0.124    18.861 r  disp/SAD_vector[1][25]_i_5/O
                         net (fo=2, routed)           1.385    20.246    disp/SAD_vector[1][25]_i_5_n_0
    SLICE_X90Y48         LUT6 (Prop_lut6_I0_O)        0.124    20.370 r  disp/SAD_vector[1][25]_i_9/O
                         net (fo=1, routed)           0.000    20.370    disp/SAD_vector[1][25]_i_9_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.750 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.750    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.989 r  disp/SAD_vector_reg[1][29]_i_3/O[2]
                         net (fo=5, routed)           1.253    22.242    disp/SAD_vector_reg[1][29]_i_3_n_5
    SLICE_X80Y47         LUT2 (Prop_lut2_I1_O)        0.301    22.543 r  disp/SAD_vector[1][149]_i_504/O
                         net (fo=1, routed)           0.000    22.543    disp/SAD_vector[1][149]_i_504_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.075 r  disp/SAD_vector_reg[1][149]_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.075    disp/SAD_vector_reg[1][149]_i_486_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.297 r  disp/SAD_vector_reg[1][149]_i_472/O[0]
                         net (fo=3, routed)           0.854    24.151    disp/SAD_vector_reg[1][149]_i_472_n_7
    SLICE_X62Y48         LUT6 (Prop_lut6_I5_O)        0.299    24.450 r  disp/SAD_vector[1][149]_i_480/O
                         net (fo=1, routed)           0.774    25.224    disp/SAD_vector[1][149]_i_480_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.731 r  disp/SAD_vector_reg[1][149]_i_463/CO[3]
                         net (fo=1, routed)           0.000    25.731    disp/SAD_vector_reg[1][149]_i_463_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.845 r  disp/SAD_vector_reg[1][149]_i_449/CO[3]
                         net (fo=1, routed)           0.001    25.845    disp/SAD_vector_reg[1][149]_i_449_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.959 r  disp/SAD_vector_reg[1][149]_i_435/CO[3]
                         net (fo=1, routed)           0.000    25.959    disp/SAD_vector_reg[1][149]_i_435_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    26.073    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    26.187    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.301    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.415 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    26.415    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.529 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    26.529    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.643 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.643    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.757    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.871    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.000    26.985    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.099 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    27.099    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.213 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    27.213    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.327 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    27.327    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.441 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    27.441    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.555 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.555    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.669 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.669    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.783 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.783    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.897 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.897    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    28.011    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    28.125    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    28.239    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.353 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.353    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.467 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    28.467    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.581 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.581    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.695 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.009    28.704    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.818 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.818    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.932 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.932    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.046 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.611    29.657    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X62Y76         LUT3 (Prop_lut3_I0_O)        0.124    29.781 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.421    32.202    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X96Y68         LUT5 (Prop_lut5_I3_O)        0.124    32.326 r  disp/SAD_vector[1][26]_i_1/O
                         net (fo=20, routed)          1.473    33.799    disp/SAD_vector[1][26]_i_1_n_0
    SLICE_X106Y63        FDRE                                         r  disp/SAD_vector_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.681     8.607    disp/clk_200MHz
    SLICE_X106Y63        FDRE                                         r  disp/SAD_vector_reg[0][26]/C
                         clock pessimism              0.576     9.183    
                         clock uncertainty           -0.084     9.100    
    SLICE_X106Y63        FDRE (Setup_fdre_C_D)       -0.047     9.053    disp/SAD_vector_reg[0][26]
  -------------------------------------------------------------------
                         required time                          9.053    
                         arrival time                         -33.799    
  -------------------------------------------------------------------
                         slack                                -24.746    

Slack (VIOLATED) :        -24.742ns  (required time - arrival time)
  Source:                 disp/blockIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_vector_reg[13][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0 rise@10.000ns - clk_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.534ns  (logic 14.322ns (41.473%)  route 20.212ns (58.527%))
  Logic Levels:           83  (CARRY4=70 LUT2=1 LUT3=5 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 8.619 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.789    -0.823    disp/clk_200MHz
    SLICE_X101Y52        FDRE                                         r  disp/blockIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  disp/blockIndex_reg[1]/Q
                         net (fo=766, routed)         2.124     1.757    disp/blockIndex[1]
    SLICE_X101Y24        LUT6 (Prop_lut6_I2_O)        0.124     1.881 r  disp/SAD_vector[1][3]_i_34/O
                         net (fo=1, routed)           0.000     1.881    disp/SAD_vector[1][3]_i_34_n_0
    SLICE_X101Y24        MUXF7 (Prop_muxf7_I1_O)      0.217     2.098 r  disp/SAD_vector_reg[1][3]_i_18/O
                         net (fo=18, routed)          0.934     3.033    disp/SAD_vector_reg[1][3]_i_18_n_0
    SLICE_X101Y25        LUT5 (Prop_lut5_I2_O)        0.299     3.332 r  disp/SAD_vector[1][3]_i_9/O
                         net (fo=90, routed)          1.177     4.509    disp/SAD_vector[1][3]_i_9_n_0
    SLICE_X101Y22        LUT3 (Prop_lut3_I0_O)        0.124     4.633 r  disp/SAD_vector[1][5]_i_114/O
                         net (fo=16, routed)          0.966     5.598    disp/SAD_vector[1][5]_i_114_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.124 r  disp/SAD_vector_reg[1][1]_i_2725/CO[3]
                         net (fo=1, routed)           0.000     6.124    disp/SAD_vector_reg[1][1]_i_2725_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.238 r  disp/SAD_vector_reg[1][1]_i_2687/CO[3]
                         net (fo=1, routed)           0.000     6.238    disp/SAD_vector_reg[1][1]_i_2687_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.352 r  disp/SAD_vector_reg[1][1]_i_2641/CO[3]
                         net (fo=1, routed)           0.000     6.352    disp/SAD_vector_reg[1][1]_i_2641_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 r  disp/SAD_vector_reg[1][1]_i_2583/CO[3]
                         net (fo=1, routed)           0.000     6.466    disp/SAD_vector_reg[1][1]_i_2583_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.580 r  disp/SAD_vector_reg[1][1]_i_2519/CO[3]
                         net (fo=1, routed)           0.000     6.580    disp/SAD_vector_reg[1][1]_i_2519_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.694 r  disp/SAD_vector_reg[1][1]_i_2456/CO[3]
                         net (fo=1, routed)           0.000     6.694    disp/SAD_vector_reg[1][1]_i_2456_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  disp/SAD_vector_reg[1][1]_i_2394/CO[3]
                         net (fo=1, routed)           0.000     6.808    disp/SAD_vector_reg[1][1]_i_2394_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  disp/SAD_vector_reg[1][1]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     6.922    disp/SAD_vector_reg[1][1]_i_2332_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 r  disp/SAD_vector_reg[1][1]_i_2270/O[1]
                         net (fo=3, routed)           1.284     8.540    disp/SAD_vector_reg[1][1]_i_2270_n_6
    SLICE_X97Y24         LUT3 (Prop_lut3_I0_O)        0.303     8.843 r  disp/SAD_vector[1][1]_i_2191/O
                         net (fo=1, routed)           1.072     9.915    disp/SAD_vector[1][1]_i_2191_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.465 r  disp/SAD_vector_reg[1][1]_i_2115/CO[3]
                         net (fo=1, routed)           0.000    10.465    disp/SAD_vector_reg[1][1]_i_2115_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  disp/SAD_vector_reg[1][1]_i_2025/CO[3]
                         net (fo=1, routed)           0.000    10.582    disp/SAD_vector_reg[1][1]_i_2025_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  disp/SAD_vector_reg[1][1]_i_1929/CO[3]
                         net (fo=1, routed)           0.000    10.699    disp/SAD_vector_reg[1][1]_i_1929_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  disp/SAD_vector_reg[1][1]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    10.816    disp/SAD_vector_reg[1][1]_i_1833_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.933 r  disp/SAD_vector_reg[1][1]_i_1738/CO[3]
                         net (fo=1, routed)           0.000    10.933    disp/SAD_vector_reg[1][1]_i_1738_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.050 r  disp/SAD_vector_reg[1][1]_i_1643/CO[3]
                         net (fo=1, routed)           0.000    11.050    disp/SAD_vector_reg[1][1]_i_1643_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.167 r  disp/SAD_vector_reg[1][1]_i_1544/CO[3]
                         net (fo=1, routed)           0.000    11.167    disp/SAD_vector_reg[1][1]_i_1544_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.284 r  disp/SAD_vector_reg[1][1]_i_1436/CO[3]
                         net (fo=1, routed)           0.000    11.284    disp/SAD_vector_reg[1][1]_i_1436_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.401 r  disp/SAD_vector_reg[1][1]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    11.401    disp/SAD_vector_reg[1][1]_i_1322_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.518 r  disp/SAD_vector_reg[1][1]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    11.518    disp/SAD_vector_reg[1][1]_i_1198_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.635 r  disp/SAD_vector_reg[1][1]_i_1078/CO[3]
                         net (fo=1, routed)           0.000    11.635    disp/SAD_vector_reg[1][1]_i_1078_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.752 r  disp/SAD_vector_reg[1][1]_i_959/CO[3]
                         net (fo=1, routed)           0.000    11.752    disp/SAD_vector_reg[1][1]_i_959_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.869 r  disp/SAD_vector_reg[1][1]_i_840/CO[3]
                         net (fo=1, routed)           0.000    11.869    disp/SAD_vector_reg[1][1]_i_840_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.986 r  disp/SAD_vector_reg[1][1]_i_717/CO[3]
                         net (fo=1, routed)           0.000    11.986    disp/SAD_vector_reg[1][1]_i_717_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.103 r  disp/SAD_vector_reg[1][1]_i_580/CO[3]
                         net (fo=1, routed)           0.000    12.103    disp/SAD_vector_reg[1][1]_i_580_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  disp/SAD_vector_reg[1][1]_i_439/CO[3]
                         net (fo=1, routed)           0.000    12.220    disp/SAD_vector_reg[1][1]_i_439_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.337 r  disp/SAD_vector_reg[1][1]_i_310/CO[3]
                         net (fo=1, routed)           0.000    12.337    disp/SAD_vector_reg[1][1]_i_310_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.454 r  disp/SAD_vector_reg[1][1]_i_189/CO[3]
                         net (fo=1, routed)           0.001    12.455    disp/SAD_vector_reg[1][1]_i_189_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.572 r  disp/SAD_vector_reg[1][1]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.572    disp/SAD_vector_reg[1][1]_i_128_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.895 r  disp/SAD_vector_reg[1][5]_i_52/O[1]
                         net (fo=3, routed)           1.462    14.357    disp/SAD_vector_reg[1][5]_i_52_n_6
    SLICE_X86Y40         LUT3 (Prop_lut3_I1_O)        0.306    14.663 r  disp/SAD_vector[1][1]_i_47/O
                         net (fo=1, routed)           0.777    15.441    disp/SAD_vector[1][1]_i_47_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.826 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.826    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.940 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.940    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X91Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.054    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X91Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.168    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  disp/SAD_vector_reg[1][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.282    disp/SAD_vector_reg[1][17]_i_13_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.396 r  disp/SAD_vector_reg[1][21]_i_13/CO[3]
                         net (fo=1, routed)           0.001    16.396    disp/SAD_vector_reg[1][21]_i_13_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.709 r  disp/SAD_vector_reg[1][25]_i_13/O[3]
                         net (fo=3, routed)           1.134    17.843    disp/SAD_vector_reg[1][25]_i_13_n_4
    SLICE_X76Y47         LUT3 (Prop_lut3_I1_O)        0.306    18.149 r  disp/SAD_vector[1][25]_i_14/O
                         net (fo=2, routed)           0.588    18.737    disp/SAD_vector[1][25]_i_14_n_0
    SLICE_X78Y48         LUT5 (Prop_lut5_I1_O)        0.124    18.861 r  disp/SAD_vector[1][25]_i_5/O
                         net (fo=2, routed)           1.385    20.246    disp/SAD_vector[1][25]_i_5_n_0
    SLICE_X90Y48         LUT6 (Prop_lut6_I0_O)        0.124    20.370 r  disp/SAD_vector[1][25]_i_9/O
                         net (fo=1, routed)           0.000    20.370    disp/SAD_vector[1][25]_i_9_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.750 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.750    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.989 r  disp/SAD_vector_reg[1][29]_i_3/O[2]
                         net (fo=5, routed)           1.253    22.242    disp/SAD_vector_reg[1][29]_i_3_n_5
    SLICE_X80Y47         LUT2 (Prop_lut2_I1_O)        0.301    22.543 r  disp/SAD_vector[1][149]_i_504/O
                         net (fo=1, routed)           0.000    22.543    disp/SAD_vector[1][149]_i_504_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.075 r  disp/SAD_vector_reg[1][149]_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.075    disp/SAD_vector_reg[1][149]_i_486_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.297 r  disp/SAD_vector_reg[1][149]_i_472/O[0]
                         net (fo=3, routed)           0.854    24.151    disp/SAD_vector_reg[1][149]_i_472_n_7
    SLICE_X62Y48         LUT6 (Prop_lut6_I5_O)        0.299    24.450 r  disp/SAD_vector[1][149]_i_480/O
                         net (fo=1, routed)           0.774    25.224    disp/SAD_vector[1][149]_i_480_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.731 r  disp/SAD_vector_reg[1][149]_i_463/CO[3]
                         net (fo=1, routed)           0.000    25.731    disp/SAD_vector_reg[1][149]_i_463_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.845 r  disp/SAD_vector_reg[1][149]_i_449/CO[3]
                         net (fo=1, routed)           0.001    25.845    disp/SAD_vector_reg[1][149]_i_449_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.959 r  disp/SAD_vector_reg[1][149]_i_435/CO[3]
                         net (fo=1, routed)           0.000    25.959    disp/SAD_vector_reg[1][149]_i_435_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    26.073    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    26.187    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.301    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.415 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    26.415    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.529 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    26.529    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.643 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.643    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.757    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.871    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.000    26.985    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.099 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    27.099    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.213 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    27.213    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.327 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    27.327    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.441 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    27.441    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.555 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.555    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.669 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.669    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.783 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.783    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.897 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.897    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    28.011    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    28.125    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    28.239    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.353 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.353    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.467 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    28.467    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.581 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.581    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.695 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.009    28.704    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.818 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.818    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.932 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.932    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.046 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.611    29.657    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X62Y76         LUT3 (Prop_lut3_I0_O)        0.124    29.781 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.170    31.951    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X80Y37         LUT5 (Prop_lut5_I3_O)        0.124    32.075 r  disp/SAD_vector[1][10]_i_1/O
                         net (fo=20, routed)          1.636    33.711    disp/SAD_vector[1][10]_i_1_n_0
    SLICE_X108Y36        FDRE                                         r  disp/SAD_vector_reg[13][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.692     8.619    disp/clk_200MHz
    SLICE_X108Y36        FDRE                                         r  disp/SAD_vector_reg[13][10]/C
                         clock pessimism              0.462     9.081    
                         clock uncertainty           -0.084     8.997    
    SLICE_X108Y36        FDRE (Setup_fdre_C_D)       -0.028     8.969    disp/SAD_vector_reg[13][10]
  -------------------------------------------------------------------
                         required time                          8.969    
                         arrival time                         -33.711    
  -------------------------------------------------------------------
                         slack                                -24.742    

Slack (VIOLATED) :        -24.697ns  (required time - arrival time)
  Source:                 disp/blockIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_vector_reg[10][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0 rise@10.000ns - clk_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.391ns  (logic 14.322ns (41.644%)  route 20.069ns (58.356%))
  Logic Levels:           83  (CARRY4=70 LUT2=1 LUT3=5 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.789    -0.823    disp/clk_200MHz
    SLICE_X101Y52        FDRE                                         r  disp/blockIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  disp/blockIndex_reg[1]/Q
                         net (fo=766, routed)         2.124     1.757    disp/blockIndex[1]
    SLICE_X101Y24        LUT6 (Prop_lut6_I2_O)        0.124     1.881 r  disp/SAD_vector[1][3]_i_34/O
                         net (fo=1, routed)           0.000     1.881    disp/SAD_vector[1][3]_i_34_n_0
    SLICE_X101Y24        MUXF7 (Prop_muxf7_I1_O)      0.217     2.098 r  disp/SAD_vector_reg[1][3]_i_18/O
                         net (fo=18, routed)          0.934     3.033    disp/SAD_vector_reg[1][3]_i_18_n_0
    SLICE_X101Y25        LUT5 (Prop_lut5_I2_O)        0.299     3.332 r  disp/SAD_vector[1][3]_i_9/O
                         net (fo=90, routed)          1.177     4.509    disp/SAD_vector[1][3]_i_9_n_0
    SLICE_X101Y22        LUT3 (Prop_lut3_I0_O)        0.124     4.633 r  disp/SAD_vector[1][5]_i_114/O
                         net (fo=16, routed)          0.966     5.598    disp/SAD_vector[1][5]_i_114_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.124 r  disp/SAD_vector_reg[1][1]_i_2725/CO[3]
                         net (fo=1, routed)           0.000     6.124    disp/SAD_vector_reg[1][1]_i_2725_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.238 r  disp/SAD_vector_reg[1][1]_i_2687/CO[3]
                         net (fo=1, routed)           0.000     6.238    disp/SAD_vector_reg[1][1]_i_2687_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.352 r  disp/SAD_vector_reg[1][1]_i_2641/CO[3]
                         net (fo=1, routed)           0.000     6.352    disp/SAD_vector_reg[1][1]_i_2641_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 r  disp/SAD_vector_reg[1][1]_i_2583/CO[3]
                         net (fo=1, routed)           0.000     6.466    disp/SAD_vector_reg[1][1]_i_2583_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.580 r  disp/SAD_vector_reg[1][1]_i_2519/CO[3]
                         net (fo=1, routed)           0.000     6.580    disp/SAD_vector_reg[1][1]_i_2519_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.694 r  disp/SAD_vector_reg[1][1]_i_2456/CO[3]
                         net (fo=1, routed)           0.000     6.694    disp/SAD_vector_reg[1][1]_i_2456_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  disp/SAD_vector_reg[1][1]_i_2394/CO[3]
                         net (fo=1, routed)           0.000     6.808    disp/SAD_vector_reg[1][1]_i_2394_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  disp/SAD_vector_reg[1][1]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     6.922    disp/SAD_vector_reg[1][1]_i_2332_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 r  disp/SAD_vector_reg[1][1]_i_2270/O[1]
                         net (fo=3, routed)           1.284     8.540    disp/SAD_vector_reg[1][1]_i_2270_n_6
    SLICE_X97Y24         LUT3 (Prop_lut3_I0_O)        0.303     8.843 r  disp/SAD_vector[1][1]_i_2191/O
                         net (fo=1, routed)           1.072     9.915    disp/SAD_vector[1][1]_i_2191_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.465 r  disp/SAD_vector_reg[1][1]_i_2115/CO[3]
                         net (fo=1, routed)           0.000    10.465    disp/SAD_vector_reg[1][1]_i_2115_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  disp/SAD_vector_reg[1][1]_i_2025/CO[3]
                         net (fo=1, routed)           0.000    10.582    disp/SAD_vector_reg[1][1]_i_2025_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  disp/SAD_vector_reg[1][1]_i_1929/CO[3]
                         net (fo=1, routed)           0.000    10.699    disp/SAD_vector_reg[1][1]_i_1929_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  disp/SAD_vector_reg[1][1]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    10.816    disp/SAD_vector_reg[1][1]_i_1833_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.933 r  disp/SAD_vector_reg[1][1]_i_1738/CO[3]
                         net (fo=1, routed)           0.000    10.933    disp/SAD_vector_reg[1][1]_i_1738_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.050 r  disp/SAD_vector_reg[1][1]_i_1643/CO[3]
                         net (fo=1, routed)           0.000    11.050    disp/SAD_vector_reg[1][1]_i_1643_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.167 r  disp/SAD_vector_reg[1][1]_i_1544/CO[3]
                         net (fo=1, routed)           0.000    11.167    disp/SAD_vector_reg[1][1]_i_1544_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.284 r  disp/SAD_vector_reg[1][1]_i_1436/CO[3]
                         net (fo=1, routed)           0.000    11.284    disp/SAD_vector_reg[1][1]_i_1436_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.401 r  disp/SAD_vector_reg[1][1]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    11.401    disp/SAD_vector_reg[1][1]_i_1322_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.518 r  disp/SAD_vector_reg[1][1]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    11.518    disp/SAD_vector_reg[1][1]_i_1198_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.635 r  disp/SAD_vector_reg[1][1]_i_1078/CO[3]
                         net (fo=1, routed)           0.000    11.635    disp/SAD_vector_reg[1][1]_i_1078_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.752 r  disp/SAD_vector_reg[1][1]_i_959/CO[3]
                         net (fo=1, routed)           0.000    11.752    disp/SAD_vector_reg[1][1]_i_959_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.869 r  disp/SAD_vector_reg[1][1]_i_840/CO[3]
                         net (fo=1, routed)           0.000    11.869    disp/SAD_vector_reg[1][1]_i_840_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.986 r  disp/SAD_vector_reg[1][1]_i_717/CO[3]
                         net (fo=1, routed)           0.000    11.986    disp/SAD_vector_reg[1][1]_i_717_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.103 r  disp/SAD_vector_reg[1][1]_i_580/CO[3]
                         net (fo=1, routed)           0.000    12.103    disp/SAD_vector_reg[1][1]_i_580_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  disp/SAD_vector_reg[1][1]_i_439/CO[3]
                         net (fo=1, routed)           0.000    12.220    disp/SAD_vector_reg[1][1]_i_439_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.337 r  disp/SAD_vector_reg[1][1]_i_310/CO[3]
                         net (fo=1, routed)           0.000    12.337    disp/SAD_vector_reg[1][1]_i_310_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.454 r  disp/SAD_vector_reg[1][1]_i_189/CO[3]
                         net (fo=1, routed)           0.001    12.455    disp/SAD_vector_reg[1][1]_i_189_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.572 r  disp/SAD_vector_reg[1][1]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.572    disp/SAD_vector_reg[1][1]_i_128_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.895 r  disp/SAD_vector_reg[1][5]_i_52/O[1]
                         net (fo=3, routed)           1.462    14.357    disp/SAD_vector_reg[1][5]_i_52_n_6
    SLICE_X86Y40         LUT3 (Prop_lut3_I1_O)        0.306    14.663 r  disp/SAD_vector[1][1]_i_47/O
                         net (fo=1, routed)           0.777    15.441    disp/SAD_vector[1][1]_i_47_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.826 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.826    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.940 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.940    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X91Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.054    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X91Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.168    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  disp/SAD_vector_reg[1][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.282    disp/SAD_vector_reg[1][17]_i_13_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.396 r  disp/SAD_vector_reg[1][21]_i_13/CO[3]
                         net (fo=1, routed)           0.001    16.396    disp/SAD_vector_reg[1][21]_i_13_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.709 r  disp/SAD_vector_reg[1][25]_i_13/O[3]
                         net (fo=3, routed)           1.134    17.843    disp/SAD_vector_reg[1][25]_i_13_n_4
    SLICE_X76Y47         LUT3 (Prop_lut3_I1_O)        0.306    18.149 r  disp/SAD_vector[1][25]_i_14/O
                         net (fo=2, routed)           0.588    18.737    disp/SAD_vector[1][25]_i_14_n_0
    SLICE_X78Y48         LUT5 (Prop_lut5_I1_O)        0.124    18.861 r  disp/SAD_vector[1][25]_i_5/O
                         net (fo=2, routed)           1.385    20.246    disp/SAD_vector[1][25]_i_5_n_0
    SLICE_X90Y48         LUT6 (Prop_lut6_I0_O)        0.124    20.370 r  disp/SAD_vector[1][25]_i_9/O
                         net (fo=1, routed)           0.000    20.370    disp/SAD_vector[1][25]_i_9_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.750 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.750    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.989 r  disp/SAD_vector_reg[1][29]_i_3/O[2]
                         net (fo=5, routed)           1.253    22.242    disp/SAD_vector_reg[1][29]_i_3_n_5
    SLICE_X80Y47         LUT2 (Prop_lut2_I1_O)        0.301    22.543 r  disp/SAD_vector[1][149]_i_504/O
                         net (fo=1, routed)           0.000    22.543    disp/SAD_vector[1][149]_i_504_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.075 r  disp/SAD_vector_reg[1][149]_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.075    disp/SAD_vector_reg[1][149]_i_486_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.297 r  disp/SAD_vector_reg[1][149]_i_472/O[0]
                         net (fo=3, routed)           0.854    24.151    disp/SAD_vector_reg[1][149]_i_472_n_7
    SLICE_X62Y48         LUT6 (Prop_lut6_I5_O)        0.299    24.450 r  disp/SAD_vector[1][149]_i_480/O
                         net (fo=1, routed)           0.774    25.224    disp/SAD_vector[1][149]_i_480_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.731 r  disp/SAD_vector_reg[1][149]_i_463/CO[3]
                         net (fo=1, routed)           0.000    25.731    disp/SAD_vector_reg[1][149]_i_463_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.845 r  disp/SAD_vector_reg[1][149]_i_449/CO[3]
                         net (fo=1, routed)           0.001    25.845    disp/SAD_vector_reg[1][149]_i_449_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.959 r  disp/SAD_vector_reg[1][149]_i_435/CO[3]
                         net (fo=1, routed)           0.000    25.959    disp/SAD_vector_reg[1][149]_i_435_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    26.073    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    26.187    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.301    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.415 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    26.415    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.529 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    26.529    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.643 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.643    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.757    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.871    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.000    26.985    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.099 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    27.099    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.213 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    27.213    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.327 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    27.327    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.441 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    27.441    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.555 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.555    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.669 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.669    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.783 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.783    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.897 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.897    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    28.011    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    28.125    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    28.239    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.353 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.353    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.467 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    28.467    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.581 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.581    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.695 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.009    28.704    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.818 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.818    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.932 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.932    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.046 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.611    29.657    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X62Y76         LUT3 (Prop_lut3_I0_O)        0.124    29.781 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.303    32.084    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X77Y47         LUT5 (Prop_lut5_I3_O)        0.124    32.208 r  disp/SAD_vector[1][23]_i_1/O
                         net (fo=20, routed)          1.361    33.569    disp/SAD_vector[1][23]_i_1_n_0
    SLICE_X105Y47        FDRE                                         r  disp/SAD_vector_reg[10][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.624     8.551    disp/clk_200MHz
    SLICE_X105Y47        FDRE                                         r  disp/SAD_vector_reg[10][23]/C
                         clock pessimism              0.462     9.013    
                         clock uncertainty           -0.084     8.929    
    SLICE_X105Y47        FDRE (Setup_fdre_C_D)       -0.058     8.871    disp/SAD_vector_reg[10][23]
  -------------------------------------------------------------------
                         required time                          8.871    
                         arrival time                         -33.569    
  -------------------------------------------------------------------
                         slack                                -24.697    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 disp/index_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/result_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0 rise@0.000ns - clk_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.661%)  route 0.132ns (48.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.594    -0.585    disp/clk_200MHz
    SLICE_X11Y45         FDRE                                         r  disp/index_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  disp/index_reg[7]/Q
                         net (fo=1, routed)           0.132    -0.312    disp/index_reg_n_0_[7]
    SLICE_X12Y45         FDRE                                         r  disp/result_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.863    -0.822    disp/clk_200MHz
    SLICE_X12Y45         FDRE                                         r  disp/result_data_reg[7]/C
                         clock pessimism              0.273    -0.549    
    SLICE_X12Y45         FDRE (Hold_fdre_C_D)         0.063    -0.486    disp/result_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/result_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0 rise@0.000ns - clk_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.661%)  route 0.132ns (48.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.594    -0.585    disp/clk_200MHz
    SLICE_X11Y45         FDRE                                         r  disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  disp/index_reg[5]/Q
                         net (fo=1, routed)           0.132    -0.312    disp/index_reg_n_0_[5]
    SLICE_X12Y45         FDRE                                         r  disp/result_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.863    -0.822    disp/clk_200MHz
    SLICE_X12Y45         FDRE                                         r  disp/result_data_reg[5]/C
                         clock pessimism              0.273    -0.549    
    SLICE_X12Y45         FDRE (Hold_fdre_C_D)         0.059    -0.490    disp/result_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 disp/index_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/result_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0 rise@0.000ns - clk_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.661%)  route 0.132ns (48.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.594    -0.585    disp/clk_200MHz
    SLICE_X11Y45         FDRE                                         r  disp/index_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  disp/index_reg[6]/Q
                         net (fo=1, routed)           0.132    -0.312    disp/index_reg_n_0_[6]
    SLICE_X12Y45         FDRE                                         r  disp/result_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.863    -0.822    disp/clk_200MHz
    SLICE_X12Y45         FDRE                                         r  disp/result_data_reg[6]/C
                         clock pessimism              0.273    -0.549    
    SLICE_X12Y45         FDRE (Hold_fdre_C_D)         0.052    -0.497    disp/result_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 disp/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/result_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0 rise@0.000ns - clk_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.390%)  route 0.143ns (46.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.560    -0.619    disp/clk_200MHz
    SLICE_X32Y55         FDRE                                         r  disp/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  disp/index_reg[3]/Q
                         net (fo=1, routed)           0.143    -0.311    disp/index_reg_n_0_[3]
    SLICE_X32Y56         FDRE                                         r  disp/result_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.827    -0.858    disp/clk_200MHz
    SLICE_X32Y56         FDRE                                         r  disp/result_data_reg[3]/C
                         clock pessimism              0.255    -0.603    
    SLICE_X32Y56         FDRE (Hold_fdre_C_D)         0.085    -0.518    disp/result_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 disp/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/result_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0 rise@0.000ns - clk_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.458%)  route 0.169ns (54.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.563    -0.616    disp/clk_200MHz
    SLICE_X35Y49         FDRE                                         r  disp/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  disp/index_reg[1]/Q
                         net (fo=1, routed)           0.169    -0.305    disp/index_reg_n_0_[1]
    SLICE_X33Y49         FDRE                                         r  disp/result_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.829    -0.856    disp/clk_200MHz
    SLICE_X33Y49         FDRE                                         r  disp/result_data_reg[1]/C
                         clock pessimism              0.273    -0.583    
    SLICE_X33Y49         FDRE (Hold_fdre_C_D)         0.070    -0.513    disp/result_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 disp/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/result_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0 rise@0.000ns - clk_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.045%)  route 0.145ns (46.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.560    -0.619    disp/clk_200MHz
    SLICE_X32Y55         FDRE                                         r  disp/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  disp/index_reg[4]/Q
                         net (fo=1, routed)           0.145    -0.309    disp/index_reg_n_0_[4]
    SLICE_X32Y56         FDRE                                         r  disp/result_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.827    -0.858    disp/clk_200MHz
    SLICE_X32Y56         FDRE                                         r  disp/result_data_reg[4]/C
                         clock pessimism              0.255    -0.603    
    SLICE_X32Y56         FDRE (Hold_fdre_C_D)         0.085    -0.518    disp/result_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/row_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0 rise@0.000ns - clk_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.453%)  route 0.089ns (26.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.618    -0.561    disp/clk_200MHz
    SLICE_X0Y33          FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.148    -0.413 r  disp/row_count_reg[3]/Q
                         net (fo=16, routed)          0.089    -0.324    disp/row_count_reg_n_0_[3]
    SLICE_X0Y33          LUT6 (Prop_lut6_I4_O)        0.098    -0.226 r  disp/row_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    disp/row_count[5]_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  disp/row_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.886    -0.799    disp/clk_200MHz
    SLICE_X0Y33          FDRE                                         r  disp/row_count_reg[5]/C
                         clock pessimism              0.238    -0.561    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.120    -0.441    disp/row_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 disp/row_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/row_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0 rise@0.000ns - clk_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.212ns (62.047%)  route 0.130ns (37.953%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.619    -0.560    disp/clk_200MHz
    SLICE_X0Y34          FDRE                                         r  disp/row_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  disp/row_count_reg[0]/Q
                         net (fo=31, routed)          0.130    -0.266    disp/row_count_reg_n_0_[0]
    SLICE_X1Y34          LUT5 (Prop_lut5_I1_O)        0.048    -0.218 r  disp/row_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    disp/row_count[2]_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  disp/row_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.887    -0.798    disp/clk_200MHz
    SLICE_X1Y34          FDRE                                         r  disp/row_count_reg[2]/C
                         clock pessimism              0.251    -0.547    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.107    -0.440    disp/row_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 disp/scnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/scnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0 rise@0.000ns - clk_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.965%)  route 0.129ns (41.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.593    -0.586    disp/clk_200MHz
    SLICE_X9Y42          FDRE                                         r  disp/scnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  disp/scnt_reg[8]/Q
                         net (fo=5, routed)           0.129    -0.315    disp/scnt[8]
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  disp/scnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    disp/scnt[8]_i_1_n_0
    SLICE_X9Y42          FDRE                                         r  disp/scnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.862    -0.823    disp/clk_200MHz
    SLICE_X9Y42          FDRE                                         r  disp/scnt_reg[8]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X9Y42          FDRE (Hold_fdre_C_D)         0.091    -0.495    disp/scnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 disp/row_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/row_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0 rise@0.000ns - clk_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.711%)  route 0.130ns (38.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.619    -0.560    disp/clk_200MHz
    SLICE_X0Y34          FDRE                                         r  disp/row_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  disp/row_count_reg[0]/Q
                         net (fo=31, routed)          0.130    -0.266    disp/row_count_reg_n_0_[0]
    SLICE_X1Y34          LUT4 (Prop_lut4_I0_O)        0.045    -0.221 r  disp/row_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    disp/row_count[1]_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  disp/row_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.887    -0.798    disp/clk_200MHz
    SLICE_X1Y34          FDRE                                         r  disp/row_count_reg[1]/C
                         clock pessimism              0.251    -0.547    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.091    -0.456    disp/row_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200MHz_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y7      fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0      fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y17     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y23     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y5      fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1      fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y13     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y28     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9      fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y12     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y46     disp/result_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y49     disp/result_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y46     disp/result_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y56     disp/result_data_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y56     disp/result_data_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y56     disp/result_data_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y56     disp/result_data_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y45     disp/result_data_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y45     disp/result_data_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y45     disp/result_data_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y46     disp/result_data_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y45     disp/result_data_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y45     disp/result_data_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y45     disp/result_data_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y39     disp/temp_reg[1][24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y39     disp/temp_reg[1][25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y39     disp/temp_reg[1][26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y35     disp/temp_reg[1][28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y35     disp/temp_reg[1][28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y27     disp/temp_reg[1][29]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_24MHz_clk_wiz_0
  To Clock:  clk_24MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       37.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.538ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.890ns (21.828%)  route 3.187ns (78.172%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 40.248 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.834    -0.778    clks/CLK
    SLICE_X0Y41          FDRE                                         r  clks/bounce_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.518    -0.260 f  clks/bounce_count_reg[6]/Q
                         net (fo=3, routed)           0.827     0.568    clks/bounce_count[6]
    SLICE_X2Y41          LUT4 (Prop_lut4_I1_O)        0.124     0.692 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.830     1.522    clks/bounce_count[20]_i_6_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.124     1.646 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.530     3.176    clks/bounce_count[20]_i_4_n_0
    SLICE_X0Y42          LUT4 (Prop_lut4_I2_O)        0.124     3.300 r  clks/bounce_count[11]_i_1/O
                         net (fo=1, routed)           0.000     3.300    clks/bounce_count_0[11]
    SLICE_X0Y42          FDRE                                         r  clks/bounce_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.655    40.248    clks/CLK
    SLICE_X0Y42          FDRE                                         r  clks/bounce_count_reg[11]/C
                         clock pessimism              0.616    40.864    
                         clock uncertainty           -0.107    40.757    
    SLICE_X0Y42          FDRE (Setup_fdre_C_D)        0.081    40.838    clks/bounce_count_reg[11]
  -------------------------------------------------------------------
                         required time                         40.838    
                         arrival time                          -3.300    
  -------------------------------------------------------------------
                         slack                                 37.538    

Slack (MET) :             37.549ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.103ns  (logic 0.916ns (22.324%)  route 3.187ns (77.676%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 40.248 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.834    -0.778    clks/CLK
    SLICE_X0Y41          FDRE                                         r  clks/bounce_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.518    -0.260 f  clks/bounce_count_reg[6]/Q
                         net (fo=3, routed)           0.827     0.568    clks/bounce_count[6]
    SLICE_X2Y41          LUT4 (Prop_lut4_I1_O)        0.124     0.692 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.830     1.522    clks/bounce_count[20]_i_6_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.124     1.646 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.530     3.176    clks/bounce_count[20]_i_4_n_0
    SLICE_X0Y42          LUT4 (Prop_lut4_I2_O)        0.150     3.326 r  clks/bounce_count[9]_i_1/O
                         net (fo=1, routed)           0.000     3.326    clks/bounce_count_0[9]
    SLICE_X0Y42          FDRE                                         r  clks/bounce_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.655    40.248    clks/CLK
    SLICE_X0Y42          FDRE                                         r  clks/bounce_count_reg[9]/C
                         clock pessimism              0.616    40.864    
                         clock uncertainty           -0.107    40.757    
    SLICE_X0Y42          FDRE (Setup_fdre_C_D)        0.118    40.875    clks/bounce_count_reg[9]
  -------------------------------------------------------------------
                         required time                         40.875    
                         arrival time                          -3.326    
  -------------------------------------------------------------------
                         slack                                 37.549    

Slack (MET) :             37.561ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 1.027ns (25.333%)  route 3.027ns (74.667%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 40.249 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.834    -0.778    clks/CLK
    SLICE_X0Y42          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.478    -0.300 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.694     0.394    clks/bounce_count[9]
    SLICE_X2Y41          LUT4 (Prop_lut4_I3_O)        0.301     0.695 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.830     1.525    clks/bounce_count[20]_i_6_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.124     1.649 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.503     3.152    clks/bounce_count[20]_i_4_n_0
    SLICE_X0Y43          LUT4 (Prop_lut4_I2_O)        0.124     3.276 r  clks/bounce_count[16]_i_1/O
                         net (fo=1, routed)           0.000     3.276    clks/bounce_count_0[16]
    SLICE_X0Y43          FDRE                                         r  clks/bounce_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.656    40.249    clks/CLK
    SLICE_X0Y43          FDRE                                         r  clks/bounce_count_reg[16]/C
                         clock pessimism              0.616    40.865    
                         clock uncertainty           -0.107    40.758    
    SLICE_X0Y43          FDRE (Setup_fdre_C_D)        0.079    40.837    clks/bounce_count_reg[16]
  -------------------------------------------------------------------
                         required time                         40.837    
                         arrival time                          -3.276    
  -------------------------------------------------------------------
                         slack                                 37.561    

Slack (MET) :             37.568ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 1.059ns (25.918%)  route 3.027ns (74.082%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 40.249 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.834    -0.778    clks/CLK
    SLICE_X0Y42          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.478    -0.300 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.694     0.394    clks/bounce_count[9]
    SLICE_X2Y41          LUT4 (Prop_lut4_I3_O)        0.301     0.695 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.830     1.525    clks/bounce_count[20]_i_6_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.124     1.649 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.503     3.152    clks/bounce_count[20]_i_4_n_0
    SLICE_X0Y43          LUT4 (Prop_lut4_I2_O)        0.156     3.308 r  clks/bounce_count[18]_i_1/O
                         net (fo=1, routed)           0.000     3.308    clks/bounce_count_0[18]
    SLICE_X0Y43          FDRE                                         r  clks/bounce_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.656    40.249    clks/CLK
    SLICE_X0Y43          FDRE                                         r  clks/bounce_count_reg[18]/C
                         clock pessimism              0.616    40.865    
                         clock uncertainty           -0.107    40.758    
    SLICE_X0Y43          FDRE (Setup_fdre_C_D)        0.118    40.876    clks/bounce_count_reg[18]
  -------------------------------------------------------------------
                         required time                         40.876    
                         arrival time                          -3.308    
  -------------------------------------------------------------------
                         slack                                 37.568    

Slack (MET) :             37.580ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 1.027ns (25.452%)  route 3.008ns (74.548%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 40.249 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.834    -0.778    clks/CLK
    SLICE_X0Y42          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.478    -0.300 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.694     0.394    clks/bounce_count[9]
    SLICE_X2Y41          LUT4 (Prop_lut4_I3_O)        0.301     0.695 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.830     1.525    clks/bounce_count[20]_i_6_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.124     1.649 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.484     3.133    clks/bounce_count[20]_i_4_n_0
    SLICE_X0Y43          LUT4 (Prop_lut4_I2_O)        0.124     3.257 r  clks/bounce_count[15]_i_1/O
                         net (fo=1, routed)           0.000     3.257    clks/bounce_count_0[15]
    SLICE_X0Y43          FDRE                                         r  clks/bounce_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.656    40.249    clks/CLK
    SLICE_X0Y43          FDRE                                         r  clks/bounce_count_reg[15]/C
                         clock pessimism              0.616    40.865    
                         clock uncertainty           -0.107    40.758    
    SLICE_X0Y43          FDRE (Setup_fdre_C_D)        0.079    40.837    clks/bounce_count_reg[15]
  -------------------------------------------------------------------
                         required time                         40.837    
                         arrival time                          -3.257    
  -------------------------------------------------------------------
                         slack                                 37.580    

Slack (MET) :             37.590ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 1.056ns (25.984%)  route 3.008ns (74.016%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 40.249 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.834    -0.778    clks/CLK
    SLICE_X0Y42          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.478    -0.300 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.694     0.394    clks/bounce_count[9]
    SLICE_X2Y41          LUT4 (Prop_lut4_I3_O)        0.301     0.695 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.830     1.525    clks/bounce_count[20]_i_6_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.124     1.649 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.484     3.133    clks/bounce_count[20]_i_4_n_0
    SLICE_X0Y43          LUT4 (Prop_lut4_I2_O)        0.153     3.286 r  clks/bounce_count[17]_i_1/O
                         net (fo=1, routed)           0.000     3.286    clks/bounce_count_0[17]
    SLICE_X0Y43          FDRE                                         r  clks/bounce_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.656    40.249    clks/CLK
    SLICE_X0Y43          FDRE                                         r  clks/bounce_count_reg[17]/C
                         clock pessimism              0.616    40.865    
                         clock uncertainty           -0.107    40.758    
    SLICE_X0Y43          FDRE (Setup_fdre_C_D)        0.118    40.876    clks/bounce_count_reg[17]
  -------------------------------------------------------------------
                         required time                         40.876    
                         arrival time                          -3.286    
  -------------------------------------------------------------------
                         slack                                 37.590    

Slack (MET) :             37.676ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 1.027ns (26.066%)  route 2.913ns (73.934%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 40.248 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.834    -0.778    clks/CLK
    SLICE_X0Y42          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.478    -0.300 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.694     0.394    clks/bounce_count[9]
    SLICE_X2Y41          LUT4 (Prop_lut4_I3_O)        0.301     0.695 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.830     1.525    clks/bounce_count[20]_i_6_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.124     1.649 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.389     3.038    clks/bounce_count[20]_i_4_n_0
    SLICE_X0Y41          LUT4 (Prop_lut4_I2_O)        0.124     3.162 r  clks/bounce_count[6]_i_1/O
                         net (fo=1, routed)           0.000     3.162    clks/bounce_count_0[6]
    SLICE_X0Y41          FDRE                                         r  clks/bounce_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.655    40.248    clks/CLK
    SLICE_X0Y41          FDRE                                         r  clks/bounce_count_reg[6]/C
                         clock pessimism              0.616    40.864    
                         clock uncertainty           -0.107    40.757    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)        0.081    40.838    clks/bounce_count_reg[6]
  -------------------------------------------------------------------
                         required time                         40.838    
                         arrival time                          -3.162    
  -------------------------------------------------------------------
                         slack                                 37.676    

Slack (MET) :             37.687ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 1.053ns (26.551%)  route 2.913ns (73.449%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 40.248 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.834    -0.778    clks/CLK
    SLICE_X0Y42          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.478    -0.300 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.694     0.394    clks/bounce_count[9]
    SLICE_X2Y41          LUT4 (Prop_lut4_I3_O)        0.301     0.695 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.830     1.525    clks/bounce_count[20]_i_6_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.124     1.649 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.389     3.038    clks/bounce_count[20]_i_4_n_0
    SLICE_X0Y41          LUT4 (Prop_lut4_I2_O)        0.150     3.188 r  clks/bounce_count[8]_i_1/O
                         net (fo=1, routed)           0.000     3.188    clks/bounce_count_0[8]
    SLICE_X0Y41          FDRE                                         r  clks/bounce_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.655    40.248    clks/CLK
    SLICE_X0Y41          FDRE                                         r  clks/bounce_count_reg[8]/C
                         clock pessimism              0.616    40.864    
                         clock uncertainty           -0.107    40.757    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)        0.118    40.875    clks/bounce_count_reg[8]
  -------------------------------------------------------------------
                         required time                         40.875    
                         arrival time                          -3.188    
  -------------------------------------------------------------------
                         slack                                 37.687    

Slack (MET) :             37.727ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 1.027ns (26.428%)  route 2.859ns (73.572%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 40.249 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.834    -0.778    clks/CLK
    SLICE_X0Y42          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.478    -0.300 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.694     0.394    clks/bounce_count[9]
    SLICE_X2Y41          LUT4 (Prop_lut4_I3_O)        0.301     0.695 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.830     1.525    clks/bounce_count[20]_i_6_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.124     1.649 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.335     2.984    clks/bounce_count[20]_i_4_n_0
    SLICE_X0Y43          LUT4 (Prop_lut4_I2_O)        0.124     3.108 r  clks/bounce_count[13]_i_1/O
                         net (fo=1, routed)           0.000     3.108    clks/bounce_count_0[13]
    SLICE_X0Y43          FDRE                                         r  clks/bounce_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.656    40.249    clks/CLK
    SLICE_X0Y43          FDRE                                         r  clks/bounce_count_reg[13]/C
                         clock pessimism              0.616    40.865    
                         clock uncertainty           -0.107    40.758    
    SLICE_X0Y43          FDRE (Setup_fdre_C_D)        0.077    40.835    clks/bounce_count_reg[13]
  -------------------------------------------------------------------
                         required time                         40.835    
                         arrival time                          -3.108    
  -------------------------------------------------------------------
                         slack                                 37.727    

Slack (MET) :             37.744ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 1.051ns (26.880%)  route 2.859ns (73.120%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 40.249 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.834    -0.778    clks/CLK
    SLICE_X0Y42          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.478    -0.300 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.694     0.394    clks/bounce_count[9]
    SLICE_X2Y41          LUT4 (Prop_lut4_I3_O)        0.301     0.695 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.830     1.525    clks/bounce_count[20]_i_6_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.124     1.649 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.335     2.984    clks/bounce_count[20]_i_4_n_0
    SLICE_X0Y43          LUT4 (Prop_lut4_I2_O)        0.148     3.132 r  clks/bounce_count[19]_i_1/O
                         net (fo=1, routed)           0.000     3.132    clks/bounce_count_0[19]
    SLICE_X0Y43          FDRE                                         r  clks/bounce_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.656    40.249    clks/CLK
    SLICE_X0Y43          FDRE                                         r  clks/bounce_count_reg[19]/C
                         clock pessimism              0.616    40.865    
                         clock uncertainty           -0.107    40.758    
    SLICE_X0Y43          FDRE (Setup_fdre_C_D)        0.118    40.876    clks/bounce_count_reg[19]
  -------------------------------------------------------------------
                         required time                         40.876    
                         arrival time                          -3.132    
  -------------------------------------------------------------------
                         slack                                 37.744    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 init_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.628    -0.551    cam_sysclk_OBUF
    SLICE_X113Y72        FDRE                                         r  init_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  init_count_reg[11]/Q
                         net (fo=3, routed)           0.118    -0.291    init_count_reg[11]
    SLICE_X113Y72        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.183 r  init_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.183    init_count_reg[8]_i_1_n_4
    SLICE_X113Y72        FDRE                                         r  init_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.897    -0.788    cam_sysclk_OBUF
    SLICE_X113Y72        FDRE                                         r  init_count_reg[11]/C
                         clock pessimism              0.237    -0.551    
    SLICE_X113Y72        FDRE (Hold_fdre_C_D)         0.105    -0.446    init_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.629    -0.550    cam_sysclk_OBUF
    SLICE_X113Y70        FDRE                                         r  init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  init_count_reg[3]/Q
                         net (fo=3, routed)           0.120    -0.288    init_count_reg[3]
    SLICE_X113Y70        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.180 r  init_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.180    init_count_reg[0]_i_2_n_4
    SLICE_X113Y70        FDRE                                         r  init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.899    -0.786    cam_sysclk_OBUF
    SLICE_X113Y70        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.236    -0.550    
    SLICE_X113Y70        FDRE (Hold_fdre_C_D)         0.105    -0.445    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 init_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.628    -0.551    cam_sysclk_OBUF
    SLICE_X113Y71        FDRE                                         r  init_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y71        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  init_count_reg[7]/Q
                         net (fo=3, routed)           0.120    -0.289    init_count_reg[7]
    SLICE_X113Y71        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.181 r  init_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.181    init_count_reg[4]_i_1_n_4
    SLICE_X113Y71        FDRE                                         r  init_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.898    -0.787    cam_sysclk_OBUF
    SLICE_X113Y71        FDRE                                         r  init_count_reg[7]/C
                         clock pessimism              0.236    -0.551    
    SLICE_X113Y71        FDRE (Hold_fdre_C_D)         0.105    -0.446    init_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.628    -0.551    cam_sysclk_OBUF
    SLICE_X113Y71        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y71        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  init_count_reg[4]/Q
                         net (fo=3, routed)           0.117    -0.292    init_count_reg[4]
    SLICE_X113Y71        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.177 r  init_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.177    init_count_reg[4]_i_1_n_7
    SLICE_X113Y71        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.898    -0.787    cam_sysclk_OBUF
    SLICE_X113Y71        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.236    -0.551    
    SLICE_X113Y71        FDRE (Hold_fdre_C_D)         0.105    -0.446    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.629    -0.550    cam_sysclk_OBUF
    SLICE_X113Y70        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  init_count_reg[2]/Q
                         net (fo=3, routed)           0.122    -0.287    init_count_reg[2]
    SLICE_X113Y70        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.176 r  init_count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.176    init_count_reg[0]_i_2_n_5
    SLICE_X113Y70        FDRE                                         r  init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.899    -0.786    cam_sysclk_OBUF
    SLICE_X113Y70        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.236    -0.550    
    SLICE_X113Y70        FDRE (Hold_fdre_C_D)         0.105    -0.445    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 init_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.256ns (68.169%)  route 0.120ns (31.831%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.628    -0.551    cam_sysclk_OBUF
    SLICE_X113Y72        FDRE                                         r  init_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  init_count_reg[8]/Q
                         net (fo=3, routed)           0.120    -0.290    init_count_reg[8]
    SLICE_X113Y72        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.175 r  init_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.175    init_count_reg[8]_i_1_n_7
    SLICE_X113Y72        FDRE                                         r  init_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.897    -0.788    cam_sysclk_OBUF
    SLICE_X113Y72        FDRE                                         r  init_count_reg[8]/C
                         clock pessimism              0.237    -0.551    
    SLICE_X113Y72        FDRE (Hold_fdre_C_D)         0.105    -0.446    init_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.292ns (71.340%)  route 0.117ns (28.660%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.628    -0.551    cam_sysclk_OBUF
    SLICE_X113Y71        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y71        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  init_count_reg[4]/Q
                         net (fo=3, routed)           0.117    -0.292    init_count_reg[4]
    SLICE_X113Y71        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.141 r  init_count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.141    init_count_reg[4]_i_1_n_6
    SLICE_X113Y71        FDRE                                         r  init_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.898    -0.787    cam_sysclk_OBUF
    SLICE_X113Y71        FDRE                                         r  init_count_reg[5]/C
                         clock pessimism              0.236    -0.551    
    SLICE_X113Y71        FDRE (Hold_fdre_C_D)         0.105    -0.446    init_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 init_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.292ns (70.953%)  route 0.120ns (29.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.628    -0.551    cam_sysclk_OBUF
    SLICE_X113Y72        FDRE                                         r  init_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  init_count_reg[8]/Q
                         net (fo=3, routed)           0.120    -0.290    init_count_reg[8]
    SLICE_X113Y72        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.139 r  init_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.139    init_count_reg[8]_i_1_n_6
    SLICE_X113Y72        FDRE                                         r  init_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.897    -0.788    cam_sysclk_OBUF
    SLICE_X113Y72        FDRE                                         r  init_count_reg[9]/C
                         clock pessimism              0.237    -0.551    
    SLICE_X113Y72        FDRE (Hold_fdre_C_D)         0.105    -0.446    init_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.629    -0.550    cam_sysclk_OBUF
    SLICE_X113Y70        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.409 f  init_count_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.252    init_count_reg_n_0_[0]
    SLICE_X113Y70        LUT1 (Prop_lut1_I0_O)        0.045    -0.207 r  init_count[0]_i_8/O
                         net (fo=1, routed)           0.000    -0.207    init_count[0]_i_8_n_0
    SLICE_X113Y70        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.137 r  init_count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.137    init_count_reg[0]_i_2_n_7
    SLICE_X113Y70        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.899    -0.786    cam_sysclk_OBUF
    SLICE_X113Y70        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.236    -0.550    
    SLICE_X113Y70        FDRE (Hold_fdre_C_D)         0.105    -0.445    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.251ns (60.411%)  route 0.164ns (39.589%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.629    -0.550    cam_sysclk_OBUF
    SLICE_X113Y70        FDRE                                         r  init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  init_count_reg[1]/Q
                         net (fo=1, routed)           0.164    -0.244    init_count_reg_n_0_[1]
    SLICE_X113Y70        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.134 r  init_count_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.134    init_count_reg[0]_i_2_n_6
    SLICE_X113Y70        FDRE                                         r  init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.899    -0.786    cam_sysclk_OBUF
    SLICE_X113Y70        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.236    -0.550    
    SLICE_X113Y70        FDRE (Hold_fdre_C_D)         0.105    -0.445    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.310    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_24MHz_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    clkgen/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         41.667      40.418     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X0Y41      clks/bounce_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X0Y42      clks/bounce_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X0Y42      clks/bounce_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X0Y42      clks/bounce_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X0Y43      clks/bounce_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X0Y43      clks/bounce_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X0Y43      clks/bounce_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X0Y43      clks/bounce_count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       41.667      171.693    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y72    init_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y72    init_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y71    init_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y71    init_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y71    init_count_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y71    init_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y71    init_count_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y71    init_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y71    init_count_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y71    init_count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X0Y41      clks/bounce_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X0Y41      clks/bounce_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X0Y42      clks/bounce_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X0Y42      clks/bounce_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X0Y42      clks/bounce_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X0Y42      clks/bounce_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X0Y42      clks/bounce_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X0Y42      clks/bounce_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X0Y43      clks/bounce_count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X0Y43      clks/bounce_count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_wiz_0
  To Clock:  clk_25MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       28.699ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.699ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.756ns  (logic 1.116ns (10.375%)  route 9.640ns (89.625%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 38.613 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.779    -0.833    vga/CLK
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  vga/vcounter_reg[6]/Q
                         net (fo=10, routed)          1.047     0.733    vga/vcount[6]
    SLICE_X94Y84         LUT2 (Prop_lut2_I1_O)        0.146     0.879 f  vga/blank_i_4/O
                         net (fo=1, routed)           0.596     1.475    vga/blank_i_4_n_0
    SLICE_X94Y86         LUT6 (Prop_lut6_I5_O)        0.328     1.803 f  vga/blank_i_1/O
                         net (fo=7, routed)           0.949     2.751    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X91Y89         LUT4 (Prop_lut4_I0_O)        0.124     2.875 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          7.049     9.924    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/pwropt
    RAMB36_X2Y23         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.686    38.613    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y23         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.089    
                         clock uncertainty           -0.106    38.983    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.623    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.623    
                         arrival time                          -9.924    
  -------------------------------------------------------------------
                         slack                                 28.699    

Slack (MET) :             29.032ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.486ns  (logic 1.116ns (10.643%)  route 9.370ns (89.357%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.779    -0.833    vga/CLK
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  vga/vcounter_reg[6]/Q
                         net (fo=10, routed)          1.047     0.733    vga/vcount[6]
    SLICE_X94Y84         LUT2 (Prop_lut2_I1_O)        0.146     0.879 f  vga/blank_i_4/O
                         net (fo=1, routed)           0.596     1.475    vga/blank_i_4_n_0
    SLICE_X94Y86         LUT6 (Prop_lut6_I5_O)        0.328     1.803 f  vga/blank_i_1/O
                         net (fo=7, routed)           0.949     2.751    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X91Y89         LUT4 (Prop_lut4_I0_O)        0.124     2.875 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          6.778     9.653    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/pwropt
    RAMB36_X3Y21         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.749    38.676    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y21         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.152    
                         clock uncertainty           -0.106    39.046    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.686    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.686    
                         arrival time                          -9.653    
  -------------------------------------------------------------------
                         slack                                 29.032    

Slack (MET) :             29.217ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.227ns  (logic 1.116ns (10.912%)  route 9.111ns (89.088%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 38.602 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.779    -0.833    vga/CLK
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  vga/vcounter_reg[6]/Q
                         net (fo=10, routed)          1.047     0.733    vga/vcount[6]
    SLICE_X94Y84         LUT2 (Prop_lut2_I1_O)        0.146     0.879 f  vga/blank_i_4/O
                         net (fo=1, routed)           0.596     1.475    vga/blank_i_4_n_0
    SLICE_X94Y86         LUT6 (Prop_lut6_I5_O)        0.328     1.803 f  vga/blank_i_1/O
                         net (fo=7, routed)           0.949     2.751    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X91Y89         LUT4 (Prop_lut4_I0_O)        0.124     2.875 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          6.519     9.394    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/pwropt
    RAMB36_X2Y25         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.675    38.602    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y25         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.078    
                         clock uncertainty           -0.106    38.972    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.612    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.612    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                 29.217    

Slack (MET) :             29.229ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.287ns  (logic 1.116ns (10.849%)  route 9.171ns (89.151%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.779    -0.833    vga/CLK
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  vga/vcounter_reg[6]/Q
                         net (fo=10, routed)          1.047     0.733    vga/vcount[6]
    SLICE_X94Y84         LUT2 (Prop_lut2_I1_O)        0.146     0.879 f  vga/blank_i_4/O
                         net (fo=1, routed)           0.596     1.475    vga/blank_i_4_n_0
    SLICE_X94Y86         LUT6 (Prop_lut6_I5_O)        0.328     1.803 f  vga/blank_i_1/O
                         net (fo=7, routed)           0.949     2.751    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X91Y89         LUT4 (Prop_lut4_I0_O)        0.124     2.875 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          6.579     9.454    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/pwropt
    RAMB36_X3Y22         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.747    38.674    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y22         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.150    
                         clock uncertainty           -0.106    39.044    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.684    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.684    
                         arrival time                          -9.454    
  -------------------------------------------------------------------
                         slack                                 29.229    

Slack (MET) :             29.737ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.770ns  (logic 1.116ns (11.423%)  route 8.654ns (88.577%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 38.665 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.779    -0.833    vga/CLK
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  vga/vcounter_reg[6]/Q
                         net (fo=10, routed)          1.047     0.733    vga/vcount[6]
    SLICE_X94Y84         LUT2 (Prop_lut2_I1_O)        0.146     0.879 f  vga/blank_i_4/O
                         net (fo=1, routed)           0.596     1.475    vga/blank_i_4_n_0
    SLICE_X94Y86         LUT6 (Prop_lut6_I5_O)        0.328     1.803 f  vga/blank_i_1/O
                         net (fo=7, routed)           0.949     2.751    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X91Y89         LUT4 (Prop_lut4_I0_O)        0.124     2.875 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          6.062     8.937    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/pwropt
    RAMB36_X3Y24         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.738    38.665    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y24         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.141    
                         clock uncertainty           -0.106    39.035    
    RAMB36_X3Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.675    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.675    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                 29.737    

Slack (MET) :             30.121ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.386ns  (logic 1.116ns (11.889%)  route 8.270ns (88.111%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 38.665 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.779    -0.833    vga/CLK
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  vga/vcounter_reg[6]/Q
                         net (fo=10, routed)          1.047     0.733    vga/vcount[6]
    SLICE_X94Y84         LUT2 (Prop_lut2_I1_O)        0.146     0.879 f  vga/blank_i_4/O
                         net (fo=1, routed)           0.596     1.475    vga/blank_i_4_n_0
    SLICE_X94Y86         LUT6 (Prop_lut6_I5_O)        0.328     1.803 f  vga/blank_i_1/O
                         net (fo=7, routed)           0.949     2.751    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X91Y89         LUT4 (Prop_lut4_I0_O)        0.124     2.875 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          5.679     8.554    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/pwropt
    RAMB36_X3Y26         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.738    38.665    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y26         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.141    
                         clock uncertainty           -0.106    39.035    
    RAMB36_X3Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.675    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.675    
                         arrival time                          -8.554    
  -------------------------------------------------------------------
                         slack                                 30.121    

Slack (MET) :             30.289ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.229ns  (logic 1.116ns (12.092%)  route 8.113ns (87.908%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.779    -0.833    vga/CLK
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  vga/vcounter_reg[6]/Q
                         net (fo=10, routed)          1.047     0.733    vga/vcount[6]
    SLICE_X94Y84         LUT2 (Prop_lut2_I1_O)        0.146     0.879 f  vga/blank_i_4/O
                         net (fo=1, routed)           0.596     1.475    vga/blank_i_4_n_0
    SLICE_X94Y86         LUT6 (Prop_lut6_I5_O)        0.328     1.803 f  vga/blank_i_1/O
                         net (fo=7, routed)           0.949     2.751    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X91Y89         LUT4 (Prop_lut4_I0_O)        0.124     2.875 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          5.522     8.397    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/pwropt
    RAMB36_X3Y29         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.749    38.676    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y29         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.152    
                         clock uncertainty           -0.106    39.046    
    RAMB36_X3Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.686    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.686    
                         arrival time                          -8.397    
  -------------------------------------------------------------------
                         slack                                 30.289    

Slack (MET) :             30.511ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.002ns  (logic 1.116ns (12.397%)  route 7.886ns (87.603%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.779    -0.833    vga/CLK
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  vga/vcounter_reg[6]/Q
                         net (fo=10, routed)          1.047     0.733    vga/vcount[6]
    SLICE_X94Y84         LUT2 (Prop_lut2_I1_O)        0.146     0.879 f  vga/blank_i_4/O
                         net (fo=1, routed)           0.596     1.475    vga/blank_i_4_n_0
    SLICE_X94Y86         LUT6 (Prop_lut6_I5_O)        0.328     1.803 f  vga/blank_i_1/O
                         net (fo=7, routed)           0.949     2.751    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X91Y89         LUT4 (Prop_lut4_I0_O)        0.124     2.875 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          5.294     8.169    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/pwropt
    RAMB36_X3Y27         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.744    38.671    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y27         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.147    
                         clock uncertainty           -0.106    39.041    
    RAMB36_X3Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.681    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.681    
                         arrival time                          -8.169    
  -------------------------------------------------------------------
                         slack                                 30.511    

Slack (MET) :             30.834ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.628ns  (logic 1.116ns (12.935%)  route 7.512ns (87.065%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 38.620 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.779    -0.833    vga/CLK
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  vga/vcounter_reg[6]/Q
                         net (fo=10, routed)          1.047     0.733    vga/vcount[6]
    SLICE_X94Y84         LUT2 (Prop_lut2_I1_O)        0.146     0.879 f  vga/blank_i_4/O
                         net (fo=1, routed)           0.596     1.475    vga/blank_i_4_n_0
    SLICE_X94Y86         LUT6 (Prop_lut6_I5_O)        0.328     1.803 f  vga/blank_i_1/O
                         net (fo=7, routed)           1.157     2.959    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X91Y88         LUT4 (Prop_lut4_I0_O)        0.124     3.083 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_1/O
                         net (fo=16, routed)          4.712     7.795    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt
    RAMB36_X2Y20         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.693    38.620    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y20         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.096    
                         clock uncertainty           -0.106    38.990    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.630    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.630    
                         arrival time                          -7.795    
  -------------------------------------------------------------------
                         slack                                 30.834    

Slack (MET) :             31.189ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.398ns  (logic 1.116ns (13.288%)  route 7.282ns (86.712%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 38.745 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.779    -0.833    vga/CLK
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  vga/vcounter_reg[6]/Q
                         net (fo=10, routed)          1.047     0.733    vga/vcount[6]
    SLICE_X94Y84         LUT2 (Prop_lut2_I1_O)        0.146     0.879 f  vga/blank_i_4/O
                         net (fo=1, routed)           0.596     1.475    vga/blank_i_4_n_0
    SLICE_X94Y86         LUT6 (Prop_lut6_I5_O)        0.328     1.803 f  vga/blank_i_1/O
                         net (fo=7, routed)           0.949     2.751    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X91Y89         LUT4 (Prop_lut4_I0_O)        0.124     2.875 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          4.691     7.566    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/pwropt
    RAMB36_X4Y29         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.818    38.745    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y29         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.221    
                         clock uncertainty           -0.106    39.115    
    RAMB36_X4Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.755    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.755    
                         arrival time                          -7.566    
  -------------------------------------------------------------------
                         slack                                 31.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.577    -0.602    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X67Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.344    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X67Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.845    -0.840    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X67Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X67Y86         FDRE (Hold_fdre_C_D)         0.070    -0.532    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.577    -0.602    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X67Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.344    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X67Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.845    -0.840    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X67Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X67Y86         FDRE (Hold_fdre_C_D)         0.066    -0.536    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.009%)  route 0.218ns (53.991%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.604    -0.575    vga/CLK
    SLICE_X93Y85         FDRE                                         r  vga/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  vga/hcounter_reg[6]/Q
                         net (fo=9, routed)           0.218    -0.215    vga/hcount[6]
    SLICE_X94Y85         LUT4 (Prop_lut4_I1_O)        0.045    -0.170 r  vga/p_1_out_i_4/O
                         net (fo=2, routed)           0.000    -0.170    vga/D[8]
    SLICE_X94Y85         FDRE                                         r  vga/hcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.874    -0.811    vga/CLK
    SLICE_X94Y85         FDRE                                         r  vga/hcounter_reg[8]/C
                         clock pessimism              0.272    -0.539    
    SLICE_X94Y85         FDRE (Hold_fdre_C_D)         0.121    -0.418    vga/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.606    -0.573    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X93Y88         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.176    -0.255    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X93Y88         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.876    -0.809    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X93Y88         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.236    -0.573    
    SLICE_X93Y88         FDRE (Hold_fdre_C_D)         0.070    -0.503    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.787%)  route 0.172ns (45.213%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.604    -0.575    vga/CLK
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  vga/vcounter_reg[7]/Q
                         net (fo=9, routed)           0.172    -0.238    vga/vcount[7]
    SLICE_X94Y83         LUT3 (Prop_lut3_I2_O)        0.045    -0.193 r  vga/p_0_out_i_6/O
                         net (fo=2, routed)           0.000    -0.193    vga/vcounter_reg[10]_1[7]
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.872    -0.813    vga/CLK
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[7]/C
                         clock pessimism              0.238    -0.575    
    SLICE_X94Y83         FDRE (Hold_fdre_C_D)         0.121    -0.454    vga/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.383%)  route 0.192ns (57.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.606    -0.573    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X91Y89         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=7, routed)           0.192    -0.240    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X90Y88         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.876    -0.809    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X90Y88         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X90Y88         FDRE (Hold_fdre_C_D)         0.052    -0.505    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.302%)  route 0.198ns (54.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.577    -0.602    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.198    -0.240    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X66Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.845    -0.840    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X66Y86         FDRE (Hold_fdre_C_D)         0.059    -0.543    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.249%)  route 0.243ns (59.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.606    -0.573    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X90Y88         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=7, routed)           0.243    -0.165    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X91Y88         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.876    -0.809    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X91Y88         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.249    -0.560    
    SLICE_X91Y88         FDRE (Hold_fdre_C_D)         0.066    -0.494    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.209ns (47.619%)  route 0.230ns (52.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.605    -0.574    vga/CLK
    SLICE_X94Y85         FDRE                                         r  vga/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  vga/hcounter_reg[8]/Q
                         net (fo=8, routed)           0.107    -0.303    vga/hcount[8]
    SLICE_X95Y85         LUT6 (Prop_lut6_I0_O)        0.045    -0.258 r  vga/p_1_out_i_2/O
                         net (fo=2, routed)           0.123    -0.135    vga/D[10]
    SLICE_X95Y85         FDRE                                         r  vga/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.874    -0.811    vga/CLK
    SLICE_X95Y85         FDRE                                         r  vga/hcounter_reg[10]/C
                         clock pessimism              0.250    -0.561    
    SLICE_X95Y85         FDRE (Hold_fdre_C_D)         0.070    -0.491    vga/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.226ns (46.757%)  route 0.257ns (53.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.603    -0.576    vga/CLK
    SLICE_X97Y82         FDRE                                         r  vga/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.448 r  vga/hcounter_reg[5]/Q
                         net (fo=6, routed)           0.129    -0.319    vga/hcount[5]
    SLICE_X97Y82         LUT6 (Prop_lut6_I5_O)        0.098    -0.221 r  vga/p_1_out_i_7/O
                         net (fo=2, routed)           0.129    -0.092    vga/D[5]
    SLICE_X97Y82         FDRE                                         r  vga/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.871    -0.814    vga/CLK
    SLICE_X97Y82         FDRE                                         r  vga/hcounter_reg[5]/C
                         clock pessimism              0.238    -0.576    
    SLICE_X97Y82         FDRE (Hold_fdre_C_D)         0.071    -0.505    vga/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.412    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25MHz_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y17     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y23     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y13     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y28     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y12     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y27     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y11     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y22     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y18     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y14     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y86     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y86     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y86     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y88     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y88     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y88     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y86     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y86     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y86     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y88     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y86     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y86     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y86     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y88     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y88     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y88     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y88     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X93Y88     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X93Y88     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X90Y88     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0
  To Clock:  clk_5MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      177.790ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             177.790ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.476ns  (logic 7.767ns (36.166%)  route 13.709ns (63.834%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.228     0.892    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X10Y21         LUT1 (Prop_lut1_I0_O)        0.124     1.016 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     1.016    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.549 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.549    fifo_buffer/addra2_carry_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.666 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.666    fifo_buffer/addra2_carry__0_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.989 r  fifo_buffer/addra2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.527    fifo_buffer/A[13]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.745 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.747    fifo_buffer/addra1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.265 f  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.249    fifo_buffer/addra0_n_91
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.152     9.401 f  fifo_buffer/left_i_3/O
                         net (fo=54, routed)         10.223    19.624    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y34        LUT6 (Prop_lut6_I5_O)        0.326    19.950 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__15/O
                         net (fo=1, routed)           0.735    20.685    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y7          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.658   198.584    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y7          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.060    
                         clock uncertainty           -0.142   198.918    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.475    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.475    
                         arrival time                         -20.685    
  -------------------------------------------------------------------
                         slack                                177.790    

Slack (MET) :             177.796ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.467ns  (logic 7.767ns (36.182%)  route 13.700ns (63.818%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 198.580 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.228     0.892    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X10Y21         LUT1 (Prop_lut1_I0_O)        0.124     1.016 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     1.016    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.549 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.549    fifo_buffer/addra2_carry_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.666 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.666    fifo_buffer/addra2_carry__0_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.989 r  fifo_buffer/addra2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.527    fifo_buffer/A[13]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.745 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.747    fifo_buffer/addra1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.265 r  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.249    fifo_buffer/addra0_n_91
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.152     9.401 r  fifo_buffer/left_i_3/O
                         net (fo=54, routed)         10.507    19.908    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y32        LUT6 (Prop_lut6_I2_O)        0.326    20.234 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__19/O
                         net (fo=1, routed)           0.441    20.675    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y6          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.654   198.580    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y6          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.056    
                         clock uncertainty           -0.142   198.914    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.471    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.471    
                         arrival time                         -20.675    
  -------------------------------------------------------------------
                         slack                                177.796    

Slack (MET) :             178.306ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.946ns  (logic 7.767ns (37.082%)  route 13.179ns (62.918%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.228     0.892    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X10Y21         LUT1 (Prop_lut1_I0_O)        0.124     1.016 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     1.016    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.549 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.549    fifo_buffer/addra2_carry_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.666 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.666    fifo_buffer/addra2_carry__0_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.989 r  fifo_buffer/addra2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.527    fifo_buffer/A[13]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.745 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.747    fifo_buffer/addra1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.265 f  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.249    fifo_buffer/addra0_n_91
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.152     9.401 f  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          9.777    19.178    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y22        LUT6 (Prop_lut6_I1_O)        0.326    19.504 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__16/O
                         net (fo=1, routed)           0.651    20.154    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y4          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.643   198.569    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y4          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.045    
                         clock uncertainty           -0.142   198.903    
    RAMB36_X5Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.460    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.460    
                         arrival time                         -20.154    
  -------------------------------------------------------------------
                         slack                                178.306    

Slack (MET) :             178.492ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.766ns  (logic 7.767ns (37.403%)  route 12.999ns (62.597%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.228     0.892    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X10Y21         LUT1 (Prop_lut1_I0_O)        0.124     1.016 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     1.016    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.549 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.549    fifo_buffer/addra2_carry_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.666 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.666    fifo_buffer/addra2_carry__0_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.989 r  fifo_buffer/addra2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.527    fifo_buffer/A[13]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.745 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.747    fifo_buffer/addra1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.265 f  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.249    fifo_buffer/addra0_n_91
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.152     9.401 f  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          9.806    19.207    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y27        LUT6 (Prop_lut6_I1_O)        0.326    19.533 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__17/O
                         net (fo=1, routed)           0.441    19.974    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y5          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.649   198.575    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y5          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.051    
                         clock uncertainty           -0.142   198.909    
    RAMB36_X5Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.466    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.466    
                         arrival time                         -19.974    
  -------------------------------------------------------------------
                         slack                                178.492    

Slack (MET) :             179.115ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.153ns  (logic 7.537ns (37.399%)  route 12.616ns (62.601%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.228     0.892    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X10Y21         LUT1 (Prop_lut1_I0_O)        0.124     1.016 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     1.016    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.549 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.549    fifo_buffer/addra2_carry_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.666 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.666    fifo_buffer/addra2_carry__0_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.989 r  fifo_buffer/addra2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.527    fifo_buffer/A[13]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.745 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.747    fifo_buffer/addra1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     8.265 f  fifo_buffer/addra0/P[12]
                         net (fo=1, routed)           0.995     9.261    fifo_buffer/addra0_n_93
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.124     9.385 f  fifo_buffer/left_i_5/O
                         net (fo=54, routed)          9.065    18.450    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y7         LUT6 (Prop_lut6_I0_O)        0.124    18.574 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__21/O
                         net (fo=1, routed)           0.788    19.361    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y0          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.660   198.586    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y0          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.062    
                         clock uncertainty           -0.142   198.920    
    RAMB36_X5Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.477    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.477    
                         arrival time                         -19.361    
  -------------------------------------------------------------------
                         slack                                179.115    

Slack (MET) :             179.285ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.973ns  (logic 7.767ns (38.888%)  route 12.206ns (61.112%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.228     0.892    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X10Y21         LUT1 (Prop_lut1_I0_O)        0.124     1.016 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     1.016    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.549 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.549    fifo_buffer/addra2_carry_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.666 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.666    fifo_buffer/addra2_carry__0_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.989 r  fifo_buffer/addra2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.527    fifo_buffer/A[13]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.745 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.747    fifo_buffer/addra1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.265 f  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.249    fifo_buffer/addra0_n_91
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.152     9.401 f  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          9.013    18.414    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y17        LUT6 (Prop_lut6_I0_O)        0.326    18.740 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__18/O
                         net (fo=1, routed)           0.441    19.181    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y3          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.649   198.575    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y3          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.051    
                         clock uncertainty           -0.142   198.909    
    RAMB36_X5Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.466    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.466    
                         arrival time                         -19.181    
  -------------------------------------------------------------------
                         slack                                179.285    

Slack (MET) :             179.469ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.798ns  (logic 7.537ns (38.070%)  route 12.261ns (61.930%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.228     0.892    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X10Y21         LUT1 (Prop_lut1_I0_O)        0.124     1.016 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     1.016    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.549 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.549    fifo_buffer/addra2_carry_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.666 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.666    fifo_buffer/addra2_carry__0_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.989 r  fifo_buffer/addra2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.527    fifo_buffer/A[13]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.745 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.747    fifo_buffer/addra1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     8.265 r  fifo_buffer/addra0/P[12]
                         net (fo=1, routed)           0.995     9.261    fifo_buffer/addra0_n_93
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.124     9.385 r  fifo_buffer/left_i_5/O
                         net (fo=54, routed)          9.058    18.443    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addra[12]
    SLICE_X106Y7         LUT6 (Prop_lut6_I3_O)        0.124    18.567 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.439    19.006    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/ena_array[23]
    RAMB36_X5Y1          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.658   198.584    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y1          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.060    
                         clock uncertainty           -0.142   198.918    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.475    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.475    
                         arrival time                         -19.006    
  -------------------------------------------------------------------
                         slack                                179.469    

Slack (MET) :             179.561ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.702ns  (logic 7.767ns (39.422%)  route 11.935ns (60.578%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.228     0.892    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X10Y21         LUT1 (Prop_lut1_I0_O)        0.124     1.016 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     1.016    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.549 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.549    fifo_buffer/addra2_carry_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.666 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.666    fifo_buffer/addra2_carry__0_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.989 r  fifo_buffer/addra2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.527    fifo_buffer/A[13]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.745 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.747    fifo_buffer/addra1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.265 r  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.249    fifo_buffer/addra0_n_91
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.152     9.401 r  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          8.743    18.143    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y12        LUT6 (Prop_lut6_I5_O)        0.326    18.469 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__20/O
                         net (fo=1, routed)           0.441    18.911    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y2          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.655   198.581    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y2          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.057    
                         clock uncertainty           -0.142   198.915    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.472    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.472    
                         arrival time                         -18.911    
  -------------------------------------------------------------------
                         slack                                179.561    

Slack (MET) :             180.195ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.064ns  (logic 7.767ns (40.741%)  route 11.297ns (59.259%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 198.577 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.228     0.892    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X10Y21         LUT1 (Prop_lut1_I0_O)        0.124     1.016 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     1.016    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.549 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.549    fifo_buffer/addra2_carry_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.666 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.666    fifo_buffer/addra2_carry__0_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.989 r  fifo_buffer/addra2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.527    fifo_buffer/A[13]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.745 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.747    fifo_buffer/addra1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.265 r  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.249    fifo_buffer/addra0_n_91
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.152     9.401 r  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          8.203    17.604    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X90Y12         LUT6 (Prop_lut6_I5_O)        0.326    17.930 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__13/O
                         net (fo=1, routed)           0.343    18.273    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y2          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.651   198.577    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y2          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.053    
                         clock uncertainty           -0.142   198.911    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.468    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.468    
                         arrival time                         -18.273    
  -------------------------------------------------------------------
                         slack                                180.195    

Slack (MET) :             180.343ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.910ns  (logic 7.767ns (41.073%)  route 11.143ns (58.927%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 198.571 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.228     0.892    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X10Y21         LUT1 (Prop_lut1_I0_O)        0.124     1.016 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     1.016    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.549 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.549    fifo_buffer/addra2_carry_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.666 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.666    fifo_buffer/addra2_carry__0_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.989 r  fifo_buffer/addra2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.527    fifo_buffer/A[13]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.745 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.747    fifo_buffer/addra1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.265 f  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.249    fifo_buffer/addra0_n_91
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.152     9.401 f  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          7.886    17.287    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X92Y16         LUT6 (Prop_lut6_I0_O)        0.326    17.613 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__10/O
                         net (fo=1, routed)           0.506    18.119    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y3          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.645   198.571    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y3          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.047    
                         clock uncertainty           -0.142   198.905    
    RAMB36_X4Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.462    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.462    
                         arrival time                         -18.119    
  -------------------------------------------------------------------
                         slack                                180.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.468%)  route 0.142ns (40.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.614    -0.565    fifo_buffer/clk_5MHz
    SLICE_X4Y20          FDRE                                         r  fifo_buffer/pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  fifo_buffer/pixel_reg[4]/Q
                         net (fo=6, routed)           0.142    -0.258    fifo_buffer/pixel[4]
    SLICE_X4Y21          LUT6 (Prop_lut6_I5_O)        0.045    -0.213 r  fifo_buffer/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    fifo_buffer/pixel[5]_i_1_n_0
    SLICE_X4Y21          FDRE                                         r  fifo_buffer/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.880    -0.805    fifo_buffer/clk_5MHz
    SLICE_X4Y21          FDRE                                         r  fifo_buffer/pixel_reg[5]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X4Y21          FDRE (Hold_fdre_C_D)         0.121    -0.431    fifo_buffer/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.762%)  route 0.153ns (42.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X4Y21          FDRE                                         r  fifo_buffer/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  fifo_buffer/pixel_reg[5]/Q
                         net (fo=11, routed)          0.153    -0.249    fifo_buffer/pixel[5]
    SLICE_X5Y19          LUT3 (Prop_lut3_I0_O)        0.045    -0.204 r  fifo_buffer/pixel[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    fifo_buffer/pixel[6]_i_1_n_0
    SLICE_X5Y19          FDRE                                         r  fifo_buffer/pixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.882    -0.803    fifo_buffer/clk_5MHz
    SLICE_X5Y19          FDRE                                         r  fifo_buffer/pixel_reg[6]/C
                         clock pessimism              0.253    -0.550    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)         0.091    -0.459    fifo_buffer/pixel_reg[6]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 fifo_buffer/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/fifo_rrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.227ns (65.332%)  route 0.120ns (34.668%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X1Y22          FDRE                                         r  fifo_buffer/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  fifo_buffer/image_sel_reg/Q
                         net (fo=14, routed)          0.120    -0.317    fifo_buffer/image_sel
    SLICE_X1Y22          LUT6 (Prop_lut6_I0_O)        0.099    -0.218 r  fifo_buffer/fifo_rrst_i_1/O
                         net (fo=1, routed)           0.000    -0.218    fifo_buffer/fifo_rrst_i_1_n_0
    SLICE_X1Y22          FDRE                                         r  fifo_buffer/fifo_rrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.880    -0.805    fifo_buffer/clk_5MHz
    SLICE_X1Y22          FDRE                                         r  fifo_buffer/fifo_rrst_reg/C
                         clock pessimism              0.239    -0.566    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.091    -0.475    fifo_buffer/fifo_rrst_reg
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.615    -0.564    fifo_buffer/clk_5MHz
    SLICE_X4Y19          FDRE                                         r  fifo_buffer/pixel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  fifo_buffer/pixel_reg[7]/Q
                         net (fo=8, routed)           0.186    -0.213    fifo_buffer/pixel[7]
    SLICE_X4Y19          LUT4 (Prop_lut4_I3_O)        0.043    -0.170 r  fifo_buffer/pixel[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    fifo_buffer/pixel[7]_i_1_n_0
    SLICE_X4Y19          FDRE                                         r  fifo_buffer/pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.882    -0.803    fifo_buffer/clk_5MHz
    SLICE_X4Y19          FDRE                                         r  fifo_buffer/pixel_reg[7]/C
                         clock pessimism              0.239    -0.564    
    SLICE_X4Y19          FDRE (Hold_fdre_C_D)         0.133    -0.431    fifo_buffer/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.615    -0.564    fifo_buffer/clk_5MHz
    SLICE_X4Y19          FDRE                                         r  fifo_buffer/pixel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  fifo_buffer/pixel_reg[7]/Q
                         net (fo=8, routed)           0.186    -0.213    fifo_buffer/pixel[7]
    SLICE_X4Y19          LUT5 (Prop_lut5_I3_O)        0.043    -0.170 r  fifo_buffer/pixel[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.170    fifo_buffer/pixel[8]_i_3_n_0
    SLICE_X4Y19          FDRE                                         r  fifo_buffer/pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.882    -0.803    fifo_buffer/clk_5MHz
    SLICE_X4Y19          FDRE                                         r  fifo_buffer/pixel_reg[8]/C
                         clock pessimism              0.239    -0.564    
    SLICE_X4Y19          FDRE (Hold_fdre_C_D)         0.133    -0.431    fifo_buffer/pixel_reg[8]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 fifo_buffer/fifo_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/fifo_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X2Y27          FDRE                                         r  fifo_buffer/fifo_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  fifo_buffer/fifo_oe_reg/Q
                         net (fo=3, routed)           0.174    -0.227    fifo_buffer/fifo_oe
    SLICE_X2Y27          LUT5 (Prop_lut5_I4_O)        0.045    -0.182 r  fifo_buffer/fifo_oe_i_1/O
                         net (fo=1, routed)           0.000    -0.182    fifo_buffer/fifo_oe_i_1_n_0
    SLICE_X2Y27          FDRE                                         r  fifo_buffer/fifo_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.880    -0.805    fifo_buffer/clk_5MHz
    SLICE_X2Y27          FDRE                                         r  fifo_buffer/fifo_oe_reg/C
                         clock pessimism              0.239    -0.566    
    SLICE_X2Y27          FDRE (Hold_fdre_C_D)         0.120    -0.446    fifo_buffer/fifo_oe_reg
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/num_lines_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  fifo_buffer/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.120    -0.304    fifo_buffer/num_lines_reg_n_0_[8]
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.196 r  fifo_buffer/num_lines0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.196    fifo_buffer/num_lines0[8]
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.880    -0.805    fifo_buffer/clk_5MHz
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
                         clock pessimism              0.239    -0.566    
    SLICE_X5Y21          FDRE (Hold_fdre_C_D)         0.105    -0.461    fifo_buffer/num_lines_reg[8]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 fifo_buffer/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/wen_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.227ns (53.934%)  route 0.194ns (46.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X1Y22          FDRE                                         r  fifo_buffer/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  fifo_buffer/image_sel_reg/Q
                         net (fo=14, routed)          0.194    -0.244    fifo_buffer/image_sel
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.099    -0.145 r  fifo_buffer/wen_r_i_1/O
                         net (fo=1, routed)           0.000    -0.145    fifo_buffer/wen_r_i_1_n_0
    SLICE_X4Y22          FDRE                                         r  fifo_buffer/wen_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.879    -0.806    fifo_buffer/clk_5MHz
    SLICE_X4Y22          FDRE                                         r  fifo_buffer/wen_r_reg/C
                         clock pessimism              0.273    -0.533    
    SLICE_X4Y22          FDRE (Hold_fdre_C_D)         0.120    -0.413    fifo_buffer/wen_r_reg
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 fifo_buffer/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.183ns (48.438%)  route 0.195ns (51.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.610    -0.569    fifo_buffer/clk_5MHz
    SLICE_X5Y24          FDRE                                         r  fifo_buffer/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  fifo_buffer/state_reg[0]/Q
                         net (fo=14, routed)          0.195    -0.233    fifo_buffer/state[0]
    SLICE_X5Y24          LUT5 (Prop_lut5_I0_O)        0.042    -0.191 r  fifo_buffer/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    fifo_buffer/next_state[1]
    SLICE_X5Y24          FDRE                                         r  fifo_buffer/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.876    -0.809    fifo_buffer/clk_5MHz
    SLICE_X5Y24          FDRE                                         r  fifo_buffer/state_reg[1]/C
                         clock pessimism              0.240    -0.569    
    SLICE_X5Y24          FDRE (Hold_fdre_C_D)         0.107    -0.462    fifo_buffer/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 fifo_buffer/num_lines_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/num_lines_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.667%)  route 0.130ns (34.333%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.614    -0.565    fifo_buffer/clk_5MHz
    SLICE_X5Y20          FDRE                                         r  fifo_buffer/num_lines_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  fifo_buffer/num_lines_reg[4]/Q
                         net (fo=6, routed)           0.130    -0.293    fifo_buffer/num_lines_reg_n_0_[4]
    SLICE_X5Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.185 r  fifo_buffer/num_lines0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.185    fifo_buffer/num_lines0[4]
    SLICE_X5Y20          FDRE                                         r  fifo_buffer/num_lines_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.881    -0.804    fifo_buffer/clk_5MHz
    SLICE_X5Y20          FDRE                                         r  fifo_buffer/num_lines_reg[4]/C
                         clock pessimism              0.239    -0.565    
    SLICE_X5Y20          FDRE (Hold_fdre_C_D)         0.105    -0.460    fifo_buffer/num_lines_reg[4]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5MHz_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y7      fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X1Y0      fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y5      fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X1Y1      fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X0Y9      fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y10     fifo_buffer/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y5      fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y4      fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y3      fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y6      fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y23      fifo_buffer/num_lines_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y23      fifo_buffer/num_lines_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y23      fifo_buffer/num_lines_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y28      fifo_buffer/buffer_ready_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y27      fifo_buffer/fifo_oe_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y22      fifo_buffer/fifo_rrst_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y22      fifo_buffer/image_sel_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y21      fifo_buffer/num_lines_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y22      fifo_buffer/num_lines_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y22      fifo_buffer/num_lines_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y28      fifo_buffer/buffer_ready_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y27      fifo_buffer/fifo_oe_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y22      fifo_buffer/fifo_rrst_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y22      fifo_buffer/image_sel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y21      fifo_buffer/num_lines_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y22      fifo_buffer/num_lines_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y22      fifo_buffer/num_lines_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y22      fifo_buffer/num_lines_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y22      fifo_buffer/num_lines_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X5Y22      fifo_buffer/num_lines_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    clkgen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0_1
  To Clock:  clk_200MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.873ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.873ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr0/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 1.014ns (19.610%)  route 4.157ns (80.390%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.288     0.015    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           1.032     1.171    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     1.295 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.673     1.968    disp/current_state[0]_i_1_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.092 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          1.351     3.443    disp/ccnt[2]_i_2_n_0
    SLICE_X5Y29          LUT5 (Prop_lut5_I0_O)        0.124     3.567 r  disp/laddr0_i_12/O
                         net (fo=1, routed)           0.812     4.379    disp/laddr0_i_12_n_0
    DSP48_X0Y12          DSP48E1                                      r  disp/laddr0/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.658     8.584    disp/clk_200MHz
    DSP48_X0Y12          DSP48E1                                      r  disp/laddr0/CLK
                         clock pessimism              0.288     8.872    
                         clock uncertainty           -0.258     8.615    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.362     8.253    disp/laddr0
  -------------------------------------------------------------------
                         required time                          8.253    
                         arrival time                          -4.379    
  -------------------------------------------------------------------
                         slack                                  3.873    

Slack (MET) :             3.939ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.105ns  (logic 1.014ns (19.862%)  route 4.091ns (80.138%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.288     0.015    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           1.032     1.171    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     1.295 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.673     1.968    disp/current_state[0]_i_1_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.092 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          1.159     3.251    disp/ccnt[2]_i_2_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.124     3.375 r  disp/laddr0_i_11/O
                         net (fo=1, routed)           0.939     4.314    disp/laddr0_i_11_n_0
    DSP48_X0Y12          DSP48E1                                      r  disp/laddr0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.658     8.584    disp/clk_200MHz
    DSP48_X0Y12          DSP48E1                                      r  disp/laddr0/CLK
                         clock pessimism              0.288     8.872    
                         clock uncertainty           -0.258     8.615    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -0.362     8.253    disp/laddr0
  -------------------------------------------------------------------
                         required time                          8.253    
                         arrival time                          -4.314    
  -------------------------------------------------------------------
                         slack                                  3.939    

Slack (MET) :             4.229ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr0/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.816ns  (logic 1.014ns (21.057%)  route 3.802ns (78.943%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.288     0.015    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           1.032     1.171    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     1.295 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.673     1.968    disp/current_state[0]_i_1_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.092 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.853     2.945    disp/ccnt[2]_i_2_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I0_O)        0.124     3.069 r  disp/laddr0_i_16/O
                         net (fo=1, routed)           0.955     4.024    disp/laddr0_i_16_n_0
    DSP48_X0Y12          DSP48E1                                      r  disp/laddr0/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.658     8.584    disp/clk_200MHz
    DSP48_X0Y12          DSP48E1                                      r  disp/laddr0/CLK
                         clock pessimism              0.288     8.872    
                         clock uncertainty           -0.258     8.615    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -0.362     8.253    disp/laddr0
  -------------------------------------------------------------------
                         required time                          8.253    
                         arrival time                          -4.024    
  -------------------------------------------------------------------
                         slack                                  4.229    

Slack (MET) :             4.233ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr0/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 1.014ns (21.076%)  route 3.797ns (78.924%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.288     0.015    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           1.032     1.171    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     1.295 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.673     1.968    disp/current_state[0]_i_1_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.092 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.972     3.065    disp/ccnt[2]_i_2_n_0
    SLICE_X7Y28          LUT6 (Prop_lut6_I0_O)        0.124     3.189 r  disp/laddr0_i_15/O
                         net (fo=1, routed)           0.831     4.020    disp/laddr0_i_15_n_0
    DSP48_X0Y12          DSP48E1                                      r  disp/laddr0/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.658     8.584    disp/clk_200MHz
    DSP48_X0Y12          DSP48E1                                      r  disp/laddr0/CLK
                         clock pessimism              0.288     8.872    
                         clock uncertainty           -0.258     8.615    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.362     8.253    disp/laddr0
  -------------------------------------------------------------------
                         required time                          8.253    
                         arrival time                          -4.020    
  -------------------------------------------------------------------
                         slack                                  4.233    

Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.623ns  (logic 1.014ns (21.934%)  route 3.609ns (78.066%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.288     0.015    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           1.032     1.171    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     1.295 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.673     1.968    disp/current_state[0]_i_1_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.092 f  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.697     2.789    disp/ccnt[2]_i_2_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I2_O)        0.124     2.913 r  disp/rcnt[9]_i_1/O
                         net (fo=10, routed)          0.918     3.831    disp/rcnt[9]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  disp/rcnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.643     8.570    disp/clk_200MHz
    SLICE_X4Y28          FDRE                                         r  disp/rcnt_reg[4]/C
                         clock pessimism              0.288     8.858    
                         clock uncertainty           -0.258     8.600    
    SLICE_X4Y28          FDRE (Setup_fdre_C_R)       -0.524     8.076    disp/rcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.076    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                  4.245    

Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.623ns  (logic 1.014ns (21.934%)  route 3.609ns (78.066%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.288     0.015    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           1.032     1.171    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     1.295 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.673     1.968    disp/current_state[0]_i_1_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.092 f  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.697     2.789    disp/ccnt[2]_i_2_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I2_O)        0.124     2.913 r  disp/rcnt[9]_i_1/O
                         net (fo=10, routed)          0.918     3.831    disp/rcnt[9]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  disp/rcnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.643     8.570    disp/clk_200MHz
    SLICE_X4Y28          FDRE                                         r  disp/rcnt_reg[7]/C
                         clock pessimism              0.288     8.858    
                         clock uncertainty           -0.258     8.600    
    SLICE_X4Y28          FDRE (Setup_fdre_C_R)       -0.524     8.076    disp/rcnt_reg[7]
  -------------------------------------------------------------------
                         required time                          8.076    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                  4.245    

Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.623ns  (logic 1.014ns (21.934%)  route 3.609ns (78.066%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.288     0.015    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           1.032     1.171    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     1.295 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.673     1.968    disp/current_state[0]_i_1_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.092 f  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.697     2.789    disp/ccnt[2]_i_2_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I2_O)        0.124     2.913 r  disp/rcnt[9]_i_1/O
                         net (fo=10, routed)          0.918     3.831    disp/rcnt[9]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  disp/rcnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.643     8.570    disp/clk_200MHz
    SLICE_X4Y28          FDRE                                         r  disp/rcnt_reg[8]/C
                         clock pessimism              0.288     8.858    
                         clock uncertainty           -0.258     8.600    
    SLICE_X4Y28          FDRE (Setup_fdre_C_R)       -0.524     8.076    disp/rcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          8.076    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                  4.245    

Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.623ns  (logic 1.014ns (21.934%)  route 3.609ns (78.066%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.288     0.015    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           1.032     1.171    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     1.295 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.673     1.968    disp/current_state[0]_i_1_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.092 f  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.697     2.789    disp/ccnt[2]_i_2_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I2_O)        0.124     2.913 r  disp/rcnt[9]_i_1/O
                         net (fo=10, routed)          0.918     3.831    disp/rcnt[9]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  disp/rcnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.643     8.570    disp/clk_200MHz
    SLICE_X4Y28          FDRE                                         r  disp/rcnt_reg[9]/C
                         clock pessimism              0.288     8.858    
                         clock uncertainty           -0.258     8.600    
    SLICE_X4Y28          FDRE (Setup_fdre_C_R)       -0.524     8.076    disp/rcnt_reg[9]
  -------------------------------------------------------------------
                         required time                          8.076    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                  4.245    

Slack (MET) :             4.257ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr0/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 1.014ns (21.184%)  route 3.773ns (78.816%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.288     0.015    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           1.032     1.171    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     1.295 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.673     1.968    disp/current_state[0]_i_1_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.092 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.939     3.032    disp/ccnt[2]_i_2_n_0
    SLICE_X6Y29          LUT4 (Prop_lut4_I0_O)        0.124     3.156 r  disp/laddr0_i_13/O
                         net (fo=1, routed)           0.840     3.995    disp/laddr0_i_13_n_0
    DSP48_X0Y12          DSP48E1                                      r  disp/laddr0/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.658     8.584    disp/clk_200MHz
    DSP48_X0Y12          DSP48E1                                      r  disp/laddr0/CLK
                         clock pessimism              0.288     8.872    
                         clock uncertainty           -0.258     8.615    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.362     8.253    disp/laddr0
  -------------------------------------------------------------------
                         required time                          8.253    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                  4.257    

Slack (MET) :             4.288ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 1.014ns (21.318%)  route 3.743ns (78.682%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.288     0.015    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           1.032     1.171    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     1.295 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.673     1.968    disp/current_state[0]_i_1_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.092 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          1.206     3.298    disp/ccnt[2]_i_2_n_0
    SLICE_X12Y29         LUT2 (Prop_lut2_I0_O)        0.124     3.422 r  disp/laddr0_i_20/O
                         net (fo=1, routed)           0.542     3.965    disp/laddr0_i_20_n_0
    DSP48_X0Y12          DSP48E1                                      r  disp/laddr0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.658     8.584    disp/clk_200MHz
    DSP48_X0Y12          DSP48E1                                      r  disp/laddr0/CLK
                         clock pessimism              0.288     8.872    
                         clock uncertainty           -0.258     8.615    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.362     8.253    disp/laddr0
  -------------------------------------------------------------------
                         required time                          8.253    
                         arrival time                          -3.965    
  -------------------------------------------------------------------
                         slack                                  4.288    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.319ns (34.864%)  route 0.596ns (65.136%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.160    -0.241    disp/buffer_ready
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.048    -0.193 f  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.296     0.102    disp/current_state[1]_i_3_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I2_O)        0.107     0.209 r  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.140     0.349    disp/next_state[1]
    SLICE_X8Y29          FDCE                                         r  disp/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.852    -0.833    disp/clk_200MHz
    SLICE_X8Y29          FDCE                                         r  disp/current_state_reg[1]/C
                         clock pessimism              0.556    -0.277    
                         clock uncertainty            0.258    -0.019    
    SLICE_X8Y29          FDCE (Hold_fdce_C_D)         0.052     0.033    disp/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.254ns (25.981%)  route 0.724ns (74.019%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.106    -0.295    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.414     0.164    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.045     0.209 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.203     0.412    disp/current_state[0]_i_1_n_0
    SLICE_X8Y29          FDCE                                         r  disp/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.852    -0.833    disp/clk_200MHz
    SLICE_X8Y29          FDCE                                         r  disp/current_state_reg[0]/C
                         clock pessimism              0.556    -0.277    
                         clock uncertainty            0.258    -0.019    
    SLICE_X8Y29          FDCE (Hold_fdce_C_D)         0.059     0.040    disp/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.412    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.409ns (34.221%)  route 0.786ns (65.779%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.160    -0.241    disp/buffer_ready
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.048    -0.193 f  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.296     0.102    disp/current_state[1]_i_3_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I2_O)        0.107     0.209 r  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.215     0.424    disp/next_state[1]
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.045     0.469 r  disp/pipe[1]_i_5/O
                         net (fo=2, routed)           0.115     0.585    disp/pipe[1]_i_5_n_0
    SLICE_X9Y31          LUT6 (Prop_lut6_I4_O)        0.045     0.630 r  disp/pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.630    disp/pipe[1]_i_1_n_0
    SLICE_X9Y31          FDRE                                         r  disp/pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.854    -0.831    disp/clk_200MHz
    SLICE_X9Y31          FDRE                                         r  disp/pipe_reg[1]/C
                         clock pessimism              0.556    -0.275    
                         clock uncertainty            0.258    -0.017    
    SLICE_X9Y31          FDRE (Hold_fdre_C_D)         0.092     0.075    disp/pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.409ns (34.192%)  route 0.787ns (65.808%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.160    -0.241    disp/buffer_ready
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.048    -0.193 f  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.296     0.102    disp/current_state[1]_i_3_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I2_O)        0.107     0.209 r  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.215     0.424    disp/next_state[1]
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.045     0.469 r  disp/pipe[1]_i_5/O
                         net (fo=2, routed)           0.116     0.586    disp/pipe[1]_i_5_n_0
    SLICE_X9Y31          LUT6 (Prop_lut6_I4_O)        0.045     0.631 r  disp/pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.631    disp/pipe[0]_i_1_n_0
    SLICE_X9Y31          FDRE                                         r  disp/pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.854    -0.831    disp/clk_200MHz
    SLICE_X9Y31          FDRE                                         r  disp/pipe_reg[0]/C
                         clock pessimism              0.556    -0.275    
                         clock uncertainty            0.258    -0.017    
    SLICE_X9Y31          FDRE (Hold_fdre_C_D)         0.091     0.074    disp/pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.631    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.409ns (31.233%)  route 0.901ns (68.767%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.160    -0.241    disp/buffer_ready
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.048    -0.193 r  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.214     0.020    disp/current_state[1]_i_3_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I4_O)        0.107     0.127 r  disp/cdcnt[2]_i_4/O
                         net (fo=4, routed)           0.342     0.470    disp/cdcnt[2]_i_4_n_0
    SLICE_X18Y30         LUT5 (Prop_lut5_I3_O)        0.045     0.515 r  disp/rdcnt[2]_i_2/O
                         net (fo=3, routed)           0.184     0.699    disp/rdcnt[2]_i_2_n_0
    SLICE_X20Y29         LUT5 (Prop_lut5_I0_O)        0.045     0.744 r  disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.744    disp/rdcnt[2]_i_1_n_0
    SLICE_X20Y29         FDRE                                         r  disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.851    -0.834    disp/clk_200MHz
    SLICE_X20Y29         FDRE                                         r  disp/rdcnt_reg[2]/C
                         clock pessimism              0.556    -0.278    
                         clock uncertainty            0.258    -0.020    
    SLICE_X20Y29         FDRE (Hold_fdre_C_D)         0.120     0.100    disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.744    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.344ns (25.373%)  route 1.012ns (74.627%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.106    -0.295    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.414     0.164    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.045     0.209 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.358     0.567    disp/current_state[0]_i_1_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I2_O)        0.045     0.612 r  disp/ccnt[2]_i_4/O
                         net (fo=8, routed)           0.133     0.745    disp/ccnt[2]_i_4_n_0
    SLICE_X12Y29         LUT5 (Prop_lut5_I3_O)        0.045     0.790 r  disp/ccnt[1]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.790    disp/ccnt[1]_rep_i_1_n_0
    SLICE_X12Y29         FDRE                                         r  disp/ccnt_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.852    -0.833    disp/clk_200MHz
    SLICE_X12Y29         FDRE                                         r  disp/ccnt_reg[1]_rep/C
                         clock pessimism              0.556    -0.277    
                         clock uncertainty            0.258    -0.019    
    SLICE_X12Y29         FDRE (Hold_fdre_C_D)         0.121     0.102    disp/ccnt_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.790    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.409ns (29.259%)  route 0.989ns (70.741%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.160    -0.241    disp/buffer_ready
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.048    -0.193 r  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.214     0.020    disp/current_state[1]_i_3_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I4_O)        0.107     0.127 r  disp/cdcnt[2]_i_4/O
                         net (fo=4, routed)           0.342     0.470    disp/cdcnt[2]_i_4_n_0
    SLICE_X18Y30         LUT5 (Prop_lut5_I3_O)        0.045     0.515 r  disp/rdcnt[2]_i_2/O
                         net (fo=3, routed)           0.272     0.787    disp/rdcnt[2]_i_2_n_0
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.045     0.832 r  disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.832    disp/rdcnt[1]_i_1_n_0
    SLICE_X20Y35         FDRE                                         r  disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.857    -0.828    disp/clk_200MHz
    SLICE_X20Y35         FDRE                                         r  disp/rdcnt_reg[1]/C
                         clock pessimism              0.556    -0.272    
                         clock uncertainty            0.258    -0.014    
    SLICE_X20Y35         FDRE (Hold_fdre_C_D)         0.121     0.107    disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.344ns (24.297%)  route 1.072ns (75.703%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.106    -0.295    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.414     0.164    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.045     0.209 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.358     0.567    disp/current_state[0]_i_1_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I2_O)        0.045     0.612 r  disp/ccnt[2]_i_4/O
                         net (fo=8, routed)           0.193     0.805    disp/ccnt[2]_i_4_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I4_O)        0.045     0.850 r  disp/ccnt[2]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.850    disp/ccnt[2]_rep_i_1_n_0
    SLICE_X12Y31         FDRE                                         r  disp/ccnt_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.854    -0.831    disp/clk_200MHz
    SLICE_X12Y31         FDRE                                         r  disp/ccnt_reg[2]_rep/C
                         clock pessimism              0.556    -0.275    
                         clock uncertainty            0.258    -0.017    
    SLICE_X12Y31         FDRE (Hold_fdre_C_D)         0.121     0.104    disp/ccnt_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.418ns  (logic 0.344ns (24.263%)  route 1.074ns (75.737%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.106    -0.295    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.414     0.164    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.045     0.209 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.358     0.567    disp/current_state[0]_i_1_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I2_O)        0.045     0.612 r  disp/ccnt[2]_i_4/O
                         net (fo=8, routed)           0.195     0.807    disp/ccnt[2]_i_4_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I4_O)        0.045     0.852 r  disp/ccnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.852    disp/ccnt[2]_i_1_n_0
    SLICE_X12Y31         FDRE                                         r  disp/ccnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.854    -0.831    disp/clk_200MHz
    SLICE_X12Y31         FDRE                                         r  disp/ccnt_reg[2]/C
                         clock pessimism              0.556    -0.275    
                         clock uncertainty            0.258    -0.017    
    SLICE_X12Y31         FDRE (Hold_fdre_C_D)         0.120     0.103    disp/ccnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.409ns (28.822%)  route 1.010ns (71.178%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.160    -0.241    disp/buffer_ready
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.048    -0.193 r  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.296     0.102    disp/current_state[1]_i_3_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I2_O)        0.107     0.209 f  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.143     0.352    disp/next_state[1]
    SLICE_X11Y28         LUT4 (Prop_lut4_I1_O)        0.045     0.397 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.411     0.808    disp/ccnt[2]_i_2_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I2_O)        0.045     0.853 r  disp/ccnt[2]_rep_i_1__0/O
                         net (fo=1, routed)           0.000     0.853    disp/ccnt[2]_rep_i_1__0_n_0
    SLICE_X12Y31         FDRE                                         r  disp/ccnt_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.854    -0.831    disp/clk_200MHz
    SLICE_X12Y31         FDRE                                         r  disp/ccnt_reg[2]_rep__0/C
                         clock pessimism              0.556    -0.275    
                         clock uncertainty            0.258    -0.017    
    SLICE_X12Y31         FDRE (Hold_fdre_C_D)         0.121     0.104    disp/ccnt_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.750    





---------------------------------------------------------------------------------------------------
From Clock:  clk_200MHz_clk_wiz_0
  To Clock:  clk_200MHz_clk_wiz_0_1

Setup :        10611  Failing Endpoints,  Worst Slack      -24.911ns,  Total Violation  -119762.444ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -24.911ns  (required time - arrival time)
  Source:                 disp/blockIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_vector_reg[14][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0_1 rise@10.000ns - clk_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.666ns  (logic 14.322ns (41.314%)  route 20.344ns (58.686%))
  Logic Levels:           83  (CARRY4=70 LUT2=1 LUT3=5 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.789    -0.823    disp/clk_200MHz
    SLICE_X101Y52        FDRE                                         r  disp/blockIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  disp/blockIndex_reg[1]/Q
                         net (fo=766, routed)         2.124     1.757    disp/blockIndex[1]
    SLICE_X101Y24        LUT6 (Prop_lut6_I2_O)        0.124     1.881 r  disp/SAD_vector[1][3]_i_34/O
                         net (fo=1, routed)           0.000     1.881    disp/SAD_vector[1][3]_i_34_n_0
    SLICE_X101Y24        MUXF7 (Prop_muxf7_I1_O)      0.217     2.098 r  disp/SAD_vector_reg[1][3]_i_18/O
                         net (fo=18, routed)          0.934     3.033    disp/SAD_vector_reg[1][3]_i_18_n_0
    SLICE_X101Y25        LUT5 (Prop_lut5_I2_O)        0.299     3.332 r  disp/SAD_vector[1][3]_i_9/O
                         net (fo=90, routed)          1.177     4.509    disp/SAD_vector[1][3]_i_9_n_0
    SLICE_X101Y22        LUT3 (Prop_lut3_I0_O)        0.124     4.633 r  disp/SAD_vector[1][5]_i_114/O
                         net (fo=16, routed)          0.966     5.598    disp/SAD_vector[1][5]_i_114_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.124 r  disp/SAD_vector_reg[1][1]_i_2725/CO[3]
                         net (fo=1, routed)           0.000     6.124    disp/SAD_vector_reg[1][1]_i_2725_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.238 r  disp/SAD_vector_reg[1][1]_i_2687/CO[3]
                         net (fo=1, routed)           0.000     6.238    disp/SAD_vector_reg[1][1]_i_2687_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.352 r  disp/SAD_vector_reg[1][1]_i_2641/CO[3]
                         net (fo=1, routed)           0.000     6.352    disp/SAD_vector_reg[1][1]_i_2641_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 r  disp/SAD_vector_reg[1][1]_i_2583/CO[3]
                         net (fo=1, routed)           0.000     6.466    disp/SAD_vector_reg[1][1]_i_2583_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.580 r  disp/SAD_vector_reg[1][1]_i_2519/CO[3]
                         net (fo=1, routed)           0.000     6.580    disp/SAD_vector_reg[1][1]_i_2519_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.694 r  disp/SAD_vector_reg[1][1]_i_2456/CO[3]
                         net (fo=1, routed)           0.000     6.694    disp/SAD_vector_reg[1][1]_i_2456_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  disp/SAD_vector_reg[1][1]_i_2394/CO[3]
                         net (fo=1, routed)           0.000     6.808    disp/SAD_vector_reg[1][1]_i_2394_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  disp/SAD_vector_reg[1][1]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     6.922    disp/SAD_vector_reg[1][1]_i_2332_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 r  disp/SAD_vector_reg[1][1]_i_2270/O[1]
                         net (fo=3, routed)           1.284     8.540    disp/SAD_vector_reg[1][1]_i_2270_n_6
    SLICE_X97Y24         LUT3 (Prop_lut3_I0_O)        0.303     8.843 r  disp/SAD_vector[1][1]_i_2191/O
                         net (fo=1, routed)           1.072     9.915    disp/SAD_vector[1][1]_i_2191_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.465 r  disp/SAD_vector_reg[1][1]_i_2115/CO[3]
                         net (fo=1, routed)           0.000    10.465    disp/SAD_vector_reg[1][1]_i_2115_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  disp/SAD_vector_reg[1][1]_i_2025/CO[3]
                         net (fo=1, routed)           0.000    10.582    disp/SAD_vector_reg[1][1]_i_2025_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  disp/SAD_vector_reg[1][1]_i_1929/CO[3]
                         net (fo=1, routed)           0.000    10.699    disp/SAD_vector_reg[1][1]_i_1929_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  disp/SAD_vector_reg[1][1]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    10.816    disp/SAD_vector_reg[1][1]_i_1833_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.933 r  disp/SAD_vector_reg[1][1]_i_1738/CO[3]
                         net (fo=1, routed)           0.000    10.933    disp/SAD_vector_reg[1][1]_i_1738_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.050 r  disp/SAD_vector_reg[1][1]_i_1643/CO[3]
                         net (fo=1, routed)           0.000    11.050    disp/SAD_vector_reg[1][1]_i_1643_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.167 r  disp/SAD_vector_reg[1][1]_i_1544/CO[3]
                         net (fo=1, routed)           0.000    11.167    disp/SAD_vector_reg[1][1]_i_1544_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.284 r  disp/SAD_vector_reg[1][1]_i_1436/CO[3]
                         net (fo=1, routed)           0.000    11.284    disp/SAD_vector_reg[1][1]_i_1436_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.401 r  disp/SAD_vector_reg[1][1]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    11.401    disp/SAD_vector_reg[1][1]_i_1322_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.518 r  disp/SAD_vector_reg[1][1]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    11.518    disp/SAD_vector_reg[1][1]_i_1198_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.635 r  disp/SAD_vector_reg[1][1]_i_1078/CO[3]
                         net (fo=1, routed)           0.000    11.635    disp/SAD_vector_reg[1][1]_i_1078_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.752 r  disp/SAD_vector_reg[1][1]_i_959/CO[3]
                         net (fo=1, routed)           0.000    11.752    disp/SAD_vector_reg[1][1]_i_959_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.869 r  disp/SAD_vector_reg[1][1]_i_840/CO[3]
                         net (fo=1, routed)           0.000    11.869    disp/SAD_vector_reg[1][1]_i_840_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.986 r  disp/SAD_vector_reg[1][1]_i_717/CO[3]
                         net (fo=1, routed)           0.000    11.986    disp/SAD_vector_reg[1][1]_i_717_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.103 r  disp/SAD_vector_reg[1][1]_i_580/CO[3]
                         net (fo=1, routed)           0.000    12.103    disp/SAD_vector_reg[1][1]_i_580_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  disp/SAD_vector_reg[1][1]_i_439/CO[3]
                         net (fo=1, routed)           0.000    12.220    disp/SAD_vector_reg[1][1]_i_439_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.337 r  disp/SAD_vector_reg[1][1]_i_310/CO[3]
                         net (fo=1, routed)           0.000    12.337    disp/SAD_vector_reg[1][1]_i_310_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.454 r  disp/SAD_vector_reg[1][1]_i_189/CO[3]
                         net (fo=1, routed)           0.001    12.455    disp/SAD_vector_reg[1][1]_i_189_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.572 r  disp/SAD_vector_reg[1][1]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.572    disp/SAD_vector_reg[1][1]_i_128_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.895 r  disp/SAD_vector_reg[1][5]_i_52/O[1]
                         net (fo=3, routed)           1.462    14.357    disp/SAD_vector_reg[1][5]_i_52_n_6
    SLICE_X86Y40         LUT3 (Prop_lut3_I1_O)        0.306    14.663 r  disp/SAD_vector[1][1]_i_47/O
                         net (fo=1, routed)           0.777    15.441    disp/SAD_vector[1][1]_i_47_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.826 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.826    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.940 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.940    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X91Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.054    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X91Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.168    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  disp/SAD_vector_reg[1][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.282    disp/SAD_vector_reg[1][17]_i_13_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.396 r  disp/SAD_vector_reg[1][21]_i_13/CO[3]
                         net (fo=1, routed)           0.001    16.396    disp/SAD_vector_reg[1][21]_i_13_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.709 r  disp/SAD_vector_reg[1][25]_i_13/O[3]
                         net (fo=3, routed)           1.134    17.843    disp/SAD_vector_reg[1][25]_i_13_n_4
    SLICE_X76Y47         LUT3 (Prop_lut3_I1_O)        0.306    18.149 r  disp/SAD_vector[1][25]_i_14/O
                         net (fo=2, routed)           0.588    18.737    disp/SAD_vector[1][25]_i_14_n_0
    SLICE_X78Y48         LUT5 (Prop_lut5_I1_O)        0.124    18.861 r  disp/SAD_vector[1][25]_i_5/O
                         net (fo=2, routed)           1.385    20.246    disp/SAD_vector[1][25]_i_5_n_0
    SLICE_X90Y48         LUT6 (Prop_lut6_I0_O)        0.124    20.370 r  disp/SAD_vector[1][25]_i_9/O
                         net (fo=1, routed)           0.000    20.370    disp/SAD_vector[1][25]_i_9_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.750 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.750    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.989 r  disp/SAD_vector_reg[1][29]_i_3/O[2]
                         net (fo=5, routed)           1.253    22.242    disp/SAD_vector_reg[1][29]_i_3_n_5
    SLICE_X80Y47         LUT2 (Prop_lut2_I1_O)        0.301    22.543 r  disp/SAD_vector[1][149]_i_504/O
                         net (fo=1, routed)           0.000    22.543    disp/SAD_vector[1][149]_i_504_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.075 r  disp/SAD_vector_reg[1][149]_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.075    disp/SAD_vector_reg[1][149]_i_486_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.297 r  disp/SAD_vector_reg[1][149]_i_472/O[0]
                         net (fo=3, routed)           0.854    24.151    disp/SAD_vector_reg[1][149]_i_472_n_7
    SLICE_X62Y48         LUT6 (Prop_lut6_I5_O)        0.299    24.450 r  disp/SAD_vector[1][149]_i_480/O
                         net (fo=1, routed)           0.774    25.224    disp/SAD_vector[1][149]_i_480_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.731 r  disp/SAD_vector_reg[1][149]_i_463/CO[3]
                         net (fo=1, routed)           0.000    25.731    disp/SAD_vector_reg[1][149]_i_463_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.845 r  disp/SAD_vector_reg[1][149]_i_449/CO[3]
                         net (fo=1, routed)           0.001    25.845    disp/SAD_vector_reg[1][149]_i_449_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.959 r  disp/SAD_vector_reg[1][149]_i_435/CO[3]
                         net (fo=1, routed)           0.000    25.959    disp/SAD_vector_reg[1][149]_i_435_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    26.073    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    26.187    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.301    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.415 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    26.415    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.529 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    26.529    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.643 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.643    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.757    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.871    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.000    26.985    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.099 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    27.099    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.213 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    27.213    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.327 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    27.327    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.441 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    27.441    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.555 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.555    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.669 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.669    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.783 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.783    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.897 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.897    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    28.011    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    28.125    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    28.239    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.353 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.353    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.467 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    28.467    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.581 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.581    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.695 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.009    28.704    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.818 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.818    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.932 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.932    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.046 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.611    29.657    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X62Y76         LUT3 (Prop_lut3_I0_O)        0.124    29.781 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.170    31.951    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X80Y37         LUT5 (Prop_lut5_I3_O)        0.124    32.075 r  disp/SAD_vector[1][10]_i_1/O
                         net (fo=20, routed)          1.769    33.844    disp/SAD_vector[1][10]_i_1_n_0
    SLICE_X107Y38        FDRE                                         r  disp/SAD_vector_reg[14][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.694     8.621    disp/clk_200MHz
    SLICE_X107Y38        FDRE                                         r  disp/SAD_vector_reg[14][10]/C
                         clock pessimism              0.462     9.083    
                         clock uncertainty           -0.084     8.999    
    SLICE_X107Y38        FDRE (Setup_fdre_C_D)       -0.067     8.932    disp/SAD_vector_reg[14][10]
  -------------------------------------------------------------------
                         required time                          8.932    
                         arrival time                         -33.844    
  -------------------------------------------------------------------
                         slack                                -24.911    

Slack (VIOLATED) :        -24.882ns  (required time - arrival time)
  Source:                 disp/blockIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_vector_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0_1 rise@10.000ns - clk_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.676ns  (logic 14.322ns (41.303%)  route 20.354ns (58.697%))
  Logic Levels:           83  (CARRY4=70 LUT2=1 LUT3=5 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.789    -0.823    disp/clk_200MHz
    SLICE_X101Y52        FDRE                                         r  disp/blockIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  disp/blockIndex_reg[1]/Q
                         net (fo=766, routed)         2.124     1.757    disp/blockIndex[1]
    SLICE_X101Y24        LUT6 (Prop_lut6_I2_O)        0.124     1.881 r  disp/SAD_vector[1][3]_i_34/O
                         net (fo=1, routed)           0.000     1.881    disp/SAD_vector[1][3]_i_34_n_0
    SLICE_X101Y24        MUXF7 (Prop_muxf7_I1_O)      0.217     2.098 r  disp/SAD_vector_reg[1][3]_i_18/O
                         net (fo=18, routed)          0.934     3.033    disp/SAD_vector_reg[1][3]_i_18_n_0
    SLICE_X101Y25        LUT5 (Prop_lut5_I2_O)        0.299     3.332 r  disp/SAD_vector[1][3]_i_9/O
                         net (fo=90, routed)          1.177     4.509    disp/SAD_vector[1][3]_i_9_n_0
    SLICE_X101Y22        LUT3 (Prop_lut3_I0_O)        0.124     4.633 r  disp/SAD_vector[1][5]_i_114/O
                         net (fo=16, routed)          0.966     5.598    disp/SAD_vector[1][5]_i_114_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.124 r  disp/SAD_vector_reg[1][1]_i_2725/CO[3]
                         net (fo=1, routed)           0.000     6.124    disp/SAD_vector_reg[1][1]_i_2725_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.238 r  disp/SAD_vector_reg[1][1]_i_2687/CO[3]
                         net (fo=1, routed)           0.000     6.238    disp/SAD_vector_reg[1][1]_i_2687_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.352 r  disp/SAD_vector_reg[1][1]_i_2641/CO[3]
                         net (fo=1, routed)           0.000     6.352    disp/SAD_vector_reg[1][1]_i_2641_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 r  disp/SAD_vector_reg[1][1]_i_2583/CO[3]
                         net (fo=1, routed)           0.000     6.466    disp/SAD_vector_reg[1][1]_i_2583_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.580 r  disp/SAD_vector_reg[1][1]_i_2519/CO[3]
                         net (fo=1, routed)           0.000     6.580    disp/SAD_vector_reg[1][1]_i_2519_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.694 r  disp/SAD_vector_reg[1][1]_i_2456/CO[3]
                         net (fo=1, routed)           0.000     6.694    disp/SAD_vector_reg[1][1]_i_2456_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  disp/SAD_vector_reg[1][1]_i_2394/CO[3]
                         net (fo=1, routed)           0.000     6.808    disp/SAD_vector_reg[1][1]_i_2394_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  disp/SAD_vector_reg[1][1]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     6.922    disp/SAD_vector_reg[1][1]_i_2332_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 r  disp/SAD_vector_reg[1][1]_i_2270/O[1]
                         net (fo=3, routed)           1.284     8.540    disp/SAD_vector_reg[1][1]_i_2270_n_6
    SLICE_X97Y24         LUT3 (Prop_lut3_I0_O)        0.303     8.843 r  disp/SAD_vector[1][1]_i_2191/O
                         net (fo=1, routed)           1.072     9.915    disp/SAD_vector[1][1]_i_2191_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.465 r  disp/SAD_vector_reg[1][1]_i_2115/CO[3]
                         net (fo=1, routed)           0.000    10.465    disp/SAD_vector_reg[1][1]_i_2115_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  disp/SAD_vector_reg[1][1]_i_2025/CO[3]
                         net (fo=1, routed)           0.000    10.582    disp/SAD_vector_reg[1][1]_i_2025_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  disp/SAD_vector_reg[1][1]_i_1929/CO[3]
                         net (fo=1, routed)           0.000    10.699    disp/SAD_vector_reg[1][1]_i_1929_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  disp/SAD_vector_reg[1][1]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    10.816    disp/SAD_vector_reg[1][1]_i_1833_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.933 r  disp/SAD_vector_reg[1][1]_i_1738/CO[3]
                         net (fo=1, routed)           0.000    10.933    disp/SAD_vector_reg[1][1]_i_1738_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.050 r  disp/SAD_vector_reg[1][1]_i_1643/CO[3]
                         net (fo=1, routed)           0.000    11.050    disp/SAD_vector_reg[1][1]_i_1643_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.167 r  disp/SAD_vector_reg[1][1]_i_1544/CO[3]
                         net (fo=1, routed)           0.000    11.167    disp/SAD_vector_reg[1][1]_i_1544_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.284 r  disp/SAD_vector_reg[1][1]_i_1436/CO[3]
                         net (fo=1, routed)           0.000    11.284    disp/SAD_vector_reg[1][1]_i_1436_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.401 r  disp/SAD_vector_reg[1][1]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    11.401    disp/SAD_vector_reg[1][1]_i_1322_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.518 r  disp/SAD_vector_reg[1][1]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    11.518    disp/SAD_vector_reg[1][1]_i_1198_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.635 r  disp/SAD_vector_reg[1][1]_i_1078/CO[3]
                         net (fo=1, routed)           0.000    11.635    disp/SAD_vector_reg[1][1]_i_1078_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.752 r  disp/SAD_vector_reg[1][1]_i_959/CO[3]
                         net (fo=1, routed)           0.000    11.752    disp/SAD_vector_reg[1][1]_i_959_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.869 r  disp/SAD_vector_reg[1][1]_i_840/CO[3]
                         net (fo=1, routed)           0.000    11.869    disp/SAD_vector_reg[1][1]_i_840_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.986 r  disp/SAD_vector_reg[1][1]_i_717/CO[3]
                         net (fo=1, routed)           0.000    11.986    disp/SAD_vector_reg[1][1]_i_717_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.103 r  disp/SAD_vector_reg[1][1]_i_580/CO[3]
                         net (fo=1, routed)           0.000    12.103    disp/SAD_vector_reg[1][1]_i_580_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  disp/SAD_vector_reg[1][1]_i_439/CO[3]
                         net (fo=1, routed)           0.000    12.220    disp/SAD_vector_reg[1][1]_i_439_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.337 r  disp/SAD_vector_reg[1][1]_i_310/CO[3]
                         net (fo=1, routed)           0.000    12.337    disp/SAD_vector_reg[1][1]_i_310_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.454 r  disp/SAD_vector_reg[1][1]_i_189/CO[3]
                         net (fo=1, routed)           0.001    12.455    disp/SAD_vector_reg[1][1]_i_189_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.572 r  disp/SAD_vector_reg[1][1]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.572    disp/SAD_vector_reg[1][1]_i_128_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.895 r  disp/SAD_vector_reg[1][5]_i_52/O[1]
                         net (fo=3, routed)           1.462    14.357    disp/SAD_vector_reg[1][5]_i_52_n_6
    SLICE_X86Y40         LUT3 (Prop_lut3_I1_O)        0.306    14.663 r  disp/SAD_vector[1][1]_i_47/O
                         net (fo=1, routed)           0.777    15.441    disp/SAD_vector[1][1]_i_47_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.826 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.826    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.940 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.940    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X91Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.054    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X91Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.168    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  disp/SAD_vector_reg[1][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.282    disp/SAD_vector_reg[1][17]_i_13_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.396 r  disp/SAD_vector_reg[1][21]_i_13/CO[3]
                         net (fo=1, routed)           0.001    16.396    disp/SAD_vector_reg[1][21]_i_13_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.709 r  disp/SAD_vector_reg[1][25]_i_13/O[3]
                         net (fo=3, routed)           1.134    17.843    disp/SAD_vector_reg[1][25]_i_13_n_4
    SLICE_X76Y47         LUT3 (Prop_lut3_I1_O)        0.306    18.149 r  disp/SAD_vector[1][25]_i_14/O
                         net (fo=2, routed)           0.588    18.737    disp/SAD_vector[1][25]_i_14_n_0
    SLICE_X78Y48         LUT5 (Prop_lut5_I1_O)        0.124    18.861 r  disp/SAD_vector[1][25]_i_5/O
                         net (fo=2, routed)           1.385    20.246    disp/SAD_vector[1][25]_i_5_n_0
    SLICE_X90Y48         LUT6 (Prop_lut6_I0_O)        0.124    20.370 r  disp/SAD_vector[1][25]_i_9/O
                         net (fo=1, routed)           0.000    20.370    disp/SAD_vector[1][25]_i_9_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.750 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.750    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.989 r  disp/SAD_vector_reg[1][29]_i_3/O[2]
                         net (fo=5, routed)           1.253    22.242    disp/SAD_vector_reg[1][29]_i_3_n_5
    SLICE_X80Y47         LUT2 (Prop_lut2_I1_O)        0.301    22.543 r  disp/SAD_vector[1][149]_i_504/O
                         net (fo=1, routed)           0.000    22.543    disp/SAD_vector[1][149]_i_504_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.075 r  disp/SAD_vector_reg[1][149]_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.075    disp/SAD_vector_reg[1][149]_i_486_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.297 r  disp/SAD_vector_reg[1][149]_i_472/O[0]
                         net (fo=3, routed)           0.854    24.151    disp/SAD_vector_reg[1][149]_i_472_n_7
    SLICE_X62Y48         LUT6 (Prop_lut6_I5_O)        0.299    24.450 r  disp/SAD_vector[1][149]_i_480/O
                         net (fo=1, routed)           0.774    25.224    disp/SAD_vector[1][149]_i_480_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.731 r  disp/SAD_vector_reg[1][149]_i_463/CO[3]
                         net (fo=1, routed)           0.000    25.731    disp/SAD_vector_reg[1][149]_i_463_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.845 r  disp/SAD_vector_reg[1][149]_i_449/CO[3]
                         net (fo=1, routed)           0.001    25.845    disp/SAD_vector_reg[1][149]_i_449_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.959 r  disp/SAD_vector_reg[1][149]_i_435/CO[3]
                         net (fo=1, routed)           0.000    25.959    disp/SAD_vector_reg[1][149]_i_435_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    26.073    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    26.187    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.301    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.415 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    26.415    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.529 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    26.529    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.643 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.643    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.757    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.871    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.000    26.985    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.099 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    27.099    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.213 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    27.213    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.327 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    27.327    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.441 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    27.441    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.555 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.555    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.669 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.669    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.783 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.783    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.897 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.897    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    28.011    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    28.125    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    28.239    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.353 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.353    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.467 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    28.467    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.581 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.581    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.695 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.009    28.704    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.818 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.818    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.932 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.932    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.046 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.611    29.657    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X62Y76         LUT3 (Prop_lut3_I0_O)        0.124    29.781 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.170    31.951    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X80Y37         LUT5 (Prop_lut5_I3_O)        0.124    32.075 r  disp/SAD_vector[1][10]_i_1/O
                         net (fo=20, routed)          1.778    33.853    disp/SAD_vector[1][10]_i_1_n_0
    SLICE_X108Y38        FDRE                                         r  disp/SAD_vector_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.694     8.621    disp/clk_200MHz
    SLICE_X108Y38        FDRE                                         r  disp/SAD_vector_reg[1][10]/C
                         clock pessimism              0.462     9.083    
                         clock uncertainty           -0.084     8.999    
    SLICE_X108Y38        FDRE (Setup_fdre_C_D)       -0.028     8.971    disp/SAD_vector_reg[1][10]
  -------------------------------------------------------------------
                         required time                          8.971    
                         arrival time                         -33.853    
  -------------------------------------------------------------------
                         slack                                -24.882    

Slack (VIOLATED) :        -24.878ns  (required time - arrival time)
  Source:                 disp/blockIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_vector_reg[6][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0_1 rise@10.000ns - clk_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.583ns  (logic 14.322ns (41.413%)  route 20.261ns (58.587%))
  Logic Levels:           83  (CARRY4=70 LUT2=1 LUT3=5 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 8.544 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.789    -0.823    disp/clk_200MHz
    SLICE_X101Y52        FDRE                                         r  disp/blockIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  disp/blockIndex_reg[1]/Q
                         net (fo=766, routed)         2.124     1.757    disp/blockIndex[1]
    SLICE_X101Y24        LUT6 (Prop_lut6_I2_O)        0.124     1.881 r  disp/SAD_vector[1][3]_i_34/O
                         net (fo=1, routed)           0.000     1.881    disp/SAD_vector[1][3]_i_34_n_0
    SLICE_X101Y24        MUXF7 (Prop_muxf7_I1_O)      0.217     2.098 r  disp/SAD_vector_reg[1][3]_i_18/O
                         net (fo=18, routed)          0.934     3.033    disp/SAD_vector_reg[1][3]_i_18_n_0
    SLICE_X101Y25        LUT5 (Prop_lut5_I2_O)        0.299     3.332 r  disp/SAD_vector[1][3]_i_9/O
                         net (fo=90, routed)          1.177     4.509    disp/SAD_vector[1][3]_i_9_n_0
    SLICE_X101Y22        LUT3 (Prop_lut3_I0_O)        0.124     4.633 r  disp/SAD_vector[1][5]_i_114/O
                         net (fo=16, routed)          0.966     5.598    disp/SAD_vector[1][5]_i_114_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.124 r  disp/SAD_vector_reg[1][1]_i_2725/CO[3]
                         net (fo=1, routed)           0.000     6.124    disp/SAD_vector_reg[1][1]_i_2725_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.238 r  disp/SAD_vector_reg[1][1]_i_2687/CO[3]
                         net (fo=1, routed)           0.000     6.238    disp/SAD_vector_reg[1][1]_i_2687_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.352 r  disp/SAD_vector_reg[1][1]_i_2641/CO[3]
                         net (fo=1, routed)           0.000     6.352    disp/SAD_vector_reg[1][1]_i_2641_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 r  disp/SAD_vector_reg[1][1]_i_2583/CO[3]
                         net (fo=1, routed)           0.000     6.466    disp/SAD_vector_reg[1][1]_i_2583_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.580 r  disp/SAD_vector_reg[1][1]_i_2519/CO[3]
                         net (fo=1, routed)           0.000     6.580    disp/SAD_vector_reg[1][1]_i_2519_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.694 r  disp/SAD_vector_reg[1][1]_i_2456/CO[3]
                         net (fo=1, routed)           0.000     6.694    disp/SAD_vector_reg[1][1]_i_2456_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  disp/SAD_vector_reg[1][1]_i_2394/CO[3]
                         net (fo=1, routed)           0.000     6.808    disp/SAD_vector_reg[1][1]_i_2394_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  disp/SAD_vector_reg[1][1]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     6.922    disp/SAD_vector_reg[1][1]_i_2332_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 r  disp/SAD_vector_reg[1][1]_i_2270/O[1]
                         net (fo=3, routed)           1.284     8.540    disp/SAD_vector_reg[1][1]_i_2270_n_6
    SLICE_X97Y24         LUT3 (Prop_lut3_I0_O)        0.303     8.843 r  disp/SAD_vector[1][1]_i_2191/O
                         net (fo=1, routed)           1.072     9.915    disp/SAD_vector[1][1]_i_2191_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.465 r  disp/SAD_vector_reg[1][1]_i_2115/CO[3]
                         net (fo=1, routed)           0.000    10.465    disp/SAD_vector_reg[1][1]_i_2115_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  disp/SAD_vector_reg[1][1]_i_2025/CO[3]
                         net (fo=1, routed)           0.000    10.582    disp/SAD_vector_reg[1][1]_i_2025_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  disp/SAD_vector_reg[1][1]_i_1929/CO[3]
                         net (fo=1, routed)           0.000    10.699    disp/SAD_vector_reg[1][1]_i_1929_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  disp/SAD_vector_reg[1][1]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    10.816    disp/SAD_vector_reg[1][1]_i_1833_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.933 r  disp/SAD_vector_reg[1][1]_i_1738/CO[3]
                         net (fo=1, routed)           0.000    10.933    disp/SAD_vector_reg[1][1]_i_1738_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.050 r  disp/SAD_vector_reg[1][1]_i_1643/CO[3]
                         net (fo=1, routed)           0.000    11.050    disp/SAD_vector_reg[1][1]_i_1643_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.167 r  disp/SAD_vector_reg[1][1]_i_1544/CO[3]
                         net (fo=1, routed)           0.000    11.167    disp/SAD_vector_reg[1][1]_i_1544_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.284 r  disp/SAD_vector_reg[1][1]_i_1436/CO[3]
                         net (fo=1, routed)           0.000    11.284    disp/SAD_vector_reg[1][1]_i_1436_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.401 r  disp/SAD_vector_reg[1][1]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    11.401    disp/SAD_vector_reg[1][1]_i_1322_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.518 r  disp/SAD_vector_reg[1][1]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    11.518    disp/SAD_vector_reg[1][1]_i_1198_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.635 r  disp/SAD_vector_reg[1][1]_i_1078/CO[3]
                         net (fo=1, routed)           0.000    11.635    disp/SAD_vector_reg[1][1]_i_1078_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.752 r  disp/SAD_vector_reg[1][1]_i_959/CO[3]
                         net (fo=1, routed)           0.000    11.752    disp/SAD_vector_reg[1][1]_i_959_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.869 r  disp/SAD_vector_reg[1][1]_i_840/CO[3]
                         net (fo=1, routed)           0.000    11.869    disp/SAD_vector_reg[1][1]_i_840_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.986 r  disp/SAD_vector_reg[1][1]_i_717/CO[3]
                         net (fo=1, routed)           0.000    11.986    disp/SAD_vector_reg[1][1]_i_717_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.103 r  disp/SAD_vector_reg[1][1]_i_580/CO[3]
                         net (fo=1, routed)           0.000    12.103    disp/SAD_vector_reg[1][1]_i_580_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  disp/SAD_vector_reg[1][1]_i_439/CO[3]
                         net (fo=1, routed)           0.000    12.220    disp/SAD_vector_reg[1][1]_i_439_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.337 r  disp/SAD_vector_reg[1][1]_i_310/CO[3]
                         net (fo=1, routed)           0.000    12.337    disp/SAD_vector_reg[1][1]_i_310_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.454 r  disp/SAD_vector_reg[1][1]_i_189/CO[3]
                         net (fo=1, routed)           0.001    12.455    disp/SAD_vector_reg[1][1]_i_189_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.572 r  disp/SAD_vector_reg[1][1]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.572    disp/SAD_vector_reg[1][1]_i_128_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.895 r  disp/SAD_vector_reg[1][5]_i_52/O[1]
                         net (fo=3, routed)           1.462    14.357    disp/SAD_vector_reg[1][5]_i_52_n_6
    SLICE_X86Y40         LUT3 (Prop_lut3_I1_O)        0.306    14.663 r  disp/SAD_vector[1][1]_i_47/O
                         net (fo=1, routed)           0.777    15.441    disp/SAD_vector[1][1]_i_47_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.826 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.826    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.940 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.940    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X91Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.054    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X91Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.168    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  disp/SAD_vector_reg[1][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.282    disp/SAD_vector_reg[1][17]_i_13_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.396 r  disp/SAD_vector_reg[1][21]_i_13/CO[3]
                         net (fo=1, routed)           0.001    16.396    disp/SAD_vector_reg[1][21]_i_13_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.709 r  disp/SAD_vector_reg[1][25]_i_13/O[3]
                         net (fo=3, routed)           1.134    17.843    disp/SAD_vector_reg[1][25]_i_13_n_4
    SLICE_X76Y47         LUT3 (Prop_lut3_I1_O)        0.306    18.149 r  disp/SAD_vector[1][25]_i_14/O
                         net (fo=2, routed)           0.588    18.737    disp/SAD_vector[1][25]_i_14_n_0
    SLICE_X78Y48         LUT5 (Prop_lut5_I1_O)        0.124    18.861 r  disp/SAD_vector[1][25]_i_5/O
                         net (fo=2, routed)           1.385    20.246    disp/SAD_vector[1][25]_i_5_n_0
    SLICE_X90Y48         LUT6 (Prop_lut6_I0_O)        0.124    20.370 r  disp/SAD_vector[1][25]_i_9/O
                         net (fo=1, routed)           0.000    20.370    disp/SAD_vector[1][25]_i_9_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.750 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.750    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.989 r  disp/SAD_vector_reg[1][29]_i_3/O[2]
                         net (fo=5, routed)           1.253    22.242    disp/SAD_vector_reg[1][29]_i_3_n_5
    SLICE_X80Y47         LUT2 (Prop_lut2_I1_O)        0.301    22.543 r  disp/SAD_vector[1][149]_i_504/O
                         net (fo=1, routed)           0.000    22.543    disp/SAD_vector[1][149]_i_504_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.075 r  disp/SAD_vector_reg[1][149]_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.075    disp/SAD_vector_reg[1][149]_i_486_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.297 r  disp/SAD_vector_reg[1][149]_i_472/O[0]
                         net (fo=3, routed)           0.854    24.151    disp/SAD_vector_reg[1][149]_i_472_n_7
    SLICE_X62Y48         LUT6 (Prop_lut6_I5_O)        0.299    24.450 r  disp/SAD_vector[1][149]_i_480/O
                         net (fo=1, routed)           0.774    25.224    disp/SAD_vector[1][149]_i_480_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.731 r  disp/SAD_vector_reg[1][149]_i_463/CO[3]
                         net (fo=1, routed)           0.000    25.731    disp/SAD_vector_reg[1][149]_i_463_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.845 r  disp/SAD_vector_reg[1][149]_i_449/CO[3]
                         net (fo=1, routed)           0.001    25.845    disp/SAD_vector_reg[1][149]_i_449_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.959 r  disp/SAD_vector_reg[1][149]_i_435/CO[3]
                         net (fo=1, routed)           0.000    25.959    disp/SAD_vector_reg[1][149]_i_435_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    26.073    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    26.187    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.301    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.415 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    26.415    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.529 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    26.529    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.643 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.643    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.757    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.871    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.000    26.985    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.099 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    27.099    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.213 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    27.213    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.327 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    27.327    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.441 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    27.441    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.555 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.555    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.669 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.669    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.783 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.783    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.897 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.897    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    28.011    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    28.125    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    28.239    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.353 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.353    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.467 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    28.467    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.581 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.581    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.695 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.009    28.704    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.818 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.818    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.932 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.932    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.046 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.611    29.657    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X62Y76         LUT3 (Prop_lut3_I0_O)        0.124    29.781 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.170    31.951    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X80Y37         LUT5 (Prop_lut5_I3_O)        0.124    32.075 r  disp/SAD_vector[1][10]_i_1/O
                         net (fo=20, routed)          1.685    33.760    disp/SAD_vector[1][10]_i_1_n_0
    SLICE_X105Y34        FDRE                                         r  disp/SAD_vector_reg[6][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.617     8.544    disp/clk_200MHz
    SLICE_X105Y34        FDRE                                         r  disp/SAD_vector_reg[6][10]/C
                         clock pessimism              0.462     9.006    
                         clock uncertainty           -0.084     8.922    
    SLICE_X105Y34        FDRE (Setup_fdre_C_D)       -0.040     8.882    disp/SAD_vector_reg[6][10]
  -------------------------------------------------------------------
                         required time                          8.882    
                         arrival time                         -33.760    
  -------------------------------------------------------------------
                         slack                                -24.878    

Slack (VIOLATED) :        -24.819ns  (required time - arrival time)
  Source:                 disp/blockIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_vector_reg[5][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0_1 rise@10.000ns - clk_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.401ns  (logic 14.322ns (41.633%)  route 20.079ns (58.367%))
  Logic Levels:           83  (CARRY4=70 LUT2=1 LUT3=5 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.789    -0.823    disp/clk_200MHz
    SLICE_X101Y52        FDRE                                         r  disp/blockIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  disp/blockIndex_reg[1]/Q
                         net (fo=766, routed)         2.124     1.757    disp/blockIndex[1]
    SLICE_X101Y24        LUT6 (Prop_lut6_I2_O)        0.124     1.881 r  disp/SAD_vector[1][3]_i_34/O
                         net (fo=1, routed)           0.000     1.881    disp/SAD_vector[1][3]_i_34_n_0
    SLICE_X101Y24        MUXF7 (Prop_muxf7_I1_O)      0.217     2.098 r  disp/SAD_vector_reg[1][3]_i_18/O
                         net (fo=18, routed)          0.934     3.033    disp/SAD_vector_reg[1][3]_i_18_n_0
    SLICE_X101Y25        LUT5 (Prop_lut5_I2_O)        0.299     3.332 r  disp/SAD_vector[1][3]_i_9/O
                         net (fo=90, routed)          1.177     4.509    disp/SAD_vector[1][3]_i_9_n_0
    SLICE_X101Y22        LUT3 (Prop_lut3_I0_O)        0.124     4.633 r  disp/SAD_vector[1][5]_i_114/O
                         net (fo=16, routed)          0.966     5.598    disp/SAD_vector[1][5]_i_114_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.124 r  disp/SAD_vector_reg[1][1]_i_2725/CO[3]
                         net (fo=1, routed)           0.000     6.124    disp/SAD_vector_reg[1][1]_i_2725_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.238 r  disp/SAD_vector_reg[1][1]_i_2687/CO[3]
                         net (fo=1, routed)           0.000     6.238    disp/SAD_vector_reg[1][1]_i_2687_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.352 r  disp/SAD_vector_reg[1][1]_i_2641/CO[3]
                         net (fo=1, routed)           0.000     6.352    disp/SAD_vector_reg[1][1]_i_2641_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 r  disp/SAD_vector_reg[1][1]_i_2583/CO[3]
                         net (fo=1, routed)           0.000     6.466    disp/SAD_vector_reg[1][1]_i_2583_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.580 r  disp/SAD_vector_reg[1][1]_i_2519/CO[3]
                         net (fo=1, routed)           0.000     6.580    disp/SAD_vector_reg[1][1]_i_2519_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.694 r  disp/SAD_vector_reg[1][1]_i_2456/CO[3]
                         net (fo=1, routed)           0.000     6.694    disp/SAD_vector_reg[1][1]_i_2456_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  disp/SAD_vector_reg[1][1]_i_2394/CO[3]
                         net (fo=1, routed)           0.000     6.808    disp/SAD_vector_reg[1][1]_i_2394_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  disp/SAD_vector_reg[1][1]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     6.922    disp/SAD_vector_reg[1][1]_i_2332_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 r  disp/SAD_vector_reg[1][1]_i_2270/O[1]
                         net (fo=3, routed)           1.284     8.540    disp/SAD_vector_reg[1][1]_i_2270_n_6
    SLICE_X97Y24         LUT3 (Prop_lut3_I0_O)        0.303     8.843 r  disp/SAD_vector[1][1]_i_2191/O
                         net (fo=1, routed)           1.072     9.915    disp/SAD_vector[1][1]_i_2191_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.465 r  disp/SAD_vector_reg[1][1]_i_2115/CO[3]
                         net (fo=1, routed)           0.000    10.465    disp/SAD_vector_reg[1][1]_i_2115_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  disp/SAD_vector_reg[1][1]_i_2025/CO[3]
                         net (fo=1, routed)           0.000    10.582    disp/SAD_vector_reg[1][1]_i_2025_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  disp/SAD_vector_reg[1][1]_i_1929/CO[3]
                         net (fo=1, routed)           0.000    10.699    disp/SAD_vector_reg[1][1]_i_1929_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  disp/SAD_vector_reg[1][1]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    10.816    disp/SAD_vector_reg[1][1]_i_1833_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.933 r  disp/SAD_vector_reg[1][1]_i_1738/CO[3]
                         net (fo=1, routed)           0.000    10.933    disp/SAD_vector_reg[1][1]_i_1738_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.050 r  disp/SAD_vector_reg[1][1]_i_1643/CO[3]
                         net (fo=1, routed)           0.000    11.050    disp/SAD_vector_reg[1][1]_i_1643_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.167 r  disp/SAD_vector_reg[1][1]_i_1544/CO[3]
                         net (fo=1, routed)           0.000    11.167    disp/SAD_vector_reg[1][1]_i_1544_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.284 r  disp/SAD_vector_reg[1][1]_i_1436/CO[3]
                         net (fo=1, routed)           0.000    11.284    disp/SAD_vector_reg[1][1]_i_1436_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.401 r  disp/SAD_vector_reg[1][1]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    11.401    disp/SAD_vector_reg[1][1]_i_1322_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.518 r  disp/SAD_vector_reg[1][1]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    11.518    disp/SAD_vector_reg[1][1]_i_1198_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.635 r  disp/SAD_vector_reg[1][1]_i_1078/CO[3]
                         net (fo=1, routed)           0.000    11.635    disp/SAD_vector_reg[1][1]_i_1078_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.752 r  disp/SAD_vector_reg[1][1]_i_959/CO[3]
                         net (fo=1, routed)           0.000    11.752    disp/SAD_vector_reg[1][1]_i_959_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.869 r  disp/SAD_vector_reg[1][1]_i_840/CO[3]
                         net (fo=1, routed)           0.000    11.869    disp/SAD_vector_reg[1][1]_i_840_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.986 r  disp/SAD_vector_reg[1][1]_i_717/CO[3]
                         net (fo=1, routed)           0.000    11.986    disp/SAD_vector_reg[1][1]_i_717_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.103 r  disp/SAD_vector_reg[1][1]_i_580/CO[3]
                         net (fo=1, routed)           0.000    12.103    disp/SAD_vector_reg[1][1]_i_580_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  disp/SAD_vector_reg[1][1]_i_439/CO[3]
                         net (fo=1, routed)           0.000    12.220    disp/SAD_vector_reg[1][1]_i_439_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.337 r  disp/SAD_vector_reg[1][1]_i_310/CO[3]
                         net (fo=1, routed)           0.000    12.337    disp/SAD_vector_reg[1][1]_i_310_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.454 r  disp/SAD_vector_reg[1][1]_i_189/CO[3]
                         net (fo=1, routed)           0.001    12.455    disp/SAD_vector_reg[1][1]_i_189_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.572 r  disp/SAD_vector_reg[1][1]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.572    disp/SAD_vector_reg[1][1]_i_128_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.895 r  disp/SAD_vector_reg[1][5]_i_52/O[1]
                         net (fo=3, routed)           1.462    14.357    disp/SAD_vector_reg[1][5]_i_52_n_6
    SLICE_X86Y40         LUT3 (Prop_lut3_I1_O)        0.306    14.663 r  disp/SAD_vector[1][1]_i_47/O
                         net (fo=1, routed)           0.777    15.441    disp/SAD_vector[1][1]_i_47_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.826 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.826    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.940 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.940    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X91Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.054    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X91Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.168    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  disp/SAD_vector_reg[1][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.282    disp/SAD_vector_reg[1][17]_i_13_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.396 r  disp/SAD_vector_reg[1][21]_i_13/CO[3]
                         net (fo=1, routed)           0.001    16.396    disp/SAD_vector_reg[1][21]_i_13_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.709 r  disp/SAD_vector_reg[1][25]_i_13/O[3]
                         net (fo=3, routed)           1.134    17.843    disp/SAD_vector_reg[1][25]_i_13_n_4
    SLICE_X76Y47         LUT3 (Prop_lut3_I1_O)        0.306    18.149 r  disp/SAD_vector[1][25]_i_14/O
                         net (fo=2, routed)           0.588    18.737    disp/SAD_vector[1][25]_i_14_n_0
    SLICE_X78Y48         LUT5 (Prop_lut5_I1_O)        0.124    18.861 r  disp/SAD_vector[1][25]_i_5/O
                         net (fo=2, routed)           1.385    20.246    disp/SAD_vector[1][25]_i_5_n_0
    SLICE_X90Y48         LUT6 (Prop_lut6_I0_O)        0.124    20.370 r  disp/SAD_vector[1][25]_i_9/O
                         net (fo=1, routed)           0.000    20.370    disp/SAD_vector[1][25]_i_9_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.750 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.750    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.989 r  disp/SAD_vector_reg[1][29]_i_3/O[2]
                         net (fo=5, routed)           1.253    22.242    disp/SAD_vector_reg[1][29]_i_3_n_5
    SLICE_X80Y47         LUT2 (Prop_lut2_I1_O)        0.301    22.543 r  disp/SAD_vector[1][149]_i_504/O
                         net (fo=1, routed)           0.000    22.543    disp/SAD_vector[1][149]_i_504_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.075 r  disp/SAD_vector_reg[1][149]_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.075    disp/SAD_vector_reg[1][149]_i_486_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.297 r  disp/SAD_vector_reg[1][149]_i_472/O[0]
                         net (fo=3, routed)           0.854    24.151    disp/SAD_vector_reg[1][149]_i_472_n_7
    SLICE_X62Y48         LUT6 (Prop_lut6_I5_O)        0.299    24.450 r  disp/SAD_vector[1][149]_i_480/O
                         net (fo=1, routed)           0.774    25.224    disp/SAD_vector[1][149]_i_480_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.731 r  disp/SAD_vector_reg[1][149]_i_463/CO[3]
                         net (fo=1, routed)           0.000    25.731    disp/SAD_vector_reg[1][149]_i_463_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.845 r  disp/SAD_vector_reg[1][149]_i_449/CO[3]
                         net (fo=1, routed)           0.001    25.845    disp/SAD_vector_reg[1][149]_i_449_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.959 r  disp/SAD_vector_reg[1][149]_i_435/CO[3]
                         net (fo=1, routed)           0.000    25.959    disp/SAD_vector_reg[1][149]_i_435_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    26.073    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    26.187    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.301    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.415 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    26.415    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.529 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    26.529    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.643 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.643    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.757    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.871    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.000    26.985    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.099 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    27.099    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.213 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    27.213    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.327 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    27.327    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.441 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    27.441    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.555 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.555    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.669 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.669    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.783 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.783    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.897 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.897    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    28.011    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    28.125    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    28.239    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.353 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.353    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.467 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    28.467    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.581 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.581    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.695 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.009    28.704    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.818 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.818    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.932 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.932    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.046 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.611    29.657    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X62Y76         LUT3 (Prop_lut3_I0_O)        0.124    29.781 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.303    32.084    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X77Y47         LUT5 (Prop_lut5_I3_O)        0.124    32.208 r  disp/SAD_vector[1][23]_i_1/O
                         net (fo=20, routed)          1.371    33.578    disp/SAD_vector[1][23]_i_1_n_0
    SLICE_X84Y44         FDRE                                         r  disp/SAD_vector_reg[5][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.559     8.486    disp/clk_200MHz
    SLICE_X84Y44         FDRE                                         r  disp/SAD_vector_reg[5][23]/C
                         clock pessimism              0.462     8.948    
                         clock uncertainty           -0.084     8.864    
    SLICE_X84Y44         FDRE (Setup_fdre_C_D)       -0.105     8.759    disp/SAD_vector_reg[5][23]
  -------------------------------------------------------------------
                         required time                          8.759    
                         arrival time                         -33.578    
  -------------------------------------------------------------------
                         slack                                -24.819    

Slack (VIOLATED) :        -24.783ns  (required time - arrival time)
  Source:                 disp/blockIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_vector_reg[2][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0_1 rise@10.000ns - clk_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.545ns  (logic 14.322ns (41.459%)  route 20.223ns (58.541%))
  Logic Levels:           83  (CARRY4=70 LUT2=1 LUT3=5 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 8.619 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.789    -0.823    disp/clk_200MHz
    SLICE_X101Y52        FDRE                                         r  disp/blockIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  disp/blockIndex_reg[1]/Q
                         net (fo=766, routed)         2.124     1.757    disp/blockIndex[1]
    SLICE_X101Y24        LUT6 (Prop_lut6_I2_O)        0.124     1.881 r  disp/SAD_vector[1][3]_i_34/O
                         net (fo=1, routed)           0.000     1.881    disp/SAD_vector[1][3]_i_34_n_0
    SLICE_X101Y24        MUXF7 (Prop_muxf7_I1_O)      0.217     2.098 r  disp/SAD_vector_reg[1][3]_i_18/O
                         net (fo=18, routed)          0.934     3.033    disp/SAD_vector_reg[1][3]_i_18_n_0
    SLICE_X101Y25        LUT5 (Prop_lut5_I2_O)        0.299     3.332 r  disp/SAD_vector[1][3]_i_9/O
                         net (fo=90, routed)          1.177     4.509    disp/SAD_vector[1][3]_i_9_n_0
    SLICE_X101Y22        LUT3 (Prop_lut3_I0_O)        0.124     4.633 r  disp/SAD_vector[1][5]_i_114/O
                         net (fo=16, routed)          0.966     5.598    disp/SAD_vector[1][5]_i_114_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.124 r  disp/SAD_vector_reg[1][1]_i_2725/CO[3]
                         net (fo=1, routed)           0.000     6.124    disp/SAD_vector_reg[1][1]_i_2725_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.238 r  disp/SAD_vector_reg[1][1]_i_2687/CO[3]
                         net (fo=1, routed)           0.000     6.238    disp/SAD_vector_reg[1][1]_i_2687_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.352 r  disp/SAD_vector_reg[1][1]_i_2641/CO[3]
                         net (fo=1, routed)           0.000     6.352    disp/SAD_vector_reg[1][1]_i_2641_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 r  disp/SAD_vector_reg[1][1]_i_2583/CO[3]
                         net (fo=1, routed)           0.000     6.466    disp/SAD_vector_reg[1][1]_i_2583_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.580 r  disp/SAD_vector_reg[1][1]_i_2519/CO[3]
                         net (fo=1, routed)           0.000     6.580    disp/SAD_vector_reg[1][1]_i_2519_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.694 r  disp/SAD_vector_reg[1][1]_i_2456/CO[3]
                         net (fo=1, routed)           0.000     6.694    disp/SAD_vector_reg[1][1]_i_2456_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  disp/SAD_vector_reg[1][1]_i_2394/CO[3]
                         net (fo=1, routed)           0.000     6.808    disp/SAD_vector_reg[1][1]_i_2394_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  disp/SAD_vector_reg[1][1]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     6.922    disp/SAD_vector_reg[1][1]_i_2332_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 r  disp/SAD_vector_reg[1][1]_i_2270/O[1]
                         net (fo=3, routed)           1.284     8.540    disp/SAD_vector_reg[1][1]_i_2270_n_6
    SLICE_X97Y24         LUT3 (Prop_lut3_I0_O)        0.303     8.843 r  disp/SAD_vector[1][1]_i_2191/O
                         net (fo=1, routed)           1.072     9.915    disp/SAD_vector[1][1]_i_2191_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.465 r  disp/SAD_vector_reg[1][1]_i_2115/CO[3]
                         net (fo=1, routed)           0.000    10.465    disp/SAD_vector_reg[1][1]_i_2115_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  disp/SAD_vector_reg[1][1]_i_2025/CO[3]
                         net (fo=1, routed)           0.000    10.582    disp/SAD_vector_reg[1][1]_i_2025_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  disp/SAD_vector_reg[1][1]_i_1929/CO[3]
                         net (fo=1, routed)           0.000    10.699    disp/SAD_vector_reg[1][1]_i_1929_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  disp/SAD_vector_reg[1][1]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    10.816    disp/SAD_vector_reg[1][1]_i_1833_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.933 r  disp/SAD_vector_reg[1][1]_i_1738/CO[3]
                         net (fo=1, routed)           0.000    10.933    disp/SAD_vector_reg[1][1]_i_1738_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.050 r  disp/SAD_vector_reg[1][1]_i_1643/CO[3]
                         net (fo=1, routed)           0.000    11.050    disp/SAD_vector_reg[1][1]_i_1643_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.167 r  disp/SAD_vector_reg[1][1]_i_1544/CO[3]
                         net (fo=1, routed)           0.000    11.167    disp/SAD_vector_reg[1][1]_i_1544_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.284 r  disp/SAD_vector_reg[1][1]_i_1436/CO[3]
                         net (fo=1, routed)           0.000    11.284    disp/SAD_vector_reg[1][1]_i_1436_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.401 r  disp/SAD_vector_reg[1][1]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    11.401    disp/SAD_vector_reg[1][1]_i_1322_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.518 r  disp/SAD_vector_reg[1][1]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    11.518    disp/SAD_vector_reg[1][1]_i_1198_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.635 r  disp/SAD_vector_reg[1][1]_i_1078/CO[3]
                         net (fo=1, routed)           0.000    11.635    disp/SAD_vector_reg[1][1]_i_1078_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.752 r  disp/SAD_vector_reg[1][1]_i_959/CO[3]
                         net (fo=1, routed)           0.000    11.752    disp/SAD_vector_reg[1][1]_i_959_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.869 r  disp/SAD_vector_reg[1][1]_i_840/CO[3]
                         net (fo=1, routed)           0.000    11.869    disp/SAD_vector_reg[1][1]_i_840_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.986 r  disp/SAD_vector_reg[1][1]_i_717/CO[3]
                         net (fo=1, routed)           0.000    11.986    disp/SAD_vector_reg[1][1]_i_717_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.103 r  disp/SAD_vector_reg[1][1]_i_580/CO[3]
                         net (fo=1, routed)           0.000    12.103    disp/SAD_vector_reg[1][1]_i_580_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  disp/SAD_vector_reg[1][1]_i_439/CO[3]
                         net (fo=1, routed)           0.000    12.220    disp/SAD_vector_reg[1][1]_i_439_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.337 r  disp/SAD_vector_reg[1][1]_i_310/CO[3]
                         net (fo=1, routed)           0.000    12.337    disp/SAD_vector_reg[1][1]_i_310_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.454 r  disp/SAD_vector_reg[1][1]_i_189/CO[3]
                         net (fo=1, routed)           0.001    12.455    disp/SAD_vector_reg[1][1]_i_189_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.572 r  disp/SAD_vector_reg[1][1]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.572    disp/SAD_vector_reg[1][1]_i_128_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.895 r  disp/SAD_vector_reg[1][5]_i_52/O[1]
                         net (fo=3, routed)           1.462    14.357    disp/SAD_vector_reg[1][5]_i_52_n_6
    SLICE_X86Y40         LUT3 (Prop_lut3_I1_O)        0.306    14.663 r  disp/SAD_vector[1][1]_i_47/O
                         net (fo=1, routed)           0.777    15.441    disp/SAD_vector[1][1]_i_47_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.826 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.826    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.940 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.940    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X91Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.054    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X91Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.168    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  disp/SAD_vector_reg[1][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.282    disp/SAD_vector_reg[1][17]_i_13_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.396 r  disp/SAD_vector_reg[1][21]_i_13/CO[3]
                         net (fo=1, routed)           0.001    16.396    disp/SAD_vector_reg[1][21]_i_13_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.709 r  disp/SAD_vector_reg[1][25]_i_13/O[3]
                         net (fo=3, routed)           1.134    17.843    disp/SAD_vector_reg[1][25]_i_13_n_4
    SLICE_X76Y47         LUT3 (Prop_lut3_I1_O)        0.306    18.149 r  disp/SAD_vector[1][25]_i_14/O
                         net (fo=2, routed)           0.588    18.737    disp/SAD_vector[1][25]_i_14_n_0
    SLICE_X78Y48         LUT5 (Prop_lut5_I1_O)        0.124    18.861 r  disp/SAD_vector[1][25]_i_5/O
                         net (fo=2, routed)           1.385    20.246    disp/SAD_vector[1][25]_i_5_n_0
    SLICE_X90Y48         LUT6 (Prop_lut6_I0_O)        0.124    20.370 r  disp/SAD_vector[1][25]_i_9/O
                         net (fo=1, routed)           0.000    20.370    disp/SAD_vector[1][25]_i_9_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.750 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.750    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.989 r  disp/SAD_vector_reg[1][29]_i_3/O[2]
                         net (fo=5, routed)           1.253    22.242    disp/SAD_vector_reg[1][29]_i_3_n_5
    SLICE_X80Y47         LUT2 (Prop_lut2_I1_O)        0.301    22.543 r  disp/SAD_vector[1][149]_i_504/O
                         net (fo=1, routed)           0.000    22.543    disp/SAD_vector[1][149]_i_504_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.075 r  disp/SAD_vector_reg[1][149]_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.075    disp/SAD_vector_reg[1][149]_i_486_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.297 r  disp/SAD_vector_reg[1][149]_i_472/O[0]
                         net (fo=3, routed)           0.854    24.151    disp/SAD_vector_reg[1][149]_i_472_n_7
    SLICE_X62Y48         LUT6 (Prop_lut6_I5_O)        0.299    24.450 r  disp/SAD_vector[1][149]_i_480/O
                         net (fo=1, routed)           0.774    25.224    disp/SAD_vector[1][149]_i_480_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.731 r  disp/SAD_vector_reg[1][149]_i_463/CO[3]
                         net (fo=1, routed)           0.000    25.731    disp/SAD_vector_reg[1][149]_i_463_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.845 r  disp/SAD_vector_reg[1][149]_i_449/CO[3]
                         net (fo=1, routed)           0.001    25.845    disp/SAD_vector_reg[1][149]_i_449_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.959 r  disp/SAD_vector_reg[1][149]_i_435/CO[3]
                         net (fo=1, routed)           0.000    25.959    disp/SAD_vector_reg[1][149]_i_435_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    26.073    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    26.187    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.301    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.415 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    26.415    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.529 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    26.529    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.643 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.643    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.757    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.871    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.000    26.985    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.099 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    27.099    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.213 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    27.213    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.327 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    27.327    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.441 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    27.441    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.555 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.555    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.669 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.669    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.783 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.783    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.897 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.897    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    28.011    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    28.125    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    28.239    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.353 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.353    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.467 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    28.467    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.581 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.581    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.695 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.009    28.704    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.818 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.818    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.932 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.932    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.046 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.611    29.657    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X62Y76         LUT3 (Prop_lut3_I0_O)        0.124    29.781 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.170    31.951    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X80Y37         LUT5 (Prop_lut5_I3_O)        0.124    32.075 r  disp/SAD_vector[1][10]_i_1/O
                         net (fo=20, routed)          1.647    33.722    disp/SAD_vector[1][10]_i_1_n_0
    SLICE_X107Y35        FDRE                                         r  disp/SAD_vector_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.692     8.619    disp/clk_200MHz
    SLICE_X107Y35        FDRE                                         r  disp/SAD_vector_reg[2][10]/C
                         clock pessimism              0.462     9.081    
                         clock uncertainty           -0.084     8.997    
    SLICE_X107Y35        FDRE (Setup_fdre_C_D)       -0.058     8.939    disp/SAD_vector_reg[2][10]
  -------------------------------------------------------------------
                         required time                          8.939    
                         arrival time                         -33.722    
  -------------------------------------------------------------------
                         slack                                -24.783    

Slack (VIOLATED) :        -24.776ns  (required time - arrival time)
  Source:                 disp/blockIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_vector_reg[7][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0_1 rise@10.000ns - clk_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.536ns  (logic 14.322ns (41.470%)  route 20.214ns (58.530%))
  Logic Levels:           83  (CARRY4=70 LUT2=1 LUT3=5 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 8.620 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.789    -0.823    disp/clk_200MHz
    SLICE_X101Y52        FDRE                                         r  disp/blockIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  disp/blockIndex_reg[1]/Q
                         net (fo=766, routed)         2.124     1.757    disp/blockIndex[1]
    SLICE_X101Y24        LUT6 (Prop_lut6_I2_O)        0.124     1.881 r  disp/SAD_vector[1][3]_i_34/O
                         net (fo=1, routed)           0.000     1.881    disp/SAD_vector[1][3]_i_34_n_0
    SLICE_X101Y24        MUXF7 (Prop_muxf7_I1_O)      0.217     2.098 r  disp/SAD_vector_reg[1][3]_i_18/O
                         net (fo=18, routed)          0.934     3.033    disp/SAD_vector_reg[1][3]_i_18_n_0
    SLICE_X101Y25        LUT5 (Prop_lut5_I2_O)        0.299     3.332 r  disp/SAD_vector[1][3]_i_9/O
                         net (fo=90, routed)          1.177     4.509    disp/SAD_vector[1][3]_i_9_n_0
    SLICE_X101Y22        LUT3 (Prop_lut3_I0_O)        0.124     4.633 r  disp/SAD_vector[1][5]_i_114/O
                         net (fo=16, routed)          0.966     5.598    disp/SAD_vector[1][5]_i_114_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.124 r  disp/SAD_vector_reg[1][1]_i_2725/CO[3]
                         net (fo=1, routed)           0.000     6.124    disp/SAD_vector_reg[1][1]_i_2725_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.238 r  disp/SAD_vector_reg[1][1]_i_2687/CO[3]
                         net (fo=1, routed)           0.000     6.238    disp/SAD_vector_reg[1][1]_i_2687_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.352 r  disp/SAD_vector_reg[1][1]_i_2641/CO[3]
                         net (fo=1, routed)           0.000     6.352    disp/SAD_vector_reg[1][1]_i_2641_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 r  disp/SAD_vector_reg[1][1]_i_2583/CO[3]
                         net (fo=1, routed)           0.000     6.466    disp/SAD_vector_reg[1][1]_i_2583_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.580 r  disp/SAD_vector_reg[1][1]_i_2519/CO[3]
                         net (fo=1, routed)           0.000     6.580    disp/SAD_vector_reg[1][1]_i_2519_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.694 r  disp/SAD_vector_reg[1][1]_i_2456/CO[3]
                         net (fo=1, routed)           0.000     6.694    disp/SAD_vector_reg[1][1]_i_2456_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  disp/SAD_vector_reg[1][1]_i_2394/CO[3]
                         net (fo=1, routed)           0.000     6.808    disp/SAD_vector_reg[1][1]_i_2394_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  disp/SAD_vector_reg[1][1]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     6.922    disp/SAD_vector_reg[1][1]_i_2332_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 r  disp/SAD_vector_reg[1][1]_i_2270/O[1]
                         net (fo=3, routed)           1.284     8.540    disp/SAD_vector_reg[1][1]_i_2270_n_6
    SLICE_X97Y24         LUT3 (Prop_lut3_I0_O)        0.303     8.843 r  disp/SAD_vector[1][1]_i_2191/O
                         net (fo=1, routed)           1.072     9.915    disp/SAD_vector[1][1]_i_2191_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.465 r  disp/SAD_vector_reg[1][1]_i_2115/CO[3]
                         net (fo=1, routed)           0.000    10.465    disp/SAD_vector_reg[1][1]_i_2115_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  disp/SAD_vector_reg[1][1]_i_2025/CO[3]
                         net (fo=1, routed)           0.000    10.582    disp/SAD_vector_reg[1][1]_i_2025_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  disp/SAD_vector_reg[1][1]_i_1929/CO[3]
                         net (fo=1, routed)           0.000    10.699    disp/SAD_vector_reg[1][1]_i_1929_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  disp/SAD_vector_reg[1][1]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    10.816    disp/SAD_vector_reg[1][1]_i_1833_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.933 r  disp/SAD_vector_reg[1][1]_i_1738/CO[3]
                         net (fo=1, routed)           0.000    10.933    disp/SAD_vector_reg[1][1]_i_1738_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.050 r  disp/SAD_vector_reg[1][1]_i_1643/CO[3]
                         net (fo=1, routed)           0.000    11.050    disp/SAD_vector_reg[1][1]_i_1643_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.167 r  disp/SAD_vector_reg[1][1]_i_1544/CO[3]
                         net (fo=1, routed)           0.000    11.167    disp/SAD_vector_reg[1][1]_i_1544_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.284 r  disp/SAD_vector_reg[1][1]_i_1436/CO[3]
                         net (fo=1, routed)           0.000    11.284    disp/SAD_vector_reg[1][1]_i_1436_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.401 r  disp/SAD_vector_reg[1][1]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    11.401    disp/SAD_vector_reg[1][1]_i_1322_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.518 r  disp/SAD_vector_reg[1][1]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    11.518    disp/SAD_vector_reg[1][1]_i_1198_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.635 r  disp/SAD_vector_reg[1][1]_i_1078/CO[3]
                         net (fo=1, routed)           0.000    11.635    disp/SAD_vector_reg[1][1]_i_1078_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.752 r  disp/SAD_vector_reg[1][1]_i_959/CO[3]
                         net (fo=1, routed)           0.000    11.752    disp/SAD_vector_reg[1][1]_i_959_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.869 r  disp/SAD_vector_reg[1][1]_i_840/CO[3]
                         net (fo=1, routed)           0.000    11.869    disp/SAD_vector_reg[1][1]_i_840_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.986 r  disp/SAD_vector_reg[1][1]_i_717/CO[3]
                         net (fo=1, routed)           0.000    11.986    disp/SAD_vector_reg[1][1]_i_717_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.103 r  disp/SAD_vector_reg[1][1]_i_580/CO[3]
                         net (fo=1, routed)           0.000    12.103    disp/SAD_vector_reg[1][1]_i_580_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  disp/SAD_vector_reg[1][1]_i_439/CO[3]
                         net (fo=1, routed)           0.000    12.220    disp/SAD_vector_reg[1][1]_i_439_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.337 r  disp/SAD_vector_reg[1][1]_i_310/CO[3]
                         net (fo=1, routed)           0.000    12.337    disp/SAD_vector_reg[1][1]_i_310_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.454 r  disp/SAD_vector_reg[1][1]_i_189/CO[3]
                         net (fo=1, routed)           0.001    12.455    disp/SAD_vector_reg[1][1]_i_189_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.572 r  disp/SAD_vector_reg[1][1]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.572    disp/SAD_vector_reg[1][1]_i_128_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.895 r  disp/SAD_vector_reg[1][5]_i_52/O[1]
                         net (fo=3, routed)           1.462    14.357    disp/SAD_vector_reg[1][5]_i_52_n_6
    SLICE_X86Y40         LUT3 (Prop_lut3_I1_O)        0.306    14.663 r  disp/SAD_vector[1][1]_i_47/O
                         net (fo=1, routed)           0.777    15.441    disp/SAD_vector[1][1]_i_47_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.826 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.826    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.940 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.940    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X91Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.054    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X91Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.168    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  disp/SAD_vector_reg[1][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.282    disp/SAD_vector_reg[1][17]_i_13_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.396 r  disp/SAD_vector_reg[1][21]_i_13/CO[3]
                         net (fo=1, routed)           0.001    16.396    disp/SAD_vector_reg[1][21]_i_13_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.709 r  disp/SAD_vector_reg[1][25]_i_13/O[3]
                         net (fo=3, routed)           1.134    17.843    disp/SAD_vector_reg[1][25]_i_13_n_4
    SLICE_X76Y47         LUT3 (Prop_lut3_I1_O)        0.306    18.149 r  disp/SAD_vector[1][25]_i_14/O
                         net (fo=2, routed)           0.588    18.737    disp/SAD_vector[1][25]_i_14_n_0
    SLICE_X78Y48         LUT5 (Prop_lut5_I1_O)        0.124    18.861 r  disp/SAD_vector[1][25]_i_5/O
                         net (fo=2, routed)           1.385    20.246    disp/SAD_vector[1][25]_i_5_n_0
    SLICE_X90Y48         LUT6 (Prop_lut6_I0_O)        0.124    20.370 r  disp/SAD_vector[1][25]_i_9/O
                         net (fo=1, routed)           0.000    20.370    disp/SAD_vector[1][25]_i_9_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.750 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.750    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.989 r  disp/SAD_vector_reg[1][29]_i_3/O[2]
                         net (fo=5, routed)           1.253    22.242    disp/SAD_vector_reg[1][29]_i_3_n_5
    SLICE_X80Y47         LUT2 (Prop_lut2_I1_O)        0.301    22.543 r  disp/SAD_vector[1][149]_i_504/O
                         net (fo=1, routed)           0.000    22.543    disp/SAD_vector[1][149]_i_504_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.075 r  disp/SAD_vector_reg[1][149]_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.075    disp/SAD_vector_reg[1][149]_i_486_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.297 r  disp/SAD_vector_reg[1][149]_i_472/O[0]
                         net (fo=3, routed)           0.854    24.151    disp/SAD_vector_reg[1][149]_i_472_n_7
    SLICE_X62Y48         LUT6 (Prop_lut6_I5_O)        0.299    24.450 r  disp/SAD_vector[1][149]_i_480/O
                         net (fo=1, routed)           0.774    25.224    disp/SAD_vector[1][149]_i_480_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.731 r  disp/SAD_vector_reg[1][149]_i_463/CO[3]
                         net (fo=1, routed)           0.000    25.731    disp/SAD_vector_reg[1][149]_i_463_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.845 r  disp/SAD_vector_reg[1][149]_i_449/CO[3]
                         net (fo=1, routed)           0.001    25.845    disp/SAD_vector_reg[1][149]_i_449_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.959 r  disp/SAD_vector_reg[1][149]_i_435/CO[3]
                         net (fo=1, routed)           0.000    25.959    disp/SAD_vector_reg[1][149]_i_435_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    26.073    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    26.187    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.301    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.415 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    26.415    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.529 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    26.529    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.643 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.643    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.757    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.871    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.000    26.985    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.099 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    27.099    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.213 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    27.213    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.327 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    27.327    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.441 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    27.441    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.555 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.555    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.669 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.669    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.783 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.783    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.897 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.897    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    28.011    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    28.125    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    28.239    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.353 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.353    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.467 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    28.467    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.581 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.581    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.695 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.009    28.704    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.818 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.818    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.932 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.932    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.046 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.611    29.657    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X62Y76         LUT3 (Prop_lut3_I0_O)        0.124    29.781 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.170    31.951    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X80Y37         LUT5 (Prop_lut5_I3_O)        0.124    32.075 r  disp/SAD_vector[1][10]_i_1/O
                         net (fo=20, routed)          1.638    33.713    disp/SAD_vector[1][10]_i_1_n_0
    SLICE_X106Y37        FDRE                                         r  disp/SAD_vector_reg[7][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.693     8.620    disp/clk_200MHz
    SLICE_X106Y37        FDRE                                         r  disp/SAD_vector_reg[7][10]/C
                         clock pessimism              0.462     9.082    
                         clock uncertainty           -0.084     8.998    
    SLICE_X106Y37        FDRE (Setup_fdre_C_D)       -0.061     8.937    disp/SAD_vector_reg[7][10]
  -------------------------------------------------------------------
                         required time                          8.937    
                         arrival time                         -33.713    
  -------------------------------------------------------------------
                         slack                                -24.776    

Slack (VIOLATED) :        -24.768ns  (required time - arrival time)
  Source:                 disp/blockIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_vector_reg[3][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0_1 rise@10.000ns - clk_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.548ns  (logic 14.322ns (41.455%)  route 20.226ns (58.545%))
  Logic Levels:           83  (CARRY4=70 LUT2=1 LUT3=5 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 8.619 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.789    -0.823    disp/clk_200MHz
    SLICE_X101Y52        FDRE                                         r  disp/blockIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  disp/blockIndex_reg[1]/Q
                         net (fo=766, routed)         2.124     1.757    disp/blockIndex[1]
    SLICE_X101Y24        LUT6 (Prop_lut6_I2_O)        0.124     1.881 r  disp/SAD_vector[1][3]_i_34/O
                         net (fo=1, routed)           0.000     1.881    disp/SAD_vector[1][3]_i_34_n_0
    SLICE_X101Y24        MUXF7 (Prop_muxf7_I1_O)      0.217     2.098 r  disp/SAD_vector_reg[1][3]_i_18/O
                         net (fo=18, routed)          0.934     3.033    disp/SAD_vector_reg[1][3]_i_18_n_0
    SLICE_X101Y25        LUT5 (Prop_lut5_I2_O)        0.299     3.332 r  disp/SAD_vector[1][3]_i_9/O
                         net (fo=90, routed)          1.177     4.509    disp/SAD_vector[1][3]_i_9_n_0
    SLICE_X101Y22        LUT3 (Prop_lut3_I0_O)        0.124     4.633 r  disp/SAD_vector[1][5]_i_114/O
                         net (fo=16, routed)          0.966     5.598    disp/SAD_vector[1][5]_i_114_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.124 r  disp/SAD_vector_reg[1][1]_i_2725/CO[3]
                         net (fo=1, routed)           0.000     6.124    disp/SAD_vector_reg[1][1]_i_2725_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.238 r  disp/SAD_vector_reg[1][1]_i_2687/CO[3]
                         net (fo=1, routed)           0.000     6.238    disp/SAD_vector_reg[1][1]_i_2687_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.352 r  disp/SAD_vector_reg[1][1]_i_2641/CO[3]
                         net (fo=1, routed)           0.000     6.352    disp/SAD_vector_reg[1][1]_i_2641_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 r  disp/SAD_vector_reg[1][1]_i_2583/CO[3]
                         net (fo=1, routed)           0.000     6.466    disp/SAD_vector_reg[1][1]_i_2583_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.580 r  disp/SAD_vector_reg[1][1]_i_2519/CO[3]
                         net (fo=1, routed)           0.000     6.580    disp/SAD_vector_reg[1][1]_i_2519_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.694 r  disp/SAD_vector_reg[1][1]_i_2456/CO[3]
                         net (fo=1, routed)           0.000     6.694    disp/SAD_vector_reg[1][1]_i_2456_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  disp/SAD_vector_reg[1][1]_i_2394/CO[3]
                         net (fo=1, routed)           0.000     6.808    disp/SAD_vector_reg[1][1]_i_2394_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  disp/SAD_vector_reg[1][1]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     6.922    disp/SAD_vector_reg[1][1]_i_2332_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 r  disp/SAD_vector_reg[1][1]_i_2270/O[1]
                         net (fo=3, routed)           1.284     8.540    disp/SAD_vector_reg[1][1]_i_2270_n_6
    SLICE_X97Y24         LUT3 (Prop_lut3_I0_O)        0.303     8.843 r  disp/SAD_vector[1][1]_i_2191/O
                         net (fo=1, routed)           1.072     9.915    disp/SAD_vector[1][1]_i_2191_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.465 r  disp/SAD_vector_reg[1][1]_i_2115/CO[3]
                         net (fo=1, routed)           0.000    10.465    disp/SAD_vector_reg[1][1]_i_2115_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  disp/SAD_vector_reg[1][1]_i_2025/CO[3]
                         net (fo=1, routed)           0.000    10.582    disp/SAD_vector_reg[1][1]_i_2025_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  disp/SAD_vector_reg[1][1]_i_1929/CO[3]
                         net (fo=1, routed)           0.000    10.699    disp/SAD_vector_reg[1][1]_i_1929_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  disp/SAD_vector_reg[1][1]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    10.816    disp/SAD_vector_reg[1][1]_i_1833_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.933 r  disp/SAD_vector_reg[1][1]_i_1738/CO[3]
                         net (fo=1, routed)           0.000    10.933    disp/SAD_vector_reg[1][1]_i_1738_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.050 r  disp/SAD_vector_reg[1][1]_i_1643/CO[3]
                         net (fo=1, routed)           0.000    11.050    disp/SAD_vector_reg[1][1]_i_1643_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.167 r  disp/SAD_vector_reg[1][1]_i_1544/CO[3]
                         net (fo=1, routed)           0.000    11.167    disp/SAD_vector_reg[1][1]_i_1544_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.284 r  disp/SAD_vector_reg[1][1]_i_1436/CO[3]
                         net (fo=1, routed)           0.000    11.284    disp/SAD_vector_reg[1][1]_i_1436_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.401 r  disp/SAD_vector_reg[1][1]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    11.401    disp/SAD_vector_reg[1][1]_i_1322_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.518 r  disp/SAD_vector_reg[1][1]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    11.518    disp/SAD_vector_reg[1][1]_i_1198_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.635 r  disp/SAD_vector_reg[1][1]_i_1078/CO[3]
                         net (fo=1, routed)           0.000    11.635    disp/SAD_vector_reg[1][1]_i_1078_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.752 r  disp/SAD_vector_reg[1][1]_i_959/CO[3]
                         net (fo=1, routed)           0.000    11.752    disp/SAD_vector_reg[1][1]_i_959_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.869 r  disp/SAD_vector_reg[1][1]_i_840/CO[3]
                         net (fo=1, routed)           0.000    11.869    disp/SAD_vector_reg[1][1]_i_840_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.986 r  disp/SAD_vector_reg[1][1]_i_717/CO[3]
                         net (fo=1, routed)           0.000    11.986    disp/SAD_vector_reg[1][1]_i_717_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.103 r  disp/SAD_vector_reg[1][1]_i_580/CO[3]
                         net (fo=1, routed)           0.000    12.103    disp/SAD_vector_reg[1][1]_i_580_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  disp/SAD_vector_reg[1][1]_i_439/CO[3]
                         net (fo=1, routed)           0.000    12.220    disp/SAD_vector_reg[1][1]_i_439_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.337 r  disp/SAD_vector_reg[1][1]_i_310/CO[3]
                         net (fo=1, routed)           0.000    12.337    disp/SAD_vector_reg[1][1]_i_310_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.454 r  disp/SAD_vector_reg[1][1]_i_189/CO[3]
                         net (fo=1, routed)           0.001    12.455    disp/SAD_vector_reg[1][1]_i_189_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.572 r  disp/SAD_vector_reg[1][1]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.572    disp/SAD_vector_reg[1][1]_i_128_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.895 r  disp/SAD_vector_reg[1][5]_i_52/O[1]
                         net (fo=3, routed)           1.462    14.357    disp/SAD_vector_reg[1][5]_i_52_n_6
    SLICE_X86Y40         LUT3 (Prop_lut3_I1_O)        0.306    14.663 r  disp/SAD_vector[1][1]_i_47/O
                         net (fo=1, routed)           0.777    15.441    disp/SAD_vector[1][1]_i_47_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.826 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.826    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.940 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.940    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X91Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.054    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X91Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.168    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  disp/SAD_vector_reg[1][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.282    disp/SAD_vector_reg[1][17]_i_13_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.396 r  disp/SAD_vector_reg[1][21]_i_13/CO[3]
                         net (fo=1, routed)           0.001    16.396    disp/SAD_vector_reg[1][21]_i_13_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.709 r  disp/SAD_vector_reg[1][25]_i_13/O[3]
                         net (fo=3, routed)           1.134    17.843    disp/SAD_vector_reg[1][25]_i_13_n_4
    SLICE_X76Y47         LUT3 (Prop_lut3_I1_O)        0.306    18.149 r  disp/SAD_vector[1][25]_i_14/O
                         net (fo=2, routed)           0.588    18.737    disp/SAD_vector[1][25]_i_14_n_0
    SLICE_X78Y48         LUT5 (Prop_lut5_I1_O)        0.124    18.861 r  disp/SAD_vector[1][25]_i_5/O
                         net (fo=2, routed)           1.385    20.246    disp/SAD_vector[1][25]_i_5_n_0
    SLICE_X90Y48         LUT6 (Prop_lut6_I0_O)        0.124    20.370 r  disp/SAD_vector[1][25]_i_9/O
                         net (fo=1, routed)           0.000    20.370    disp/SAD_vector[1][25]_i_9_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.750 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.750    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.989 r  disp/SAD_vector_reg[1][29]_i_3/O[2]
                         net (fo=5, routed)           1.253    22.242    disp/SAD_vector_reg[1][29]_i_3_n_5
    SLICE_X80Y47         LUT2 (Prop_lut2_I1_O)        0.301    22.543 r  disp/SAD_vector[1][149]_i_504/O
                         net (fo=1, routed)           0.000    22.543    disp/SAD_vector[1][149]_i_504_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.075 r  disp/SAD_vector_reg[1][149]_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.075    disp/SAD_vector_reg[1][149]_i_486_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.297 r  disp/SAD_vector_reg[1][149]_i_472/O[0]
                         net (fo=3, routed)           0.854    24.151    disp/SAD_vector_reg[1][149]_i_472_n_7
    SLICE_X62Y48         LUT6 (Prop_lut6_I5_O)        0.299    24.450 r  disp/SAD_vector[1][149]_i_480/O
                         net (fo=1, routed)           0.774    25.224    disp/SAD_vector[1][149]_i_480_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.731 r  disp/SAD_vector_reg[1][149]_i_463/CO[3]
                         net (fo=1, routed)           0.000    25.731    disp/SAD_vector_reg[1][149]_i_463_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.845 r  disp/SAD_vector_reg[1][149]_i_449/CO[3]
                         net (fo=1, routed)           0.001    25.845    disp/SAD_vector_reg[1][149]_i_449_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.959 r  disp/SAD_vector_reg[1][149]_i_435/CO[3]
                         net (fo=1, routed)           0.000    25.959    disp/SAD_vector_reg[1][149]_i_435_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    26.073    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    26.187    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.301    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.415 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    26.415    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.529 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    26.529    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.643 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.643    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.757    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.871    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.000    26.985    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.099 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    27.099    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.213 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    27.213    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.327 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    27.327    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.441 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    27.441    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.555 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.555    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.669 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.669    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.783 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.783    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.897 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.897    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    28.011    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    28.125    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    28.239    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.353 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.353    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.467 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    28.467    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.581 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.581    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.695 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.009    28.704    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.818 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.818    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.932 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.932    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.046 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.611    29.657    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X62Y76         LUT3 (Prop_lut3_I0_O)        0.124    29.781 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.170    31.951    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X80Y37         LUT5 (Prop_lut5_I3_O)        0.124    32.075 r  disp/SAD_vector[1][10]_i_1/O
                         net (fo=20, routed)          1.650    33.725    disp/SAD_vector[1][10]_i_1_n_0
    SLICE_X106Y35        FDRE                                         r  disp/SAD_vector_reg[3][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.692     8.619    disp/clk_200MHz
    SLICE_X106Y35        FDRE                                         r  disp/SAD_vector_reg[3][10]/C
                         clock pessimism              0.462     9.081    
                         clock uncertainty           -0.084     8.997    
    SLICE_X106Y35        FDRE (Setup_fdre_C_D)       -0.040     8.957    disp/SAD_vector_reg[3][10]
  -------------------------------------------------------------------
                         required time                          8.957    
                         arrival time                         -33.725    
  -------------------------------------------------------------------
                         slack                                -24.768    

Slack (VIOLATED) :        -24.746ns  (required time - arrival time)
  Source:                 disp/blockIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_vector_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0_1 rise@10.000ns - clk_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.621ns  (logic 14.322ns (41.368%)  route 20.299ns (58.633%))
  Logic Levels:           83  (CARRY4=70 LUT2=1 LUT3=5 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 8.607 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.789    -0.823    disp/clk_200MHz
    SLICE_X101Y52        FDRE                                         r  disp/blockIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  disp/blockIndex_reg[1]/Q
                         net (fo=766, routed)         2.124     1.757    disp/blockIndex[1]
    SLICE_X101Y24        LUT6 (Prop_lut6_I2_O)        0.124     1.881 r  disp/SAD_vector[1][3]_i_34/O
                         net (fo=1, routed)           0.000     1.881    disp/SAD_vector[1][3]_i_34_n_0
    SLICE_X101Y24        MUXF7 (Prop_muxf7_I1_O)      0.217     2.098 r  disp/SAD_vector_reg[1][3]_i_18/O
                         net (fo=18, routed)          0.934     3.033    disp/SAD_vector_reg[1][3]_i_18_n_0
    SLICE_X101Y25        LUT5 (Prop_lut5_I2_O)        0.299     3.332 r  disp/SAD_vector[1][3]_i_9/O
                         net (fo=90, routed)          1.177     4.509    disp/SAD_vector[1][3]_i_9_n_0
    SLICE_X101Y22        LUT3 (Prop_lut3_I0_O)        0.124     4.633 r  disp/SAD_vector[1][5]_i_114/O
                         net (fo=16, routed)          0.966     5.598    disp/SAD_vector[1][5]_i_114_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.124 r  disp/SAD_vector_reg[1][1]_i_2725/CO[3]
                         net (fo=1, routed)           0.000     6.124    disp/SAD_vector_reg[1][1]_i_2725_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.238 r  disp/SAD_vector_reg[1][1]_i_2687/CO[3]
                         net (fo=1, routed)           0.000     6.238    disp/SAD_vector_reg[1][1]_i_2687_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.352 r  disp/SAD_vector_reg[1][1]_i_2641/CO[3]
                         net (fo=1, routed)           0.000     6.352    disp/SAD_vector_reg[1][1]_i_2641_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 r  disp/SAD_vector_reg[1][1]_i_2583/CO[3]
                         net (fo=1, routed)           0.000     6.466    disp/SAD_vector_reg[1][1]_i_2583_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.580 r  disp/SAD_vector_reg[1][1]_i_2519/CO[3]
                         net (fo=1, routed)           0.000     6.580    disp/SAD_vector_reg[1][1]_i_2519_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.694 r  disp/SAD_vector_reg[1][1]_i_2456/CO[3]
                         net (fo=1, routed)           0.000     6.694    disp/SAD_vector_reg[1][1]_i_2456_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  disp/SAD_vector_reg[1][1]_i_2394/CO[3]
                         net (fo=1, routed)           0.000     6.808    disp/SAD_vector_reg[1][1]_i_2394_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  disp/SAD_vector_reg[1][1]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     6.922    disp/SAD_vector_reg[1][1]_i_2332_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 r  disp/SAD_vector_reg[1][1]_i_2270/O[1]
                         net (fo=3, routed)           1.284     8.540    disp/SAD_vector_reg[1][1]_i_2270_n_6
    SLICE_X97Y24         LUT3 (Prop_lut3_I0_O)        0.303     8.843 r  disp/SAD_vector[1][1]_i_2191/O
                         net (fo=1, routed)           1.072     9.915    disp/SAD_vector[1][1]_i_2191_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.465 r  disp/SAD_vector_reg[1][1]_i_2115/CO[3]
                         net (fo=1, routed)           0.000    10.465    disp/SAD_vector_reg[1][1]_i_2115_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  disp/SAD_vector_reg[1][1]_i_2025/CO[3]
                         net (fo=1, routed)           0.000    10.582    disp/SAD_vector_reg[1][1]_i_2025_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  disp/SAD_vector_reg[1][1]_i_1929/CO[3]
                         net (fo=1, routed)           0.000    10.699    disp/SAD_vector_reg[1][1]_i_1929_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  disp/SAD_vector_reg[1][1]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    10.816    disp/SAD_vector_reg[1][1]_i_1833_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.933 r  disp/SAD_vector_reg[1][1]_i_1738/CO[3]
                         net (fo=1, routed)           0.000    10.933    disp/SAD_vector_reg[1][1]_i_1738_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.050 r  disp/SAD_vector_reg[1][1]_i_1643/CO[3]
                         net (fo=1, routed)           0.000    11.050    disp/SAD_vector_reg[1][1]_i_1643_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.167 r  disp/SAD_vector_reg[1][1]_i_1544/CO[3]
                         net (fo=1, routed)           0.000    11.167    disp/SAD_vector_reg[1][1]_i_1544_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.284 r  disp/SAD_vector_reg[1][1]_i_1436/CO[3]
                         net (fo=1, routed)           0.000    11.284    disp/SAD_vector_reg[1][1]_i_1436_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.401 r  disp/SAD_vector_reg[1][1]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    11.401    disp/SAD_vector_reg[1][1]_i_1322_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.518 r  disp/SAD_vector_reg[1][1]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    11.518    disp/SAD_vector_reg[1][1]_i_1198_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.635 r  disp/SAD_vector_reg[1][1]_i_1078/CO[3]
                         net (fo=1, routed)           0.000    11.635    disp/SAD_vector_reg[1][1]_i_1078_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.752 r  disp/SAD_vector_reg[1][1]_i_959/CO[3]
                         net (fo=1, routed)           0.000    11.752    disp/SAD_vector_reg[1][1]_i_959_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.869 r  disp/SAD_vector_reg[1][1]_i_840/CO[3]
                         net (fo=1, routed)           0.000    11.869    disp/SAD_vector_reg[1][1]_i_840_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.986 r  disp/SAD_vector_reg[1][1]_i_717/CO[3]
                         net (fo=1, routed)           0.000    11.986    disp/SAD_vector_reg[1][1]_i_717_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.103 r  disp/SAD_vector_reg[1][1]_i_580/CO[3]
                         net (fo=1, routed)           0.000    12.103    disp/SAD_vector_reg[1][1]_i_580_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  disp/SAD_vector_reg[1][1]_i_439/CO[3]
                         net (fo=1, routed)           0.000    12.220    disp/SAD_vector_reg[1][1]_i_439_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.337 r  disp/SAD_vector_reg[1][1]_i_310/CO[3]
                         net (fo=1, routed)           0.000    12.337    disp/SAD_vector_reg[1][1]_i_310_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.454 r  disp/SAD_vector_reg[1][1]_i_189/CO[3]
                         net (fo=1, routed)           0.001    12.455    disp/SAD_vector_reg[1][1]_i_189_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.572 r  disp/SAD_vector_reg[1][1]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.572    disp/SAD_vector_reg[1][1]_i_128_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.895 r  disp/SAD_vector_reg[1][5]_i_52/O[1]
                         net (fo=3, routed)           1.462    14.357    disp/SAD_vector_reg[1][5]_i_52_n_6
    SLICE_X86Y40         LUT3 (Prop_lut3_I1_O)        0.306    14.663 r  disp/SAD_vector[1][1]_i_47/O
                         net (fo=1, routed)           0.777    15.441    disp/SAD_vector[1][1]_i_47_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.826 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.826    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.940 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.940    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X91Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.054    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X91Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.168    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  disp/SAD_vector_reg[1][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.282    disp/SAD_vector_reg[1][17]_i_13_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.396 r  disp/SAD_vector_reg[1][21]_i_13/CO[3]
                         net (fo=1, routed)           0.001    16.396    disp/SAD_vector_reg[1][21]_i_13_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.709 r  disp/SAD_vector_reg[1][25]_i_13/O[3]
                         net (fo=3, routed)           1.134    17.843    disp/SAD_vector_reg[1][25]_i_13_n_4
    SLICE_X76Y47         LUT3 (Prop_lut3_I1_O)        0.306    18.149 r  disp/SAD_vector[1][25]_i_14/O
                         net (fo=2, routed)           0.588    18.737    disp/SAD_vector[1][25]_i_14_n_0
    SLICE_X78Y48         LUT5 (Prop_lut5_I1_O)        0.124    18.861 r  disp/SAD_vector[1][25]_i_5/O
                         net (fo=2, routed)           1.385    20.246    disp/SAD_vector[1][25]_i_5_n_0
    SLICE_X90Y48         LUT6 (Prop_lut6_I0_O)        0.124    20.370 r  disp/SAD_vector[1][25]_i_9/O
                         net (fo=1, routed)           0.000    20.370    disp/SAD_vector[1][25]_i_9_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.750 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.750    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.989 r  disp/SAD_vector_reg[1][29]_i_3/O[2]
                         net (fo=5, routed)           1.253    22.242    disp/SAD_vector_reg[1][29]_i_3_n_5
    SLICE_X80Y47         LUT2 (Prop_lut2_I1_O)        0.301    22.543 r  disp/SAD_vector[1][149]_i_504/O
                         net (fo=1, routed)           0.000    22.543    disp/SAD_vector[1][149]_i_504_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.075 r  disp/SAD_vector_reg[1][149]_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.075    disp/SAD_vector_reg[1][149]_i_486_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.297 r  disp/SAD_vector_reg[1][149]_i_472/O[0]
                         net (fo=3, routed)           0.854    24.151    disp/SAD_vector_reg[1][149]_i_472_n_7
    SLICE_X62Y48         LUT6 (Prop_lut6_I5_O)        0.299    24.450 r  disp/SAD_vector[1][149]_i_480/O
                         net (fo=1, routed)           0.774    25.224    disp/SAD_vector[1][149]_i_480_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.731 r  disp/SAD_vector_reg[1][149]_i_463/CO[3]
                         net (fo=1, routed)           0.000    25.731    disp/SAD_vector_reg[1][149]_i_463_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.845 r  disp/SAD_vector_reg[1][149]_i_449/CO[3]
                         net (fo=1, routed)           0.001    25.845    disp/SAD_vector_reg[1][149]_i_449_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.959 r  disp/SAD_vector_reg[1][149]_i_435/CO[3]
                         net (fo=1, routed)           0.000    25.959    disp/SAD_vector_reg[1][149]_i_435_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    26.073    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    26.187    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.301    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.415 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    26.415    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.529 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    26.529    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.643 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.643    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.757    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.871    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.000    26.985    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.099 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    27.099    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.213 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    27.213    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.327 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    27.327    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.441 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    27.441    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.555 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.555    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.669 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.669    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.783 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.783    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.897 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.897    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    28.011    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    28.125    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    28.239    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.353 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.353    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.467 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    28.467    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.581 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.581    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.695 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.009    28.704    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.818 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.818    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.932 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.932    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.046 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.611    29.657    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X62Y76         LUT3 (Prop_lut3_I0_O)        0.124    29.781 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.421    32.202    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X96Y68         LUT5 (Prop_lut5_I3_O)        0.124    32.326 r  disp/SAD_vector[1][26]_i_1/O
                         net (fo=20, routed)          1.473    33.799    disp/SAD_vector[1][26]_i_1_n_0
    SLICE_X106Y63        FDRE                                         r  disp/SAD_vector_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.681     8.607    disp/clk_200MHz
    SLICE_X106Y63        FDRE                                         r  disp/SAD_vector_reg[0][26]/C
                         clock pessimism              0.576     9.183    
                         clock uncertainty           -0.084     9.100    
    SLICE_X106Y63        FDRE (Setup_fdre_C_D)       -0.047     9.053    disp/SAD_vector_reg[0][26]
  -------------------------------------------------------------------
                         required time                          9.053    
                         arrival time                         -33.799    
  -------------------------------------------------------------------
                         slack                                -24.746    

Slack (VIOLATED) :        -24.742ns  (required time - arrival time)
  Source:                 disp/blockIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_vector_reg[13][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0_1 rise@10.000ns - clk_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.534ns  (logic 14.322ns (41.473%)  route 20.212ns (58.527%))
  Logic Levels:           83  (CARRY4=70 LUT2=1 LUT3=5 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 8.619 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.789    -0.823    disp/clk_200MHz
    SLICE_X101Y52        FDRE                                         r  disp/blockIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  disp/blockIndex_reg[1]/Q
                         net (fo=766, routed)         2.124     1.757    disp/blockIndex[1]
    SLICE_X101Y24        LUT6 (Prop_lut6_I2_O)        0.124     1.881 r  disp/SAD_vector[1][3]_i_34/O
                         net (fo=1, routed)           0.000     1.881    disp/SAD_vector[1][3]_i_34_n_0
    SLICE_X101Y24        MUXF7 (Prop_muxf7_I1_O)      0.217     2.098 r  disp/SAD_vector_reg[1][3]_i_18/O
                         net (fo=18, routed)          0.934     3.033    disp/SAD_vector_reg[1][3]_i_18_n_0
    SLICE_X101Y25        LUT5 (Prop_lut5_I2_O)        0.299     3.332 r  disp/SAD_vector[1][3]_i_9/O
                         net (fo=90, routed)          1.177     4.509    disp/SAD_vector[1][3]_i_9_n_0
    SLICE_X101Y22        LUT3 (Prop_lut3_I0_O)        0.124     4.633 r  disp/SAD_vector[1][5]_i_114/O
                         net (fo=16, routed)          0.966     5.598    disp/SAD_vector[1][5]_i_114_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.124 r  disp/SAD_vector_reg[1][1]_i_2725/CO[3]
                         net (fo=1, routed)           0.000     6.124    disp/SAD_vector_reg[1][1]_i_2725_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.238 r  disp/SAD_vector_reg[1][1]_i_2687/CO[3]
                         net (fo=1, routed)           0.000     6.238    disp/SAD_vector_reg[1][1]_i_2687_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.352 r  disp/SAD_vector_reg[1][1]_i_2641/CO[3]
                         net (fo=1, routed)           0.000     6.352    disp/SAD_vector_reg[1][1]_i_2641_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 r  disp/SAD_vector_reg[1][1]_i_2583/CO[3]
                         net (fo=1, routed)           0.000     6.466    disp/SAD_vector_reg[1][1]_i_2583_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.580 r  disp/SAD_vector_reg[1][1]_i_2519/CO[3]
                         net (fo=1, routed)           0.000     6.580    disp/SAD_vector_reg[1][1]_i_2519_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.694 r  disp/SAD_vector_reg[1][1]_i_2456/CO[3]
                         net (fo=1, routed)           0.000     6.694    disp/SAD_vector_reg[1][1]_i_2456_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  disp/SAD_vector_reg[1][1]_i_2394/CO[3]
                         net (fo=1, routed)           0.000     6.808    disp/SAD_vector_reg[1][1]_i_2394_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  disp/SAD_vector_reg[1][1]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     6.922    disp/SAD_vector_reg[1][1]_i_2332_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 r  disp/SAD_vector_reg[1][1]_i_2270/O[1]
                         net (fo=3, routed)           1.284     8.540    disp/SAD_vector_reg[1][1]_i_2270_n_6
    SLICE_X97Y24         LUT3 (Prop_lut3_I0_O)        0.303     8.843 r  disp/SAD_vector[1][1]_i_2191/O
                         net (fo=1, routed)           1.072     9.915    disp/SAD_vector[1][1]_i_2191_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.465 r  disp/SAD_vector_reg[1][1]_i_2115/CO[3]
                         net (fo=1, routed)           0.000    10.465    disp/SAD_vector_reg[1][1]_i_2115_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  disp/SAD_vector_reg[1][1]_i_2025/CO[3]
                         net (fo=1, routed)           0.000    10.582    disp/SAD_vector_reg[1][1]_i_2025_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  disp/SAD_vector_reg[1][1]_i_1929/CO[3]
                         net (fo=1, routed)           0.000    10.699    disp/SAD_vector_reg[1][1]_i_1929_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  disp/SAD_vector_reg[1][1]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    10.816    disp/SAD_vector_reg[1][1]_i_1833_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.933 r  disp/SAD_vector_reg[1][1]_i_1738/CO[3]
                         net (fo=1, routed)           0.000    10.933    disp/SAD_vector_reg[1][1]_i_1738_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.050 r  disp/SAD_vector_reg[1][1]_i_1643/CO[3]
                         net (fo=1, routed)           0.000    11.050    disp/SAD_vector_reg[1][1]_i_1643_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.167 r  disp/SAD_vector_reg[1][1]_i_1544/CO[3]
                         net (fo=1, routed)           0.000    11.167    disp/SAD_vector_reg[1][1]_i_1544_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.284 r  disp/SAD_vector_reg[1][1]_i_1436/CO[3]
                         net (fo=1, routed)           0.000    11.284    disp/SAD_vector_reg[1][1]_i_1436_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.401 r  disp/SAD_vector_reg[1][1]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    11.401    disp/SAD_vector_reg[1][1]_i_1322_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.518 r  disp/SAD_vector_reg[1][1]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    11.518    disp/SAD_vector_reg[1][1]_i_1198_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.635 r  disp/SAD_vector_reg[1][1]_i_1078/CO[3]
                         net (fo=1, routed)           0.000    11.635    disp/SAD_vector_reg[1][1]_i_1078_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.752 r  disp/SAD_vector_reg[1][1]_i_959/CO[3]
                         net (fo=1, routed)           0.000    11.752    disp/SAD_vector_reg[1][1]_i_959_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.869 r  disp/SAD_vector_reg[1][1]_i_840/CO[3]
                         net (fo=1, routed)           0.000    11.869    disp/SAD_vector_reg[1][1]_i_840_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.986 r  disp/SAD_vector_reg[1][1]_i_717/CO[3]
                         net (fo=1, routed)           0.000    11.986    disp/SAD_vector_reg[1][1]_i_717_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.103 r  disp/SAD_vector_reg[1][1]_i_580/CO[3]
                         net (fo=1, routed)           0.000    12.103    disp/SAD_vector_reg[1][1]_i_580_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  disp/SAD_vector_reg[1][1]_i_439/CO[3]
                         net (fo=1, routed)           0.000    12.220    disp/SAD_vector_reg[1][1]_i_439_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.337 r  disp/SAD_vector_reg[1][1]_i_310/CO[3]
                         net (fo=1, routed)           0.000    12.337    disp/SAD_vector_reg[1][1]_i_310_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.454 r  disp/SAD_vector_reg[1][1]_i_189/CO[3]
                         net (fo=1, routed)           0.001    12.455    disp/SAD_vector_reg[1][1]_i_189_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.572 r  disp/SAD_vector_reg[1][1]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.572    disp/SAD_vector_reg[1][1]_i_128_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.895 r  disp/SAD_vector_reg[1][5]_i_52/O[1]
                         net (fo=3, routed)           1.462    14.357    disp/SAD_vector_reg[1][5]_i_52_n_6
    SLICE_X86Y40         LUT3 (Prop_lut3_I1_O)        0.306    14.663 r  disp/SAD_vector[1][1]_i_47/O
                         net (fo=1, routed)           0.777    15.441    disp/SAD_vector[1][1]_i_47_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.826 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.826    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.940 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.940    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X91Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.054    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X91Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.168    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  disp/SAD_vector_reg[1][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.282    disp/SAD_vector_reg[1][17]_i_13_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.396 r  disp/SAD_vector_reg[1][21]_i_13/CO[3]
                         net (fo=1, routed)           0.001    16.396    disp/SAD_vector_reg[1][21]_i_13_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.709 r  disp/SAD_vector_reg[1][25]_i_13/O[3]
                         net (fo=3, routed)           1.134    17.843    disp/SAD_vector_reg[1][25]_i_13_n_4
    SLICE_X76Y47         LUT3 (Prop_lut3_I1_O)        0.306    18.149 r  disp/SAD_vector[1][25]_i_14/O
                         net (fo=2, routed)           0.588    18.737    disp/SAD_vector[1][25]_i_14_n_0
    SLICE_X78Y48         LUT5 (Prop_lut5_I1_O)        0.124    18.861 r  disp/SAD_vector[1][25]_i_5/O
                         net (fo=2, routed)           1.385    20.246    disp/SAD_vector[1][25]_i_5_n_0
    SLICE_X90Y48         LUT6 (Prop_lut6_I0_O)        0.124    20.370 r  disp/SAD_vector[1][25]_i_9/O
                         net (fo=1, routed)           0.000    20.370    disp/SAD_vector[1][25]_i_9_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.750 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.750    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.989 r  disp/SAD_vector_reg[1][29]_i_3/O[2]
                         net (fo=5, routed)           1.253    22.242    disp/SAD_vector_reg[1][29]_i_3_n_5
    SLICE_X80Y47         LUT2 (Prop_lut2_I1_O)        0.301    22.543 r  disp/SAD_vector[1][149]_i_504/O
                         net (fo=1, routed)           0.000    22.543    disp/SAD_vector[1][149]_i_504_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.075 r  disp/SAD_vector_reg[1][149]_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.075    disp/SAD_vector_reg[1][149]_i_486_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.297 r  disp/SAD_vector_reg[1][149]_i_472/O[0]
                         net (fo=3, routed)           0.854    24.151    disp/SAD_vector_reg[1][149]_i_472_n_7
    SLICE_X62Y48         LUT6 (Prop_lut6_I5_O)        0.299    24.450 r  disp/SAD_vector[1][149]_i_480/O
                         net (fo=1, routed)           0.774    25.224    disp/SAD_vector[1][149]_i_480_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.731 r  disp/SAD_vector_reg[1][149]_i_463/CO[3]
                         net (fo=1, routed)           0.000    25.731    disp/SAD_vector_reg[1][149]_i_463_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.845 r  disp/SAD_vector_reg[1][149]_i_449/CO[3]
                         net (fo=1, routed)           0.001    25.845    disp/SAD_vector_reg[1][149]_i_449_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.959 r  disp/SAD_vector_reg[1][149]_i_435/CO[3]
                         net (fo=1, routed)           0.000    25.959    disp/SAD_vector_reg[1][149]_i_435_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    26.073    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    26.187    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.301    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.415 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    26.415    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.529 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    26.529    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.643 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.643    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.757    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.871    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.000    26.985    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.099 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    27.099    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.213 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    27.213    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.327 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    27.327    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.441 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    27.441    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.555 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.555    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.669 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.669    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.783 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.783    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.897 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.897    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    28.011    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    28.125    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    28.239    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.353 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.353    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.467 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    28.467    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.581 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.581    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.695 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.009    28.704    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.818 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.818    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.932 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.932    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.046 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.611    29.657    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X62Y76         LUT3 (Prop_lut3_I0_O)        0.124    29.781 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.170    31.951    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X80Y37         LUT5 (Prop_lut5_I3_O)        0.124    32.075 r  disp/SAD_vector[1][10]_i_1/O
                         net (fo=20, routed)          1.636    33.711    disp/SAD_vector[1][10]_i_1_n_0
    SLICE_X108Y36        FDRE                                         r  disp/SAD_vector_reg[13][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.692     8.619    disp/clk_200MHz
    SLICE_X108Y36        FDRE                                         r  disp/SAD_vector_reg[13][10]/C
                         clock pessimism              0.462     9.081    
                         clock uncertainty           -0.084     8.997    
    SLICE_X108Y36        FDRE (Setup_fdre_C_D)       -0.028     8.969    disp/SAD_vector_reg[13][10]
  -------------------------------------------------------------------
                         required time                          8.969    
                         arrival time                         -33.711    
  -------------------------------------------------------------------
                         slack                                -24.742    

Slack (VIOLATED) :        -24.697ns  (required time - arrival time)
  Source:                 disp/blockIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_vector_reg[10][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0_1 rise@10.000ns - clk_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        34.391ns  (logic 14.322ns (41.644%)  route 20.069ns (58.356%))
  Logic Levels:           83  (CARRY4=70 LUT2=1 LUT3=5 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.789    -0.823    disp/clk_200MHz
    SLICE_X101Y52        FDRE                                         r  disp/blockIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  disp/blockIndex_reg[1]/Q
                         net (fo=766, routed)         2.124     1.757    disp/blockIndex[1]
    SLICE_X101Y24        LUT6 (Prop_lut6_I2_O)        0.124     1.881 r  disp/SAD_vector[1][3]_i_34/O
                         net (fo=1, routed)           0.000     1.881    disp/SAD_vector[1][3]_i_34_n_0
    SLICE_X101Y24        MUXF7 (Prop_muxf7_I1_O)      0.217     2.098 r  disp/SAD_vector_reg[1][3]_i_18/O
                         net (fo=18, routed)          0.934     3.033    disp/SAD_vector_reg[1][3]_i_18_n_0
    SLICE_X101Y25        LUT5 (Prop_lut5_I2_O)        0.299     3.332 r  disp/SAD_vector[1][3]_i_9/O
                         net (fo=90, routed)          1.177     4.509    disp/SAD_vector[1][3]_i_9_n_0
    SLICE_X101Y22        LUT3 (Prop_lut3_I0_O)        0.124     4.633 r  disp/SAD_vector[1][5]_i_114/O
                         net (fo=16, routed)          0.966     5.598    disp/SAD_vector[1][5]_i_114_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.124 r  disp/SAD_vector_reg[1][1]_i_2725/CO[3]
                         net (fo=1, routed)           0.000     6.124    disp/SAD_vector_reg[1][1]_i_2725_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.238 r  disp/SAD_vector_reg[1][1]_i_2687/CO[3]
                         net (fo=1, routed)           0.000     6.238    disp/SAD_vector_reg[1][1]_i_2687_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.352 r  disp/SAD_vector_reg[1][1]_i_2641/CO[3]
                         net (fo=1, routed)           0.000     6.352    disp/SAD_vector_reg[1][1]_i_2641_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 r  disp/SAD_vector_reg[1][1]_i_2583/CO[3]
                         net (fo=1, routed)           0.000     6.466    disp/SAD_vector_reg[1][1]_i_2583_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.580 r  disp/SAD_vector_reg[1][1]_i_2519/CO[3]
                         net (fo=1, routed)           0.000     6.580    disp/SAD_vector_reg[1][1]_i_2519_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.694 r  disp/SAD_vector_reg[1][1]_i_2456/CO[3]
                         net (fo=1, routed)           0.000     6.694    disp/SAD_vector_reg[1][1]_i_2456_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  disp/SAD_vector_reg[1][1]_i_2394/CO[3]
                         net (fo=1, routed)           0.000     6.808    disp/SAD_vector_reg[1][1]_i_2394_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  disp/SAD_vector_reg[1][1]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     6.922    disp/SAD_vector_reg[1][1]_i_2332_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 r  disp/SAD_vector_reg[1][1]_i_2270/O[1]
                         net (fo=3, routed)           1.284     8.540    disp/SAD_vector_reg[1][1]_i_2270_n_6
    SLICE_X97Y24         LUT3 (Prop_lut3_I0_O)        0.303     8.843 r  disp/SAD_vector[1][1]_i_2191/O
                         net (fo=1, routed)           1.072     9.915    disp/SAD_vector[1][1]_i_2191_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.465 r  disp/SAD_vector_reg[1][1]_i_2115/CO[3]
                         net (fo=1, routed)           0.000    10.465    disp/SAD_vector_reg[1][1]_i_2115_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  disp/SAD_vector_reg[1][1]_i_2025/CO[3]
                         net (fo=1, routed)           0.000    10.582    disp/SAD_vector_reg[1][1]_i_2025_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  disp/SAD_vector_reg[1][1]_i_1929/CO[3]
                         net (fo=1, routed)           0.000    10.699    disp/SAD_vector_reg[1][1]_i_1929_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  disp/SAD_vector_reg[1][1]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    10.816    disp/SAD_vector_reg[1][1]_i_1833_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.933 r  disp/SAD_vector_reg[1][1]_i_1738/CO[3]
                         net (fo=1, routed)           0.000    10.933    disp/SAD_vector_reg[1][1]_i_1738_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.050 r  disp/SAD_vector_reg[1][1]_i_1643/CO[3]
                         net (fo=1, routed)           0.000    11.050    disp/SAD_vector_reg[1][1]_i_1643_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.167 r  disp/SAD_vector_reg[1][1]_i_1544/CO[3]
                         net (fo=1, routed)           0.000    11.167    disp/SAD_vector_reg[1][1]_i_1544_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.284 r  disp/SAD_vector_reg[1][1]_i_1436/CO[3]
                         net (fo=1, routed)           0.000    11.284    disp/SAD_vector_reg[1][1]_i_1436_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.401 r  disp/SAD_vector_reg[1][1]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    11.401    disp/SAD_vector_reg[1][1]_i_1322_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.518 r  disp/SAD_vector_reg[1][1]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    11.518    disp/SAD_vector_reg[1][1]_i_1198_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.635 r  disp/SAD_vector_reg[1][1]_i_1078/CO[3]
                         net (fo=1, routed)           0.000    11.635    disp/SAD_vector_reg[1][1]_i_1078_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.752 r  disp/SAD_vector_reg[1][1]_i_959/CO[3]
                         net (fo=1, routed)           0.000    11.752    disp/SAD_vector_reg[1][1]_i_959_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.869 r  disp/SAD_vector_reg[1][1]_i_840/CO[3]
                         net (fo=1, routed)           0.000    11.869    disp/SAD_vector_reg[1][1]_i_840_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.986 r  disp/SAD_vector_reg[1][1]_i_717/CO[3]
                         net (fo=1, routed)           0.000    11.986    disp/SAD_vector_reg[1][1]_i_717_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.103 r  disp/SAD_vector_reg[1][1]_i_580/CO[3]
                         net (fo=1, routed)           0.000    12.103    disp/SAD_vector_reg[1][1]_i_580_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  disp/SAD_vector_reg[1][1]_i_439/CO[3]
                         net (fo=1, routed)           0.000    12.220    disp/SAD_vector_reg[1][1]_i_439_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.337 r  disp/SAD_vector_reg[1][1]_i_310/CO[3]
                         net (fo=1, routed)           0.000    12.337    disp/SAD_vector_reg[1][1]_i_310_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.454 r  disp/SAD_vector_reg[1][1]_i_189/CO[3]
                         net (fo=1, routed)           0.001    12.455    disp/SAD_vector_reg[1][1]_i_189_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.572 r  disp/SAD_vector_reg[1][1]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.572    disp/SAD_vector_reg[1][1]_i_128_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.895 r  disp/SAD_vector_reg[1][5]_i_52/O[1]
                         net (fo=3, routed)           1.462    14.357    disp/SAD_vector_reg[1][5]_i_52_n_6
    SLICE_X86Y40         LUT3 (Prop_lut3_I1_O)        0.306    14.663 r  disp/SAD_vector[1][1]_i_47/O
                         net (fo=1, routed)           0.777    15.441    disp/SAD_vector[1][1]_i_47_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.826 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.826    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.940 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.940    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X91Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.054    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X91Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.168    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  disp/SAD_vector_reg[1][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.282    disp/SAD_vector_reg[1][17]_i_13_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.396 r  disp/SAD_vector_reg[1][21]_i_13/CO[3]
                         net (fo=1, routed)           0.001    16.396    disp/SAD_vector_reg[1][21]_i_13_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.709 r  disp/SAD_vector_reg[1][25]_i_13/O[3]
                         net (fo=3, routed)           1.134    17.843    disp/SAD_vector_reg[1][25]_i_13_n_4
    SLICE_X76Y47         LUT3 (Prop_lut3_I1_O)        0.306    18.149 r  disp/SAD_vector[1][25]_i_14/O
                         net (fo=2, routed)           0.588    18.737    disp/SAD_vector[1][25]_i_14_n_0
    SLICE_X78Y48         LUT5 (Prop_lut5_I1_O)        0.124    18.861 r  disp/SAD_vector[1][25]_i_5/O
                         net (fo=2, routed)           1.385    20.246    disp/SAD_vector[1][25]_i_5_n_0
    SLICE_X90Y48         LUT6 (Prop_lut6_I0_O)        0.124    20.370 r  disp/SAD_vector[1][25]_i_9/O
                         net (fo=1, routed)           0.000    20.370    disp/SAD_vector[1][25]_i_9_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.750 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.750    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.989 r  disp/SAD_vector_reg[1][29]_i_3/O[2]
                         net (fo=5, routed)           1.253    22.242    disp/SAD_vector_reg[1][29]_i_3_n_5
    SLICE_X80Y47         LUT2 (Prop_lut2_I1_O)        0.301    22.543 r  disp/SAD_vector[1][149]_i_504/O
                         net (fo=1, routed)           0.000    22.543    disp/SAD_vector[1][149]_i_504_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.075 r  disp/SAD_vector_reg[1][149]_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.075    disp/SAD_vector_reg[1][149]_i_486_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.297 r  disp/SAD_vector_reg[1][149]_i_472/O[0]
                         net (fo=3, routed)           0.854    24.151    disp/SAD_vector_reg[1][149]_i_472_n_7
    SLICE_X62Y48         LUT6 (Prop_lut6_I5_O)        0.299    24.450 r  disp/SAD_vector[1][149]_i_480/O
                         net (fo=1, routed)           0.774    25.224    disp/SAD_vector[1][149]_i_480_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.731 r  disp/SAD_vector_reg[1][149]_i_463/CO[3]
                         net (fo=1, routed)           0.000    25.731    disp/SAD_vector_reg[1][149]_i_463_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.845 r  disp/SAD_vector_reg[1][149]_i_449/CO[3]
                         net (fo=1, routed)           0.001    25.845    disp/SAD_vector_reg[1][149]_i_449_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.959 r  disp/SAD_vector_reg[1][149]_i_435/CO[3]
                         net (fo=1, routed)           0.000    25.959    disp/SAD_vector_reg[1][149]_i_435_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    26.073    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    26.187    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.301    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.415 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    26.415    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.529 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    26.529    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.643 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.643    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.757    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.871    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.000    26.985    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.099 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    27.099    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.213 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    27.213    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.327 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    27.327    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.441 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    27.441    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.555 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.555    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.669 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.669    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.783 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.783    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.897 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.897    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    28.011    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    28.125    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    28.239    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.353 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.353    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.467 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    28.467    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.581 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.581    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.695 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.009    28.704    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.818 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.818    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.932 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.932    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.046 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.611    29.657    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X62Y76         LUT3 (Prop_lut3_I0_O)        0.124    29.781 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.303    32.084    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X77Y47         LUT5 (Prop_lut5_I3_O)        0.124    32.208 r  disp/SAD_vector[1][23]_i_1/O
                         net (fo=20, routed)          1.361    33.569    disp/SAD_vector[1][23]_i_1_n_0
    SLICE_X105Y47        FDRE                                         r  disp/SAD_vector_reg[10][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.624     8.551    disp/clk_200MHz
    SLICE_X105Y47        FDRE                                         r  disp/SAD_vector_reg[10][23]/C
                         clock pessimism              0.462     9.013    
                         clock uncertainty           -0.084     8.929    
    SLICE_X105Y47        FDRE (Setup_fdre_C_D)       -0.058     8.871    disp/SAD_vector_reg[10][23]
  -------------------------------------------------------------------
                         required time                          8.871    
                         arrival time                         -33.569    
  -------------------------------------------------------------------
                         slack                                -24.697    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 disp/index_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/result_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.661%)  route 0.132ns (48.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.594    -0.585    disp/clk_200MHz
    SLICE_X11Y45         FDRE                                         r  disp/index_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  disp/index_reg[7]/Q
                         net (fo=1, routed)           0.132    -0.312    disp/index_reg_n_0_[7]
    SLICE_X12Y45         FDRE                                         r  disp/result_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.863    -0.822    disp/clk_200MHz
    SLICE_X12Y45         FDRE                                         r  disp/result_data_reg[7]/C
                         clock pessimism              0.273    -0.549    
                         clock uncertainty            0.084    -0.465    
    SLICE_X12Y45         FDRE (Hold_fdre_C_D)         0.063    -0.402    disp/result_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/result_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.661%)  route 0.132ns (48.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.594    -0.585    disp/clk_200MHz
    SLICE_X11Y45         FDRE                                         r  disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  disp/index_reg[5]/Q
                         net (fo=1, routed)           0.132    -0.312    disp/index_reg_n_0_[5]
    SLICE_X12Y45         FDRE                                         r  disp/result_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.863    -0.822    disp/clk_200MHz
    SLICE_X12Y45         FDRE                                         r  disp/result_data_reg[5]/C
                         clock pessimism              0.273    -0.549    
                         clock uncertainty            0.084    -0.465    
    SLICE_X12Y45         FDRE (Hold_fdre_C_D)         0.059    -0.406    disp/result_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 disp/index_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/result_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.661%)  route 0.132ns (48.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.594    -0.585    disp/clk_200MHz
    SLICE_X11Y45         FDRE                                         r  disp/index_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  disp/index_reg[6]/Q
                         net (fo=1, routed)           0.132    -0.312    disp/index_reg_n_0_[6]
    SLICE_X12Y45         FDRE                                         r  disp/result_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.863    -0.822    disp/clk_200MHz
    SLICE_X12Y45         FDRE                                         r  disp/result_data_reg[6]/C
                         clock pessimism              0.273    -0.549    
                         clock uncertainty            0.084    -0.465    
    SLICE_X12Y45         FDRE (Hold_fdre_C_D)         0.052    -0.413    disp/result_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 disp/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/result_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.390%)  route 0.143ns (46.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.560    -0.619    disp/clk_200MHz
    SLICE_X32Y55         FDRE                                         r  disp/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  disp/index_reg[3]/Q
                         net (fo=1, routed)           0.143    -0.311    disp/index_reg_n_0_[3]
    SLICE_X32Y56         FDRE                                         r  disp/result_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.827    -0.858    disp/clk_200MHz
    SLICE_X32Y56         FDRE                                         r  disp/result_data_reg[3]/C
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.084    -0.519    
    SLICE_X32Y56         FDRE (Hold_fdre_C_D)         0.085    -0.434    disp/result_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 disp/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/result_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.458%)  route 0.169ns (54.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.563    -0.616    disp/clk_200MHz
    SLICE_X35Y49         FDRE                                         r  disp/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  disp/index_reg[1]/Q
                         net (fo=1, routed)           0.169    -0.305    disp/index_reg_n_0_[1]
    SLICE_X33Y49         FDRE                                         r  disp/result_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.829    -0.856    disp/clk_200MHz
    SLICE_X33Y49         FDRE                                         r  disp/result_data_reg[1]/C
                         clock pessimism              0.273    -0.583    
                         clock uncertainty            0.084    -0.499    
    SLICE_X33Y49         FDRE (Hold_fdre_C_D)         0.070    -0.429    disp/result_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 disp/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/result_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.045%)  route 0.145ns (46.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.560    -0.619    disp/clk_200MHz
    SLICE_X32Y55         FDRE                                         r  disp/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  disp/index_reg[4]/Q
                         net (fo=1, routed)           0.145    -0.309    disp/index_reg_n_0_[4]
    SLICE_X32Y56         FDRE                                         r  disp/result_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.827    -0.858    disp/clk_200MHz
    SLICE_X32Y56         FDRE                                         r  disp/result_data_reg[4]/C
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.084    -0.519    
    SLICE_X32Y56         FDRE (Hold_fdre_C_D)         0.085    -0.434    disp/result_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/row_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.453%)  route 0.089ns (26.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.618    -0.561    disp/clk_200MHz
    SLICE_X0Y33          FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.148    -0.413 r  disp/row_count_reg[3]/Q
                         net (fo=16, routed)          0.089    -0.324    disp/row_count_reg_n_0_[3]
    SLICE_X0Y33          LUT6 (Prop_lut6_I4_O)        0.098    -0.226 r  disp/row_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    disp/row_count[5]_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  disp/row_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.886    -0.799    disp/clk_200MHz
    SLICE_X0Y33          FDRE                                         r  disp/row_count_reg[5]/C
                         clock pessimism              0.238    -0.561    
                         clock uncertainty            0.084    -0.477    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.120    -0.357    disp/row_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 disp/row_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/row_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.212ns (62.047%)  route 0.130ns (37.953%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.619    -0.560    disp/clk_200MHz
    SLICE_X0Y34          FDRE                                         r  disp/row_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  disp/row_count_reg[0]/Q
                         net (fo=31, routed)          0.130    -0.266    disp/row_count_reg_n_0_[0]
    SLICE_X1Y34          LUT5 (Prop_lut5_I1_O)        0.048    -0.218 r  disp/row_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    disp/row_count[2]_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  disp/row_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.887    -0.798    disp/clk_200MHz
    SLICE_X1Y34          FDRE                                         r  disp/row_count_reg[2]/C
                         clock pessimism              0.251    -0.547    
                         clock uncertainty            0.084    -0.463    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.107    -0.356    disp/row_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 disp/scnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/scnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.965%)  route 0.129ns (41.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.593    -0.586    disp/clk_200MHz
    SLICE_X9Y42          FDRE                                         r  disp/scnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  disp/scnt_reg[8]/Q
                         net (fo=5, routed)           0.129    -0.315    disp/scnt[8]
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  disp/scnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    disp/scnt[8]_i_1_n_0
    SLICE_X9Y42          FDRE                                         r  disp/scnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.862    -0.823    disp/clk_200MHz
    SLICE_X9Y42          FDRE                                         r  disp/scnt_reg[8]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.084    -0.502    
    SLICE_X9Y42          FDRE (Hold_fdre_C_D)         0.091    -0.411    disp/scnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 disp/row_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/row_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.711%)  route 0.130ns (38.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.619    -0.560    disp/clk_200MHz
    SLICE_X0Y34          FDRE                                         r  disp/row_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  disp/row_count_reg[0]/Q
                         net (fo=31, routed)          0.130    -0.266    disp/row_count_reg_n_0_[0]
    SLICE_X1Y34          LUT4 (Prop_lut4_I0_O)        0.045    -0.221 r  disp/row_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    disp/row_count[1]_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  disp/row_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.887    -0.798    disp/clk_200MHz
    SLICE_X1Y34          FDRE                                         r  disp/row_count_reg[1]/C
                         clock pessimism              0.251    -0.547    
                         clock uncertainty            0.084    -0.463    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.091    -0.372    disp/row_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.151    





---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0
  To Clock:  clk_200MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.869ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.869ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr0/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 1.014ns (19.610%)  route 4.157ns (80.390%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.288     0.015    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           1.032     1.171    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     1.295 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.673     1.968    disp/current_state[0]_i_1_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.092 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          1.351     3.443    disp/ccnt[2]_i_2_n_0
    SLICE_X5Y29          LUT5 (Prop_lut5_I0_O)        0.124     3.567 r  disp/laddr0_i_12/O
                         net (fo=1, routed)           0.812     4.379    disp/laddr0_i_12_n_0
    DSP48_X0Y12          DSP48E1                                      r  disp/laddr0/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.658     8.584    disp/clk_200MHz
    DSP48_X0Y12          DSP48E1                                      r  disp/laddr0/CLK
                         clock pessimism              0.288     8.872    
                         clock uncertainty           -0.262     8.610    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.362     8.248    disp/laddr0
  -------------------------------------------------------------------
                         required time                          8.248    
                         arrival time                          -4.379    
  -------------------------------------------------------------------
                         slack                                  3.869    

Slack (MET) :             3.935ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.105ns  (logic 1.014ns (19.862%)  route 4.091ns (80.138%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.288     0.015    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           1.032     1.171    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     1.295 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.673     1.968    disp/current_state[0]_i_1_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.092 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          1.159     3.251    disp/ccnt[2]_i_2_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.124     3.375 r  disp/laddr0_i_11/O
                         net (fo=1, routed)           0.939     4.314    disp/laddr0_i_11_n_0
    DSP48_X0Y12          DSP48E1                                      r  disp/laddr0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.658     8.584    disp/clk_200MHz
    DSP48_X0Y12          DSP48E1                                      r  disp/laddr0/CLK
                         clock pessimism              0.288     8.872    
                         clock uncertainty           -0.262     8.610    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -0.362     8.248    disp/laddr0
  -------------------------------------------------------------------
                         required time                          8.248    
                         arrival time                          -4.314    
  -------------------------------------------------------------------
                         slack                                  3.935    

Slack (MET) :             4.224ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr0/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.816ns  (logic 1.014ns (21.057%)  route 3.802ns (78.943%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.288     0.015    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           1.032     1.171    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     1.295 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.673     1.968    disp/current_state[0]_i_1_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.092 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.853     2.945    disp/ccnt[2]_i_2_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I0_O)        0.124     3.069 r  disp/laddr0_i_16/O
                         net (fo=1, routed)           0.955     4.024    disp/laddr0_i_16_n_0
    DSP48_X0Y12          DSP48E1                                      r  disp/laddr0/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.658     8.584    disp/clk_200MHz
    DSP48_X0Y12          DSP48E1                                      r  disp/laddr0/CLK
                         clock pessimism              0.288     8.872    
                         clock uncertainty           -0.262     8.610    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -0.362     8.248    disp/laddr0
  -------------------------------------------------------------------
                         required time                          8.248    
                         arrival time                          -4.024    
  -------------------------------------------------------------------
                         slack                                  4.224    

Slack (MET) :             4.229ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr0/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 1.014ns (21.076%)  route 3.797ns (78.924%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.288     0.015    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           1.032     1.171    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     1.295 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.673     1.968    disp/current_state[0]_i_1_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.092 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.972     3.065    disp/ccnt[2]_i_2_n_0
    SLICE_X7Y28          LUT6 (Prop_lut6_I0_O)        0.124     3.189 r  disp/laddr0_i_15/O
                         net (fo=1, routed)           0.831     4.020    disp/laddr0_i_15_n_0
    DSP48_X0Y12          DSP48E1                                      r  disp/laddr0/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.658     8.584    disp/clk_200MHz
    DSP48_X0Y12          DSP48E1                                      r  disp/laddr0/CLK
                         clock pessimism              0.288     8.872    
                         clock uncertainty           -0.262     8.610    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.362     8.248    disp/laddr0
  -------------------------------------------------------------------
                         required time                          8.248    
                         arrival time                          -4.020    
  -------------------------------------------------------------------
                         slack                                  4.229    

Slack (MET) :             4.240ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.623ns  (logic 1.014ns (21.934%)  route 3.609ns (78.066%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.288     0.015    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           1.032     1.171    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     1.295 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.673     1.968    disp/current_state[0]_i_1_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.092 f  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.697     2.789    disp/ccnt[2]_i_2_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I2_O)        0.124     2.913 r  disp/rcnt[9]_i_1/O
                         net (fo=10, routed)          0.918     3.831    disp/rcnt[9]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  disp/rcnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.643     8.570    disp/clk_200MHz
    SLICE_X4Y28          FDRE                                         r  disp/rcnt_reg[4]/C
                         clock pessimism              0.288     8.858    
                         clock uncertainty           -0.262     8.596    
    SLICE_X4Y28          FDRE (Setup_fdre_C_R)       -0.524     8.072    disp/rcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.072    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                  4.240    

Slack (MET) :             4.240ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.623ns  (logic 1.014ns (21.934%)  route 3.609ns (78.066%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.288     0.015    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           1.032     1.171    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     1.295 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.673     1.968    disp/current_state[0]_i_1_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.092 f  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.697     2.789    disp/ccnt[2]_i_2_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I2_O)        0.124     2.913 r  disp/rcnt[9]_i_1/O
                         net (fo=10, routed)          0.918     3.831    disp/rcnt[9]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  disp/rcnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.643     8.570    disp/clk_200MHz
    SLICE_X4Y28          FDRE                                         r  disp/rcnt_reg[7]/C
                         clock pessimism              0.288     8.858    
                         clock uncertainty           -0.262     8.596    
    SLICE_X4Y28          FDRE (Setup_fdre_C_R)       -0.524     8.072    disp/rcnt_reg[7]
  -------------------------------------------------------------------
                         required time                          8.072    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                  4.240    

Slack (MET) :             4.240ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.623ns  (logic 1.014ns (21.934%)  route 3.609ns (78.066%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.288     0.015    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           1.032     1.171    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     1.295 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.673     1.968    disp/current_state[0]_i_1_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.092 f  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.697     2.789    disp/ccnt[2]_i_2_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I2_O)        0.124     2.913 r  disp/rcnt[9]_i_1/O
                         net (fo=10, routed)          0.918     3.831    disp/rcnt[9]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  disp/rcnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.643     8.570    disp/clk_200MHz
    SLICE_X4Y28          FDRE                                         r  disp/rcnt_reg[8]/C
                         clock pessimism              0.288     8.858    
                         clock uncertainty           -0.262     8.596    
    SLICE_X4Y28          FDRE (Setup_fdre_C_R)       -0.524     8.072    disp/rcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          8.072    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                  4.240    

Slack (MET) :             4.240ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.623ns  (logic 1.014ns (21.934%)  route 3.609ns (78.066%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.288     0.015    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           1.032     1.171    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     1.295 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.673     1.968    disp/current_state[0]_i_1_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.092 f  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.697     2.789    disp/ccnt[2]_i_2_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I2_O)        0.124     2.913 r  disp/rcnt[9]_i_1/O
                         net (fo=10, routed)          0.918     3.831    disp/rcnt[9]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  disp/rcnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.643     8.570    disp/clk_200MHz
    SLICE_X4Y28          FDRE                                         r  disp/rcnt_reg[9]/C
                         clock pessimism              0.288     8.858    
                         clock uncertainty           -0.262     8.596    
    SLICE_X4Y28          FDRE (Setup_fdre_C_R)       -0.524     8.072    disp/rcnt_reg[9]
  -------------------------------------------------------------------
                         required time                          8.072    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                  4.240    

Slack (MET) :             4.253ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr0/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 1.014ns (21.184%)  route 3.773ns (78.816%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.288     0.015    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           1.032     1.171    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     1.295 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.673     1.968    disp/current_state[0]_i_1_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.092 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.939     3.032    disp/ccnt[2]_i_2_n_0
    SLICE_X6Y29          LUT4 (Prop_lut4_I0_O)        0.124     3.156 r  disp/laddr0_i_13/O
                         net (fo=1, routed)           0.840     3.995    disp/laddr0_i_13_n_0
    DSP48_X0Y12          DSP48E1                                      r  disp/laddr0/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.658     8.584    disp/clk_200MHz
    DSP48_X0Y12          DSP48E1                                      r  disp/laddr0/CLK
                         clock pessimism              0.288     8.872    
                         clock uncertainty           -0.262     8.610    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.362     8.248    disp/laddr0
  -------------------------------------------------------------------
                         required time                          8.248    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                  4.253    

Slack (MET) :             4.283ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 1.014ns (21.318%)  route 3.743ns (78.682%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.288     0.015    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           1.032     1.171    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     1.295 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.673     1.968    disp/current_state[0]_i_1_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.092 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          1.206     3.298    disp/ccnt[2]_i_2_n_0
    SLICE_X12Y29         LUT2 (Prop_lut2_I0_O)        0.124     3.422 r  disp/laddr0_i_20/O
                         net (fo=1, routed)           0.542     3.965    disp/laddr0_i_20_n_0
    DSP48_X0Y12          DSP48E1                                      r  disp/laddr0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.658     8.584    disp/clk_200MHz
    DSP48_X0Y12          DSP48E1                                      r  disp/laddr0/CLK
                         clock pessimism              0.288     8.872    
                         clock uncertainty           -0.262     8.610    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.362     8.248    disp/laddr0
  -------------------------------------------------------------------
                         required time                          8.248    
                         arrival time                          -3.965    
  -------------------------------------------------------------------
                         slack                                  4.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.319ns (34.864%)  route 0.596ns (65.136%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.160    -0.241    disp/buffer_ready
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.048    -0.193 f  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.296     0.102    disp/current_state[1]_i_3_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I2_O)        0.107     0.209 r  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.140     0.349    disp/next_state[1]
    SLICE_X8Y29          FDCE                                         r  disp/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.852    -0.833    disp/clk_200MHz
    SLICE_X8Y29          FDCE                                         r  disp/current_state_reg[1]/C
                         clock pessimism              0.556    -0.277    
                         clock uncertainty            0.262    -0.015    
    SLICE_X8Y29          FDCE (Hold_fdce_C_D)         0.052     0.037    disp/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.254ns (25.981%)  route 0.724ns (74.019%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.106    -0.295    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.414     0.164    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.045     0.209 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.203     0.412    disp/current_state[0]_i_1_n_0
    SLICE_X8Y29          FDCE                                         r  disp/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.852    -0.833    disp/clk_200MHz
    SLICE_X8Y29          FDCE                                         r  disp/current_state_reg[0]/C
                         clock pessimism              0.556    -0.277    
                         clock uncertainty            0.262    -0.015    
    SLICE_X8Y29          FDCE (Hold_fdce_C_D)         0.059     0.044    disp/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.412    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.409ns (34.221%)  route 0.786ns (65.779%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.160    -0.241    disp/buffer_ready
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.048    -0.193 f  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.296     0.102    disp/current_state[1]_i_3_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I2_O)        0.107     0.209 r  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.215     0.424    disp/next_state[1]
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.045     0.469 r  disp/pipe[1]_i_5/O
                         net (fo=2, routed)           0.115     0.585    disp/pipe[1]_i_5_n_0
    SLICE_X9Y31          LUT6 (Prop_lut6_I4_O)        0.045     0.630 r  disp/pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.630    disp/pipe[1]_i_1_n_0
    SLICE_X9Y31          FDRE                                         r  disp/pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.854    -0.831    disp/clk_200MHz
    SLICE_X9Y31          FDRE                                         r  disp/pipe_reg[1]/C
                         clock pessimism              0.556    -0.275    
                         clock uncertainty            0.262    -0.013    
    SLICE_X9Y31          FDRE (Hold_fdre_C_D)         0.092     0.079    disp/pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.409ns (34.192%)  route 0.787ns (65.808%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.160    -0.241    disp/buffer_ready
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.048    -0.193 f  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.296     0.102    disp/current_state[1]_i_3_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I2_O)        0.107     0.209 r  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.215     0.424    disp/next_state[1]
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.045     0.469 r  disp/pipe[1]_i_5/O
                         net (fo=2, routed)           0.116     0.586    disp/pipe[1]_i_5_n_0
    SLICE_X9Y31          LUT6 (Prop_lut6_I4_O)        0.045     0.631 r  disp/pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.631    disp/pipe[0]_i_1_n_0
    SLICE_X9Y31          FDRE                                         r  disp/pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.854    -0.831    disp/clk_200MHz
    SLICE_X9Y31          FDRE                                         r  disp/pipe_reg[0]/C
                         clock pessimism              0.556    -0.275    
                         clock uncertainty            0.262    -0.013    
    SLICE_X9Y31          FDRE (Hold_fdre_C_D)         0.091     0.078    disp/pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.631    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.409ns (31.233%)  route 0.901ns (68.767%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.160    -0.241    disp/buffer_ready
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.048    -0.193 r  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.214     0.020    disp/current_state[1]_i_3_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I4_O)        0.107     0.127 r  disp/cdcnt[2]_i_4/O
                         net (fo=4, routed)           0.342     0.470    disp/cdcnt[2]_i_4_n_0
    SLICE_X18Y30         LUT5 (Prop_lut5_I3_O)        0.045     0.515 r  disp/rdcnt[2]_i_2/O
                         net (fo=3, routed)           0.184     0.699    disp/rdcnt[2]_i_2_n_0
    SLICE_X20Y29         LUT5 (Prop_lut5_I0_O)        0.045     0.744 r  disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.744    disp/rdcnt[2]_i_1_n_0
    SLICE_X20Y29         FDRE                                         r  disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.851    -0.834    disp/clk_200MHz
    SLICE_X20Y29         FDRE                                         r  disp/rdcnt_reg[2]/C
                         clock pessimism              0.556    -0.278    
                         clock uncertainty            0.262    -0.016    
    SLICE_X20Y29         FDRE (Hold_fdre_C_D)         0.120     0.104    disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           0.744    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.344ns (25.373%)  route 1.012ns (74.627%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.106    -0.295    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.414     0.164    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.045     0.209 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.358     0.567    disp/current_state[0]_i_1_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I2_O)        0.045     0.612 r  disp/ccnt[2]_i_4/O
                         net (fo=8, routed)           0.133     0.745    disp/ccnt[2]_i_4_n_0
    SLICE_X12Y29         LUT5 (Prop_lut5_I3_O)        0.045     0.790 r  disp/ccnt[1]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.790    disp/ccnt[1]_rep_i_1_n_0
    SLICE_X12Y29         FDRE                                         r  disp/ccnt_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.852    -0.833    disp/clk_200MHz
    SLICE_X12Y29         FDRE                                         r  disp/ccnt_reg[1]_rep/C
                         clock pessimism              0.556    -0.277    
                         clock uncertainty            0.262    -0.015    
    SLICE_X12Y29         FDRE (Hold_fdre_C_D)         0.121     0.106    disp/ccnt_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.790    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.721ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.409ns (29.259%)  route 0.989ns (70.741%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.160    -0.241    disp/buffer_ready
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.048    -0.193 r  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.214     0.020    disp/current_state[1]_i_3_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I4_O)        0.107     0.127 r  disp/cdcnt[2]_i_4/O
                         net (fo=4, routed)           0.342     0.470    disp/cdcnt[2]_i_4_n_0
    SLICE_X18Y30         LUT5 (Prop_lut5_I3_O)        0.045     0.515 r  disp/rdcnt[2]_i_2/O
                         net (fo=3, routed)           0.272     0.787    disp/rdcnt[2]_i_2_n_0
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.045     0.832 r  disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.832    disp/rdcnt[1]_i_1_n_0
    SLICE_X20Y35         FDRE                                         r  disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.857    -0.828    disp/clk_200MHz
    SLICE_X20Y35         FDRE                                         r  disp/rdcnt_reg[1]/C
                         clock pessimism              0.556    -0.272    
                         clock uncertainty            0.262    -0.010    
    SLICE_X20Y35         FDRE (Hold_fdre_C_D)         0.121     0.111    disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.111    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.344ns (24.297%)  route 1.072ns (75.703%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.106    -0.295    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.414     0.164    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.045     0.209 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.358     0.567    disp/current_state[0]_i_1_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I2_O)        0.045     0.612 r  disp/ccnt[2]_i_4/O
                         net (fo=8, routed)           0.193     0.805    disp/ccnt[2]_i_4_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I4_O)        0.045     0.850 r  disp/ccnt[2]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.850    disp/ccnt[2]_rep_i_1_n_0
    SLICE_X12Y31         FDRE                                         r  disp/ccnt_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.854    -0.831    disp/clk_200MHz
    SLICE_X12Y31         FDRE                                         r  disp/ccnt_reg[2]_rep/C
                         clock pessimism              0.556    -0.275    
                         clock uncertainty            0.262    -0.013    
    SLICE_X12Y31         FDRE (Hold_fdre_C_D)         0.121     0.108    disp/ccnt_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.418ns  (logic 0.344ns (24.263%)  route 1.074ns (75.737%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.106    -0.295    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.414     0.164    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.045     0.209 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.358     0.567    disp/current_state[0]_i_1_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I2_O)        0.045     0.612 r  disp/ccnt[2]_i_4/O
                         net (fo=8, routed)           0.195     0.807    disp/ccnt[2]_i_4_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I4_O)        0.045     0.852 r  disp/ccnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.852    disp/ccnt[2]_i_1_n_0
    SLICE_X12Y31         FDRE                                         r  disp/ccnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.854    -0.831    disp/clk_200MHz
    SLICE_X12Y31         FDRE                                         r  disp/ccnt_reg[2]/C
                         clock pessimism              0.556    -0.275    
                         clock uncertainty            0.262    -0.013    
    SLICE_X12Y31         FDRE (Hold_fdre_C_D)         0.120     0.107    disp/ccnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.409ns (28.822%)  route 1.010ns (71.178%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.160    -0.241    disp/buffer_ready
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.048    -0.193 r  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.296     0.102    disp/current_state[1]_i_3_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I2_O)        0.107     0.209 f  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.143     0.352    disp/next_state[1]
    SLICE_X11Y28         LUT4 (Prop_lut4_I1_O)        0.045     0.397 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.411     0.808    disp/ccnt[2]_i_2_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I2_O)        0.045     0.853 r  disp/ccnt[2]_rep_i_1__0/O
                         net (fo=1, routed)           0.000     0.853    disp/ccnt[2]_rep_i_1__0_n_0
    SLICE_X12Y31         FDRE                                         r  disp/ccnt_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.854    -0.831    disp/clk_200MHz
    SLICE_X12Y31         FDRE                                         r  disp/ccnt_reg[2]_rep__0/C
                         clock pessimism              0.556    -0.275    
                         clock uncertainty            0.262    -0.013    
    SLICE_X12Y31         FDRE (Hold_fdre_C_D)         0.121     0.108    disp/ccnt_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.745    





---------------------------------------------------------------------------------------------------
From Clock:  clk_24MHz_clk_wiz_0
  To Clock:  clk_24MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       37.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.538ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.890ns (21.828%)  route 3.187ns (78.172%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 40.248 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.834    -0.778    clks/CLK
    SLICE_X0Y41          FDRE                                         r  clks/bounce_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.518    -0.260 f  clks/bounce_count_reg[6]/Q
                         net (fo=3, routed)           0.827     0.568    clks/bounce_count[6]
    SLICE_X2Y41          LUT4 (Prop_lut4_I1_O)        0.124     0.692 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.830     1.522    clks/bounce_count[20]_i_6_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.124     1.646 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.530     3.176    clks/bounce_count[20]_i_4_n_0
    SLICE_X0Y42          LUT4 (Prop_lut4_I2_O)        0.124     3.300 r  clks/bounce_count[11]_i_1/O
                         net (fo=1, routed)           0.000     3.300    clks/bounce_count_0[11]
    SLICE_X0Y42          FDRE                                         r  clks/bounce_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.655    40.248    clks/CLK
    SLICE_X0Y42          FDRE                                         r  clks/bounce_count_reg[11]/C
                         clock pessimism              0.616    40.864    
                         clock uncertainty           -0.107    40.757    
    SLICE_X0Y42          FDRE (Setup_fdre_C_D)        0.081    40.838    clks/bounce_count_reg[11]
  -------------------------------------------------------------------
                         required time                         40.838    
                         arrival time                          -3.300    
  -------------------------------------------------------------------
                         slack                                 37.538    

Slack (MET) :             37.549ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.103ns  (logic 0.916ns (22.324%)  route 3.187ns (77.676%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 40.248 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.834    -0.778    clks/CLK
    SLICE_X0Y41          FDRE                                         r  clks/bounce_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.518    -0.260 f  clks/bounce_count_reg[6]/Q
                         net (fo=3, routed)           0.827     0.568    clks/bounce_count[6]
    SLICE_X2Y41          LUT4 (Prop_lut4_I1_O)        0.124     0.692 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.830     1.522    clks/bounce_count[20]_i_6_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.124     1.646 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.530     3.176    clks/bounce_count[20]_i_4_n_0
    SLICE_X0Y42          LUT4 (Prop_lut4_I2_O)        0.150     3.326 r  clks/bounce_count[9]_i_1/O
                         net (fo=1, routed)           0.000     3.326    clks/bounce_count_0[9]
    SLICE_X0Y42          FDRE                                         r  clks/bounce_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.655    40.248    clks/CLK
    SLICE_X0Y42          FDRE                                         r  clks/bounce_count_reg[9]/C
                         clock pessimism              0.616    40.864    
                         clock uncertainty           -0.107    40.757    
    SLICE_X0Y42          FDRE (Setup_fdre_C_D)        0.118    40.875    clks/bounce_count_reg[9]
  -------------------------------------------------------------------
                         required time                         40.875    
                         arrival time                          -3.326    
  -------------------------------------------------------------------
                         slack                                 37.549    

Slack (MET) :             37.561ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 1.027ns (25.333%)  route 3.027ns (74.667%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 40.249 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.834    -0.778    clks/CLK
    SLICE_X0Y42          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.478    -0.300 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.694     0.394    clks/bounce_count[9]
    SLICE_X2Y41          LUT4 (Prop_lut4_I3_O)        0.301     0.695 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.830     1.525    clks/bounce_count[20]_i_6_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.124     1.649 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.503     3.152    clks/bounce_count[20]_i_4_n_0
    SLICE_X0Y43          LUT4 (Prop_lut4_I2_O)        0.124     3.276 r  clks/bounce_count[16]_i_1/O
                         net (fo=1, routed)           0.000     3.276    clks/bounce_count_0[16]
    SLICE_X0Y43          FDRE                                         r  clks/bounce_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.656    40.249    clks/CLK
    SLICE_X0Y43          FDRE                                         r  clks/bounce_count_reg[16]/C
                         clock pessimism              0.616    40.865    
                         clock uncertainty           -0.107    40.758    
    SLICE_X0Y43          FDRE (Setup_fdre_C_D)        0.079    40.837    clks/bounce_count_reg[16]
  -------------------------------------------------------------------
                         required time                         40.837    
                         arrival time                          -3.276    
  -------------------------------------------------------------------
                         slack                                 37.561    

Slack (MET) :             37.568ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 1.059ns (25.918%)  route 3.027ns (74.082%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 40.249 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.834    -0.778    clks/CLK
    SLICE_X0Y42          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.478    -0.300 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.694     0.394    clks/bounce_count[9]
    SLICE_X2Y41          LUT4 (Prop_lut4_I3_O)        0.301     0.695 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.830     1.525    clks/bounce_count[20]_i_6_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.124     1.649 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.503     3.152    clks/bounce_count[20]_i_4_n_0
    SLICE_X0Y43          LUT4 (Prop_lut4_I2_O)        0.156     3.308 r  clks/bounce_count[18]_i_1/O
                         net (fo=1, routed)           0.000     3.308    clks/bounce_count_0[18]
    SLICE_X0Y43          FDRE                                         r  clks/bounce_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.656    40.249    clks/CLK
    SLICE_X0Y43          FDRE                                         r  clks/bounce_count_reg[18]/C
                         clock pessimism              0.616    40.865    
                         clock uncertainty           -0.107    40.758    
    SLICE_X0Y43          FDRE (Setup_fdre_C_D)        0.118    40.876    clks/bounce_count_reg[18]
  -------------------------------------------------------------------
                         required time                         40.876    
                         arrival time                          -3.308    
  -------------------------------------------------------------------
                         slack                                 37.568    

Slack (MET) :             37.580ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 1.027ns (25.452%)  route 3.008ns (74.548%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 40.249 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.834    -0.778    clks/CLK
    SLICE_X0Y42          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.478    -0.300 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.694     0.394    clks/bounce_count[9]
    SLICE_X2Y41          LUT4 (Prop_lut4_I3_O)        0.301     0.695 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.830     1.525    clks/bounce_count[20]_i_6_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.124     1.649 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.484     3.133    clks/bounce_count[20]_i_4_n_0
    SLICE_X0Y43          LUT4 (Prop_lut4_I2_O)        0.124     3.257 r  clks/bounce_count[15]_i_1/O
                         net (fo=1, routed)           0.000     3.257    clks/bounce_count_0[15]
    SLICE_X0Y43          FDRE                                         r  clks/bounce_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.656    40.249    clks/CLK
    SLICE_X0Y43          FDRE                                         r  clks/bounce_count_reg[15]/C
                         clock pessimism              0.616    40.865    
                         clock uncertainty           -0.107    40.758    
    SLICE_X0Y43          FDRE (Setup_fdre_C_D)        0.079    40.837    clks/bounce_count_reg[15]
  -------------------------------------------------------------------
                         required time                         40.837    
                         arrival time                          -3.257    
  -------------------------------------------------------------------
                         slack                                 37.580    

Slack (MET) :             37.590ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 1.056ns (25.984%)  route 3.008ns (74.016%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 40.249 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.834    -0.778    clks/CLK
    SLICE_X0Y42          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.478    -0.300 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.694     0.394    clks/bounce_count[9]
    SLICE_X2Y41          LUT4 (Prop_lut4_I3_O)        0.301     0.695 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.830     1.525    clks/bounce_count[20]_i_6_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.124     1.649 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.484     3.133    clks/bounce_count[20]_i_4_n_0
    SLICE_X0Y43          LUT4 (Prop_lut4_I2_O)        0.153     3.286 r  clks/bounce_count[17]_i_1/O
                         net (fo=1, routed)           0.000     3.286    clks/bounce_count_0[17]
    SLICE_X0Y43          FDRE                                         r  clks/bounce_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.656    40.249    clks/CLK
    SLICE_X0Y43          FDRE                                         r  clks/bounce_count_reg[17]/C
                         clock pessimism              0.616    40.865    
                         clock uncertainty           -0.107    40.758    
    SLICE_X0Y43          FDRE (Setup_fdre_C_D)        0.118    40.876    clks/bounce_count_reg[17]
  -------------------------------------------------------------------
                         required time                         40.876    
                         arrival time                          -3.286    
  -------------------------------------------------------------------
                         slack                                 37.590    

Slack (MET) :             37.676ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 1.027ns (26.066%)  route 2.913ns (73.934%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 40.248 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.834    -0.778    clks/CLK
    SLICE_X0Y42          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.478    -0.300 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.694     0.394    clks/bounce_count[9]
    SLICE_X2Y41          LUT4 (Prop_lut4_I3_O)        0.301     0.695 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.830     1.525    clks/bounce_count[20]_i_6_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.124     1.649 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.389     3.038    clks/bounce_count[20]_i_4_n_0
    SLICE_X0Y41          LUT4 (Prop_lut4_I2_O)        0.124     3.162 r  clks/bounce_count[6]_i_1/O
                         net (fo=1, routed)           0.000     3.162    clks/bounce_count_0[6]
    SLICE_X0Y41          FDRE                                         r  clks/bounce_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.655    40.248    clks/CLK
    SLICE_X0Y41          FDRE                                         r  clks/bounce_count_reg[6]/C
                         clock pessimism              0.616    40.864    
                         clock uncertainty           -0.107    40.757    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)        0.081    40.838    clks/bounce_count_reg[6]
  -------------------------------------------------------------------
                         required time                         40.838    
                         arrival time                          -3.162    
  -------------------------------------------------------------------
                         slack                                 37.676    

Slack (MET) :             37.687ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 1.053ns (26.551%)  route 2.913ns (73.449%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 40.248 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.834    -0.778    clks/CLK
    SLICE_X0Y42          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.478    -0.300 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.694     0.394    clks/bounce_count[9]
    SLICE_X2Y41          LUT4 (Prop_lut4_I3_O)        0.301     0.695 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.830     1.525    clks/bounce_count[20]_i_6_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.124     1.649 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.389     3.038    clks/bounce_count[20]_i_4_n_0
    SLICE_X0Y41          LUT4 (Prop_lut4_I2_O)        0.150     3.188 r  clks/bounce_count[8]_i_1/O
                         net (fo=1, routed)           0.000     3.188    clks/bounce_count_0[8]
    SLICE_X0Y41          FDRE                                         r  clks/bounce_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.655    40.248    clks/CLK
    SLICE_X0Y41          FDRE                                         r  clks/bounce_count_reg[8]/C
                         clock pessimism              0.616    40.864    
                         clock uncertainty           -0.107    40.757    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)        0.118    40.875    clks/bounce_count_reg[8]
  -------------------------------------------------------------------
                         required time                         40.875    
                         arrival time                          -3.188    
  -------------------------------------------------------------------
                         slack                                 37.687    

Slack (MET) :             37.727ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 1.027ns (26.428%)  route 2.859ns (73.572%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 40.249 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.834    -0.778    clks/CLK
    SLICE_X0Y42          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.478    -0.300 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.694     0.394    clks/bounce_count[9]
    SLICE_X2Y41          LUT4 (Prop_lut4_I3_O)        0.301     0.695 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.830     1.525    clks/bounce_count[20]_i_6_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.124     1.649 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.335     2.984    clks/bounce_count[20]_i_4_n_0
    SLICE_X0Y43          LUT4 (Prop_lut4_I2_O)        0.124     3.108 r  clks/bounce_count[13]_i_1/O
                         net (fo=1, routed)           0.000     3.108    clks/bounce_count_0[13]
    SLICE_X0Y43          FDRE                                         r  clks/bounce_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.656    40.249    clks/CLK
    SLICE_X0Y43          FDRE                                         r  clks/bounce_count_reg[13]/C
                         clock pessimism              0.616    40.865    
                         clock uncertainty           -0.107    40.758    
    SLICE_X0Y43          FDRE (Setup_fdre_C_D)        0.077    40.835    clks/bounce_count_reg[13]
  -------------------------------------------------------------------
                         required time                         40.835    
                         arrival time                          -3.108    
  -------------------------------------------------------------------
                         slack                                 37.727    

Slack (MET) :             37.744ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 1.051ns (26.880%)  route 2.859ns (73.120%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 40.249 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.834    -0.778    clks/CLK
    SLICE_X0Y42          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.478    -0.300 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.694     0.394    clks/bounce_count[9]
    SLICE_X2Y41          LUT4 (Prop_lut4_I3_O)        0.301     0.695 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.830     1.525    clks/bounce_count[20]_i_6_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.124     1.649 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.335     2.984    clks/bounce_count[20]_i_4_n_0
    SLICE_X0Y43          LUT4 (Prop_lut4_I2_O)        0.148     3.132 r  clks/bounce_count[19]_i_1/O
                         net (fo=1, routed)           0.000     3.132    clks/bounce_count_0[19]
    SLICE_X0Y43          FDRE                                         r  clks/bounce_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.656    40.249    clks/CLK
    SLICE_X0Y43          FDRE                                         r  clks/bounce_count_reg[19]/C
                         clock pessimism              0.616    40.865    
                         clock uncertainty           -0.107    40.758    
    SLICE_X0Y43          FDRE (Setup_fdre_C_D)        0.118    40.876    clks/bounce_count_reg[19]
  -------------------------------------------------------------------
                         required time                         40.876    
                         arrival time                          -3.132    
  -------------------------------------------------------------------
                         slack                                 37.744    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 init_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.628    -0.551    cam_sysclk_OBUF
    SLICE_X113Y72        FDRE                                         r  init_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  init_count_reg[11]/Q
                         net (fo=3, routed)           0.118    -0.291    init_count_reg[11]
    SLICE_X113Y72        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.183 r  init_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.183    init_count_reg[8]_i_1_n_4
    SLICE_X113Y72        FDRE                                         r  init_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.897    -0.788    cam_sysclk_OBUF
    SLICE_X113Y72        FDRE                                         r  init_count_reg[11]/C
                         clock pessimism              0.237    -0.551    
                         clock uncertainty            0.107    -0.443    
    SLICE_X113Y72        FDRE (Hold_fdre_C_D)         0.105    -0.338    init_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.629    -0.550    cam_sysclk_OBUF
    SLICE_X113Y70        FDRE                                         r  init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  init_count_reg[3]/Q
                         net (fo=3, routed)           0.120    -0.288    init_count_reg[3]
    SLICE_X113Y70        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.180 r  init_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.180    init_count_reg[0]_i_2_n_4
    SLICE_X113Y70        FDRE                                         r  init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.899    -0.786    cam_sysclk_OBUF
    SLICE_X113Y70        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.236    -0.550    
                         clock uncertainty            0.107    -0.442    
    SLICE_X113Y70        FDRE (Hold_fdre_C_D)         0.105    -0.337    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 init_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.628    -0.551    cam_sysclk_OBUF
    SLICE_X113Y71        FDRE                                         r  init_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y71        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  init_count_reg[7]/Q
                         net (fo=3, routed)           0.120    -0.289    init_count_reg[7]
    SLICE_X113Y71        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.181 r  init_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.181    init_count_reg[4]_i_1_n_4
    SLICE_X113Y71        FDRE                                         r  init_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.898    -0.787    cam_sysclk_OBUF
    SLICE_X113Y71        FDRE                                         r  init_count_reg[7]/C
                         clock pessimism              0.236    -0.551    
                         clock uncertainty            0.107    -0.443    
    SLICE_X113Y71        FDRE (Hold_fdre_C_D)         0.105    -0.338    init_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.628    -0.551    cam_sysclk_OBUF
    SLICE_X113Y71        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y71        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  init_count_reg[4]/Q
                         net (fo=3, routed)           0.117    -0.292    init_count_reg[4]
    SLICE_X113Y71        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.177 r  init_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.177    init_count_reg[4]_i_1_n_7
    SLICE_X113Y71        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.898    -0.787    cam_sysclk_OBUF
    SLICE_X113Y71        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.236    -0.551    
                         clock uncertainty            0.107    -0.443    
    SLICE_X113Y71        FDRE (Hold_fdre_C_D)         0.105    -0.338    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.629    -0.550    cam_sysclk_OBUF
    SLICE_X113Y70        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  init_count_reg[2]/Q
                         net (fo=3, routed)           0.122    -0.287    init_count_reg[2]
    SLICE_X113Y70        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.176 r  init_count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.176    init_count_reg[0]_i_2_n_5
    SLICE_X113Y70        FDRE                                         r  init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.899    -0.786    cam_sysclk_OBUF
    SLICE_X113Y70        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.236    -0.550    
                         clock uncertainty            0.107    -0.442    
    SLICE_X113Y70        FDRE (Hold_fdre_C_D)         0.105    -0.337    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 init_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.256ns (68.169%)  route 0.120ns (31.831%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.628    -0.551    cam_sysclk_OBUF
    SLICE_X113Y72        FDRE                                         r  init_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  init_count_reg[8]/Q
                         net (fo=3, routed)           0.120    -0.290    init_count_reg[8]
    SLICE_X113Y72        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.175 r  init_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.175    init_count_reg[8]_i_1_n_7
    SLICE_X113Y72        FDRE                                         r  init_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.897    -0.788    cam_sysclk_OBUF
    SLICE_X113Y72        FDRE                                         r  init_count_reg[8]/C
                         clock pessimism              0.237    -0.551    
                         clock uncertainty            0.107    -0.443    
    SLICE_X113Y72        FDRE (Hold_fdre_C_D)         0.105    -0.338    init_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.292ns (71.340%)  route 0.117ns (28.660%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.628    -0.551    cam_sysclk_OBUF
    SLICE_X113Y71        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y71        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  init_count_reg[4]/Q
                         net (fo=3, routed)           0.117    -0.292    init_count_reg[4]
    SLICE_X113Y71        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.141 r  init_count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.141    init_count_reg[4]_i_1_n_6
    SLICE_X113Y71        FDRE                                         r  init_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.898    -0.787    cam_sysclk_OBUF
    SLICE_X113Y71        FDRE                                         r  init_count_reg[5]/C
                         clock pessimism              0.236    -0.551    
                         clock uncertainty            0.107    -0.443    
    SLICE_X113Y71        FDRE (Hold_fdre_C_D)         0.105    -0.338    init_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 init_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.292ns (70.953%)  route 0.120ns (29.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.628    -0.551    cam_sysclk_OBUF
    SLICE_X113Y72        FDRE                                         r  init_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  init_count_reg[8]/Q
                         net (fo=3, routed)           0.120    -0.290    init_count_reg[8]
    SLICE_X113Y72        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.139 r  init_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.139    init_count_reg[8]_i_1_n_6
    SLICE_X113Y72        FDRE                                         r  init_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.897    -0.788    cam_sysclk_OBUF
    SLICE_X113Y72        FDRE                                         r  init_count_reg[9]/C
                         clock pessimism              0.237    -0.551    
                         clock uncertainty            0.107    -0.443    
    SLICE_X113Y72        FDRE (Hold_fdre_C_D)         0.105    -0.338    init_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.629    -0.550    cam_sysclk_OBUF
    SLICE_X113Y70        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.409 f  init_count_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.252    init_count_reg_n_0_[0]
    SLICE_X113Y70        LUT1 (Prop_lut1_I0_O)        0.045    -0.207 r  init_count[0]_i_8/O
                         net (fo=1, routed)           0.000    -0.207    init_count[0]_i_8_n_0
    SLICE_X113Y70        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.137 r  init_count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.137    init_count_reg[0]_i_2_n_7
    SLICE_X113Y70        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.899    -0.786    cam_sysclk_OBUF
    SLICE_X113Y70        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.236    -0.550    
                         clock uncertainty            0.107    -0.442    
    SLICE_X113Y70        FDRE (Hold_fdre_C_D)         0.105    -0.337    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.251ns (60.411%)  route 0.164ns (39.589%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.629    -0.550    cam_sysclk_OBUF
    SLICE_X113Y70        FDRE                                         r  init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  init_count_reg[1]/Q
                         net (fo=1, routed)           0.164    -0.244    init_count_reg_n_0_[1]
    SLICE_X113Y70        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.134 r  init_count_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.134    init_count_reg[0]_i_2_n_6
    SLICE_X113Y70        FDRE                                         r  init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.899    -0.786    cam_sysclk_OBUF
    SLICE_X113Y70        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.236    -0.550    
                         clock uncertainty            0.107    -0.442    
    SLICE_X113Y70        FDRE (Hold_fdre_C_D)         0.105    -0.337    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.203    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_wiz_0
  To Clock:  clk_25MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       28.699ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.699ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.756ns  (logic 1.116ns (10.375%)  route 9.640ns (89.625%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 38.613 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.779    -0.833    vga/CLK
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  vga/vcounter_reg[6]/Q
                         net (fo=10, routed)          1.047     0.733    vga/vcount[6]
    SLICE_X94Y84         LUT2 (Prop_lut2_I1_O)        0.146     0.879 f  vga/blank_i_4/O
                         net (fo=1, routed)           0.596     1.475    vga/blank_i_4_n_0
    SLICE_X94Y86         LUT6 (Prop_lut6_I5_O)        0.328     1.803 f  vga/blank_i_1/O
                         net (fo=7, routed)           0.949     2.751    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X91Y89         LUT4 (Prop_lut4_I0_O)        0.124     2.875 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          7.049     9.924    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/pwropt
    RAMB36_X2Y23         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.686    38.613    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y23         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.089    
                         clock uncertainty           -0.106    38.983    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.623    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.623    
                         arrival time                          -9.924    
  -------------------------------------------------------------------
                         slack                                 28.699    

Slack (MET) :             29.032ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.486ns  (logic 1.116ns (10.643%)  route 9.370ns (89.357%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.779    -0.833    vga/CLK
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  vga/vcounter_reg[6]/Q
                         net (fo=10, routed)          1.047     0.733    vga/vcount[6]
    SLICE_X94Y84         LUT2 (Prop_lut2_I1_O)        0.146     0.879 f  vga/blank_i_4/O
                         net (fo=1, routed)           0.596     1.475    vga/blank_i_4_n_0
    SLICE_X94Y86         LUT6 (Prop_lut6_I5_O)        0.328     1.803 f  vga/blank_i_1/O
                         net (fo=7, routed)           0.949     2.751    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X91Y89         LUT4 (Prop_lut4_I0_O)        0.124     2.875 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          6.778     9.653    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/pwropt
    RAMB36_X3Y21         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.749    38.676    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y21         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.152    
                         clock uncertainty           -0.106    39.046    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.686    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.686    
                         arrival time                          -9.653    
  -------------------------------------------------------------------
                         slack                                 29.032    

Slack (MET) :             29.217ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.227ns  (logic 1.116ns (10.912%)  route 9.111ns (89.088%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 38.602 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.779    -0.833    vga/CLK
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  vga/vcounter_reg[6]/Q
                         net (fo=10, routed)          1.047     0.733    vga/vcount[6]
    SLICE_X94Y84         LUT2 (Prop_lut2_I1_O)        0.146     0.879 f  vga/blank_i_4/O
                         net (fo=1, routed)           0.596     1.475    vga/blank_i_4_n_0
    SLICE_X94Y86         LUT6 (Prop_lut6_I5_O)        0.328     1.803 f  vga/blank_i_1/O
                         net (fo=7, routed)           0.949     2.751    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X91Y89         LUT4 (Prop_lut4_I0_O)        0.124     2.875 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          6.519     9.394    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/pwropt
    RAMB36_X2Y25         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.675    38.602    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y25         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.078    
                         clock uncertainty           -0.106    38.972    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.612    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.612    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                 29.217    

Slack (MET) :             29.229ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.287ns  (logic 1.116ns (10.849%)  route 9.171ns (89.151%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.779    -0.833    vga/CLK
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  vga/vcounter_reg[6]/Q
                         net (fo=10, routed)          1.047     0.733    vga/vcount[6]
    SLICE_X94Y84         LUT2 (Prop_lut2_I1_O)        0.146     0.879 f  vga/blank_i_4/O
                         net (fo=1, routed)           0.596     1.475    vga/blank_i_4_n_0
    SLICE_X94Y86         LUT6 (Prop_lut6_I5_O)        0.328     1.803 f  vga/blank_i_1/O
                         net (fo=7, routed)           0.949     2.751    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X91Y89         LUT4 (Prop_lut4_I0_O)        0.124     2.875 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          6.579     9.454    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/pwropt
    RAMB36_X3Y22         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.747    38.674    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y22         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.150    
                         clock uncertainty           -0.106    39.044    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.684    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.684    
                         arrival time                          -9.454    
  -------------------------------------------------------------------
                         slack                                 29.229    

Slack (MET) :             29.737ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.770ns  (logic 1.116ns (11.423%)  route 8.654ns (88.577%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 38.665 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.779    -0.833    vga/CLK
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  vga/vcounter_reg[6]/Q
                         net (fo=10, routed)          1.047     0.733    vga/vcount[6]
    SLICE_X94Y84         LUT2 (Prop_lut2_I1_O)        0.146     0.879 f  vga/blank_i_4/O
                         net (fo=1, routed)           0.596     1.475    vga/blank_i_4_n_0
    SLICE_X94Y86         LUT6 (Prop_lut6_I5_O)        0.328     1.803 f  vga/blank_i_1/O
                         net (fo=7, routed)           0.949     2.751    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X91Y89         LUT4 (Prop_lut4_I0_O)        0.124     2.875 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          6.062     8.937    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/pwropt
    RAMB36_X3Y24         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.738    38.665    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y24         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.141    
                         clock uncertainty           -0.106    39.035    
    RAMB36_X3Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.675    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.675    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                 29.737    

Slack (MET) :             30.121ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.386ns  (logic 1.116ns (11.889%)  route 8.270ns (88.111%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 38.665 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.779    -0.833    vga/CLK
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  vga/vcounter_reg[6]/Q
                         net (fo=10, routed)          1.047     0.733    vga/vcount[6]
    SLICE_X94Y84         LUT2 (Prop_lut2_I1_O)        0.146     0.879 f  vga/blank_i_4/O
                         net (fo=1, routed)           0.596     1.475    vga/blank_i_4_n_0
    SLICE_X94Y86         LUT6 (Prop_lut6_I5_O)        0.328     1.803 f  vga/blank_i_1/O
                         net (fo=7, routed)           0.949     2.751    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X91Y89         LUT4 (Prop_lut4_I0_O)        0.124     2.875 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          5.679     8.554    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/pwropt
    RAMB36_X3Y26         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.738    38.665    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y26         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.141    
                         clock uncertainty           -0.106    39.035    
    RAMB36_X3Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.675    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.675    
                         arrival time                          -8.554    
  -------------------------------------------------------------------
                         slack                                 30.121    

Slack (MET) :             30.289ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.229ns  (logic 1.116ns (12.092%)  route 8.113ns (87.908%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.779    -0.833    vga/CLK
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  vga/vcounter_reg[6]/Q
                         net (fo=10, routed)          1.047     0.733    vga/vcount[6]
    SLICE_X94Y84         LUT2 (Prop_lut2_I1_O)        0.146     0.879 f  vga/blank_i_4/O
                         net (fo=1, routed)           0.596     1.475    vga/blank_i_4_n_0
    SLICE_X94Y86         LUT6 (Prop_lut6_I5_O)        0.328     1.803 f  vga/blank_i_1/O
                         net (fo=7, routed)           0.949     2.751    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X91Y89         LUT4 (Prop_lut4_I0_O)        0.124     2.875 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          5.522     8.397    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/pwropt
    RAMB36_X3Y29         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.749    38.676    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y29         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.152    
                         clock uncertainty           -0.106    39.046    
    RAMB36_X3Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.686    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.686    
                         arrival time                          -8.397    
  -------------------------------------------------------------------
                         slack                                 30.289    

Slack (MET) :             30.511ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.002ns  (logic 1.116ns (12.397%)  route 7.886ns (87.603%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.779    -0.833    vga/CLK
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  vga/vcounter_reg[6]/Q
                         net (fo=10, routed)          1.047     0.733    vga/vcount[6]
    SLICE_X94Y84         LUT2 (Prop_lut2_I1_O)        0.146     0.879 f  vga/blank_i_4/O
                         net (fo=1, routed)           0.596     1.475    vga/blank_i_4_n_0
    SLICE_X94Y86         LUT6 (Prop_lut6_I5_O)        0.328     1.803 f  vga/blank_i_1/O
                         net (fo=7, routed)           0.949     2.751    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X91Y89         LUT4 (Prop_lut4_I0_O)        0.124     2.875 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          5.294     8.169    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/pwropt
    RAMB36_X3Y27         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.744    38.671    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y27         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.147    
                         clock uncertainty           -0.106    39.041    
    RAMB36_X3Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.681    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.681    
                         arrival time                          -8.169    
  -------------------------------------------------------------------
                         slack                                 30.511    

Slack (MET) :             30.834ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.628ns  (logic 1.116ns (12.935%)  route 7.512ns (87.065%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 38.620 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.779    -0.833    vga/CLK
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  vga/vcounter_reg[6]/Q
                         net (fo=10, routed)          1.047     0.733    vga/vcount[6]
    SLICE_X94Y84         LUT2 (Prop_lut2_I1_O)        0.146     0.879 f  vga/blank_i_4/O
                         net (fo=1, routed)           0.596     1.475    vga/blank_i_4_n_0
    SLICE_X94Y86         LUT6 (Prop_lut6_I5_O)        0.328     1.803 f  vga/blank_i_1/O
                         net (fo=7, routed)           1.157     2.959    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X91Y88         LUT4 (Prop_lut4_I0_O)        0.124     3.083 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_1/O
                         net (fo=16, routed)          4.712     7.795    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt
    RAMB36_X2Y20         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.693    38.620    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y20         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.096    
                         clock uncertainty           -0.106    38.990    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.630    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.630    
                         arrival time                          -7.795    
  -------------------------------------------------------------------
                         slack                                 30.834    

Slack (MET) :             31.189ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.398ns  (logic 1.116ns (13.288%)  route 7.282ns (86.712%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 38.745 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.779    -0.833    vga/CLK
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  vga/vcounter_reg[6]/Q
                         net (fo=10, routed)          1.047     0.733    vga/vcount[6]
    SLICE_X94Y84         LUT2 (Prop_lut2_I1_O)        0.146     0.879 f  vga/blank_i_4/O
                         net (fo=1, routed)           0.596     1.475    vga/blank_i_4_n_0
    SLICE_X94Y86         LUT6 (Prop_lut6_I5_O)        0.328     1.803 f  vga/blank_i_1/O
                         net (fo=7, routed)           0.949     2.751    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X91Y89         LUT4 (Prop_lut4_I0_O)        0.124     2.875 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          4.691     7.566    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/pwropt
    RAMB36_X4Y29         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.818    38.745    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y29         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.221    
                         clock uncertainty           -0.106    39.115    
    RAMB36_X4Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.755    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.755    
                         arrival time                          -7.566    
  -------------------------------------------------------------------
                         slack                                 31.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.577    -0.602    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X67Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.344    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X67Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.845    -0.840    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X67Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.238    -0.602    
                         clock uncertainty            0.106    -0.495    
    SLICE_X67Y86         FDRE (Hold_fdre_C_D)         0.070    -0.425    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.577    -0.602    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X67Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.344    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X67Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.845    -0.840    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X67Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.238    -0.602    
                         clock uncertainty            0.106    -0.495    
    SLICE_X67Y86         FDRE (Hold_fdre_C_D)         0.066    -0.429    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.009%)  route 0.218ns (53.991%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.604    -0.575    vga/CLK
    SLICE_X93Y85         FDRE                                         r  vga/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  vga/hcounter_reg[6]/Q
                         net (fo=9, routed)           0.218    -0.215    vga/hcount[6]
    SLICE_X94Y85         LUT4 (Prop_lut4_I1_O)        0.045    -0.170 r  vga/p_1_out_i_4/O
                         net (fo=2, routed)           0.000    -0.170    vga/D[8]
    SLICE_X94Y85         FDRE                                         r  vga/hcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.874    -0.811    vga/CLK
    SLICE_X94Y85         FDRE                                         r  vga/hcounter_reg[8]/C
                         clock pessimism              0.272    -0.539    
                         clock uncertainty            0.106    -0.432    
    SLICE_X94Y85         FDRE (Hold_fdre_C_D)         0.121    -0.311    vga/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.606    -0.573    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X93Y88         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.176    -0.255    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X93Y88         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.876    -0.809    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X93Y88         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.236    -0.573    
                         clock uncertainty            0.106    -0.466    
    SLICE_X93Y88         FDRE (Hold_fdre_C_D)         0.070    -0.396    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.787%)  route 0.172ns (45.213%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.604    -0.575    vga/CLK
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  vga/vcounter_reg[7]/Q
                         net (fo=9, routed)           0.172    -0.238    vga/vcount[7]
    SLICE_X94Y83         LUT3 (Prop_lut3_I2_O)        0.045    -0.193 r  vga/p_0_out_i_6/O
                         net (fo=2, routed)           0.000    -0.193    vga/vcounter_reg[10]_1[7]
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.872    -0.813    vga/CLK
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[7]/C
                         clock pessimism              0.238    -0.575    
                         clock uncertainty            0.106    -0.468    
    SLICE_X94Y83         FDRE (Hold_fdre_C_D)         0.121    -0.347    vga/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.383%)  route 0.192ns (57.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.606    -0.573    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X91Y89         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=7, routed)           0.192    -0.240    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X90Y88         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.876    -0.809    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X90Y88         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.106    -0.450    
    SLICE_X90Y88         FDRE (Hold_fdre_C_D)         0.052    -0.398    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.302%)  route 0.198ns (54.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.577    -0.602    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.198    -0.240    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X66Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.845    -0.840    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.238    -0.602    
                         clock uncertainty            0.106    -0.495    
    SLICE_X66Y86         FDRE (Hold_fdre_C_D)         0.059    -0.436    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.249%)  route 0.243ns (59.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.606    -0.573    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X90Y88         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=7, routed)           0.243    -0.165    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X91Y88         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.876    -0.809    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X91Y88         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.249    -0.560    
                         clock uncertainty            0.106    -0.453    
    SLICE_X91Y88         FDRE (Hold_fdre_C_D)         0.066    -0.387    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.209ns (47.619%)  route 0.230ns (52.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.605    -0.574    vga/CLK
    SLICE_X94Y85         FDRE                                         r  vga/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  vga/hcounter_reg[8]/Q
                         net (fo=8, routed)           0.107    -0.303    vga/hcount[8]
    SLICE_X95Y85         LUT6 (Prop_lut6_I0_O)        0.045    -0.258 r  vga/p_1_out_i_2/O
                         net (fo=2, routed)           0.123    -0.135    vga/D[10]
    SLICE_X95Y85         FDRE                                         r  vga/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.874    -0.811    vga/CLK
    SLICE_X95Y85         FDRE                                         r  vga/hcounter_reg[10]/C
                         clock pessimism              0.250    -0.561    
                         clock uncertainty            0.106    -0.454    
    SLICE_X95Y85         FDRE (Hold_fdre_C_D)         0.070    -0.384    vga/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.226ns (46.757%)  route 0.257ns (53.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.603    -0.576    vga/CLK
    SLICE_X97Y82         FDRE                                         r  vga/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.448 r  vga/hcounter_reg[5]/Q
                         net (fo=6, routed)           0.129    -0.319    vga/hcount[5]
    SLICE_X97Y82         LUT6 (Prop_lut6_I5_O)        0.098    -0.221 r  vga/p_1_out_i_7/O
                         net (fo=2, routed)           0.129    -0.092    vga/D[5]
    SLICE_X97Y82         FDRE                                         r  vga/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.871    -0.814    vga/CLK
    SLICE_X97Y82         FDRE                                         r  vga/hcounter_reg[5]/C
                         clock pessimism              0.238    -0.576    
                         clock uncertainty            0.106    -0.469    
    SLICE_X97Y82         FDRE (Hold_fdre_C_D)         0.071    -0.398    vga/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.306    





---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0
  To Clock:  clk_5MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      177.790ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             177.790ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.476ns  (logic 7.767ns (36.166%)  route 13.709ns (63.834%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.228     0.892    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X10Y21         LUT1 (Prop_lut1_I0_O)        0.124     1.016 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     1.016    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.549 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.549    fifo_buffer/addra2_carry_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.666 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.666    fifo_buffer/addra2_carry__0_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.989 r  fifo_buffer/addra2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.527    fifo_buffer/A[13]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.745 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.747    fifo_buffer/addra1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.265 f  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.249    fifo_buffer/addra0_n_91
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.152     9.401 f  fifo_buffer/left_i_3/O
                         net (fo=54, routed)         10.223    19.624    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y34        LUT6 (Prop_lut6_I5_O)        0.326    19.950 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__15/O
                         net (fo=1, routed)           0.735    20.685    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y7          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.658   198.584    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y7          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.060    
                         clock uncertainty           -0.142   198.918    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.475    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.475    
                         arrival time                         -20.685    
  -------------------------------------------------------------------
                         slack                                177.790    

Slack (MET) :             177.796ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.467ns  (logic 7.767ns (36.182%)  route 13.700ns (63.818%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 198.580 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.228     0.892    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X10Y21         LUT1 (Prop_lut1_I0_O)        0.124     1.016 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     1.016    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.549 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.549    fifo_buffer/addra2_carry_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.666 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.666    fifo_buffer/addra2_carry__0_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.989 r  fifo_buffer/addra2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.527    fifo_buffer/A[13]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.745 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.747    fifo_buffer/addra1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.265 r  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.249    fifo_buffer/addra0_n_91
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.152     9.401 r  fifo_buffer/left_i_3/O
                         net (fo=54, routed)         10.507    19.908    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y32        LUT6 (Prop_lut6_I2_O)        0.326    20.234 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__19/O
                         net (fo=1, routed)           0.441    20.675    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y6          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.654   198.580    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y6          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.056    
                         clock uncertainty           -0.142   198.914    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.471    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.471    
                         arrival time                         -20.675    
  -------------------------------------------------------------------
                         slack                                177.796    

Slack (MET) :             178.306ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.946ns  (logic 7.767ns (37.082%)  route 13.179ns (62.918%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.228     0.892    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X10Y21         LUT1 (Prop_lut1_I0_O)        0.124     1.016 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     1.016    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.549 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.549    fifo_buffer/addra2_carry_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.666 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.666    fifo_buffer/addra2_carry__0_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.989 r  fifo_buffer/addra2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.527    fifo_buffer/A[13]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.745 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.747    fifo_buffer/addra1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.265 f  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.249    fifo_buffer/addra0_n_91
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.152     9.401 f  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          9.777    19.178    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y22        LUT6 (Prop_lut6_I1_O)        0.326    19.504 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__16/O
                         net (fo=1, routed)           0.651    20.154    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y4          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.643   198.569    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y4          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.045    
                         clock uncertainty           -0.142   198.903    
    RAMB36_X5Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.460    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.460    
                         arrival time                         -20.154    
  -------------------------------------------------------------------
                         slack                                178.306    

Slack (MET) :             178.492ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.766ns  (logic 7.767ns (37.403%)  route 12.999ns (62.597%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.228     0.892    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X10Y21         LUT1 (Prop_lut1_I0_O)        0.124     1.016 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     1.016    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.549 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.549    fifo_buffer/addra2_carry_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.666 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.666    fifo_buffer/addra2_carry__0_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.989 r  fifo_buffer/addra2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.527    fifo_buffer/A[13]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.745 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.747    fifo_buffer/addra1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.265 f  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.249    fifo_buffer/addra0_n_91
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.152     9.401 f  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          9.806    19.207    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y27        LUT6 (Prop_lut6_I1_O)        0.326    19.533 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__17/O
                         net (fo=1, routed)           0.441    19.974    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y5          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.649   198.575    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y5          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.051    
                         clock uncertainty           -0.142   198.909    
    RAMB36_X5Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.466    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.466    
                         arrival time                         -19.974    
  -------------------------------------------------------------------
                         slack                                178.492    

Slack (MET) :             179.115ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.153ns  (logic 7.537ns (37.399%)  route 12.616ns (62.601%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.228     0.892    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X10Y21         LUT1 (Prop_lut1_I0_O)        0.124     1.016 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     1.016    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.549 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.549    fifo_buffer/addra2_carry_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.666 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.666    fifo_buffer/addra2_carry__0_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.989 r  fifo_buffer/addra2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.527    fifo_buffer/A[13]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.745 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.747    fifo_buffer/addra1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     8.265 f  fifo_buffer/addra0/P[12]
                         net (fo=1, routed)           0.995     9.261    fifo_buffer/addra0_n_93
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.124     9.385 f  fifo_buffer/left_i_5/O
                         net (fo=54, routed)          9.065    18.450    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y7         LUT6 (Prop_lut6_I0_O)        0.124    18.574 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__21/O
                         net (fo=1, routed)           0.788    19.361    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y0          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.660   198.586    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y0          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.062    
                         clock uncertainty           -0.142   198.920    
    RAMB36_X5Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.477    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.477    
                         arrival time                         -19.361    
  -------------------------------------------------------------------
                         slack                                179.115    

Slack (MET) :             179.285ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.973ns  (logic 7.767ns (38.888%)  route 12.206ns (61.112%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.228     0.892    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X10Y21         LUT1 (Prop_lut1_I0_O)        0.124     1.016 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     1.016    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.549 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.549    fifo_buffer/addra2_carry_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.666 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.666    fifo_buffer/addra2_carry__0_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.989 r  fifo_buffer/addra2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.527    fifo_buffer/A[13]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.745 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.747    fifo_buffer/addra1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.265 f  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.249    fifo_buffer/addra0_n_91
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.152     9.401 f  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          9.013    18.414    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y17        LUT6 (Prop_lut6_I0_O)        0.326    18.740 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__18/O
                         net (fo=1, routed)           0.441    19.181    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y3          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.649   198.575    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y3          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.051    
                         clock uncertainty           -0.142   198.909    
    RAMB36_X5Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.466    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.466    
                         arrival time                         -19.181    
  -------------------------------------------------------------------
                         slack                                179.285    

Slack (MET) :             179.469ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.798ns  (logic 7.537ns (38.070%)  route 12.261ns (61.930%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.228     0.892    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X10Y21         LUT1 (Prop_lut1_I0_O)        0.124     1.016 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     1.016    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.549 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.549    fifo_buffer/addra2_carry_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.666 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.666    fifo_buffer/addra2_carry__0_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.989 r  fifo_buffer/addra2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.527    fifo_buffer/A[13]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.745 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.747    fifo_buffer/addra1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     8.265 r  fifo_buffer/addra0/P[12]
                         net (fo=1, routed)           0.995     9.261    fifo_buffer/addra0_n_93
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.124     9.385 r  fifo_buffer/left_i_5/O
                         net (fo=54, routed)          9.058    18.443    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addra[12]
    SLICE_X106Y7         LUT6 (Prop_lut6_I3_O)        0.124    18.567 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.439    19.006    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/ena_array[23]
    RAMB36_X5Y1          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.658   198.584    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y1          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.060    
                         clock uncertainty           -0.142   198.918    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.475    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.475    
                         arrival time                         -19.006    
  -------------------------------------------------------------------
                         slack                                179.469    

Slack (MET) :             179.561ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.702ns  (logic 7.767ns (39.422%)  route 11.935ns (60.578%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.228     0.892    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X10Y21         LUT1 (Prop_lut1_I0_O)        0.124     1.016 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     1.016    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.549 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.549    fifo_buffer/addra2_carry_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.666 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.666    fifo_buffer/addra2_carry__0_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.989 r  fifo_buffer/addra2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.527    fifo_buffer/A[13]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.745 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.747    fifo_buffer/addra1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.265 r  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.249    fifo_buffer/addra0_n_91
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.152     9.401 r  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          8.743    18.143    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y12        LUT6 (Prop_lut6_I5_O)        0.326    18.469 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__20/O
                         net (fo=1, routed)           0.441    18.911    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y2          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.655   198.581    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y2          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.057    
                         clock uncertainty           -0.142   198.915    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.472    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.472    
                         arrival time                         -18.911    
  -------------------------------------------------------------------
                         slack                                179.561    

Slack (MET) :             180.195ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.064ns  (logic 7.767ns (40.741%)  route 11.297ns (59.259%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 198.577 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.228     0.892    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X10Y21         LUT1 (Prop_lut1_I0_O)        0.124     1.016 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     1.016    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.549 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.549    fifo_buffer/addra2_carry_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.666 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.666    fifo_buffer/addra2_carry__0_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.989 r  fifo_buffer/addra2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.527    fifo_buffer/A[13]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.745 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.747    fifo_buffer/addra1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.265 r  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.249    fifo_buffer/addra0_n_91
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.152     9.401 r  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          8.203    17.604    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X90Y12         LUT6 (Prop_lut6_I5_O)        0.326    17.930 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__13/O
                         net (fo=1, routed)           0.343    18.273    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y2          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.651   198.577    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y2          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.053    
                         clock uncertainty           -0.142   198.911    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.468    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.468    
                         arrival time                         -18.273    
  -------------------------------------------------------------------
                         slack                                180.195    

Slack (MET) :             180.343ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.910ns  (logic 7.767ns (41.073%)  route 11.143ns (58.927%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 198.571 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.228     0.892    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X10Y21         LUT1 (Prop_lut1_I0_O)        0.124     1.016 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     1.016    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.549 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.549    fifo_buffer/addra2_carry_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.666 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.666    fifo_buffer/addra2_carry__0_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.989 r  fifo_buffer/addra2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.527    fifo_buffer/A[13]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.745 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.747    fifo_buffer/addra1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.265 f  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.249    fifo_buffer/addra0_n_91
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.152     9.401 f  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          7.886    17.287    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X92Y16         LUT6 (Prop_lut6_I0_O)        0.326    17.613 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__10/O
                         net (fo=1, routed)           0.506    18.119    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y3          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.645   198.571    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y3          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.047    
                         clock uncertainty           -0.142   198.905    
    RAMB36_X4Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.462    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.462    
                         arrival time                         -18.119    
  -------------------------------------------------------------------
                         slack                                180.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.468%)  route 0.142ns (40.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.614    -0.565    fifo_buffer/clk_5MHz
    SLICE_X4Y20          FDRE                                         r  fifo_buffer/pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  fifo_buffer/pixel_reg[4]/Q
                         net (fo=6, routed)           0.142    -0.258    fifo_buffer/pixel[4]
    SLICE_X4Y21          LUT6 (Prop_lut6_I5_O)        0.045    -0.213 r  fifo_buffer/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    fifo_buffer/pixel[5]_i_1_n_0
    SLICE_X4Y21          FDRE                                         r  fifo_buffer/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.880    -0.805    fifo_buffer/clk_5MHz
    SLICE_X4Y21          FDRE                                         r  fifo_buffer/pixel_reg[5]/C
                         clock pessimism              0.253    -0.552    
                         clock uncertainty            0.142    -0.410    
    SLICE_X4Y21          FDRE (Hold_fdre_C_D)         0.121    -0.289    fifo_buffer/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.762%)  route 0.153ns (42.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X4Y21          FDRE                                         r  fifo_buffer/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  fifo_buffer/pixel_reg[5]/Q
                         net (fo=11, routed)          0.153    -0.249    fifo_buffer/pixel[5]
    SLICE_X5Y19          LUT3 (Prop_lut3_I0_O)        0.045    -0.204 r  fifo_buffer/pixel[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    fifo_buffer/pixel[6]_i_1_n_0
    SLICE_X5Y19          FDRE                                         r  fifo_buffer/pixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.882    -0.803    fifo_buffer/clk_5MHz
    SLICE_X5Y19          FDRE                                         r  fifo_buffer/pixel_reg[6]/C
                         clock pessimism              0.253    -0.550    
                         clock uncertainty            0.142    -0.408    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)         0.091    -0.317    fifo_buffer/pixel_reg[6]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 fifo_buffer/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/fifo_rrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.227ns (65.332%)  route 0.120ns (34.668%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X1Y22          FDRE                                         r  fifo_buffer/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  fifo_buffer/image_sel_reg/Q
                         net (fo=14, routed)          0.120    -0.317    fifo_buffer/image_sel
    SLICE_X1Y22          LUT6 (Prop_lut6_I0_O)        0.099    -0.218 r  fifo_buffer/fifo_rrst_i_1/O
                         net (fo=1, routed)           0.000    -0.218    fifo_buffer/fifo_rrst_i_1_n_0
    SLICE_X1Y22          FDRE                                         r  fifo_buffer/fifo_rrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.880    -0.805    fifo_buffer/clk_5MHz
    SLICE_X1Y22          FDRE                                         r  fifo_buffer/fifo_rrst_reg/C
                         clock pessimism              0.239    -0.566    
                         clock uncertainty            0.142    -0.424    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.091    -0.333    fifo_buffer/fifo_rrst_reg
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.615    -0.564    fifo_buffer/clk_5MHz
    SLICE_X4Y19          FDRE                                         r  fifo_buffer/pixel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  fifo_buffer/pixel_reg[7]/Q
                         net (fo=8, routed)           0.186    -0.213    fifo_buffer/pixel[7]
    SLICE_X4Y19          LUT4 (Prop_lut4_I3_O)        0.043    -0.170 r  fifo_buffer/pixel[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    fifo_buffer/pixel[7]_i_1_n_0
    SLICE_X4Y19          FDRE                                         r  fifo_buffer/pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.882    -0.803    fifo_buffer/clk_5MHz
    SLICE_X4Y19          FDRE                                         r  fifo_buffer/pixel_reg[7]/C
                         clock pessimism              0.239    -0.564    
                         clock uncertainty            0.142    -0.422    
    SLICE_X4Y19          FDRE (Hold_fdre_C_D)         0.133    -0.289    fifo_buffer/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.615    -0.564    fifo_buffer/clk_5MHz
    SLICE_X4Y19          FDRE                                         r  fifo_buffer/pixel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  fifo_buffer/pixel_reg[7]/Q
                         net (fo=8, routed)           0.186    -0.213    fifo_buffer/pixel[7]
    SLICE_X4Y19          LUT5 (Prop_lut5_I3_O)        0.043    -0.170 r  fifo_buffer/pixel[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.170    fifo_buffer/pixel[8]_i_3_n_0
    SLICE_X4Y19          FDRE                                         r  fifo_buffer/pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.882    -0.803    fifo_buffer/clk_5MHz
    SLICE_X4Y19          FDRE                                         r  fifo_buffer/pixel_reg[8]/C
                         clock pessimism              0.239    -0.564    
                         clock uncertainty            0.142    -0.422    
    SLICE_X4Y19          FDRE (Hold_fdre_C_D)         0.133    -0.289    fifo_buffer/pixel_reg[8]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fifo_buffer/fifo_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/fifo_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X2Y27          FDRE                                         r  fifo_buffer/fifo_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  fifo_buffer/fifo_oe_reg/Q
                         net (fo=3, routed)           0.174    -0.227    fifo_buffer/fifo_oe
    SLICE_X2Y27          LUT5 (Prop_lut5_I4_O)        0.045    -0.182 r  fifo_buffer/fifo_oe_i_1/O
                         net (fo=1, routed)           0.000    -0.182    fifo_buffer/fifo_oe_i_1_n_0
    SLICE_X2Y27          FDRE                                         r  fifo_buffer/fifo_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.880    -0.805    fifo_buffer/clk_5MHz
    SLICE_X2Y27          FDRE                                         r  fifo_buffer/fifo_oe_reg/C
                         clock pessimism              0.239    -0.566    
                         clock uncertainty            0.142    -0.424    
    SLICE_X2Y27          FDRE (Hold_fdre_C_D)         0.120    -0.304    fifo_buffer/fifo_oe_reg
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/num_lines_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  fifo_buffer/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.120    -0.304    fifo_buffer/num_lines_reg_n_0_[8]
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.196 r  fifo_buffer/num_lines0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.196    fifo_buffer/num_lines0[8]
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.880    -0.805    fifo_buffer/clk_5MHz
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
                         clock pessimism              0.239    -0.566    
                         clock uncertainty            0.142    -0.424    
    SLICE_X5Y21          FDRE (Hold_fdre_C_D)         0.105    -0.319    fifo_buffer/num_lines_reg[8]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 fifo_buffer/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/wen_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.227ns (53.934%)  route 0.194ns (46.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X1Y22          FDRE                                         r  fifo_buffer/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  fifo_buffer/image_sel_reg/Q
                         net (fo=14, routed)          0.194    -0.244    fifo_buffer/image_sel
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.099    -0.145 r  fifo_buffer/wen_r_i_1/O
                         net (fo=1, routed)           0.000    -0.145    fifo_buffer/wen_r_i_1_n_0
    SLICE_X4Y22          FDRE                                         r  fifo_buffer/wen_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.879    -0.806    fifo_buffer/clk_5MHz
    SLICE_X4Y22          FDRE                                         r  fifo_buffer/wen_r_reg/C
                         clock pessimism              0.273    -0.533    
                         clock uncertainty            0.142    -0.391    
    SLICE_X4Y22          FDRE (Hold_fdre_C_D)         0.120    -0.271    fifo_buffer/wen_r_reg
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 fifo_buffer/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.183ns (48.438%)  route 0.195ns (51.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.610    -0.569    fifo_buffer/clk_5MHz
    SLICE_X5Y24          FDRE                                         r  fifo_buffer/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  fifo_buffer/state_reg[0]/Q
                         net (fo=14, routed)          0.195    -0.233    fifo_buffer/state[0]
    SLICE_X5Y24          LUT5 (Prop_lut5_I0_O)        0.042    -0.191 r  fifo_buffer/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    fifo_buffer/next_state[1]
    SLICE_X5Y24          FDRE                                         r  fifo_buffer/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.876    -0.809    fifo_buffer/clk_5MHz
    SLICE_X5Y24          FDRE                                         r  fifo_buffer/state_reg[1]/C
                         clock pessimism              0.240    -0.569    
                         clock uncertainty            0.142    -0.427    
    SLICE_X5Y24          FDRE (Hold_fdre_C_D)         0.107    -0.320    fifo_buffer/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 fifo_buffer/num_lines_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/num_lines_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.667%)  route 0.130ns (34.333%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.614    -0.565    fifo_buffer/clk_5MHz
    SLICE_X5Y20          FDRE                                         r  fifo_buffer/num_lines_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  fifo_buffer/num_lines_reg[4]/Q
                         net (fo=6, routed)           0.130    -0.293    fifo_buffer/num_lines_reg_n_0_[4]
    SLICE_X5Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.185 r  fifo_buffer/num_lines0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.185    fifo_buffer/num_lines0[4]
    SLICE_X5Y20          FDRE                                         r  fifo_buffer/num_lines_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.881    -0.804    fifo_buffer/clk_5MHz
    SLICE_X5Y20          FDRE                                         r  fifo_buffer/num_lines_reg[4]/C
                         clock pessimism              0.239    -0.565    
                         clock uncertainty            0.142    -0.423    
    SLICE_X5Y20          FDRE (Hold_fdre_C_D)         0.105    -0.318    fifo_buffer/num_lines_reg[4]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.132    





---------------------------------------------------------------------------------------------------
From Clock:  clk_200MHz_clk_wiz_0_1
  To Clock:  clk_200MHz_clk_wiz_0

Setup :        10611  Failing Endpoints,  Worst Slack      -24.911ns,  Total Violation  -119762.444ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -24.911ns  (required time - arrival time)
  Source:                 disp/blockIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_vector_reg[14][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0 rise@10.000ns - clk_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.666ns  (logic 14.322ns (41.314%)  route 20.344ns (58.686%))
  Logic Levels:           83  (CARRY4=70 LUT2=1 LUT3=5 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.789    -0.823    disp/clk_200MHz
    SLICE_X101Y52        FDRE                                         r  disp/blockIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  disp/blockIndex_reg[1]/Q
                         net (fo=766, routed)         2.124     1.757    disp/blockIndex[1]
    SLICE_X101Y24        LUT6 (Prop_lut6_I2_O)        0.124     1.881 r  disp/SAD_vector[1][3]_i_34/O
                         net (fo=1, routed)           0.000     1.881    disp/SAD_vector[1][3]_i_34_n_0
    SLICE_X101Y24        MUXF7 (Prop_muxf7_I1_O)      0.217     2.098 r  disp/SAD_vector_reg[1][3]_i_18/O
                         net (fo=18, routed)          0.934     3.033    disp/SAD_vector_reg[1][3]_i_18_n_0
    SLICE_X101Y25        LUT5 (Prop_lut5_I2_O)        0.299     3.332 r  disp/SAD_vector[1][3]_i_9/O
                         net (fo=90, routed)          1.177     4.509    disp/SAD_vector[1][3]_i_9_n_0
    SLICE_X101Y22        LUT3 (Prop_lut3_I0_O)        0.124     4.633 r  disp/SAD_vector[1][5]_i_114/O
                         net (fo=16, routed)          0.966     5.598    disp/SAD_vector[1][5]_i_114_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.124 r  disp/SAD_vector_reg[1][1]_i_2725/CO[3]
                         net (fo=1, routed)           0.000     6.124    disp/SAD_vector_reg[1][1]_i_2725_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.238 r  disp/SAD_vector_reg[1][1]_i_2687/CO[3]
                         net (fo=1, routed)           0.000     6.238    disp/SAD_vector_reg[1][1]_i_2687_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.352 r  disp/SAD_vector_reg[1][1]_i_2641/CO[3]
                         net (fo=1, routed)           0.000     6.352    disp/SAD_vector_reg[1][1]_i_2641_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 r  disp/SAD_vector_reg[1][1]_i_2583/CO[3]
                         net (fo=1, routed)           0.000     6.466    disp/SAD_vector_reg[1][1]_i_2583_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.580 r  disp/SAD_vector_reg[1][1]_i_2519/CO[3]
                         net (fo=1, routed)           0.000     6.580    disp/SAD_vector_reg[1][1]_i_2519_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.694 r  disp/SAD_vector_reg[1][1]_i_2456/CO[3]
                         net (fo=1, routed)           0.000     6.694    disp/SAD_vector_reg[1][1]_i_2456_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  disp/SAD_vector_reg[1][1]_i_2394/CO[3]
                         net (fo=1, routed)           0.000     6.808    disp/SAD_vector_reg[1][1]_i_2394_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  disp/SAD_vector_reg[1][1]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     6.922    disp/SAD_vector_reg[1][1]_i_2332_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 r  disp/SAD_vector_reg[1][1]_i_2270/O[1]
                         net (fo=3, routed)           1.284     8.540    disp/SAD_vector_reg[1][1]_i_2270_n_6
    SLICE_X97Y24         LUT3 (Prop_lut3_I0_O)        0.303     8.843 r  disp/SAD_vector[1][1]_i_2191/O
                         net (fo=1, routed)           1.072     9.915    disp/SAD_vector[1][1]_i_2191_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.465 r  disp/SAD_vector_reg[1][1]_i_2115/CO[3]
                         net (fo=1, routed)           0.000    10.465    disp/SAD_vector_reg[1][1]_i_2115_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  disp/SAD_vector_reg[1][1]_i_2025/CO[3]
                         net (fo=1, routed)           0.000    10.582    disp/SAD_vector_reg[1][1]_i_2025_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  disp/SAD_vector_reg[1][1]_i_1929/CO[3]
                         net (fo=1, routed)           0.000    10.699    disp/SAD_vector_reg[1][1]_i_1929_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  disp/SAD_vector_reg[1][1]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    10.816    disp/SAD_vector_reg[1][1]_i_1833_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.933 r  disp/SAD_vector_reg[1][1]_i_1738/CO[3]
                         net (fo=1, routed)           0.000    10.933    disp/SAD_vector_reg[1][1]_i_1738_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.050 r  disp/SAD_vector_reg[1][1]_i_1643/CO[3]
                         net (fo=1, routed)           0.000    11.050    disp/SAD_vector_reg[1][1]_i_1643_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.167 r  disp/SAD_vector_reg[1][1]_i_1544/CO[3]
                         net (fo=1, routed)           0.000    11.167    disp/SAD_vector_reg[1][1]_i_1544_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.284 r  disp/SAD_vector_reg[1][1]_i_1436/CO[3]
                         net (fo=1, routed)           0.000    11.284    disp/SAD_vector_reg[1][1]_i_1436_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.401 r  disp/SAD_vector_reg[1][1]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    11.401    disp/SAD_vector_reg[1][1]_i_1322_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.518 r  disp/SAD_vector_reg[1][1]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    11.518    disp/SAD_vector_reg[1][1]_i_1198_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.635 r  disp/SAD_vector_reg[1][1]_i_1078/CO[3]
                         net (fo=1, routed)           0.000    11.635    disp/SAD_vector_reg[1][1]_i_1078_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.752 r  disp/SAD_vector_reg[1][1]_i_959/CO[3]
                         net (fo=1, routed)           0.000    11.752    disp/SAD_vector_reg[1][1]_i_959_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.869 r  disp/SAD_vector_reg[1][1]_i_840/CO[3]
                         net (fo=1, routed)           0.000    11.869    disp/SAD_vector_reg[1][1]_i_840_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.986 r  disp/SAD_vector_reg[1][1]_i_717/CO[3]
                         net (fo=1, routed)           0.000    11.986    disp/SAD_vector_reg[1][1]_i_717_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.103 r  disp/SAD_vector_reg[1][1]_i_580/CO[3]
                         net (fo=1, routed)           0.000    12.103    disp/SAD_vector_reg[1][1]_i_580_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  disp/SAD_vector_reg[1][1]_i_439/CO[3]
                         net (fo=1, routed)           0.000    12.220    disp/SAD_vector_reg[1][1]_i_439_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.337 r  disp/SAD_vector_reg[1][1]_i_310/CO[3]
                         net (fo=1, routed)           0.000    12.337    disp/SAD_vector_reg[1][1]_i_310_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.454 r  disp/SAD_vector_reg[1][1]_i_189/CO[3]
                         net (fo=1, routed)           0.001    12.455    disp/SAD_vector_reg[1][1]_i_189_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.572 r  disp/SAD_vector_reg[1][1]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.572    disp/SAD_vector_reg[1][1]_i_128_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.895 r  disp/SAD_vector_reg[1][5]_i_52/O[1]
                         net (fo=3, routed)           1.462    14.357    disp/SAD_vector_reg[1][5]_i_52_n_6
    SLICE_X86Y40         LUT3 (Prop_lut3_I1_O)        0.306    14.663 r  disp/SAD_vector[1][1]_i_47/O
                         net (fo=1, routed)           0.777    15.441    disp/SAD_vector[1][1]_i_47_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.826 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.826    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.940 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.940    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X91Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.054    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X91Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.168    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  disp/SAD_vector_reg[1][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.282    disp/SAD_vector_reg[1][17]_i_13_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.396 r  disp/SAD_vector_reg[1][21]_i_13/CO[3]
                         net (fo=1, routed)           0.001    16.396    disp/SAD_vector_reg[1][21]_i_13_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.709 r  disp/SAD_vector_reg[1][25]_i_13/O[3]
                         net (fo=3, routed)           1.134    17.843    disp/SAD_vector_reg[1][25]_i_13_n_4
    SLICE_X76Y47         LUT3 (Prop_lut3_I1_O)        0.306    18.149 r  disp/SAD_vector[1][25]_i_14/O
                         net (fo=2, routed)           0.588    18.737    disp/SAD_vector[1][25]_i_14_n_0
    SLICE_X78Y48         LUT5 (Prop_lut5_I1_O)        0.124    18.861 r  disp/SAD_vector[1][25]_i_5/O
                         net (fo=2, routed)           1.385    20.246    disp/SAD_vector[1][25]_i_5_n_0
    SLICE_X90Y48         LUT6 (Prop_lut6_I0_O)        0.124    20.370 r  disp/SAD_vector[1][25]_i_9/O
                         net (fo=1, routed)           0.000    20.370    disp/SAD_vector[1][25]_i_9_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.750 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.750    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.989 r  disp/SAD_vector_reg[1][29]_i_3/O[2]
                         net (fo=5, routed)           1.253    22.242    disp/SAD_vector_reg[1][29]_i_3_n_5
    SLICE_X80Y47         LUT2 (Prop_lut2_I1_O)        0.301    22.543 r  disp/SAD_vector[1][149]_i_504/O
                         net (fo=1, routed)           0.000    22.543    disp/SAD_vector[1][149]_i_504_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.075 r  disp/SAD_vector_reg[1][149]_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.075    disp/SAD_vector_reg[1][149]_i_486_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.297 r  disp/SAD_vector_reg[1][149]_i_472/O[0]
                         net (fo=3, routed)           0.854    24.151    disp/SAD_vector_reg[1][149]_i_472_n_7
    SLICE_X62Y48         LUT6 (Prop_lut6_I5_O)        0.299    24.450 r  disp/SAD_vector[1][149]_i_480/O
                         net (fo=1, routed)           0.774    25.224    disp/SAD_vector[1][149]_i_480_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.731 r  disp/SAD_vector_reg[1][149]_i_463/CO[3]
                         net (fo=1, routed)           0.000    25.731    disp/SAD_vector_reg[1][149]_i_463_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.845 r  disp/SAD_vector_reg[1][149]_i_449/CO[3]
                         net (fo=1, routed)           0.001    25.845    disp/SAD_vector_reg[1][149]_i_449_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.959 r  disp/SAD_vector_reg[1][149]_i_435/CO[3]
                         net (fo=1, routed)           0.000    25.959    disp/SAD_vector_reg[1][149]_i_435_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    26.073    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    26.187    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.301    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.415 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    26.415    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.529 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    26.529    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.643 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.643    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.757    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.871    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.000    26.985    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.099 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    27.099    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.213 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    27.213    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.327 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    27.327    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.441 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    27.441    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.555 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.555    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.669 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.669    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.783 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.783    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.897 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.897    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    28.011    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    28.125    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    28.239    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.353 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.353    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.467 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    28.467    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.581 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.581    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.695 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.009    28.704    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.818 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.818    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.932 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.932    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.046 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.611    29.657    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X62Y76         LUT3 (Prop_lut3_I0_O)        0.124    29.781 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.170    31.951    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X80Y37         LUT5 (Prop_lut5_I3_O)        0.124    32.075 r  disp/SAD_vector[1][10]_i_1/O
                         net (fo=20, routed)          1.769    33.844    disp/SAD_vector[1][10]_i_1_n_0
    SLICE_X107Y38        FDRE                                         r  disp/SAD_vector_reg[14][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.694     8.621    disp/clk_200MHz
    SLICE_X107Y38        FDRE                                         r  disp/SAD_vector_reg[14][10]/C
                         clock pessimism              0.462     9.083    
                         clock uncertainty           -0.084     8.999    
    SLICE_X107Y38        FDRE (Setup_fdre_C_D)       -0.067     8.932    disp/SAD_vector_reg[14][10]
  -------------------------------------------------------------------
                         required time                          8.932    
                         arrival time                         -33.844    
  -------------------------------------------------------------------
                         slack                                -24.911    

Slack (VIOLATED) :        -24.882ns  (required time - arrival time)
  Source:                 disp/blockIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_vector_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0 rise@10.000ns - clk_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.676ns  (logic 14.322ns (41.303%)  route 20.354ns (58.697%))
  Logic Levels:           83  (CARRY4=70 LUT2=1 LUT3=5 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.789    -0.823    disp/clk_200MHz
    SLICE_X101Y52        FDRE                                         r  disp/blockIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  disp/blockIndex_reg[1]/Q
                         net (fo=766, routed)         2.124     1.757    disp/blockIndex[1]
    SLICE_X101Y24        LUT6 (Prop_lut6_I2_O)        0.124     1.881 r  disp/SAD_vector[1][3]_i_34/O
                         net (fo=1, routed)           0.000     1.881    disp/SAD_vector[1][3]_i_34_n_0
    SLICE_X101Y24        MUXF7 (Prop_muxf7_I1_O)      0.217     2.098 r  disp/SAD_vector_reg[1][3]_i_18/O
                         net (fo=18, routed)          0.934     3.033    disp/SAD_vector_reg[1][3]_i_18_n_0
    SLICE_X101Y25        LUT5 (Prop_lut5_I2_O)        0.299     3.332 r  disp/SAD_vector[1][3]_i_9/O
                         net (fo=90, routed)          1.177     4.509    disp/SAD_vector[1][3]_i_9_n_0
    SLICE_X101Y22        LUT3 (Prop_lut3_I0_O)        0.124     4.633 r  disp/SAD_vector[1][5]_i_114/O
                         net (fo=16, routed)          0.966     5.598    disp/SAD_vector[1][5]_i_114_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.124 r  disp/SAD_vector_reg[1][1]_i_2725/CO[3]
                         net (fo=1, routed)           0.000     6.124    disp/SAD_vector_reg[1][1]_i_2725_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.238 r  disp/SAD_vector_reg[1][1]_i_2687/CO[3]
                         net (fo=1, routed)           0.000     6.238    disp/SAD_vector_reg[1][1]_i_2687_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.352 r  disp/SAD_vector_reg[1][1]_i_2641/CO[3]
                         net (fo=1, routed)           0.000     6.352    disp/SAD_vector_reg[1][1]_i_2641_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 r  disp/SAD_vector_reg[1][1]_i_2583/CO[3]
                         net (fo=1, routed)           0.000     6.466    disp/SAD_vector_reg[1][1]_i_2583_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.580 r  disp/SAD_vector_reg[1][1]_i_2519/CO[3]
                         net (fo=1, routed)           0.000     6.580    disp/SAD_vector_reg[1][1]_i_2519_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.694 r  disp/SAD_vector_reg[1][1]_i_2456/CO[3]
                         net (fo=1, routed)           0.000     6.694    disp/SAD_vector_reg[1][1]_i_2456_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  disp/SAD_vector_reg[1][1]_i_2394/CO[3]
                         net (fo=1, routed)           0.000     6.808    disp/SAD_vector_reg[1][1]_i_2394_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  disp/SAD_vector_reg[1][1]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     6.922    disp/SAD_vector_reg[1][1]_i_2332_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 r  disp/SAD_vector_reg[1][1]_i_2270/O[1]
                         net (fo=3, routed)           1.284     8.540    disp/SAD_vector_reg[1][1]_i_2270_n_6
    SLICE_X97Y24         LUT3 (Prop_lut3_I0_O)        0.303     8.843 r  disp/SAD_vector[1][1]_i_2191/O
                         net (fo=1, routed)           1.072     9.915    disp/SAD_vector[1][1]_i_2191_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.465 r  disp/SAD_vector_reg[1][1]_i_2115/CO[3]
                         net (fo=1, routed)           0.000    10.465    disp/SAD_vector_reg[1][1]_i_2115_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  disp/SAD_vector_reg[1][1]_i_2025/CO[3]
                         net (fo=1, routed)           0.000    10.582    disp/SAD_vector_reg[1][1]_i_2025_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  disp/SAD_vector_reg[1][1]_i_1929/CO[3]
                         net (fo=1, routed)           0.000    10.699    disp/SAD_vector_reg[1][1]_i_1929_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  disp/SAD_vector_reg[1][1]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    10.816    disp/SAD_vector_reg[1][1]_i_1833_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.933 r  disp/SAD_vector_reg[1][1]_i_1738/CO[3]
                         net (fo=1, routed)           0.000    10.933    disp/SAD_vector_reg[1][1]_i_1738_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.050 r  disp/SAD_vector_reg[1][1]_i_1643/CO[3]
                         net (fo=1, routed)           0.000    11.050    disp/SAD_vector_reg[1][1]_i_1643_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.167 r  disp/SAD_vector_reg[1][1]_i_1544/CO[3]
                         net (fo=1, routed)           0.000    11.167    disp/SAD_vector_reg[1][1]_i_1544_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.284 r  disp/SAD_vector_reg[1][1]_i_1436/CO[3]
                         net (fo=1, routed)           0.000    11.284    disp/SAD_vector_reg[1][1]_i_1436_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.401 r  disp/SAD_vector_reg[1][1]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    11.401    disp/SAD_vector_reg[1][1]_i_1322_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.518 r  disp/SAD_vector_reg[1][1]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    11.518    disp/SAD_vector_reg[1][1]_i_1198_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.635 r  disp/SAD_vector_reg[1][1]_i_1078/CO[3]
                         net (fo=1, routed)           0.000    11.635    disp/SAD_vector_reg[1][1]_i_1078_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.752 r  disp/SAD_vector_reg[1][1]_i_959/CO[3]
                         net (fo=1, routed)           0.000    11.752    disp/SAD_vector_reg[1][1]_i_959_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.869 r  disp/SAD_vector_reg[1][1]_i_840/CO[3]
                         net (fo=1, routed)           0.000    11.869    disp/SAD_vector_reg[1][1]_i_840_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.986 r  disp/SAD_vector_reg[1][1]_i_717/CO[3]
                         net (fo=1, routed)           0.000    11.986    disp/SAD_vector_reg[1][1]_i_717_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.103 r  disp/SAD_vector_reg[1][1]_i_580/CO[3]
                         net (fo=1, routed)           0.000    12.103    disp/SAD_vector_reg[1][1]_i_580_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  disp/SAD_vector_reg[1][1]_i_439/CO[3]
                         net (fo=1, routed)           0.000    12.220    disp/SAD_vector_reg[1][1]_i_439_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.337 r  disp/SAD_vector_reg[1][1]_i_310/CO[3]
                         net (fo=1, routed)           0.000    12.337    disp/SAD_vector_reg[1][1]_i_310_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.454 r  disp/SAD_vector_reg[1][1]_i_189/CO[3]
                         net (fo=1, routed)           0.001    12.455    disp/SAD_vector_reg[1][1]_i_189_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.572 r  disp/SAD_vector_reg[1][1]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.572    disp/SAD_vector_reg[1][1]_i_128_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.895 r  disp/SAD_vector_reg[1][5]_i_52/O[1]
                         net (fo=3, routed)           1.462    14.357    disp/SAD_vector_reg[1][5]_i_52_n_6
    SLICE_X86Y40         LUT3 (Prop_lut3_I1_O)        0.306    14.663 r  disp/SAD_vector[1][1]_i_47/O
                         net (fo=1, routed)           0.777    15.441    disp/SAD_vector[1][1]_i_47_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.826 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.826    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.940 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.940    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X91Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.054    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X91Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.168    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  disp/SAD_vector_reg[1][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.282    disp/SAD_vector_reg[1][17]_i_13_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.396 r  disp/SAD_vector_reg[1][21]_i_13/CO[3]
                         net (fo=1, routed)           0.001    16.396    disp/SAD_vector_reg[1][21]_i_13_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.709 r  disp/SAD_vector_reg[1][25]_i_13/O[3]
                         net (fo=3, routed)           1.134    17.843    disp/SAD_vector_reg[1][25]_i_13_n_4
    SLICE_X76Y47         LUT3 (Prop_lut3_I1_O)        0.306    18.149 r  disp/SAD_vector[1][25]_i_14/O
                         net (fo=2, routed)           0.588    18.737    disp/SAD_vector[1][25]_i_14_n_0
    SLICE_X78Y48         LUT5 (Prop_lut5_I1_O)        0.124    18.861 r  disp/SAD_vector[1][25]_i_5/O
                         net (fo=2, routed)           1.385    20.246    disp/SAD_vector[1][25]_i_5_n_0
    SLICE_X90Y48         LUT6 (Prop_lut6_I0_O)        0.124    20.370 r  disp/SAD_vector[1][25]_i_9/O
                         net (fo=1, routed)           0.000    20.370    disp/SAD_vector[1][25]_i_9_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.750 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.750    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.989 r  disp/SAD_vector_reg[1][29]_i_3/O[2]
                         net (fo=5, routed)           1.253    22.242    disp/SAD_vector_reg[1][29]_i_3_n_5
    SLICE_X80Y47         LUT2 (Prop_lut2_I1_O)        0.301    22.543 r  disp/SAD_vector[1][149]_i_504/O
                         net (fo=1, routed)           0.000    22.543    disp/SAD_vector[1][149]_i_504_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.075 r  disp/SAD_vector_reg[1][149]_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.075    disp/SAD_vector_reg[1][149]_i_486_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.297 r  disp/SAD_vector_reg[1][149]_i_472/O[0]
                         net (fo=3, routed)           0.854    24.151    disp/SAD_vector_reg[1][149]_i_472_n_7
    SLICE_X62Y48         LUT6 (Prop_lut6_I5_O)        0.299    24.450 r  disp/SAD_vector[1][149]_i_480/O
                         net (fo=1, routed)           0.774    25.224    disp/SAD_vector[1][149]_i_480_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.731 r  disp/SAD_vector_reg[1][149]_i_463/CO[3]
                         net (fo=1, routed)           0.000    25.731    disp/SAD_vector_reg[1][149]_i_463_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.845 r  disp/SAD_vector_reg[1][149]_i_449/CO[3]
                         net (fo=1, routed)           0.001    25.845    disp/SAD_vector_reg[1][149]_i_449_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.959 r  disp/SAD_vector_reg[1][149]_i_435/CO[3]
                         net (fo=1, routed)           0.000    25.959    disp/SAD_vector_reg[1][149]_i_435_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    26.073    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    26.187    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.301    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.415 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    26.415    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.529 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    26.529    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.643 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.643    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.757    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.871    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.000    26.985    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.099 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    27.099    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.213 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    27.213    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.327 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    27.327    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.441 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    27.441    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.555 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.555    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.669 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.669    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.783 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.783    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.897 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.897    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    28.011    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    28.125    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    28.239    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.353 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.353    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.467 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    28.467    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.581 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.581    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.695 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.009    28.704    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.818 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.818    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.932 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.932    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.046 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.611    29.657    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X62Y76         LUT3 (Prop_lut3_I0_O)        0.124    29.781 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.170    31.951    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X80Y37         LUT5 (Prop_lut5_I3_O)        0.124    32.075 r  disp/SAD_vector[1][10]_i_1/O
                         net (fo=20, routed)          1.778    33.853    disp/SAD_vector[1][10]_i_1_n_0
    SLICE_X108Y38        FDRE                                         r  disp/SAD_vector_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.694     8.621    disp/clk_200MHz
    SLICE_X108Y38        FDRE                                         r  disp/SAD_vector_reg[1][10]/C
                         clock pessimism              0.462     9.083    
                         clock uncertainty           -0.084     8.999    
    SLICE_X108Y38        FDRE (Setup_fdre_C_D)       -0.028     8.971    disp/SAD_vector_reg[1][10]
  -------------------------------------------------------------------
                         required time                          8.971    
                         arrival time                         -33.853    
  -------------------------------------------------------------------
                         slack                                -24.882    

Slack (VIOLATED) :        -24.878ns  (required time - arrival time)
  Source:                 disp/blockIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_vector_reg[6][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0 rise@10.000ns - clk_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.583ns  (logic 14.322ns (41.413%)  route 20.261ns (58.587%))
  Logic Levels:           83  (CARRY4=70 LUT2=1 LUT3=5 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 8.544 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.789    -0.823    disp/clk_200MHz
    SLICE_X101Y52        FDRE                                         r  disp/blockIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  disp/blockIndex_reg[1]/Q
                         net (fo=766, routed)         2.124     1.757    disp/blockIndex[1]
    SLICE_X101Y24        LUT6 (Prop_lut6_I2_O)        0.124     1.881 r  disp/SAD_vector[1][3]_i_34/O
                         net (fo=1, routed)           0.000     1.881    disp/SAD_vector[1][3]_i_34_n_0
    SLICE_X101Y24        MUXF7 (Prop_muxf7_I1_O)      0.217     2.098 r  disp/SAD_vector_reg[1][3]_i_18/O
                         net (fo=18, routed)          0.934     3.033    disp/SAD_vector_reg[1][3]_i_18_n_0
    SLICE_X101Y25        LUT5 (Prop_lut5_I2_O)        0.299     3.332 r  disp/SAD_vector[1][3]_i_9/O
                         net (fo=90, routed)          1.177     4.509    disp/SAD_vector[1][3]_i_9_n_0
    SLICE_X101Y22        LUT3 (Prop_lut3_I0_O)        0.124     4.633 r  disp/SAD_vector[1][5]_i_114/O
                         net (fo=16, routed)          0.966     5.598    disp/SAD_vector[1][5]_i_114_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.124 r  disp/SAD_vector_reg[1][1]_i_2725/CO[3]
                         net (fo=1, routed)           0.000     6.124    disp/SAD_vector_reg[1][1]_i_2725_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.238 r  disp/SAD_vector_reg[1][1]_i_2687/CO[3]
                         net (fo=1, routed)           0.000     6.238    disp/SAD_vector_reg[1][1]_i_2687_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.352 r  disp/SAD_vector_reg[1][1]_i_2641/CO[3]
                         net (fo=1, routed)           0.000     6.352    disp/SAD_vector_reg[1][1]_i_2641_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 r  disp/SAD_vector_reg[1][1]_i_2583/CO[3]
                         net (fo=1, routed)           0.000     6.466    disp/SAD_vector_reg[1][1]_i_2583_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.580 r  disp/SAD_vector_reg[1][1]_i_2519/CO[3]
                         net (fo=1, routed)           0.000     6.580    disp/SAD_vector_reg[1][1]_i_2519_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.694 r  disp/SAD_vector_reg[1][1]_i_2456/CO[3]
                         net (fo=1, routed)           0.000     6.694    disp/SAD_vector_reg[1][1]_i_2456_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  disp/SAD_vector_reg[1][1]_i_2394/CO[3]
                         net (fo=1, routed)           0.000     6.808    disp/SAD_vector_reg[1][1]_i_2394_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  disp/SAD_vector_reg[1][1]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     6.922    disp/SAD_vector_reg[1][1]_i_2332_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 r  disp/SAD_vector_reg[1][1]_i_2270/O[1]
                         net (fo=3, routed)           1.284     8.540    disp/SAD_vector_reg[1][1]_i_2270_n_6
    SLICE_X97Y24         LUT3 (Prop_lut3_I0_O)        0.303     8.843 r  disp/SAD_vector[1][1]_i_2191/O
                         net (fo=1, routed)           1.072     9.915    disp/SAD_vector[1][1]_i_2191_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.465 r  disp/SAD_vector_reg[1][1]_i_2115/CO[3]
                         net (fo=1, routed)           0.000    10.465    disp/SAD_vector_reg[1][1]_i_2115_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  disp/SAD_vector_reg[1][1]_i_2025/CO[3]
                         net (fo=1, routed)           0.000    10.582    disp/SAD_vector_reg[1][1]_i_2025_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  disp/SAD_vector_reg[1][1]_i_1929/CO[3]
                         net (fo=1, routed)           0.000    10.699    disp/SAD_vector_reg[1][1]_i_1929_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  disp/SAD_vector_reg[1][1]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    10.816    disp/SAD_vector_reg[1][1]_i_1833_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.933 r  disp/SAD_vector_reg[1][1]_i_1738/CO[3]
                         net (fo=1, routed)           0.000    10.933    disp/SAD_vector_reg[1][1]_i_1738_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.050 r  disp/SAD_vector_reg[1][1]_i_1643/CO[3]
                         net (fo=1, routed)           0.000    11.050    disp/SAD_vector_reg[1][1]_i_1643_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.167 r  disp/SAD_vector_reg[1][1]_i_1544/CO[3]
                         net (fo=1, routed)           0.000    11.167    disp/SAD_vector_reg[1][1]_i_1544_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.284 r  disp/SAD_vector_reg[1][1]_i_1436/CO[3]
                         net (fo=1, routed)           0.000    11.284    disp/SAD_vector_reg[1][1]_i_1436_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.401 r  disp/SAD_vector_reg[1][1]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    11.401    disp/SAD_vector_reg[1][1]_i_1322_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.518 r  disp/SAD_vector_reg[1][1]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    11.518    disp/SAD_vector_reg[1][1]_i_1198_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.635 r  disp/SAD_vector_reg[1][1]_i_1078/CO[3]
                         net (fo=1, routed)           0.000    11.635    disp/SAD_vector_reg[1][1]_i_1078_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.752 r  disp/SAD_vector_reg[1][1]_i_959/CO[3]
                         net (fo=1, routed)           0.000    11.752    disp/SAD_vector_reg[1][1]_i_959_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.869 r  disp/SAD_vector_reg[1][1]_i_840/CO[3]
                         net (fo=1, routed)           0.000    11.869    disp/SAD_vector_reg[1][1]_i_840_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.986 r  disp/SAD_vector_reg[1][1]_i_717/CO[3]
                         net (fo=1, routed)           0.000    11.986    disp/SAD_vector_reg[1][1]_i_717_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.103 r  disp/SAD_vector_reg[1][1]_i_580/CO[3]
                         net (fo=1, routed)           0.000    12.103    disp/SAD_vector_reg[1][1]_i_580_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  disp/SAD_vector_reg[1][1]_i_439/CO[3]
                         net (fo=1, routed)           0.000    12.220    disp/SAD_vector_reg[1][1]_i_439_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.337 r  disp/SAD_vector_reg[1][1]_i_310/CO[3]
                         net (fo=1, routed)           0.000    12.337    disp/SAD_vector_reg[1][1]_i_310_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.454 r  disp/SAD_vector_reg[1][1]_i_189/CO[3]
                         net (fo=1, routed)           0.001    12.455    disp/SAD_vector_reg[1][1]_i_189_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.572 r  disp/SAD_vector_reg[1][1]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.572    disp/SAD_vector_reg[1][1]_i_128_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.895 r  disp/SAD_vector_reg[1][5]_i_52/O[1]
                         net (fo=3, routed)           1.462    14.357    disp/SAD_vector_reg[1][5]_i_52_n_6
    SLICE_X86Y40         LUT3 (Prop_lut3_I1_O)        0.306    14.663 r  disp/SAD_vector[1][1]_i_47/O
                         net (fo=1, routed)           0.777    15.441    disp/SAD_vector[1][1]_i_47_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.826 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.826    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.940 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.940    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X91Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.054    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X91Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.168    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  disp/SAD_vector_reg[1][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.282    disp/SAD_vector_reg[1][17]_i_13_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.396 r  disp/SAD_vector_reg[1][21]_i_13/CO[3]
                         net (fo=1, routed)           0.001    16.396    disp/SAD_vector_reg[1][21]_i_13_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.709 r  disp/SAD_vector_reg[1][25]_i_13/O[3]
                         net (fo=3, routed)           1.134    17.843    disp/SAD_vector_reg[1][25]_i_13_n_4
    SLICE_X76Y47         LUT3 (Prop_lut3_I1_O)        0.306    18.149 r  disp/SAD_vector[1][25]_i_14/O
                         net (fo=2, routed)           0.588    18.737    disp/SAD_vector[1][25]_i_14_n_0
    SLICE_X78Y48         LUT5 (Prop_lut5_I1_O)        0.124    18.861 r  disp/SAD_vector[1][25]_i_5/O
                         net (fo=2, routed)           1.385    20.246    disp/SAD_vector[1][25]_i_5_n_0
    SLICE_X90Y48         LUT6 (Prop_lut6_I0_O)        0.124    20.370 r  disp/SAD_vector[1][25]_i_9/O
                         net (fo=1, routed)           0.000    20.370    disp/SAD_vector[1][25]_i_9_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.750 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.750    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.989 r  disp/SAD_vector_reg[1][29]_i_3/O[2]
                         net (fo=5, routed)           1.253    22.242    disp/SAD_vector_reg[1][29]_i_3_n_5
    SLICE_X80Y47         LUT2 (Prop_lut2_I1_O)        0.301    22.543 r  disp/SAD_vector[1][149]_i_504/O
                         net (fo=1, routed)           0.000    22.543    disp/SAD_vector[1][149]_i_504_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.075 r  disp/SAD_vector_reg[1][149]_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.075    disp/SAD_vector_reg[1][149]_i_486_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.297 r  disp/SAD_vector_reg[1][149]_i_472/O[0]
                         net (fo=3, routed)           0.854    24.151    disp/SAD_vector_reg[1][149]_i_472_n_7
    SLICE_X62Y48         LUT6 (Prop_lut6_I5_O)        0.299    24.450 r  disp/SAD_vector[1][149]_i_480/O
                         net (fo=1, routed)           0.774    25.224    disp/SAD_vector[1][149]_i_480_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.731 r  disp/SAD_vector_reg[1][149]_i_463/CO[3]
                         net (fo=1, routed)           0.000    25.731    disp/SAD_vector_reg[1][149]_i_463_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.845 r  disp/SAD_vector_reg[1][149]_i_449/CO[3]
                         net (fo=1, routed)           0.001    25.845    disp/SAD_vector_reg[1][149]_i_449_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.959 r  disp/SAD_vector_reg[1][149]_i_435/CO[3]
                         net (fo=1, routed)           0.000    25.959    disp/SAD_vector_reg[1][149]_i_435_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    26.073    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    26.187    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.301    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.415 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    26.415    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.529 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    26.529    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.643 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.643    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.757    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.871    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.000    26.985    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.099 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    27.099    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.213 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    27.213    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.327 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    27.327    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.441 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    27.441    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.555 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.555    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.669 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.669    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.783 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.783    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.897 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.897    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    28.011    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    28.125    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    28.239    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.353 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.353    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.467 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    28.467    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.581 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.581    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.695 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.009    28.704    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.818 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.818    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.932 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.932    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.046 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.611    29.657    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X62Y76         LUT3 (Prop_lut3_I0_O)        0.124    29.781 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.170    31.951    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X80Y37         LUT5 (Prop_lut5_I3_O)        0.124    32.075 r  disp/SAD_vector[1][10]_i_1/O
                         net (fo=20, routed)          1.685    33.760    disp/SAD_vector[1][10]_i_1_n_0
    SLICE_X105Y34        FDRE                                         r  disp/SAD_vector_reg[6][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.617     8.544    disp/clk_200MHz
    SLICE_X105Y34        FDRE                                         r  disp/SAD_vector_reg[6][10]/C
                         clock pessimism              0.462     9.006    
                         clock uncertainty           -0.084     8.922    
    SLICE_X105Y34        FDRE (Setup_fdre_C_D)       -0.040     8.882    disp/SAD_vector_reg[6][10]
  -------------------------------------------------------------------
                         required time                          8.882    
                         arrival time                         -33.760    
  -------------------------------------------------------------------
                         slack                                -24.878    

Slack (VIOLATED) :        -24.819ns  (required time - arrival time)
  Source:                 disp/blockIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_vector_reg[5][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0 rise@10.000ns - clk_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.401ns  (logic 14.322ns (41.633%)  route 20.079ns (58.367%))
  Logic Levels:           83  (CARRY4=70 LUT2=1 LUT3=5 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.789    -0.823    disp/clk_200MHz
    SLICE_X101Y52        FDRE                                         r  disp/blockIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  disp/blockIndex_reg[1]/Q
                         net (fo=766, routed)         2.124     1.757    disp/blockIndex[1]
    SLICE_X101Y24        LUT6 (Prop_lut6_I2_O)        0.124     1.881 r  disp/SAD_vector[1][3]_i_34/O
                         net (fo=1, routed)           0.000     1.881    disp/SAD_vector[1][3]_i_34_n_0
    SLICE_X101Y24        MUXF7 (Prop_muxf7_I1_O)      0.217     2.098 r  disp/SAD_vector_reg[1][3]_i_18/O
                         net (fo=18, routed)          0.934     3.033    disp/SAD_vector_reg[1][3]_i_18_n_0
    SLICE_X101Y25        LUT5 (Prop_lut5_I2_O)        0.299     3.332 r  disp/SAD_vector[1][3]_i_9/O
                         net (fo=90, routed)          1.177     4.509    disp/SAD_vector[1][3]_i_9_n_0
    SLICE_X101Y22        LUT3 (Prop_lut3_I0_O)        0.124     4.633 r  disp/SAD_vector[1][5]_i_114/O
                         net (fo=16, routed)          0.966     5.598    disp/SAD_vector[1][5]_i_114_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.124 r  disp/SAD_vector_reg[1][1]_i_2725/CO[3]
                         net (fo=1, routed)           0.000     6.124    disp/SAD_vector_reg[1][1]_i_2725_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.238 r  disp/SAD_vector_reg[1][1]_i_2687/CO[3]
                         net (fo=1, routed)           0.000     6.238    disp/SAD_vector_reg[1][1]_i_2687_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.352 r  disp/SAD_vector_reg[1][1]_i_2641/CO[3]
                         net (fo=1, routed)           0.000     6.352    disp/SAD_vector_reg[1][1]_i_2641_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 r  disp/SAD_vector_reg[1][1]_i_2583/CO[3]
                         net (fo=1, routed)           0.000     6.466    disp/SAD_vector_reg[1][1]_i_2583_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.580 r  disp/SAD_vector_reg[1][1]_i_2519/CO[3]
                         net (fo=1, routed)           0.000     6.580    disp/SAD_vector_reg[1][1]_i_2519_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.694 r  disp/SAD_vector_reg[1][1]_i_2456/CO[3]
                         net (fo=1, routed)           0.000     6.694    disp/SAD_vector_reg[1][1]_i_2456_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  disp/SAD_vector_reg[1][1]_i_2394/CO[3]
                         net (fo=1, routed)           0.000     6.808    disp/SAD_vector_reg[1][1]_i_2394_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  disp/SAD_vector_reg[1][1]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     6.922    disp/SAD_vector_reg[1][1]_i_2332_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 r  disp/SAD_vector_reg[1][1]_i_2270/O[1]
                         net (fo=3, routed)           1.284     8.540    disp/SAD_vector_reg[1][1]_i_2270_n_6
    SLICE_X97Y24         LUT3 (Prop_lut3_I0_O)        0.303     8.843 r  disp/SAD_vector[1][1]_i_2191/O
                         net (fo=1, routed)           1.072     9.915    disp/SAD_vector[1][1]_i_2191_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.465 r  disp/SAD_vector_reg[1][1]_i_2115/CO[3]
                         net (fo=1, routed)           0.000    10.465    disp/SAD_vector_reg[1][1]_i_2115_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  disp/SAD_vector_reg[1][1]_i_2025/CO[3]
                         net (fo=1, routed)           0.000    10.582    disp/SAD_vector_reg[1][1]_i_2025_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  disp/SAD_vector_reg[1][1]_i_1929/CO[3]
                         net (fo=1, routed)           0.000    10.699    disp/SAD_vector_reg[1][1]_i_1929_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  disp/SAD_vector_reg[1][1]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    10.816    disp/SAD_vector_reg[1][1]_i_1833_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.933 r  disp/SAD_vector_reg[1][1]_i_1738/CO[3]
                         net (fo=1, routed)           0.000    10.933    disp/SAD_vector_reg[1][1]_i_1738_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.050 r  disp/SAD_vector_reg[1][1]_i_1643/CO[3]
                         net (fo=1, routed)           0.000    11.050    disp/SAD_vector_reg[1][1]_i_1643_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.167 r  disp/SAD_vector_reg[1][1]_i_1544/CO[3]
                         net (fo=1, routed)           0.000    11.167    disp/SAD_vector_reg[1][1]_i_1544_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.284 r  disp/SAD_vector_reg[1][1]_i_1436/CO[3]
                         net (fo=1, routed)           0.000    11.284    disp/SAD_vector_reg[1][1]_i_1436_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.401 r  disp/SAD_vector_reg[1][1]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    11.401    disp/SAD_vector_reg[1][1]_i_1322_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.518 r  disp/SAD_vector_reg[1][1]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    11.518    disp/SAD_vector_reg[1][1]_i_1198_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.635 r  disp/SAD_vector_reg[1][1]_i_1078/CO[3]
                         net (fo=1, routed)           0.000    11.635    disp/SAD_vector_reg[1][1]_i_1078_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.752 r  disp/SAD_vector_reg[1][1]_i_959/CO[3]
                         net (fo=1, routed)           0.000    11.752    disp/SAD_vector_reg[1][1]_i_959_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.869 r  disp/SAD_vector_reg[1][1]_i_840/CO[3]
                         net (fo=1, routed)           0.000    11.869    disp/SAD_vector_reg[1][1]_i_840_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.986 r  disp/SAD_vector_reg[1][1]_i_717/CO[3]
                         net (fo=1, routed)           0.000    11.986    disp/SAD_vector_reg[1][1]_i_717_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.103 r  disp/SAD_vector_reg[1][1]_i_580/CO[3]
                         net (fo=1, routed)           0.000    12.103    disp/SAD_vector_reg[1][1]_i_580_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  disp/SAD_vector_reg[1][1]_i_439/CO[3]
                         net (fo=1, routed)           0.000    12.220    disp/SAD_vector_reg[1][1]_i_439_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.337 r  disp/SAD_vector_reg[1][1]_i_310/CO[3]
                         net (fo=1, routed)           0.000    12.337    disp/SAD_vector_reg[1][1]_i_310_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.454 r  disp/SAD_vector_reg[1][1]_i_189/CO[3]
                         net (fo=1, routed)           0.001    12.455    disp/SAD_vector_reg[1][1]_i_189_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.572 r  disp/SAD_vector_reg[1][1]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.572    disp/SAD_vector_reg[1][1]_i_128_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.895 r  disp/SAD_vector_reg[1][5]_i_52/O[1]
                         net (fo=3, routed)           1.462    14.357    disp/SAD_vector_reg[1][5]_i_52_n_6
    SLICE_X86Y40         LUT3 (Prop_lut3_I1_O)        0.306    14.663 r  disp/SAD_vector[1][1]_i_47/O
                         net (fo=1, routed)           0.777    15.441    disp/SAD_vector[1][1]_i_47_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.826 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.826    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.940 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.940    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X91Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.054    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X91Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.168    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  disp/SAD_vector_reg[1][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.282    disp/SAD_vector_reg[1][17]_i_13_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.396 r  disp/SAD_vector_reg[1][21]_i_13/CO[3]
                         net (fo=1, routed)           0.001    16.396    disp/SAD_vector_reg[1][21]_i_13_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.709 r  disp/SAD_vector_reg[1][25]_i_13/O[3]
                         net (fo=3, routed)           1.134    17.843    disp/SAD_vector_reg[1][25]_i_13_n_4
    SLICE_X76Y47         LUT3 (Prop_lut3_I1_O)        0.306    18.149 r  disp/SAD_vector[1][25]_i_14/O
                         net (fo=2, routed)           0.588    18.737    disp/SAD_vector[1][25]_i_14_n_0
    SLICE_X78Y48         LUT5 (Prop_lut5_I1_O)        0.124    18.861 r  disp/SAD_vector[1][25]_i_5/O
                         net (fo=2, routed)           1.385    20.246    disp/SAD_vector[1][25]_i_5_n_0
    SLICE_X90Y48         LUT6 (Prop_lut6_I0_O)        0.124    20.370 r  disp/SAD_vector[1][25]_i_9/O
                         net (fo=1, routed)           0.000    20.370    disp/SAD_vector[1][25]_i_9_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.750 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.750    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.989 r  disp/SAD_vector_reg[1][29]_i_3/O[2]
                         net (fo=5, routed)           1.253    22.242    disp/SAD_vector_reg[1][29]_i_3_n_5
    SLICE_X80Y47         LUT2 (Prop_lut2_I1_O)        0.301    22.543 r  disp/SAD_vector[1][149]_i_504/O
                         net (fo=1, routed)           0.000    22.543    disp/SAD_vector[1][149]_i_504_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.075 r  disp/SAD_vector_reg[1][149]_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.075    disp/SAD_vector_reg[1][149]_i_486_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.297 r  disp/SAD_vector_reg[1][149]_i_472/O[0]
                         net (fo=3, routed)           0.854    24.151    disp/SAD_vector_reg[1][149]_i_472_n_7
    SLICE_X62Y48         LUT6 (Prop_lut6_I5_O)        0.299    24.450 r  disp/SAD_vector[1][149]_i_480/O
                         net (fo=1, routed)           0.774    25.224    disp/SAD_vector[1][149]_i_480_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.731 r  disp/SAD_vector_reg[1][149]_i_463/CO[3]
                         net (fo=1, routed)           0.000    25.731    disp/SAD_vector_reg[1][149]_i_463_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.845 r  disp/SAD_vector_reg[1][149]_i_449/CO[3]
                         net (fo=1, routed)           0.001    25.845    disp/SAD_vector_reg[1][149]_i_449_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.959 r  disp/SAD_vector_reg[1][149]_i_435/CO[3]
                         net (fo=1, routed)           0.000    25.959    disp/SAD_vector_reg[1][149]_i_435_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    26.073    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    26.187    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.301    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.415 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    26.415    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.529 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    26.529    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.643 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.643    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.757    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.871    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.000    26.985    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.099 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    27.099    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.213 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    27.213    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.327 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    27.327    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.441 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    27.441    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.555 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.555    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.669 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.669    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.783 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.783    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.897 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.897    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    28.011    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    28.125    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    28.239    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.353 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.353    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.467 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    28.467    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.581 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.581    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.695 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.009    28.704    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.818 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.818    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.932 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.932    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.046 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.611    29.657    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X62Y76         LUT3 (Prop_lut3_I0_O)        0.124    29.781 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.303    32.084    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X77Y47         LUT5 (Prop_lut5_I3_O)        0.124    32.208 r  disp/SAD_vector[1][23]_i_1/O
                         net (fo=20, routed)          1.371    33.578    disp/SAD_vector[1][23]_i_1_n_0
    SLICE_X84Y44         FDRE                                         r  disp/SAD_vector_reg[5][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.559     8.486    disp/clk_200MHz
    SLICE_X84Y44         FDRE                                         r  disp/SAD_vector_reg[5][23]/C
                         clock pessimism              0.462     8.948    
                         clock uncertainty           -0.084     8.864    
    SLICE_X84Y44         FDRE (Setup_fdre_C_D)       -0.105     8.759    disp/SAD_vector_reg[5][23]
  -------------------------------------------------------------------
                         required time                          8.759    
                         arrival time                         -33.578    
  -------------------------------------------------------------------
                         slack                                -24.819    

Slack (VIOLATED) :        -24.783ns  (required time - arrival time)
  Source:                 disp/blockIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_vector_reg[2][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0 rise@10.000ns - clk_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.545ns  (logic 14.322ns (41.459%)  route 20.223ns (58.541%))
  Logic Levels:           83  (CARRY4=70 LUT2=1 LUT3=5 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 8.619 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.789    -0.823    disp/clk_200MHz
    SLICE_X101Y52        FDRE                                         r  disp/blockIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  disp/blockIndex_reg[1]/Q
                         net (fo=766, routed)         2.124     1.757    disp/blockIndex[1]
    SLICE_X101Y24        LUT6 (Prop_lut6_I2_O)        0.124     1.881 r  disp/SAD_vector[1][3]_i_34/O
                         net (fo=1, routed)           0.000     1.881    disp/SAD_vector[1][3]_i_34_n_0
    SLICE_X101Y24        MUXF7 (Prop_muxf7_I1_O)      0.217     2.098 r  disp/SAD_vector_reg[1][3]_i_18/O
                         net (fo=18, routed)          0.934     3.033    disp/SAD_vector_reg[1][3]_i_18_n_0
    SLICE_X101Y25        LUT5 (Prop_lut5_I2_O)        0.299     3.332 r  disp/SAD_vector[1][3]_i_9/O
                         net (fo=90, routed)          1.177     4.509    disp/SAD_vector[1][3]_i_9_n_0
    SLICE_X101Y22        LUT3 (Prop_lut3_I0_O)        0.124     4.633 r  disp/SAD_vector[1][5]_i_114/O
                         net (fo=16, routed)          0.966     5.598    disp/SAD_vector[1][5]_i_114_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.124 r  disp/SAD_vector_reg[1][1]_i_2725/CO[3]
                         net (fo=1, routed)           0.000     6.124    disp/SAD_vector_reg[1][1]_i_2725_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.238 r  disp/SAD_vector_reg[1][1]_i_2687/CO[3]
                         net (fo=1, routed)           0.000     6.238    disp/SAD_vector_reg[1][1]_i_2687_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.352 r  disp/SAD_vector_reg[1][1]_i_2641/CO[3]
                         net (fo=1, routed)           0.000     6.352    disp/SAD_vector_reg[1][1]_i_2641_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 r  disp/SAD_vector_reg[1][1]_i_2583/CO[3]
                         net (fo=1, routed)           0.000     6.466    disp/SAD_vector_reg[1][1]_i_2583_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.580 r  disp/SAD_vector_reg[1][1]_i_2519/CO[3]
                         net (fo=1, routed)           0.000     6.580    disp/SAD_vector_reg[1][1]_i_2519_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.694 r  disp/SAD_vector_reg[1][1]_i_2456/CO[3]
                         net (fo=1, routed)           0.000     6.694    disp/SAD_vector_reg[1][1]_i_2456_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  disp/SAD_vector_reg[1][1]_i_2394/CO[3]
                         net (fo=1, routed)           0.000     6.808    disp/SAD_vector_reg[1][1]_i_2394_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  disp/SAD_vector_reg[1][1]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     6.922    disp/SAD_vector_reg[1][1]_i_2332_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 r  disp/SAD_vector_reg[1][1]_i_2270/O[1]
                         net (fo=3, routed)           1.284     8.540    disp/SAD_vector_reg[1][1]_i_2270_n_6
    SLICE_X97Y24         LUT3 (Prop_lut3_I0_O)        0.303     8.843 r  disp/SAD_vector[1][1]_i_2191/O
                         net (fo=1, routed)           1.072     9.915    disp/SAD_vector[1][1]_i_2191_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.465 r  disp/SAD_vector_reg[1][1]_i_2115/CO[3]
                         net (fo=1, routed)           0.000    10.465    disp/SAD_vector_reg[1][1]_i_2115_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  disp/SAD_vector_reg[1][1]_i_2025/CO[3]
                         net (fo=1, routed)           0.000    10.582    disp/SAD_vector_reg[1][1]_i_2025_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  disp/SAD_vector_reg[1][1]_i_1929/CO[3]
                         net (fo=1, routed)           0.000    10.699    disp/SAD_vector_reg[1][1]_i_1929_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  disp/SAD_vector_reg[1][1]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    10.816    disp/SAD_vector_reg[1][1]_i_1833_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.933 r  disp/SAD_vector_reg[1][1]_i_1738/CO[3]
                         net (fo=1, routed)           0.000    10.933    disp/SAD_vector_reg[1][1]_i_1738_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.050 r  disp/SAD_vector_reg[1][1]_i_1643/CO[3]
                         net (fo=1, routed)           0.000    11.050    disp/SAD_vector_reg[1][1]_i_1643_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.167 r  disp/SAD_vector_reg[1][1]_i_1544/CO[3]
                         net (fo=1, routed)           0.000    11.167    disp/SAD_vector_reg[1][1]_i_1544_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.284 r  disp/SAD_vector_reg[1][1]_i_1436/CO[3]
                         net (fo=1, routed)           0.000    11.284    disp/SAD_vector_reg[1][1]_i_1436_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.401 r  disp/SAD_vector_reg[1][1]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    11.401    disp/SAD_vector_reg[1][1]_i_1322_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.518 r  disp/SAD_vector_reg[1][1]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    11.518    disp/SAD_vector_reg[1][1]_i_1198_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.635 r  disp/SAD_vector_reg[1][1]_i_1078/CO[3]
                         net (fo=1, routed)           0.000    11.635    disp/SAD_vector_reg[1][1]_i_1078_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.752 r  disp/SAD_vector_reg[1][1]_i_959/CO[3]
                         net (fo=1, routed)           0.000    11.752    disp/SAD_vector_reg[1][1]_i_959_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.869 r  disp/SAD_vector_reg[1][1]_i_840/CO[3]
                         net (fo=1, routed)           0.000    11.869    disp/SAD_vector_reg[1][1]_i_840_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.986 r  disp/SAD_vector_reg[1][1]_i_717/CO[3]
                         net (fo=1, routed)           0.000    11.986    disp/SAD_vector_reg[1][1]_i_717_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.103 r  disp/SAD_vector_reg[1][1]_i_580/CO[3]
                         net (fo=1, routed)           0.000    12.103    disp/SAD_vector_reg[1][1]_i_580_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  disp/SAD_vector_reg[1][1]_i_439/CO[3]
                         net (fo=1, routed)           0.000    12.220    disp/SAD_vector_reg[1][1]_i_439_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.337 r  disp/SAD_vector_reg[1][1]_i_310/CO[3]
                         net (fo=1, routed)           0.000    12.337    disp/SAD_vector_reg[1][1]_i_310_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.454 r  disp/SAD_vector_reg[1][1]_i_189/CO[3]
                         net (fo=1, routed)           0.001    12.455    disp/SAD_vector_reg[1][1]_i_189_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.572 r  disp/SAD_vector_reg[1][1]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.572    disp/SAD_vector_reg[1][1]_i_128_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.895 r  disp/SAD_vector_reg[1][5]_i_52/O[1]
                         net (fo=3, routed)           1.462    14.357    disp/SAD_vector_reg[1][5]_i_52_n_6
    SLICE_X86Y40         LUT3 (Prop_lut3_I1_O)        0.306    14.663 r  disp/SAD_vector[1][1]_i_47/O
                         net (fo=1, routed)           0.777    15.441    disp/SAD_vector[1][1]_i_47_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.826 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.826    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.940 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.940    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X91Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.054    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X91Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.168    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  disp/SAD_vector_reg[1][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.282    disp/SAD_vector_reg[1][17]_i_13_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.396 r  disp/SAD_vector_reg[1][21]_i_13/CO[3]
                         net (fo=1, routed)           0.001    16.396    disp/SAD_vector_reg[1][21]_i_13_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.709 r  disp/SAD_vector_reg[1][25]_i_13/O[3]
                         net (fo=3, routed)           1.134    17.843    disp/SAD_vector_reg[1][25]_i_13_n_4
    SLICE_X76Y47         LUT3 (Prop_lut3_I1_O)        0.306    18.149 r  disp/SAD_vector[1][25]_i_14/O
                         net (fo=2, routed)           0.588    18.737    disp/SAD_vector[1][25]_i_14_n_0
    SLICE_X78Y48         LUT5 (Prop_lut5_I1_O)        0.124    18.861 r  disp/SAD_vector[1][25]_i_5/O
                         net (fo=2, routed)           1.385    20.246    disp/SAD_vector[1][25]_i_5_n_0
    SLICE_X90Y48         LUT6 (Prop_lut6_I0_O)        0.124    20.370 r  disp/SAD_vector[1][25]_i_9/O
                         net (fo=1, routed)           0.000    20.370    disp/SAD_vector[1][25]_i_9_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.750 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.750    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.989 r  disp/SAD_vector_reg[1][29]_i_3/O[2]
                         net (fo=5, routed)           1.253    22.242    disp/SAD_vector_reg[1][29]_i_3_n_5
    SLICE_X80Y47         LUT2 (Prop_lut2_I1_O)        0.301    22.543 r  disp/SAD_vector[1][149]_i_504/O
                         net (fo=1, routed)           0.000    22.543    disp/SAD_vector[1][149]_i_504_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.075 r  disp/SAD_vector_reg[1][149]_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.075    disp/SAD_vector_reg[1][149]_i_486_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.297 r  disp/SAD_vector_reg[1][149]_i_472/O[0]
                         net (fo=3, routed)           0.854    24.151    disp/SAD_vector_reg[1][149]_i_472_n_7
    SLICE_X62Y48         LUT6 (Prop_lut6_I5_O)        0.299    24.450 r  disp/SAD_vector[1][149]_i_480/O
                         net (fo=1, routed)           0.774    25.224    disp/SAD_vector[1][149]_i_480_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.731 r  disp/SAD_vector_reg[1][149]_i_463/CO[3]
                         net (fo=1, routed)           0.000    25.731    disp/SAD_vector_reg[1][149]_i_463_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.845 r  disp/SAD_vector_reg[1][149]_i_449/CO[3]
                         net (fo=1, routed)           0.001    25.845    disp/SAD_vector_reg[1][149]_i_449_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.959 r  disp/SAD_vector_reg[1][149]_i_435/CO[3]
                         net (fo=1, routed)           0.000    25.959    disp/SAD_vector_reg[1][149]_i_435_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    26.073    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    26.187    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.301    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.415 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    26.415    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.529 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    26.529    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.643 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.643    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.757    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.871    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.000    26.985    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.099 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    27.099    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.213 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    27.213    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.327 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    27.327    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.441 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    27.441    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.555 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.555    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.669 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.669    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.783 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.783    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.897 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.897    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    28.011    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    28.125    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    28.239    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.353 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.353    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.467 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    28.467    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.581 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.581    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.695 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.009    28.704    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.818 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.818    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.932 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.932    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.046 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.611    29.657    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X62Y76         LUT3 (Prop_lut3_I0_O)        0.124    29.781 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.170    31.951    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X80Y37         LUT5 (Prop_lut5_I3_O)        0.124    32.075 r  disp/SAD_vector[1][10]_i_1/O
                         net (fo=20, routed)          1.647    33.722    disp/SAD_vector[1][10]_i_1_n_0
    SLICE_X107Y35        FDRE                                         r  disp/SAD_vector_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.692     8.619    disp/clk_200MHz
    SLICE_X107Y35        FDRE                                         r  disp/SAD_vector_reg[2][10]/C
                         clock pessimism              0.462     9.081    
                         clock uncertainty           -0.084     8.997    
    SLICE_X107Y35        FDRE (Setup_fdre_C_D)       -0.058     8.939    disp/SAD_vector_reg[2][10]
  -------------------------------------------------------------------
                         required time                          8.939    
                         arrival time                         -33.722    
  -------------------------------------------------------------------
                         slack                                -24.783    

Slack (VIOLATED) :        -24.776ns  (required time - arrival time)
  Source:                 disp/blockIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_vector_reg[7][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0 rise@10.000ns - clk_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.536ns  (logic 14.322ns (41.470%)  route 20.214ns (58.530%))
  Logic Levels:           83  (CARRY4=70 LUT2=1 LUT3=5 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 8.620 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.789    -0.823    disp/clk_200MHz
    SLICE_X101Y52        FDRE                                         r  disp/blockIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  disp/blockIndex_reg[1]/Q
                         net (fo=766, routed)         2.124     1.757    disp/blockIndex[1]
    SLICE_X101Y24        LUT6 (Prop_lut6_I2_O)        0.124     1.881 r  disp/SAD_vector[1][3]_i_34/O
                         net (fo=1, routed)           0.000     1.881    disp/SAD_vector[1][3]_i_34_n_0
    SLICE_X101Y24        MUXF7 (Prop_muxf7_I1_O)      0.217     2.098 r  disp/SAD_vector_reg[1][3]_i_18/O
                         net (fo=18, routed)          0.934     3.033    disp/SAD_vector_reg[1][3]_i_18_n_0
    SLICE_X101Y25        LUT5 (Prop_lut5_I2_O)        0.299     3.332 r  disp/SAD_vector[1][3]_i_9/O
                         net (fo=90, routed)          1.177     4.509    disp/SAD_vector[1][3]_i_9_n_0
    SLICE_X101Y22        LUT3 (Prop_lut3_I0_O)        0.124     4.633 r  disp/SAD_vector[1][5]_i_114/O
                         net (fo=16, routed)          0.966     5.598    disp/SAD_vector[1][5]_i_114_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.124 r  disp/SAD_vector_reg[1][1]_i_2725/CO[3]
                         net (fo=1, routed)           0.000     6.124    disp/SAD_vector_reg[1][1]_i_2725_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.238 r  disp/SAD_vector_reg[1][1]_i_2687/CO[3]
                         net (fo=1, routed)           0.000     6.238    disp/SAD_vector_reg[1][1]_i_2687_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.352 r  disp/SAD_vector_reg[1][1]_i_2641/CO[3]
                         net (fo=1, routed)           0.000     6.352    disp/SAD_vector_reg[1][1]_i_2641_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 r  disp/SAD_vector_reg[1][1]_i_2583/CO[3]
                         net (fo=1, routed)           0.000     6.466    disp/SAD_vector_reg[1][1]_i_2583_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.580 r  disp/SAD_vector_reg[1][1]_i_2519/CO[3]
                         net (fo=1, routed)           0.000     6.580    disp/SAD_vector_reg[1][1]_i_2519_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.694 r  disp/SAD_vector_reg[1][1]_i_2456/CO[3]
                         net (fo=1, routed)           0.000     6.694    disp/SAD_vector_reg[1][1]_i_2456_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  disp/SAD_vector_reg[1][1]_i_2394/CO[3]
                         net (fo=1, routed)           0.000     6.808    disp/SAD_vector_reg[1][1]_i_2394_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  disp/SAD_vector_reg[1][1]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     6.922    disp/SAD_vector_reg[1][1]_i_2332_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 r  disp/SAD_vector_reg[1][1]_i_2270/O[1]
                         net (fo=3, routed)           1.284     8.540    disp/SAD_vector_reg[1][1]_i_2270_n_6
    SLICE_X97Y24         LUT3 (Prop_lut3_I0_O)        0.303     8.843 r  disp/SAD_vector[1][1]_i_2191/O
                         net (fo=1, routed)           1.072     9.915    disp/SAD_vector[1][1]_i_2191_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.465 r  disp/SAD_vector_reg[1][1]_i_2115/CO[3]
                         net (fo=1, routed)           0.000    10.465    disp/SAD_vector_reg[1][1]_i_2115_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  disp/SAD_vector_reg[1][1]_i_2025/CO[3]
                         net (fo=1, routed)           0.000    10.582    disp/SAD_vector_reg[1][1]_i_2025_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  disp/SAD_vector_reg[1][1]_i_1929/CO[3]
                         net (fo=1, routed)           0.000    10.699    disp/SAD_vector_reg[1][1]_i_1929_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  disp/SAD_vector_reg[1][1]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    10.816    disp/SAD_vector_reg[1][1]_i_1833_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.933 r  disp/SAD_vector_reg[1][1]_i_1738/CO[3]
                         net (fo=1, routed)           0.000    10.933    disp/SAD_vector_reg[1][1]_i_1738_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.050 r  disp/SAD_vector_reg[1][1]_i_1643/CO[3]
                         net (fo=1, routed)           0.000    11.050    disp/SAD_vector_reg[1][1]_i_1643_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.167 r  disp/SAD_vector_reg[1][1]_i_1544/CO[3]
                         net (fo=1, routed)           0.000    11.167    disp/SAD_vector_reg[1][1]_i_1544_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.284 r  disp/SAD_vector_reg[1][1]_i_1436/CO[3]
                         net (fo=1, routed)           0.000    11.284    disp/SAD_vector_reg[1][1]_i_1436_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.401 r  disp/SAD_vector_reg[1][1]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    11.401    disp/SAD_vector_reg[1][1]_i_1322_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.518 r  disp/SAD_vector_reg[1][1]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    11.518    disp/SAD_vector_reg[1][1]_i_1198_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.635 r  disp/SAD_vector_reg[1][1]_i_1078/CO[3]
                         net (fo=1, routed)           0.000    11.635    disp/SAD_vector_reg[1][1]_i_1078_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.752 r  disp/SAD_vector_reg[1][1]_i_959/CO[3]
                         net (fo=1, routed)           0.000    11.752    disp/SAD_vector_reg[1][1]_i_959_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.869 r  disp/SAD_vector_reg[1][1]_i_840/CO[3]
                         net (fo=1, routed)           0.000    11.869    disp/SAD_vector_reg[1][1]_i_840_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.986 r  disp/SAD_vector_reg[1][1]_i_717/CO[3]
                         net (fo=1, routed)           0.000    11.986    disp/SAD_vector_reg[1][1]_i_717_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.103 r  disp/SAD_vector_reg[1][1]_i_580/CO[3]
                         net (fo=1, routed)           0.000    12.103    disp/SAD_vector_reg[1][1]_i_580_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  disp/SAD_vector_reg[1][1]_i_439/CO[3]
                         net (fo=1, routed)           0.000    12.220    disp/SAD_vector_reg[1][1]_i_439_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.337 r  disp/SAD_vector_reg[1][1]_i_310/CO[3]
                         net (fo=1, routed)           0.000    12.337    disp/SAD_vector_reg[1][1]_i_310_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.454 r  disp/SAD_vector_reg[1][1]_i_189/CO[3]
                         net (fo=1, routed)           0.001    12.455    disp/SAD_vector_reg[1][1]_i_189_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.572 r  disp/SAD_vector_reg[1][1]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.572    disp/SAD_vector_reg[1][1]_i_128_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.895 r  disp/SAD_vector_reg[1][5]_i_52/O[1]
                         net (fo=3, routed)           1.462    14.357    disp/SAD_vector_reg[1][5]_i_52_n_6
    SLICE_X86Y40         LUT3 (Prop_lut3_I1_O)        0.306    14.663 r  disp/SAD_vector[1][1]_i_47/O
                         net (fo=1, routed)           0.777    15.441    disp/SAD_vector[1][1]_i_47_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.826 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.826    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.940 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.940    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X91Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.054    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X91Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.168    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  disp/SAD_vector_reg[1][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.282    disp/SAD_vector_reg[1][17]_i_13_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.396 r  disp/SAD_vector_reg[1][21]_i_13/CO[3]
                         net (fo=1, routed)           0.001    16.396    disp/SAD_vector_reg[1][21]_i_13_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.709 r  disp/SAD_vector_reg[1][25]_i_13/O[3]
                         net (fo=3, routed)           1.134    17.843    disp/SAD_vector_reg[1][25]_i_13_n_4
    SLICE_X76Y47         LUT3 (Prop_lut3_I1_O)        0.306    18.149 r  disp/SAD_vector[1][25]_i_14/O
                         net (fo=2, routed)           0.588    18.737    disp/SAD_vector[1][25]_i_14_n_0
    SLICE_X78Y48         LUT5 (Prop_lut5_I1_O)        0.124    18.861 r  disp/SAD_vector[1][25]_i_5/O
                         net (fo=2, routed)           1.385    20.246    disp/SAD_vector[1][25]_i_5_n_0
    SLICE_X90Y48         LUT6 (Prop_lut6_I0_O)        0.124    20.370 r  disp/SAD_vector[1][25]_i_9/O
                         net (fo=1, routed)           0.000    20.370    disp/SAD_vector[1][25]_i_9_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.750 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.750    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.989 r  disp/SAD_vector_reg[1][29]_i_3/O[2]
                         net (fo=5, routed)           1.253    22.242    disp/SAD_vector_reg[1][29]_i_3_n_5
    SLICE_X80Y47         LUT2 (Prop_lut2_I1_O)        0.301    22.543 r  disp/SAD_vector[1][149]_i_504/O
                         net (fo=1, routed)           0.000    22.543    disp/SAD_vector[1][149]_i_504_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.075 r  disp/SAD_vector_reg[1][149]_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.075    disp/SAD_vector_reg[1][149]_i_486_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.297 r  disp/SAD_vector_reg[1][149]_i_472/O[0]
                         net (fo=3, routed)           0.854    24.151    disp/SAD_vector_reg[1][149]_i_472_n_7
    SLICE_X62Y48         LUT6 (Prop_lut6_I5_O)        0.299    24.450 r  disp/SAD_vector[1][149]_i_480/O
                         net (fo=1, routed)           0.774    25.224    disp/SAD_vector[1][149]_i_480_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.731 r  disp/SAD_vector_reg[1][149]_i_463/CO[3]
                         net (fo=1, routed)           0.000    25.731    disp/SAD_vector_reg[1][149]_i_463_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.845 r  disp/SAD_vector_reg[1][149]_i_449/CO[3]
                         net (fo=1, routed)           0.001    25.845    disp/SAD_vector_reg[1][149]_i_449_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.959 r  disp/SAD_vector_reg[1][149]_i_435/CO[3]
                         net (fo=1, routed)           0.000    25.959    disp/SAD_vector_reg[1][149]_i_435_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    26.073    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    26.187    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.301    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.415 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    26.415    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.529 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    26.529    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.643 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.643    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.757    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.871    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.000    26.985    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.099 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    27.099    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.213 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    27.213    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.327 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    27.327    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.441 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    27.441    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.555 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.555    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.669 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.669    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.783 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.783    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.897 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.897    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    28.011    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    28.125    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    28.239    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.353 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.353    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.467 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    28.467    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.581 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.581    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.695 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.009    28.704    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.818 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.818    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.932 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.932    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.046 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.611    29.657    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X62Y76         LUT3 (Prop_lut3_I0_O)        0.124    29.781 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.170    31.951    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X80Y37         LUT5 (Prop_lut5_I3_O)        0.124    32.075 r  disp/SAD_vector[1][10]_i_1/O
                         net (fo=20, routed)          1.638    33.713    disp/SAD_vector[1][10]_i_1_n_0
    SLICE_X106Y37        FDRE                                         r  disp/SAD_vector_reg[7][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.693     8.620    disp/clk_200MHz
    SLICE_X106Y37        FDRE                                         r  disp/SAD_vector_reg[7][10]/C
                         clock pessimism              0.462     9.082    
                         clock uncertainty           -0.084     8.998    
    SLICE_X106Y37        FDRE (Setup_fdre_C_D)       -0.061     8.937    disp/SAD_vector_reg[7][10]
  -------------------------------------------------------------------
                         required time                          8.937    
                         arrival time                         -33.713    
  -------------------------------------------------------------------
                         slack                                -24.776    

Slack (VIOLATED) :        -24.768ns  (required time - arrival time)
  Source:                 disp/blockIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_vector_reg[3][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0 rise@10.000ns - clk_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.548ns  (logic 14.322ns (41.455%)  route 20.226ns (58.545%))
  Logic Levels:           83  (CARRY4=70 LUT2=1 LUT3=5 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 8.619 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.789    -0.823    disp/clk_200MHz
    SLICE_X101Y52        FDRE                                         r  disp/blockIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  disp/blockIndex_reg[1]/Q
                         net (fo=766, routed)         2.124     1.757    disp/blockIndex[1]
    SLICE_X101Y24        LUT6 (Prop_lut6_I2_O)        0.124     1.881 r  disp/SAD_vector[1][3]_i_34/O
                         net (fo=1, routed)           0.000     1.881    disp/SAD_vector[1][3]_i_34_n_0
    SLICE_X101Y24        MUXF7 (Prop_muxf7_I1_O)      0.217     2.098 r  disp/SAD_vector_reg[1][3]_i_18/O
                         net (fo=18, routed)          0.934     3.033    disp/SAD_vector_reg[1][3]_i_18_n_0
    SLICE_X101Y25        LUT5 (Prop_lut5_I2_O)        0.299     3.332 r  disp/SAD_vector[1][3]_i_9/O
                         net (fo=90, routed)          1.177     4.509    disp/SAD_vector[1][3]_i_9_n_0
    SLICE_X101Y22        LUT3 (Prop_lut3_I0_O)        0.124     4.633 r  disp/SAD_vector[1][5]_i_114/O
                         net (fo=16, routed)          0.966     5.598    disp/SAD_vector[1][5]_i_114_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.124 r  disp/SAD_vector_reg[1][1]_i_2725/CO[3]
                         net (fo=1, routed)           0.000     6.124    disp/SAD_vector_reg[1][1]_i_2725_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.238 r  disp/SAD_vector_reg[1][1]_i_2687/CO[3]
                         net (fo=1, routed)           0.000     6.238    disp/SAD_vector_reg[1][1]_i_2687_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.352 r  disp/SAD_vector_reg[1][1]_i_2641/CO[3]
                         net (fo=1, routed)           0.000     6.352    disp/SAD_vector_reg[1][1]_i_2641_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 r  disp/SAD_vector_reg[1][1]_i_2583/CO[3]
                         net (fo=1, routed)           0.000     6.466    disp/SAD_vector_reg[1][1]_i_2583_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.580 r  disp/SAD_vector_reg[1][1]_i_2519/CO[3]
                         net (fo=1, routed)           0.000     6.580    disp/SAD_vector_reg[1][1]_i_2519_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.694 r  disp/SAD_vector_reg[1][1]_i_2456/CO[3]
                         net (fo=1, routed)           0.000     6.694    disp/SAD_vector_reg[1][1]_i_2456_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  disp/SAD_vector_reg[1][1]_i_2394/CO[3]
                         net (fo=1, routed)           0.000     6.808    disp/SAD_vector_reg[1][1]_i_2394_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  disp/SAD_vector_reg[1][1]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     6.922    disp/SAD_vector_reg[1][1]_i_2332_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 r  disp/SAD_vector_reg[1][1]_i_2270/O[1]
                         net (fo=3, routed)           1.284     8.540    disp/SAD_vector_reg[1][1]_i_2270_n_6
    SLICE_X97Y24         LUT3 (Prop_lut3_I0_O)        0.303     8.843 r  disp/SAD_vector[1][1]_i_2191/O
                         net (fo=1, routed)           1.072     9.915    disp/SAD_vector[1][1]_i_2191_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.465 r  disp/SAD_vector_reg[1][1]_i_2115/CO[3]
                         net (fo=1, routed)           0.000    10.465    disp/SAD_vector_reg[1][1]_i_2115_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  disp/SAD_vector_reg[1][1]_i_2025/CO[3]
                         net (fo=1, routed)           0.000    10.582    disp/SAD_vector_reg[1][1]_i_2025_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  disp/SAD_vector_reg[1][1]_i_1929/CO[3]
                         net (fo=1, routed)           0.000    10.699    disp/SAD_vector_reg[1][1]_i_1929_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  disp/SAD_vector_reg[1][1]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    10.816    disp/SAD_vector_reg[1][1]_i_1833_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.933 r  disp/SAD_vector_reg[1][1]_i_1738/CO[3]
                         net (fo=1, routed)           0.000    10.933    disp/SAD_vector_reg[1][1]_i_1738_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.050 r  disp/SAD_vector_reg[1][1]_i_1643/CO[3]
                         net (fo=1, routed)           0.000    11.050    disp/SAD_vector_reg[1][1]_i_1643_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.167 r  disp/SAD_vector_reg[1][1]_i_1544/CO[3]
                         net (fo=1, routed)           0.000    11.167    disp/SAD_vector_reg[1][1]_i_1544_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.284 r  disp/SAD_vector_reg[1][1]_i_1436/CO[3]
                         net (fo=1, routed)           0.000    11.284    disp/SAD_vector_reg[1][1]_i_1436_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.401 r  disp/SAD_vector_reg[1][1]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    11.401    disp/SAD_vector_reg[1][1]_i_1322_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.518 r  disp/SAD_vector_reg[1][1]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    11.518    disp/SAD_vector_reg[1][1]_i_1198_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.635 r  disp/SAD_vector_reg[1][1]_i_1078/CO[3]
                         net (fo=1, routed)           0.000    11.635    disp/SAD_vector_reg[1][1]_i_1078_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.752 r  disp/SAD_vector_reg[1][1]_i_959/CO[3]
                         net (fo=1, routed)           0.000    11.752    disp/SAD_vector_reg[1][1]_i_959_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.869 r  disp/SAD_vector_reg[1][1]_i_840/CO[3]
                         net (fo=1, routed)           0.000    11.869    disp/SAD_vector_reg[1][1]_i_840_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.986 r  disp/SAD_vector_reg[1][1]_i_717/CO[3]
                         net (fo=1, routed)           0.000    11.986    disp/SAD_vector_reg[1][1]_i_717_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.103 r  disp/SAD_vector_reg[1][1]_i_580/CO[3]
                         net (fo=1, routed)           0.000    12.103    disp/SAD_vector_reg[1][1]_i_580_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  disp/SAD_vector_reg[1][1]_i_439/CO[3]
                         net (fo=1, routed)           0.000    12.220    disp/SAD_vector_reg[1][1]_i_439_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.337 r  disp/SAD_vector_reg[1][1]_i_310/CO[3]
                         net (fo=1, routed)           0.000    12.337    disp/SAD_vector_reg[1][1]_i_310_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.454 r  disp/SAD_vector_reg[1][1]_i_189/CO[3]
                         net (fo=1, routed)           0.001    12.455    disp/SAD_vector_reg[1][1]_i_189_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.572 r  disp/SAD_vector_reg[1][1]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.572    disp/SAD_vector_reg[1][1]_i_128_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.895 r  disp/SAD_vector_reg[1][5]_i_52/O[1]
                         net (fo=3, routed)           1.462    14.357    disp/SAD_vector_reg[1][5]_i_52_n_6
    SLICE_X86Y40         LUT3 (Prop_lut3_I1_O)        0.306    14.663 r  disp/SAD_vector[1][1]_i_47/O
                         net (fo=1, routed)           0.777    15.441    disp/SAD_vector[1][1]_i_47_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.826 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.826    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.940 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.940    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X91Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.054    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X91Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.168    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  disp/SAD_vector_reg[1][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.282    disp/SAD_vector_reg[1][17]_i_13_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.396 r  disp/SAD_vector_reg[1][21]_i_13/CO[3]
                         net (fo=1, routed)           0.001    16.396    disp/SAD_vector_reg[1][21]_i_13_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.709 r  disp/SAD_vector_reg[1][25]_i_13/O[3]
                         net (fo=3, routed)           1.134    17.843    disp/SAD_vector_reg[1][25]_i_13_n_4
    SLICE_X76Y47         LUT3 (Prop_lut3_I1_O)        0.306    18.149 r  disp/SAD_vector[1][25]_i_14/O
                         net (fo=2, routed)           0.588    18.737    disp/SAD_vector[1][25]_i_14_n_0
    SLICE_X78Y48         LUT5 (Prop_lut5_I1_O)        0.124    18.861 r  disp/SAD_vector[1][25]_i_5/O
                         net (fo=2, routed)           1.385    20.246    disp/SAD_vector[1][25]_i_5_n_0
    SLICE_X90Y48         LUT6 (Prop_lut6_I0_O)        0.124    20.370 r  disp/SAD_vector[1][25]_i_9/O
                         net (fo=1, routed)           0.000    20.370    disp/SAD_vector[1][25]_i_9_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.750 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.750    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.989 r  disp/SAD_vector_reg[1][29]_i_3/O[2]
                         net (fo=5, routed)           1.253    22.242    disp/SAD_vector_reg[1][29]_i_3_n_5
    SLICE_X80Y47         LUT2 (Prop_lut2_I1_O)        0.301    22.543 r  disp/SAD_vector[1][149]_i_504/O
                         net (fo=1, routed)           0.000    22.543    disp/SAD_vector[1][149]_i_504_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.075 r  disp/SAD_vector_reg[1][149]_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.075    disp/SAD_vector_reg[1][149]_i_486_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.297 r  disp/SAD_vector_reg[1][149]_i_472/O[0]
                         net (fo=3, routed)           0.854    24.151    disp/SAD_vector_reg[1][149]_i_472_n_7
    SLICE_X62Y48         LUT6 (Prop_lut6_I5_O)        0.299    24.450 r  disp/SAD_vector[1][149]_i_480/O
                         net (fo=1, routed)           0.774    25.224    disp/SAD_vector[1][149]_i_480_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.731 r  disp/SAD_vector_reg[1][149]_i_463/CO[3]
                         net (fo=1, routed)           0.000    25.731    disp/SAD_vector_reg[1][149]_i_463_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.845 r  disp/SAD_vector_reg[1][149]_i_449/CO[3]
                         net (fo=1, routed)           0.001    25.845    disp/SAD_vector_reg[1][149]_i_449_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.959 r  disp/SAD_vector_reg[1][149]_i_435/CO[3]
                         net (fo=1, routed)           0.000    25.959    disp/SAD_vector_reg[1][149]_i_435_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    26.073    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    26.187    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.301    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.415 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    26.415    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.529 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    26.529    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.643 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.643    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.757    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.871    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.000    26.985    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.099 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    27.099    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.213 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    27.213    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.327 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    27.327    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.441 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    27.441    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.555 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.555    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.669 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.669    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.783 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.783    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.897 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.897    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    28.011    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    28.125    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    28.239    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.353 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.353    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.467 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    28.467    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.581 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.581    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.695 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.009    28.704    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.818 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.818    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.932 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.932    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.046 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.611    29.657    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X62Y76         LUT3 (Prop_lut3_I0_O)        0.124    29.781 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.170    31.951    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X80Y37         LUT5 (Prop_lut5_I3_O)        0.124    32.075 r  disp/SAD_vector[1][10]_i_1/O
                         net (fo=20, routed)          1.650    33.725    disp/SAD_vector[1][10]_i_1_n_0
    SLICE_X106Y35        FDRE                                         r  disp/SAD_vector_reg[3][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.692     8.619    disp/clk_200MHz
    SLICE_X106Y35        FDRE                                         r  disp/SAD_vector_reg[3][10]/C
                         clock pessimism              0.462     9.081    
                         clock uncertainty           -0.084     8.997    
    SLICE_X106Y35        FDRE (Setup_fdre_C_D)       -0.040     8.957    disp/SAD_vector_reg[3][10]
  -------------------------------------------------------------------
                         required time                          8.957    
                         arrival time                         -33.725    
  -------------------------------------------------------------------
                         slack                                -24.768    

Slack (VIOLATED) :        -24.746ns  (required time - arrival time)
  Source:                 disp/blockIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_vector_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0 rise@10.000ns - clk_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.621ns  (logic 14.322ns (41.368%)  route 20.299ns (58.633%))
  Logic Levels:           83  (CARRY4=70 LUT2=1 LUT3=5 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 8.607 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.789    -0.823    disp/clk_200MHz
    SLICE_X101Y52        FDRE                                         r  disp/blockIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  disp/blockIndex_reg[1]/Q
                         net (fo=766, routed)         2.124     1.757    disp/blockIndex[1]
    SLICE_X101Y24        LUT6 (Prop_lut6_I2_O)        0.124     1.881 r  disp/SAD_vector[1][3]_i_34/O
                         net (fo=1, routed)           0.000     1.881    disp/SAD_vector[1][3]_i_34_n_0
    SLICE_X101Y24        MUXF7 (Prop_muxf7_I1_O)      0.217     2.098 r  disp/SAD_vector_reg[1][3]_i_18/O
                         net (fo=18, routed)          0.934     3.033    disp/SAD_vector_reg[1][3]_i_18_n_0
    SLICE_X101Y25        LUT5 (Prop_lut5_I2_O)        0.299     3.332 r  disp/SAD_vector[1][3]_i_9/O
                         net (fo=90, routed)          1.177     4.509    disp/SAD_vector[1][3]_i_9_n_0
    SLICE_X101Y22        LUT3 (Prop_lut3_I0_O)        0.124     4.633 r  disp/SAD_vector[1][5]_i_114/O
                         net (fo=16, routed)          0.966     5.598    disp/SAD_vector[1][5]_i_114_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.124 r  disp/SAD_vector_reg[1][1]_i_2725/CO[3]
                         net (fo=1, routed)           0.000     6.124    disp/SAD_vector_reg[1][1]_i_2725_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.238 r  disp/SAD_vector_reg[1][1]_i_2687/CO[3]
                         net (fo=1, routed)           0.000     6.238    disp/SAD_vector_reg[1][1]_i_2687_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.352 r  disp/SAD_vector_reg[1][1]_i_2641/CO[3]
                         net (fo=1, routed)           0.000     6.352    disp/SAD_vector_reg[1][1]_i_2641_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 r  disp/SAD_vector_reg[1][1]_i_2583/CO[3]
                         net (fo=1, routed)           0.000     6.466    disp/SAD_vector_reg[1][1]_i_2583_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.580 r  disp/SAD_vector_reg[1][1]_i_2519/CO[3]
                         net (fo=1, routed)           0.000     6.580    disp/SAD_vector_reg[1][1]_i_2519_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.694 r  disp/SAD_vector_reg[1][1]_i_2456/CO[3]
                         net (fo=1, routed)           0.000     6.694    disp/SAD_vector_reg[1][1]_i_2456_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  disp/SAD_vector_reg[1][1]_i_2394/CO[3]
                         net (fo=1, routed)           0.000     6.808    disp/SAD_vector_reg[1][1]_i_2394_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  disp/SAD_vector_reg[1][1]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     6.922    disp/SAD_vector_reg[1][1]_i_2332_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 r  disp/SAD_vector_reg[1][1]_i_2270/O[1]
                         net (fo=3, routed)           1.284     8.540    disp/SAD_vector_reg[1][1]_i_2270_n_6
    SLICE_X97Y24         LUT3 (Prop_lut3_I0_O)        0.303     8.843 r  disp/SAD_vector[1][1]_i_2191/O
                         net (fo=1, routed)           1.072     9.915    disp/SAD_vector[1][1]_i_2191_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.465 r  disp/SAD_vector_reg[1][1]_i_2115/CO[3]
                         net (fo=1, routed)           0.000    10.465    disp/SAD_vector_reg[1][1]_i_2115_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  disp/SAD_vector_reg[1][1]_i_2025/CO[3]
                         net (fo=1, routed)           0.000    10.582    disp/SAD_vector_reg[1][1]_i_2025_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  disp/SAD_vector_reg[1][1]_i_1929/CO[3]
                         net (fo=1, routed)           0.000    10.699    disp/SAD_vector_reg[1][1]_i_1929_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  disp/SAD_vector_reg[1][1]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    10.816    disp/SAD_vector_reg[1][1]_i_1833_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.933 r  disp/SAD_vector_reg[1][1]_i_1738/CO[3]
                         net (fo=1, routed)           0.000    10.933    disp/SAD_vector_reg[1][1]_i_1738_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.050 r  disp/SAD_vector_reg[1][1]_i_1643/CO[3]
                         net (fo=1, routed)           0.000    11.050    disp/SAD_vector_reg[1][1]_i_1643_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.167 r  disp/SAD_vector_reg[1][1]_i_1544/CO[3]
                         net (fo=1, routed)           0.000    11.167    disp/SAD_vector_reg[1][1]_i_1544_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.284 r  disp/SAD_vector_reg[1][1]_i_1436/CO[3]
                         net (fo=1, routed)           0.000    11.284    disp/SAD_vector_reg[1][1]_i_1436_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.401 r  disp/SAD_vector_reg[1][1]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    11.401    disp/SAD_vector_reg[1][1]_i_1322_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.518 r  disp/SAD_vector_reg[1][1]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    11.518    disp/SAD_vector_reg[1][1]_i_1198_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.635 r  disp/SAD_vector_reg[1][1]_i_1078/CO[3]
                         net (fo=1, routed)           0.000    11.635    disp/SAD_vector_reg[1][1]_i_1078_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.752 r  disp/SAD_vector_reg[1][1]_i_959/CO[3]
                         net (fo=1, routed)           0.000    11.752    disp/SAD_vector_reg[1][1]_i_959_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.869 r  disp/SAD_vector_reg[1][1]_i_840/CO[3]
                         net (fo=1, routed)           0.000    11.869    disp/SAD_vector_reg[1][1]_i_840_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.986 r  disp/SAD_vector_reg[1][1]_i_717/CO[3]
                         net (fo=1, routed)           0.000    11.986    disp/SAD_vector_reg[1][1]_i_717_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.103 r  disp/SAD_vector_reg[1][1]_i_580/CO[3]
                         net (fo=1, routed)           0.000    12.103    disp/SAD_vector_reg[1][1]_i_580_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  disp/SAD_vector_reg[1][1]_i_439/CO[3]
                         net (fo=1, routed)           0.000    12.220    disp/SAD_vector_reg[1][1]_i_439_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.337 r  disp/SAD_vector_reg[1][1]_i_310/CO[3]
                         net (fo=1, routed)           0.000    12.337    disp/SAD_vector_reg[1][1]_i_310_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.454 r  disp/SAD_vector_reg[1][1]_i_189/CO[3]
                         net (fo=1, routed)           0.001    12.455    disp/SAD_vector_reg[1][1]_i_189_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.572 r  disp/SAD_vector_reg[1][1]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.572    disp/SAD_vector_reg[1][1]_i_128_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.895 r  disp/SAD_vector_reg[1][5]_i_52/O[1]
                         net (fo=3, routed)           1.462    14.357    disp/SAD_vector_reg[1][5]_i_52_n_6
    SLICE_X86Y40         LUT3 (Prop_lut3_I1_O)        0.306    14.663 r  disp/SAD_vector[1][1]_i_47/O
                         net (fo=1, routed)           0.777    15.441    disp/SAD_vector[1][1]_i_47_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.826 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.826    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.940 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.940    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X91Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.054    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X91Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.168    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  disp/SAD_vector_reg[1][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.282    disp/SAD_vector_reg[1][17]_i_13_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.396 r  disp/SAD_vector_reg[1][21]_i_13/CO[3]
                         net (fo=1, routed)           0.001    16.396    disp/SAD_vector_reg[1][21]_i_13_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.709 r  disp/SAD_vector_reg[1][25]_i_13/O[3]
                         net (fo=3, routed)           1.134    17.843    disp/SAD_vector_reg[1][25]_i_13_n_4
    SLICE_X76Y47         LUT3 (Prop_lut3_I1_O)        0.306    18.149 r  disp/SAD_vector[1][25]_i_14/O
                         net (fo=2, routed)           0.588    18.737    disp/SAD_vector[1][25]_i_14_n_0
    SLICE_X78Y48         LUT5 (Prop_lut5_I1_O)        0.124    18.861 r  disp/SAD_vector[1][25]_i_5/O
                         net (fo=2, routed)           1.385    20.246    disp/SAD_vector[1][25]_i_5_n_0
    SLICE_X90Y48         LUT6 (Prop_lut6_I0_O)        0.124    20.370 r  disp/SAD_vector[1][25]_i_9/O
                         net (fo=1, routed)           0.000    20.370    disp/SAD_vector[1][25]_i_9_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.750 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.750    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.989 r  disp/SAD_vector_reg[1][29]_i_3/O[2]
                         net (fo=5, routed)           1.253    22.242    disp/SAD_vector_reg[1][29]_i_3_n_5
    SLICE_X80Y47         LUT2 (Prop_lut2_I1_O)        0.301    22.543 r  disp/SAD_vector[1][149]_i_504/O
                         net (fo=1, routed)           0.000    22.543    disp/SAD_vector[1][149]_i_504_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.075 r  disp/SAD_vector_reg[1][149]_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.075    disp/SAD_vector_reg[1][149]_i_486_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.297 r  disp/SAD_vector_reg[1][149]_i_472/O[0]
                         net (fo=3, routed)           0.854    24.151    disp/SAD_vector_reg[1][149]_i_472_n_7
    SLICE_X62Y48         LUT6 (Prop_lut6_I5_O)        0.299    24.450 r  disp/SAD_vector[1][149]_i_480/O
                         net (fo=1, routed)           0.774    25.224    disp/SAD_vector[1][149]_i_480_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.731 r  disp/SAD_vector_reg[1][149]_i_463/CO[3]
                         net (fo=1, routed)           0.000    25.731    disp/SAD_vector_reg[1][149]_i_463_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.845 r  disp/SAD_vector_reg[1][149]_i_449/CO[3]
                         net (fo=1, routed)           0.001    25.845    disp/SAD_vector_reg[1][149]_i_449_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.959 r  disp/SAD_vector_reg[1][149]_i_435/CO[3]
                         net (fo=1, routed)           0.000    25.959    disp/SAD_vector_reg[1][149]_i_435_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    26.073    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    26.187    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.301    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.415 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    26.415    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.529 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    26.529    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.643 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.643    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.757    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.871    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.000    26.985    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.099 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    27.099    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.213 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    27.213    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.327 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    27.327    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.441 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    27.441    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.555 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.555    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.669 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.669    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.783 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.783    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.897 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.897    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    28.011    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    28.125    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    28.239    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.353 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.353    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.467 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    28.467    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.581 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.581    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.695 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.009    28.704    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.818 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.818    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.932 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.932    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.046 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.611    29.657    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X62Y76         LUT3 (Prop_lut3_I0_O)        0.124    29.781 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.421    32.202    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X96Y68         LUT5 (Prop_lut5_I3_O)        0.124    32.326 r  disp/SAD_vector[1][26]_i_1/O
                         net (fo=20, routed)          1.473    33.799    disp/SAD_vector[1][26]_i_1_n_0
    SLICE_X106Y63        FDRE                                         r  disp/SAD_vector_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.681     8.607    disp/clk_200MHz
    SLICE_X106Y63        FDRE                                         r  disp/SAD_vector_reg[0][26]/C
                         clock pessimism              0.576     9.183    
                         clock uncertainty           -0.084     9.100    
    SLICE_X106Y63        FDRE (Setup_fdre_C_D)       -0.047     9.053    disp/SAD_vector_reg[0][26]
  -------------------------------------------------------------------
                         required time                          9.053    
                         arrival time                         -33.799    
  -------------------------------------------------------------------
                         slack                                -24.746    

Slack (VIOLATED) :        -24.742ns  (required time - arrival time)
  Source:                 disp/blockIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_vector_reg[13][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0 rise@10.000ns - clk_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.534ns  (logic 14.322ns (41.473%)  route 20.212ns (58.527%))
  Logic Levels:           83  (CARRY4=70 LUT2=1 LUT3=5 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.381ns = ( 8.619 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.789    -0.823    disp/clk_200MHz
    SLICE_X101Y52        FDRE                                         r  disp/blockIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  disp/blockIndex_reg[1]/Q
                         net (fo=766, routed)         2.124     1.757    disp/blockIndex[1]
    SLICE_X101Y24        LUT6 (Prop_lut6_I2_O)        0.124     1.881 r  disp/SAD_vector[1][3]_i_34/O
                         net (fo=1, routed)           0.000     1.881    disp/SAD_vector[1][3]_i_34_n_0
    SLICE_X101Y24        MUXF7 (Prop_muxf7_I1_O)      0.217     2.098 r  disp/SAD_vector_reg[1][3]_i_18/O
                         net (fo=18, routed)          0.934     3.033    disp/SAD_vector_reg[1][3]_i_18_n_0
    SLICE_X101Y25        LUT5 (Prop_lut5_I2_O)        0.299     3.332 r  disp/SAD_vector[1][3]_i_9/O
                         net (fo=90, routed)          1.177     4.509    disp/SAD_vector[1][3]_i_9_n_0
    SLICE_X101Y22        LUT3 (Prop_lut3_I0_O)        0.124     4.633 r  disp/SAD_vector[1][5]_i_114/O
                         net (fo=16, routed)          0.966     5.598    disp/SAD_vector[1][5]_i_114_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.124 r  disp/SAD_vector_reg[1][1]_i_2725/CO[3]
                         net (fo=1, routed)           0.000     6.124    disp/SAD_vector_reg[1][1]_i_2725_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.238 r  disp/SAD_vector_reg[1][1]_i_2687/CO[3]
                         net (fo=1, routed)           0.000     6.238    disp/SAD_vector_reg[1][1]_i_2687_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.352 r  disp/SAD_vector_reg[1][1]_i_2641/CO[3]
                         net (fo=1, routed)           0.000     6.352    disp/SAD_vector_reg[1][1]_i_2641_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 r  disp/SAD_vector_reg[1][1]_i_2583/CO[3]
                         net (fo=1, routed)           0.000     6.466    disp/SAD_vector_reg[1][1]_i_2583_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.580 r  disp/SAD_vector_reg[1][1]_i_2519/CO[3]
                         net (fo=1, routed)           0.000     6.580    disp/SAD_vector_reg[1][1]_i_2519_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.694 r  disp/SAD_vector_reg[1][1]_i_2456/CO[3]
                         net (fo=1, routed)           0.000     6.694    disp/SAD_vector_reg[1][1]_i_2456_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  disp/SAD_vector_reg[1][1]_i_2394/CO[3]
                         net (fo=1, routed)           0.000     6.808    disp/SAD_vector_reg[1][1]_i_2394_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  disp/SAD_vector_reg[1][1]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     6.922    disp/SAD_vector_reg[1][1]_i_2332_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 r  disp/SAD_vector_reg[1][1]_i_2270/O[1]
                         net (fo=3, routed)           1.284     8.540    disp/SAD_vector_reg[1][1]_i_2270_n_6
    SLICE_X97Y24         LUT3 (Prop_lut3_I0_O)        0.303     8.843 r  disp/SAD_vector[1][1]_i_2191/O
                         net (fo=1, routed)           1.072     9.915    disp/SAD_vector[1][1]_i_2191_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.465 r  disp/SAD_vector_reg[1][1]_i_2115/CO[3]
                         net (fo=1, routed)           0.000    10.465    disp/SAD_vector_reg[1][1]_i_2115_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  disp/SAD_vector_reg[1][1]_i_2025/CO[3]
                         net (fo=1, routed)           0.000    10.582    disp/SAD_vector_reg[1][1]_i_2025_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  disp/SAD_vector_reg[1][1]_i_1929/CO[3]
                         net (fo=1, routed)           0.000    10.699    disp/SAD_vector_reg[1][1]_i_1929_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  disp/SAD_vector_reg[1][1]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    10.816    disp/SAD_vector_reg[1][1]_i_1833_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.933 r  disp/SAD_vector_reg[1][1]_i_1738/CO[3]
                         net (fo=1, routed)           0.000    10.933    disp/SAD_vector_reg[1][1]_i_1738_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.050 r  disp/SAD_vector_reg[1][1]_i_1643/CO[3]
                         net (fo=1, routed)           0.000    11.050    disp/SAD_vector_reg[1][1]_i_1643_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.167 r  disp/SAD_vector_reg[1][1]_i_1544/CO[3]
                         net (fo=1, routed)           0.000    11.167    disp/SAD_vector_reg[1][1]_i_1544_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.284 r  disp/SAD_vector_reg[1][1]_i_1436/CO[3]
                         net (fo=1, routed)           0.000    11.284    disp/SAD_vector_reg[1][1]_i_1436_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.401 r  disp/SAD_vector_reg[1][1]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    11.401    disp/SAD_vector_reg[1][1]_i_1322_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.518 r  disp/SAD_vector_reg[1][1]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    11.518    disp/SAD_vector_reg[1][1]_i_1198_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.635 r  disp/SAD_vector_reg[1][1]_i_1078/CO[3]
                         net (fo=1, routed)           0.000    11.635    disp/SAD_vector_reg[1][1]_i_1078_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.752 r  disp/SAD_vector_reg[1][1]_i_959/CO[3]
                         net (fo=1, routed)           0.000    11.752    disp/SAD_vector_reg[1][1]_i_959_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.869 r  disp/SAD_vector_reg[1][1]_i_840/CO[3]
                         net (fo=1, routed)           0.000    11.869    disp/SAD_vector_reg[1][1]_i_840_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.986 r  disp/SAD_vector_reg[1][1]_i_717/CO[3]
                         net (fo=1, routed)           0.000    11.986    disp/SAD_vector_reg[1][1]_i_717_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.103 r  disp/SAD_vector_reg[1][1]_i_580/CO[3]
                         net (fo=1, routed)           0.000    12.103    disp/SAD_vector_reg[1][1]_i_580_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  disp/SAD_vector_reg[1][1]_i_439/CO[3]
                         net (fo=1, routed)           0.000    12.220    disp/SAD_vector_reg[1][1]_i_439_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.337 r  disp/SAD_vector_reg[1][1]_i_310/CO[3]
                         net (fo=1, routed)           0.000    12.337    disp/SAD_vector_reg[1][1]_i_310_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.454 r  disp/SAD_vector_reg[1][1]_i_189/CO[3]
                         net (fo=1, routed)           0.001    12.455    disp/SAD_vector_reg[1][1]_i_189_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.572 r  disp/SAD_vector_reg[1][1]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.572    disp/SAD_vector_reg[1][1]_i_128_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.895 r  disp/SAD_vector_reg[1][5]_i_52/O[1]
                         net (fo=3, routed)           1.462    14.357    disp/SAD_vector_reg[1][5]_i_52_n_6
    SLICE_X86Y40         LUT3 (Prop_lut3_I1_O)        0.306    14.663 r  disp/SAD_vector[1][1]_i_47/O
                         net (fo=1, routed)           0.777    15.441    disp/SAD_vector[1][1]_i_47_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.826 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.826    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.940 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.940    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X91Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.054    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X91Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.168    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  disp/SAD_vector_reg[1][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.282    disp/SAD_vector_reg[1][17]_i_13_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.396 r  disp/SAD_vector_reg[1][21]_i_13/CO[3]
                         net (fo=1, routed)           0.001    16.396    disp/SAD_vector_reg[1][21]_i_13_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.709 r  disp/SAD_vector_reg[1][25]_i_13/O[3]
                         net (fo=3, routed)           1.134    17.843    disp/SAD_vector_reg[1][25]_i_13_n_4
    SLICE_X76Y47         LUT3 (Prop_lut3_I1_O)        0.306    18.149 r  disp/SAD_vector[1][25]_i_14/O
                         net (fo=2, routed)           0.588    18.737    disp/SAD_vector[1][25]_i_14_n_0
    SLICE_X78Y48         LUT5 (Prop_lut5_I1_O)        0.124    18.861 r  disp/SAD_vector[1][25]_i_5/O
                         net (fo=2, routed)           1.385    20.246    disp/SAD_vector[1][25]_i_5_n_0
    SLICE_X90Y48         LUT6 (Prop_lut6_I0_O)        0.124    20.370 r  disp/SAD_vector[1][25]_i_9/O
                         net (fo=1, routed)           0.000    20.370    disp/SAD_vector[1][25]_i_9_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.750 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.750    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.989 r  disp/SAD_vector_reg[1][29]_i_3/O[2]
                         net (fo=5, routed)           1.253    22.242    disp/SAD_vector_reg[1][29]_i_3_n_5
    SLICE_X80Y47         LUT2 (Prop_lut2_I1_O)        0.301    22.543 r  disp/SAD_vector[1][149]_i_504/O
                         net (fo=1, routed)           0.000    22.543    disp/SAD_vector[1][149]_i_504_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.075 r  disp/SAD_vector_reg[1][149]_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.075    disp/SAD_vector_reg[1][149]_i_486_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.297 r  disp/SAD_vector_reg[1][149]_i_472/O[0]
                         net (fo=3, routed)           0.854    24.151    disp/SAD_vector_reg[1][149]_i_472_n_7
    SLICE_X62Y48         LUT6 (Prop_lut6_I5_O)        0.299    24.450 r  disp/SAD_vector[1][149]_i_480/O
                         net (fo=1, routed)           0.774    25.224    disp/SAD_vector[1][149]_i_480_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.731 r  disp/SAD_vector_reg[1][149]_i_463/CO[3]
                         net (fo=1, routed)           0.000    25.731    disp/SAD_vector_reg[1][149]_i_463_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.845 r  disp/SAD_vector_reg[1][149]_i_449/CO[3]
                         net (fo=1, routed)           0.001    25.845    disp/SAD_vector_reg[1][149]_i_449_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.959 r  disp/SAD_vector_reg[1][149]_i_435/CO[3]
                         net (fo=1, routed)           0.000    25.959    disp/SAD_vector_reg[1][149]_i_435_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    26.073    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    26.187    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.301    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.415 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    26.415    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.529 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    26.529    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.643 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.643    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.757    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.871    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.000    26.985    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.099 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    27.099    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.213 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    27.213    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.327 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    27.327    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.441 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    27.441    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.555 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.555    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.669 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.669    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.783 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.783    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.897 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.897    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    28.011    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    28.125    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    28.239    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.353 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.353    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.467 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    28.467    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.581 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.581    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.695 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.009    28.704    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.818 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.818    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.932 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.932    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.046 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.611    29.657    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X62Y76         LUT3 (Prop_lut3_I0_O)        0.124    29.781 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.170    31.951    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X80Y37         LUT5 (Prop_lut5_I3_O)        0.124    32.075 r  disp/SAD_vector[1][10]_i_1/O
                         net (fo=20, routed)          1.636    33.711    disp/SAD_vector[1][10]_i_1_n_0
    SLICE_X108Y36        FDRE                                         r  disp/SAD_vector_reg[13][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.692     8.619    disp/clk_200MHz
    SLICE_X108Y36        FDRE                                         r  disp/SAD_vector_reg[13][10]/C
                         clock pessimism              0.462     9.081    
                         clock uncertainty           -0.084     8.997    
    SLICE_X108Y36        FDRE (Setup_fdre_C_D)       -0.028     8.969    disp/SAD_vector_reg[13][10]
  -------------------------------------------------------------------
                         required time                          8.969    
                         arrival time                         -33.711    
  -------------------------------------------------------------------
                         slack                                -24.742    

Slack (VIOLATED) :        -24.697ns  (required time - arrival time)
  Source:                 disp/blockIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/SAD_vector_reg[10][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0 rise@10.000ns - clk_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        34.391ns  (logic 14.322ns (41.644%)  route 20.069ns (58.356%))
  Logic Levels:           83  (CARRY4=70 LUT2=1 LUT3=5 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.789    -0.823    disp/clk_200MHz
    SLICE_X101Y52        FDRE                                         r  disp/blockIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.367 r  disp/blockIndex_reg[1]/Q
                         net (fo=766, routed)         2.124     1.757    disp/blockIndex[1]
    SLICE_X101Y24        LUT6 (Prop_lut6_I2_O)        0.124     1.881 r  disp/SAD_vector[1][3]_i_34/O
                         net (fo=1, routed)           0.000     1.881    disp/SAD_vector[1][3]_i_34_n_0
    SLICE_X101Y24        MUXF7 (Prop_muxf7_I1_O)      0.217     2.098 r  disp/SAD_vector_reg[1][3]_i_18/O
                         net (fo=18, routed)          0.934     3.033    disp/SAD_vector_reg[1][3]_i_18_n_0
    SLICE_X101Y25        LUT5 (Prop_lut5_I2_O)        0.299     3.332 r  disp/SAD_vector[1][3]_i_9/O
                         net (fo=90, routed)          1.177     4.509    disp/SAD_vector[1][3]_i_9_n_0
    SLICE_X101Y22        LUT3 (Prop_lut3_I0_O)        0.124     4.633 r  disp/SAD_vector[1][5]_i_114/O
                         net (fo=16, routed)          0.966     5.598    disp/SAD_vector[1][5]_i_114_n_0
    SLICE_X97Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.124 r  disp/SAD_vector_reg[1][1]_i_2725/CO[3]
                         net (fo=1, routed)           0.000     6.124    disp/SAD_vector_reg[1][1]_i_2725_n_0
    SLICE_X97Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.238 r  disp/SAD_vector_reg[1][1]_i_2687/CO[3]
                         net (fo=1, routed)           0.000     6.238    disp/SAD_vector_reg[1][1]_i_2687_n_0
    SLICE_X97Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.352 r  disp/SAD_vector_reg[1][1]_i_2641/CO[3]
                         net (fo=1, routed)           0.000     6.352    disp/SAD_vector_reg[1][1]_i_2641_n_0
    SLICE_X97Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.466 r  disp/SAD_vector_reg[1][1]_i_2583/CO[3]
                         net (fo=1, routed)           0.000     6.466    disp/SAD_vector_reg[1][1]_i_2583_n_0
    SLICE_X97Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.580 r  disp/SAD_vector_reg[1][1]_i_2519/CO[3]
                         net (fo=1, routed)           0.000     6.580    disp/SAD_vector_reg[1][1]_i_2519_n_0
    SLICE_X97Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.694 r  disp/SAD_vector_reg[1][1]_i_2456/CO[3]
                         net (fo=1, routed)           0.000     6.694    disp/SAD_vector_reg[1][1]_i_2456_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.808 r  disp/SAD_vector_reg[1][1]_i_2394/CO[3]
                         net (fo=1, routed)           0.000     6.808    disp/SAD_vector_reg[1][1]_i_2394_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  disp/SAD_vector_reg[1][1]_i_2332/CO[3]
                         net (fo=1, routed)           0.000     6.922    disp/SAD_vector_reg[1][1]_i_2332_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.256 r  disp/SAD_vector_reg[1][1]_i_2270/O[1]
                         net (fo=3, routed)           1.284     8.540    disp/SAD_vector_reg[1][1]_i_2270_n_6
    SLICE_X97Y24         LUT3 (Prop_lut3_I0_O)        0.303     8.843 r  disp/SAD_vector[1][1]_i_2191/O
                         net (fo=1, routed)           1.072     9.915    disp/SAD_vector[1][1]_i_2191_n_0
    SLICE_X94Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.465 r  disp/SAD_vector_reg[1][1]_i_2115/CO[3]
                         net (fo=1, routed)           0.000    10.465    disp/SAD_vector_reg[1][1]_i_2115_n_0
    SLICE_X94Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  disp/SAD_vector_reg[1][1]_i_2025/CO[3]
                         net (fo=1, routed)           0.000    10.582    disp/SAD_vector_reg[1][1]_i_2025_n_0
    SLICE_X94Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  disp/SAD_vector_reg[1][1]_i_1929/CO[3]
                         net (fo=1, routed)           0.000    10.699    disp/SAD_vector_reg[1][1]_i_1929_n_0
    SLICE_X94Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.816 r  disp/SAD_vector_reg[1][1]_i_1833/CO[3]
                         net (fo=1, routed)           0.000    10.816    disp/SAD_vector_reg[1][1]_i_1833_n_0
    SLICE_X94Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.933 r  disp/SAD_vector_reg[1][1]_i_1738/CO[3]
                         net (fo=1, routed)           0.000    10.933    disp/SAD_vector_reg[1][1]_i_1738_n_0
    SLICE_X94Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.050 r  disp/SAD_vector_reg[1][1]_i_1643/CO[3]
                         net (fo=1, routed)           0.000    11.050    disp/SAD_vector_reg[1][1]_i_1643_n_0
    SLICE_X94Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.167 r  disp/SAD_vector_reg[1][1]_i_1544/CO[3]
                         net (fo=1, routed)           0.000    11.167    disp/SAD_vector_reg[1][1]_i_1544_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.284 r  disp/SAD_vector_reg[1][1]_i_1436/CO[3]
                         net (fo=1, routed)           0.000    11.284    disp/SAD_vector_reg[1][1]_i_1436_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.401 r  disp/SAD_vector_reg[1][1]_i_1322/CO[3]
                         net (fo=1, routed)           0.000    11.401    disp/SAD_vector_reg[1][1]_i_1322_n_0
    SLICE_X94Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.518 r  disp/SAD_vector_reg[1][1]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    11.518    disp/SAD_vector_reg[1][1]_i_1198_n_0
    SLICE_X94Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.635 r  disp/SAD_vector_reg[1][1]_i_1078/CO[3]
                         net (fo=1, routed)           0.000    11.635    disp/SAD_vector_reg[1][1]_i_1078_n_0
    SLICE_X94Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.752 r  disp/SAD_vector_reg[1][1]_i_959/CO[3]
                         net (fo=1, routed)           0.000    11.752    disp/SAD_vector_reg[1][1]_i_959_n_0
    SLICE_X94Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.869 r  disp/SAD_vector_reg[1][1]_i_840/CO[3]
                         net (fo=1, routed)           0.000    11.869    disp/SAD_vector_reg[1][1]_i_840_n_0
    SLICE_X94Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.986 r  disp/SAD_vector_reg[1][1]_i_717/CO[3]
                         net (fo=1, routed)           0.000    11.986    disp/SAD_vector_reg[1][1]_i_717_n_0
    SLICE_X94Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.103 r  disp/SAD_vector_reg[1][1]_i_580/CO[3]
                         net (fo=1, routed)           0.000    12.103    disp/SAD_vector_reg[1][1]_i_580_n_0
    SLICE_X94Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.220 r  disp/SAD_vector_reg[1][1]_i_439/CO[3]
                         net (fo=1, routed)           0.000    12.220    disp/SAD_vector_reg[1][1]_i_439_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.337 r  disp/SAD_vector_reg[1][1]_i_310/CO[3]
                         net (fo=1, routed)           0.000    12.337    disp/SAD_vector_reg[1][1]_i_310_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.454 r  disp/SAD_vector_reg[1][1]_i_189/CO[3]
                         net (fo=1, routed)           0.001    12.455    disp/SAD_vector_reg[1][1]_i_189_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.572 r  disp/SAD_vector_reg[1][1]_i_128/CO[3]
                         net (fo=1, routed)           0.000    12.572    disp/SAD_vector_reg[1][1]_i_128_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.895 r  disp/SAD_vector_reg[1][5]_i_52/O[1]
                         net (fo=3, routed)           1.462    14.357    disp/SAD_vector_reg[1][5]_i_52_n_6
    SLICE_X86Y40         LUT3 (Prop_lut3_I1_O)        0.306    14.663 r  disp/SAD_vector[1][1]_i_47/O
                         net (fo=1, routed)           0.777    15.441    disp/SAD_vector[1][1]_i_47_n_0
    SLICE_X91Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    15.826 r  disp/SAD_vector_reg[1][1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.826    disp/SAD_vector_reg[1][1]_i_23_n_0
    SLICE_X91Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.940 r  disp/SAD_vector_reg[1][5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.940    disp/SAD_vector_reg[1][5]_i_13_n_0
    SLICE_X91Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.054 r  disp/SAD_vector_reg[1][9]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.054    disp/SAD_vector_reg[1][9]_i_13_n_0
    SLICE_X91Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.168 r  disp/SAD_vector_reg[1][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.168    disp/SAD_vector_reg[1][13]_i_13_n_0
    SLICE_X91Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.282 r  disp/SAD_vector_reg[1][17]_i_13/CO[3]
                         net (fo=1, routed)           0.000    16.282    disp/SAD_vector_reg[1][17]_i_13_n_0
    SLICE_X91Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.396 r  disp/SAD_vector_reg[1][21]_i_13/CO[3]
                         net (fo=1, routed)           0.001    16.396    disp/SAD_vector_reg[1][21]_i_13_n_0
    SLICE_X91Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.709 r  disp/SAD_vector_reg[1][25]_i_13/O[3]
                         net (fo=3, routed)           1.134    17.843    disp/SAD_vector_reg[1][25]_i_13_n_4
    SLICE_X76Y47         LUT3 (Prop_lut3_I1_O)        0.306    18.149 r  disp/SAD_vector[1][25]_i_14/O
                         net (fo=2, routed)           0.588    18.737    disp/SAD_vector[1][25]_i_14_n_0
    SLICE_X78Y48         LUT5 (Prop_lut5_I1_O)        0.124    18.861 r  disp/SAD_vector[1][25]_i_5/O
                         net (fo=2, routed)           1.385    20.246    disp/SAD_vector[1][25]_i_5_n_0
    SLICE_X90Y48         LUT6 (Prop_lut6_I0_O)        0.124    20.370 r  disp/SAD_vector[1][25]_i_9/O
                         net (fo=1, routed)           0.000    20.370    disp/SAD_vector[1][25]_i_9_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.750 r  disp/SAD_vector_reg[1][25]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.750    disp/SAD_vector_reg[1][25]_i_3_n_0
    SLICE_X90Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.989 r  disp/SAD_vector_reg[1][29]_i_3/O[2]
                         net (fo=5, routed)           1.253    22.242    disp/SAD_vector_reg[1][29]_i_3_n_5
    SLICE_X80Y47         LUT2 (Prop_lut2_I1_O)        0.301    22.543 r  disp/SAD_vector[1][149]_i_504/O
                         net (fo=1, routed)           0.000    22.543    disp/SAD_vector[1][149]_i_504_n_0
    SLICE_X80Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.075 r  disp/SAD_vector_reg[1][149]_i_486/CO[3]
                         net (fo=1, routed)           0.000    23.075    disp/SAD_vector_reg[1][149]_i_486_n_0
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.297 r  disp/SAD_vector_reg[1][149]_i_472/O[0]
                         net (fo=3, routed)           0.854    24.151    disp/SAD_vector_reg[1][149]_i_472_n_7
    SLICE_X62Y48         LUT6 (Prop_lut6_I5_O)        0.299    24.450 r  disp/SAD_vector[1][149]_i_480/O
                         net (fo=1, routed)           0.774    25.224    disp/SAD_vector[1][149]_i_480_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.731 r  disp/SAD_vector_reg[1][149]_i_463/CO[3]
                         net (fo=1, routed)           0.000    25.731    disp/SAD_vector_reg[1][149]_i_463_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.845 r  disp/SAD_vector_reg[1][149]_i_449/CO[3]
                         net (fo=1, routed)           0.001    25.845    disp/SAD_vector_reg[1][149]_i_449_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.959 r  disp/SAD_vector_reg[1][149]_i_435/CO[3]
                         net (fo=1, routed)           0.000    25.959    disp/SAD_vector_reg[1][149]_i_435_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.073 r  disp/SAD_vector_reg[1][149]_i_421/CO[3]
                         net (fo=1, routed)           0.000    26.073    disp/SAD_vector_reg[1][149]_i_421_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.187 r  disp/SAD_vector_reg[1][149]_i_407/CO[3]
                         net (fo=1, routed)           0.000    26.187    disp/SAD_vector_reg[1][149]_i_407_n_0
    SLICE_X63Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.301 r  disp/SAD_vector_reg[1][149]_i_393/CO[3]
                         net (fo=1, routed)           0.000    26.301    disp/SAD_vector_reg[1][149]_i_393_n_0
    SLICE_X63Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.415 r  disp/SAD_vector_reg[1][149]_i_379/CO[3]
                         net (fo=1, routed)           0.000    26.415    disp/SAD_vector_reg[1][149]_i_379_n_0
    SLICE_X63Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.529 r  disp/SAD_vector_reg[1][149]_i_365/CO[3]
                         net (fo=1, routed)           0.000    26.529    disp/SAD_vector_reg[1][149]_i_365_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.643 r  disp/SAD_vector_reg[1][149]_i_351/CO[3]
                         net (fo=1, routed)           0.000    26.643    disp/SAD_vector_reg[1][149]_i_351_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.757 r  disp/SAD_vector_reg[1][149]_i_337/CO[3]
                         net (fo=1, routed)           0.000    26.757    disp/SAD_vector_reg[1][149]_i_337_n_0
    SLICE_X63Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.871 r  disp/SAD_vector_reg[1][149]_i_323/CO[3]
                         net (fo=1, routed)           0.000    26.871    disp/SAD_vector_reg[1][149]_i_323_n_0
    SLICE_X63Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.985 r  disp/SAD_vector_reg[1][149]_i_309/CO[3]
                         net (fo=1, routed)           0.000    26.985    disp/SAD_vector_reg[1][149]_i_309_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.099 r  disp/SAD_vector_reg[1][149]_i_295/CO[3]
                         net (fo=1, routed)           0.000    27.099    disp/SAD_vector_reg[1][149]_i_295_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.213 r  disp/SAD_vector_reg[1][149]_i_281/CO[3]
                         net (fo=1, routed)           0.000    27.213    disp/SAD_vector_reg[1][149]_i_281_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.327 r  disp/SAD_vector_reg[1][149]_i_267/CO[3]
                         net (fo=1, routed)           0.000    27.327    disp/SAD_vector_reg[1][149]_i_267_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.441 r  disp/SAD_vector_reg[1][149]_i_253/CO[3]
                         net (fo=1, routed)           0.000    27.441    disp/SAD_vector_reg[1][149]_i_253_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.555 r  disp/SAD_vector_reg[1][149]_i_239/CO[3]
                         net (fo=1, routed)           0.000    27.555    disp/SAD_vector_reg[1][149]_i_239_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.669 r  disp/SAD_vector_reg[1][149]_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.669    disp/SAD_vector_reg[1][149]_i_225_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.783 r  disp/SAD_vector_reg[1][149]_i_211/CO[3]
                         net (fo=1, routed)           0.000    27.783    disp/SAD_vector_reg[1][149]_i_211_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.897 r  disp/SAD_vector_reg[1][149]_i_197/CO[3]
                         net (fo=1, routed)           0.000    27.897    disp/SAD_vector_reg[1][149]_i_197_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.011 r  disp/SAD_vector_reg[1][149]_i_183/CO[3]
                         net (fo=1, routed)           0.000    28.011    disp/SAD_vector_reg[1][149]_i_183_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.125 r  disp/SAD_vector_reg[1][149]_i_169/CO[3]
                         net (fo=1, routed)           0.000    28.125    disp/SAD_vector_reg[1][149]_i_169_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.239 r  disp/SAD_vector_reg[1][149]_i_155/CO[3]
                         net (fo=1, routed)           0.000    28.239    disp/SAD_vector_reg[1][149]_i_155_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.353 r  disp/SAD_vector_reg[1][149]_i_141/CO[3]
                         net (fo=1, routed)           0.000    28.353    disp/SAD_vector_reg[1][149]_i_141_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.467 r  disp/SAD_vector_reg[1][149]_i_127/CO[3]
                         net (fo=1, routed)           0.000    28.467    disp/SAD_vector_reg[1][149]_i_127_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.581 r  disp/SAD_vector_reg[1][149]_i_113/CO[3]
                         net (fo=1, routed)           0.000    28.581    disp/SAD_vector_reg[1][149]_i_113_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.695 r  disp/SAD_vector_reg[1][149]_i_86/CO[3]
                         net (fo=1, routed)           0.009    28.704    disp/SAD_vector_reg[1][149]_i_86_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.818 r  disp/SAD_vector_reg[1][149]_i_51/CO[3]
                         net (fo=1, routed)           0.000    28.818    disp/SAD_vector_reg[1][149]_i_51_n_0
    SLICE_X63Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.932 r  disp/SAD_vector_reg[1][149]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.932    disp/SAD_vector_reg[1][149]_i_23_n_0
    SLICE_X63Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.046 r  disp/SAD_vector_reg[1][149]_i_11/CO[3]
                         net (fo=1, routed)           0.611    29.657    disp/SAD_vector_reg[1][149]_i_11_n_0
    SLICE_X62Y76         LUT3 (Prop_lut3_I0_O)        0.124    29.781 r  disp/SAD_vector[1][149]_i_4/O
                         net (fo=150, routed)         2.303    32.084    disp/SAD_vector[1][149]_i_4_n_0
    SLICE_X77Y47         LUT5 (Prop_lut5_I3_O)        0.124    32.208 r  disp/SAD_vector[1][23]_i_1/O
                         net (fo=20, routed)          1.361    33.569    disp/SAD_vector[1][23]_i_1_n_0
    SLICE_X105Y47        FDRE                                         r  disp/SAD_vector_reg[10][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.624     8.551    disp/clk_200MHz
    SLICE_X105Y47        FDRE                                         r  disp/SAD_vector_reg[10][23]/C
                         clock pessimism              0.462     9.013    
                         clock uncertainty           -0.084     8.929    
    SLICE_X105Y47        FDRE (Setup_fdre_C_D)       -0.058     8.871    disp/SAD_vector_reg[10][23]
  -------------------------------------------------------------------
                         required time                          8.871    
                         arrival time                         -33.569    
  -------------------------------------------------------------------
                         slack                                -24.697    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 disp/index_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/result_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0 rise@0.000ns - clk_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.661%)  route 0.132ns (48.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.594    -0.585    disp/clk_200MHz
    SLICE_X11Y45         FDRE                                         r  disp/index_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  disp/index_reg[7]/Q
                         net (fo=1, routed)           0.132    -0.312    disp/index_reg_n_0_[7]
    SLICE_X12Y45         FDRE                                         r  disp/result_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.863    -0.822    disp/clk_200MHz
    SLICE_X12Y45         FDRE                                         r  disp/result_data_reg[7]/C
                         clock pessimism              0.273    -0.549    
                         clock uncertainty            0.084    -0.465    
    SLICE_X12Y45         FDRE (Hold_fdre_C_D)         0.063    -0.402    disp/result_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/result_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0 rise@0.000ns - clk_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.661%)  route 0.132ns (48.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.594    -0.585    disp/clk_200MHz
    SLICE_X11Y45         FDRE                                         r  disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  disp/index_reg[5]/Q
                         net (fo=1, routed)           0.132    -0.312    disp/index_reg_n_0_[5]
    SLICE_X12Y45         FDRE                                         r  disp/result_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.863    -0.822    disp/clk_200MHz
    SLICE_X12Y45         FDRE                                         r  disp/result_data_reg[5]/C
                         clock pessimism              0.273    -0.549    
                         clock uncertainty            0.084    -0.465    
    SLICE_X12Y45         FDRE (Hold_fdre_C_D)         0.059    -0.406    disp/result_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 disp/index_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/result_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0 rise@0.000ns - clk_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.661%)  route 0.132ns (48.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.594    -0.585    disp/clk_200MHz
    SLICE_X11Y45         FDRE                                         r  disp/index_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  disp/index_reg[6]/Q
                         net (fo=1, routed)           0.132    -0.312    disp/index_reg_n_0_[6]
    SLICE_X12Y45         FDRE                                         r  disp/result_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.863    -0.822    disp/clk_200MHz
    SLICE_X12Y45         FDRE                                         r  disp/result_data_reg[6]/C
                         clock pessimism              0.273    -0.549    
                         clock uncertainty            0.084    -0.465    
    SLICE_X12Y45         FDRE (Hold_fdre_C_D)         0.052    -0.413    disp/result_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 disp/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/result_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0 rise@0.000ns - clk_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.390%)  route 0.143ns (46.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.560    -0.619    disp/clk_200MHz
    SLICE_X32Y55         FDRE                                         r  disp/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  disp/index_reg[3]/Q
                         net (fo=1, routed)           0.143    -0.311    disp/index_reg_n_0_[3]
    SLICE_X32Y56         FDRE                                         r  disp/result_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.827    -0.858    disp/clk_200MHz
    SLICE_X32Y56         FDRE                                         r  disp/result_data_reg[3]/C
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.084    -0.519    
    SLICE_X32Y56         FDRE (Hold_fdre_C_D)         0.085    -0.434    disp/result_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 disp/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/result_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0 rise@0.000ns - clk_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.458%)  route 0.169ns (54.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.563    -0.616    disp/clk_200MHz
    SLICE_X35Y49         FDRE                                         r  disp/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  disp/index_reg[1]/Q
                         net (fo=1, routed)           0.169    -0.305    disp/index_reg_n_0_[1]
    SLICE_X33Y49         FDRE                                         r  disp/result_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.829    -0.856    disp/clk_200MHz
    SLICE_X33Y49         FDRE                                         r  disp/result_data_reg[1]/C
                         clock pessimism              0.273    -0.583    
                         clock uncertainty            0.084    -0.499    
    SLICE_X33Y49         FDRE (Hold_fdre_C_D)         0.070    -0.429    disp/result_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 disp/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/result_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0 rise@0.000ns - clk_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.045%)  route 0.145ns (46.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.560    -0.619    disp/clk_200MHz
    SLICE_X32Y55         FDRE                                         r  disp/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  disp/index_reg[4]/Q
                         net (fo=1, routed)           0.145    -0.309    disp/index_reg_n_0_[4]
    SLICE_X32Y56         FDRE                                         r  disp/result_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.827    -0.858    disp/clk_200MHz
    SLICE_X32Y56         FDRE                                         r  disp/result_data_reg[4]/C
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.084    -0.519    
    SLICE_X32Y56         FDRE (Hold_fdre_C_D)         0.085    -0.434    disp/result_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/row_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0 rise@0.000ns - clk_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.453%)  route 0.089ns (26.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.618    -0.561    disp/clk_200MHz
    SLICE_X0Y33          FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.148    -0.413 r  disp/row_count_reg[3]/Q
                         net (fo=16, routed)          0.089    -0.324    disp/row_count_reg_n_0_[3]
    SLICE_X0Y33          LUT6 (Prop_lut6_I4_O)        0.098    -0.226 r  disp/row_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    disp/row_count[5]_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  disp/row_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.886    -0.799    disp/clk_200MHz
    SLICE_X0Y33          FDRE                                         r  disp/row_count_reg[5]/C
                         clock pessimism              0.238    -0.561    
                         clock uncertainty            0.084    -0.477    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.120    -0.357    disp/row_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 disp/row_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/row_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0 rise@0.000ns - clk_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.212ns (62.047%)  route 0.130ns (37.953%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.619    -0.560    disp/clk_200MHz
    SLICE_X0Y34          FDRE                                         r  disp/row_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  disp/row_count_reg[0]/Q
                         net (fo=31, routed)          0.130    -0.266    disp/row_count_reg_n_0_[0]
    SLICE_X1Y34          LUT5 (Prop_lut5_I1_O)        0.048    -0.218 r  disp/row_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    disp/row_count[2]_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  disp/row_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.887    -0.798    disp/clk_200MHz
    SLICE_X1Y34          FDRE                                         r  disp/row_count_reg[2]/C
                         clock pessimism              0.251    -0.547    
                         clock uncertainty            0.084    -0.463    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.107    -0.356    disp/row_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 disp/scnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/scnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0 rise@0.000ns - clk_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.965%)  route 0.129ns (41.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.593    -0.586    disp/clk_200MHz
    SLICE_X9Y42          FDRE                                         r  disp/scnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  disp/scnt_reg[8]/Q
                         net (fo=5, routed)           0.129    -0.315    disp/scnt[8]
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.045    -0.270 r  disp/scnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    disp/scnt[8]_i_1_n_0
    SLICE_X9Y42          FDRE                                         r  disp/scnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.862    -0.823    disp/clk_200MHz
    SLICE_X9Y42          FDRE                                         r  disp/scnt_reg[8]/C
                         clock pessimism              0.237    -0.586    
                         clock uncertainty            0.084    -0.502    
    SLICE_X9Y42          FDRE (Hold_fdre_C_D)         0.091    -0.411    disp/scnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 disp/row_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/row_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0 rise@0.000ns - clk_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.711%)  route 0.130ns (38.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.619    -0.560    disp/clk_200MHz
    SLICE_X0Y34          FDRE                                         r  disp/row_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  disp/row_count_reg[0]/Q
                         net (fo=31, routed)          0.130    -0.266    disp/row_count_reg_n_0_[0]
    SLICE_X1Y34          LUT4 (Prop_lut4_I0_O)        0.045    -0.221 r  disp/row_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    disp/row_count[1]_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  disp/row_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.887    -0.798    disp/clk_200MHz
    SLICE_X1Y34          FDRE                                         r  disp/row_count_reg[1]/C
                         clock pessimism              0.251    -0.547    
                         clock uncertainty            0.084    -0.463    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.091    -0.372    disp/row_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.151    





---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0_1
  To Clock:  clk_200MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.873ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.873ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr0/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 1.014ns (19.610%)  route 4.157ns (80.390%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.288     0.015    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           1.032     1.171    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     1.295 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.673     1.968    disp/current_state[0]_i_1_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.092 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          1.351     3.443    disp/ccnt[2]_i_2_n_0
    SLICE_X5Y29          LUT5 (Prop_lut5_I0_O)        0.124     3.567 r  disp/laddr0_i_12/O
                         net (fo=1, routed)           0.812     4.379    disp/laddr0_i_12_n_0
    DSP48_X0Y12          DSP48E1                                      r  disp/laddr0/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.658     8.584    disp/clk_200MHz
    DSP48_X0Y12          DSP48E1                                      r  disp/laddr0/CLK
                         clock pessimism              0.288     8.872    
                         clock uncertainty           -0.258     8.615    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.362     8.253    disp/laddr0
  -------------------------------------------------------------------
                         required time                          8.253    
                         arrival time                          -4.379    
  -------------------------------------------------------------------
                         slack                                  3.873    

Slack (MET) :             3.939ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.105ns  (logic 1.014ns (19.862%)  route 4.091ns (80.138%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.288     0.015    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           1.032     1.171    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     1.295 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.673     1.968    disp/current_state[0]_i_1_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.092 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          1.159     3.251    disp/ccnt[2]_i_2_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.124     3.375 r  disp/laddr0_i_11/O
                         net (fo=1, routed)           0.939     4.314    disp/laddr0_i_11_n_0
    DSP48_X0Y12          DSP48E1                                      r  disp/laddr0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.658     8.584    disp/clk_200MHz
    DSP48_X0Y12          DSP48E1                                      r  disp/laddr0/CLK
                         clock pessimism              0.288     8.872    
                         clock uncertainty           -0.258     8.615    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -0.362     8.253    disp/laddr0
  -------------------------------------------------------------------
                         required time                          8.253    
                         arrival time                          -4.314    
  -------------------------------------------------------------------
                         slack                                  3.939    

Slack (MET) :             4.229ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr0/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.816ns  (logic 1.014ns (21.057%)  route 3.802ns (78.943%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.288     0.015    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           1.032     1.171    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     1.295 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.673     1.968    disp/current_state[0]_i_1_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.092 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.853     2.945    disp/ccnt[2]_i_2_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I0_O)        0.124     3.069 r  disp/laddr0_i_16/O
                         net (fo=1, routed)           0.955     4.024    disp/laddr0_i_16_n_0
    DSP48_X0Y12          DSP48E1                                      r  disp/laddr0/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.658     8.584    disp/clk_200MHz
    DSP48_X0Y12          DSP48E1                                      r  disp/laddr0/CLK
                         clock pessimism              0.288     8.872    
                         clock uncertainty           -0.258     8.615    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -0.362     8.253    disp/laddr0
  -------------------------------------------------------------------
                         required time                          8.253    
                         arrival time                          -4.024    
  -------------------------------------------------------------------
                         slack                                  4.229    

Slack (MET) :             4.233ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr0/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 1.014ns (21.076%)  route 3.797ns (78.924%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.288     0.015    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           1.032     1.171    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     1.295 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.673     1.968    disp/current_state[0]_i_1_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.092 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.972     3.065    disp/ccnt[2]_i_2_n_0
    SLICE_X7Y28          LUT6 (Prop_lut6_I0_O)        0.124     3.189 r  disp/laddr0_i_15/O
                         net (fo=1, routed)           0.831     4.020    disp/laddr0_i_15_n_0
    DSP48_X0Y12          DSP48E1                                      r  disp/laddr0/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.658     8.584    disp/clk_200MHz
    DSP48_X0Y12          DSP48E1                                      r  disp/laddr0/CLK
                         clock pessimism              0.288     8.872    
                         clock uncertainty           -0.258     8.615    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.362     8.253    disp/laddr0
  -------------------------------------------------------------------
                         required time                          8.253    
                         arrival time                          -4.020    
  -------------------------------------------------------------------
                         slack                                  4.233    

Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.623ns  (logic 1.014ns (21.934%)  route 3.609ns (78.066%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.288     0.015    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           1.032     1.171    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     1.295 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.673     1.968    disp/current_state[0]_i_1_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.092 f  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.697     2.789    disp/ccnt[2]_i_2_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I2_O)        0.124     2.913 r  disp/rcnt[9]_i_1/O
                         net (fo=10, routed)          0.918     3.831    disp/rcnt[9]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  disp/rcnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.643     8.570    disp/clk_200MHz
    SLICE_X4Y28          FDRE                                         r  disp/rcnt_reg[4]/C
                         clock pessimism              0.288     8.858    
                         clock uncertainty           -0.258     8.600    
    SLICE_X4Y28          FDRE (Setup_fdre_C_R)       -0.524     8.076    disp/rcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.076    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                  4.245    

Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.623ns  (logic 1.014ns (21.934%)  route 3.609ns (78.066%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.288     0.015    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           1.032     1.171    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     1.295 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.673     1.968    disp/current_state[0]_i_1_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.092 f  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.697     2.789    disp/ccnt[2]_i_2_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I2_O)        0.124     2.913 r  disp/rcnt[9]_i_1/O
                         net (fo=10, routed)          0.918     3.831    disp/rcnt[9]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  disp/rcnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.643     8.570    disp/clk_200MHz
    SLICE_X4Y28          FDRE                                         r  disp/rcnt_reg[7]/C
                         clock pessimism              0.288     8.858    
                         clock uncertainty           -0.258     8.600    
    SLICE_X4Y28          FDRE (Setup_fdre_C_R)       -0.524     8.076    disp/rcnt_reg[7]
  -------------------------------------------------------------------
                         required time                          8.076    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                  4.245    

Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.623ns  (logic 1.014ns (21.934%)  route 3.609ns (78.066%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.288     0.015    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           1.032     1.171    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     1.295 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.673     1.968    disp/current_state[0]_i_1_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.092 f  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.697     2.789    disp/ccnt[2]_i_2_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I2_O)        0.124     2.913 r  disp/rcnt[9]_i_1/O
                         net (fo=10, routed)          0.918     3.831    disp/rcnt[9]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  disp/rcnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.643     8.570    disp/clk_200MHz
    SLICE_X4Y28          FDRE                                         r  disp/rcnt_reg[8]/C
                         clock pessimism              0.288     8.858    
                         clock uncertainty           -0.258     8.600    
    SLICE_X4Y28          FDRE (Setup_fdre_C_R)       -0.524     8.076    disp/rcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          8.076    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                  4.245    

Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.623ns  (logic 1.014ns (21.934%)  route 3.609ns (78.066%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.288     0.015    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           1.032     1.171    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     1.295 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.673     1.968    disp/current_state[0]_i_1_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.092 f  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.697     2.789    disp/ccnt[2]_i_2_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I2_O)        0.124     2.913 r  disp/rcnt[9]_i_1/O
                         net (fo=10, routed)          0.918     3.831    disp/rcnt[9]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  disp/rcnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.643     8.570    disp/clk_200MHz
    SLICE_X4Y28          FDRE                                         r  disp/rcnt_reg[9]/C
                         clock pessimism              0.288     8.858    
                         clock uncertainty           -0.258     8.600    
    SLICE_X4Y28          FDRE (Setup_fdre_C_R)       -0.524     8.076    disp/rcnt_reg[9]
  -------------------------------------------------------------------
                         required time                          8.076    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                  4.245    

Slack (MET) :             4.257ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr0/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 1.014ns (21.184%)  route 3.773ns (78.816%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.288     0.015    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           1.032     1.171    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     1.295 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.673     1.968    disp/current_state[0]_i_1_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.092 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.939     3.032    disp/ccnt[2]_i_2_n_0
    SLICE_X6Y29          LUT4 (Prop_lut4_I0_O)        0.124     3.156 r  disp/laddr0_i_13/O
                         net (fo=1, routed)           0.840     3.995    disp/laddr0_i_13_n_0
    DSP48_X0Y12          DSP48E1                                      r  disp/laddr0/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.658     8.584    disp/clk_200MHz
    DSP48_X0Y12          DSP48E1                                      r  disp/laddr0/CLK
                         clock pessimism              0.288     8.872    
                         clock uncertainty           -0.258     8.615    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.362     8.253    disp/laddr0
  -------------------------------------------------------------------
                         required time                          8.253    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                  4.257    

Slack (MET) :             4.288ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 1.014ns (21.318%)  route 3.743ns (78.682%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.288     0.015    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           1.032     1.171    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     1.295 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.673     1.968    disp/current_state[0]_i_1_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.092 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          1.206     3.298    disp/ccnt[2]_i_2_n_0
    SLICE_X12Y29         LUT2 (Prop_lut2_I0_O)        0.124     3.422 r  disp/laddr0_i_20/O
                         net (fo=1, routed)           0.542     3.965    disp/laddr0_i_20_n_0
    DSP48_X0Y12          DSP48E1                                      r  disp/laddr0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.658     8.584    disp/clk_200MHz
    DSP48_X0Y12          DSP48E1                                      r  disp/laddr0/CLK
                         clock pessimism              0.288     8.872    
                         clock uncertainty           -0.258     8.615    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.362     8.253    disp/laddr0
  -------------------------------------------------------------------
                         required time                          8.253    
                         arrival time                          -3.965    
  -------------------------------------------------------------------
                         slack                                  4.288    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.319ns (34.864%)  route 0.596ns (65.136%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.160    -0.241    disp/buffer_ready
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.048    -0.193 f  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.296     0.102    disp/current_state[1]_i_3_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I2_O)        0.107     0.209 r  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.140     0.349    disp/next_state[1]
    SLICE_X8Y29          FDCE                                         r  disp/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.852    -0.833    disp/clk_200MHz
    SLICE_X8Y29          FDCE                                         r  disp/current_state_reg[1]/C
                         clock pessimism              0.556    -0.277    
                         clock uncertainty            0.258    -0.019    
    SLICE_X8Y29          FDCE (Hold_fdce_C_D)         0.052     0.033    disp/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.033    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.254ns (25.981%)  route 0.724ns (74.019%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.106    -0.295    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.414     0.164    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.045     0.209 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.203     0.412    disp/current_state[0]_i_1_n_0
    SLICE_X8Y29          FDCE                                         r  disp/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.852    -0.833    disp/clk_200MHz
    SLICE_X8Y29          FDCE                                         r  disp/current_state_reg[0]/C
                         clock pessimism              0.556    -0.277    
                         clock uncertainty            0.258    -0.019    
    SLICE_X8Y29          FDCE (Hold_fdce_C_D)         0.059     0.040    disp/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.412    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.409ns (34.221%)  route 0.786ns (65.779%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.160    -0.241    disp/buffer_ready
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.048    -0.193 f  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.296     0.102    disp/current_state[1]_i_3_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I2_O)        0.107     0.209 r  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.215     0.424    disp/next_state[1]
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.045     0.469 r  disp/pipe[1]_i_5/O
                         net (fo=2, routed)           0.115     0.585    disp/pipe[1]_i_5_n_0
    SLICE_X9Y31          LUT6 (Prop_lut6_I4_O)        0.045     0.630 r  disp/pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.630    disp/pipe[1]_i_1_n_0
    SLICE_X9Y31          FDRE                                         r  disp/pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.854    -0.831    disp/clk_200MHz
    SLICE_X9Y31          FDRE                                         r  disp/pipe_reg[1]/C
                         clock pessimism              0.556    -0.275    
                         clock uncertainty            0.258    -0.017    
    SLICE_X9Y31          FDRE (Hold_fdre_C_D)         0.092     0.075    disp/pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.409ns (34.192%)  route 0.787ns (65.808%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.160    -0.241    disp/buffer_ready
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.048    -0.193 f  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.296     0.102    disp/current_state[1]_i_3_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I2_O)        0.107     0.209 r  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.215     0.424    disp/next_state[1]
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.045     0.469 r  disp/pipe[1]_i_5/O
                         net (fo=2, routed)           0.116     0.586    disp/pipe[1]_i_5_n_0
    SLICE_X9Y31          LUT6 (Prop_lut6_I4_O)        0.045     0.631 r  disp/pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.631    disp/pipe[0]_i_1_n_0
    SLICE_X9Y31          FDRE                                         r  disp/pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.854    -0.831    disp/clk_200MHz
    SLICE_X9Y31          FDRE                                         r  disp/pipe_reg[0]/C
                         clock pessimism              0.556    -0.275    
                         clock uncertainty            0.258    -0.017    
    SLICE_X9Y31          FDRE (Hold_fdre_C_D)         0.091     0.074    disp/pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.631    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.409ns (31.233%)  route 0.901ns (68.767%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.160    -0.241    disp/buffer_ready
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.048    -0.193 r  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.214     0.020    disp/current_state[1]_i_3_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I4_O)        0.107     0.127 r  disp/cdcnt[2]_i_4/O
                         net (fo=4, routed)           0.342     0.470    disp/cdcnt[2]_i_4_n_0
    SLICE_X18Y30         LUT5 (Prop_lut5_I3_O)        0.045     0.515 r  disp/rdcnt[2]_i_2/O
                         net (fo=3, routed)           0.184     0.699    disp/rdcnt[2]_i_2_n_0
    SLICE_X20Y29         LUT5 (Prop_lut5_I0_O)        0.045     0.744 r  disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.744    disp/rdcnt[2]_i_1_n_0
    SLICE_X20Y29         FDRE                                         r  disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.851    -0.834    disp/clk_200MHz
    SLICE_X20Y29         FDRE                                         r  disp/rdcnt_reg[2]/C
                         clock pessimism              0.556    -0.278    
                         clock uncertainty            0.258    -0.020    
    SLICE_X20Y29         FDRE (Hold_fdre_C_D)         0.120     0.100    disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.744    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.344ns (25.373%)  route 1.012ns (74.627%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.106    -0.295    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.414     0.164    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.045     0.209 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.358     0.567    disp/current_state[0]_i_1_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I2_O)        0.045     0.612 r  disp/ccnt[2]_i_4/O
                         net (fo=8, routed)           0.133     0.745    disp/ccnt[2]_i_4_n_0
    SLICE_X12Y29         LUT5 (Prop_lut5_I3_O)        0.045     0.790 r  disp/ccnt[1]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.790    disp/ccnt[1]_rep_i_1_n_0
    SLICE_X12Y29         FDRE                                         r  disp/ccnt_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.852    -0.833    disp/clk_200MHz
    SLICE_X12Y29         FDRE                                         r  disp/ccnt_reg[1]_rep/C
                         clock pessimism              0.556    -0.277    
                         clock uncertainty            0.258    -0.019    
    SLICE_X12Y29         FDRE (Hold_fdre_C_D)         0.121     0.102    disp/ccnt_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.790    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.409ns (29.259%)  route 0.989ns (70.741%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.160    -0.241    disp/buffer_ready
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.048    -0.193 r  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.214     0.020    disp/current_state[1]_i_3_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I4_O)        0.107     0.127 r  disp/cdcnt[2]_i_4/O
                         net (fo=4, routed)           0.342     0.470    disp/cdcnt[2]_i_4_n_0
    SLICE_X18Y30         LUT5 (Prop_lut5_I3_O)        0.045     0.515 r  disp/rdcnt[2]_i_2/O
                         net (fo=3, routed)           0.272     0.787    disp/rdcnt[2]_i_2_n_0
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.045     0.832 r  disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.832    disp/rdcnt[1]_i_1_n_0
    SLICE_X20Y35         FDRE                                         r  disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.857    -0.828    disp/clk_200MHz
    SLICE_X20Y35         FDRE                                         r  disp/rdcnt_reg[1]/C
                         clock pessimism              0.556    -0.272    
                         clock uncertainty            0.258    -0.014    
    SLICE_X20Y35         FDRE (Hold_fdre_C_D)         0.121     0.107    disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.344ns (24.297%)  route 1.072ns (75.703%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.106    -0.295    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.414     0.164    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.045     0.209 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.358     0.567    disp/current_state[0]_i_1_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I2_O)        0.045     0.612 r  disp/ccnt[2]_i_4/O
                         net (fo=8, routed)           0.193     0.805    disp/ccnt[2]_i_4_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I4_O)        0.045     0.850 r  disp/ccnt[2]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.850    disp/ccnt[2]_rep_i_1_n_0
    SLICE_X12Y31         FDRE                                         r  disp/ccnt_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.854    -0.831    disp/clk_200MHz
    SLICE_X12Y31         FDRE                                         r  disp/ccnt_reg[2]_rep/C
                         clock pessimism              0.556    -0.275    
                         clock uncertainty            0.258    -0.017    
    SLICE_X12Y31         FDRE (Hold_fdre_C_D)         0.121     0.104    disp/ccnt_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.418ns  (logic 0.344ns (24.263%)  route 1.074ns (75.737%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.106    -0.295    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.414     0.164    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.045     0.209 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.358     0.567    disp/current_state[0]_i_1_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I2_O)        0.045     0.612 r  disp/ccnt[2]_i_4/O
                         net (fo=8, routed)           0.195     0.807    disp/ccnt[2]_i_4_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I4_O)        0.045     0.852 r  disp/ccnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.852    disp/ccnt[2]_i_1_n_0
    SLICE_X12Y31         FDRE                                         r  disp/ccnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.854    -0.831    disp/clk_200MHz
    SLICE_X12Y31         FDRE                                         r  disp/ccnt_reg[2]/C
                         clock pessimism              0.556    -0.275    
                         clock uncertainty            0.258    -0.017    
    SLICE_X12Y31         FDRE (Hold_fdre_C_D)         0.120     0.103    disp/ccnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.409ns (28.822%)  route 1.010ns (71.178%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.160    -0.241    disp/buffer_ready
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.048    -0.193 r  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.296     0.102    disp/current_state[1]_i_3_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I2_O)        0.107     0.209 f  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.143     0.352    disp/next_state[1]
    SLICE_X11Y28         LUT4 (Prop_lut4_I1_O)        0.045     0.397 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.411     0.808    disp/ccnt[2]_i_2_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I2_O)        0.045     0.853 r  disp/ccnt[2]_rep_i_1__0/O
                         net (fo=1, routed)           0.000     0.853    disp/ccnt[2]_rep_i_1__0_n_0
    SLICE_X12Y31         FDRE                                         r  disp/ccnt_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.854    -0.831    disp/clk_200MHz
    SLICE_X12Y31         FDRE                                         r  disp/ccnt_reg[2]_rep__0/C
                         clock pessimism              0.556    -0.275    
                         clock uncertainty            0.258    -0.017    
    SLICE_X12Y31         FDRE (Hold_fdre_C_D)         0.121     0.104    disp/ccnt_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.750    





---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0
  To Clock:  clk_200MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.869ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.869ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr0/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 1.014ns (19.610%)  route 4.157ns (80.390%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.288     0.015    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           1.032     1.171    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     1.295 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.673     1.968    disp/current_state[0]_i_1_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.092 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          1.351     3.443    disp/ccnt[2]_i_2_n_0
    SLICE_X5Y29          LUT5 (Prop_lut5_I0_O)        0.124     3.567 r  disp/laddr0_i_12/O
                         net (fo=1, routed)           0.812     4.379    disp/laddr0_i_12_n_0
    DSP48_X0Y12          DSP48E1                                      r  disp/laddr0/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.658     8.584    disp/clk_200MHz
    DSP48_X0Y12          DSP48E1                                      r  disp/laddr0/CLK
                         clock pessimism              0.288     8.872    
                         clock uncertainty           -0.262     8.610    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.362     8.248    disp/laddr0
  -------------------------------------------------------------------
                         required time                          8.248    
                         arrival time                          -4.379    
  -------------------------------------------------------------------
                         slack                                  3.869    

Slack (MET) :             3.935ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.105ns  (logic 1.014ns (19.862%)  route 4.091ns (80.138%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.288     0.015    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           1.032     1.171    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     1.295 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.673     1.968    disp/current_state[0]_i_1_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.092 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          1.159     3.251    disp/ccnt[2]_i_2_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.124     3.375 r  disp/laddr0_i_11/O
                         net (fo=1, routed)           0.939     4.314    disp/laddr0_i_11_n_0
    DSP48_X0Y12          DSP48E1                                      r  disp/laddr0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.658     8.584    disp/clk_200MHz
    DSP48_X0Y12          DSP48E1                                      r  disp/laddr0/CLK
                         clock pessimism              0.288     8.872    
                         clock uncertainty           -0.262     8.610    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -0.362     8.248    disp/laddr0
  -------------------------------------------------------------------
                         required time                          8.248    
                         arrival time                          -4.314    
  -------------------------------------------------------------------
                         slack                                  3.935    

Slack (MET) :             4.224ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr0/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.816ns  (logic 1.014ns (21.057%)  route 3.802ns (78.943%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.288     0.015    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           1.032     1.171    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     1.295 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.673     1.968    disp/current_state[0]_i_1_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.092 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.853     2.945    disp/ccnt[2]_i_2_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I0_O)        0.124     3.069 r  disp/laddr0_i_16/O
                         net (fo=1, routed)           0.955     4.024    disp/laddr0_i_16_n_0
    DSP48_X0Y12          DSP48E1                                      r  disp/laddr0/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.658     8.584    disp/clk_200MHz
    DSP48_X0Y12          DSP48E1                                      r  disp/laddr0/CLK
                         clock pessimism              0.288     8.872    
                         clock uncertainty           -0.262     8.610    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -0.362     8.248    disp/laddr0
  -------------------------------------------------------------------
                         required time                          8.248    
                         arrival time                          -4.024    
  -------------------------------------------------------------------
                         slack                                  4.224    

Slack (MET) :             4.229ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr0/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 1.014ns (21.076%)  route 3.797ns (78.924%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.288     0.015    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           1.032     1.171    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     1.295 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.673     1.968    disp/current_state[0]_i_1_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.092 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.972     3.065    disp/ccnt[2]_i_2_n_0
    SLICE_X7Y28          LUT6 (Prop_lut6_I0_O)        0.124     3.189 r  disp/laddr0_i_15/O
                         net (fo=1, routed)           0.831     4.020    disp/laddr0_i_15_n_0
    DSP48_X0Y12          DSP48E1                                      r  disp/laddr0/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.658     8.584    disp/clk_200MHz
    DSP48_X0Y12          DSP48E1                                      r  disp/laddr0/CLK
                         clock pessimism              0.288     8.872    
                         clock uncertainty           -0.262     8.610    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.362     8.248    disp/laddr0
  -------------------------------------------------------------------
                         required time                          8.248    
                         arrival time                          -4.020    
  -------------------------------------------------------------------
                         slack                                  4.229    

Slack (MET) :             4.240ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.623ns  (logic 1.014ns (21.934%)  route 3.609ns (78.066%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.288     0.015    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           1.032     1.171    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     1.295 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.673     1.968    disp/current_state[0]_i_1_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.092 f  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.697     2.789    disp/ccnt[2]_i_2_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I2_O)        0.124     2.913 r  disp/rcnt[9]_i_1/O
                         net (fo=10, routed)          0.918     3.831    disp/rcnt[9]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  disp/rcnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.643     8.570    disp/clk_200MHz
    SLICE_X4Y28          FDRE                                         r  disp/rcnt_reg[4]/C
                         clock pessimism              0.288     8.858    
                         clock uncertainty           -0.262     8.596    
    SLICE_X4Y28          FDRE (Setup_fdre_C_R)       -0.524     8.072    disp/rcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.072    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                  4.240    

Slack (MET) :             4.240ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.623ns  (logic 1.014ns (21.934%)  route 3.609ns (78.066%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.288     0.015    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           1.032     1.171    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     1.295 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.673     1.968    disp/current_state[0]_i_1_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.092 f  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.697     2.789    disp/ccnt[2]_i_2_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I2_O)        0.124     2.913 r  disp/rcnt[9]_i_1/O
                         net (fo=10, routed)          0.918     3.831    disp/rcnt[9]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  disp/rcnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.643     8.570    disp/clk_200MHz
    SLICE_X4Y28          FDRE                                         r  disp/rcnt_reg[7]/C
                         clock pessimism              0.288     8.858    
                         clock uncertainty           -0.262     8.596    
    SLICE_X4Y28          FDRE (Setup_fdre_C_R)       -0.524     8.072    disp/rcnt_reg[7]
  -------------------------------------------------------------------
                         required time                          8.072    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                  4.240    

Slack (MET) :             4.240ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.623ns  (logic 1.014ns (21.934%)  route 3.609ns (78.066%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.288     0.015    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           1.032     1.171    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     1.295 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.673     1.968    disp/current_state[0]_i_1_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.092 f  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.697     2.789    disp/ccnt[2]_i_2_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I2_O)        0.124     2.913 r  disp/rcnt[9]_i_1/O
                         net (fo=10, routed)          0.918     3.831    disp/rcnt[9]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  disp/rcnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.643     8.570    disp/clk_200MHz
    SLICE_X4Y28          FDRE                                         r  disp/rcnt_reg[8]/C
                         clock pessimism              0.288     8.858    
                         clock uncertainty           -0.262     8.596    
    SLICE_X4Y28          FDRE (Setup_fdre_C_R)       -0.524     8.072    disp/rcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          8.072    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                  4.240    

Slack (MET) :             4.240ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.623ns  (logic 1.014ns (21.934%)  route 3.609ns (78.066%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.288     0.015    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           1.032     1.171    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     1.295 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.673     1.968    disp/current_state[0]_i_1_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.092 f  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.697     2.789    disp/ccnt[2]_i_2_n_0
    SLICE_X8Y27          LUT3 (Prop_lut3_I2_O)        0.124     2.913 r  disp/rcnt[9]_i_1/O
                         net (fo=10, routed)          0.918     3.831    disp/rcnt[9]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  disp/rcnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.643     8.570    disp/clk_200MHz
    SLICE_X4Y28          FDRE                                         r  disp/rcnt_reg[9]/C
                         clock pessimism              0.288     8.858    
                         clock uncertainty           -0.262     8.596    
    SLICE_X4Y28          FDRE (Setup_fdre_C_R)       -0.524     8.072    disp/rcnt_reg[9]
  -------------------------------------------------------------------
                         required time                          8.072    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                  4.240    

Slack (MET) :             4.253ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr0/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 1.014ns (21.184%)  route 3.773ns (78.816%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.288     0.015    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           1.032     1.171    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     1.295 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.673     1.968    disp/current_state[0]_i_1_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.092 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.939     3.032    disp/ccnt[2]_i_2_n_0
    SLICE_X6Y29          LUT4 (Prop_lut4_I0_O)        0.124     3.156 r  disp/laddr0_i_13/O
                         net (fo=1, routed)           0.840     3.995    disp/laddr0_i_13_n_0
    DSP48_X0Y12          DSP48E1                                      r  disp/laddr0/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.658     8.584    disp/clk_200MHz
    DSP48_X0Y12          DSP48E1                                      r  disp/laddr0/CLK
                         clock pessimism              0.288     8.872    
                         clock uncertainty           -0.262     8.610    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.362     8.248    disp/laddr0
  -------------------------------------------------------------------
                         required time                          8.248    
                         arrival time                          -3.995    
  -------------------------------------------------------------------
                         slack                                  4.253    

Slack (MET) :             4.283ns  (required time - arrival time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_200MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 1.014ns (21.318%)  route 3.743ns (78.682%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.518    -0.274 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.288     0.015    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.124     0.139 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           1.032     1.171    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.124     1.295 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.673     1.968    disp/current_state[0]_i_1_n_0
    SLICE_X11Y28         LUT4 (Prop_lut4_I0_O)        0.124     2.092 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          1.206     3.298    disp/ccnt[2]_i_2_n_0
    SLICE_X12Y29         LUT2 (Prop_lut2_I0_O)        0.124     3.422 r  disp/laddr0_i_20/O
                         net (fo=1, routed)           0.542     3.965    disp/laddr0_i_20_n_0
    DSP48_X0Y12          DSP48E1                                      r  disp/laddr0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        1.658     8.584    disp/clk_200MHz
    DSP48_X0Y12          DSP48E1                                      r  disp/laddr0/CLK
                         clock pessimism              0.288     8.872    
                         clock uncertainty           -0.262     8.610    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.362     8.248    disp/laddr0
  -------------------------------------------------------------------
                         required time                          8.248    
                         arrival time                          -3.965    
  -------------------------------------------------------------------
                         slack                                  4.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.319ns (34.864%)  route 0.596ns (65.136%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.160    -0.241    disp/buffer_ready
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.048    -0.193 f  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.296     0.102    disp/current_state[1]_i_3_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I2_O)        0.107     0.209 r  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.140     0.349    disp/next_state[1]
    SLICE_X8Y29          FDCE                                         r  disp/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.852    -0.833    disp/clk_200MHz
    SLICE_X8Y29          FDCE                                         r  disp/current_state_reg[1]/C
                         clock pessimism              0.556    -0.277    
                         clock uncertainty            0.262    -0.015    
    SLICE_X8Y29          FDCE (Hold_fdce_C_D)         0.052     0.037    disp/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.254ns (25.981%)  route 0.724ns (74.019%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.106    -0.295    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.414     0.164    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.045     0.209 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.203     0.412    disp/current_state[0]_i_1_n_0
    SLICE_X8Y29          FDCE                                         r  disp/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.852    -0.833    disp/clk_200MHz
    SLICE_X8Y29          FDCE                                         r  disp/current_state_reg[0]/C
                         clock pessimism              0.556    -0.277    
                         clock uncertainty            0.262    -0.015    
    SLICE_X8Y29          FDCE (Hold_fdce_C_D)         0.059     0.044    disp/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.412    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.409ns (34.221%)  route 0.786ns (65.779%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.160    -0.241    disp/buffer_ready
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.048    -0.193 f  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.296     0.102    disp/current_state[1]_i_3_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I2_O)        0.107     0.209 r  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.215     0.424    disp/next_state[1]
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.045     0.469 r  disp/pipe[1]_i_5/O
                         net (fo=2, routed)           0.115     0.585    disp/pipe[1]_i_5_n_0
    SLICE_X9Y31          LUT6 (Prop_lut6_I4_O)        0.045     0.630 r  disp/pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.630    disp/pipe[1]_i_1_n_0
    SLICE_X9Y31          FDRE                                         r  disp/pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.854    -0.831    disp/clk_200MHz
    SLICE_X9Y31          FDRE                                         r  disp/pipe_reg[1]/C
                         clock pessimism              0.556    -0.275    
                         clock uncertainty            0.262    -0.013    
    SLICE_X9Y31          FDRE (Hold_fdre_C_D)         0.092     0.079    disp/pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.409ns (34.192%)  route 0.787ns (65.808%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.160    -0.241    disp/buffer_ready
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.048    -0.193 f  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.296     0.102    disp/current_state[1]_i_3_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I2_O)        0.107     0.209 r  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.215     0.424    disp/next_state[1]
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.045     0.469 r  disp/pipe[1]_i_5/O
                         net (fo=2, routed)           0.116     0.586    disp/pipe[1]_i_5_n_0
    SLICE_X9Y31          LUT6 (Prop_lut6_I4_O)        0.045     0.631 r  disp/pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.631    disp/pipe[0]_i_1_n_0
    SLICE_X9Y31          FDRE                                         r  disp/pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.854    -0.831    disp/clk_200MHz
    SLICE_X9Y31          FDRE                                         r  disp/pipe_reg[0]/C
                         clock pessimism              0.556    -0.275    
                         clock uncertainty            0.262    -0.013    
    SLICE_X9Y31          FDRE (Hold_fdre_C_D)         0.091     0.078    disp/pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.631    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.409ns (31.233%)  route 0.901ns (68.767%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.160    -0.241    disp/buffer_ready
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.048    -0.193 r  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.214     0.020    disp/current_state[1]_i_3_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I4_O)        0.107     0.127 r  disp/cdcnt[2]_i_4/O
                         net (fo=4, routed)           0.342     0.470    disp/cdcnt[2]_i_4_n_0
    SLICE_X18Y30         LUT5 (Prop_lut5_I3_O)        0.045     0.515 r  disp/rdcnt[2]_i_2/O
                         net (fo=3, routed)           0.184     0.699    disp/rdcnt[2]_i_2_n_0
    SLICE_X20Y29         LUT5 (Prop_lut5_I0_O)        0.045     0.744 r  disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.744    disp/rdcnt[2]_i_1_n_0
    SLICE_X20Y29         FDRE                                         r  disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.851    -0.834    disp/clk_200MHz
    SLICE_X20Y29         FDRE                                         r  disp/rdcnt_reg[2]/C
                         clock pessimism              0.556    -0.278    
                         clock uncertainty            0.262    -0.016    
    SLICE_X20Y29         FDRE (Hold_fdre_C_D)         0.120     0.104    disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           0.744    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.344ns (25.373%)  route 1.012ns (74.627%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.106    -0.295    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.414     0.164    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.045     0.209 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.358     0.567    disp/current_state[0]_i_1_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I2_O)        0.045     0.612 r  disp/ccnt[2]_i_4/O
                         net (fo=8, routed)           0.133     0.745    disp/ccnt[2]_i_4_n_0
    SLICE_X12Y29         LUT5 (Prop_lut5_I3_O)        0.045     0.790 r  disp/ccnt[1]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.790    disp/ccnt[1]_rep_i_1_n_0
    SLICE_X12Y29         FDRE                                         r  disp/ccnt_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.852    -0.833    disp/clk_200MHz
    SLICE_X12Y29         FDRE                                         r  disp/ccnt_reg[1]_rep/C
                         clock pessimism              0.556    -0.277    
                         clock uncertainty            0.262    -0.015    
    SLICE_X12Y29         FDRE (Hold_fdre_C_D)         0.121     0.106    disp/ccnt_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.790    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.721ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.409ns (29.259%)  route 0.989ns (70.741%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.160    -0.241    disp/buffer_ready
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.048    -0.193 r  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.214     0.020    disp/current_state[1]_i_3_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I4_O)        0.107     0.127 r  disp/cdcnt[2]_i_4/O
                         net (fo=4, routed)           0.342     0.470    disp/cdcnt[2]_i_4_n_0
    SLICE_X18Y30         LUT5 (Prop_lut5_I3_O)        0.045     0.515 r  disp/rdcnt[2]_i_2/O
                         net (fo=3, routed)           0.272     0.787    disp/rdcnt[2]_i_2_n_0
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.045     0.832 r  disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.832    disp/rdcnt[1]_i_1_n_0
    SLICE_X20Y35         FDRE                                         r  disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.857    -0.828    disp/clk_200MHz
    SLICE_X20Y35         FDRE                                         r  disp/rdcnt_reg[1]/C
                         clock pessimism              0.556    -0.272    
                         clock uncertainty            0.262    -0.010    
    SLICE_X20Y35         FDRE (Hold_fdre_C_D)         0.121     0.111    disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.111    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.344ns (24.297%)  route 1.072ns (75.703%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.106    -0.295    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.414     0.164    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.045     0.209 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.358     0.567    disp/current_state[0]_i_1_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I2_O)        0.045     0.612 r  disp/ccnt[2]_i_4/O
                         net (fo=8, routed)           0.193     0.805    disp/ccnt[2]_i_4_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I4_O)        0.045     0.850 r  disp/ccnt[2]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.850    disp/ccnt[2]_rep_i_1_n_0
    SLICE_X12Y31         FDRE                                         r  disp/ccnt_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.854    -0.831    disp/clk_200MHz
    SLICE_X12Y31         FDRE                                         r  disp/ccnt_reg[2]_rep/C
                         clock pessimism              0.556    -0.275    
                         clock uncertainty            0.262    -0.013    
    SLICE_X12Y31         FDRE (Hold_fdre_C_D)         0.121     0.108    disp/ccnt_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.418ns  (logic 0.344ns (24.263%)  route 1.074ns (75.737%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.106    -0.295    disp/buffer_ready
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  disp/current_state[0]_i_2/O
                         net (fo=1, routed)           0.414     0.164    disp/current_state[0]_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I1_O)        0.045     0.209 r  disp/current_state[0]_i_1/O
                         net (fo=7, routed)           0.358     0.567    disp/current_state[0]_i_1_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I2_O)        0.045     0.612 r  disp/ccnt[2]_i_4/O
                         net (fo=8, routed)           0.195     0.807    disp/ccnt[2]_i_4_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I4_O)        0.045     0.852 r  disp/ccnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.852    disp/ccnt[2]_i_1_n_0
    SLICE_X12Y31         FDRE                                         r  disp/ccnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.854    -0.831    disp/clk_200MHz
    SLICE_X12Y31         FDRE                                         r  disp/ccnt_reg[2]/C
                         clock pessimism              0.556    -0.275    
                         clock uncertainty            0.262    -0.013    
    SLICE_X12Y31         FDRE (Hold_fdre_C_D)         0.120     0.107    disp/ccnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 fifo_buffer/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_200MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_200MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.409ns (28.822%)  route 1.010ns (71.178%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X6Y28          FDRE                                         r  fifo_buffer/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  fifo_buffer/buffer_ready_reg/Q
                         net (fo=3, routed)           0.160    -0.241    disp/buffer_ready
    SLICE_X7Y29          LUT4 (Prop_lut4_I1_O)        0.048    -0.193 r  disp/current_state[1]_i_3/O
                         net (fo=2, routed)           0.296     0.102    disp/current_state[1]_i_3_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I2_O)        0.107     0.209 f  disp/current_state[1]_i_2/O
                         net (fo=6, routed)           0.143     0.352    disp/next_state[1]
    SLICE_X11Y28         LUT4 (Prop_lut4_I1_O)        0.045     0.397 r  disp/ccnt[2]_i_2/O
                         net (fo=25, routed)          0.411     0.808    disp/ccnt[2]_i_2_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I2_O)        0.045     0.853 r  disp/ccnt[2]_rep_i_1__0/O
                         net (fo=1, routed)           0.000     0.853    disp/ccnt[2]_rep_i_1__0_n_0
    SLICE_X12Y31         FDRE                                         r  disp/ccnt_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_200MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=5555, routed)        0.854    -0.831    disp/clk_200MHz
    SLICE_X12Y31         FDRE                                         r  disp/ccnt_reg[2]_rep__0/C
                         clock pessimism              0.556    -0.275    
                         clock uncertainty            0.262    -0.013    
    SLICE_X12Y31         FDRE (Hold_fdre_C_D)         0.121     0.108    disp/ccnt_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.745    





---------------------------------------------------------------------------------------------------
From Clock:  clk_24MHz_clk_wiz_0_1
  To Clock:  clk_24MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       37.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.538ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.890ns (21.828%)  route 3.187ns (78.172%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 40.248 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.834    -0.778    clks/CLK
    SLICE_X0Y41          FDRE                                         r  clks/bounce_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.518    -0.260 f  clks/bounce_count_reg[6]/Q
                         net (fo=3, routed)           0.827     0.568    clks/bounce_count[6]
    SLICE_X2Y41          LUT4 (Prop_lut4_I1_O)        0.124     0.692 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.830     1.522    clks/bounce_count[20]_i_6_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.124     1.646 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.530     3.176    clks/bounce_count[20]_i_4_n_0
    SLICE_X0Y42          LUT4 (Prop_lut4_I2_O)        0.124     3.300 r  clks/bounce_count[11]_i_1/O
                         net (fo=1, routed)           0.000     3.300    clks/bounce_count_0[11]
    SLICE_X0Y42          FDRE                                         r  clks/bounce_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.655    40.248    clks/CLK
    SLICE_X0Y42          FDRE                                         r  clks/bounce_count_reg[11]/C
                         clock pessimism              0.616    40.864    
                         clock uncertainty           -0.107    40.757    
    SLICE_X0Y42          FDRE (Setup_fdre_C_D)        0.081    40.838    clks/bounce_count_reg[11]
  -------------------------------------------------------------------
                         required time                         40.838    
                         arrival time                          -3.300    
  -------------------------------------------------------------------
                         slack                                 37.538    

Slack (MET) :             37.549ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.103ns  (logic 0.916ns (22.324%)  route 3.187ns (77.676%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 40.248 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.834    -0.778    clks/CLK
    SLICE_X0Y41          FDRE                                         r  clks/bounce_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.518    -0.260 f  clks/bounce_count_reg[6]/Q
                         net (fo=3, routed)           0.827     0.568    clks/bounce_count[6]
    SLICE_X2Y41          LUT4 (Prop_lut4_I1_O)        0.124     0.692 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.830     1.522    clks/bounce_count[20]_i_6_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.124     1.646 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.530     3.176    clks/bounce_count[20]_i_4_n_0
    SLICE_X0Y42          LUT4 (Prop_lut4_I2_O)        0.150     3.326 r  clks/bounce_count[9]_i_1/O
                         net (fo=1, routed)           0.000     3.326    clks/bounce_count_0[9]
    SLICE_X0Y42          FDRE                                         r  clks/bounce_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.655    40.248    clks/CLK
    SLICE_X0Y42          FDRE                                         r  clks/bounce_count_reg[9]/C
                         clock pessimism              0.616    40.864    
                         clock uncertainty           -0.107    40.757    
    SLICE_X0Y42          FDRE (Setup_fdre_C_D)        0.118    40.875    clks/bounce_count_reg[9]
  -------------------------------------------------------------------
                         required time                         40.875    
                         arrival time                          -3.326    
  -------------------------------------------------------------------
                         slack                                 37.549    

Slack (MET) :             37.561ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 1.027ns (25.333%)  route 3.027ns (74.667%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 40.249 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.834    -0.778    clks/CLK
    SLICE_X0Y42          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.478    -0.300 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.694     0.394    clks/bounce_count[9]
    SLICE_X2Y41          LUT4 (Prop_lut4_I3_O)        0.301     0.695 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.830     1.525    clks/bounce_count[20]_i_6_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.124     1.649 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.503     3.152    clks/bounce_count[20]_i_4_n_0
    SLICE_X0Y43          LUT4 (Prop_lut4_I2_O)        0.124     3.276 r  clks/bounce_count[16]_i_1/O
                         net (fo=1, routed)           0.000     3.276    clks/bounce_count_0[16]
    SLICE_X0Y43          FDRE                                         r  clks/bounce_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.656    40.249    clks/CLK
    SLICE_X0Y43          FDRE                                         r  clks/bounce_count_reg[16]/C
                         clock pessimism              0.616    40.865    
                         clock uncertainty           -0.107    40.758    
    SLICE_X0Y43          FDRE (Setup_fdre_C_D)        0.079    40.837    clks/bounce_count_reg[16]
  -------------------------------------------------------------------
                         required time                         40.837    
                         arrival time                          -3.276    
  -------------------------------------------------------------------
                         slack                                 37.561    

Slack (MET) :             37.568ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 1.059ns (25.918%)  route 3.027ns (74.082%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 40.249 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.834    -0.778    clks/CLK
    SLICE_X0Y42          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.478    -0.300 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.694     0.394    clks/bounce_count[9]
    SLICE_X2Y41          LUT4 (Prop_lut4_I3_O)        0.301     0.695 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.830     1.525    clks/bounce_count[20]_i_6_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.124     1.649 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.503     3.152    clks/bounce_count[20]_i_4_n_0
    SLICE_X0Y43          LUT4 (Prop_lut4_I2_O)        0.156     3.308 r  clks/bounce_count[18]_i_1/O
                         net (fo=1, routed)           0.000     3.308    clks/bounce_count_0[18]
    SLICE_X0Y43          FDRE                                         r  clks/bounce_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.656    40.249    clks/CLK
    SLICE_X0Y43          FDRE                                         r  clks/bounce_count_reg[18]/C
                         clock pessimism              0.616    40.865    
                         clock uncertainty           -0.107    40.758    
    SLICE_X0Y43          FDRE (Setup_fdre_C_D)        0.118    40.876    clks/bounce_count_reg[18]
  -------------------------------------------------------------------
                         required time                         40.876    
                         arrival time                          -3.308    
  -------------------------------------------------------------------
                         slack                                 37.568    

Slack (MET) :             37.580ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 1.027ns (25.452%)  route 3.008ns (74.548%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 40.249 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.834    -0.778    clks/CLK
    SLICE_X0Y42          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.478    -0.300 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.694     0.394    clks/bounce_count[9]
    SLICE_X2Y41          LUT4 (Prop_lut4_I3_O)        0.301     0.695 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.830     1.525    clks/bounce_count[20]_i_6_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.124     1.649 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.484     3.133    clks/bounce_count[20]_i_4_n_0
    SLICE_X0Y43          LUT4 (Prop_lut4_I2_O)        0.124     3.257 r  clks/bounce_count[15]_i_1/O
                         net (fo=1, routed)           0.000     3.257    clks/bounce_count_0[15]
    SLICE_X0Y43          FDRE                                         r  clks/bounce_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.656    40.249    clks/CLK
    SLICE_X0Y43          FDRE                                         r  clks/bounce_count_reg[15]/C
                         clock pessimism              0.616    40.865    
                         clock uncertainty           -0.107    40.758    
    SLICE_X0Y43          FDRE (Setup_fdre_C_D)        0.079    40.837    clks/bounce_count_reg[15]
  -------------------------------------------------------------------
                         required time                         40.837    
                         arrival time                          -3.257    
  -------------------------------------------------------------------
                         slack                                 37.580    

Slack (MET) :             37.590ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 1.056ns (25.984%)  route 3.008ns (74.016%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 40.249 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.834    -0.778    clks/CLK
    SLICE_X0Y42          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.478    -0.300 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.694     0.394    clks/bounce_count[9]
    SLICE_X2Y41          LUT4 (Prop_lut4_I3_O)        0.301     0.695 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.830     1.525    clks/bounce_count[20]_i_6_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.124     1.649 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.484     3.133    clks/bounce_count[20]_i_4_n_0
    SLICE_X0Y43          LUT4 (Prop_lut4_I2_O)        0.153     3.286 r  clks/bounce_count[17]_i_1/O
                         net (fo=1, routed)           0.000     3.286    clks/bounce_count_0[17]
    SLICE_X0Y43          FDRE                                         r  clks/bounce_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.656    40.249    clks/CLK
    SLICE_X0Y43          FDRE                                         r  clks/bounce_count_reg[17]/C
                         clock pessimism              0.616    40.865    
                         clock uncertainty           -0.107    40.758    
    SLICE_X0Y43          FDRE (Setup_fdre_C_D)        0.118    40.876    clks/bounce_count_reg[17]
  -------------------------------------------------------------------
                         required time                         40.876    
                         arrival time                          -3.286    
  -------------------------------------------------------------------
                         slack                                 37.590    

Slack (MET) :             37.676ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 1.027ns (26.066%)  route 2.913ns (73.934%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 40.248 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.834    -0.778    clks/CLK
    SLICE_X0Y42          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.478    -0.300 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.694     0.394    clks/bounce_count[9]
    SLICE_X2Y41          LUT4 (Prop_lut4_I3_O)        0.301     0.695 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.830     1.525    clks/bounce_count[20]_i_6_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.124     1.649 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.389     3.038    clks/bounce_count[20]_i_4_n_0
    SLICE_X0Y41          LUT4 (Prop_lut4_I2_O)        0.124     3.162 r  clks/bounce_count[6]_i_1/O
                         net (fo=1, routed)           0.000     3.162    clks/bounce_count_0[6]
    SLICE_X0Y41          FDRE                                         r  clks/bounce_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.655    40.248    clks/CLK
    SLICE_X0Y41          FDRE                                         r  clks/bounce_count_reg[6]/C
                         clock pessimism              0.616    40.864    
                         clock uncertainty           -0.107    40.757    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)        0.081    40.838    clks/bounce_count_reg[6]
  -------------------------------------------------------------------
                         required time                         40.838    
                         arrival time                          -3.162    
  -------------------------------------------------------------------
                         slack                                 37.676    

Slack (MET) :             37.687ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 1.053ns (26.551%)  route 2.913ns (73.449%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 40.248 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.834    -0.778    clks/CLK
    SLICE_X0Y42          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.478    -0.300 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.694     0.394    clks/bounce_count[9]
    SLICE_X2Y41          LUT4 (Prop_lut4_I3_O)        0.301     0.695 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.830     1.525    clks/bounce_count[20]_i_6_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.124     1.649 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.389     3.038    clks/bounce_count[20]_i_4_n_0
    SLICE_X0Y41          LUT4 (Prop_lut4_I2_O)        0.150     3.188 r  clks/bounce_count[8]_i_1/O
                         net (fo=1, routed)           0.000     3.188    clks/bounce_count_0[8]
    SLICE_X0Y41          FDRE                                         r  clks/bounce_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.655    40.248    clks/CLK
    SLICE_X0Y41          FDRE                                         r  clks/bounce_count_reg[8]/C
                         clock pessimism              0.616    40.864    
                         clock uncertainty           -0.107    40.757    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)        0.118    40.875    clks/bounce_count_reg[8]
  -------------------------------------------------------------------
                         required time                         40.875    
                         arrival time                          -3.188    
  -------------------------------------------------------------------
                         slack                                 37.687    

Slack (MET) :             37.727ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 1.027ns (26.428%)  route 2.859ns (73.572%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 40.249 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.834    -0.778    clks/CLK
    SLICE_X0Y42          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.478    -0.300 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.694     0.394    clks/bounce_count[9]
    SLICE_X2Y41          LUT4 (Prop_lut4_I3_O)        0.301     0.695 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.830     1.525    clks/bounce_count[20]_i_6_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.124     1.649 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.335     2.984    clks/bounce_count[20]_i_4_n_0
    SLICE_X0Y43          LUT4 (Prop_lut4_I2_O)        0.124     3.108 r  clks/bounce_count[13]_i_1/O
                         net (fo=1, routed)           0.000     3.108    clks/bounce_count_0[13]
    SLICE_X0Y43          FDRE                                         r  clks/bounce_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.656    40.249    clks/CLK
    SLICE_X0Y43          FDRE                                         r  clks/bounce_count_reg[13]/C
                         clock pessimism              0.616    40.865    
                         clock uncertainty           -0.107    40.758    
    SLICE_X0Y43          FDRE (Setup_fdre_C_D)        0.077    40.835    clks/bounce_count_reg[13]
  -------------------------------------------------------------------
                         required time                         40.835    
                         arrival time                          -3.108    
  -------------------------------------------------------------------
                         slack                                 37.727    

Slack (MET) :             37.744ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 1.051ns (26.880%)  route 2.859ns (73.120%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 40.249 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.778ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.834    -0.778    clks/CLK
    SLICE_X0Y42          FDRE                                         r  clks/bounce_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.478    -0.300 f  clks/bounce_count_reg[9]/Q
                         net (fo=3, routed)           0.694     0.394    clks/bounce_count[9]
    SLICE_X2Y41          LUT4 (Prop_lut4_I3_O)        0.301     0.695 r  clks/bounce_count[20]_i_6/O
                         net (fo=1, routed)           0.830     1.525    clks/bounce_count[20]_i_6_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.124     1.649 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          1.335     2.984    clks/bounce_count[20]_i_4_n_0
    SLICE_X0Y43          LUT4 (Prop_lut4_I2_O)        0.148     3.132 r  clks/bounce_count[19]_i_1/O
                         net (fo=1, routed)           0.000     3.132    clks/bounce_count_0[19]
    SLICE_X0Y43          FDRE                                         r  clks/bounce_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          1.656    40.249    clks/CLK
    SLICE_X0Y43          FDRE                                         r  clks/bounce_count_reg[19]/C
                         clock pessimism              0.616    40.865    
                         clock uncertainty           -0.107    40.758    
    SLICE_X0Y43          FDRE (Setup_fdre_C_D)        0.118    40.876    clks/bounce_count_reg[19]
  -------------------------------------------------------------------
                         required time                         40.876    
                         arrival time                          -3.132    
  -------------------------------------------------------------------
                         slack                                 37.744    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 init_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.628    -0.551    cam_sysclk_OBUF
    SLICE_X113Y72        FDRE                                         r  init_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  init_count_reg[11]/Q
                         net (fo=3, routed)           0.118    -0.291    init_count_reg[11]
    SLICE_X113Y72        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.183 r  init_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.183    init_count_reg[8]_i_1_n_4
    SLICE_X113Y72        FDRE                                         r  init_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.897    -0.788    cam_sysclk_OBUF
    SLICE_X113Y72        FDRE                                         r  init_count_reg[11]/C
                         clock pessimism              0.237    -0.551    
                         clock uncertainty            0.107    -0.443    
    SLICE_X113Y72        FDRE (Hold_fdre_C_D)         0.105    -0.338    init_count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.629    -0.550    cam_sysclk_OBUF
    SLICE_X113Y70        FDRE                                         r  init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  init_count_reg[3]/Q
                         net (fo=3, routed)           0.120    -0.288    init_count_reg[3]
    SLICE_X113Y70        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.180 r  init_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.180    init_count_reg[0]_i_2_n_4
    SLICE_X113Y70        FDRE                                         r  init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.899    -0.786    cam_sysclk_OBUF
    SLICE_X113Y70        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.236    -0.550    
                         clock uncertainty            0.107    -0.442    
    SLICE_X113Y70        FDRE (Hold_fdre_C_D)         0.105    -0.337    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 init_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.628    -0.551    cam_sysclk_OBUF
    SLICE_X113Y71        FDRE                                         r  init_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y71        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  init_count_reg[7]/Q
                         net (fo=3, routed)           0.120    -0.289    init_count_reg[7]
    SLICE_X113Y71        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.181 r  init_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.181    init_count_reg[4]_i_1_n_4
    SLICE_X113Y71        FDRE                                         r  init_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.898    -0.787    cam_sysclk_OBUF
    SLICE_X113Y71        FDRE                                         r  init_count_reg[7]/C
                         clock pessimism              0.236    -0.551    
                         clock uncertainty            0.107    -0.443    
    SLICE_X113Y71        FDRE (Hold_fdre_C_D)         0.105    -0.338    init_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.628    -0.551    cam_sysclk_OBUF
    SLICE_X113Y71        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y71        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  init_count_reg[4]/Q
                         net (fo=3, routed)           0.117    -0.292    init_count_reg[4]
    SLICE_X113Y71        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.177 r  init_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.177    init_count_reg[4]_i_1_n_7
    SLICE_X113Y71        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.898    -0.787    cam_sysclk_OBUF
    SLICE_X113Y71        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.236    -0.551    
                         clock uncertainty            0.107    -0.443    
    SLICE_X113Y71        FDRE (Hold_fdre_C_D)         0.105    -0.338    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.629    -0.550    cam_sysclk_OBUF
    SLICE_X113Y70        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  init_count_reg[2]/Q
                         net (fo=3, routed)           0.122    -0.287    init_count_reg[2]
    SLICE_X113Y70        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.176 r  init_count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.176    init_count_reg[0]_i_2_n_5
    SLICE_X113Y70        FDRE                                         r  init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.899    -0.786    cam_sysclk_OBUF
    SLICE_X113Y70        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.236    -0.550    
                         clock uncertainty            0.107    -0.442    
    SLICE_X113Y70        FDRE (Hold_fdre_C_D)         0.105    -0.337    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 init_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.256ns (68.169%)  route 0.120ns (31.831%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.628    -0.551    cam_sysclk_OBUF
    SLICE_X113Y72        FDRE                                         r  init_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  init_count_reg[8]/Q
                         net (fo=3, routed)           0.120    -0.290    init_count_reg[8]
    SLICE_X113Y72        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.175 r  init_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.175    init_count_reg[8]_i_1_n_7
    SLICE_X113Y72        FDRE                                         r  init_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.897    -0.788    cam_sysclk_OBUF
    SLICE_X113Y72        FDRE                                         r  init_count_reg[8]/C
                         clock pessimism              0.237    -0.551    
                         clock uncertainty            0.107    -0.443    
    SLICE_X113Y72        FDRE (Hold_fdre_C_D)         0.105    -0.338    init_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.292ns (71.340%)  route 0.117ns (28.660%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.628    -0.551    cam_sysclk_OBUF
    SLICE_X113Y71        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y71        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  init_count_reg[4]/Q
                         net (fo=3, routed)           0.117    -0.292    init_count_reg[4]
    SLICE_X113Y71        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.141 r  init_count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.141    init_count_reg[4]_i_1_n_6
    SLICE_X113Y71        FDRE                                         r  init_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.898    -0.787    cam_sysclk_OBUF
    SLICE_X113Y71        FDRE                                         r  init_count_reg[5]/C
                         clock pessimism              0.236    -0.551    
                         clock uncertainty            0.107    -0.443    
    SLICE_X113Y71        FDRE (Hold_fdre_C_D)         0.105    -0.338    init_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 init_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.292ns (70.953%)  route 0.120ns (29.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.628    -0.551    cam_sysclk_OBUF
    SLICE_X113Y72        FDRE                                         r  init_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  init_count_reg[8]/Q
                         net (fo=3, routed)           0.120    -0.290    init_count_reg[8]
    SLICE_X113Y72        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.139 r  init_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.139    init_count_reg[8]_i_1_n_6
    SLICE_X113Y72        FDRE                                         r  init_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.897    -0.788    cam_sysclk_OBUF
    SLICE_X113Y72        FDRE                                         r  init_count_reg[9]/C
                         clock pessimism              0.237    -0.551    
                         clock uncertainty            0.107    -0.443    
    SLICE_X113Y72        FDRE (Hold_fdre_C_D)         0.105    -0.338    init_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.629    -0.550    cam_sysclk_OBUF
    SLICE_X113Y70        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.409 f  init_count_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.252    init_count_reg_n_0_[0]
    SLICE_X113Y70        LUT1 (Prop_lut1_I0_O)        0.045    -0.207 r  init_count[0]_i_8/O
                         net (fo=1, routed)           0.000    -0.207    init_count[0]_i_8_n_0
    SLICE_X113Y70        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.137 r  init_count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.137    init_count_reg[0]_i_2_n_7
    SLICE_X113Y70        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.899    -0.786    cam_sysclk_OBUF
    SLICE_X113Y70        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.236    -0.550    
                         clock uncertainty            0.107    -0.442    
    SLICE_X113Y70        FDRE (Hold_fdre_C_D)         0.105    -0.337    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.251ns (60.411%)  route 0.164ns (39.589%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.629    -0.550    cam_sysclk_OBUF
    SLICE_X113Y70        FDRE                                         r  init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  init_count_reg[1]/Q
                         net (fo=1, routed)           0.164    -0.244    init_count_reg_n_0_[1]
    SLICE_X113Y70        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.134 r  init_count_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.134    init_count_reg[0]_i_2_n_6
    SLICE_X113Y70        FDRE                                         r  init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=34, routed)          0.899    -0.786    cam_sysclk_OBUF
    SLICE_X113Y70        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.236    -0.550    
                         clock uncertainty            0.107    -0.442    
    SLICE_X113Y70        FDRE (Hold_fdre_C_D)         0.105    -0.337    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.203    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_wiz_0_1
  To Clock:  clk_25MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       28.699ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.699ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.756ns  (logic 1.116ns (10.375%)  route 9.640ns (89.625%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 38.613 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.779    -0.833    vga/CLK
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  vga/vcounter_reg[6]/Q
                         net (fo=10, routed)          1.047     0.733    vga/vcount[6]
    SLICE_X94Y84         LUT2 (Prop_lut2_I1_O)        0.146     0.879 f  vga/blank_i_4/O
                         net (fo=1, routed)           0.596     1.475    vga/blank_i_4_n_0
    SLICE_X94Y86         LUT6 (Prop_lut6_I5_O)        0.328     1.803 f  vga/blank_i_1/O
                         net (fo=7, routed)           0.949     2.751    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X91Y89         LUT4 (Prop_lut4_I0_O)        0.124     2.875 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          7.049     9.924    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/pwropt
    RAMB36_X2Y23         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.686    38.613    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y23         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.089    
                         clock uncertainty           -0.106    38.983    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.623    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.623    
                         arrival time                          -9.924    
  -------------------------------------------------------------------
                         slack                                 28.699    

Slack (MET) :             29.032ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.486ns  (logic 1.116ns (10.643%)  route 9.370ns (89.357%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.779    -0.833    vga/CLK
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  vga/vcounter_reg[6]/Q
                         net (fo=10, routed)          1.047     0.733    vga/vcount[6]
    SLICE_X94Y84         LUT2 (Prop_lut2_I1_O)        0.146     0.879 f  vga/blank_i_4/O
                         net (fo=1, routed)           0.596     1.475    vga/blank_i_4_n_0
    SLICE_X94Y86         LUT6 (Prop_lut6_I5_O)        0.328     1.803 f  vga/blank_i_1/O
                         net (fo=7, routed)           0.949     2.751    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X91Y89         LUT4 (Prop_lut4_I0_O)        0.124     2.875 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          6.778     9.653    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/pwropt
    RAMB36_X3Y21         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.749    38.676    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y21         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.152    
                         clock uncertainty           -0.106    39.046    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.686    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.686    
                         arrival time                          -9.653    
  -------------------------------------------------------------------
                         slack                                 29.032    

Slack (MET) :             29.217ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.227ns  (logic 1.116ns (10.912%)  route 9.111ns (89.088%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 38.602 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.779    -0.833    vga/CLK
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  vga/vcounter_reg[6]/Q
                         net (fo=10, routed)          1.047     0.733    vga/vcount[6]
    SLICE_X94Y84         LUT2 (Prop_lut2_I1_O)        0.146     0.879 f  vga/blank_i_4/O
                         net (fo=1, routed)           0.596     1.475    vga/blank_i_4_n_0
    SLICE_X94Y86         LUT6 (Prop_lut6_I5_O)        0.328     1.803 f  vga/blank_i_1/O
                         net (fo=7, routed)           0.949     2.751    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X91Y89         LUT4 (Prop_lut4_I0_O)        0.124     2.875 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          6.519     9.394    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/pwropt
    RAMB36_X2Y25         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.675    38.602    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y25         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.078    
                         clock uncertainty           -0.106    38.972    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.612    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.612    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                 29.217    

Slack (MET) :             29.229ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.287ns  (logic 1.116ns (10.849%)  route 9.171ns (89.151%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.779    -0.833    vga/CLK
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  vga/vcounter_reg[6]/Q
                         net (fo=10, routed)          1.047     0.733    vga/vcount[6]
    SLICE_X94Y84         LUT2 (Prop_lut2_I1_O)        0.146     0.879 f  vga/blank_i_4/O
                         net (fo=1, routed)           0.596     1.475    vga/blank_i_4_n_0
    SLICE_X94Y86         LUT6 (Prop_lut6_I5_O)        0.328     1.803 f  vga/blank_i_1/O
                         net (fo=7, routed)           0.949     2.751    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X91Y89         LUT4 (Prop_lut4_I0_O)        0.124     2.875 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          6.579     9.454    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/pwropt
    RAMB36_X3Y22         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.747    38.674    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y22         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.150    
                         clock uncertainty           -0.106    39.044    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.684    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.684    
                         arrival time                          -9.454    
  -------------------------------------------------------------------
                         slack                                 29.229    

Slack (MET) :             29.737ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.770ns  (logic 1.116ns (11.423%)  route 8.654ns (88.577%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 38.665 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.779    -0.833    vga/CLK
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  vga/vcounter_reg[6]/Q
                         net (fo=10, routed)          1.047     0.733    vga/vcount[6]
    SLICE_X94Y84         LUT2 (Prop_lut2_I1_O)        0.146     0.879 f  vga/blank_i_4/O
                         net (fo=1, routed)           0.596     1.475    vga/blank_i_4_n_0
    SLICE_X94Y86         LUT6 (Prop_lut6_I5_O)        0.328     1.803 f  vga/blank_i_1/O
                         net (fo=7, routed)           0.949     2.751    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X91Y89         LUT4 (Prop_lut4_I0_O)        0.124     2.875 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          6.062     8.937    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/pwropt
    RAMB36_X3Y24         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.738    38.665    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y24         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.141    
                         clock uncertainty           -0.106    39.035    
    RAMB36_X3Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.675    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.675    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                 29.737    

Slack (MET) :             30.121ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.386ns  (logic 1.116ns (11.889%)  route 8.270ns (88.111%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 38.665 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.779    -0.833    vga/CLK
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  vga/vcounter_reg[6]/Q
                         net (fo=10, routed)          1.047     0.733    vga/vcount[6]
    SLICE_X94Y84         LUT2 (Prop_lut2_I1_O)        0.146     0.879 f  vga/blank_i_4/O
                         net (fo=1, routed)           0.596     1.475    vga/blank_i_4_n_0
    SLICE_X94Y86         LUT6 (Prop_lut6_I5_O)        0.328     1.803 f  vga/blank_i_1/O
                         net (fo=7, routed)           0.949     2.751    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X91Y89         LUT4 (Prop_lut4_I0_O)        0.124     2.875 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          5.679     8.554    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/pwropt
    RAMB36_X3Y26         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.738    38.665    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y26         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.141    
                         clock uncertainty           -0.106    39.035    
    RAMB36_X3Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.675    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.675    
                         arrival time                          -8.554    
  -------------------------------------------------------------------
                         slack                                 30.121    

Slack (MET) :             30.289ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.229ns  (logic 1.116ns (12.092%)  route 8.113ns (87.908%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.779    -0.833    vga/CLK
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  vga/vcounter_reg[6]/Q
                         net (fo=10, routed)          1.047     0.733    vga/vcount[6]
    SLICE_X94Y84         LUT2 (Prop_lut2_I1_O)        0.146     0.879 f  vga/blank_i_4/O
                         net (fo=1, routed)           0.596     1.475    vga/blank_i_4_n_0
    SLICE_X94Y86         LUT6 (Prop_lut6_I5_O)        0.328     1.803 f  vga/blank_i_1/O
                         net (fo=7, routed)           0.949     2.751    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X91Y89         LUT4 (Prop_lut4_I0_O)        0.124     2.875 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          5.522     8.397    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/pwropt
    RAMB36_X3Y29         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.749    38.676    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y29         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.152    
                         clock uncertainty           -0.106    39.046    
    RAMB36_X3Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.686    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.686    
                         arrival time                          -8.397    
  -------------------------------------------------------------------
                         slack                                 30.289    

Slack (MET) :             30.511ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.002ns  (logic 1.116ns (12.397%)  route 7.886ns (87.603%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 38.671 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.779    -0.833    vga/CLK
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  vga/vcounter_reg[6]/Q
                         net (fo=10, routed)          1.047     0.733    vga/vcount[6]
    SLICE_X94Y84         LUT2 (Prop_lut2_I1_O)        0.146     0.879 f  vga/blank_i_4/O
                         net (fo=1, routed)           0.596     1.475    vga/blank_i_4_n_0
    SLICE_X94Y86         LUT6 (Prop_lut6_I5_O)        0.328     1.803 f  vga/blank_i_1/O
                         net (fo=7, routed)           0.949     2.751    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X91Y89         LUT4 (Prop_lut4_I0_O)        0.124     2.875 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          5.294     8.169    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/pwropt
    RAMB36_X3Y27         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.744    38.671    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y27         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.147    
                         clock uncertainty           -0.106    39.041    
    RAMB36_X3Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.681    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.681    
                         arrival time                          -8.169    
  -------------------------------------------------------------------
                         slack                                 30.511    

Slack (MET) :             30.834ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.628ns  (logic 1.116ns (12.935%)  route 7.512ns (87.065%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 38.620 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.779    -0.833    vga/CLK
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  vga/vcounter_reg[6]/Q
                         net (fo=10, routed)          1.047     0.733    vga/vcount[6]
    SLICE_X94Y84         LUT2 (Prop_lut2_I1_O)        0.146     0.879 f  vga/blank_i_4/O
                         net (fo=1, routed)           0.596     1.475    vga/blank_i_4_n_0
    SLICE_X94Y86         LUT6 (Prop_lut6_I5_O)        0.328     1.803 f  vga/blank_i_1/O
                         net (fo=7, routed)           1.157     2.959    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X91Y88         LUT4 (Prop_lut4_I0_O)        0.124     3.083 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_1/O
                         net (fo=16, routed)          4.712     7.795    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt
    RAMB36_X2Y20         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.693    38.620    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y20         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.096    
                         clock uncertainty           -0.106    38.990    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.630    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.630    
                         arrival time                          -7.795    
  -------------------------------------------------------------------
                         slack                                 30.834    

Slack (MET) :             31.189ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.398ns  (logic 1.116ns (13.288%)  route 7.282ns (86.712%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.255ns = ( 38.745 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.779    -0.833    vga/CLK
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDRE (Prop_fdre_C_Q)         0.518    -0.315 f  vga/vcounter_reg[6]/Q
                         net (fo=10, routed)          1.047     0.733    vga/vcount[6]
    SLICE_X94Y84         LUT2 (Prop_lut2_I1_O)        0.146     0.879 f  vga/blank_i_4/O
                         net (fo=1, routed)           0.596     1.475    vga/blank_i_4_n_0
    SLICE_X94Y86         LUT6 (Prop_lut6_I5_O)        0.328     1.803 f  vga/blank_i_1/O
                         net (fo=7, routed)           0.949     2.751    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X91Y89         LUT4 (Prop_lut4_I0_O)        0.124     2.875 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_35/O
                         net (fo=16, routed)          4.691     7.566    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/pwropt
    RAMB36_X4Y29         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         1.818    38.745    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y29         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.221    
                         clock uncertainty           -0.106    39.115    
    RAMB36_X4Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.755    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.755    
                         arrival time                          -7.566    
  -------------------------------------------------------------------
                         slack                                 31.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.577    -0.602    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X67Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.344    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X67Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.845    -0.840    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X67Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.238    -0.602    
                         clock uncertainty            0.106    -0.495    
    SLICE_X67Y86         FDRE (Hold_fdre_C_D)         0.070    -0.425    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.577    -0.602    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X67Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.344    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X67Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.845    -0.840    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X67Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.238    -0.602    
                         clock uncertainty            0.106    -0.495    
    SLICE_X67Y86         FDRE (Hold_fdre_C_D)         0.066    -0.429    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.009%)  route 0.218ns (53.991%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.604    -0.575    vga/CLK
    SLICE_X93Y85         FDRE                                         r  vga/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  vga/hcounter_reg[6]/Q
                         net (fo=9, routed)           0.218    -0.215    vga/hcount[6]
    SLICE_X94Y85         LUT4 (Prop_lut4_I1_O)        0.045    -0.170 r  vga/p_1_out_i_4/O
                         net (fo=2, routed)           0.000    -0.170    vga/D[8]
    SLICE_X94Y85         FDRE                                         r  vga/hcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.874    -0.811    vga/CLK
    SLICE_X94Y85         FDRE                                         r  vga/hcounter_reg[8]/C
                         clock pessimism              0.272    -0.539    
                         clock uncertainty            0.106    -0.432    
    SLICE_X94Y85         FDRE (Hold_fdre_C_D)         0.121    -0.311    vga/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.606    -0.573    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X93Y88         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=1, routed)           0.176    -0.255    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X93Y88         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.876    -0.809    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X93Y88         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.236    -0.573    
                         clock uncertainty            0.106    -0.466    
    SLICE_X93Y88         FDRE (Hold_fdre_C_D)         0.070    -0.396    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.787%)  route 0.172ns (45.213%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.604    -0.575    vga/CLK
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  vga/vcounter_reg[7]/Q
                         net (fo=9, routed)           0.172    -0.238    vga/vcount[7]
    SLICE_X94Y83         LUT3 (Prop_lut3_I2_O)        0.045    -0.193 r  vga/p_0_out_i_6/O
                         net (fo=2, routed)           0.000    -0.193    vga/vcounter_reg[10]_1[7]
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.872    -0.813    vga/CLK
    SLICE_X94Y83         FDRE                                         r  vga/vcounter_reg[7]/C
                         clock pessimism              0.238    -0.575    
                         clock uncertainty            0.106    -0.468    
    SLICE_X94Y83         FDRE (Hold_fdre_C_D)         0.121    -0.347    vga/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.383%)  route 0.192ns (57.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.606    -0.573    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X91Y89         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=7, routed)           0.192    -0.240    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X90Y88         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.876    -0.809    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X90Y88         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.106    -0.450    
    SLICE_X90Y88         FDRE (Hold_fdre_C_D)         0.052    -0.398    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.302%)  route 0.198ns (54.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.577    -0.602    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.198    -0.240    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X66Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.845    -0.840    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y86         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.238    -0.602    
                         clock uncertainty            0.106    -0.495    
    SLICE_X66Y86         FDRE (Hold_fdre_C_D)         0.059    -0.436    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.249%)  route 0.243ns (59.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.606    -0.573    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X90Y88         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=7, routed)           0.243    -0.165    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X91Y88         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.876    -0.809    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X91Y88         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.249    -0.560    
                         clock uncertainty            0.106    -0.453    
    SLICE_X91Y88         FDRE (Hold_fdre_C_D)         0.066    -0.387    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.209ns (47.619%)  route 0.230ns (52.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.605    -0.574    vga/CLK
    SLICE_X94Y85         FDRE                                         r  vga/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  vga/hcounter_reg[8]/Q
                         net (fo=8, routed)           0.107    -0.303    vga/hcount[8]
    SLICE_X95Y85         LUT6 (Prop_lut6_I0_O)        0.045    -0.258 r  vga/p_1_out_i_2/O
                         net (fo=2, routed)           0.123    -0.135    vga/D[10]
    SLICE_X95Y85         FDRE                                         r  vga/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.874    -0.811    vga/CLK
    SLICE_X95Y85         FDRE                                         r  vga/hcounter_reg[10]/C
                         clock pessimism              0.250    -0.561    
                         clock uncertainty            0.106    -0.454    
    SLICE_X95Y85         FDRE (Hold_fdre_C_D)         0.070    -0.384    vga/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.226ns (46.757%)  route 0.257ns (53.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.603    -0.576    vga/CLK
    SLICE_X97Y82         FDRE                                         r  vga/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.448 r  vga/hcounter_reg[5]/Q
                         net (fo=6, routed)           0.129    -0.319    vga/hcount[5]
    SLICE_X97Y82         LUT6 (Prop_lut6_I5_O)        0.098    -0.221 r  vga/p_1_out_i_7/O
                         net (fo=2, routed)           0.129    -0.092    vga/D[5]
    SLICE_X97Y82         FDRE                                         r  vga/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=116, routed)         0.871    -0.814    vga/CLK
    SLICE_X97Y82         FDRE                                         r  vga/hcounter_reg[5]/C
                         clock pessimism              0.238    -0.576    
                         clock uncertainty            0.106    -0.469    
    SLICE_X97Y82         FDRE (Hold_fdre_C_D)         0.071    -0.398    vga/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.306    





---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0_1
  To Clock:  clk_5MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      177.790ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             177.790ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.476ns  (logic 7.767ns (36.166%)  route 13.709ns (63.834%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.228     0.892    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X10Y21         LUT1 (Prop_lut1_I0_O)        0.124     1.016 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     1.016    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.549 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.549    fifo_buffer/addra2_carry_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.666 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.666    fifo_buffer/addra2_carry__0_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.989 r  fifo_buffer/addra2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.527    fifo_buffer/A[13]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.745 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.747    fifo_buffer/addra1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.265 f  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.249    fifo_buffer/addra0_n_91
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.152     9.401 f  fifo_buffer/left_i_3/O
                         net (fo=54, routed)         10.223    19.624    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y34        LUT6 (Prop_lut6_I5_O)        0.326    19.950 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__15/O
                         net (fo=1, routed)           0.735    20.685    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y7          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.658   198.584    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y7          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.060    
                         clock uncertainty           -0.142   198.918    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.475    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.475    
                         arrival time                         -20.685    
  -------------------------------------------------------------------
                         slack                                177.790    

Slack (MET) :             177.796ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.467ns  (logic 7.767ns (36.182%)  route 13.700ns (63.818%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 198.580 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.228     0.892    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X10Y21         LUT1 (Prop_lut1_I0_O)        0.124     1.016 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     1.016    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.549 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.549    fifo_buffer/addra2_carry_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.666 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.666    fifo_buffer/addra2_carry__0_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.989 r  fifo_buffer/addra2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.527    fifo_buffer/A[13]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.745 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.747    fifo_buffer/addra1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.265 r  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.249    fifo_buffer/addra0_n_91
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.152     9.401 r  fifo_buffer/left_i_3/O
                         net (fo=54, routed)         10.507    19.908    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y32        LUT6 (Prop_lut6_I2_O)        0.326    20.234 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__19/O
                         net (fo=1, routed)           0.441    20.675    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y6          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.654   198.580    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y6          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.056    
                         clock uncertainty           -0.142   198.914    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.471    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.471    
                         arrival time                         -20.675    
  -------------------------------------------------------------------
                         slack                                177.796    

Slack (MET) :             178.306ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.946ns  (logic 7.767ns (37.082%)  route 13.179ns (62.918%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.228     0.892    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X10Y21         LUT1 (Prop_lut1_I0_O)        0.124     1.016 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     1.016    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.549 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.549    fifo_buffer/addra2_carry_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.666 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.666    fifo_buffer/addra2_carry__0_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.989 r  fifo_buffer/addra2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.527    fifo_buffer/A[13]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.745 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.747    fifo_buffer/addra1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.265 f  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.249    fifo_buffer/addra0_n_91
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.152     9.401 f  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          9.777    19.178    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y22        LUT6 (Prop_lut6_I1_O)        0.326    19.504 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__16/O
                         net (fo=1, routed)           0.651    20.154    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y4          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.643   198.569    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y4          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.045    
                         clock uncertainty           -0.142   198.903    
    RAMB36_X5Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.460    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.460    
                         arrival time                         -20.154    
  -------------------------------------------------------------------
                         slack                                178.306    

Slack (MET) :             178.492ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.766ns  (logic 7.767ns (37.403%)  route 12.999ns (62.597%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.228     0.892    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X10Y21         LUT1 (Prop_lut1_I0_O)        0.124     1.016 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     1.016    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.549 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.549    fifo_buffer/addra2_carry_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.666 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.666    fifo_buffer/addra2_carry__0_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.989 r  fifo_buffer/addra2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.527    fifo_buffer/A[13]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.745 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.747    fifo_buffer/addra1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.265 f  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.249    fifo_buffer/addra0_n_91
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.152     9.401 f  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          9.806    19.207    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y27        LUT6 (Prop_lut6_I1_O)        0.326    19.533 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__17/O
                         net (fo=1, routed)           0.441    19.974    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y5          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.649   198.575    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y5          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.051    
                         clock uncertainty           -0.142   198.909    
    RAMB36_X5Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.466    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.466    
                         arrival time                         -19.974    
  -------------------------------------------------------------------
                         slack                                178.492    

Slack (MET) :             179.115ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.153ns  (logic 7.537ns (37.399%)  route 12.616ns (62.601%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.228     0.892    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X10Y21         LUT1 (Prop_lut1_I0_O)        0.124     1.016 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     1.016    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.549 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.549    fifo_buffer/addra2_carry_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.666 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.666    fifo_buffer/addra2_carry__0_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.989 r  fifo_buffer/addra2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.527    fifo_buffer/A[13]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.745 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.747    fifo_buffer/addra1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     8.265 f  fifo_buffer/addra0/P[12]
                         net (fo=1, routed)           0.995     9.261    fifo_buffer/addra0_n_93
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.124     9.385 f  fifo_buffer/left_i_5/O
                         net (fo=54, routed)          9.065    18.450    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y7         LUT6 (Prop_lut6_I0_O)        0.124    18.574 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__21/O
                         net (fo=1, routed)           0.788    19.361    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y0          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.660   198.586    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y0          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.062    
                         clock uncertainty           -0.142   198.920    
    RAMB36_X5Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.477    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.477    
                         arrival time                         -19.361    
  -------------------------------------------------------------------
                         slack                                179.115    

Slack (MET) :             179.285ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.973ns  (logic 7.767ns (38.888%)  route 12.206ns (61.112%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.228     0.892    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X10Y21         LUT1 (Prop_lut1_I0_O)        0.124     1.016 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     1.016    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.549 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.549    fifo_buffer/addra2_carry_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.666 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.666    fifo_buffer/addra2_carry__0_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.989 r  fifo_buffer/addra2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.527    fifo_buffer/A[13]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.745 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.747    fifo_buffer/addra1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.265 f  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.249    fifo_buffer/addra0_n_91
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.152     9.401 f  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          9.013    18.414    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y17        LUT6 (Prop_lut6_I0_O)        0.326    18.740 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__18/O
                         net (fo=1, routed)           0.441    19.181    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y3          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.649   198.575    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y3          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.051    
                         clock uncertainty           -0.142   198.909    
    RAMB36_X5Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.466    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.466    
                         arrival time                         -19.181    
  -------------------------------------------------------------------
                         slack                                179.285    

Slack (MET) :             179.469ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.798ns  (logic 7.537ns (38.070%)  route 12.261ns (61.930%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.228     0.892    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X10Y21         LUT1 (Prop_lut1_I0_O)        0.124     1.016 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     1.016    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.549 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.549    fifo_buffer/addra2_carry_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.666 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.666    fifo_buffer/addra2_carry__0_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.989 r  fifo_buffer/addra2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.527    fifo_buffer/A[13]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.745 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.747    fifo_buffer/addra1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     8.265 r  fifo_buffer/addra0/P[12]
                         net (fo=1, routed)           0.995     9.261    fifo_buffer/addra0_n_93
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.124     9.385 r  fifo_buffer/left_i_5/O
                         net (fo=54, routed)          9.058    18.443    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addra[12]
    SLICE_X106Y7         LUT6 (Prop_lut6_I3_O)        0.124    18.567 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.439    19.006    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/ena_array[23]
    RAMB36_X5Y1          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.658   198.584    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y1          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.060    
                         clock uncertainty           -0.142   198.918    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.475    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.475    
                         arrival time                         -19.006    
  -------------------------------------------------------------------
                         slack                                179.469    

Slack (MET) :             179.561ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.702ns  (logic 7.767ns (39.422%)  route 11.935ns (60.578%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 198.581 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.228     0.892    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X10Y21         LUT1 (Prop_lut1_I0_O)        0.124     1.016 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     1.016    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.549 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.549    fifo_buffer/addra2_carry_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.666 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.666    fifo_buffer/addra2_carry__0_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.989 r  fifo_buffer/addra2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.527    fifo_buffer/A[13]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.745 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.747    fifo_buffer/addra1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.265 r  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.249    fifo_buffer/addra0_n_91
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.152     9.401 r  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          8.743    18.143    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y12        LUT6 (Prop_lut6_I5_O)        0.326    18.469 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__20/O
                         net (fo=1, routed)           0.441    18.911    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y2          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.655   198.581    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y2          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.057    
                         clock uncertainty           -0.142   198.915    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.472    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.472    
                         arrival time                         -18.911    
  -------------------------------------------------------------------
                         slack                                179.561    

Slack (MET) :             180.195ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.064ns  (logic 7.767ns (40.741%)  route 11.297ns (59.259%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 198.577 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.228     0.892    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X10Y21         LUT1 (Prop_lut1_I0_O)        0.124     1.016 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     1.016    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.549 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.549    fifo_buffer/addra2_carry_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.666 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.666    fifo_buffer/addra2_carry__0_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.989 r  fifo_buffer/addra2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.527    fifo_buffer/A[13]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.745 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.747    fifo_buffer/addra1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.265 r  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.249    fifo_buffer/addra0_n_91
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.152     9.401 r  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          8.203    17.604    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X90Y12         LUT6 (Prop_lut6_I5_O)        0.326    17.930 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__13/O
                         net (fo=1, routed)           0.343    18.273    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y2          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.651   198.577    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y2          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.053    
                         clock uncertainty           -0.142   198.911    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.468    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.468    
                         arrival time                         -18.273    
  -------------------------------------------------------------------
                         slack                                180.195    

Slack (MET) :             180.343ns  (required time - arrival time)
  Source:                 fifo_buffer/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.910ns  (logic 7.767ns (41.073%)  route 11.143ns (58.927%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 198.571 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.792ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.820    -0.792    fifo_buffer/clk_5MHz
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.456    -0.336 f  fifo_buffer/num_lines_reg[5]/Q
                         net (fo=8, routed)           1.228     0.892    fifo_buffer/num_lines_reg_n_0_[5]
    SLICE_X10Y21         LUT1 (Prop_lut1_I0_O)        0.124     1.016 r  fifo_buffer/addra2_carry_i_3/O
                         net (fo=1, routed)           0.000     1.016    fifo_buffer/addra2_carry_i_3_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.549 r  fifo_buffer/addra2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.549    fifo_buffer/addra2_carry_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.666 r  fifo_buffer/addra2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.666    fifo_buffer/addra2_carry__0_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.989 r  fifo_buffer/addra2_carry__1/O[1]
                         net (fo=1, routed)           0.538     2.527    fifo_buffer/A[13]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.745 r  fifo_buffer/addra1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.747    fifo_buffer/addra1_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.265 f  fifo_buffer/addra0/P[14]
                         net (fo=1, routed)           0.983     9.249    fifo_buffer/addra0_n_91
    SLICE_X11Y23         LUT2 (Prop_lut2_I0_O)        0.152     9.401 f  fifo_buffer/left_i_3/O
                         net (fo=54, routed)          7.886    17.287    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X92Y16         LUT6 (Prop_lut6_I0_O)        0.326    17.613 r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__10/O
                         net (fo=1, routed)           0.506    18.119    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y3          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          1.645   198.571    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y3          RAMB36E1                                     r  fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.047    
                         clock uncertainty           -0.142   198.905    
    RAMB36_X4Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.462    fifo_buffer/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.462    
                         arrival time                         -18.119    
  -------------------------------------------------------------------
                         slack                                180.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.468%)  route 0.142ns (40.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.614    -0.565    fifo_buffer/clk_5MHz
    SLICE_X4Y20          FDRE                                         r  fifo_buffer/pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  fifo_buffer/pixel_reg[4]/Q
                         net (fo=6, routed)           0.142    -0.258    fifo_buffer/pixel[4]
    SLICE_X4Y21          LUT6 (Prop_lut6_I5_O)        0.045    -0.213 r  fifo_buffer/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    fifo_buffer/pixel[5]_i_1_n_0
    SLICE_X4Y21          FDRE                                         r  fifo_buffer/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.880    -0.805    fifo_buffer/clk_5MHz
    SLICE_X4Y21          FDRE                                         r  fifo_buffer/pixel_reg[5]/C
                         clock pessimism              0.253    -0.552    
                         clock uncertainty            0.142    -0.410    
    SLICE_X4Y21          FDRE (Hold_fdre_C_D)         0.121    -0.289    fifo_buffer/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.762%)  route 0.153ns (42.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X4Y21          FDRE                                         r  fifo_buffer/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  fifo_buffer/pixel_reg[5]/Q
                         net (fo=11, routed)          0.153    -0.249    fifo_buffer/pixel[5]
    SLICE_X5Y19          LUT3 (Prop_lut3_I0_O)        0.045    -0.204 r  fifo_buffer/pixel[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    fifo_buffer/pixel[6]_i_1_n_0
    SLICE_X5Y19          FDRE                                         r  fifo_buffer/pixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.882    -0.803    fifo_buffer/clk_5MHz
    SLICE_X5Y19          FDRE                                         r  fifo_buffer/pixel_reg[6]/C
                         clock pessimism              0.253    -0.550    
                         clock uncertainty            0.142    -0.408    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)         0.091    -0.317    fifo_buffer/pixel_reg[6]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 fifo_buffer/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/fifo_rrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.227ns (65.332%)  route 0.120ns (34.668%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X1Y22          FDRE                                         r  fifo_buffer/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  fifo_buffer/image_sel_reg/Q
                         net (fo=14, routed)          0.120    -0.317    fifo_buffer/image_sel
    SLICE_X1Y22          LUT6 (Prop_lut6_I0_O)        0.099    -0.218 r  fifo_buffer/fifo_rrst_i_1/O
                         net (fo=1, routed)           0.000    -0.218    fifo_buffer/fifo_rrst_i_1_n_0
    SLICE_X1Y22          FDRE                                         r  fifo_buffer/fifo_rrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.880    -0.805    fifo_buffer/clk_5MHz
    SLICE_X1Y22          FDRE                                         r  fifo_buffer/fifo_rrst_reg/C
                         clock pessimism              0.239    -0.566    
                         clock uncertainty            0.142    -0.424    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.091    -0.333    fifo_buffer/fifo_rrst_reg
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.615    -0.564    fifo_buffer/clk_5MHz
    SLICE_X4Y19          FDRE                                         r  fifo_buffer/pixel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  fifo_buffer/pixel_reg[7]/Q
                         net (fo=8, routed)           0.186    -0.213    fifo_buffer/pixel[7]
    SLICE_X4Y19          LUT4 (Prop_lut4_I3_O)        0.043    -0.170 r  fifo_buffer/pixel[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    fifo_buffer/pixel[7]_i_1_n_0
    SLICE_X4Y19          FDRE                                         r  fifo_buffer/pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.882    -0.803    fifo_buffer/clk_5MHz
    SLICE_X4Y19          FDRE                                         r  fifo_buffer/pixel_reg[7]/C
                         clock pessimism              0.239    -0.564    
                         clock uncertainty            0.142    -0.422    
    SLICE_X4Y19          FDRE (Hold_fdre_C_D)         0.133    -0.289    fifo_buffer/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 fifo_buffer/pixel_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.615    -0.564    fifo_buffer/clk_5MHz
    SLICE_X4Y19          FDRE                                         r  fifo_buffer/pixel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  fifo_buffer/pixel_reg[7]/Q
                         net (fo=8, routed)           0.186    -0.213    fifo_buffer/pixel[7]
    SLICE_X4Y19          LUT5 (Prop_lut5_I3_O)        0.043    -0.170 r  fifo_buffer/pixel[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.170    fifo_buffer/pixel[8]_i_3_n_0
    SLICE_X4Y19          FDRE                                         r  fifo_buffer/pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.882    -0.803    fifo_buffer/clk_5MHz
    SLICE_X4Y19          FDRE                                         r  fifo_buffer/pixel_reg[8]/C
                         clock pessimism              0.239    -0.564    
                         clock uncertainty            0.142    -0.422    
    SLICE_X4Y19          FDRE (Hold_fdre_C_D)         0.133    -0.289    fifo_buffer/pixel_reg[8]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fifo_buffer/fifo_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/fifo_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X2Y27          FDRE                                         r  fifo_buffer/fifo_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  fifo_buffer/fifo_oe_reg/Q
                         net (fo=3, routed)           0.174    -0.227    fifo_buffer/fifo_oe
    SLICE_X2Y27          LUT5 (Prop_lut5_I4_O)        0.045    -0.182 r  fifo_buffer/fifo_oe_i_1/O
                         net (fo=1, routed)           0.000    -0.182    fifo_buffer/fifo_oe_i_1_n_0
    SLICE_X2Y27          FDRE                                         r  fifo_buffer/fifo_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.880    -0.805    fifo_buffer/clk_5MHz
    SLICE_X2Y27          FDRE                                         r  fifo_buffer/fifo_oe_reg/C
                         clock pessimism              0.239    -0.566    
                         clock uncertainty            0.142    -0.424    
    SLICE_X2Y27          FDRE (Hold_fdre_C_D)         0.120    -0.304    fifo_buffer/fifo_oe_reg
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fifo_buffer/num_lines_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/num_lines_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  fifo_buffer/num_lines_reg[8]/Q
                         net (fo=7, routed)           0.120    -0.304    fifo_buffer/num_lines_reg_n_0_[8]
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.196 r  fifo_buffer/num_lines0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.196    fifo_buffer/num_lines0[8]
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.880    -0.805    fifo_buffer/clk_5MHz
    SLICE_X5Y21          FDRE                                         r  fifo_buffer/num_lines_reg[8]/C
                         clock pessimism              0.239    -0.566    
                         clock uncertainty            0.142    -0.424    
    SLICE_X5Y21          FDRE (Hold_fdre_C_D)         0.105    -0.319    fifo_buffer/num_lines_reg[8]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 fifo_buffer/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/wen_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.227ns (53.934%)  route 0.194ns (46.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.613    -0.566    fifo_buffer/clk_5MHz
    SLICE_X1Y22          FDRE                                         r  fifo_buffer/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  fifo_buffer/image_sel_reg/Q
                         net (fo=14, routed)          0.194    -0.244    fifo_buffer/image_sel
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.099    -0.145 r  fifo_buffer/wen_r_i_1/O
                         net (fo=1, routed)           0.000    -0.145    fifo_buffer/wen_r_i_1_n_0
    SLICE_X4Y22          FDRE                                         r  fifo_buffer/wen_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.879    -0.806    fifo_buffer/clk_5MHz
    SLICE_X4Y22          FDRE                                         r  fifo_buffer/wen_r_reg/C
                         clock pessimism              0.273    -0.533    
                         clock uncertainty            0.142    -0.391    
    SLICE_X4Y22          FDRE (Hold_fdre_C_D)         0.120    -0.271    fifo_buffer/wen_r_reg
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 fifo_buffer/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.183ns (48.438%)  route 0.195ns (51.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.610    -0.569    fifo_buffer/clk_5MHz
    SLICE_X5Y24          FDRE                                         r  fifo_buffer/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  fifo_buffer/state_reg[0]/Q
                         net (fo=14, routed)          0.195    -0.233    fifo_buffer/state[0]
    SLICE_X5Y24          LUT5 (Prop_lut5_I0_O)        0.042    -0.191 r  fifo_buffer/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    fifo_buffer/next_state[1]
    SLICE_X5Y24          FDRE                                         r  fifo_buffer/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.876    -0.809    fifo_buffer/clk_5MHz
    SLICE_X5Y24          FDRE                                         r  fifo_buffer/state_reg[1]/C
                         clock pessimism              0.240    -0.569    
                         clock uncertainty            0.142    -0.427    
    SLICE_X5Y24          FDRE (Hold_fdre_C_D)         0.107    -0.320    fifo_buffer/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 fifo_buffer/num_lines_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            fifo_buffer/num_lines_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.667%)  route 0.130ns (34.333%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.614    -0.565    fifo_buffer/clk_5MHz
    SLICE_X5Y20          FDRE                                         r  fifo_buffer/num_lines_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  fifo_buffer/num_lines_reg[4]/Q
                         net (fo=6, routed)           0.130    -0.293    fifo_buffer/num_lines_reg_n_0_[4]
    SLICE_X5Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.185 r  fifo_buffer/num_lines0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.185    fifo_buffer/num_lines0[4]
    SLICE_X5Y20          FDRE                                         r  fifo_buffer/num_lines_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clk_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout5_buf/O
                         net (fo=91, routed)          0.881    -0.804    fifo_buffer/clk_5MHz
    SLICE_X5Y20          FDRE                                         r  fifo_buffer/num_lines_reg[4]/C
                         clock pessimism              0.239    -0.565    
                         clock uncertainty            0.142    -0.423    
    SLICE_X5Y20          FDRE (Hold_fdre_C_D)         0.105    -0.318    fifo_buffer/num_lines_reg[4]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.132    





