|processador
clk => unid_control:uctr0.clk
clk => datapath:dp.clk
clk => RAM256x16:ram0.clk
sinal_zero <= datapath:dp.RF_Rp_zero
sinal_maior <= datapath:dp.alu_comp_gt
t_rf_addr[0] <= unid_control:uctr0.rf_w_addr[0]
t_rf_addr[1] <= unid_control:uctr0.rf_w_addr[1]
t_rf_addr[2] <= unid_control:uctr0.rf_w_addr[2]
t_rf_addr[3] <= unid_control:uctr0.rf_w_addr[3]
t_rf_rp_addr[0] <= unid_control:uctr0.rf_rp_addr[0]
t_rf_rp_addr[1] <= unid_control:uctr0.rf_rp_addr[1]
t_rf_rp_addr[2] <= unid_control:uctr0.rf_rp_addr[2]
t_rf_rp_addr[3] <= unid_control:uctr0.rf_rp_addr[3]
rom_data[0] <= ROM7X16:rom0.data_r[0]
rom_data[1] <= ROM7X16:rom0.data_r[1]
rom_data[2] <= ROM7X16:rom0.data_r[2]
rom_data[3] <= ROM7X16:rom0.data_r[3]
rom_data[4] <= ROM7X16:rom0.data_r[4]
rom_data[5] <= ROM7X16:rom0.data_r[5]
rom_data[6] <= ROM7X16:rom0.data_r[6]
rom_data[7] <= ROM7X16:rom0.data_r[7]
rom_data[8] <= ROM7X16:rom0.data_r[8]
rom_data[9] <= ROM7X16:rom0.data_r[9]
rom_data[10] <= ROM7X16:rom0.data_r[10]
rom_data[11] <= ROM7X16:rom0.data_r[11]
rom_data[12] <= ROM7X16:rom0.data_r[12]
rom_data[13] <= ROM7X16:rom0.data_r[13]
rom_data[14] <= ROM7X16:rom0.data_r[14]
rom_data[15] <= ROM7X16:rom0.data_r[15]


|processador|ROM7x16:rom0
enable => data_r[0].OE
enable => data_r[1].OE
enable => data_r[2].OE
enable => data_r[3].OE
enable => data_r[4].OE
enable => data_r[5].OE
enable => data_r[6].OE
enable => data_r[7].OE
enable => data_r[8].OE
enable => data_r[9].OE
enable => data_r[10].OE
enable => data_r[11].OE
enable => data_r[12].OE
enable => data_r[13].OE
enable => data_r[14].OE
enable => data_r[15].OE
addr[0] => Mux0.IN19
addr[0] => Mux1.IN19
addr[0] => Mux2.IN19
addr[0] => Mux3.IN19
addr[0] => Mux4.IN19
addr[0] => Mux5.IN19
addr[0] => Mux6.IN19
addr[0] => Mux7.IN10
addr[0] => Mux8.IN19
addr[0] => Mux9.IN19
addr[1] => Mux0.IN18
addr[1] => Mux1.IN18
addr[1] => Mux2.IN18
addr[1] => Mux3.IN18
addr[1] => Mux4.IN18
addr[1] => Mux5.IN18
addr[1] => Mux6.IN18
addr[1] => Mux8.IN18
addr[1] => Mux9.IN18
addr[2] => Mux0.IN17
addr[2] => Mux1.IN17
addr[2] => Mux2.IN17
addr[2] => Mux3.IN17
addr[2] => Mux4.IN17
addr[2] => Mux5.IN17
addr[2] => Mux6.IN17
addr[2] => Mux7.IN9
addr[2] => Mux8.IN17
addr[2] => Mux9.IN17
addr[3] => Mux0.IN16
addr[3] => Mux1.IN16
addr[3] => Mux2.IN16
addr[3] => Mux3.IN16
addr[3] => Mux4.IN16
addr[3] => Mux5.IN16
addr[3] => Mux6.IN16
addr[3] => Mux7.IN8
addr[3] => Mux8.IN16
addr[3] => Mux9.IN16
data_r[0] <= data_r[0].DB_MAX_OUTPUT_PORT_TYPE
data_r[1] <= data_r[1].DB_MAX_OUTPUT_PORT_TYPE
data_r[2] <= data_r[2].DB_MAX_OUTPUT_PORT_TYPE
data_r[3] <= data_r[3].DB_MAX_OUTPUT_PORT_TYPE
data_r[4] <= data_r[4].DB_MAX_OUTPUT_PORT_TYPE
data_r[5] <= data_r[5].DB_MAX_OUTPUT_PORT_TYPE
data_r[6] <= data_r[6].DB_MAX_OUTPUT_PORT_TYPE
data_r[7] <= data_r[7].DB_MAX_OUTPUT_PORT_TYPE
data_r[8] <= data_r[8].DB_MAX_OUTPUT_PORT_TYPE
data_r[9] <= data_r[9].DB_MAX_OUTPUT_PORT_TYPE
data_r[10] <= data_r[10].DB_MAX_OUTPUT_PORT_TYPE
data_r[11] <= data_r[11].DB_MAX_OUTPUT_PORT_TYPE
data_r[12] <= data_r[12].DB_MAX_OUTPUT_PORT_TYPE
data_r[13] <= data_r[13].DB_MAX_OUTPUT_PORT_TYPE
data_r[14] <= data_r[14].DB_MAX_OUTPUT_PORT_TYPE
data_r[15] <= data_r[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|unid_control:uctr0
clk => cont_program:pc0.clock
clk => ireader:ir0.clk
clk => controle:ctrl0.clock
pc_addr[0] <= cont_program:pc0.pc_addr[0]
pc_addr[1] <= cont_program:pc0.pc_addr[1]
pc_addr[2] <= cont_program:pc0.pc_addr[2]
pc_addr[3] <= cont_program:pc0.pc_addr[3]
data_rom[0] => ireader:ir0.IR_in[0]
data_rom[1] => ireader:ir0.IR_in[1]
data_rom[2] => ireader:ir0.IR_in[2]
data_rom[3] => ireader:ir0.IR_in[3]
data_rom[4] => ireader:ir0.IR_in[4]
data_rom[5] => ireader:ir0.IR_in[5]
data_rom[6] => ireader:ir0.IR_in[6]
data_rom[7] => ireader:ir0.IR_in[7]
data_rom[8] => ireader:ir0.IR_in[8]
data_rom[9] => ireader:ir0.IR_in[9]
data_rom[10] => ireader:ir0.IR_in[10]
data_rom[11] => ireader:ir0.IR_in[11]
data_rom[12] => ireader:ir0.IR_in[12]
data_rom[13] => ireader:ir0.IR_in[13]
data_rom[14] => ireader:ir0.IR_in[14]
data_rom[15] => ireader:ir0.IR_in[15]
rd <= controle:ctrl0.i_rd
rf_w_wr <= controle:ctrl0.rf_w_wr
rf_rp_rd <= controle:ctrl0.rf_rp_rd
rf_rq_rd <= controle:ctrl0.rf_rq_rd
rf_s0 <= controle:ctrl0.rf_s0
rf_s1 <= controle:ctrl0.rf_s1
d_rd <= controle:ctrl0.d_rd
d_wr <= controle:ctrl0.d_wr
alu_s0 <= controle:ctrl0.alu_s0
alu_s1 <= controle:ctrl0.alu_s1
comp_ab => controle:ctrl0.comp_ab
rf_rp_zero => controle:ctrl0.rf_rp_zero
rf_w_addr[0] <= controle:ctrl0.rf_w_addr[0]
rf_w_addr[1] <= controle:ctrl0.rf_w_addr[1]
rf_w_addr[2] <= controle:ctrl0.rf_w_addr[2]
rf_w_addr[3] <= controle:ctrl0.rf_w_addr[3]
rf_rp_addr[0] <= controle:ctrl0.rf_rp_addr[0]
rf_rp_addr[1] <= controle:ctrl0.rf_rp_addr[1]
rf_rp_addr[2] <= controle:ctrl0.rf_rp_addr[2]
rf_rp_addr[3] <= controle:ctrl0.rf_rp_addr[3]
rf_rq_addr[0] <= controle:ctrl0.rf_rq_addr[0]
rf_rq_addr[1] <= controle:ctrl0.rf_rq_addr[1]
rf_rq_addr[2] <= controle:ctrl0.rf_rq_addr[2]
rf_rq_addr[3] <= controle:ctrl0.rf_rq_addr[3]
rf_w_data[0] <= controle:ctrl0.rf_w_data[0]
rf_w_data[1] <= controle:ctrl0.rf_w_data[1]
rf_w_data[2] <= controle:ctrl0.rf_w_data[2]
rf_w_data[3] <= controle:ctrl0.rf_w_data[3]
rf_w_data[4] <= controle:ctrl0.rf_w_data[4]
rf_w_data[5] <= controle:ctrl0.rf_w_data[5]
rf_w_data[6] <= controle:ctrl0.rf_w_data[6]
rf_w_data[7] <= controle:ctrl0.rf_w_data[7]
d_addr[0] <= controle:ctrl0.d_addr[0]
d_addr[1] <= controle:ctrl0.d_addr[1]
d_addr[2] <= controle:ctrl0.d_addr[2]
d_addr[3] <= controle:ctrl0.d_addr[3]
d_addr[4] <= controle:ctrl0.d_addr[4]
d_addr[5] <= controle:ctrl0.d_addr[5]
d_addr[6] <= controle:ctrl0.d_addr[6]
d_addr[7] <= controle:ctrl0.d_addr[7]


|processador|unid_control:uctr0|cont_program:pc0
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
reset => counter[0].ACLR
reset => counter[1].ACLR
reset => counter[2].ACLR
reset => counter[3].ACLR
pc_ld => counter[0].ENA
pc_ld => counter[3].ENA
pc_ld => counter[2].ENA
pc_ld => counter[1].ENA
pc_inc => ~NO_FANOUT~
input_data[0] => ~NO_FANOUT~
input_data[1] => ~NO_FANOUT~
input_data[2] => ~NO_FANOUT~
input_data[3] => ~NO_FANOUT~
input_data[4] => ~NO_FANOUT~
input_data[5] => ~NO_FANOUT~
input_data[6] => ~NO_FANOUT~
input_data[7] => ~NO_FANOUT~
pc_addr[0] <= counter[0].DB_MAX_OUTPUT_PORT_TYPE
pc_addr[1] <= counter[1].DB_MAX_OUTPUT_PORT_TYPE
pc_addr[2] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
pc_addr[3] <= counter[3].DB_MAX_OUTPUT_PORT_TYPE


|processador|unid_control:uctr0|ireader:ir0
clk => IR_reg[0].CLK
clk => IR_reg[1].CLK
clk => IR_reg[2].CLK
clk => IR_reg[3].CLK
clk => IR_reg[4].CLK
clk => IR_reg[5].CLK
clk => IR_reg[6].CLK
clk => IR_reg[7].CLK
clk => IR_reg[8].CLK
clk => IR_reg[9].CLK
clk => IR_reg[10].CLK
clk => IR_reg[11].CLK
clk => IR_reg[12].CLK
clk => IR_reg[13].CLK
clk => IR_reg[14].CLK
clk => IR_reg[15].CLK
IR_ld => IR_reg[0].ENA
IR_ld => IR_reg[1].ENA
IR_ld => IR_reg[2].ENA
IR_ld => IR_reg[3].ENA
IR_ld => IR_reg[4].ENA
IR_ld => IR_reg[5].ENA
IR_ld => IR_reg[6].ENA
IR_ld => IR_reg[7].ENA
IR_ld => IR_reg[8].ENA
IR_ld => IR_reg[9].ENA
IR_ld => IR_reg[10].ENA
IR_ld => IR_reg[11].ENA
IR_ld => IR_reg[12].ENA
IR_ld => IR_reg[13].ENA
IR_ld => IR_reg[14].ENA
IR_ld => IR_reg[15].ENA
IR_in[0] => IR_reg[0].DATAIN
IR_in[1] => IR_reg[1].DATAIN
IR_in[2] => IR_reg[2].DATAIN
IR_in[3] => IR_reg[3].DATAIN
IR_in[4] => IR_reg[4].DATAIN
IR_in[5] => IR_reg[5].DATAIN
IR_in[6] => IR_reg[6].DATAIN
IR_in[7] => IR_reg[7].DATAIN
IR_in[8] => IR_reg[8].DATAIN
IR_in[9] => IR_reg[9].DATAIN
IR_in[10] => IR_reg[10].DATAIN
IR_in[11] => IR_reg[11].DATAIN
IR_in[12] => IR_reg[12].DATAIN
IR_in[13] => IR_reg[13].DATAIN
IR_in[14] => IR_reg[14].DATAIN
IR_in[15] => IR_reg[15].DATAIN
IR_out[0] <= IR_reg[0].DB_MAX_OUTPUT_PORT_TYPE
IR_out[1] <= IR_reg[1].DB_MAX_OUTPUT_PORT_TYPE
IR_out[2] <= IR_reg[2].DB_MAX_OUTPUT_PORT_TYPE
IR_out[3] <= IR_reg[3].DB_MAX_OUTPUT_PORT_TYPE
IR_out[4] <= IR_reg[4].DB_MAX_OUTPUT_PORT_TYPE
IR_out[5] <= IR_reg[5].DB_MAX_OUTPUT_PORT_TYPE
IR_out[6] <= IR_reg[6].DB_MAX_OUTPUT_PORT_TYPE
IR_out[7] <= IR_reg[7].DB_MAX_OUTPUT_PORT_TYPE
IR_out[8] <= IR_reg[8].DB_MAX_OUTPUT_PORT_TYPE
IR_out[9] <= IR_reg[9].DB_MAX_OUTPUT_PORT_TYPE
IR_out[10] <= IR_reg[10].DB_MAX_OUTPUT_PORT_TYPE
IR_out[11] <= IR_reg[11].DB_MAX_OUTPUT_PORT_TYPE
IR_out[12] <= IR_reg[12].DB_MAX_OUTPUT_PORT_TYPE
IR_out[13] <= IR_reg[13].DB_MAX_OUTPUT_PORT_TYPE
IR_out[14] <= IR_reg[14].DB_MAX_OUTPUT_PORT_TYPE
IR_out[15] <= IR_reg[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|unid_control:uctr0|controle:ctrl0
clock => controlador:ctr0.clk
clock => datapath_control:dp.clock
pc_ld <= controlador:ctr0.pc_ld
pc_clr <= controlador:ctr0.pc_clr
pc_inc <= controlador:ctr0.pc_inc
ir_ld <= controlador:ctr0.ir_ld
rf_w_wr <= controlador:ctr0.rf_w_wr
rf_rp_rd <= controlador:ctr0.rf_rp_rd
rf_rq_rd <= controlador:ctr0.rf_rq_rd
rf_s0 <= controlador:ctr0.rf_s0
rf_s1 <= controlador:ctr0.rf_s1
d_rd <= controlador:ctr0.d_rd
d_wr <= controlador:ctr0.d_wr
i_rd <= controlador:ctr0.i_rd
alu_s0 <= controlador:ctr0.alu_s0
alu_s1 <= controlador:ctr0.alu_s1
comp_ab => controlador:ctr0.comp_ab
rf_rp_zero => controlador:ctr0.rf_rp_zero
ir[0] => datapath_control:dp.entrada[0]
ir[1] => datapath_control:dp.entrada[1]
ir[2] => datapath_control:dp.entrada[2]
ir[3] => datapath_control:dp.entrada[3]
ir[4] => datapath_control:dp.entrada[4]
ir[5] => datapath_control:dp.entrada[5]
ir[6] => datapath_control:dp.entrada[6]
ir[7] => datapath_control:dp.entrada[7]
ir[8] => datapath_control:dp.entrada[8]
ir[9] => datapath_control:dp.entrada[9]
ir[10] => datapath_control:dp.entrada[10]
ir[11] => datapath_control:dp.entrada[11]
ir[12] => controlador:ctr0.op0
ir[13] => controlador:ctr0.op1
ir[14] => controlador:ctr0.op2
ir[15] => controlador:ctr0.op3
rf_w_addr[0] <= datapath_control:dp.rf_w_addr[0]
rf_w_addr[1] <= datapath_control:dp.rf_w_addr[1]
rf_w_addr[2] <= datapath_control:dp.rf_w_addr[2]
rf_w_addr[3] <= datapath_control:dp.rf_w_addr[3]
rf_rp_addr[0] <= datapath_control:dp.rf_rp_addr[0]
rf_rp_addr[1] <= datapath_control:dp.rf_rp_addr[1]
rf_rp_addr[2] <= datapath_control:dp.rf_rp_addr[2]
rf_rp_addr[3] <= datapath_control:dp.rf_rp_addr[3]
rf_rq_addr[0] <= datapath_control:dp.rf_rq_addr[0]
rf_rq_addr[1] <= datapath_control:dp.rf_rq_addr[1]
rf_rq_addr[2] <= datapath_control:dp.rf_rq_addr[2]
rf_rq_addr[3] <= datapath_control:dp.rf_rq_addr[3]
rf_w_data[0] <= datapath_control:dp.rf_w_data[0]
rf_w_data[1] <= datapath_control:dp.rf_w_data[1]
rf_w_data[2] <= datapath_control:dp.rf_w_data[2]
rf_w_data[3] <= datapath_control:dp.rf_w_data[3]
rf_w_data[4] <= datapath_control:dp.rf_w_data[4]
rf_w_data[5] <= datapath_control:dp.rf_w_data[5]
rf_w_data[6] <= datapath_control:dp.rf_w_data[6]
rf_w_data[7] <= datapath_control:dp.rf_w_data[7]
d_addr[0] <= datapath_control:dp.d_addr[0]
d_addr[1] <= datapath_control:dp.d_addr[1]
d_addr[2] <= datapath_control:dp.d_addr[2]
d_addr[3] <= datapath_control:dp.d_addr[3]
d_addr[4] <= datapath_control:dp.d_addr[4]
d_addr[5] <= datapath_control:dp.d_addr[5]
d_addr[6] <= datapath_control:dp.d_addr[6]
d_addr[7] <= datapath_control:dp.d_addr[7]


|processador|unid_control:uctr0|controle:ctrl0|controlador:ctr0
clk => reg_states:reg.clock
op0 => comb_logic:cl.op0
op1 => comb_logic:cl.op1
op2 => comb_logic:cl.op2
op3 => comb_logic:cl.op3
pc_ld <= comb_logic:cl.pc_ld
pc_clr <= comb_logic:cl.pc_clr
pc_inc <= comb_logic:cl.pc_inc
ir_ld <= comb_logic:cl.ir_ld
rf_w_wr <= comb_logic:cl.rf_w_wr
rf_rp_rd <= comb_logic:cl.rf_rp_rd
rf_rq_rd <= comb_logic:cl.rf_rq_rd
rf_s0 <= comb_logic:cl.rf_s0
rf_s1 <= comb_logic:cl.rf_s1
d_rd <= comb_logic:cl.d_rd
d_wr <= comb_logic:cl.d_wr
i_rd <= comb_logic:cl.i_rd
alu_s0 <= comb_logic:cl.alu_s0
alu_s1 <= comb_logic:cl.alu_s1
comp_ab => comb_logic:cl.comp_ab
rf_rp_zero => comb_logic:cl.rf_rp_zero


|processador|unid_control:uctr0|controle:ctrl0|controlador:ctr0|comb_logic:cl
op0 => n3.IN1
op0 => n2.IN1
op0 => n1.IN1
op0 => n0.IN1
op0 => n0.IN1
op0 => n0.IN1
op0 => n1.IN1
op1 => n1.IN1
op1 => n0.IN1
op1 => n0.IN1
op1 => n0.IN1
op2 => n0.IN1
op2 => n0.IN1
op3 => n0.IN1
pc_ld <= pc_ld.DB_MAX_OUTPUT_PORT_TYPE
pc_clr <= pc_clr.DB_MAX_OUTPUT_PORT_TYPE
pc_inc <= pc_inc.DB_MAX_OUTPUT_PORT_TYPE
ir_ld <= ir_ld.DB_MAX_OUTPUT_PORT_TYPE
rf_w_wr <= rf_w_wr.DB_MAX_OUTPUT_PORT_TYPE
rf_rp_rd <= rf_rp_rd.DB_MAX_OUTPUT_PORT_TYPE
rf_rq_rd <= rf_rq_rd.DB_MAX_OUTPUT_PORT_TYPE
rf_s0 <= rf_w_wr.DB_MAX_OUTPUT_PORT_TYPE
rf_s1 <= rf_w_wr.DB_MAX_OUTPUT_PORT_TYPE
d_rd <= d_rd.DB_MAX_OUTPUT_PORT_TYPE
d_wr <= rf_rp_rd.DB_MAX_OUTPUT_PORT_TYPE
i_rd <= i_rd.DB_MAX_OUTPUT_PORT_TYPE
alu_s0 <= rf_w_wr.DB_MAX_OUTPUT_PORT_TYPE
alu_s1 <= comb.DB_MAX_OUTPUT_PORT_TYPE
comp_ab => n0.IN1
rf_rp_zero => n0.IN1
n0 <= n0.DB_MAX_OUTPUT_PORT_TYPE
n1 <= n1.DB_MAX_OUTPUT_PORT_TYPE
n2 <= n2.DB_MAX_OUTPUT_PORT_TYPE
n3 <= n3.DB_MAX_OUTPUT_PORT_TYPE
s0 => pc_ld.IN1
s0 => pc_inc.IN1
s0 => pc_inc.IN1
s0 => i_rd.IN1
s0 => ir_ld.IN1
s0 => d_rd.IN1
s0 => rf_w_wr.IN1
s0 => rf_w_wr.IN1
s0 => rf_w_wr.IN1
s0 => pc_clr.IN1
s0 => rf_w_wr.IN1
s0 => rf_rp_rd.IN1
s0 => rf_rp_rd.IN1
s0 => rf_rp_rd.IN1
s0 => n0.IN1
s1 => pc_inc.IN1
s1 => rf_w_wr.IN1
s1 => rf_w_wr.IN1
s1 => pc_ld.IN1
s1 => pc_inc.IN1
s1 => rf_w_wr.IN1
s2 => rf_w_wr.IN0
s2 => pc_ld.IN0
s2 => pc_inc.IN0
s3 => pc_inc.IN1
s3 => pc_ld.IN1
s3 => rf_w_wr.IN1


|processador|unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg
clock => ffd1bit:FF0.clock
clock => ffd1bit:FF1.clock
clock => ffd1bit:FF2.clock
clock => ffd1bit:FF3.clock
entrada[0] => ffd1bit:FF0.d
entrada[1] => ffd1bit:FF1.d
entrada[2] => ffd1bit:FF2.d
entrada[3] => ffd1bit:FF3.d
saida[0] <= ffd1bit:FF0.q
saida[1] <= ffd1bit:FF1.q
saida[2] <= ffd1bit:FF2.q
saida[3] <= ffd1bit:FF3.q


|processador|unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF0
clock => q_reg.CLK
d => q_reg.DATAIN
q <= q_reg.DB_MAX_OUTPUT_PORT_TYPE


|processador|unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF1
clock => q_reg.CLK
d => q_reg.DATAIN
q <= q_reg.DB_MAX_OUTPUT_PORT_TYPE


|processador|unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF2
clock => q_reg.CLK
d => q_reg.DATAIN
q <= q_reg.DB_MAX_OUTPUT_PORT_TYPE


|processador|unid_control:uctr0|controle:ctrl0|controlador:ctr0|reg_states:reg|ffd1bit:FF3
clock => q_reg.CLK
d => q_reg.DATAIN
q <= q_reg.DB_MAX_OUTPUT_PORT_TYPE


|processador|unid_control:uctr0|controle:ctrl0|datapath_control:dp
clock => reg4bits:Ra.clock
clock => reg4bits:Rb.clock
clock => reg4bits:Rc.clock
clock => regd:d.clock
entrada[0] => reg4bits:Rc.entrada[0]
entrada[0] => regd:d.entrada[0]
entrada[1] => reg4bits:Rc.entrada[1]
entrada[1] => regd:d.entrada[1]
entrada[2] => reg4bits:Rc.entrada[2]
entrada[2] => regd:d.entrada[2]
entrada[3] => reg4bits:Rc.entrada[3]
entrada[3] => regd:d.entrada[3]
entrada[4] => reg4bits:Rb.entrada[0]
entrada[4] => regd:d.entrada[4]
entrada[5] => reg4bits:Rb.entrada[1]
entrada[5] => regd:d.entrada[5]
entrada[6] => reg4bits:Rb.entrada[2]
entrada[6] => regd:d.entrada[6]
entrada[7] => reg4bits:Rb.entrada[3]
entrada[7] => regd:d.entrada[7]
entrada[8] => reg4bits:Ra.entrada[0]
entrada[9] => reg4bits:Ra.entrada[1]
entrada[10] => reg4bits:Ra.entrada[2]
entrada[11] => reg4bits:Ra.entrada[3]
rf_w_addr[0] <= reg4bits:Rc.saida[0]
rf_w_addr[1] <= reg4bits:Rc.saida[1]
rf_w_addr[2] <= reg4bits:Rc.saida[2]
rf_w_addr[3] <= reg4bits:Rc.saida[3]
rf_rp_addr[0] <= reg4bits:Ra.saida[0]
rf_rp_addr[1] <= reg4bits:Ra.saida[1]
rf_rp_addr[2] <= reg4bits:Ra.saida[2]
rf_rp_addr[3] <= reg4bits:Ra.saida[3]
rf_rq_addr[0] <= reg4bits:Rb.saida[0]
rf_rq_addr[1] <= reg4bits:Rb.saida[1]
rf_rq_addr[2] <= reg4bits:Rb.saida[2]
rf_rq_addr[3] <= reg4bits:Rb.saida[3]
rf_w_data[0] <= regd:d.saida[0]
rf_w_data[1] <= regd:d.saida[1]
rf_w_data[2] <= regd:d.saida[2]
rf_w_data[3] <= regd:d.saida[3]
rf_w_data[4] <= regd:d.saida[4]
rf_w_data[5] <= regd:d.saida[5]
rf_w_data[6] <= regd:d.saida[6]
rf_w_data[7] <= regd:d.saida[7]
d_addr[0] <= regd:d.saida[0]
d_addr[1] <= regd:d.saida[1]
d_addr[2] <= regd:d.saida[2]
d_addr[3] <= regd:d.saida[3]
d_addr[4] <= regd:d.saida[4]
d_addr[5] <= regd:d.saida[5]
d_addr[6] <= regd:d.saida[6]
d_addr[7] <= regd:d.saida[7]


|processador|unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra
clock => ffd1bit:FF0.clock
clock => ffd1bit:FF1.clock
clock => ffd1bit:FF2.clock
clock => ffd1bit:FF3.clock
entrada[0] => ffd1bit:FF0.d
entrada[1] => ffd1bit:FF1.d
entrada[2] => ffd1bit:FF2.d
entrada[3] => ffd1bit:FF3.d
saida[0] <= ffd1bit:FF0.q
saida[1] <= ffd1bit:FF1.q
saida[2] <= ffd1bit:FF2.q
saida[3] <= ffd1bit:FF3.q


|processador|unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF0
clock => q_reg.CLK
d => q_reg.DATAIN
q <= q_reg.DB_MAX_OUTPUT_PORT_TYPE


|processador|unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF1
clock => q_reg.CLK
d => q_reg.DATAIN
q <= q_reg.DB_MAX_OUTPUT_PORT_TYPE


|processador|unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF2
clock => q_reg.CLK
d => q_reg.DATAIN
q <= q_reg.DB_MAX_OUTPUT_PORT_TYPE


|processador|unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Ra|ffd1bit:FF3
clock => q_reg.CLK
d => q_reg.DATAIN
q <= q_reg.DB_MAX_OUTPUT_PORT_TYPE


|processador|unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Rb
clock => ffd1bit:FF0.clock
clock => ffd1bit:FF1.clock
clock => ffd1bit:FF2.clock
clock => ffd1bit:FF3.clock
entrada[0] => ffd1bit:FF0.d
entrada[1] => ffd1bit:FF1.d
entrada[2] => ffd1bit:FF2.d
entrada[3] => ffd1bit:FF3.d
saida[0] <= ffd1bit:FF0.q
saida[1] <= ffd1bit:FF1.q
saida[2] <= ffd1bit:FF2.q
saida[3] <= ffd1bit:FF3.q


|processador|unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Rb|ffd1bit:FF0
clock => q_reg.CLK
d => q_reg.DATAIN
q <= q_reg.DB_MAX_OUTPUT_PORT_TYPE


|processador|unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Rb|ffd1bit:FF1
clock => q_reg.CLK
d => q_reg.DATAIN
q <= q_reg.DB_MAX_OUTPUT_PORT_TYPE


|processador|unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Rb|ffd1bit:FF2
clock => q_reg.CLK
d => q_reg.DATAIN
q <= q_reg.DB_MAX_OUTPUT_PORT_TYPE


|processador|unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Rb|ffd1bit:FF3
clock => q_reg.CLK
d => q_reg.DATAIN
q <= q_reg.DB_MAX_OUTPUT_PORT_TYPE


|processador|unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Rc
clock => ffd1bit:FF0.clock
clock => ffd1bit:FF1.clock
clock => ffd1bit:FF2.clock
clock => ffd1bit:FF3.clock
entrada[0] => ffd1bit:FF0.d
entrada[1] => ffd1bit:FF1.d
entrada[2] => ffd1bit:FF2.d
entrada[3] => ffd1bit:FF3.d
saida[0] <= ffd1bit:FF0.q
saida[1] <= ffd1bit:FF1.q
saida[2] <= ffd1bit:FF2.q
saida[3] <= ffd1bit:FF3.q


|processador|unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Rc|ffd1bit:FF0
clock => q_reg.CLK
d => q_reg.DATAIN
q <= q_reg.DB_MAX_OUTPUT_PORT_TYPE


|processador|unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Rc|ffd1bit:FF1
clock => q_reg.CLK
d => q_reg.DATAIN
q <= q_reg.DB_MAX_OUTPUT_PORT_TYPE


|processador|unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Rc|ffd1bit:FF2
clock => q_reg.CLK
d => q_reg.DATAIN
q <= q_reg.DB_MAX_OUTPUT_PORT_TYPE


|processador|unid_control:uctr0|controle:ctrl0|datapath_control:dp|reg4bits:Rc|ffd1bit:FF3
clock => q_reg.CLK
d => q_reg.DATAIN
q <= q_reg.DB_MAX_OUTPUT_PORT_TYPE


|processador|unid_control:uctr0|controle:ctrl0|datapath_control:dp|regd:d
clock => ffd1bit:FF0.clock
clock => ffd1bit:FF1.clock
clock => ffd1bit:FF2.clock
clock => ffd1bit:FF3.clock
clock => ffd1bit:FF4.clock
clock => ffd1bit:FF5.clock
clock => ffd1bit:FF6.clock
clock => ffd1bit:FF7.clock
entrada[0] => ffd1bit:FF0.d
entrada[1] => ffd1bit:FF1.d
entrada[2] => ffd1bit:FF2.d
entrada[3] => ffd1bit:FF3.d
entrada[4] => ffd1bit:FF4.d
entrada[5] => ffd1bit:FF5.d
entrada[6] => ffd1bit:FF6.d
entrada[7] => ffd1bit:FF7.d
saida[0] <= ffd1bit:FF0.q
saida[1] <= ffd1bit:FF1.q
saida[2] <= ffd1bit:FF2.q
saida[3] <= ffd1bit:FF3.q
saida[4] <= ffd1bit:FF4.q
saida[5] <= ffd1bit:FF5.q
saida[6] <= ffd1bit:FF6.q
saida[7] <= ffd1bit:FF7.q


|processador|unid_control:uctr0|controle:ctrl0|datapath_control:dp|regd:d|ffd1bit:FF0
clock => q_reg.CLK
d => q_reg.DATAIN
q <= q_reg.DB_MAX_OUTPUT_PORT_TYPE


|processador|unid_control:uctr0|controle:ctrl0|datapath_control:dp|regd:d|ffd1bit:FF1
clock => q_reg.CLK
d => q_reg.DATAIN
q <= q_reg.DB_MAX_OUTPUT_PORT_TYPE


|processador|unid_control:uctr0|controle:ctrl0|datapath_control:dp|regd:d|ffd1bit:FF2
clock => q_reg.CLK
d => q_reg.DATAIN
q <= q_reg.DB_MAX_OUTPUT_PORT_TYPE


|processador|unid_control:uctr0|controle:ctrl0|datapath_control:dp|regd:d|ffd1bit:FF3
clock => q_reg.CLK
d => q_reg.DATAIN
q <= q_reg.DB_MAX_OUTPUT_PORT_TYPE


|processador|unid_control:uctr0|controle:ctrl0|datapath_control:dp|regd:d|ffd1bit:FF4
clock => q_reg.CLK
d => q_reg.DATAIN
q <= q_reg.DB_MAX_OUTPUT_PORT_TYPE


|processador|unid_control:uctr0|controle:ctrl0|datapath_control:dp|regd:d|ffd1bit:FF5
clock => q_reg.CLK
d => q_reg.DATAIN
q <= q_reg.DB_MAX_OUTPUT_PORT_TYPE


|processador|unid_control:uctr0|controle:ctrl0|datapath_control:dp|regd:d|ffd1bit:FF6
clock => q_reg.CLK
d => q_reg.DATAIN
q <= q_reg.DB_MAX_OUTPUT_PORT_TYPE


|processador|unid_control:uctr0|controle:ctrl0|datapath_control:dp|regd:d|ffd1bit:FF7
clock => q_reg.CLK
d => q_reg.DATAIN
q <= q_reg.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp
data_ram_in[0] => mux16bit:mux0.data_i1[0]
data_ram_in[1] => mux16bit:mux0.data_i1[1]
data_ram_in[2] => mux16bit:mux0.data_i1[2]
data_ram_in[3] => mux16bit:mux0.data_i1[3]
data_ram_in[4] => mux16bit:mux0.data_i1[4]
data_ram_in[5] => mux16bit:mux0.data_i1[5]
data_ram_in[6] => mux16bit:mux0.data_i1[6]
data_ram_in[7] => mux16bit:mux0.data_i1[7]
data_ram_in[8] => mux16bit:mux0.data_i1[8]
data_ram_in[9] => mux16bit:mux0.data_i1[9]
data_ram_in[10] => mux16bit:mux0.data_i1[10]
data_ram_in[11] => mux16bit:mux0.data_i1[11]
data_ram_in[12] => mux16bit:mux0.data_i1[12]
data_ram_in[13] => mux16bit:mux0.data_i1[13]
data_ram_in[14] => mux16bit:mux0.data_i1[14]
data_ram_in[15] => mux16bit:mux0.data_i1[15]
data_ram_out[0] <= RF_16x16:rf_0.Rp_data[0]
data_ram_out[1] <= RF_16x16:rf_0.Rp_data[1]
data_ram_out[2] <= RF_16x16:rf_0.Rp_data[2]
data_ram_out[3] <= RF_16x16:rf_0.Rp_data[3]
data_ram_out[4] <= RF_16x16:rf_0.Rp_data[4]
data_ram_out[5] <= RF_16x16:rf_0.Rp_data[5]
data_ram_out[6] <= RF_16x16:rf_0.Rp_data[6]
data_ram_out[7] <= RF_16x16:rf_0.Rp_data[7]
data_ram_out[8] <= RF_16x16:rf_0.Rp_data[8]
data_ram_out[9] <= RF_16x16:rf_0.Rp_data[9]
data_ram_out[10] <= RF_16x16:rf_0.Rp_data[10]
data_ram_out[11] <= RF_16x16:rf_0.Rp_data[11]
data_ram_out[12] <= RF_16x16:rf_0.Rp_data[12]
data_ram_out[13] <= RF_16x16:rf_0.Rp_data[13]
data_ram_out[14] <= RF_16x16:rf_0.Rp_data[14]
data_ram_out[15] <= RF_16x16:rf_0.Rp_data[15]
RF_W_data[0] => mux16bit:mux0.data_i2[0]
RF_W_data[1] => mux16bit:mux0.data_i2[1]
RF_W_data[2] => mux16bit:mux0.data_i2[2]
RF_W_data[3] => mux16bit:mux0.data_i2[3]
RF_W_data[4] => mux16bit:mux0.data_i2[4]
RF_W_data[5] => mux16bit:mux0.data_i2[5]
RF_W_data[6] => mux16bit:mux0.data_i2[6]
RF_W_data[7] => mux16bit:mux0.data_i2[7]
RF_W_addr[0] => RF_16x16:rf_0.W_addr[0]
RF_W_addr[1] => RF_16x16:rf_0.W_addr[1]
RF_W_addr[2] => RF_16x16:rf_0.W_addr[2]
RF_W_addr[3] => RF_16x16:rf_0.W_addr[3]
RF_Rp_addr[0] => RF_16x16:rf_0.Rp_addr[0]
RF_Rp_addr[1] => RF_16x16:rf_0.Rp_addr[1]
RF_Rp_addr[2] => RF_16x16:rf_0.Rp_addr[2]
RF_Rp_addr[3] => RF_16x16:rf_0.Rp_addr[3]
RF_Rq_addr[0] => RF_16x16:rf_0.Rq_addr[0]
RF_Rq_addr[1] => RF_16x16:rf_0.Rq_addr[1]
RF_Rq_addr[2] => RF_16x16:rf_0.Rq_addr[2]
RF_Rq_addr[3] => RF_16x16:rf_0.Rq_addr[3]
RF_s1 => mux16bit:mux0.sel1
RF_s0 => mux16bit:mux0.sel0
RF_W_wr => RF_16x16:rf_0.W_wr
RF_Rp_rd => RF_16x16:rf_0.Rp_rd
RF_Rq_rd => RF_16x16:rf_0.Rq_rd
RF_Rp_zero <= comp_zero:comp_0.isZero
alu_s1 => ula:ula_0.y
alu_s0 => ula:ula_0.z
alu_comp_gt <= ula:ula_0.comp_gt
clk => RF_16x16:rf_0.clk


|processador|datapath:dp|mux16bit:mux0
sel0 => data_o.OUTPUTSELECT
sel0 => data_o.OUTPUTSELECT
sel0 => data_o.OUTPUTSELECT
sel0 => data_o.OUTPUTSELECT
sel0 => data_o.OUTPUTSELECT
sel0 => data_o.OUTPUTSELECT
sel0 => data_o.OUTPUTSELECT
sel0 => data_o.OUTPUTSELECT
sel0 => data_o.OUTPUTSELECT
sel0 => data_o.OUTPUTSELECT
sel0 => data_o.OUTPUTSELECT
sel0 => data_o.OUTPUTSELECT
sel0 => data_o.OUTPUTSELECT
sel0 => data_o.OUTPUTSELECT
sel0 => data_o.OUTPUTSELECT
sel0 => data_o.OUTPUTSELECT
sel1 => data_o.OUTPUTSELECT
sel1 => data_o.OUTPUTSELECT
sel1 => data_o.OUTPUTSELECT
sel1 => data_o.OUTPUTSELECT
sel1 => data_o.OUTPUTSELECT
sel1 => data_o.OUTPUTSELECT
sel1 => data_o.OUTPUTSELECT
sel1 => data_o.OUTPUTSELECT
sel1 => data_o[8]$latch.LATCH_ENABLE
sel1 => data_o[9]$latch.LATCH_ENABLE
sel1 => data_o[10]$latch.LATCH_ENABLE
sel1 => data_o[11]$latch.LATCH_ENABLE
sel1 => data_o[12]$latch.LATCH_ENABLE
sel1 => data_o[13]$latch.LATCH_ENABLE
sel1 => data_o[14]$latch.LATCH_ENABLE
sel1 => data_o[15]$latch.LATCH_ENABLE
data_i0[0] => data_o.DATAB
data_i0[1] => data_o.DATAB
data_i0[2] => data_o.DATAB
data_i0[3] => data_o.DATAB
data_i0[4] => data_o.DATAB
data_i0[5] => data_o.DATAB
data_i0[6] => data_o.DATAB
data_i0[7] => data_o.DATAB
data_i0[8] => data_o.DATAB
data_i0[9] => data_o.DATAB
data_i0[10] => data_o.DATAB
data_i0[11] => data_o.DATAB
data_i0[12] => data_o.DATAB
data_i0[13] => data_o.DATAB
data_i0[14] => data_o.DATAB
data_i0[15] => data_o.DATAB
data_i1[0] => data_o.DATAA
data_i1[1] => data_o.DATAA
data_i1[2] => data_o.DATAA
data_i1[3] => data_o.DATAA
data_i1[4] => data_o.DATAA
data_i1[5] => data_o.DATAA
data_i1[6] => data_o.DATAA
data_i1[7] => data_o.DATAA
data_i1[8] => data_o.DATAA
data_i1[9] => data_o.DATAA
data_i1[10] => data_o.DATAA
data_i1[11] => data_o.DATAA
data_i1[12] => data_o.DATAA
data_i1[13] => data_o.DATAA
data_i1[14] => data_o.DATAA
data_i1[15] => data_o.DATAA
data_i2[0] => data_o.DATAA
data_i2[1] => data_o.DATAA
data_i2[2] => data_o.DATAA
data_i2[3] => data_o.DATAA
data_i2[4] => data_o.DATAA
data_i2[5] => data_o.DATAA
data_i2[6] => data_o.DATAA
data_i2[7] => data_o.DATAA
data_o[0] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_o.DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= data_o[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_o[9] <= data_o[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_o[10] <= data_o[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_o[11] <= data_o[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_o[12] <= data_o[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_o[13] <= data_o[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_o[14] <= data_o[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_o[15] <= data_o[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0
clk => FFD_RF:gen_registers:0:reg.clk
clk => FFD_RF:gen_registers:1:reg.clk
clk => FFD_RF:gen_registers:2:reg.clk
clk => FFD_RF:gen_registers:3:reg.clk
clk => FFD_RF:gen_registers:4:reg.clk
clk => FFD_RF:gen_registers:5:reg.clk
clk => FFD_RF:gen_registers:6:reg.clk
clk => FFD_RF:gen_registers:7:reg.clk
clk => FFD_RF:gen_registers:8:reg.clk
clk => FFD_RF:gen_registers:9:reg.clk
clk => FFD_RF:gen_registers:10:reg.clk
clk => FFD_RF:gen_registers:11:reg.clk
clk => FFD_RF:gen_registers:12:reg.clk
clk => FFD_RF:gen_registers:13:reg.clk
clk => FFD_RF:gen_registers:14:reg.clk
clk => FFD_RF:gen_registers:15:reg.clk
W_data[0] => FFD_RF:gen_registers:0:reg.d[0]
W_data[0] => FFD_RF:gen_registers:1:reg.d[0]
W_data[0] => FFD_RF:gen_registers:2:reg.d[0]
W_data[0] => FFD_RF:gen_registers:3:reg.d[0]
W_data[0] => FFD_RF:gen_registers:4:reg.d[0]
W_data[0] => FFD_RF:gen_registers:5:reg.d[0]
W_data[0] => FFD_RF:gen_registers:6:reg.d[0]
W_data[0] => FFD_RF:gen_registers:7:reg.d[0]
W_data[0] => FFD_RF:gen_registers:8:reg.d[0]
W_data[0] => FFD_RF:gen_registers:9:reg.d[0]
W_data[0] => FFD_RF:gen_registers:10:reg.d[0]
W_data[0] => FFD_RF:gen_registers:11:reg.d[0]
W_data[0] => FFD_RF:gen_registers:12:reg.d[0]
W_data[0] => FFD_RF:gen_registers:13:reg.d[0]
W_data[0] => FFD_RF:gen_registers:14:reg.d[0]
W_data[0] => FFD_RF:gen_registers:15:reg.d[0]
W_data[1] => FFD_RF:gen_registers:0:reg.d[1]
W_data[1] => FFD_RF:gen_registers:1:reg.d[1]
W_data[1] => FFD_RF:gen_registers:2:reg.d[1]
W_data[1] => FFD_RF:gen_registers:3:reg.d[1]
W_data[1] => FFD_RF:gen_registers:4:reg.d[1]
W_data[1] => FFD_RF:gen_registers:5:reg.d[1]
W_data[1] => FFD_RF:gen_registers:6:reg.d[1]
W_data[1] => FFD_RF:gen_registers:7:reg.d[1]
W_data[1] => FFD_RF:gen_registers:8:reg.d[1]
W_data[1] => FFD_RF:gen_registers:9:reg.d[1]
W_data[1] => FFD_RF:gen_registers:10:reg.d[1]
W_data[1] => FFD_RF:gen_registers:11:reg.d[1]
W_data[1] => FFD_RF:gen_registers:12:reg.d[1]
W_data[1] => FFD_RF:gen_registers:13:reg.d[1]
W_data[1] => FFD_RF:gen_registers:14:reg.d[1]
W_data[1] => FFD_RF:gen_registers:15:reg.d[1]
W_data[2] => FFD_RF:gen_registers:0:reg.d[2]
W_data[2] => FFD_RF:gen_registers:1:reg.d[2]
W_data[2] => FFD_RF:gen_registers:2:reg.d[2]
W_data[2] => FFD_RF:gen_registers:3:reg.d[2]
W_data[2] => FFD_RF:gen_registers:4:reg.d[2]
W_data[2] => FFD_RF:gen_registers:5:reg.d[2]
W_data[2] => FFD_RF:gen_registers:6:reg.d[2]
W_data[2] => FFD_RF:gen_registers:7:reg.d[2]
W_data[2] => FFD_RF:gen_registers:8:reg.d[2]
W_data[2] => FFD_RF:gen_registers:9:reg.d[2]
W_data[2] => FFD_RF:gen_registers:10:reg.d[2]
W_data[2] => FFD_RF:gen_registers:11:reg.d[2]
W_data[2] => FFD_RF:gen_registers:12:reg.d[2]
W_data[2] => FFD_RF:gen_registers:13:reg.d[2]
W_data[2] => FFD_RF:gen_registers:14:reg.d[2]
W_data[2] => FFD_RF:gen_registers:15:reg.d[2]
W_data[3] => FFD_RF:gen_registers:0:reg.d[3]
W_data[3] => FFD_RF:gen_registers:1:reg.d[3]
W_data[3] => FFD_RF:gen_registers:2:reg.d[3]
W_data[3] => FFD_RF:gen_registers:3:reg.d[3]
W_data[3] => FFD_RF:gen_registers:4:reg.d[3]
W_data[3] => FFD_RF:gen_registers:5:reg.d[3]
W_data[3] => FFD_RF:gen_registers:6:reg.d[3]
W_data[3] => FFD_RF:gen_registers:7:reg.d[3]
W_data[3] => FFD_RF:gen_registers:8:reg.d[3]
W_data[3] => FFD_RF:gen_registers:9:reg.d[3]
W_data[3] => FFD_RF:gen_registers:10:reg.d[3]
W_data[3] => FFD_RF:gen_registers:11:reg.d[3]
W_data[3] => FFD_RF:gen_registers:12:reg.d[3]
W_data[3] => FFD_RF:gen_registers:13:reg.d[3]
W_data[3] => FFD_RF:gen_registers:14:reg.d[3]
W_data[3] => FFD_RF:gen_registers:15:reg.d[3]
W_data[4] => FFD_RF:gen_registers:0:reg.d[4]
W_data[4] => FFD_RF:gen_registers:1:reg.d[4]
W_data[4] => FFD_RF:gen_registers:2:reg.d[4]
W_data[4] => FFD_RF:gen_registers:3:reg.d[4]
W_data[4] => FFD_RF:gen_registers:4:reg.d[4]
W_data[4] => FFD_RF:gen_registers:5:reg.d[4]
W_data[4] => FFD_RF:gen_registers:6:reg.d[4]
W_data[4] => FFD_RF:gen_registers:7:reg.d[4]
W_data[4] => FFD_RF:gen_registers:8:reg.d[4]
W_data[4] => FFD_RF:gen_registers:9:reg.d[4]
W_data[4] => FFD_RF:gen_registers:10:reg.d[4]
W_data[4] => FFD_RF:gen_registers:11:reg.d[4]
W_data[4] => FFD_RF:gen_registers:12:reg.d[4]
W_data[4] => FFD_RF:gen_registers:13:reg.d[4]
W_data[4] => FFD_RF:gen_registers:14:reg.d[4]
W_data[4] => FFD_RF:gen_registers:15:reg.d[4]
W_data[5] => FFD_RF:gen_registers:0:reg.d[5]
W_data[5] => FFD_RF:gen_registers:1:reg.d[5]
W_data[5] => FFD_RF:gen_registers:2:reg.d[5]
W_data[5] => FFD_RF:gen_registers:3:reg.d[5]
W_data[5] => FFD_RF:gen_registers:4:reg.d[5]
W_data[5] => FFD_RF:gen_registers:5:reg.d[5]
W_data[5] => FFD_RF:gen_registers:6:reg.d[5]
W_data[5] => FFD_RF:gen_registers:7:reg.d[5]
W_data[5] => FFD_RF:gen_registers:8:reg.d[5]
W_data[5] => FFD_RF:gen_registers:9:reg.d[5]
W_data[5] => FFD_RF:gen_registers:10:reg.d[5]
W_data[5] => FFD_RF:gen_registers:11:reg.d[5]
W_data[5] => FFD_RF:gen_registers:12:reg.d[5]
W_data[5] => FFD_RF:gen_registers:13:reg.d[5]
W_data[5] => FFD_RF:gen_registers:14:reg.d[5]
W_data[5] => FFD_RF:gen_registers:15:reg.d[5]
W_data[6] => FFD_RF:gen_registers:0:reg.d[6]
W_data[6] => FFD_RF:gen_registers:1:reg.d[6]
W_data[6] => FFD_RF:gen_registers:2:reg.d[6]
W_data[6] => FFD_RF:gen_registers:3:reg.d[6]
W_data[6] => FFD_RF:gen_registers:4:reg.d[6]
W_data[6] => FFD_RF:gen_registers:5:reg.d[6]
W_data[6] => FFD_RF:gen_registers:6:reg.d[6]
W_data[6] => FFD_RF:gen_registers:7:reg.d[6]
W_data[6] => FFD_RF:gen_registers:8:reg.d[6]
W_data[6] => FFD_RF:gen_registers:9:reg.d[6]
W_data[6] => FFD_RF:gen_registers:10:reg.d[6]
W_data[6] => FFD_RF:gen_registers:11:reg.d[6]
W_data[6] => FFD_RF:gen_registers:12:reg.d[6]
W_data[6] => FFD_RF:gen_registers:13:reg.d[6]
W_data[6] => FFD_RF:gen_registers:14:reg.d[6]
W_data[6] => FFD_RF:gen_registers:15:reg.d[6]
W_data[7] => FFD_RF:gen_registers:0:reg.d[7]
W_data[7] => FFD_RF:gen_registers:1:reg.d[7]
W_data[7] => FFD_RF:gen_registers:2:reg.d[7]
W_data[7] => FFD_RF:gen_registers:3:reg.d[7]
W_data[7] => FFD_RF:gen_registers:4:reg.d[7]
W_data[7] => FFD_RF:gen_registers:5:reg.d[7]
W_data[7] => FFD_RF:gen_registers:6:reg.d[7]
W_data[7] => FFD_RF:gen_registers:7:reg.d[7]
W_data[7] => FFD_RF:gen_registers:8:reg.d[7]
W_data[7] => FFD_RF:gen_registers:9:reg.d[7]
W_data[7] => FFD_RF:gen_registers:10:reg.d[7]
W_data[7] => FFD_RF:gen_registers:11:reg.d[7]
W_data[7] => FFD_RF:gen_registers:12:reg.d[7]
W_data[7] => FFD_RF:gen_registers:13:reg.d[7]
W_data[7] => FFD_RF:gen_registers:14:reg.d[7]
W_data[7] => FFD_RF:gen_registers:15:reg.d[7]
W_data[8] => FFD_RF:gen_registers:0:reg.d[8]
W_data[8] => FFD_RF:gen_registers:1:reg.d[8]
W_data[8] => FFD_RF:gen_registers:2:reg.d[8]
W_data[8] => FFD_RF:gen_registers:3:reg.d[8]
W_data[8] => FFD_RF:gen_registers:4:reg.d[8]
W_data[8] => FFD_RF:gen_registers:5:reg.d[8]
W_data[8] => FFD_RF:gen_registers:6:reg.d[8]
W_data[8] => FFD_RF:gen_registers:7:reg.d[8]
W_data[8] => FFD_RF:gen_registers:8:reg.d[8]
W_data[8] => FFD_RF:gen_registers:9:reg.d[8]
W_data[8] => FFD_RF:gen_registers:10:reg.d[8]
W_data[8] => FFD_RF:gen_registers:11:reg.d[8]
W_data[8] => FFD_RF:gen_registers:12:reg.d[8]
W_data[8] => FFD_RF:gen_registers:13:reg.d[8]
W_data[8] => FFD_RF:gen_registers:14:reg.d[8]
W_data[8] => FFD_RF:gen_registers:15:reg.d[8]
W_data[9] => FFD_RF:gen_registers:0:reg.d[9]
W_data[9] => FFD_RF:gen_registers:1:reg.d[9]
W_data[9] => FFD_RF:gen_registers:2:reg.d[9]
W_data[9] => FFD_RF:gen_registers:3:reg.d[9]
W_data[9] => FFD_RF:gen_registers:4:reg.d[9]
W_data[9] => FFD_RF:gen_registers:5:reg.d[9]
W_data[9] => FFD_RF:gen_registers:6:reg.d[9]
W_data[9] => FFD_RF:gen_registers:7:reg.d[9]
W_data[9] => FFD_RF:gen_registers:8:reg.d[9]
W_data[9] => FFD_RF:gen_registers:9:reg.d[9]
W_data[9] => FFD_RF:gen_registers:10:reg.d[9]
W_data[9] => FFD_RF:gen_registers:11:reg.d[9]
W_data[9] => FFD_RF:gen_registers:12:reg.d[9]
W_data[9] => FFD_RF:gen_registers:13:reg.d[9]
W_data[9] => FFD_RF:gen_registers:14:reg.d[9]
W_data[9] => FFD_RF:gen_registers:15:reg.d[9]
W_data[10] => FFD_RF:gen_registers:0:reg.d[10]
W_data[10] => FFD_RF:gen_registers:1:reg.d[10]
W_data[10] => FFD_RF:gen_registers:2:reg.d[10]
W_data[10] => FFD_RF:gen_registers:3:reg.d[10]
W_data[10] => FFD_RF:gen_registers:4:reg.d[10]
W_data[10] => FFD_RF:gen_registers:5:reg.d[10]
W_data[10] => FFD_RF:gen_registers:6:reg.d[10]
W_data[10] => FFD_RF:gen_registers:7:reg.d[10]
W_data[10] => FFD_RF:gen_registers:8:reg.d[10]
W_data[10] => FFD_RF:gen_registers:9:reg.d[10]
W_data[10] => FFD_RF:gen_registers:10:reg.d[10]
W_data[10] => FFD_RF:gen_registers:11:reg.d[10]
W_data[10] => FFD_RF:gen_registers:12:reg.d[10]
W_data[10] => FFD_RF:gen_registers:13:reg.d[10]
W_data[10] => FFD_RF:gen_registers:14:reg.d[10]
W_data[10] => FFD_RF:gen_registers:15:reg.d[10]
W_data[11] => FFD_RF:gen_registers:0:reg.d[11]
W_data[11] => FFD_RF:gen_registers:1:reg.d[11]
W_data[11] => FFD_RF:gen_registers:2:reg.d[11]
W_data[11] => FFD_RF:gen_registers:3:reg.d[11]
W_data[11] => FFD_RF:gen_registers:4:reg.d[11]
W_data[11] => FFD_RF:gen_registers:5:reg.d[11]
W_data[11] => FFD_RF:gen_registers:6:reg.d[11]
W_data[11] => FFD_RF:gen_registers:7:reg.d[11]
W_data[11] => FFD_RF:gen_registers:8:reg.d[11]
W_data[11] => FFD_RF:gen_registers:9:reg.d[11]
W_data[11] => FFD_RF:gen_registers:10:reg.d[11]
W_data[11] => FFD_RF:gen_registers:11:reg.d[11]
W_data[11] => FFD_RF:gen_registers:12:reg.d[11]
W_data[11] => FFD_RF:gen_registers:13:reg.d[11]
W_data[11] => FFD_RF:gen_registers:14:reg.d[11]
W_data[11] => FFD_RF:gen_registers:15:reg.d[11]
W_data[12] => FFD_RF:gen_registers:0:reg.d[12]
W_data[12] => FFD_RF:gen_registers:1:reg.d[12]
W_data[12] => FFD_RF:gen_registers:2:reg.d[12]
W_data[12] => FFD_RF:gen_registers:3:reg.d[12]
W_data[12] => FFD_RF:gen_registers:4:reg.d[12]
W_data[12] => FFD_RF:gen_registers:5:reg.d[12]
W_data[12] => FFD_RF:gen_registers:6:reg.d[12]
W_data[12] => FFD_RF:gen_registers:7:reg.d[12]
W_data[12] => FFD_RF:gen_registers:8:reg.d[12]
W_data[12] => FFD_RF:gen_registers:9:reg.d[12]
W_data[12] => FFD_RF:gen_registers:10:reg.d[12]
W_data[12] => FFD_RF:gen_registers:11:reg.d[12]
W_data[12] => FFD_RF:gen_registers:12:reg.d[12]
W_data[12] => FFD_RF:gen_registers:13:reg.d[12]
W_data[12] => FFD_RF:gen_registers:14:reg.d[12]
W_data[12] => FFD_RF:gen_registers:15:reg.d[12]
W_data[13] => FFD_RF:gen_registers:0:reg.d[13]
W_data[13] => FFD_RF:gen_registers:1:reg.d[13]
W_data[13] => FFD_RF:gen_registers:2:reg.d[13]
W_data[13] => FFD_RF:gen_registers:3:reg.d[13]
W_data[13] => FFD_RF:gen_registers:4:reg.d[13]
W_data[13] => FFD_RF:gen_registers:5:reg.d[13]
W_data[13] => FFD_RF:gen_registers:6:reg.d[13]
W_data[13] => FFD_RF:gen_registers:7:reg.d[13]
W_data[13] => FFD_RF:gen_registers:8:reg.d[13]
W_data[13] => FFD_RF:gen_registers:9:reg.d[13]
W_data[13] => FFD_RF:gen_registers:10:reg.d[13]
W_data[13] => FFD_RF:gen_registers:11:reg.d[13]
W_data[13] => FFD_RF:gen_registers:12:reg.d[13]
W_data[13] => FFD_RF:gen_registers:13:reg.d[13]
W_data[13] => FFD_RF:gen_registers:14:reg.d[13]
W_data[13] => FFD_RF:gen_registers:15:reg.d[13]
W_data[14] => FFD_RF:gen_registers:0:reg.d[14]
W_data[14] => FFD_RF:gen_registers:1:reg.d[14]
W_data[14] => FFD_RF:gen_registers:2:reg.d[14]
W_data[14] => FFD_RF:gen_registers:3:reg.d[14]
W_data[14] => FFD_RF:gen_registers:4:reg.d[14]
W_data[14] => FFD_RF:gen_registers:5:reg.d[14]
W_data[14] => FFD_RF:gen_registers:6:reg.d[14]
W_data[14] => FFD_RF:gen_registers:7:reg.d[14]
W_data[14] => FFD_RF:gen_registers:8:reg.d[14]
W_data[14] => FFD_RF:gen_registers:9:reg.d[14]
W_data[14] => FFD_RF:gen_registers:10:reg.d[14]
W_data[14] => FFD_RF:gen_registers:11:reg.d[14]
W_data[14] => FFD_RF:gen_registers:12:reg.d[14]
W_data[14] => FFD_RF:gen_registers:13:reg.d[14]
W_data[14] => FFD_RF:gen_registers:14:reg.d[14]
W_data[14] => FFD_RF:gen_registers:15:reg.d[14]
W_data[15] => FFD_RF:gen_registers:0:reg.d[15]
W_data[15] => FFD_RF:gen_registers:1:reg.d[15]
W_data[15] => FFD_RF:gen_registers:2:reg.d[15]
W_data[15] => FFD_RF:gen_registers:3:reg.d[15]
W_data[15] => FFD_RF:gen_registers:4:reg.d[15]
W_data[15] => FFD_RF:gen_registers:5:reg.d[15]
W_data[15] => FFD_RF:gen_registers:6:reg.d[15]
W_data[15] => FFD_RF:gen_registers:7:reg.d[15]
W_data[15] => FFD_RF:gen_registers:8:reg.d[15]
W_data[15] => FFD_RF:gen_registers:9:reg.d[15]
W_data[15] => FFD_RF:gen_registers:10:reg.d[15]
W_data[15] => FFD_RF:gen_registers:11:reg.d[15]
W_data[15] => FFD_RF:gen_registers:12:reg.d[15]
W_data[15] => FFD_RF:gen_registers:13:reg.d[15]
W_data[15] => FFD_RF:gen_registers:14:reg.d[15]
W_data[15] => FFD_RF:gen_registers:15:reg.d[15]
W_addr[0] => dcd_4x16:dcdw.input[0]
W_addr[1] => dcd_4x16:dcdw.input[1]
W_addr[2] => dcd_4x16:dcdw.input[2]
W_addr[3] => dcd_4x16:dcdw.input[3]
W_wr => dcd_4x16:dcdw.enable
Rp_addr[0] => dcd_4x16:dcdp.input[0]
Rp_addr[1] => dcd_4x16:dcdp.input[1]
Rp_addr[2] => dcd_4x16:dcdp.input[2]
Rp_addr[3] => dcd_4x16:dcdp.input[3]
Rp_rd => dcd_4x16:dcdp.enable
Rp_data[0] <= Rp_data[0].DB_MAX_OUTPUT_PORT_TYPE
Rp_data[1] <= Rp_data[1].DB_MAX_OUTPUT_PORT_TYPE
Rp_data[2] <= Rp_data[2].DB_MAX_OUTPUT_PORT_TYPE
Rp_data[3] <= Rp_data[3].DB_MAX_OUTPUT_PORT_TYPE
Rp_data[4] <= Rp_data[4].DB_MAX_OUTPUT_PORT_TYPE
Rp_data[5] <= Rp_data[5].DB_MAX_OUTPUT_PORT_TYPE
Rp_data[6] <= Rp_data[6].DB_MAX_OUTPUT_PORT_TYPE
Rp_data[7] <= Rp_data[7].DB_MAX_OUTPUT_PORT_TYPE
Rp_data[8] <= Rp_data[8].DB_MAX_OUTPUT_PORT_TYPE
Rp_data[9] <= Rp_data[9].DB_MAX_OUTPUT_PORT_TYPE
Rp_data[10] <= Rp_data[10].DB_MAX_OUTPUT_PORT_TYPE
Rp_data[11] <= Rp_data[11].DB_MAX_OUTPUT_PORT_TYPE
Rp_data[12] <= Rp_data[12].DB_MAX_OUTPUT_PORT_TYPE
Rp_data[13] <= Rp_data[13].DB_MAX_OUTPUT_PORT_TYPE
Rp_data[14] <= Rp_data[14].DB_MAX_OUTPUT_PORT_TYPE
Rp_data[15] <= Rp_data[15].DB_MAX_OUTPUT_PORT_TYPE
Rq_addr[0] => dcd_4x16:dcdq.input[0]
Rq_addr[1] => dcd_4x16:dcdq.input[1]
Rq_addr[2] => dcd_4x16:dcdq.input[2]
Rq_addr[3] => dcd_4x16:dcdq.input[3]
Rq_rd => dcd_4x16:dcdq.enable
Rq_data[0] <= Rq_data[0].DB_MAX_OUTPUT_PORT_TYPE
Rq_data[1] <= Rq_data[1].DB_MAX_OUTPUT_PORT_TYPE
Rq_data[2] <= Rq_data[2].DB_MAX_OUTPUT_PORT_TYPE
Rq_data[3] <= Rq_data[3].DB_MAX_OUTPUT_PORT_TYPE
Rq_data[4] <= Rq_data[4].DB_MAX_OUTPUT_PORT_TYPE
Rq_data[5] <= Rq_data[5].DB_MAX_OUTPUT_PORT_TYPE
Rq_data[6] <= Rq_data[6].DB_MAX_OUTPUT_PORT_TYPE
Rq_data[7] <= Rq_data[7].DB_MAX_OUTPUT_PORT_TYPE
Rq_data[8] <= Rq_data[8].DB_MAX_OUTPUT_PORT_TYPE
Rq_data[9] <= Rq_data[9].DB_MAX_OUTPUT_PORT_TYPE
Rq_data[10] <= Rq_data[10].DB_MAX_OUTPUT_PORT_TYPE
Rq_data[11] <= Rq_data[11].DB_MAX_OUTPUT_PORT_TYPE
Rq_data[12] <= Rq_data[12].DB_MAX_OUTPUT_PORT_TYPE
Rq_data[13] <= Rq_data[13].DB_MAX_OUTPUT_PORT_TYPE
Rq_data[14] <= Rq_data[14].DB_MAX_OUTPUT_PORT_TYPE
Rq_data[15] <= Rq_data[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|dcd_4x16:dcdw
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[0] => Mux7.IN19
input[0] => Mux8.IN19
input[0] => Mux9.IN19
input[0] => Mux10.IN19
input[0] => Mux11.IN19
input[0] => Mux12.IN19
input[0] => Mux13.IN19
input[0] => Mux14.IN19
input[0] => Mux15.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[1] => Mux7.IN18
input[1] => Mux8.IN18
input[1] => Mux9.IN18
input[1] => Mux10.IN18
input[1] => Mux11.IN18
input[1] => Mux12.IN18
input[1] => Mux13.IN18
input[1] => Mux14.IN18
input[1] => Mux15.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[2] => Mux7.IN17
input[2] => Mux8.IN17
input[2] => Mux9.IN17
input[2] => Mux10.IN17
input[2] => Mux11.IN17
input[2] => Mux12.IN17
input[2] => Mux13.IN17
input[2] => Mux14.IN17
input[2] => Mux15.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
input[3] => Mux7.IN16
input[3] => Mux8.IN16
input[3] => Mux9.IN16
input[3] => Mux10.IN16
input[3] => Mux11.IN16
input[3] => Mux12.IN16
input[3] => Mux13.IN16
input[3] => Mux14.IN16
input[3] => Mux15.IN16
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|dcd_4x16:dcdp
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[0] => Mux7.IN19
input[0] => Mux8.IN19
input[0] => Mux9.IN19
input[0] => Mux10.IN19
input[0] => Mux11.IN19
input[0] => Mux12.IN19
input[0] => Mux13.IN19
input[0] => Mux14.IN19
input[0] => Mux15.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[1] => Mux7.IN18
input[1] => Mux8.IN18
input[1] => Mux9.IN18
input[1] => Mux10.IN18
input[1] => Mux11.IN18
input[1] => Mux12.IN18
input[1] => Mux13.IN18
input[1] => Mux14.IN18
input[1] => Mux15.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[2] => Mux7.IN17
input[2] => Mux8.IN17
input[2] => Mux9.IN17
input[2] => Mux10.IN17
input[2] => Mux11.IN17
input[2] => Mux12.IN17
input[2] => Mux13.IN17
input[2] => Mux14.IN17
input[2] => Mux15.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
input[3] => Mux7.IN16
input[3] => Mux8.IN16
input[3] => Mux9.IN16
input[3] => Mux10.IN16
input[3] => Mux11.IN16
input[3] => Mux12.IN16
input[3] => Mux13.IN16
input[3] => Mux14.IN16
input[3] => Mux15.IN16
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|dcd_4x16:dcdq
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[0] => Mux7.IN19
input[0] => Mux8.IN19
input[0] => Mux9.IN19
input[0] => Mux10.IN19
input[0] => Mux11.IN19
input[0] => Mux12.IN19
input[0] => Mux13.IN19
input[0] => Mux14.IN19
input[0] => Mux15.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[1] => Mux7.IN18
input[1] => Mux8.IN18
input[1] => Mux9.IN18
input[1] => Mux10.IN18
input[1] => Mux11.IN18
input[1] => Mux12.IN18
input[1] => Mux13.IN18
input[1] => Mux14.IN18
input[1] => Mux15.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[2] => Mux7.IN17
input[2] => Mux8.IN17
input[2] => Mux9.IN17
input[2] => Mux10.IN17
input[2] => Mux11.IN17
input[2] => Mux12.IN17
input[2] => Mux13.IN17
input[2] => Mux14.IN17
input[2] => Mux15.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
input[3] => Mux7.IN16
input[3] => Mux8.IN16
input[3] => Mux9.IN16
input[3] => Mux10.IN16
input[3] => Mux11.IN16
input[3] => Mux12.IN16
input[3] => Mux13.IN16
input[3] => Mux14.IN16
input[3] => Mux15.IN16
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
enable => output.OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:0:reg
clk => reg16[0].CLK
clk => reg16[1].CLK
clk => reg16[2].CLK
clk => reg16[3].CLK
clk => reg16[4].CLK
clk => reg16[5].CLK
clk => reg16[6].CLK
clk => reg16[7].CLK
clk => reg16[8].CLK
clk => reg16[9].CLK
clk => reg16[10].CLK
clk => reg16[11].CLK
clk => reg16[12].CLK
clk => reg16[13].CLK
clk => reg16[14].CLK
clk => reg16[15].CLK
load => reg16[0].ENA
load => reg16[1].ENA
load => reg16[2].ENA
load => reg16[3].ENA
load => reg16[4].ENA
load => reg16[5].ENA
load => reg16[6].ENA
load => reg16[7].ENA
load => reg16[8].ENA
load => reg16[9].ENA
load => reg16[10].ENA
load => reg16[11].ENA
load => reg16[12].ENA
load => reg16[13].ENA
load => reg16[14].ENA
load => reg16[15].ENA
d[0] => reg16[0].DATAIN
d[1] => reg16[1].DATAIN
d[2] => reg16[2].DATAIN
d[3] => reg16[3].DATAIN
d[4] => reg16[4].DATAIN
d[5] => reg16[5].DATAIN
d[6] => reg16[6].DATAIN
d[7] => reg16[7].DATAIN
d[8] => reg16[8].DATAIN
d[9] => reg16[9].DATAIN
d[10] => reg16[10].DATAIN
d[11] => reg16[11].DATAIN
d[12] => reg16[12].DATAIN
d[13] => reg16[13].DATAIN
d[14] => reg16[14].DATAIN
d[15] => reg16[15].DATAIN
q[0] <= reg16[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= reg16[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= reg16[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= reg16[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= reg16[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= reg16[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= reg16[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= reg16[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= reg16[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= reg16[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= reg16[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= reg16[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= reg16[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= reg16[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= reg16[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= reg16[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:1:reg
clk => reg16[0].CLK
clk => reg16[1].CLK
clk => reg16[2].CLK
clk => reg16[3].CLK
clk => reg16[4].CLK
clk => reg16[5].CLK
clk => reg16[6].CLK
clk => reg16[7].CLK
clk => reg16[8].CLK
clk => reg16[9].CLK
clk => reg16[10].CLK
clk => reg16[11].CLK
clk => reg16[12].CLK
clk => reg16[13].CLK
clk => reg16[14].CLK
clk => reg16[15].CLK
load => reg16[0].ENA
load => reg16[1].ENA
load => reg16[2].ENA
load => reg16[3].ENA
load => reg16[4].ENA
load => reg16[5].ENA
load => reg16[6].ENA
load => reg16[7].ENA
load => reg16[8].ENA
load => reg16[9].ENA
load => reg16[10].ENA
load => reg16[11].ENA
load => reg16[12].ENA
load => reg16[13].ENA
load => reg16[14].ENA
load => reg16[15].ENA
d[0] => reg16[0].DATAIN
d[1] => reg16[1].DATAIN
d[2] => reg16[2].DATAIN
d[3] => reg16[3].DATAIN
d[4] => reg16[4].DATAIN
d[5] => reg16[5].DATAIN
d[6] => reg16[6].DATAIN
d[7] => reg16[7].DATAIN
d[8] => reg16[8].DATAIN
d[9] => reg16[9].DATAIN
d[10] => reg16[10].DATAIN
d[11] => reg16[11].DATAIN
d[12] => reg16[12].DATAIN
d[13] => reg16[13].DATAIN
d[14] => reg16[14].DATAIN
d[15] => reg16[15].DATAIN
q[0] <= reg16[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= reg16[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= reg16[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= reg16[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= reg16[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= reg16[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= reg16[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= reg16[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= reg16[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= reg16[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= reg16[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= reg16[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= reg16[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= reg16[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= reg16[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= reg16[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:2:reg
clk => reg16[0].CLK
clk => reg16[1].CLK
clk => reg16[2].CLK
clk => reg16[3].CLK
clk => reg16[4].CLK
clk => reg16[5].CLK
clk => reg16[6].CLK
clk => reg16[7].CLK
clk => reg16[8].CLK
clk => reg16[9].CLK
clk => reg16[10].CLK
clk => reg16[11].CLK
clk => reg16[12].CLK
clk => reg16[13].CLK
clk => reg16[14].CLK
clk => reg16[15].CLK
load => reg16[0].ENA
load => reg16[1].ENA
load => reg16[2].ENA
load => reg16[3].ENA
load => reg16[4].ENA
load => reg16[5].ENA
load => reg16[6].ENA
load => reg16[7].ENA
load => reg16[8].ENA
load => reg16[9].ENA
load => reg16[10].ENA
load => reg16[11].ENA
load => reg16[12].ENA
load => reg16[13].ENA
load => reg16[14].ENA
load => reg16[15].ENA
d[0] => reg16[0].DATAIN
d[1] => reg16[1].DATAIN
d[2] => reg16[2].DATAIN
d[3] => reg16[3].DATAIN
d[4] => reg16[4].DATAIN
d[5] => reg16[5].DATAIN
d[6] => reg16[6].DATAIN
d[7] => reg16[7].DATAIN
d[8] => reg16[8].DATAIN
d[9] => reg16[9].DATAIN
d[10] => reg16[10].DATAIN
d[11] => reg16[11].DATAIN
d[12] => reg16[12].DATAIN
d[13] => reg16[13].DATAIN
d[14] => reg16[14].DATAIN
d[15] => reg16[15].DATAIN
q[0] <= reg16[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= reg16[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= reg16[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= reg16[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= reg16[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= reg16[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= reg16[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= reg16[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= reg16[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= reg16[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= reg16[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= reg16[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= reg16[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= reg16[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= reg16[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= reg16[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:3:reg
clk => reg16[0].CLK
clk => reg16[1].CLK
clk => reg16[2].CLK
clk => reg16[3].CLK
clk => reg16[4].CLK
clk => reg16[5].CLK
clk => reg16[6].CLK
clk => reg16[7].CLK
clk => reg16[8].CLK
clk => reg16[9].CLK
clk => reg16[10].CLK
clk => reg16[11].CLK
clk => reg16[12].CLK
clk => reg16[13].CLK
clk => reg16[14].CLK
clk => reg16[15].CLK
load => reg16[0].ENA
load => reg16[1].ENA
load => reg16[2].ENA
load => reg16[3].ENA
load => reg16[4].ENA
load => reg16[5].ENA
load => reg16[6].ENA
load => reg16[7].ENA
load => reg16[8].ENA
load => reg16[9].ENA
load => reg16[10].ENA
load => reg16[11].ENA
load => reg16[12].ENA
load => reg16[13].ENA
load => reg16[14].ENA
load => reg16[15].ENA
d[0] => reg16[0].DATAIN
d[1] => reg16[1].DATAIN
d[2] => reg16[2].DATAIN
d[3] => reg16[3].DATAIN
d[4] => reg16[4].DATAIN
d[5] => reg16[5].DATAIN
d[6] => reg16[6].DATAIN
d[7] => reg16[7].DATAIN
d[8] => reg16[8].DATAIN
d[9] => reg16[9].DATAIN
d[10] => reg16[10].DATAIN
d[11] => reg16[11].DATAIN
d[12] => reg16[12].DATAIN
d[13] => reg16[13].DATAIN
d[14] => reg16[14].DATAIN
d[15] => reg16[15].DATAIN
q[0] <= reg16[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= reg16[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= reg16[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= reg16[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= reg16[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= reg16[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= reg16[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= reg16[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= reg16[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= reg16[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= reg16[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= reg16[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= reg16[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= reg16[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= reg16[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= reg16[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:4:reg
clk => reg16[0].CLK
clk => reg16[1].CLK
clk => reg16[2].CLK
clk => reg16[3].CLK
clk => reg16[4].CLK
clk => reg16[5].CLK
clk => reg16[6].CLK
clk => reg16[7].CLK
clk => reg16[8].CLK
clk => reg16[9].CLK
clk => reg16[10].CLK
clk => reg16[11].CLK
clk => reg16[12].CLK
clk => reg16[13].CLK
clk => reg16[14].CLK
clk => reg16[15].CLK
load => reg16[0].ENA
load => reg16[1].ENA
load => reg16[2].ENA
load => reg16[3].ENA
load => reg16[4].ENA
load => reg16[5].ENA
load => reg16[6].ENA
load => reg16[7].ENA
load => reg16[8].ENA
load => reg16[9].ENA
load => reg16[10].ENA
load => reg16[11].ENA
load => reg16[12].ENA
load => reg16[13].ENA
load => reg16[14].ENA
load => reg16[15].ENA
d[0] => reg16[0].DATAIN
d[1] => reg16[1].DATAIN
d[2] => reg16[2].DATAIN
d[3] => reg16[3].DATAIN
d[4] => reg16[4].DATAIN
d[5] => reg16[5].DATAIN
d[6] => reg16[6].DATAIN
d[7] => reg16[7].DATAIN
d[8] => reg16[8].DATAIN
d[9] => reg16[9].DATAIN
d[10] => reg16[10].DATAIN
d[11] => reg16[11].DATAIN
d[12] => reg16[12].DATAIN
d[13] => reg16[13].DATAIN
d[14] => reg16[14].DATAIN
d[15] => reg16[15].DATAIN
q[0] <= reg16[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= reg16[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= reg16[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= reg16[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= reg16[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= reg16[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= reg16[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= reg16[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= reg16[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= reg16[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= reg16[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= reg16[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= reg16[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= reg16[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= reg16[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= reg16[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:5:reg
clk => reg16[0].CLK
clk => reg16[1].CLK
clk => reg16[2].CLK
clk => reg16[3].CLK
clk => reg16[4].CLK
clk => reg16[5].CLK
clk => reg16[6].CLK
clk => reg16[7].CLK
clk => reg16[8].CLK
clk => reg16[9].CLK
clk => reg16[10].CLK
clk => reg16[11].CLK
clk => reg16[12].CLK
clk => reg16[13].CLK
clk => reg16[14].CLK
clk => reg16[15].CLK
load => reg16[0].ENA
load => reg16[1].ENA
load => reg16[2].ENA
load => reg16[3].ENA
load => reg16[4].ENA
load => reg16[5].ENA
load => reg16[6].ENA
load => reg16[7].ENA
load => reg16[8].ENA
load => reg16[9].ENA
load => reg16[10].ENA
load => reg16[11].ENA
load => reg16[12].ENA
load => reg16[13].ENA
load => reg16[14].ENA
load => reg16[15].ENA
d[0] => reg16[0].DATAIN
d[1] => reg16[1].DATAIN
d[2] => reg16[2].DATAIN
d[3] => reg16[3].DATAIN
d[4] => reg16[4].DATAIN
d[5] => reg16[5].DATAIN
d[6] => reg16[6].DATAIN
d[7] => reg16[7].DATAIN
d[8] => reg16[8].DATAIN
d[9] => reg16[9].DATAIN
d[10] => reg16[10].DATAIN
d[11] => reg16[11].DATAIN
d[12] => reg16[12].DATAIN
d[13] => reg16[13].DATAIN
d[14] => reg16[14].DATAIN
d[15] => reg16[15].DATAIN
q[0] <= reg16[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= reg16[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= reg16[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= reg16[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= reg16[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= reg16[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= reg16[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= reg16[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= reg16[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= reg16[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= reg16[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= reg16[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= reg16[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= reg16[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= reg16[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= reg16[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:6:reg
clk => reg16[0].CLK
clk => reg16[1].CLK
clk => reg16[2].CLK
clk => reg16[3].CLK
clk => reg16[4].CLK
clk => reg16[5].CLK
clk => reg16[6].CLK
clk => reg16[7].CLK
clk => reg16[8].CLK
clk => reg16[9].CLK
clk => reg16[10].CLK
clk => reg16[11].CLK
clk => reg16[12].CLK
clk => reg16[13].CLK
clk => reg16[14].CLK
clk => reg16[15].CLK
load => reg16[0].ENA
load => reg16[1].ENA
load => reg16[2].ENA
load => reg16[3].ENA
load => reg16[4].ENA
load => reg16[5].ENA
load => reg16[6].ENA
load => reg16[7].ENA
load => reg16[8].ENA
load => reg16[9].ENA
load => reg16[10].ENA
load => reg16[11].ENA
load => reg16[12].ENA
load => reg16[13].ENA
load => reg16[14].ENA
load => reg16[15].ENA
d[0] => reg16[0].DATAIN
d[1] => reg16[1].DATAIN
d[2] => reg16[2].DATAIN
d[3] => reg16[3].DATAIN
d[4] => reg16[4].DATAIN
d[5] => reg16[5].DATAIN
d[6] => reg16[6].DATAIN
d[7] => reg16[7].DATAIN
d[8] => reg16[8].DATAIN
d[9] => reg16[9].DATAIN
d[10] => reg16[10].DATAIN
d[11] => reg16[11].DATAIN
d[12] => reg16[12].DATAIN
d[13] => reg16[13].DATAIN
d[14] => reg16[14].DATAIN
d[15] => reg16[15].DATAIN
q[0] <= reg16[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= reg16[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= reg16[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= reg16[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= reg16[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= reg16[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= reg16[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= reg16[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= reg16[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= reg16[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= reg16[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= reg16[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= reg16[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= reg16[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= reg16[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= reg16[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:7:reg
clk => reg16[0].CLK
clk => reg16[1].CLK
clk => reg16[2].CLK
clk => reg16[3].CLK
clk => reg16[4].CLK
clk => reg16[5].CLK
clk => reg16[6].CLK
clk => reg16[7].CLK
clk => reg16[8].CLK
clk => reg16[9].CLK
clk => reg16[10].CLK
clk => reg16[11].CLK
clk => reg16[12].CLK
clk => reg16[13].CLK
clk => reg16[14].CLK
clk => reg16[15].CLK
load => reg16[0].ENA
load => reg16[1].ENA
load => reg16[2].ENA
load => reg16[3].ENA
load => reg16[4].ENA
load => reg16[5].ENA
load => reg16[6].ENA
load => reg16[7].ENA
load => reg16[8].ENA
load => reg16[9].ENA
load => reg16[10].ENA
load => reg16[11].ENA
load => reg16[12].ENA
load => reg16[13].ENA
load => reg16[14].ENA
load => reg16[15].ENA
d[0] => reg16[0].DATAIN
d[1] => reg16[1].DATAIN
d[2] => reg16[2].DATAIN
d[3] => reg16[3].DATAIN
d[4] => reg16[4].DATAIN
d[5] => reg16[5].DATAIN
d[6] => reg16[6].DATAIN
d[7] => reg16[7].DATAIN
d[8] => reg16[8].DATAIN
d[9] => reg16[9].DATAIN
d[10] => reg16[10].DATAIN
d[11] => reg16[11].DATAIN
d[12] => reg16[12].DATAIN
d[13] => reg16[13].DATAIN
d[14] => reg16[14].DATAIN
d[15] => reg16[15].DATAIN
q[0] <= reg16[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= reg16[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= reg16[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= reg16[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= reg16[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= reg16[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= reg16[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= reg16[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= reg16[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= reg16[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= reg16[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= reg16[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= reg16[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= reg16[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= reg16[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= reg16[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:8:reg
clk => reg16[0].CLK
clk => reg16[1].CLK
clk => reg16[2].CLK
clk => reg16[3].CLK
clk => reg16[4].CLK
clk => reg16[5].CLK
clk => reg16[6].CLK
clk => reg16[7].CLK
clk => reg16[8].CLK
clk => reg16[9].CLK
clk => reg16[10].CLK
clk => reg16[11].CLK
clk => reg16[12].CLK
clk => reg16[13].CLK
clk => reg16[14].CLK
clk => reg16[15].CLK
load => reg16[0].ENA
load => reg16[1].ENA
load => reg16[2].ENA
load => reg16[3].ENA
load => reg16[4].ENA
load => reg16[5].ENA
load => reg16[6].ENA
load => reg16[7].ENA
load => reg16[8].ENA
load => reg16[9].ENA
load => reg16[10].ENA
load => reg16[11].ENA
load => reg16[12].ENA
load => reg16[13].ENA
load => reg16[14].ENA
load => reg16[15].ENA
d[0] => reg16[0].DATAIN
d[1] => reg16[1].DATAIN
d[2] => reg16[2].DATAIN
d[3] => reg16[3].DATAIN
d[4] => reg16[4].DATAIN
d[5] => reg16[5].DATAIN
d[6] => reg16[6].DATAIN
d[7] => reg16[7].DATAIN
d[8] => reg16[8].DATAIN
d[9] => reg16[9].DATAIN
d[10] => reg16[10].DATAIN
d[11] => reg16[11].DATAIN
d[12] => reg16[12].DATAIN
d[13] => reg16[13].DATAIN
d[14] => reg16[14].DATAIN
d[15] => reg16[15].DATAIN
q[0] <= reg16[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= reg16[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= reg16[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= reg16[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= reg16[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= reg16[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= reg16[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= reg16[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= reg16[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= reg16[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= reg16[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= reg16[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= reg16[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= reg16[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= reg16[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= reg16[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:9:reg
clk => reg16[0].CLK
clk => reg16[1].CLK
clk => reg16[2].CLK
clk => reg16[3].CLK
clk => reg16[4].CLK
clk => reg16[5].CLK
clk => reg16[6].CLK
clk => reg16[7].CLK
clk => reg16[8].CLK
clk => reg16[9].CLK
clk => reg16[10].CLK
clk => reg16[11].CLK
clk => reg16[12].CLK
clk => reg16[13].CLK
clk => reg16[14].CLK
clk => reg16[15].CLK
load => reg16[0].ENA
load => reg16[1].ENA
load => reg16[2].ENA
load => reg16[3].ENA
load => reg16[4].ENA
load => reg16[5].ENA
load => reg16[6].ENA
load => reg16[7].ENA
load => reg16[8].ENA
load => reg16[9].ENA
load => reg16[10].ENA
load => reg16[11].ENA
load => reg16[12].ENA
load => reg16[13].ENA
load => reg16[14].ENA
load => reg16[15].ENA
d[0] => reg16[0].DATAIN
d[1] => reg16[1].DATAIN
d[2] => reg16[2].DATAIN
d[3] => reg16[3].DATAIN
d[4] => reg16[4].DATAIN
d[5] => reg16[5].DATAIN
d[6] => reg16[6].DATAIN
d[7] => reg16[7].DATAIN
d[8] => reg16[8].DATAIN
d[9] => reg16[9].DATAIN
d[10] => reg16[10].DATAIN
d[11] => reg16[11].DATAIN
d[12] => reg16[12].DATAIN
d[13] => reg16[13].DATAIN
d[14] => reg16[14].DATAIN
d[15] => reg16[15].DATAIN
q[0] <= reg16[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= reg16[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= reg16[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= reg16[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= reg16[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= reg16[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= reg16[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= reg16[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= reg16[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= reg16[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= reg16[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= reg16[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= reg16[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= reg16[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= reg16[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= reg16[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:10:reg
clk => reg16[0].CLK
clk => reg16[1].CLK
clk => reg16[2].CLK
clk => reg16[3].CLK
clk => reg16[4].CLK
clk => reg16[5].CLK
clk => reg16[6].CLK
clk => reg16[7].CLK
clk => reg16[8].CLK
clk => reg16[9].CLK
clk => reg16[10].CLK
clk => reg16[11].CLK
clk => reg16[12].CLK
clk => reg16[13].CLK
clk => reg16[14].CLK
clk => reg16[15].CLK
load => reg16[0].ENA
load => reg16[1].ENA
load => reg16[2].ENA
load => reg16[3].ENA
load => reg16[4].ENA
load => reg16[5].ENA
load => reg16[6].ENA
load => reg16[7].ENA
load => reg16[8].ENA
load => reg16[9].ENA
load => reg16[10].ENA
load => reg16[11].ENA
load => reg16[12].ENA
load => reg16[13].ENA
load => reg16[14].ENA
load => reg16[15].ENA
d[0] => reg16[0].DATAIN
d[1] => reg16[1].DATAIN
d[2] => reg16[2].DATAIN
d[3] => reg16[3].DATAIN
d[4] => reg16[4].DATAIN
d[5] => reg16[5].DATAIN
d[6] => reg16[6].DATAIN
d[7] => reg16[7].DATAIN
d[8] => reg16[8].DATAIN
d[9] => reg16[9].DATAIN
d[10] => reg16[10].DATAIN
d[11] => reg16[11].DATAIN
d[12] => reg16[12].DATAIN
d[13] => reg16[13].DATAIN
d[14] => reg16[14].DATAIN
d[15] => reg16[15].DATAIN
q[0] <= reg16[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= reg16[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= reg16[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= reg16[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= reg16[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= reg16[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= reg16[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= reg16[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= reg16[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= reg16[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= reg16[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= reg16[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= reg16[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= reg16[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= reg16[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= reg16[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:11:reg
clk => reg16[0].CLK
clk => reg16[1].CLK
clk => reg16[2].CLK
clk => reg16[3].CLK
clk => reg16[4].CLK
clk => reg16[5].CLK
clk => reg16[6].CLK
clk => reg16[7].CLK
clk => reg16[8].CLK
clk => reg16[9].CLK
clk => reg16[10].CLK
clk => reg16[11].CLK
clk => reg16[12].CLK
clk => reg16[13].CLK
clk => reg16[14].CLK
clk => reg16[15].CLK
load => reg16[0].ENA
load => reg16[1].ENA
load => reg16[2].ENA
load => reg16[3].ENA
load => reg16[4].ENA
load => reg16[5].ENA
load => reg16[6].ENA
load => reg16[7].ENA
load => reg16[8].ENA
load => reg16[9].ENA
load => reg16[10].ENA
load => reg16[11].ENA
load => reg16[12].ENA
load => reg16[13].ENA
load => reg16[14].ENA
load => reg16[15].ENA
d[0] => reg16[0].DATAIN
d[1] => reg16[1].DATAIN
d[2] => reg16[2].DATAIN
d[3] => reg16[3].DATAIN
d[4] => reg16[4].DATAIN
d[5] => reg16[5].DATAIN
d[6] => reg16[6].DATAIN
d[7] => reg16[7].DATAIN
d[8] => reg16[8].DATAIN
d[9] => reg16[9].DATAIN
d[10] => reg16[10].DATAIN
d[11] => reg16[11].DATAIN
d[12] => reg16[12].DATAIN
d[13] => reg16[13].DATAIN
d[14] => reg16[14].DATAIN
d[15] => reg16[15].DATAIN
q[0] <= reg16[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= reg16[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= reg16[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= reg16[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= reg16[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= reg16[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= reg16[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= reg16[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= reg16[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= reg16[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= reg16[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= reg16[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= reg16[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= reg16[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= reg16[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= reg16[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:12:reg
clk => reg16[0].CLK
clk => reg16[1].CLK
clk => reg16[2].CLK
clk => reg16[3].CLK
clk => reg16[4].CLK
clk => reg16[5].CLK
clk => reg16[6].CLK
clk => reg16[7].CLK
clk => reg16[8].CLK
clk => reg16[9].CLK
clk => reg16[10].CLK
clk => reg16[11].CLK
clk => reg16[12].CLK
clk => reg16[13].CLK
clk => reg16[14].CLK
clk => reg16[15].CLK
load => reg16[0].ENA
load => reg16[1].ENA
load => reg16[2].ENA
load => reg16[3].ENA
load => reg16[4].ENA
load => reg16[5].ENA
load => reg16[6].ENA
load => reg16[7].ENA
load => reg16[8].ENA
load => reg16[9].ENA
load => reg16[10].ENA
load => reg16[11].ENA
load => reg16[12].ENA
load => reg16[13].ENA
load => reg16[14].ENA
load => reg16[15].ENA
d[0] => reg16[0].DATAIN
d[1] => reg16[1].DATAIN
d[2] => reg16[2].DATAIN
d[3] => reg16[3].DATAIN
d[4] => reg16[4].DATAIN
d[5] => reg16[5].DATAIN
d[6] => reg16[6].DATAIN
d[7] => reg16[7].DATAIN
d[8] => reg16[8].DATAIN
d[9] => reg16[9].DATAIN
d[10] => reg16[10].DATAIN
d[11] => reg16[11].DATAIN
d[12] => reg16[12].DATAIN
d[13] => reg16[13].DATAIN
d[14] => reg16[14].DATAIN
d[15] => reg16[15].DATAIN
q[0] <= reg16[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= reg16[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= reg16[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= reg16[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= reg16[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= reg16[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= reg16[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= reg16[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= reg16[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= reg16[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= reg16[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= reg16[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= reg16[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= reg16[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= reg16[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= reg16[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:13:reg
clk => reg16[0].CLK
clk => reg16[1].CLK
clk => reg16[2].CLK
clk => reg16[3].CLK
clk => reg16[4].CLK
clk => reg16[5].CLK
clk => reg16[6].CLK
clk => reg16[7].CLK
clk => reg16[8].CLK
clk => reg16[9].CLK
clk => reg16[10].CLK
clk => reg16[11].CLK
clk => reg16[12].CLK
clk => reg16[13].CLK
clk => reg16[14].CLK
clk => reg16[15].CLK
load => reg16[0].ENA
load => reg16[1].ENA
load => reg16[2].ENA
load => reg16[3].ENA
load => reg16[4].ENA
load => reg16[5].ENA
load => reg16[6].ENA
load => reg16[7].ENA
load => reg16[8].ENA
load => reg16[9].ENA
load => reg16[10].ENA
load => reg16[11].ENA
load => reg16[12].ENA
load => reg16[13].ENA
load => reg16[14].ENA
load => reg16[15].ENA
d[0] => reg16[0].DATAIN
d[1] => reg16[1].DATAIN
d[2] => reg16[2].DATAIN
d[3] => reg16[3].DATAIN
d[4] => reg16[4].DATAIN
d[5] => reg16[5].DATAIN
d[6] => reg16[6].DATAIN
d[7] => reg16[7].DATAIN
d[8] => reg16[8].DATAIN
d[9] => reg16[9].DATAIN
d[10] => reg16[10].DATAIN
d[11] => reg16[11].DATAIN
d[12] => reg16[12].DATAIN
d[13] => reg16[13].DATAIN
d[14] => reg16[14].DATAIN
d[15] => reg16[15].DATAIN
q[0] <= reg16[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= reg16[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= reg16[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= reg16[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= reg16[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= reg16[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= reg16[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= reg16[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= reg16[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= reg16[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= reg16[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= reg16[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= reg16[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= reg16[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= reg16[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= reg16[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:14:reg
clk => reg16[0].CLK
clk => reg16[1].CLK
clk => reg16[2].CLK
clk => reg16[3].CLK
clk => reg16[4].CLK
clk => reg16[5].CLK
clk => reg16[6].CLK
clk => reg16[7].CLK
clk => reg16[8].CLK
clk => reg16[9].CLK
clk => reg16[10].CLK
clk => reg16[11].CLK
clk => reg16[12].CLK
clk => reg16[13].CLK
clk => reg16[14].CLK
clk => reg16[15].CLK
load => reg16[0].ENA
load => reg16[1].ENA
load => reg16[2].ENA
load => reg16[3].ENA
load => reg16[4].ENA
load => reg16[5].ENA
load => reg16[6].ENA
load => reg16[7].ENA
load => reg16[8].ENA
load => reg16[9].ENA
load => reg16[10].ENA
load => reg16[11].ENA
load => reg16[12].ENA
load => reg16[13].ENA
load => reg16[14].ENA
load => reg16[15].ENA
d[0] => reg16[0].DATAIN
d[1] => reg16[1].DATAIN
d[2] => reg16[2].DATAIN
d[3] => reg16[3].DATAIN
d[4] => reg16[4].DATAIN
d[5] => reg16[5].DATAIN
d[6] => reg16[6].DATAIN
d[7] => reg16[7].DATAIN
d[8] => reg16[8].DATAIN
d[9] => reg16[9].DATAIN
d[10] => reg16[10].DATAIN
d[11] => reg16[11].DATAIN
d[12] => reg16[12].DATAIN
d[13] => reg16[13].DATAIN
d[14] => reg16[14].DATAIN
d[15] => reg16[15].DATAIN
q[0] <= reg16[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= reg16[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= reg16[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= reg16[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= reg16[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= reg16[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= reg16[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= reg16[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= reg16[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= reg16[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= reg16[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= reg16[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= reg16[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= reg16[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= reg16[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= reg16[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|FFD_RF:\gen_registers:15:reg
clk => reg16[0].CLK
clk => reg16[1].CLK
clk => reg16[2].CLK
clk => reg16[3].CLK
clk => reg16[4].CLK
clk => reg16[5].CLK
clk => reg16[6].CLK
clk => reg16[7].CLK
clk => reg16[8].CLK
clk => reg16[9].CLK
clk => reg16[10].CLK
clk => reg16[11].CLK
clk => reg16[12].CLK
clk => reg16[13].CLK
clk => reg16[14].CLK
clk => reg16[15].CLK
load => reg16[0].ENA
load => reg16[1].ENA
load => reg16[2].ENA
load => reg16[3].ENA
load => reg16[4].ENA
load => reg16[5].ENA
load => reg16[6].ENA
load => reg16[7].ENA
load => reg16[8].ENA
load => reg16[9].ENA
load => reg16[10].ENA
load => reg16[11].ENA
load => reg16[12].ENA
load => reg16[13].ENA
load => reg16[14].ENA
load => reg16[15].ENA
d[0] => reg16[0].DATAIN
d[1] => reg16[1].DATAIN
d[2] => reg16[2].DATAIN
d[3] => reg16[3].DATAIN
d[4] => reg16[4].DATAIN
d[5] => reg16[5].DATAIN
d[6] => reg16[6].DATAIN
d[7] => reg16[7].DATAIN
d[8] => reg16[8].DATAIN
d[9] => reg16[9].DATAIN
d[10] => reg16[10].DATAIN
d[11] => reg16[11].DATAIN
d[12] => reg16[12].DATAIN
d[13] => reg16[13].DATAIN
d[14] => reg16[14].DATAIN
d[15] => reg16[15].DATAIN
q[0] <= reg16[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= reg16[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= reg16[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= reg16[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= reg16[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= reg16[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= reg16[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= reg16[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= reg16[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= reg16[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= reg16[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= reg16[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= reg16[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= reg16[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= reg16[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= reg16[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|tri_states_driver_16bit:\gen_3sdp:0:driverp
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
enable => out_data[0].OE
enable => out_data[1].OE
enable => out_data[2].OE
enable => out_data[3].OE
enable => out_data[4].OE
enable => out_data[5].OE
enable => out_data[6].OE
enable => out_data[7].OE
enable => out_data[8].OE
enable => out_data[9].OE
enable => out_data[10].OE
enable => out_data[11].OE
enable => out_data[12].OE
enable => out_data[13].OE
enable => out_data[14].OE
enable => out_data[15].OE
out_data[0] <= out_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|tri_states_driver_16bit:\gen_3sdp:1:driverp
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
enable => out_data[0].OE
enable => out_data[1].OE
enable => out_data[2].OE
enable => out_data[3].OE
enable => out_data[4].OE
enable => out_data[5].OE
enable => out_data[6].OE
enable => out_data[7].OE
enable => out_data[8].OE
enable => out_data[9].OE
enable => out_data[10].OE
enable => out_data[11].OE
enable => out_data[12].OE
enable => out_data[13].OE
enable => out_data[14].OE
enable => out_data[15].OE
out_data[0] <= out_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|tri_states_driver_16bit:\gen_3sdp:2:driverp
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
enable => out_data[0].OE
enable => out_data[1].OE
enable => out_data[2].OE
enable => out_data[3].OE
enable => out_data[4].OE
enable => out_data[5].OE
enable => out_data[6].OE
enable => out_data[7].OE
enable => out_data[8].OE
enable => out_data[9].OE
enable => out_data[10].OE
enable => out_data[11].OE
enable => out_data[12].OE
enable => out_data[13].OE
enable => out_data[14].OE
enable => out_data[15].OE
out_data[0] <= out_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|tri_states_driver_16bit:\gen_3sdp:3:driverp
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
enable => out_data[0].OE
enable => out_data[1].OE
enable => out_data[2].OE
enable => out_data[3].OE
enable => out_data[4].OE
enable => out_data[5].OE
enable => out_data[6].OE
enable => out_data[7].OE
enable => out_data[8].OE
enable => out_data[9].OE
enable => out_data[10].OE
enable => out_data[11].OE
enable => out_data[12].OE
enable => out_data[13].OE
enable => out_data[14].OE
enable => out_data[15].OE
out_data[0] <= out_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|tri_states_driver_16bit:\gen_3sdp:4:driverp
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
enable => out_data[0].OE
enable => out_data[1].OE
enable => out_data[2].OE
enable => out_data[3].OE
enable => out_data[4].OE
enable => out_data[5].OE
enable => out_data[6].OE
enable => out_data[7].OE
enable => out_data[8].OE
enable => out_data[9].OE
enable => out_data[10].OE
enable => out_data[11].OE
enable => out_data[12].OE
enable => out_data[13].OE
enable => out_data[14].OE
enable => out_data[15].OE
out_data[0] <= out_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|tri_states_driver_16bit:\gen_3sdp:5:driverp
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
enable => out_data[0].OE
enable => out_data[1].OE
enable => out_data[2].OE
enable => out_data[3].OE
enable => out_data[4].OE
enable => out_data[5].OE
enable => out_data[6].OE
enable => out_data[7].OE
enable => out_data[8].OE
enable => out_data[9].OE
enable => out_data[10].OE
enable => out_data[11].OE
enable => out_data[12].OE
enable => out_data[13].OE
enable => out_data[14].OE
enable => out_data[15].OE
out_data[0] <= out_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|tri_states_driver_16bit:\gen_3sdp:6:driverp
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
enable => out_data[0].OE
enable => out_data[1].OE
enable => out_data[2].OE
enable => out_data[3].OE
enable => out_data[4].OE
enable => out_data[5].OE
enable => out_data[6].OE
enable => out_data[7].OE
enable => out_data[8].OE
enable => out_data[9].OE
enable => out_data[10].OE
enable => out_data[11].OE
enable => out_data[12].OE
enable => out_data[13].OE
enable => out_data[14].OE
enable => out_data[15].OE
out_data[0] <= out_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|tri_states_driver_16bit:\gen_3sdp:7:driverp
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
enable => out_data[0].OE
enable => out_data[1].OE
enable => out_data[2].OE
enable => out_data[3].OE
enable => out_data[4].OE
enable => out_data[5].OE
enable => out_data[6].OE
enable => out_data[7].OE
enable => out_data[8].OE
enable => out_data[9].OE
enable => out_data[10].OE
enable => out_data[11].OE
enable => out_data[12].OE
enable => out_data[13].OE
enable => out_data[14].OE
enable => out_data[15].OE
out_data[0] <= out_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|tri_states_driver_16bit:\gen_3sdp:8:driverp
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
enable => out_data[0].OE
enable => out_data[1].OE
enable => out_data[2].OE
enable => out_data[3].OE
enable => out_data[4].OE
enable => out_data[5].OE
enable => out_data[6].OE
enable => out_data[7].OE
enable => out_data[8].OE
enable => out_data[9].OE
enable => out_data[10].OE
enable => out_data[11].OE
enable => out_data[12].OE
enable => out_data[13].OE
enable => out_data[14].OE
enable => out_data[15].OE
out_data[0] <= out_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|tri_states_driver_16bit:\gen_3sdp:9:driverp
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
enable => out_data[0].OE
enable => out_data[1].OE
enable => out_data[2].OE
enable => out_data[3].OE
enable => out_data[4].OE
enable => out_data[5].OE
enable => out_data[6].OE
enable => out_data[7].OE
enable => out_data[8].OE
enable => out_data[9].OE
enable => out_data[10].OE
enable => out_data[11].OE
enable => out_data[12].OE
enable => out_data[13].OE
enable => out_data[14].OE
enable => out_data[15].OE
out_data[0] <= out_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|tri_states_driver_16bit:\gen_3sdp:10:driverp
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
enable => out_data[0].OE
enable => out_data[1].OE
enable => out_data[2].OE
enable => out_data[3].OE
enable => out_data[4].OE
enable => out_data[5].OE
enable => out_data[6].OE
enable => out_data[7].OE
enable => out_data[8].OE
enable => out_data[9].OE
enable => out_data[10].OE
enable => out_data[11].OE
enable => out_data[12].OE
enable => out_data[13].OE
enable => out_data[14].OE
enable => out_data[15].OE
out_data[0] <= out_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|tri_states_driver_16bit:\gen_3sdp:11:driverp
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
enable => out_data[0].OE
enable => out_data[1].OE
enable => out_data[2].OE
enable => out_data[3].OE
enable => out_data[4].OE
enable => out_data[5].OE
enable => out_data[6].OE
enable => out_data[7].OE
enable => out_data[8].OE
enable => out_data[9].OE
enable => out_data[10].OE
enable => out_data[11].OE
enable => out_data[12].OE
enable => out_data[13].OE
enable => out_data[14].OE
enable => out_data[15].OE
out_data[0] <= out_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|tri_states_driver_16bit:\gen_3sdp:12:driverp
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
enable => out_data[0].OE
enable => out_data[1].OE
enable => out_data[2].OE
enable => out_data[3].OE
enable => out_data[4].OE
enable => out_data[5].OE
enable => out_data[6].OE
enable => out_data[7].OE
enable => out_data[8].OE
enable => out_data[9].OE
enable => out_data[10].OE
enable => out_data[11].OE
enable => out_data[12].OE
enable => out_data[13].OE
enable => out_data[14].OE
enable => out_data[15].OE
out_data[0] <= out_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|tri_states_driver_16bit:\gen_3sdp:13:driverp
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
enable => out_data[0].OE
enable => out_data[1].OE
enable => out_data[2].OE
enable => out_data[3].OE
enable => out_data[4].OE
enable => out_data[5].OE
enable => out_data[6].OE
enable => out_data[7].OE
enable => out_data[8].OE
enable => out_data[9].OE
enable => out_data[10].OE
enable => out_data[11].OE
enable => out_data[12].OE
enable => out_data[13].OE
enable => out_data[14].OE
enable => out_data[15].OE
out_data[0] <= out_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|tri_states_driver_16bit:\gen_3sdp:14:driverp
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
enable => out_data[0].OE
enable => out_data[1].OE
enable => out_data[2].OE
enable => out_data[3].OE
enable => out_data[4].OE
enable => out_data[5].OE
enable => out_data[6].OE
enable => out_data[7].OE
enable => out_data[8].OE
enable => out_data[9].OE
enable => out_data[10].OE
enable => out_data[11].OE
enable => out_data[12].OE
enable => out_data[13].OE
enable => out_data[14].OE
enable => out_data[15].OE
out_data[0] <= out_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|tri_states_driver_16bit:\gen_3sdp:15:driverp
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
enable => out_data[0].OE
enable => out_data[1].OE
enable => out_data[2].OE
enable => out_data[3].OE
enable => out_data[4].OE
enable => out_data[5].OE
enable => out_data[6].OE
enable => out_data[7].OE
enable => out_data[8].OE
enable => out_data[9].OE
enable => out_data[10].OE
enable => out_data[11].OE
enable => out_data[12].OE
enable => out_data[13].OE
enable => out_data[14].OE
enable => out_data[15].OE
out_data[0] <= out_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|tri_states_driver_16bit:\gen_3sdq:0:driverq
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
enable => out_data[0].OE
enable => out_data[1].OE
enable => out_data[2].OE
enable => out_data[3].OE
enable => out_data[4].OE
enable => out_data[5].OE
enable => out_data[6].OE
enable => out_data[7].OE
enable => out_data[8].OE
enable => out_data[9].OE
enable => out_data[10].OE
enable => out_data[11].OE
enable => out_data[12].OE
enable => out_data[13].OE
enable => out_data[14].OE
enable => out_data[15].OE
out_data[0] <= out_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|tri_states_driver_16bit:\gen_3sdq:1:driverq
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
enable => out_data[0].OE
enable => out_data[1].OE
enable => out_data[2].OE
enable => out_data[3].OE
enable => out_data[4].OE
enable => out_data[5].OE
enable => out_data[6].OE
enable => out_data[7].OE
enable => out_data[8].OE
enable => out_data[9].OE
enable => out_data[10].OE
enable => out_data[11].OE
enable => out_data[12].OE
enable => out_data[13].OE
enable => out_data[14].OE
enable => out_data[15].OE
out_data[0] <= out_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|tri_states_driver_16bit:\gen_3sdq:2:driverq
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
enable => out_data[0].OE
enable => out_data[1].OE
enable => out_data[2].OE
enable => out_data[3].OE
enable => out_data[4].OE
enable => out_data[5].OE
enable => out_data[6].OE
enable => out_data[7].OE
enable => out_data[8].OE
enable => out_data[9].OE
enable => out_data[10].OE
enable => out_data[11].OE
enable => out_data[12].OE
enable => out_data[13].OE
enable => out_data[14].OE
enable => out_data[15].OE
out_data[0] <= out_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|tri_states_driver_16bit:\gen_3sdq:3:driverq
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
enable => out_data[0].OE
enable => out_data[1].OE
enable => out_data[2].OE
enable => out_data[3].OE
enable => out_data[4].OE
enable => out_data[5].OE
enable => out_data[6].OE
enable => out_data[7].OE
enable => out_data[8].OE
enable => out_data[9].OE
enable => out_data[10].OE
enable => out_data[11].OE
enable => out_data[12].OE
enable => out_data[13].OE
enable => out_data[14].OE
enable => out_data[15].OE
out_data[0] <= out_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|tri_states_driver_16bit:\gen_3sdq:4:driverq
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
enable => out_data[0].OE
enable => out_data[1].OE
enable => out_data[2].OE
enable => out_data[3].OE
enable => out_data[4].OE
enable => out_data[5].OE
enable => out_data[6].OE
enable => out_data[7].OE
enable => out_data[8].OE
enable => out_data[9].OE
enable => out_data[10].OE
enable => out_data[11].OE
enable => out_data[12].OE
enable => out_data[13].OE
enable => out_data[14].OE
enable => out_data[15].OE
out_data[0] <= out_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|tri_states_driver_16bit:\gen_3sdq:5:driverq
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
enable => out_data[0].OE
enable => out_data[1].OE
enable => out_data[2].OE
enable => out_data[3].OE
enable => out_data[4].OE
enable => out_data[5].OE
enable => out_data[6].OE
enable => out_data[7].OE
enable => out_data[8].OE
enable => out_data[9].OE
enable => out_data[10].OE
enable => out_data[11].OE
enable => out_data[12].OE
enable => out_data[13].OE
enable => out_data[14].OE
enable => out_data[15].OE
out_data[0] <= out_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|tri_states_driver_16bit:\gen_3sdq:6:driverq
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
enable => out_data[0].OE
enable => out_data[1].OE
enable => out_data[2].OE
enable => out_data[3].OE
enable => out_data[4].OE
enable => out_data[5].OE
enable => out_data[6].OE
enable => out_data[7].OE
enable => out_data[8].OE
enable => out_data[9].OE
enable => out_data[10].OE
enable => out_data[11].OE
enable => out_data[12].OE
enable => out_data[13].OE
enable => out_data[14].OE
enable => out_data[15].OE
out_data[0] <= out_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|tri_states_driver_16bit:\gen_3sdq:7:driverq
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
enable => out_data[0].OE
enable => out_data[1].OE
enable => out_data[2].OE
enable => out_data[3].OE
enable => out_data[4].OE
enable => out_data[5].OE
enable => out_data[6].OE
enable => out_data[7].OE
enable => out_data[8].OE
enable => out_data[9].OE
enable => out_data[10].OE
enable => out_data[11].OE
enable => out_data[12].OE
enable => out_data[13].OE
enable => out_data[14].OE
enable => out_data[15].OE
out_data[0] <= out_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|tri_states_driver_16bit:\gen_3sdq:8:driverq
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
enable => out_data[0].OE
enable => out_data[1].OE
enable => out_data[2].OE
enable => out_data[3].OE
enable => out_data[4].OE
enable => out_data[5].OE
enable => out_data[6].OE
enable => out_data[7].OE
enable => out_data[8].OE
enable => out_data[9].OE
enable => out_data[10].OE
enable => out_data[11].OE
enable => out_data[12].OE
enable => out_data[13].OE
enable => out_data[14].OE
enable => out_data[15].OE
out_data[0] <= out_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|tri_states_driver_16bit:\gen_3sdq:9:driverq
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
enable => out_data[0].OE
enable => out_data[1].OE
enable => out_data[2].OE
enable => out_data[3].OE
enable => out_data[4].OE
enable => out_data[5].OE
enable => out_data[6].OE
enable => out_data[7].OE
enable => out_data[8].OE
enable => out_data[9].OE
enable => out_data[10].OE
enable => out_data[11].OE
enable => out_data[12].OE
enable => out_data[13].OE
enable => out_data[14].OE
enable => out_data[15].OE
out_data[0] <= out_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|tri_states_driver_16bit:\gen_3sdq:10:driverq
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
enable => out_data[0].OE
enable => out_data[1].OE
enable => out_data[2].OE
enable => out_data[3].OE
enable => out_data[4].OE
enable => out_data[5].OE
enable => out_data[6].OE
enable => out_data[7].OE
enable => out_data[8].OE
enable => out_data[9].OE
enable => out_data[10].OE
enable => out_data[11].OE
enable => out_data[12].OE
enable => out_data[13].OE
enable => out_data[14].OE
enable => out_data[15].OE
out_data[0] <= out_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|tri_states_driver_16bit:\gen_3sdq:11:driverq
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
enable => out_data[0].OE
enable => out_data[1].OE
enable => out_data[2].OE
enable => out_data[3].OE
enable => out_data[4].OE
enable => out_data[5].OE
enable => out_data[6].OE
enable => out_data[7].OE
enable => out_data[8].OE
enable => out_data[9].OE
enable => out_data[10].OE
enable => out_data[11].OE
enable => out_data[12].OE
enable => out_data[13].OE
enable => out_data[14].OE
enable => out_data[15].OE
out_data[0] <= out_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|tri_states_driver_16bit:\gen_3sdq:12:driverq
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
enable => out_data[0].OE
enable => out_data[1].OE
enable => out_data[2].OE
enable => out_data[3].OE
enable => out_data[4].OE
enable => out_data[5].OE
enable => out_data[6].OE
enable => out_data[7].OE
enable => out_data[8].OE
enable => out_data[9].OE
enable => out_data[10].OE
enable => out_data[11].OE
enable => out_data[12].OE
enable => out_data[13].OE
enable => out_data[14].OE
enable => out_data[15].OE
out_data[0] <= out_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|tri_states_driver_16bit:\gen_3sdq:13:driverq
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
enable => out_data[0].OE
enable => out_data[1].OE
enable => out_data[2].OE
enable => out_data[3].OE
enable => out_data[4].OE
enable => out_data[5].OE
enable => out_data[6].OE
enable => out_data[7].OE
enable => out_data[8].OE
enable => out_data[9].OE
enable => out_data[10].OE
enable => out_data[11].OE
enable => out_data[12].OE
enable => out_data[13].OE
enable => out_data[14].OE
enable => out_data[15].OE
out_data[0] <= out_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|tri_states_driver_16bit:\gen_3sdq:14:driverq
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
enable => out_data[0].OE
enable => out_data[1].OE
enable => out_data[2].OE
enable => out_data[3].OE
enable => out_data[4].OE
enable => out_data[5].OE
enable => out_data[6].OE
enable => out_data[7].OE
enable => out_data[8].OE
enable => out_data[9].OE
enable => out_data[10].OE
enable => out_data[11].OE
enable => out_data[12].OE
enable => out_data[13].OE
enable => out_data[14].OE
enable => out_data[15].OE
out_data[0] <= out_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|RF_16x16:rf_0|tri_states_driver_16bit:\gen_3sdq:15:driverq
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
enable => out_data[0].OE
enable => out_data[1].OE
enable => out_data[2].OE
enable => out_data[3].OE
enable => out_data[4].OE
enable => out_data[5].OE
enable => out_data[6].OE
enable => out_data[7].OE
enable => out_data[8].OE
enable => out_data[9].OE
enable => out_data[10].OE
enable => out_data[11].OE
enable => out_data[12].OE
enable => out_data[13].OE
enable => out_data[14].OE
enable => out_data[15].OE
out_data[0] <= out_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15].DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|ula:ula_0
A[0] => extensor_al:extensor_al0.A[0]
A[0] => comp16bit:comparator.A[0]
A[1] => extensor_al:extensor_al0.A[1]
A[1] => comp16bit:comparator.A[1]
A[2] => extensor_al:extensor_al0.A[2]
A[2] => comp16bit:comparator.A[2]
A[3] => extensor_al:extensor_al0.A[3]
A[3] => comp16bit:comparator.A[3]
A[4] => extensor_al:extensor_al0.A[4]
A[4] => comp16bit:comparator.A[4]
A[5] => extensor_al:extensor_al0.A[5]
A[5] => comp16bit:comparator.A[5]
A[6] => extensor_al:extensor_al0.A[6]
A[6] => comp16bit:comparator.A[6]
A[7] => extensor_al:extensor_al0.A[7]
A[7] => comp16bit:comparator.A[7]
A[8] => extensor_al:extensor_al0.A[8]
A[8] => comp16bit:comparator.A[8]
A[9] => extensor_al:extensor_al0.A[9]
A[9] => comp16bit:comparator.A[9]
A[10] => extensor_al:extensor_al0.A[10]
A[10] => comp16bit:comparator.A[10]
A[11] => extensor_al:extensor_al0.A[11]
A[11] => comp16bit:comparator.A[11]
A[12] => extensor_al:extensor_al0.A[12]
A[12] => comp16bit:comparator.A[12]
A[13] => extensor_al:extensor_al0.A[13]
A[13] => comp16bit:comparator.A[13]
A[14] => extensor_al:extensor_al0.A[14]
A[14] => comp16bit:comparator.A[14]
A[15] => extensor_al:extensor_al0.A[15]
A[15] => comp16bit:comparator.A[15]
B[0] => extensor_al:extensor_al0.B[0]
B[0] => comp16bit:comparator.B[0]
B[1] => extensor_al:extensor_al0.B[1]
B[1] => comp16bit:comparator.B[1]
B[2] => extensor_al:extensor_al0.B[2]
B[2] => comp16bit:comparator.B[2]
B[3] => extensor_al:extensor_al0.B[3]
B[3] => comp16bit:comparator.B[3]
B[4] => extensor_al:extensor_al0.B[4]
B[4] => comp16bit:comparator.B[4]
B[5] => extensor_al:extensor_al0.B[5]
B[5] => comp16bit:comparator.B[5]
B[6] => extensor_al:extensor_al0.B[6]
B[6] => comp16bit:comparator.B[6]
B[7] => extensor_al:extensor_al0.B[7]
B[7] => comp16bit:comparator.B[7]
B[8] => extensor_al:extensor_al0.B[8]
B[8] => comp16bit:comparator.B[8]
B[9] => extensor_al:extensor_al0.B[9]
B[9] => comp16bit:comparator.B[9]
B[10] => extensor_al:extensor_al0.B[10]
B[10] => comp16bit:comparator.B[10]
B[11] => extensor_al:extensor_al0.B[11]
B[11] => comp16bit:comparator.B[11]
B[12] => extensor_al:extensor_al0.B[12]
B[12] => comp16bit:comparator.B[12]
B[13] => extensor_al:extensor_al0.B[13]
B[13] => comp16bit:comparator.B[13]
B[14] => extensor_al:extensor_al0.B[14]
B[14] => comp16bit:comparator.B[14]
B[15] => extensor_al:extensor_al0.B[15]
B[15] => comp16bit:comparator.B[15]
x => extensor_al:extensor_al0.x
y => extensor_al:extensor_al0.y
z => extensor_al:extensor_al0.z
S[0] <= sum_16:sum_16_0.s[0]
S[1] <= sum_16:sum_16_0.s[1]
S[2] <= sum_16:sum_16_0.s[2]
S[3] <= sum_16:sum_16_0.s[3]
S[4] <= sum_16:sum_16_0.s[4]
S[5] <= sum_16:sum_16_0.s[5]
S[6] <= sum_16:sum_16_0.s[6]
S[7] <= sum_16:sum_16_0.s[7]
S[8] <= sum_16:sum_16_0.s[8]
S[9] <= sum_16:sum_16_0.s[9]
S[10] <= sum_16:sum_16_0.s[10]
S[11] <= sum_16:sum_16_0.s[11]
S[12] <= sum_16:sum_16_0.s[12]
S[13] <= sum_16:sum_16_0.s[13]
S[14] <= sum_16:sum_16_0.s[14]
S[15] <= sum_16:sum_16_0.s[15]
comp_gt <= comp16bit:comparator.comp_gt


|processador|datapath:dp|ula:ula_0|extensor_al:extensor_al0
A[0] => abext:gen_abext:0:inst_abext.a
A[1] => abext:gen_abext:1:inst_abext.a
A[2] => abext:gen_abext:2:inst_abext.a
A[3] => abext:gen_abext:3:inst_abext.a
A[4] => abext:gen_abext:4:inst_abext.a
A[5] => abext:gen_abext:5:inst_abext.a
A[6] => abext:gen_abext:6:inst_abext.a
A[7] => abext:gen_abext:7:inst_abext.a
A[8] => abext:gen_abext:8:inst_abext.a
A[9] => abext:gen_abext:9:inst_abext.a
A[10] => abext:gen_abext:10:inst_abext.a
A[11] => abext:gen_abext:11:inst_abext.a
A[12] => abext:gen_abext:12:inst_abext.a
A[13] => abext:gen_abext:13:inst_abext.a
A[14] => abext:gen_abext:14:inst_abext.a
A[15] => abext:gen_abext:15:inst_abext.a
B[0] => abext:gen_abext:0:inst_abext.b
B[1] => abext:gen_abext:1:inst_abext.b
B[2] => abext:gen_abext:2:inst_abext.b
B[3] => abext:gen_abext:3:inst_abext.b
B[4] => abext:gen_abext:4:inst_abext.b
B[5] => abext:gen_abext:5:inst_abext.b
B[6] => abext:gen_abext:6:inst_abext.b
B[7] => abext:gen_abext:7:inst_abext.b
B[8] => abext:gen_abext:8:inst_abext.b
B[9] => abext:gen_abext:9:inst_abext.b
B[10] => abext:gen_abext:10:inst_abext.b
B[11] => abext:gen_abext:11:inst_abext.b
B[12] => abext:gen_abext:12:inst_abext.b
B[13] => abext:gen_abext:13:inst_abext.b
B[14] => abext:gen_abext:14:inst_abext.b
B[15] => abext:gen_abext:15:inst_abext.b
x => abext:gen_abext:0:inst_abext.x
x => abext:gen_abext:1:inst_abext.x
x => abext:gen_abext:2:inst_abext.x
x => abext:gen_abext:3:inst_abext.x
x => abext:gen_abext:4:inst_abext.x
x => abext:gen_abext:5:inst_abext.x
x => abext:gen_abext:6:inst_abext.x
x => abext:gen_abext:7:inst_abext.x
x => abext:gen_abext:8:inst_abext.x
x => abext:gen_abext:9:inst_abext.x
x => abext:gen_abext:10:inst_abext.x
x => abext:gen_abext:11:inst_abext.x
x => abext:gen_abext:12:inst_abext.x
x => abext:gen_abext:13:inst_abext.x
x => abext:gen_abext:14:inst_abext.x
x => abext:gen_abext:15:inst_abext.x
x => cinext:inst_cinext.x
y => abext:gen_abext:0:inst_abext.y
y => abext:gen_abext:1:inst_abext.y
y => abext:gen_abext:2:inst_abext.y
y => abext:gen_abext:3:inst_abext.y
y => abext:gen_abext:4:inst_abext.y
y => abext:gen_abext:5:inst_abext.y
y => abext:gen_abext:6:inst_abext.y
y => abext:gen_abext:7:inst_abext.y
y => abext:gen_abext:8:inst_abext.y
y => abext:gen_abext:9:inst_abext.y
y => abext:gen_abext:10:inst_abext.y
y => abext:gen_abext:11:inst_abext.y
y => abext:gen_abext:12:inst_abext.y
y => abext:gen_abext:13:inst_abext.y
y => abext:gen_abext:14:inst_abext.y
y => abext:gen_abext:15:inst_abext.y
y => cinext:inst_cinext.y
z => abext:gen_abext:0:inst_abext.z
z => abext:gen_abext:1:inst_abext.z
z => abext:gen_abext:2:inst_abext.z
z => abext:gen_abext:3:inst_abext.z
z => abext:gen_abext:4:inst_abext.z
z => abext:gen_abext:5:inst_abext.z
z => abext:gen_abext:6:inst_abext.z
z => abext:gen_abext:7:inst_abext.z
z => abext:gen_abext:8:inst_abext.z
z => abext:gen_abext:9:inst_abext.z
z => abext:gen_abext:10:inst_abext.z
z => abext:gen_abext:11:inst_abext.z
z => abext:gen_abext:12:inst_abext.z
z => abext:gen_abext:13:inst_abext.z
z => abext:gen_abext:14:inst_abext.z
z => abext:gen_abext:15:inst_abext.z
z => cinext:inst_cinext.z
cin <= cinext:inst_cinext.cin
IA[0] <= abext:gen_abext:0:inst_abext.ia
IA[1] <= abext:gen_abext:1:inst_abext.ia
IA[2] <= abext:gen_abext:2:inst_abext.ia
IA[3] <= abext:gen_abext:3:inst_abext.ia
IA[4] <= abext:gen_abext:4:inst_abext.ia
IA[5] <= abext:gen_abext:5:inst_abext.ia
IA[6] <= abext:gen_abext:6:inst_abext.ia
IA[7] <= abext:gen_abext:7:inst_abext.ia
IA[8] <= abext:gen_abext:8:inst_abext.ia
IA[9] <= abext:gen_abext:9:inst_abext.ia
IA[10] <= abext:gen_abext:10:inst_abext.ia
IA[11] <= abext:gen_abext:11:inst_abext.ia
IA[12] <= abext:gen_abext:12:inst_abext.ia
IA[13] <= abext:gen_abext:13:inst_abext.ia
IA[14] <= abext:gen_abext:14:inst_abext.ia
IA[15] <= abext:gen_abext:15:inst_abext.ia
IB[0] <= abext:gen_abext:0:inst_abext.ib
IB[1] <= abext:gen_abext:1:inst_abext.ib
IB[2] <= abext:gen_abext:2:inst_abext.ib
IB[3] <= abext:gen_abext:3:inst_abext.ib
IB[4] <= abext:gen_abext:4:inst_abext.ib
IB[5] <= abext:gen_abext:5:inst_abext.ib
IB[6] <= abext:gen_abext:6:inst_abext.ib
IB[7] <= abext:gen_abext:7:inst_abext.ib
IB[8] <= abext:gen_abext:8:inst_abext.ib
IB[9] <= abext:gen_abext:9:inst_abext.ib
IB[10] <= abext:gen_abext:10:inst_abext.ib
IB[11] <= abext:gen_abext:11:inst_abext.ib
IB[12] <= abext:gen_abext:12:inst_abext.ib
IB[13] <= abext:gen_abext:13:inst_abext.ib
IB[14] <= abext:gen_abext:14:inst_abext.ib
IB[15] <= abext:gen_abext:15:inst_abext.ib


|processador|datapath:dp|ula:ula_0|extensor_al:extensor_al0|abext:\gen_abext:0:inst_abext
x => ia.IN0
x => ia.IN0
x => ia.IN0
x => ib.IN0
y => ia.IN0
y => ia.IN1
y => ia.IN0
y => ia.IN0
y => ia.IN1
y => ib.IN1
z => ia.IN1
z => ia.IN1
z => ia.IN1
z => ib.IN1
z => ia.IN1
z => ib.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
b => ia.IN1
b => ia.IN1
b => ia.IN1
b => ib.IN1
b => ia.IN1
b => ib.IN1
ia <= ia.DB_MAX_OUTPUT_PORT_TYPE
ib <= ib.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|ula:ula_0|extensor_al:extensor_al0|abext:\gen_abext:1:inst_abext
x => ia.IN0
x => ia.IN0
x => ia.IN0
x => ib.IN0
y => ia.IN0
y => ia.IN1
y => ia.IN0
y => ia.IN0
y => ia.IN1
y => ib.IN1
z => ia.IN1
z => ia.IN1
z => ia.IN1
z => ib.IN1
z => ia.IN1
z => ib.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
b => ia.IN1
b => ia.IN1
b => ia.IN1
b => ib.IN1
b => ia.IN1
b => ib.IN1
ia <= ia.DB_MAX_OUTPUT_PORT_TYPE
ib <= ib.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|ula:ula_0|extensor_al:extensor_al0|abext:\gen_abext:2:inst_abext
x => ia.IN0
x => ia.IN0
x => ia.IN0
x => ib.IN0
y => ia.IN0
y => ia.IN1
y => ia.IN0
y => ia.IN0
y => ia.IN1
y => ib.IN1
z => ia.IN1
z => ia.IN1
z => ia.IN1
z => ib.IN1
z => ia.IN1
z => ib.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
b => ia.IN1
b => ia.IN1
b => ia.IN1
b => ib.IN1
b => ia.IN1
b => ib.IN1
ia <= ia.DB_MAX_OUTPUT_PORT_TYPE
ib <= ib.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|ula:ula_0|extensor_al:extensor_al0|abext:\gen_abext:3:inst_abext
x => ia.IN0
x => ia.IN0
x => ia.IN0
x => ib.IN0
y => ia.IN0
y => ia.IN1
y => ia.IN0
y => ia.IN0
y => ia.IN1
y => ib.IN1
z => ia.IN1
z => ia.IN1
z => ia.IN1
z => ib.IN1
z => ia.IN1
z => ib.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
b => ia.IN1
b => ia.IN1
b => ia.IN1
b => ib.IN1
b => ia.IN1
b => ib.IN1
ia <= ia.DB_MAX_OUTPUT_PORT_TYPE
ib <= ib.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|ula:ula_0|extensor_al:extensor_al0|abext:\gen_abext:4:inst_abext
x => ia.IN0
x => ia.IN0
x => ia.IN0
x => ib.IN0
y => ia.IN0
y => ia.IN1
y => ia.IN0
y => ia.IN0
y => ia.IN1
y => ib.IN1
z => ia.IN1
z => ia.IN1
z => ia.IN1
z => ib.IN1
z => ia.IN1
z => ib.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
b => ia.IN1
b => ia.IN1
b => ia.IN1
b => ib.IN1
b => ia.IN1
b => ib.IN1
ia <= ia.DB_MAX_OUTPUT_PORT_TYPE
ib <= ib.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|ula:ula_0|extensor_al:extensor_al0|abext:\gen_abext:5:inst_abext
x => ia.IN0
x => ia.IN0
x => ia.IN0
x => ib.IN0
y => ia.IN0
y => ia.IN1
y => ia.IN0
y => ia.IN0
y => ia.IN1
y => ib.IN1
z => ia.IN1
z => ia.IN1
z => ia.IN1
z => ib.IN1
z => ia.IN1
z => ib.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
b => ia.IN1
b => ia.IN1
b => ia.IN1
b => ib.IN1
b => ia.IN1
b => ib.IN1
ia <= ia.DB_MAX_OUTPUT_PORT_TYPE
ib <= ib.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|ula:ula_0|extensor_al:extensor_al0|abext:\gen_abext:6:inst_abext
x => ia.IN0
x => ia.IN0
x => ia.IN0
x => ib.IN0
y => ia.IN0
y => ia.IN1
y => ia.IN0
y => ia.IN0
y => ia.IN1
y => ib.IN1
z => ia.IN1
z => ia.IN1
z => ia.IN1
z => ib.IN1
z => ia.IN1
z => ib.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
b => ia.IN1
b => ia.IN1
b => ia.IN1
b => ib.IN1
b => ia.IN1
b => ib.IN1
ia <= ia.DB_MAX_OUTPUT_PORT_TYPE
ib <= ib.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|ula:ula_0|extensor_al:extensor_al0|abext:\gen_abext:7:inst_abext
x => ia.IN0
x => ia.IN0
x => ia.IN0
x => ib.IN0
y => ia.IN0
y => ia.IN1
y => ia.IN0
y => ia.IN0
y => ia.IN1
y => ib.IN1
z => ia.IN1
z => ia.IN1
z => ia.IN1
z => ib.IN1
z => ia.IN1
z => ib.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
b => ia.IN1
b => ia.IN1
b => ia.IN1
b => ib.IN1
b => ia.IN1
b => ib.IN1
ia <= ia.DB_MAX_OUTPUT_PORT_TYPE
ib <= ib.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|ula:ula_0|extensor_al:extensor_al0|abext:\gen_abext:8:inst_abext
x => ia.IN0
x => ia.IN0
x => ia.IN0
x => ib.IN0
y => ia.IN0
y => ia.IN1
y => ia.IN0
y => ia.IN0
y => ia.IN1
y => ib.IN1
z => ia.IN1
z => ia.IN1
z => ia.IN1
z => ib.IN1
z => ia.IN1
z => ib.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
b => ia.IN1
b => ia.IN1
b => ia.IN1
b => ib.IN1
b => ia.IN1
b => ib.IN1
ia <= ia.DB_MAX_OUTPUT_PORT_TYPE
ib <= ib.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|ula:ula_0|extensor_al:extensor_al0|abext:\gen_abext:9:inst_abext
x => ia.IN0
x => ia.IN0
x => ia.IN0
x => ib.IN0
y => ia.IN0
y => ia.IN1
y => ia.IN0
y => ia.IN0
y => ia.IN1
y => ib.IN1
z => ia.IN1
z => ia.IN1
z => ia.IN1
z => ib.IN1
z => ia.IN1
z => ib.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
b => ia.IN1
b => ia.IN1
b => ia.IN1
b => ib.IN1
b => ia.IN1
b => ib.IN1
ia <= ia.DB_MAX_OUTPUT_PORT_TYPE
ib <= ib.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|ula:ula_0|extensor_al:extensor_al0|abext:\gen_abext:10:inst_abext
x => ia.IN0
x => ia.IN0
x => ia.IN0
x => ib.IN0
y => ia.IN0
y => ia.IN1
y => ia.IN0
y => ia.IN0
y => ia.IN1
y => ib.IN1
z => ia.IN1
z => ia.IN1
z => ia.IN1
z => ib.IN1
z => ia.IN1
z => ib.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
b => ia.IN1
b => ia.IN1
b => ia.IN1
b => ib.IN1
b => ia.IN1
b => ib.IN1
ia <= ia.DB_MAX_OUTPUT_PORT_TYPE
ib <= ib.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|ula:ula_0|extensor_al:extensor_al0|abext:\gen_abext:11:inst_abext
x => ia.IN0
x => ia.IN0
x => ia.IN0
x => ib.IN0
y => ia.IN0
y => ia.IN1
y => ia.IN0
y => ia.IN0
y => ia.IN1
y => ib.IN1
z => ia.IN1
z => ia.IN1
z => ia.IN1
z => ib.IN1
z => ia.IN1
z => ib.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
b => ia.IN1
b => ia.IN1
b => ia.IN1
b => ib.IN1
b => ia.IN1
b => ib.IN1
ia <= ia.DB_MAX_OUTPUT_PORT_TYPE
ib <= ib.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|ula:ula_0|extensor_al:extensor_al0|abext:\gen_abext:12:inst_abext
x => ia.IN0
x => ia.IN0
x => ia.IN0
x => ib.IN0
y => ia.IN0
y => ia.IN1
y => ia.IN0
y => ia.IN0
y => ia.IN1
y => ib.IN1
z => ia.IN1
z => ia.IN1
z => ia.IN1
z => ib.IN1
z => ia.IN1
z => ib.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
b => ia.IN1
b => ia.IN1
b => ia.IN1
b => ib.IN1
b => ia.IN1
b => ib.IN1
ia <= ia.DB_MAX_OUTPUT_PORT_TYPE
ib <= ib.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|ula:ula_0|extensor_al:extensor_al0|abext:\gen_abext:13:inst_abext
x => ia.IN0
x => ia.IN0
x => ia.IN0
x => ib.IN0
y => ia.IN0
y => ia.IN1
y => ia.IN0
y => ia.IN0
y => ia.IN1
y => ib.IN1
z => ia.IN1
z => ia.IN1
z => ia.IN1
z => ib.IN1
z => ia.IN1
z => ib.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
b => ia.IN1
b => ia.IN1
b => ia.IN1
b => ib.IN1
b => ia.IN1
b => ib.IN1
ia <= ia.DB_MAX_OUTPUT_PORT_TYPE
ib <= ib.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|ula:ula_0|extensor_al:extensor_al0|abext:\gen_abext:14:inst_abext
x => ia.IN0
x => ia.IN0
x => ia.IN0
x => ib.IN0
y => ia.IN0
y => ia.IN1
y => ia.IN0
y => ia.IN0
y => ia.IN1
y => ib.IN1
z => ia.IN1
z => ia.IN1
z => ia.IN1
z => ib.IN1
z => ia.IN1
z => ib.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
b => ia.IN1
b => ia.IN1
b => ia.IN1
b => ib.IN1
b => ia.IN1
b => ib.IN1
ia <= ia.DB_MAX_OUTPUT_PORT_TYPE
ib <= ib.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|ula:ula_0|extensor_al:extensor_al0|abext:\gen_abext:15:inst_abext
x => ia.IN0
x => ia.IN0
x => ia.IN0
x => ib.IN0
y => ia.IN0
y => ia.IN1
y => ia.IN0
y => ia.IN0
y => ia.IN1
y => ib.IN1
z => ia.IN1
z => ia.IN1
z => ia.IN1
z => ib.IN1
z => ia.IN1
z => ib.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
a => ia.IN1
b => ia.IN1
b => ia.IN1
b => ia.IN1
b => ib.IN1
b => ia.IN1
b => ib.IN1
ia <= ia.DB_MAX_OUTPUT_PORT_TYPE
ib <= ib.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|ula:ula_0|extensor_al:extensor_al0|cinext:inst_cinext
x => cin.IN0
x => cin.IN0
y => cin.IN1
y => cin.IN1
z => cin.IN1
z => cin.IN1
cin <= cin.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|ula:ula_0|sum_16:sum_16_0
a[0] => full_adder_16:inst0_full_adder_16bits.a[0]
a[1] => full_adder_16:inst0_full_adder_16bits.a[1]
a[2] => full_adder_16:inst0_full_adder_16bits.a[2]
a[3] => full_adder_16:inst0_full_adder_16bits.a[3]
a[4] => full_adder_16:inst0_full_adder_16bits.a[4]
a[5] => full_adder_16:inst0_full_adder_16bits.a[5]
a[6] => full_adder_16:inst0_full_adder_16bits.a[6]
a[7] => full_adder_16:inst0_full_adder_16bits.a[7]
a[8] => full_adder_16:inst0_full_adder_16bits.a[8]
a[9] => full_adder_16:inst0_full_adder_16bits.a[9]
a[10] => full_adder_16:inst0_full_adder_16bits.a[10]
a[11] => full_adder_16:inst0_full_adder_16bits.a[11]
a[12] => full_adder_16:inst0_full_adder_16bits.a[12]
a[13] => full_adder_16:inst0_full_adder_16bits.a[13]
a[14] => full_adder_16:inst0_full_adder_16bits.a[14]
a[15] => full_adder_16:inst0_full_adder_16bits.a[15]
b[0] => full_adder_16:inst0_full_adder_16bits.b[0]
b[1] => full_adder_16:inst0_full_adder_16bits.b[1]
b[2] => full_adder_16:inst0_full_adder_16bits.b[2]
b[3] => full_adder_16:inst0_full_adder_16bits.b[3]
b[4] => full_adder_16:inst0_full_adder_16bits.b[4]
b[5] => full_adder_16:inst0_full_adder_16bits.b[5]
b[6] => full_adder_16:inst0_full_adder_16bits.b[6]
b[7] => full_adder_16:inst0_full_adder_16bits.b[7]
b[8] => full_adder_16:inst0_full_adder_16bits.b[8]
b[9] => full_adder_16:inst0_full_adder_16bits.b[9]
b[10] => full_adder_16:inst0_full_adder_16bits.b[10]
b[11] => full_adder_16:inst0_full_adder_16bits.b[11]
b[12] => full_adder_16:inst0_full_adder_16bits.b[12]
b[13] => full_adder_16:inst0_full_adder_16bits.b[13]
b[14] => full_adder_16:inst0_full_adder_16bits.b[14]
b[15] => full_adder_16:inst0_full_adder_16bits.b[15]
cin => full_adder_16:inst0_full_adder_16bits.cin
s[0] <= full_adder_16:inst0_full_adder_16bits.s[0]
s[1] <= full_adder_16:inst0_full_adder_16bits.s[1]
s[2] <= full_adder_16:inst0_full_adder_16bits.s[2]
s[3] <= full_adder_16:inst0_full_adder_16bits.s[3]
s[4] <= full_adder_16:inst0_full_adder_16bits.s[4]
s[5] <= full_adder_16:inst0_full_adder_16bits.s[5]
s[6] <= full_adder_16:inst0_full_adder_16bits.s[6]
s[7] <= full_adder_16:inst0_full_adder_16bits.s[7]
s[8] <= full_adder_16:inst0_full_adder_16bits.s[8]
s[9] <= full_adder_16:inst0_full_adder_16bits.s[9]
s[10] <= full_adder_16:inst0_full_adder_16bits.s[10]
s[11] <= full_adder_16:inst0_full_adder_16bits.s[11]
s[12] <= full_adder_16:inst0_full_adder_16bits.s[12]
s[13] <= full_adder_16:inst0_full_adder_16bits.s[13]
s[14] <= full_adder_16:inst0_full_adder_16bits.s[14]
s[15] <= full_adder_16:inst0_full_adder_16bits.s[15]
co <= full_adder_16:inst0_full_adder_16bits.co


|processador|datapath:dp|ula:ula_0|sum_16:sum_16_0|full_adder_16:inst0_full_adder_16bits
a[0] => full_adder:inst0_fa.a
a[1] => full_adder:gen_fa:1:fa.a
a[2] => full_adder:gen_fa:2:fa.a
a[3] => full_adder:gen_fa:3:fa.a
a[4] => full_adder:gen_fa:4:fa.a
a[5] => full_adder:gen_fa:5:fa.a
a[6] => full_adder:gen_fa:6:fa.a
a[7] => full_adder:gen_fa:7:fa.a
a[8] => full_adder:gen_fa:8:fa.a
a[9] => full_adder:gen_fa:9:fa.a
a[10] => full_adder:gen_fa:10:fa.a
a[11] => full_adder:gen_fa:11:fa.a
a[12] => full_adder:gen_fa:12:fa.a
a[13] => full_adder:gen_fa:13:fa.a
a[14] => full_adder:gen_fa:14:fa.a
a[15] => full_adder:inst1_fa.a
b[0] => full_adder:inst0_fa.b
b[1] => full_adder:gen_fa:1:fa.b
b[2] => full_adder:gen_fa:2:fa.b
b[3] => full_adder:gen_fa:3:fa.b
b[4] => full_adder:gen_fa:4:fa.b
b[5] => full_adder:gen_fa:5:fa.b
b[6] => full_adder:gen_fa:6:fa.b
b[7] => full_adder:gen_fa:7:fa.b
b[8] => full_adder:gen_fa:8:fa.b
b[9] => full_adder:gen_fa:9:fa.b
b[10] => full_adder:gen_fa:10:fa.b
b[11] => full_adder:gen_fa:11:fa.b
b[12] => full_adder:gen_fa:12:fa.b
b[13] => full_adder:gen_fa:13:fa.b
b[14] => full_adder:gen_fa:14:fa.b
b[15] => full_adder:inst1_fa.b
cin => full_adder:inst0_fa.cin
s[0] <= full_adder:inst0_fa.s
s[1] <= full_adder:gen_fa:1:fa.s
s[2] <= full_adder:gen_fa:2:fa.s
s[3] <= full_adder:gen_fa:3:fa.s
s[4] <= full_adder:gen_fa:4:fa.s
s[5] <= full_adder:gen_fa:5:fa.s
s[6] <= full_adder:gen_fa:6:fa.s
s[7] <= full_adder:gen_fa:7:fa.s
s[8] <= full_adder:gen_fa:8:fa.s
s[9] <= full_adder:gen_fa:9:fa.s
s[10] <= full_adder:gen_fa:10:fa.s
s[11] <= full_adder:gen_fa:11:fa.s
s[12] <= full_adder:gen_fa:12:fa.s
s[13] <= full_adder:gen_fa:13:fa.s
s[14] <= full_adder:gen_fa:14:fa.s
s[15] <= full_adder:inst1_fa.s
co <= full_adder:inst1_fa.co


|processador|datapath:dp|ula:ula_0|sum_16:sum_16_0|full_adder_16:inst0_full_adder_16bits|full_adder:inst0_fa
a => co.IN0
a => co.IN0
a => s.IN0
b => co.IN0
b => co.IN1
b => s.IN1
cin => co.IN1
cin => co.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|ula:ula_0|sum_16:sum_16_0|full_adder_16:inst0_full_adder_16bits|full_adder:\gen_fa:1:fa
a => co.IN0
a => co.IN0
a => s.IN0
b => co.IN0
b => co.IN1
b => s.IN1
cin => co.IN1
cin => co.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|ula:ula_0|sum_16:sum_16_0|full_adder_16:inst0_full_adder_16bits|full_adder:\gen_fa:2:fa
a => co.IN0
a => co.IN0
a => s.IN0
b => co.IN0
b => co.IN1
b => s.IN1
cin => co.IN1
cin => co.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|ula:ula_0|sum_16:sum_16_0|full_adder_16:inst0_full_adder_16bits|full_adder:\gen_fa:3:fa
a => co.IN0
a => co.IN0
a => s.IN0
b => co.IN0
b => co.IN1
b => s.IN1
cin => co.IN1
cin => co.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|ula:ula_0|sum_16:sum_16_0|full_adder_16:inst0_full_adder_16bits|full_adder:\gen_fa:4:fa
a => co.IN0
a => co.IN0
a => s.IN0
b => co.IN0
b => co.IN1
b => s.IN1
cin => co.IN1
cin => co.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|ula:ula_0|sum_16:sum_16_0|full_adder_16:inst0_full_adder_16bits|full_adder:\gen_fa:5:fa
a => co.IN0
a => co.IN0
a => s.IN0
b => co.IN0
b => co.IN1
b => s.IN1
cin => co.IN1
cin => co.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|ula:ula_0|sum_16:sum_16_0|full_adder_16:inst0_full_adder_16bits|full_adder:\gen_fa:6:fa
a => co.IN0
a => co.IN0
a => s.IN0
b => co.IN0
b => co.IN1
b => s.IN1
cin => co.IN1
cin => co.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|ula:ula_0|sum_16:sum_16_0|full_adder_16:inst0_full_adder_16bits|full_adder:\gen_fa:7:fa
a => co.IN0
a => co.IN0
a => s.IN0
b => co.IN0
b => co.IN1
b => s.IN1
cin => co.IN1
cin => co.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|ula:ula_0|sum_16:sum_16_0|full_adder_16:inst0_full_adder_16bits|full_adder:\gen_fa:8:fa
a => co.IN0
a => co.IN0
a => s.IN0
b => co.IN0
b => co.IN1
b => s.IN1
cin => co.IN1
cin => co.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|ula:ula_0|sum_16:sum_16_0|full_adder_16:inst0_full_adder_16bits|full_adder:\gen_fa:9:fa
a => co.IN0
a => co.IN0
a => s.IN0
b => co.IN0
b => co.IN1
b => s.IN1
cin => co.IN1
cin => co.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|ula:ula_0|sum_16:sum_16_0|full_adder_16:inst0_full_adder_16bits|full_adder:\gen_fa:10:fa
a => co.IN0
a => co.IN0
a => s.IN0
b => co.IN0
b => co.IN1
b => s.IN1
cin => co.IN1
cin => co.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|ula:ula_0|sum_16:sum_16_0|full_adder_16:inst0_full_adder_16bits|full_adder:\gen_fa:11:fa
a => co.IN0
a => co.IN0
a => s.IN0
b => co.IN0
b => co.IN1
b => s.IN1
cin => co.IN1
cin => co.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|ula:ula_0|sum_16:sum_16_0|full_adder_16:inst0_full_adder_16bits|full_adder:\gen_fa:12:fa
a => co.IN0
a => co.IN0
a => s.IN0
b => co.IN0
b => co.IN1
b => s.IN1
cin => co.IN1
cin => co.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|ula:ula_0|sum_16:sum_16_0|full_adder_16:inst0_full_adder_16bits|full_adder:\gen_fa:13:fa
a => co.IN0
a => co.IN0
a => s.IN0
b => co.IN0
b => co.IN1
b => s.IN1
cin => co.IN1
cin => co.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|ula:ula_0|sum_16:sum_16_0|full_adder_16:inst0_full_adder_16bits|full_adder:\gen_fa:14:fa
a => co.IN0
a => co.IN0
a => s.IN0
b => co.IN0
b => co.IN1
b => s.IN1
cin => co.IN1
cin => co.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|ula:ula_0|sum_16:sum_16_0|full_adder_16:inst0_full_adder_16bits|full_adder:inst1_fa
a => co.IN0
a => co.IN0
a => s.IN0
b => co.IN0
b => co.IN1
b => s.IN1
cin => co.IN1
cin => co.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
co <= co.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|ula:ula_0|comp16bit:comparator
A[0] => LessThan0.IN16
A[1] => LessThan0.IN15
A[2] => LessThan0.IN14
A[3] => LessThan0.IN13
A[4] => LessThan0.IN12
A[5] => LessThan0.IN11
A[6] => LessThan0.IN10
A[7] => LessThan0.IN9
A[8] => LessThan0.IN8
A[9] => LessThan0.IN7
A[10] => LessThan0.IN6
A[11] => LessThan0.IN5
A[12] => LessThan0.IN4
A[13] => LessThan0.IN3
A[14] => LessThan0.IN2
A[15] => LessThan0.IN1
B[0] => LessThan0.IN32
B[1] => LessThan0.IN31
B[2] => LessThan0.IN30
B[3] => LessThan0.IN29
B[4] => LessThan0.IN28
B[5] => LessThan0.IN27
B[6] => LessThan0.IN26
B[7] => LessThan0.IN25
B[8] => LessThan0.IN24
B[9] => LessThan0.IN23
B[10] => LessThan0.IN22
B[11] => LessThan0.IN21
B[12] => LessThan0.IN20
B[13] => LessThan0.IN19
B[14] => LessThan0.IN18
B[15] => LessThan0.IN17
comp_gt <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|processador|datapath:dp|comp_zero:comp_0
output[0] => Equal0.IN15
output[1] => Equal0.IN14
output[2] => Equal0.IN13
output[3] => Equal0.IN12
output[4] => Equal0.IN11
output[5] => Equal0.IN10
output[6] => Equal0.IN9
output[7] => Equal0.IN8
output[8] => Equal0.IN7
output[9] => Equal0.IN6
output[10] => Equal0.IN5
output[11] => Equal0.IN4
output[12] => Equal0.IN3
output[13] => Equal0.IN2
output[14] => Equal0.IN1
output[15] => Equal0.IN0
isZero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|processador|RAM256x16:ram0
clk => ram~24.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => data_r[0]~reg0.CLK
clk => data_r[1]~reg0.CLK
clk => data_r[2]~reg0.CLK
clk => data_r[3]~reg0.CLK
clk => data_r[4]~reg0.CLK
clk => data_r[5]~reg0.CLK
clk => data_r[6]~reg0.CLK
clk => data_r[7]~reg0.CLK
clk => data_r[8]~reg0.CLK
clk => data_r[9]~reg0.CLK
clk => data_r[10]~reg0.CLK
clk => data_r[11]~reg0.CLK
clk => data_r[12]~reg0.CLK
clk => data_r[13]~reg0.CLK
clk => data_r[14]~reg0.CLK
clk => data_r[15]~reg0.CLK
clk => ram.CLK0
en_w => ram~24.DATAIN
en_w => ram.WE
en_r => data_r[0]~reg0.ENA
en_r => data_r[1]~reg0.ENA
en_r => data_r[2]~reg0.ENA
en_r => data_r[3]~reg0.ENA
en_r => data_r[4]~reg0.ENA
en_r => data_r[5]~reg0.ENA
en_r => data_r[6]~reg0.ENA
en_r => data_r[7]~reg0.ENA
en_r => data_r[8]~reg0.ENA
en_r => data_r[9]~reg0.ENA
en_r => data_r[10]~reg0.ENA
en_r => data_r[11]~reg0.ENA
en_r => data_r[12]~reg0.ENA
en_r => data_r[13]~reg0.ENA
en_r => data_r[14]~reg0.ENA
en_r => data_r[15]~reg0.ENA
addr[0] => ram~7.DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram~6.DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram~5.DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram~4.DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
addr[4] => ram~3.DATAIN
addr[4] => ram.WADDR4
addr[4] => ram.RADDR4
addr[5] => ram~2.DATAIN
addr[5] => ram.WADDR5
addr[5] => ram.RADDR5
addr[6] => ram~1.DATAIN
addr[6] => ram.WADDR6
addr[6] => ram.RADDR6
addr[7] => ram~0.DATAIN
addr[7] => ram.WADDR7
addr[7] => ram.RADDR7
data_w[0] => ram~23.DATAIN
data_w[0] => ram.DATAIN
data_w[1] => ram~22.DATAIN
data_w[1] => ram.DATAIN1
data_w[2] => ram~21.DATAIN
data_w[2] => ram.DATAIN2
data_w[3] => ram~20.DATAIN
data_w[3] => ram.DATAIN3
data_w[4] => ram~19.DATAIN
data_w[4] => ram.DATAIN4
data_w[5] => ram~18.DATAIN
data_w[5] => ram.DATAIN5
data_w[6] => ram~17.DATAIN
data_w[6] => ram.DATAIN6
data_w[7] => ram~16.DATAIN
data_w[7] => ram.DATAIN7
data_w[8] => ram~15.DATAIN
data_w[8] => ram.DATAIN8
data_w[9] => ram~14.DATAIN
data_w[9] => ram.DATAIN9
data_w[10] => ram~13.DATAIN
data_w[10] => ram.DATAIN10
data_w[11] => ram~12.DATAIN
data_w[11] => ram.DATAIN11
data_w[12] => ram~11.DATAIN
data_w[12] => ram.DATAIN12
data_w[13] => ram~10.DATAIN
data_w[13] => ram.DATAIN13
data_w[14] => ram~9.DATAIN
data_w[14] => ram.DATAIN14
data_w[15] => ram~8.DATAIN
data_w[15] => ram.DATAIN15
data_r[0] <= data_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_r[1] <= data_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_r[2] <= data_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_r[3] <= data_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_r[4] <= data_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_r[5] <= data_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_r[6] <= data_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_r[7] <= data_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_r[8] <= data_r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_r[9] <= data_r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_r[10] <= data_r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_r[11] <= data_r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_r[12] <= data_r[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_r[13] <= data_r[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_r[14] <= data_r[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_r[15] <= data_r[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


