/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [15:0] _00_;
  wire celloutsig_0_0z;
  wire [12:0] celloutsig_0_10z;
  wire [23:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [15:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [9:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [23:0] celloutsig_0_24z;
  wire [7:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire [14:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_17z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [8:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_2z ? celloutsig_0_0z : celloutsig_0_1z[2];
  assign celloutsig_0_23z = celloutsig_0_12z ? celloutsig_0_12z : in_data[37];
  assign celloutsig_0_28z = celloutsig_0_23z ? celloutsig_0_5z[12] : celloutsig_0_8z[5];
  assign celloutsig_0_16z = ~((celloutsig_0_8z[2] | celloutsig_0_12z) & celloutsig_0_6z);
  assign celloutsig_0_21z = ~((celloutsig_0_14z[14] | celloutsig_0_17z) & celloutsig_0_2z);
  assign celloutsig_0_2z = ~((celloutsig_0_0z | celloutsig_0_0z) & celloutsig_0_0z);
  assign celloutsig_0_30z = ~((celloutsig_0_6z | celloutsig_0_26z) & celloutsig_0_11z[16]);
  assign celloutsig_1_6z = ~((celloutsig_1_4z[3] | in_data[189]) & (celloutsig_1_1z | celloutsig_1_4z[3]));
  assign celloutsig_1_8z = ~(celloutsig_1_6z ^ celloutsig_1_4z[3]);
  assign celloutsig_0_6z = ~(in_data[64] ^ celloutsig_0_2z);
  assign celloutsig_0_11z = { celloutsig_0_10z[11:0], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_3z } + { celloutsig_0_5z[12:0], celloutsig_0_0z, celloutsig_0_1z };
  reg [22:0] _12_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _12_ <= 23'h000000;
    else _12_ <= { in_data[160:142], celloutsig_1_17z, celloutsig_1_7z };
  assign out_data[150:128] = _12_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 16'h0000;
    else _00_ <= { celloutsig_0_10z[7:2], celloutsig_0_1z };
  assign celloutsig_0_10z = { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_6z } / { 1'h1, celloutsig_0_1z[2:0], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_24z = { in_data[69:57], celloutsig_0_1z, celloutsig_0_9z } / { 1'h1, celloutsig_0_5z[8:1], celloutsig_0_5z };
  assign celloutsig_0_9z = celloutsig_0_5z[12:2] == { celloutsig_0_4z[5:2], celloutsig_0_8z };
  assign celloutsig_0_12z = { in_data[86:84], celloutsig_0_9z } == celloutsig_0_8z[4:1];
  assign celloutsig_1_0z = in_data[145:138] === in_data[153:146];
  assign celloutsig_1_17z = { in_data[110:101], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } === in_data[118:106];
  assign celloutsig_0_17z = { _00_[4:2], celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_9z } || { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_0z = in_data[14:6] < in_data[9:1];
  assign celloutsig_0_15z = _00_[10:3] < celloutsig_0_1z[8:1];
  assign celloutsig_1_2z[2:1] = celloutsig_1_1z ? in_data[162:161] : { celloutsig_1_0z, 1'h0 };
  assign celloutsig_1_11z = celloutsig_1_0z ? { 1'h1, celloutsig_1_6z, 2'h3 } : in_data[182:179];
  assign celloutsig_0_1z = celloutsig_0_0z ? in_data[91:82] : in_data[74:65];
  assign celloutsig_0_7z = in_data[42:37] != { in_data[40:36], celloutsig_0_6z };
  assign celloutsig_1_4z = - { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_17z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z[2:1], celloutsig_1_0z };
  assign celloutsig_1_12z = - { celloutsig_1_2z[1], celloutsig_1_17z, celloutsig_1_11z, celloutsig_1_8z };
  assign celloutsig_0_14z = - { celloutsig_0_10z[7:5], celloutsig_0_10z };
  assign celloutsig_1_5z = in_data[183:180] | { celloutsig_1_2z[2:1], celloutsig_1_0z, celloutsig_1_17z };
  assign celloutsig_1_7z = celloutsig_1_5z[3:1] | celloutsig_1_4z[2:0];
  assign celloutsig_0_5z = { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z } | { celloutsig_0_4z[4:1], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[131] & in_data[135];
  assign celloutsig_0_29z = | { celloutsig_0_28z, celloutsig_0_24z[7:0], celloutsig_0_15z };
  assign celloutsig_0_26z = ~^ { celloutsig_0_25z[7:1], celloutsig_0_25z, celloutsig_0_6z };
  assign celloutsig_0_8z = in_data[57:51] << { celloutsig_0_5z[11:7], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_25z = { celloutsig_0_24z[16:11], celloutsig_0_21z, celloutsig_0_3z } << { _00_[15:9], celloutsig_0_16z };
  assign celloutsig_0_4z = in_data[63:58] >>> { in_data[46:42], celloutsig_0_0z };
  assign celloutsig_1_19z = ~((celloutsig_1_17z & celloutsig_1_12z[6]) | (celloutsig_1_6z & celloutsig_1_2z[2]));
  assign celloutsig_1_2z[0] = celloutsig_1_0z;
  assign { out_data[96], out_data[32], out_data[0] } = { celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
