// This is a problem dealing with vectors in Verilog
module top_module( 
    input wire [15:0] in,
    output wire [7:0] out_hi,
    output wire [7:0] out_lo
);
// Build a circuit that will reverse the byte ordering of the 4-byte word (endianness conversion)
// Insert code here
