# 17. Xilinx Vitis

<details>
  <summary> Hardware / Software Setup: 17. Xilinx Vitis </summary>
<p align="center" >
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/17_Xilinx-Vitis.png" width="45%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/17_Xilinx-Vitis_2.png" width="45%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/17_Xilinx-Vitis_3.png" width="45%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/17_Xilinx-Vitis_4.png" width="45%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/17_Xilinx-Vitis_5.png" width="45%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/17_Xilinx-Vitis_6.png" width="45%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/17_Xilinx-Vitis_7.png" width="45%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/17_Xilinx-Vitis_8.png" width="45%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/17_Xilinx-Vitis_9.png" width="45%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/17_Xilinx-Vitis_10.png" width="45%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/17_Xilinx-Vitis_11.png" width="45%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/17_Xilinx-Vitis_12.png" width="45%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/17_Xilinx-Vitis_13.png" width="45%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/17_Xilinx-Vitis_14.png" width="45%" > 
</p>   

</details>

## Resource

-   [FPGA-LAB-SetUp-Vitis-Vitis-Quiz+Solution.pdf](https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/FPGA-LAB-SetUp-Vitis-Vitis-Quiz%2BSolution.pdf)


---

[Previous](./16_VirtualBox.md) | [Next](./18_ZCU102-Board-Vitis-Platform.md)