{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 20 18:02:56 2007 " "Info: Processing started: Thu Sep 20 18:02:56 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_70_NET -c DE2_70_NET " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_70_NET -c DE2_70_NET" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_70_TOP " "Warning: Ignored assignments for entity \"DE2_70_TOP\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY no_file_for_top_partition -to \| -entity DE2_70_TOP -section_id Top " "Warning: Assignment of entity set_instance_assignment -name PARTITION_HIERARCHY no_file_for_top_partition -to \| -entity DE2_70_TOP -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_70_TOP -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_70_TOP -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_70_TOP -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_70_TOP -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE2_70_TOP -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE2_70_TOP -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_70_TOP -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_70_TOP -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_70_TOP -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_70_TOP -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_70_TOP -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_70_TOP -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 DE2_70_NET.v(406) " "Warning (10229): Verilog HDL Expression warning at DE2_70_NET.v(406): truncated literal to match 32 bits" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 406 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 DE2_70_NET.v(407) " "Warning (10229): Verilog HDL Expression warning at DE2_70_NET.v(407): truncated literal to match 32 bits" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 407 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE2_70_NET.v(644) " "Warning (10275): Verilog HDL Module Instantiation warning at DE2_70_NET.v(644): ignored dangling comma in List of Port Connections" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 644 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "FL_RST_N DE2_70_NET.v(420) " "Warning (10236): Verilog HDL Implicit Net warning at DE2_70_NET.v(420): created implicit net for \"FL_RST_N\"" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 420 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE2_70_NET.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file DE2_70_NET.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_70_NET " "Info: Found entity 1: DE2_70_NET" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_70_NET " "Info: Elaborating entity \"DE2_70_NET\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FL_RST_N DE2_70_NET.v(420) " "Warning (10036): Verilog HDL or VHDL warning at DE2_70_NET.v(420): object \"FL_RST_N\" assigned a value but never read" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 420 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oIRDA_TXD DE2_70_NET.v(266) " "Warning (10034): Output port \"oIRDA_TXD\" at DE2_70_NET.v(266) has no driver" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 266 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oFLASH_A\[25\] DE2_70_NET.v(293) " "Warning (10034): Output port \"oFLASH_A\[25\]\" at DE2_70_NET.v(293) has no driver" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 293 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oFLASH_A\[24\] DE2_70_NET.v(293) " "Warning (10034): Output port \"oFLASH_A\[24\]\" at DE2_70_NET.v(293) has no driver" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 293 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oFLASH_A\[23\] DE2_70_NET.v(293) " "Warning (10034): Output port \"oFLASH_A\[23\]\" at DE2_70_NET.v(293) has no driver" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 293 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oFLASH_A\[22\] DE2_70_NET.v(293) " "Warning (10034): Output port \"oFLASH_A\[22\]\" at DE2_70_NET.v(293) has no driver" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 293 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_A\[20\] DE2_70_NET.v(304) " "Warning (10034): Output port \"oSRAM_A\[20\]\" at DE2_70_NET.v(304) has no driver" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 304 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_A\[19\] DE2_70_NET.v(304) " "Warning (10034): Output port \"oSRAM_A\[19\]\" at DE2_70_NET.v(304) has no driver" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 304 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSRAM_A\[18\] DE2_70_NET.v(304) " "Warning (10034): Output port \"oSRAM_A\[18\]\" at DE2_70_NET.v(304) has no driver" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 304 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oOTG_DACK0_N DE2_70_NET.v(329) " "Warning (10034): Output port \"oOTG_DACK0_N\" at DE2_70_NET.v(329) has no driver" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 329 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oOTG_DACK1_N DE2_70_NET.v(330) " "Warning (10034): Output port \"oOTG_DACK1_N\" at DE2_70_NET.v(330) has no driver" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 330 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_CLOCK DE2_70_NET.v(352) " "Warning (10034): Output port \"oVGA_CLOCK\" at DE2_70_NET.v(352) has no driver" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 352 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_HS DE2_70_NET.v(353) " "Warning (10034): Output port \"oVGA_HS\" at DE2_70_NET.v(353) has no driver" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 353 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_VS DE2_70_NET.v(354) " "Warning (10034): Output port \"oVGA_VS\" at DE2_70_NET.v(354) has no driver" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 354 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_BLANK_N DE2_70_NET.v(355) " "Warning (10034): Output port \"oVGA_BLANK_N\" at DE2_70_NET.v(355) has no driver" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 355 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_SYNC_N DE2_70_NET.v(356) " "Warning (10034): Output port \"oVGA_SYNC_N\" at DE2_70_NET.v(356) has no driver" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 356 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_R\[9\] DE2_70_NET.v(357) " "Warning (10034): Output port \"oVGA_R\[9\]\" at DE2_70_NET.v(357) has no driver" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 357 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_R\[8\] DE2_70_NET.v(357) " "Warning (10034): Output port \"oVGA_R\[8\]\" at DE2_70_NET.v(357) has no driver" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 357 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_R\[7\] DE2_70_NET.v(357) " "Warning (10034): Output port \"oVGA_R\[7\]\" at DE2_70_NET.v(357) has no driver" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 357 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_R\[6\] DE2_70_NET.v(357) " "Warning (10034): Output port \"oVGA_R\[6\]\" at DE2_70_NET.v(357) has no driver" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 357 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_R\[5\] DE2_70_NET.v(357) " "Warning (10034): Output port \"oVGA_R\[5\]\" at DE2_70_NET.v(357) has no driver" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 357 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_R\[4\] DE2_70_NET.v(357) " "Warning (10034): Output port \"oVGA_R\[4\]\" at DE2_70_NET.v(357) has no driver" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 357 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_R\[3\] DE2_70_NET.v(357) " "Warning (10034): Output port \"oVGA_R\[3\]\" at DE2_70_NET.v(357) has no driver" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 357 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_R\[2\] DE2_70_NET.v(357) " "Warning (10034): Output port \"oVGA_R\[2\]\" at DE2_70_NET.v(357) has no driver" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 357 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_R\[1\] DE2_70_NET.v(357) " "Warning (10034): Output port \"oVGA_R\[1\]\" at DE2_70_NET.v(357) has no driver" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 357 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_R\[0\] DE2_70_NET.v(357) " "Warning (10034): Output port \"oVGA_R\[0\]\" at DE2_70_NET.v(357) has no driver" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 357 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_G\[9\] DE2_70_NET.v(358) " "Warning (10034): Output port \"oVGA_G\[9\]\" at DE2_70_NET.v(358) has no driver" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 358 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_G\[8\] DE2_70_NET.v(358) " "Warning (10034): Output port \"oVGA_G\[8\]\" at DE2_70_NET.v(358) has no driver" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 358 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_G\[7\] DE2_70_NET.v(358) " "Warning (10034): Output port \"oVGA_G\[7\]\" at DE2_70_NET.v(358) has no driver" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 358 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_G\[6\] DE2_70_NET.v(358) " "Warning (10034): Output port \"oVGA_G\[6\]\" at DE2_70_NET.v(358) has no driver" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 358 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_G\[5\] DE2_70_NET.v(358) " "Warning (10034): Output port \"oVGA_G\[5\]\" at DE2_70_NET.v(358) has no driver" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 358 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_G\[4\] DE2_70_NET.v(358) " "Warning (10034): Output port \"oVGA_G\[4\]\" at DE2_70_NET.v(358) has no driver" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 358 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_G\[3\] DE2_70_NET.v(358) " "Warning (10034): Output port \"oVGA_G\[3\]\" at DE2_70_NET.v(358) has no driver" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 358 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_G\[2\] DE2_70_NET.v(358) " "Warning (10034): Output port \"oVGA_G\[2\]\" at DE2_70_NET.v(358) has no driver" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 358 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_G\[1\] DE2_70_NET.v(358) " "Warning (10034): Output port \"oVGA_G\[1\]\" at DE2_70_NET.v(358) has no driver" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 358 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_G\[0\] DE2_70_NET.v(358) " "Warning (10034): Output port \"oVGA_G\[0\]\" at DE2_70_NET.v(358) has no driver" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 358 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_B\[9\] DE2_70_NET.v(359) " "Warning (10034): Output port \"oVGA_B\[9\]\" at DE2_70_NET.v(359) has no driver" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 359 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_B\[8\] DE2_70_NET.v(359) " "Warning (10034): Output port \"oVGA_B\[8\]\" at DE2_70_NET.v(359) has no driver" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 359 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_B\[7\] DE2_70_NET.v(359) " "Warning (10034): Output port \"oVGA_B\[7\]\" at DE2_70_NET.v(359) has no driver" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 359 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_B\[6\] DE2_70_NET.v(359) " "Warning (10034): Output port \"oVGA_B\[6\]\" at DE2_70_NET.v(359) has no driver" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 359 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_B\[5\] DE2_70_NET.v(359) " "Warning (10034): Output port \"oVGA_B\[5\]\" at DE2_70_NET.v(359) has no driver" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 359 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_B\[4\] DE2_70_NET.v(359) " "Warning (10034): Output port \"oVGA_B\[4\]\" at DE2_70_NET.v(359) has no driver" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 359 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_B\[3\] DE2_70_NET.v(359) " "Warning (10034): Output port \"oVGA_B\[3\]\" at DE2_70_NET.v(359) has no driver" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 359 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_B\[2\] DE2_70_NET.v(359) " "Warning (10034): Output port \"oVGA_B\[2\]\" at DE2_70_NET.v(359) has no driver" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 359 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_B\[1\] DE2_70_NET.v(359) " "Warning (10034): Output port \"oVGA_B\[1\]\" at DE2_70_NET.v(359) has no driver" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 359 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oVGA_B\[0\] DE2_70_NET.v(359) " "Warning (10034): Output port \"oVGA_B\[0\]\" at DE2_70_NET.v(359) has no driver" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 359 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_CLKOUT_N0 DE2_70_NET.v(392) " "Warning (10034): Output port \"GPIO_CLKOUT_N0\" at DE2_70_NET.v(392) has no driver" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 392 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_CLKOUT_P0 DE2_70_NET.v(393) " "Warning (10034): Output port \"GPIO_CLKOUT_P0\" at DE2_70_NET.v(393) has no driver" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 393 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_CLKOUT_N1 DE2_70_NET.v(397) " "Warning (10034): Output port \"GPIO_CLKOUT_N1\" at DE2_70_NET.v(397) has no driver" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 397 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_CLKOUT_P1 DE2_70_NET.v(398) " "Warning (10034): Output port \"GPIO_CLKOUT_P1\" at DE2_70_NET.v(398) has no driver" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 398 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "AUD_ADCLRCK AUD_DACLRCK DE2_70_NET.v(372) " "Warning (10665): Bidirectional port \"AUD_DACLRCK\" at DE2_70_NET.v(372) has a one-way connection to bidirectional port \"AUD_ADCLRCK\"" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 372 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "Reset_Delay.v 1 1 " "Warning: Using design file Reset_Delay.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Info: Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Reset_Delay.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:delay1 " "Info: Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:delay1\"" {  } { { "DE2_70_NET.v" "delay1" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 498 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Reset_Delay.v(18) " "Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(18): truncated value with size 32 to match size of target (24)" {  } { { "Reset_Delay.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Reset_Delay.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve DE2_70_NET_SOPC.v(54) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at DE2_70_NET_SOPC.v(54)" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 54 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve DE2_70_NET_SOPC.v(340) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at DE2_70_NET_SOPC.v(340)" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 340 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve DE2_70_NET_SOPC.v(634) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at DE2_70_NET_SOPC.v(634)" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 634 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve DE2_70_NET_SOPC.v(922) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at DE2_70_NET_SOPC.v(922)" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 922 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve DE2_70_NET_SOPC.v(1181) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at DE2_70_NET_SOPC.v(1181)" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 1181 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve DE2_70_NET_SOPC.v(1463) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at DE2_70_NET_SOPC.v(1463)" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 1463 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve DE2_70_NET_SOPC.v(1655) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at DE2_70_NET_SOPC.v(1655)" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 1655 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve DE2_70_NET_SOPC.v(1936) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at DE2_70_NET_SOPC.v(1936)" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 1936 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve DE2_70_NET_SOPC.v(2127) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at DE2_70_NET_SOPC.v(2127)" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 2127 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve DE2_70_NET_SOPC.v(2409) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at DE2_70_NET_SOPC.v(2409)" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 2409 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve DE2_70_NET_SOPC.v(2611) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at DE2_70_NET_SOPC.v(2611)" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 2611 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve DE2_70_NET_SOPC.v(3323) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at DE2_70_NET_SOPC.v(3323)" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 3323 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve DE2_70_NET_SOPC.v(4114) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at DE2_70_NET_SOPC.v(4114)" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 4114 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve DE2_70_NET_SOPC.v(4452) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at DE2_70_NET_SOPC.v(4452)" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 4452 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve DE2_70_NET_SOPC.v(4704) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at DE2_70_NET_SOPC.v(4704)" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 4704 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve DE2_70_NET_SOPC.v(4971) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at DE2_70_NET_SOPC.v(4971)" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 4971 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve DE2_70_NET_SOPC.v(5255) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at DE2_70_NET_SOPC.v(5255)" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 5255 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve DE2_70_NET_SOPC.v(5551) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at DE2_70_NET_SOPC.v(5551)" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 5551 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve DE2_70_NET_SOPC.v(5991) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at DE2_70_NET_SOPC.v(5991)" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 5991 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve DE2_70_NET_SOPC.v(6253) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at DE2_70_NET_SOPC.v(6253)" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 6253 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve DE2_70_NET_SOPC.v(6501) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at DE2_70_NET_SOPC.v(6501)" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 6501 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve DE2_70_NET_SOPC.v(6749) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at DE2_70_NET_SOPC.v(6749)" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 6749 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve DE2_70_NET_SOPC.v(6997) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at DE2_70_NET_SOPC.v(6997)" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 6997 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve DE2_70_NET_SOPC.v(7245) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at DE2_70_NET_SOPC.v(7245)" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 7245 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve DE2_70_NET_SOPC.v(7492) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at DE2_70_NET_SOPC.v(7492)" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 7492 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve DE2_70_NET_SOPC.v(7762) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at DE2_70_NET_SOPC.v(7762)" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 7762 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve DE2_70_NET_SOPC.v(8111) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at DE2_70_NET_SOPC.v(8111)" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 8111 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve DE2_70_NET_SOPC.v(8405) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at DE2_70_NET_SOPC.v(8405)" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 8405 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve DE2_70_NET_SOPC.v(8657) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at DE2_70_NET_SOPC.v(8657)" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 8657 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve DE2_70_NET_SOPC.v(8917) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at DE2_70_NET_SOPC.v(8917)" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 8917 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve DE2_70_NET_SOPC.v(9177) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at DE2_70_NET_SOPC.v(9177)" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 9177 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve DE2_70_NET_SOPC.v(10151) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at DE2_70_NET_SOPC.v(10151)" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 10151 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve DE2_70_NET_SOPC.v(11346) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at DE2_70_NET_SOPC.v(11346)" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 11346 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve DE2_70_NET_SOPC.v(11822) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at DE2_70_NET_SOPC.v(11822)" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 11822 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve DE2_70_NET_SOPC.v(12065) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at DE2_70_NET_SOPC.v(12065)" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 12065 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve DE2_70_NET_SOPC.v(12333) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at DE2_70_NET_SOPC.v(12333)" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 12333 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve DE2_70_NET_SOPC.v(12613) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at DE2_70_NET_SOPC.v(12613)" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 12613 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve DE2_70_NET_SOPC.v(13313) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at DE2_70_NET_SOPC.v(13313)" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 13313 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve DE2_70_NET_SOPC.v(13884) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at DE2_70_NET_SOPC.v(13884)" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 13884 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "DE2_70_NET_SOPC.v 60 60 " "Warning: Using design file DE2_70_NET_SOPC.v, which is not specified as a design file for the current project, but contains definitions for 60 design units and 60 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DM9000A_s1_arbitrator " "Info: Found entity 1: DM9000A_s1_arbitrator" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 ISP1362_dc_arbitrator " "Info: Found entity 2: ISP1362_dc_arbitrator" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 310 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "3 ISP1362_hc_arbitrator " "Info: Found entity 3: ISP1362_hc_arbitrator" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 604 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "4 audio_s1_arbitrator " "Info: Found entity 4: audio_s1_arbitrator" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 898 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "5 clock_0_in_arbitrator " "Info: Found entity 5: clock_0_in_arbitrator" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 1148 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "6 clock_0_out_arbitrator " "Info: Found entity 6: clock_0_out_arbitrator" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 1441 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "7 clock_1_in_arbitrator " "Info: Found entity 7: clock_1_in_arbitrator" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 1622 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "8 clock_1_out_arbitrator " "Info: Found entity 8: clock_1_out_arbitrator" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 1915 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "9 clock_2_in_arbitrator " "Info: Found entity 9: clock_2_in_arbitrator" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 2094 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "10 clock_2_out_arbitrator " "Info: Found entity 10: clock_2_out_arbitrator" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 2387 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "11 cpu_jtag_debug_module_arbitrator " "Info: Found entity 11: cpu_jtag_debug_module_arbitrator" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 2568 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "12 DM9000A_s1_irq_from_sa_clock_crossing_cpu_data_master_module " "Info: Found entity 12: DM9000A_s1_irq_from_sa_clock_crossing_cpu_data_master_module" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 3005 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "13 jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master_module " "Info: Found entity 13: jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master_module" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 3050 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "14 cpu_data_master_arbitrator " "Info: Found entity 14: cpu_data_master_arbitrator" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 3095 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "15 cpu_instruction_master_arbitrator " "Info: Found entity 15: cpu_instruction_master_arbitrator" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 4058 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "16 i2c_sclk_s1_arbitrator " "Info: Found entity 16: i2c_sclk_s1_arbitrator" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 4430 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "17 i2c_sdat_s1_arbitrator " "Info: Found entity 17: i2c_sdat_s1_arbitrator" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 4678 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "18 jtag_uart_avalon_jtag_slave_arbitrator " "Info: Found entity 18: jtag_uart_avalon_jtag_slave_arbitrator" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 4938 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "19 lcd_control_slave_arbitrator " "Info: Found entity 19: lcd_control_slave_arbitrator" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 5227 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "20 onchip_mem_s1_arbitrator " "Info: Found entity 20: onchip_mem_s1_arbitrator" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 5514 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "21 pio_button_s1_arbitrator " "Info: Found entity 21: pio_button_s1_arbitrator" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 5963 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "22 pio_green_led_s1_arbitrator " "Info: Found entity 22: pio_green_led_s1_arbitrator" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 6231 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "23 pio_red_led_s1_arbitrator " "Info: Found entity 23: pio_red_led_s1_arbitrator" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 6479 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "24 pio_seg_left_s1_arbitrator " "Info: Found entity 24: pio_seg_left_s1_arbitrator" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 6727 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "25 pio_seg_right_s1_arbitrator " "Info: Found entity 25: pio_seg_right_s1_arbitrator" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 6975 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "26 pio_switch_s1_arbitrator " "Info: Found entity 26: pio_switch_s1_arbitrator" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 7223 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "27 pll_s1_arbitrator " "Info: Found entity 27: pll_s1_arbitrator" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 7465 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "28 ps2_keyboard_avalon_PS2_slave_arbitrator " "Info: Found entity 28: ps2_keyboard_avalon_PS2_slave_arbitrator" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 7730 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "29 DE2_70_NET_SOPC_reset_pll_c0_system_domain_synch_module " "Info: Found entity 29: DE2_70_NET_SOPC_reset_pll_c0_system_domain_synch_module" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 8034 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "30 ps2_mouse_avalon_PS2_slave_arbitrator " "Info: Found entity 30: ps2_mouse_avalon_PS2_slave_arbitrator" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 8079 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "31 sd_clk_s1_arbitrator " "Info: Found entity 31: sd_clk_s1_arbitrator" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 8383 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "32 sd_cmd_s1_arbitrator " "Info: Found entity 32: sd_cmd_s1_arbitrator" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 8631 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "33 sd_dat_s1_arbitrator " "Info: Found entity 33: sd_dat_s1_arbitrator" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 8891 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "34 sd_dat3_s1_arbitrator " "Info: Found entity 34: sd_dat3_s1_arbitrator" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 9151 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "35 rdv_fifo_for_cpu_data_master_to_sdram_u1_s1_module " "Info: Found entity 35: rdv_fifo_for_cpu_data_master_to_sdram_u1_s1_module" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 9411 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "36 rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1_module " "Info: Found entity 36: rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1_module" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 9759 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "37 sdram_u1_s1_arbitrator " "Info: Found entity 37: sdram_u1_s1_arbitrator" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 10107 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "38 rdv_fifo_for_cpu_data_master_to_sdram_u2_s1_module " "Info: Found entity 38: rdv_fifo_for_cpu_data_master_to_sdram_u2_s1_module" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 10606 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "39 rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1_module " "Info: Found entity 39: rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1_module" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 10954 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "40 sdram_u2_s1_arbitrator " "Info: Found entity 40: sdram_u2_s1_arbitrator" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 11302 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "41 sysid_control_slave_arbitrator " "Info: Found entity 41: sysid_control_slave_arbitrator" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 11801 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "42 timer_s1_arbitrator " "Info: Found entity 42: timer_s1_arbitrator" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 12037 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "43 timer_stamp_s1_arbitrator " "Info: Found entity 43: timer_stamp_s1_arbitrator" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 12305 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "44 tristate_bridge_flash_avalon_slave_arbitrator " "Info: Found entity 44: tristate_bridge_flash_avalon_slave_arbitrator" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 12573 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "45 tristate_bridge_flash_bridge_arbitrator " "Info: Found entity 45: tristate_bridge_flash_bridge_arbitrator" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 13263 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "46 tristate_bridge_ssram_avalon_slave_arbitrator " "Info: Found entity 46: tristate_bridge_ssram_avalon_slave_arbitrator" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 13276 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "47 tristate_bridge_ssram_bridge_arbitrator " "Info: Found entity 47: tristate_bridge_ssram_bridge_arbitrator" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 13837 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "48 uart_s1_arbitrator " "Info: Found entity 48: uart_s1_arbitrator" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 13850 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "49 DE2_70_NET_SOPC_reset_clk_25_domain_synch_module " "Info: Found entity 49: DE2_70_NET_SOPC_reset_clk_25_domain_synch_module" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 14144 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "50 DE2_70_NET_SOPC_reset_pll_c1_memory_domain_synch_module " "Info: Found entity 50: DE2_70_NET_SOPC_reset_pll_c1_memory_domain_synch_module" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 14189 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "51 DE2_70_NET_SOPC_reset_clk_domain_synch_module " "Info: Found entity 51: DE2_70_NET_SOPC_reset_clk_domain_synch_module" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 14234 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "52 DE2_70_NET_SOPC " "Info: Found entity 52: DE2_70_NET_SOPC" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 14279 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "53 cfi_flash_lane0_module " "Info: Found entity 53: cfi_flash_lane0_module" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 17012 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "54 cfi_flash_lane1_module " "Info: Found entity 54: cfi_flash_lane1_module" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 17103 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "55 cfi_flash " "Info: Found entity 55: cfi_flash" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 17194 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "56 ssram_lane0_module " "Info: Found entity 56: ssram_lane0_module" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 17265 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "57 ssram_lane1_module " "Info: Found entity 57: ssram_lane1_module" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 17370 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "58 ssram_lane2_module " "Info: Found entity 58: ssram_lane2_module" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 17475 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "59 ssram_lane3_module " "Info: Found entity 59: ssram_lane3_module" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 17580 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "60 ssram " "Info: Found entity 60: ssram" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 17685 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_NET_SOPC DE2_70_NET_SOPC:u1 " "Info: Elaborating entity \"DE2_70_NET_SOPC\" for hierarchy \"DE2_70_NET_SOPC:u1\"" {  } { { "DE2_70_NET.v" "u1" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 644 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DM9000A_s1_arbitrator DE2_70_NET_SOPC:u1\|DM9000A_s1_arbitrator:the_DM9000A_s1 " "Info: Elaborating entity \"DM9000A_s1_arbitrator\" for hierarchy \"DE2_70_NET_SOPC:u1\|DM9000A_s1_arbitrator:the_DM9000A_s1\"" {  } { { "DE2_70_NET_SOPC.v" "the_DM9000A_s1" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "DM9000A.v 1 1 " "Warning: Using design file DM9000A.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DM9000A " "Info: Found entity 1: DM9000A" {  } { { "DM9000A.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DM9000A.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DM9000A DE2_70_NET_SOPC:u1\|DM9000A:the_DM9000A " "Info: Elaborating entity \"DM9000A\" for hierarchy \"DE2_70_NET_SOPC:u1\|DM9000A:the_DM9000A\"" {  } { { "DE2_70_NET_SOPC.v" "the_DM9000A" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15165 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "DM9000A_IF DM9000A_IF.v(23) " "Warning (10238): Verilog Module Declaration warning at DM9000A_IF.v(23): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"DM9000A_IF\"" {  } { { "terasic_dm9000a/hdl/DM9000A_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_dm9000a/hdl/DM9000A_IF.v" 23 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "terasic_dm9000a/hdl/DM9000A_IF.v 1 1 " "Warning: Using design file terasic_dm9000a/hdl/DM9000A_IF.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DM9000A_IF " "Info: Found entity 1: DM9000A_IF" {  } { { "terasic_dm9000a/hdl/DM9000A_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_dm9000a/hdl/DM9000A_IF.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DM9000A_IF DE2_70_NET_SOPC:u1\|DM9000A:the_DM9000A\|DM9000A_IF:the_DM9000A_IF " "Info: Elaborating entity \"DM9000A_IF\" for hierarchy \"DE2_70_NET_SOPC:u1\|DM9000A:the_DM9000A\|DM9000A_IF:the_DM9000A_IF\"" {  } { { "DM9000A.v" "the_DM9000A_IF" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DM9000A.v" 91 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISP1362_dc_arbitrator DE2_70_NET_SOPC:u1\|ISP1362_dc_arbitrator:the_ISP1362_dc " "Info: Elaborating entity \"ISP1362_dc_arbitrator\" for hierarchy \"DE2_70_NET_SOPC:u1\|ISP1362_dc_arbitrator:the_ISP1362_dc\"" {  } { { "DE2_70_NET_SOPC.v" "the_ISP1362_dc" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15194 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISP1362_hc_arbitrator DE2_70_NET_SOPC:u1\|ISP1362_hc_arbitrator:the_ISP1362_hc " "Info: Elaborating entity \"ISP1362_hc_arbitrator\" for hierarchy \"DE2_70_NET_SOPC:u1\|ISP1362_hc_arbitrator:the_ISP1362_hc\"" {  } { { "DE2_70_NET_SOPC.v" "the_ISP1362_hc" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15223 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "ISP1362.v 1 1 " "Warning: Using design file ISP1362.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ISP1362 " "Info: Found entity 1: ISP1362" {  } { { "ISP1362.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/ISP1362.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISP1362 DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362 " "Info: Elaborating entity \"ISP1362\" for hierarchy \"DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\"" {  } { { "DE2_70_NET_SOPC.v" "the_ISP1362" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15253 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "terasic_isp1362/hdl/ISP1362_IF.v 1 1 " "Warning: Using design file terasic_isp1362/hdl/ISP1362_IF.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ISP1362_IF " "Info: Found entity 1: ISP1362_IF" {  } { { "terasic_isp1362/hdl/ISP1362_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_isp1362/hdl/ISP1362_IF.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISP1362_IF DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF " "Info: Elaborating entity \"ISP1362_IF\" for hierarchy \"DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\"" {  } { { "ISP1362.v" "the_ISP1362_IF" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/ISP1362.v" 119 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_s1_arbitrator DE2_70_NET_SOPC:u1\|audio_s1_arbitrator:the_audio_s1 " "Info: Elaborating entity \"audio_s1_arbitrator\" for hierarchy \"DE2_70_NET_SOPC:u1\|audio_s1_arbitrator:the_audio_s1\"" {  } { { "DE2_70_NET_SOPC.v" "the_audio_s1" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15276 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "audio.v 1 1 " "Warning: Using design file audio.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 audio " "Info: Found entity 1: audio" {  } { { "audio.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/audio.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio DE2_70_NET_SOPC:u1\|audio:the_audio " "Info: Elaborating entity \"audio\" for hierarchy \"DE2_70_NET_SOPC:u1\|audio:the_audio\"" {  } { { "DE2_70_NET_SOPC.v" "the_audio" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15290 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v 1 1 " "Warning: Using design file audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_DAC_FIFO " "Info: Found entity 1: AUDIO_DAC_FIFO" {  } { { "audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_DAC_FIFO DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO " "Info: Elaborating entity \"AUDIO_DAC_FIFO\" for hierarchy \"DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\"" {  } { { "audio.v" "the_AUDIO_DAC_FIFO" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/audio.v" 66 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AUDIO_DAC_FIFO.v(77) " "Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_FIFO.v(77): truncated value with size 32 to match size of target (4)" {  } { { "audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AUDIO_DAC_FIFO.v(100) " "Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_FIFO.v(100): truncated value with size 32 to match size of target (9)" {  } { { "audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AUDIO_DAC_FIFO.v(108) " "Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_FIFO.v(108): truncated value with size 32 to match size of target (8)" {  } { { "audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AUDIO_DAC_FIFO.v(157) " "Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_FIFO.v(157): truncated value with size 32 to match size of target (4)" {  } { { "audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avs_s1_readdata_oDATA\[15\] AUDIO_DAC_FIFO.v(27) " "Warning (10034): Output port \"avs_s1_readdata_oDATA\[15\]\" at AUDIO_DAC_FIFO.v(27) has no driver" {  } { { "audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avs_s1_readdata_oDATA\[14\] AUDIO_DAC_FIFO.v(27) " "Warning (10034): Output port \"avs_s1_readdata_oDATA\[14\]\" at AUDIO_DAC_FIFO.v(27) has no driver" {  } { { "audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avs_s1_readdata_oDATA\[13\] AUDIO_DAC_FIFO.v(27) " "Warning (10034): Output port \"avs_s1_readdata_oDATA\[13\]\" at AUDIO_DAC_FIFO.v(27) has no driver" {  } { { "audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avs_s1_readdata_oDATA\[12\] AUDIO_DAC_FIFO.v(27) " "Warning (10034): Output port \"avs_s1_readdata_oDATA\[12\]\" at AUDIO_DAC_FIFO.v(27) has no driver" {  } { { "audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avs_s1_readdata_oDATA\[11\] AUDIO_DAC_FIFO.v(27) " "Warning (10034): Output port \"avs_s1_readdata_oDATA\[11\]\" at AUDIO_DAC_FIFO.v(27) has no driver" {  } { { "audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avs_s1_readdata_oDATA\[10\] AUDIO_DAC_FIFO.v(27) " "Warning (10034): Output port \"avs_s1_readdata_oDATA\[10\]\" at AUDIO_DAC_FIFO.v(27) has no driver" {  } { { "audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avs_s1_readdata_oDATA\[9\] AUDIO_DAC_FIFO.v(27) " "Warning (10034): Output port \"avs_s1_readdata_oDATA\[9\]\" at AUDIO_DAC_FIFO.v(27) has no driver" {  } { { "audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avs_s1_readdata_oDATA\[8\] AUDIO_DAC_FIFO.v(27) " "Warning (10034): Output port \"avs_s1_readdata_oDATA\[8\]\" at AUDIO_DAC_FIFO.v(27) has no driver" {  } { { "audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avs_s1_readdata_oDATA\[7\] AUDIO_DAC_FIFO.v(27) " "Warning (10034): Output port \"avs_s1_readdata_oDATA\[7\]\" at AUDIO_DAC_FIFO.v(27) has no driver" {  } { { "audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avs_s1_readdata_oDATA\[6\] AUDIO_DAC_FIFO.v(27) " "Warning (10034): Output port \"avs_s1_readdata_oDATA\[6\]\" at AUDIO_DAC_FIFO.v(27) has no driver" {  } { { "audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avs_s1_readdata_oDATA\[5\] AUDIO_DAC_FIFO.v(27) " "Warning (10034): Output port \"avs_s1_readdata_oDATA\[5\]\" at AUDIO_DAC_FIFO.v(27) has no driver" {  } { { "audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avs_s1_readdata_oDATA\[4\] AUDIO_DAC_FIFO.v(27) " "Warning (10034): Output port \"avs_s1_readdata_oDATA\[4\]\" at AUDIO_DAC_FIFO.v(27) has no driver" {  } { { "audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avs_s1_readdata_oDATA\[3\] AUDIO_DAC_FIFO.v(27) " "Warning (10034): Output port \"avs_s1_readdata_oDATA\[3\]\" at AUDIO_DAC_FIFO.v(27) has no driver" {  } { { "audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avs_s1_readdata_oDATA\[2\] AUDIO_DAC_FIFO.v(27) " "Warning (10034): Output port \"avs_s1_readdata_oDATA\[2\]\" at AUDIO_DAC_FIFO.v(27) has no driver" {  } { { "audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avs_s1_readdata_oDATA\[1\] AUDIO_DAC_FIFO.v(27) " "Warning (10034): Output port \"avs_s1_readdata_oDATA\[1\]\" at AUDIO_DAC_FIFO.v(27) has no driver" {  } { { "audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "audio_dac_fifo/hdl/FIFO_16_256.v 1 1 " "Warning: Using design file audio_dac_fifo/hdl/FIFO_16_256.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_16_256 " "Info: Found entity 1: FIFO_16_256" {  } { { "audio_dac_fifo/hdl/FIFO_16_256.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/audio_dac_fifo/hdl/FIFO_16_256.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_16_256 DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0 " "Info: Elaborating entity \"FIFO_16_256\" for hierarchy \"DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\"" {  } { { "audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" "u0" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../altera/71/quartus/libraries/megafunctions/dcfifo.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../altera/71/quartus/libraries/megafunctions/dcfifo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo " "Info: Found entity 1: dcfifo" {  } { { "dcfifo.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/dcfifo.tdf" 107 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\"" {  } { { "audio_dac_fifo/hdl/FIFO_16_256.v" "dcfifo_component" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/audio_dac_fifo/hdl/FIFO_16_256.v" 80 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\"" {  } { { "audio_dac_fifo/hdl/FIFO_16_256.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/audio_dac_fifo/hdl/FIFO_16_256.v" 80 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_1nj1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_1nj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_1nj1 " "Info: Found entity 1: dcfifo_1nj1" {  } { { "db/dcfifo_1nj1.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/dcfifo_1nj1.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_1nj1 DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated " "Info: Elaborating entity \"dcfifo_1nj1\" for hierarchy \"DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_g86.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_g86.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_g86 " "Info: Found entity 1: a_graycounter_g86" {  } { { "db/a_graycounter_g86.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/a_graycounter_g86.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_g86 DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_g86:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_g86\" for hierarchy \"DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_g86:rdptr_g1p\"" {  } { { "db/dcfifo_1nj1.tdf" "rdptr_g1p" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/dcfifo_1nj1.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_7fc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_7fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_7fc " "Info: Found entity 1: a_graycounter_7fc" {  } { { "db/a_graycounter_7fc.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/a_graycounter_7fc.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_7fc DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_7fc:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_7fc\" for hierarchy \"DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_7fc:wrptr_g1p\"" {  } { { "db/dcfifo_1nj1.tdf" "wrptr_g1p" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/dcfifo_1nj1.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_6fc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_6fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_6fc " "Info: Found entity 1: a_graycounter_6fc" {  } { { "db/a_graycounter_6fc.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/a_graycounter_6fc.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_6fc DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_6fc:wrptr_gp " "Info: Elaborating entity \"a_graycounter_6fc\" for hierarchy \"DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_6fc:wrptr_gp\"" {  } { { "db/dcfifo_1nj1.tdf" "wrptr_gp" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/dcfifo_1nj1.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1731.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1731.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1731 " "Info: Found entity 1: altsyncram_1731" {  } { { "db/altsyncram_1731.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_1731.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1731 DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|altsyncram_1731:fifo_ram " "Info: Elaborating entity \"altsyncram_1731\" for hierarchy \"DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|altsyncram_1731:fifo_ram\"" {  } { { "db/dcfifo_1nj1.tdf" "fifo_ram" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/dcfifo_1nj1.tdf" 51 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_brg1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_brg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_brg1 " "Info: Found entity 1: altsyncram_brg1" {  } { { "db/altsyncram_brg1.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_brg1.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_brg1 DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|altsyncram_1731:fifo_ram\|altsyncram_brg1:altsyncram3 " "Info: Elaborating entity \"altsyncram_brg1\" for hierarchy \"DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|altsyncram_1731:fifo_ram\|altsyncram_brg1:altsyncram3\"" {  } { { "db/altsyncram_1731.tdf" "altsyncram3" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_1731.tdf" 40 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_nc8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_nc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_nc8 " "Info: Found entity 1: alt_synch_pipe_nc8" {  } { { "db/alt_synch_pipe_nc8.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/alt_synch_pipe_nc8.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_nc8 DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|alt_synch_pipe_nc8:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_nc8\" for hierarchy \"DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|alt_synch_pipe_nc8:rs_dgwp\"" {  } { { "db/dcfifo_1nj1.tdf" "rs_dgwp" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/dcfifo_1nj1.tdf" 62 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Info: Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|alt_synch_pipe_nc8:rs_dgwp\|dffpipe_hd9:dffpipe5 " "Info: Elaborating entity \"dffpipe_hd9\" for hierarchy \"DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|alt_synch_pipe_nc8:rs_dgwp\|dffpipe_hd9:dffpipe5\"" {  } { { "db/alt_synch_pipe_nc8.tdf" "dffpipe5" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/alt_synch_pipe_nc8.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_oc8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_oc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_oc8 " "Info: Found entity 1: alt_synch_pipe_oc8" {  } { { "db/alt_synch_pipe_oc8.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/alt_synch_pipe_oc8.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_oc8 DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|alt_synch_pipe_oc8:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_oc8\" for hierarchy \"DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|alt_synch_pipe_oc8:ws_dgrp\"" {  } { { "db/dcfifo_1nj1.tdf" "ws_dgrp" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/dcfifo_1nj1.tdf" 63 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Info: Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|alt_synch_pipe_oc8:ws_dgrp\|dffpipe_id9:dffpipe8 " "Info: Elaborating entity \"dffpipe_id9\" for hierarchy \"DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|alt_synch_pipe_oc8:ws_dgrp\|dffpipe_id9:dffpipe8\"" {  } { { "db/alt_synch_pipe_oc8.tdf" "dffpipe8" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/alt_synch_pipe_oc8.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_0_in_arbitrator DE2_70_NET_SOPC:u1\|clock_0_in_arbitrator:the_clock_0_in " "Info: Elaborating entity \"clock_0_in_arbitrator\" for hierarchy \"DE2_70_NET_SOPC:u1\|clock_0_in_arbitrator:the_clock_0_in\"" {  } { { "DE2_70_NET_SOPC.v" "the_clock_0_in" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15322 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_0_out_arbitrator DE2_70_NET_SOPC:u1\|clock_0_out_arbitrator:the_clock_0_out " "Info: Elaborating entity \"clock_0_out_arbitrator\" for hierarchy \"DE2_70_NET_SOPC:u1\|clock_0_out_arbitrator:the_clock_0_out\"" {  } { { "DE2_70_NET_SOPC.v" "the_clock_0_out" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15343 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "clock_0.v 9 9 " "Warning: Using design file clock_0.v, which is not specified as a design file for the current project, but contains definitions for 9 design units and 9 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_0_master_read_done_sync_module " "Info: Found entity 1: clock_0_master_read_done_sync_module" {  } { { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 clock_0_master_write_done_sync_module " "Info: Found entity 2: clock_0_master_write_done_sync_module" {  } { { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 66 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "3 clock_0_edge_to_pulse " "Info: Found entity 3: clock_0_edge_to_pulse" {  } { { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 111 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "4 clock_0_slave_FSM " "Info: Found entity 4: clock_0_slave_FSM" {  } { { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 148 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "5 clock_0_slave_read_request_sync_module " "Info: Found entity 5: clock_0_slave_read_request_sync_module" {  } { { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 289 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "6 clock_0_slave_write_request_sync_module " "Info: Found entity 6: clock_0_slave_write_request_sync_module" {  } { { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 334 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "7 clock_0_master_FSM " "Info: Found entity 7: clock_0_master_FSM" {  } { { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 379 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "8 clock_0_bit_pipe " "Info: Found entity 8: clock_0_bit_pipe" {  } { { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 545 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "9 clock_0 " "Info: Found entity 9: clock_0" {  } { { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 597 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_0 DE2_70_NET_SOPC:u1\|clock_0:the_clock_0 " "Info: Elaborating entity \"clock_0\" for hierarchy \"DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\"" {  } { { "DE2_70_NET_SOPC.v" "the_clock_0" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15369 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_0_master_read_done_sync_module DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_master_read_done_sync_module:clock_0_master_read_done_sync " "Info: Elaborating entity \"clock_0_master_read_done_sync_module\" for hierarchy \"DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_master_read_done_sync_module:clock_0_master_read_done_sync\"" {  } { { "clock_0.v" "clock_0_master_read_done_sync" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 684 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_0_master_write_done_sync_module DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_master_write_done_sync_module:clock_0_master_write_done_sync " "Info: Elaborating entity \"clock_0_master_write_done_sync_module\" for hierarchy \"DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_master_write_done_sync_module:clock_0_master_write_done_sync\"" {  } { { "clock_0.v" "clock_0_master_write_done_sync" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 693 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_0_edge_to_pulse DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_edge_to_pulse:read_done_edge_to_pulse " "Info: Elaborating entity \"clock_0_edge_to_pulse\" for hierarchy \"DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "clock_0.v" "read_done_edge_to_pulse" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 702 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_0_slave_FSM DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_slave_FSM:slave_FSM " "Info: Elaborating entity \"clock_0_slave_FSM\" for hierarchy \"DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_slave_FSM:slave_FSM\"" {  } { { "clock_0.v" "slave_FSM" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 725 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_0_slave_read_request_sync_module DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_slave_read_request_sync_module:clock_0_slave_read_request_sync " "Info: Elaborating entity \"clock_0_slave_read_request_sync_module\" for hierarchy \"DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_slave_read_request_sync_module:clock_0_slave_read_request_sync\"" {  } { { "clock_0.v" "clock_0_slave_read_request_sync" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 734 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_0_slave_write_request_sync_module DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_slave_write_request_sync_module:clock_0_slave_write_request_sync " "Info: Elaborating entity \"clock_0_slave_write_request_sync_module\" for hierarchy \"DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_slave_write_request_sync_module:clock_0_slave_write_request_sync\"" {  } { { "clock_0.v" "clock_0_slave_write_request_sync" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 743 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_0_master_FSM DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_master_FSM:master_FSM " "Info: Elaborating entity \"clock_0_master_FSM\" for hierarchy \"DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_master_FSM:master_FSM\"" {  } { { "clock_0.v" "master_FSM" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 775 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_0_bit_pipe DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_bit_pipe:endofpacket_bit_pipe " "Info: Elaborating entity \"clock_0_bit_pipe\" for hierarchy \"DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_bit_pipe:endofpacket_bit_pipe\"" {  } { { "clock_0.v" "endofpacket_bit_pipe" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 786 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_1_in_arbitrator DE2_70_NET_SOPC:u1\|clock_1_in_arbitrator:the_clock_1_in " "Info: Elaborating entity \"clock_1_in_arbitrator\" for hierarchy \"DE2_70_NET_SOPC:u1\|clock_1_in_arbitrator:the_clock_1_in\"" {  } { { "DE2_70_NET_SOPC.v" "the_clock_1_in" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15401 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_1_out_arbitrator DE2_70_NET_SOPC:u1\|clock_1_out_arbitrator:the_clock_1_out " "Info: Elaborating entity \"clock_1_out_arbitrator\" for hierarchy \"DE2_70_NET_SOPC:u1\|clock_1_out_arbitrator:the_clock_1_out\"" {  } { { "DE2_70_NET_SOPC.v" "the_clock_1_out" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15421 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "clock_1.v 9 9 " "Warning: Using design file clock_1.v, which is not specified as a design file for the current project, but contains definitions for 9 design units and 9 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_1_master_read_done_sync_module " "Info: Found entity 1: clock_1_master_read_done_sync_module" {  } { { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 clock_1_master_write_done_sync_module " "Info: Found entity 2: clock_1_master_write_done_sync_module" {  } { { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 66 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "3 clock_1_edge_to_pulse " "Info: Found entity 3: clock_1_edge_to_pulse" {  } { { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 111 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "4 clock_1_slave_FSM " "Info: Found entity 4: clock_1_slave_FSM" {  } { { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 148 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "5 clock_1_slave_read_request_sync_module " "Info: Found entity 5: clock_1_slave_read_request_sync_module" {  } { { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 289 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "6 clock_1_slave_write_request_sync_module " "Info: Found entity 6: clock_1_slave_write_request_sync_module" {  } { { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 334 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "7 clock_1_master_FSM " "Info: Found entity 7: clock_1_master_FSM" {  } { { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 379 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "8 clock_1_bit_pipe " "Info: Found entity 8: clock_1_bit_pipe" {  } { { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 545 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "9 clock_1 " "Info: Found entity 9: clock_1" {  } { { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 597 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_1 DE2_70_NET_SOPC:u1\|clock_1:the_clock_1 " "Info: Elaborating entity \"clock_1\" for hierarchy \"DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\"" {  } { { "DE2_70_NET_SOPC.v" "the_clock_1" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15447 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_1_master_read_done_sync_module DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_read_done_sync_module:clock_1_master_read_done_sync " "Info: Elaborating entity \"clock_1_master_read_done_sync_module\" for hierarchy \"DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_read_done_sync_module:clock_1_master_read_done_sync\"" {  } { { "clock_1.v" "clock_1_master_read_done_sync" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 684 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_1_master_write_done_sync_module DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_write_done_sync_module:clock_1_master_write_done_sync " "Info: Elaborating entity \"clock_1_master_write_done_sync_module\" for hierarchy \"DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_write_done_sync_module:clock_1_master_write_done_sync\"" {  } { { "clock_1.v" "clock_1_master_write_done_sync" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 693 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_1_edge_to_pulse DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_edge_to_pulse:read_done_edge_to_pulse " "Info: Elaborating entity \"clock_1_edge_to_pulse\" for hierarchy \"DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "clock_1.v" "read_done_edge_to_pulse" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 702 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_1_slave_FSM DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_slave_FSM:slave_FSM " "Info: Elaborating entity \"clock_1_slave_FSM\" for hierarchy \"DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_slave_FSM:slave_FSM\"" {  } { { "clock_1.v" "slave_FSM" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 725 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_1_slave_read_request_sync_module DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_slave_read_request_sync_module:clock_1_slave_read_request_sync " "Info: Elaborating entity \"clock_1_slave_read_request_sync_module\" for hierarchy \"DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_slave_read_request_sync_module:clock_1_slave_read_request_sync\"" {  } { { "clock_1.v" "clock_1_slave_read_request_sync" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 734 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_1_slave_write_request_sync_module DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_slave_write_request_sync_module:clock_1_slave_write_request_sync " "Info: Elaborating entity \"clock_1_slave_write_request_sync_module\" for hierarchy \"DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_slave_write_request_sync_module:clock_1_slave_write_request_sync\"" {  } { { "clock_1.v" "clock_1_slave_write_request_sync" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 743 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_1_master_FSM DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_FSM:master_FSM " "Info: Elaborating entity \"clock_1_master_FSM\" for hierarchy \"DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_FSM:master_FSM\"" {  } { { "clock_1.v" "master_FSM" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 775 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_1_bit_pipe DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_bit_pipe:endofpacket_bit_pipe " "Info: Elaborating entity \"clock_1_bit_pipe\" for hierarchy \"DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_bit_pipe:endofpacket_bit_pipe\"" {  } { { "clock_1.v" "endofpacket_bit_pipe" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 786 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_2_in_arbitrator DE2_70_NET_SOPC:u1\|clock_2_in_arbitrator:the_clock_2_in " "Info: Elaborating entity \"clock_2_in_arbitrator\" for hierarchy \"DE2_70_NET_SOPC:u1\|clock_2_in_arbitrator:the_clock_2_in\"" {  } { { "DE2_70_NET_SOPC.v" "the_clock_2_in" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15479 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_2_out_arbitrator DE2_70_NET_SOPC:u1\|clock_2_out_arbitrator:the_clock_2_out " "Info: Elaborating entity \"clock_2_out_arbitrator\" for hierarchy \"DE2_70_NET_SOPC:u1\|clock_2_out_arbitrator:the_clock_2_out\"" {  } { { "DE2_70_NET_SOPC.v" "the_clock_2_out" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15500 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "clock_2.v 9 9 " "Warning: Using design file clock_2.v, which is not specified as a design file for the current project, but contains definitions for 9 design units and 9 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_2_master_read_done_sync_module " "Info: Found entity 1: clock_2_master_read_done_sync_module" {  } { { "clock_2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_2.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 clock_2_master_write_done_sync_module " "Info: Found entity 2: clock_2_master_write_done_sync_module" {  } { { "clock_2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_2.v" 66 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "3 clock_2_edge_to_pulse " "Info: Found entity 3: clock_2_edge_to_pulse" {  } { { "clock_2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_2.v" 111 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "4 clock_2_slave_FSM " "Info: Found entity 4: clock_2_slave_FSM" {  } { { "clock_2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_2.v" 148 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "5 clock_2_slave_read_request_sync_module " "Info: Found entity 5: clock_2_slave_read_request_sync_module" {  } { { "clock_2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_2.v" 289 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "6 clock_2_slave_write_request_sync_module " "Info: Found entity 6: clock_2_slave_write_request_sync_module" {  } { { "clock_2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_2.v" 334 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "7 clock_2_master_FSM " "Info: Found entity 7: clock_2_master_FSM" {  } { { "clock_2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_2.v" 379 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "8 clock_2_bit_pipe " "Info: Found entity 8: clock_2_bit_pipe" {  } { { "clock_2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_2.v" 545 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "9 clock_2 " "Info: Found entity 9: clock_2" {  } { { "clock_2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_2.v" 597 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_2 DE2_70_NET_SOPC:u1\|clock_2:the_clock_2 " "Info: Elaborating entity \"clock_2\" for hierarchy \"DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\"" {  } { { "DE2_70_NET_SOPC.v" "the_clock_2" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15526 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_2_master_read_done_sync_module DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_master_read_done_sync_module:clock_2_master_read_done_sync " "Info: Elaborating entity \"clock_2_master_read_done_sync_module\" for hierarchy \"DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_master_read_done_sync_module:clock_2_master_read_done_sync\"" {  } { { "clock_2.v" "clock_2_master_read_done_sync" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_2.v" 684 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_2_master_write_done_sync_module DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_master_write_done_sync_module:clock_2_master_write_done_sync " "Info: Elaborating entity \"clock_2_master_write_done_sync_module\" for hierarchy \"DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_master_write_done_sync_module:clock_2_master_write_done_sync\"" {  } { { "clock_2.v" "clock_2_master_write_done_sync" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_2.v" 693 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_2_edge_to_pulse DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_edge_to_pulse:read_done_edge_to_pulse " "Info: Elaborating entity \"clock_2_edge_to_pulse\" for hierarchy \"DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_edge_to_pulse:read_done_edge_to_pulse\"" {  } { { "clock_2.v" "read_done_edge_to_pulse" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_2.v" 702 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_2_slave_FSM DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_slave_FSM:slave_FSM " "Info: Elaborating entity \"clock_2_slave_FSM\" for hierarchy \"DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_slave_FSM:slave_FSM\"" {  } { { "clock_2.v" "slave_FSM" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_2.v" 725 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_2_slave_read_request_sync_module DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_slave_read_request_sync_module:clock_2_slave_read_request_sync " "Info: Elaborating entity \"clock_2_slave_read_request_sync_module\" for hierarchy \"DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_slave_read_request_sync_module:clock_2_slave_read_request_sync\"" {  } { { "clock_2.v" "clock_2_slave_read_request_sync" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_2.v" 734 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_2_slave_write_request_sync_module DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_slave_write_request_sync_module:clock_2_slave_write_request_sync " "Info: Elaborating entity \"clock_2_slave_write_request_sync_module\" for hierarchy \"DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_slave_write_request_sync_module:clock_2_slave_write_request_sync\"" {  } { { "clock_2.v" "clock_2_slave_write_request_sync" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_2.v" 743 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_2_master_FSM DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_master_FSM:master_FSM " "Info: Elaborating entity \"clock_2_master_FSM\" for hierarchy \"DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_master_FSM:master_FSM\"" {  } { { "clock_2.v" "master_FSM" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_2.v" 775 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_2_bit_pipe DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_bit_pipe:endofpacket_bit_pipe " "Info: Elaborating entity \"clock_2_bit_pipe\" for hierarchy \"DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_bit_pipe:endofpacket_bit_pipe\"" {  } { { "clock_2.v" "endofpacket_bit_pipe" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_2.v" 786 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_arbitrator DE2_70_NET_SOPC:u1\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module " "Info: Elaborating entity \"cpu_jtag_debug_module_arbitrator\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\"" {  } { { "DE2_70_NET_SOPC.v" "the_cpu_jtag_debug_module" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15568 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_data_master_arbitrator DE2_70_NET_SOPC:u1\|cpu_data_master_arbitrator:the_cpu_data_master " "Info: Elaborating entity \"cpu_data_master_arbitrator\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu_data_master_arbitrator:the_cpu_data_master\"" {  } { { "DE2_70_NET_SOPC.v" "the_cpu_data_master" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15795 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DM9000A_s1_irq_from_sa_clock_crossing_cpu_data_master_module DE2_70_NET_SOPC:u1\|cpu_data_master_arbitrator:the_cpu_data_master\|DM9000A_s1_irq_from_sa_clock_crossing_cpu_data_master_module:DM9000A_s1_irq_from_sa_clock_crossing_cpu_data_master " "Info: Elaborating entity \"DM9000A_s1_irq_from_sa_clock_crossing_cpu_data_master_module\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu_data_master_arbitrator:the_cpu_data_master\|DM9000A_s1_irq_from_sa_clock_crossing_cpu_data_master_module:DM9000A_s1_irq_from_sa_clock_crossing_cpu_data_master\"" {  } { { "DE2_70_NET_SOPC.v" "DM9000A_s1_irq_from_sa_clock_crossing_cpu_data_master" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 3620 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master_module DE2_70_NET_SOPC:u1\|cpu_data_master_arbitrator:the_cpu_data_master\|jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master_module:jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master " "Info: Elaborating entity \"jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master_module\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu_data_master_arbitrator:the_cpu_data_master\|jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master_module:jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master\"" {  } { { "DE2_70_NET_SOPC.v" "jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 3861 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_instruction_master_arbitrator DE2_70_NET_SOPC:u1\|cpu_instruction_master_arbitrator:the_cpu_instruction_master " "Info: Elaborating entity \"cpu_instruction_master_arbitrator\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu_instruction_master_arbitrator:the_cpu_instruction_master\"" {  } { { "DE2_70_NET_SOPC.v" "the_cpu_instruction_master" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15850 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "cpu.v 30 30 " "Warning: Using design file cpu.v, which is not specified as a design file for the current project, but contains definitions for 30 design units and 30 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_ic_data_module " "Info: Found entity 1: cpu_ic_data_module" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 cpu_ic_tag_module " "Info: Found entity 2: cpu_ic_tag_module" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 123 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "3 cpu_bht_module " "Info: Found entity 3: cpu_bht_module" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 227 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "4 cpu_register_bank_a_module " "Info: Found entity 4: cpu_register_bank_a_module" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 331 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "5 cpu_register_bank_b_module " "Info: Found entity 5: cpu_register_bank_b_module" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 435 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "6 cpu_dc_tag_module " "Info: Found entity 6: cpu_dc_tag_module" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 539 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "7 cpu_dc_data_module " "Info: Found entity 7: cpu_dc_data_module" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 643 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "8 cpu_dc_victim_module " "Info: Found entity 8: cpu_dc_victim_module" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 751 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "9 cpu_nios2_oci_debug " "Info: Found entity 9: cpu_nios2_oci_debug" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 853 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "10 cpu_ociram_lpm_dram_bdp_component_module " "Info: Found entity 10: cpu_ociram_lpm_dram_bdp_component_module" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 970 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "11 cpu_nios2_ocimem " "Info: Found entity 11: cpu_nios2_ocimem" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1060 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "12 cpu_nios2_avalon_reg " "Info: Found entity 12: cpu_nios2_avalon_reg" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1203 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "13 cpu_nios2_oci_break " "Info: Found entity 13: cpu_nios2_oci_break" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1294 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "14 cpu_nios2_oci_xbrk " "Info: Found entity 14: cpu_nios2_oci_xbrk" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1769 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "15 cpu_nios2_oci_match_paired " "Info: Found entity 15: cpu_nios2_oci_match_paired" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 2058 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "16 cpu_nios2_oci_match_single " "Info: Found entity 16: cpu_nios2_oci_match_single" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 2093 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "17 cpu_nios2_oci_dbrk " "Info: Found entity 17: cpu_nios2_oci_dbrk" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 2126 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "18 cpu_nios2_oci_itrace " "Info: Found entity 18: cpu_nios2_oci_itrace" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 2354 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "19 cpu_nios2_oci_td_mode " "Info: Found entity 19: cpu_nios2_oci_td_mode" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 2637 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "20 cpu_nios2_oci_dtrace " "Info: Found entity 20: cpu_nios2_oci_dtrace" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 2701 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "21 cpu_nios2_oci_compute_tm_count " "Info: Found entity 21: cpu_nios2_oci_compute_tm_count" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 2791 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "22 cpu_nios2_oci_fifowp_inc " "Info: Found entity 22: cpu_nios2_oci_fifowp_inc" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 2859 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "23 cpu_nios2_oci_fifocount_inc " "Info: Found entity 23: cpu_nios2_oci_fifocount_inc" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 2898 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "24 cpu_nios2_oci_fifo " "Info: Found entity 24: cpu_nios2_oci_fifo" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 2941 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "25 cpu_nios2_oci_pib " "Info: Found entity 25: cpu_nios2_oci_pib" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3426 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "26 cpu_traceram_lpm_dram_bdp_component_module " "Info: Found entity 26: cpu_traceram_lpm_dram_bdp_component_module" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3491 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "27 cpu_nios2_oci_im " "Info: Found entity 27: cpu_nios2_oci_im" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3577 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "28 cpu_nios2_performance_monitors " "Info: Found entity 28: cpu_nios2_performance_monitors" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3711 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "29 cpu_nios2_oci " "Info: Found entity 29: cpu_nios2_oci" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3724 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "30 cpu " "Info: Found entity 30: cpu" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4247 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu DE2_70_NET_SOPC:u1\|cpu:the_cpu " "Info: Elaborating entity \"cpu\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\"" {  } { { "DE2_70_NET_SOPC.v" "the_cpu" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15882 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_test_bench.v 1 1 " "Warning: Using design file cpu_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_test_bench " "Info: Found entity 1: cpu_test_bench" {  } { { "cpu_test_bench.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu_test_bench.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_test_bench DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench " "Info: Elaborating entity \"cpu_test_bench\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\"" {  } { { "cpu.v" "the_cpu_test_bench" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 5996 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ic_data_module DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data " "Info: Elaborating entity \"cpu_ic_data_module\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\"" {  } { { "cpu.v" "cpu_ic_data" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 6997 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altsyncram c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf " "Warning: Entity \"altsyncram\" obtained from \"c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../altera/71/quartus/libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../altera/71/quartus/libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 435 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 98 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 98 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cub1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_cub1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cub1 " "Info: Found entity 1: altsyncram_cub1" {  } { { "db/altsyncram_cub1.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_cub1.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cub1 DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cub1:auto_generated " "Info: Elaborating entity \"altsyncram_cub1\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cub1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k1l1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_k1l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k1l1 " "Info: Found entity 1: altsyncram_k1l1" {  } { { "db/altsyncram_k1l1.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_k1l1.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k1l1 DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cub1:auto_generated\|altsyncram_k1l1:altsyncram1 " "Info: Elaborating entity \"altsyncram_k1l1\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cub1:auto_generated\|altsyncram_k1l1:altsyncram1\"" {  } { { "db/altsyncram_cub1.tdf" "altsyncram1" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_cub1.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ic_tag_module DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag " "Info: Elaborating entity \"cpu_ic_tag_module\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\"" {  } { { "cpu.v" "cpu_ic_tag" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 7063 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 201 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 201 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mge1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_mge1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mge1 " "Info: Found entity 1: altsyncram_mge1" {  } { { "db/altsyncram_mge1.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_mge1.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mge1 DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_mge1:auto_generated " "Info: Elaborating entity \"altsyncram_mge1\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_mge1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_bht_module DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_bht_module:cpu_bht " "Info: Elaborating entity \"cpu_bht_module\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_bht_module:cpu_bht\"" {  } { { "cpu.v" "cpu_bht" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 7266 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 305 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 305 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b4e1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_b4e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b4e1 " "Info: Found entity 1: altsyncram_b4e1" {  } { { "db/altsyncram_b4e1.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_b4e1.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b4e1 DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\|altsyncram_b4e1:auto_generated " "Info: Elaborating entity \"altsyncram_b4e1\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\|altsyncram_b4e1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_abn1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_abn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_abn1 " "Info: Found entity 1: altsyncram_abn1" {  } { { "db/altsyncram_abn1.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_abn1.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_abn1 DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\|altsyncram_b4e1:auto_generated\|altsyncram_abn1:altsyncram1 " "Info: Elaborating entity \"altsyncram_abn1\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\|altsyncram_b4e1:auto_generated\|altsyncram_abn1:altsyncram1\"" {  } { { "db/altsyncram_b4e1.tdf" "altsyncram1" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_b4e1.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_register_bank_a_module DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a " "Info: Elaborating entity \"cpu_register_bank_a_module\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\"" {  } { { "cpu.v" "cpu_register_bank_a" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 7860 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 409 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 409 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l6e1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_l6e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l6e1 " "Info: Found entity 1: altsyncram_l6e1" {  } { { "db/altsyncram_l6e1.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_l6e1.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l6e1 DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_l6e1:auto_generated " "Info: Elaborating entity \"altsyncram_l6e1\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_l6e1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_register_bank_b_module DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b " "Info: Elaborating entity \"cpu_register_bank_b_module\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\"" {  } { { "cpu.v" "cpu_register_bank_b" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 7883 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 513 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 513 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m6e1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_m6e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m6e1 " "Info: Found entity 1: altsyncram_m6e1" {  } { { "db/altsyncram_m6e1.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_m6e1.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m6e1 DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_m6e1:auto_generated " "Info: Elaborating entity \"altsyncram_m6e1\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_m6e1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_dc_tag_module DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag " "Info: Elaborating entity \"cpu_dc_tag_module\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\"" {  } { { "cpu.v" "cpu_dc_tag" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 8550 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 617 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 617 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lde1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_lde1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lde1 " "Info: Found entity 1: altsyncram_lde1" {  } { { "db/altsyncram_lde1.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_lde1.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lde1 DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lde1:auto_generated " "Info: Elaborating entity \"altsyncram_lde1\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_dc_tag_module:cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lde1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_dc_data_module DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data " "Info: Elaborating entity \"cpu_dc_data_module\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\"" {  } { { "cpu.v" "cpu_dc_data" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 8606 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 725 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 725 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uce1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_uce1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uce1 " "Info: Found entity 1: altsyncram_uce1" {  } { { "db/altsyncram_uce1.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_uce1.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uce1 DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_uce1:auto_generated " "Info: Elaborating entity \"altsyncram_uce1\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_uce1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_chp1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_chp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_chp1 " "Info: Found entity 1: altsyncram_chp1" {  } { { "db/altsyncram_chp1.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_chp1.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_chp1 DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_uce1:auto_generated\|altsyncram_chp1:altsyncram1 " "Info: Elaborating entity \"altsyncram_chp1\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_dc_data_module:cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_uce1:auto_generated\|altsyncram_chp1:altsyncram1\"" {  } { { "db/altsyncram_uce1.tdf" "altsyncram1" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_uce1.tdf" 39 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_dc_victim_module DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim " "Info: Elaborating entity \"cpu_dc_victim_module\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\"" {  } { { "cpu.v" "cpu_dc_victim" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 8623 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 828 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 828 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_reb1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_reb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_reb1 " "Info: Found entity 1: altsyncram_reb1" {  } { { "db/altsyncram_reb1.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_reb1.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_reb1 DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_reb1:auto_generated " "Info: Elaborating entity \"altsyncram_reb1\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_dc_victim_module:cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_reb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_mult_cell.v 1 1 " "Warning: Using design file cpu_mult_cell.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_mult_cell " "Info: Found entity 1: cpu_mult_cell" {  } { { "cpu_mult_cell.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu_mult_cell.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mult_cell DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell " "Info: Elaborating entity \"cpu_mult_cell\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\"" {  } { { "cpu.v" "the_cpu_mult_cell" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 9444 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../altera/71/quartus/libraries/megafunctions/altmult_add.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../altera/71/quartus/libraries/megafunctions/altmult_add.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altmult_add " "Info: Found entity 1: altmult_add" {  } { { "altmult_add.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altmult_add.tdf" 360 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1 " "Info: Elaborating entity \"altmult_add\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\"" {  } { { "cpu_mult_cell.v" "the_altmult_add_part_1" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu_mult_cell.v" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1 " "Info: Elaborated megafunction instantiation \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\"" {  } { { "cpu_mult_cell.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu_mult_cell.v" 49 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_4cr2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_add_4cr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_4cr2 " "Info: Found entity 1: mult_add_4cr2" {  } { { "db/mult_add_4cr2.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/mult_add_4cr2.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_4cr2 DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_4cr2:auto_generated " "Info: Elaborating entity \"mult_add_4cr2\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_4cr2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_2o81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/ded_mult_2o81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_2o81 " "Info: Found entity 1: ded_mult_2o81" {  } { { "db/ded_mult_2o81.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/ded_mult_2o81.tdf" 34 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_2o81 DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_4cr2:auto_generated\|ded_mult_2o81:ded_mult1 " "Info: Elaborating entity \"ded_mult_2o81\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_4cr2:auto_generated\|ded_mult_2o81:ded_mult1\"" {  } { { "db/mult_add_4cr2.tdf" "ded_mult1" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/mult_add_4cr2.tdf" 33 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_93c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_93c " "Info: Found entity 1: dffpipe_93c" {  } { { "db/dffpipe_93c.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/dffpipe_93c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_93c DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_4cr2:auto_generated\|ded_mult_2o81:ded_mult1\|dffpipe_93c:pre_result " "Info: Elaborating entity \"dffpipe_93c\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_4cr2:auto_generated\|ded_mult_2o81:ded_mult1\|dffpipe_93c:pre_result\"" {  } { { "db/ded_mult_2o81.tdf" "pre_result" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/ded_mult_2o81.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2 " "Info: Elaborating entity \"altmult_add\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\"" {  } { { "cpu_mult_cell.v" "the_altmult_add_part_2" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu_mult_cell.v" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2 " "Info: Elaborated megafunction instantiation \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\"" {  } { { "cpu_mult_cell.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu_mult_cell.v" 89 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_6cr2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_add_6cr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_6cr2 " "Info: Found entity 1: mult_add_6cr2" {  } { { "db/mult_add_6cr2.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/mult_add_6cr2.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_6cr2 DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_6cr2:auto_generated " "Info: Elaborating entity \"mult_add_6cr2\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_6cr2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/altmult_add.tdf" 535 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci " "Info: Elaborating entity \"cpu_nios2_oci\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\"" {  } { { "cpu.v" "the_cpu_nios2_oci" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 9811 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_debug DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug " "Info: Elaborating entity \"cpu_nios2_oci_debug\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\"" {  } { { "cpu.v" "the_cpu_nios2_oci_debug" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3939 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_ocimem DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem " "Info: Elaborating entity \"cpu_nios2_ocimem\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\"" {  } { { "cpu.v" "the_cpu_nios2_ocimem" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3959 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ociram_lpm_dram_bdp_component_module DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component " "Info: Elaborating entity \"cpu_ociram_lpm_dram_bdp_component_module\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\"" {  } { { "cpu.v" "cpu_ociram_lpm_dram_bdp_component" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1173 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1024 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1024 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t072.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_t072.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t072 " "Info: Found entity 1: altsyncram_t072" {  } { { "db/altsyncram_t072.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_t072.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t072 DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_t072:auto_generated " "Info: Elaborating entity \"altsyncram_t072\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_t072:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_avalon_reg DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg " "Info: Elaborating entity \"cpu_nios2_avalon_reg\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\"" {  } { { "cpu.v" "the_cpu_nios2_avalon_reg" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3979 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_break DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break " "Info: Elaborating entity \"cpu_nios2_oci_break\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\"" {  } { { "cpu.v" "the_cpu_nios2_oci_break" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4022 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_xbrk DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk " "Info: Elaborating entity \"cpu_nios2_oci_xbrk\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\"" {  } { { "cpu.v" "the_cpu_nios2_oci_xbrk" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4049 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_dbrk DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk " "Info: Elaborating entity \"cpu_nios2_oci_dbrk\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\"" {  } { { "cpu.v" "the_cpu_nios2_oci_dbrk" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4086 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_match_paired DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired " "Info: Elaborating entity \"cpu_nios2_oci_match_paired\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired\"" {  } { { "cpu.v" "cpu_nios2_oci_dbrk_hit0_match_paired" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 2248 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_match_single DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single " "Info: Elaborating entity \"cpu_nios2_oci_match_single\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single\"" {  } { { "cpu.v" "cpu_nios2_oci_dbrk_hit0_match_single" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 2259 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_itrace DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace " "Info: Elaborating entity \"cpu_nios2_oci_itrace\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\"" {  } { { "cpu.v" "the_cpu_nios2_oci_itrace" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4124 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_dtrace DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace " "Info: Elaborating entity \"cpu_nios2_oci_dtrace\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\"" {  } { { "cpu.v" "the_cpu_nios2_oci_dtrace" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4139 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_td_mode DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode " "Info: Elaborating entity \"cpu_nios2_oci_td_mode\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "cpu.v" "cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 2749 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifo DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo " "Info: Elaborating entity \"cpu_nios2_oci_fifo\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\"" {  } { { "cpu.v" "the_cpu_nios2_oci_fifo" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4154 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_compute_tm_count DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count " "Info: Elaborating entity \"cpu_nios2_oci_compute_tm_count\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "cpu.v" "cpu_nios2_oci_compute_tm_count_tm_count" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3060 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifowp_inc DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp " "Info: Elaborating entity \"cpu_nios2_oci_fifowp_inc\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "cpu.v" "cpu_nios2_oci_fifowp_inc_fifowp" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3070 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifocount_inc DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount " "Info: Elaborating entity \"cpu_nios2_oci_fifocount_inc\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "cpu.v" "cpu_nios2_oci_fifocount_inc_fifocount" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3080 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_pib DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib " "Info: Elaborating entity \"cpu_nios2_oci_pib\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib\"" {  } { { "cpu.v" "the_cpu_nios2_oci_pib" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4164 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_im DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im " "Info: Elaborating entity \"cpu_nios2_oci_im\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\"" {  } { { "cpu.v" "the_cpu_nios2_oci_im" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4185 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_traceram_lpm_dram_bdp_component_module DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component " "Info: Elaborating entity \"cpu_traceram_lpm_dram_bdp_component_module\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\"" {  } { { "cpu.v" "cpu_traceram_lpm_dram_bdp_component" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3681 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "the_altsyncram" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3542 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3542 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e502.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_e502.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e502 " "Info: Found entity 1: altsyncram_e502" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_e502.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e502 DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated " "Info: Elaborating entity \"altsyncram_e502\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_wrapper.v 1 1 " "Warning: Using design file cpu_jtag_debug_module_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_wrapper " "Info: Found entity 1: cpu_jtag_debug_module_wrapper" {  } { { "cpu_jtag_debug_module_wrapper.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu_jtag_debug_module_wrapper.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_wrapper DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper " "Info: Elaborating entity \"cpu_jtag_debug_module_wrapper\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\"" {  } { { "cpu.v" "the_cpu_jtag_debug_module_wrapper" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4228 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module.v 1 1 " "Warning: Using design file cpu_jtag_debug_module.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module " "Info: Found entity 1: cpu_jtag_debug_module" {  } { { "cpu_jtag_debug_module.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu_jtag_debug_module.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1 " "Info: Elaborating entity \"cpu_jtag_debug_module\" for hierarchy \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\"" {  } { { "cpu_jtag_debug_module_wrapper.v" "the_cpu_jtag_debug_module1" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu_jtag_debug_module_wrapper.v" 210 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_sclk_s1_arbitrator DE2_70_NET_SOPC:u1\|i2c_sclk_s1_arbitrator:the_i2c_sclk_s1 " "Info: Elaborating entity \"i2c_sclk_s1_arbitrator\" for hierarchy \"DE2_70_NET_SOPC:u1\|i2c_sclk_s1_arbitrator:the_i2c_sclk_s1\"" {  } { { "DE2_70_NET_SOPC.v" "the_i2c_sclk_s1" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15903 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "i2c_sclk.v 1 1 " "Warning: Using design file i2c_sclk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_sclk " "Info: Found entity 1: i2c_sclk" {  } { { "i2c_sclk.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/i2c_sclk.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_sclk DE2_70_NET_SOPC:u1\|i2c_sclk:the_i2c_sclk " "Info: Elaborating entity \"i2c_sclk\" for hierarchy \"DE2_70_NET_SOPC:u1\|i2c_sclk:the_i2c_sclk\"" {  } { { "DE2_70_NET_SOPC.v" "the_i2c_sclk" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15914 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_sdat_s1_arbitrator DE2_70_NET_SOPC:u1\|i2c_sdat_s1_arbitrator:the_i2c_sdat_s1 " "Info: Elaborating entity \"i2c_sdat_s1_arbitrator\" for hierarchy \"DE2_70_NET_SOPC:u1\|i2c_sdat_s1_arbitrator:the_i2c_sdat_s1\"" {  } { { "DE2_70_NET_SOPC.v" "the_i2c_sdat_s1" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15939 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "i2c_sdat.v 1 1 " "Warning: Using design file i2c_sdat.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_sdat " "Info: Found entity 1: i2c_sdat" {  } { { "i2c_sdat.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/i2c_sdat.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_sdat DE2_70_NET_SOPC:u1\|i2c_sdat:the_i2c_sdat " "Info: Elaborating entity \"i2c_sdat\" for hierarchy \"DE2_70_NET_SOPC:u1\|i2c_sdat:the_i2c_sdat\"" {  } { { "DE2_70_NET_SOPC.v" "the_i2c_sdat" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15951 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_avalon_jtag_slave_arbitrator DE2_70_NET_SOPC:u1\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave " "Info: Elaborating entity \"jtag_uart_avalon_jtag_slave_arbitrator\" for hierarchy \"DE2_70_NET_SOPC:u1\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave\"" {  } { { "DE2_70_NET_SOPC.v" "the_jtag_uart_avalon_jtag_slave" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15983 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "jtag_uart.v 7 7 " "Warning: Using design file jtag_uart.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_log_module " "Info: Found entity 1: jtag_uart_log_module" {  } { { "jtag_uart.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/jtag_uart.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_sim_scfifo_w " "Info: Found entity 2: jtag_uart_sim_scfifo_w" {  } { { "jtag_uart.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/jtag_uart.v" 65 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "3 jtag_uart_scfifo_w " "Info: Found entity 3: jtag_uart_scfifo_w" {  } { { "jtag_uart.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/jtag_uart.v" 120 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_drom_module " "Info: Found entity 4: jtag_uart_drom_module" {  } { { "jtag_uart.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/jtag_uart.v" 202 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_sim_scfifo_r " "Info: Found entity 5: jtag_uart_sim_scfifo_r" {  } { { "jtag_uart.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/jtag_uart.v" 351 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "6 jtag_uart_scfifo_r " "Info: Found entity 6: jtag_uart_scfifo_r" {  } { { "jtag_uart.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/jtag_uart.v" 436 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "7 jtag_uart " "Info: Found entity 7: jtag_uart" {  } { { "jtag_uart.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/jtag_uart.v" 520 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart " "Info: Elaborating entity \"jtag_uart\" for hierarchy \"DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\"" {  } { { "DE2_70_NET_SOPC.v" "the_jtag_uart" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15999 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_w DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w " "Info: Elaborating entity \"jtag_uart_scfifo_w\" for hierarchy \"DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\"" {  } { { "jtag_uart.v" "the_jtag_uart_scfifo_w" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/jtag_uart.v" 608 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../altera/71/quartus/libraries/megafunctions/scfifo.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../altera/71/quartus/libraries/megafunctions/scfifo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo " "Info: Found entity 1: scfifo" {  } { { "scfifo.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/scfifo.tdf" 236 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Elaborating entity \"scfifo\" for hierarchy \"DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.v" "wfifo" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/jtag_uart.v" 180 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Elaborated megafunction instantiation \"DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/jtag_uart.v" 180 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Info: Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Info: Elaborating entity \"scfifo_1n21\" for hierarchy \"DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Info: Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Info: Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Info: Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Info: Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Info: Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/cntr_rj7.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Info: Elaborating entity \"cntr_rj7\" for hierarchy \"DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Info: Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/dpram_5h21.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Info: Elaborating entity \"dpram_5h21\" for hierarchy \"DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Info: Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_9tl1.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Info: Elaborating entity \"altsyncram_9tl1\" for hierarchy \"DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/dpram_5h21.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Info: Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/cntr_fjb.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Info: Elaborating entity \"cntr_fjb\" for hierarchy \"DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_r DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r " "Info: Elaborating entity \"jtag_uart_scfifo_r\" for hierarchy \"DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r\"" {  } { { "jtag_uart.v" "the_jtag_uart_scfifo_r" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/jtag_uart.v" 622 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_jtag_atlantic " "Info: Found entity 1: alt_jtag_atlantic" {  } { { "../../../altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "C:/altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 132 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info: Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.v" "jtag_uart_alt_jtag_atlantic" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/jtag_uart.v" 758 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info: Elaborated megafunction instantiation \"DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/jtag_uart.v" 758 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_control_slave_arbitrator DE2_70_NET_SOPC:u1\|lcd_control_slave_arbitrator:the_lcd_control_slave " "Info: Elaborating entity \"lcd_control_slave_arbitrator\" for hierarchy \"DE2_70_NET_SOPC:u1\|lcd_control_slave_arbitrator:the_lcd_control_slave\"" {  } { { "DE2_70_NET_SOPC.v" "the_lcd_control_slave" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16026 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lcd.v(57) " "Warning (10273): Verilog HDL warning at lcd.v(57): extended using \"x\" or \"z\"" {  } { { "lcd.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/lcd.v" 57 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "lcd.v 1 1 " "Warning: Using design file lcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Info: Found entity 1: lcd" {  } { { "lcd.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/lcd.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd DE2_70_NET_SOPC:u1\|lcd:the_lcd " "Info: Elaborating entity \"lcd\" for hierarchy \"DE2_70_NET_SOPC:u1\|lcd:the_lcd\"" {  } { { "DE2_70_NET_SOPC.v" "the_lcd" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16040 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onchip_mem_s1_arbitrator DE2_70_NET_SOPC:u1\|onchip_mem_s1_arbitrator:the_onchip_mem_s1 " "Info: Elaborating entity \"onchip_mem_s1_arbitrator\" for hierarchy \"DE2_70_NET_SOPC:u1\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\"" {  } { { "DE2_70_NET_SOPC.v" "the_onchip_mem_s1" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16076 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "onchip_mem.v 1 1 " "Warning: Using design file onchip_mem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 onchip_mem " "Info: Found entity 1: onchip_mem" {  } { { "onchip_mem.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/onchip_mem.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onchip_mem DE2_70_NET_SOPC:u1\|onchip_mem:the_onchip_mem " "Info: Elaborating entity \"onchip_mem\" for hierarchy \"DE2_70_NET_SOPC:u1\|onchip_mem:the_onchip_mem\"" {  } { { "DE2_70_NET_SOPC.v" "the_onchip_mem" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16088 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_70_NET_SOPC:u1\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"DE2_70_NET_SOPC:u1\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "onchip_mem.v" "the_altsyncram" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/onchip_mem.v" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_70_NET_SOPC:u1\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"DE2_70_NET_SOPC:u1\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "onchip_mem.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/onchip_mem.v" 90 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3jb1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3jb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3jb1 " "Info: Found entity 1: altsyncram_3jb1" {  } { { "db/altsyncram_3jb1.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_3jb1.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3jb1 DE2_70_NET_SOPC:u1\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\|altsyncram_3jb1:auto_generated " "Info: Elaborating entity \"altsyncram_3jb1\" for hierarchy \"DE2_70_NET_SOPC:u1\|onchip_mem:the_onchip_mem\|altsyncram:the_altsyncram\|altsyncram_3jb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_button_s1_arbitrator DE2_70_NET_SOPC:u1\|pio_button_s1_arbitrator:the_pio_button_s1 " "Info: Elaborating entity \"pio_button_s1_arbitrator\" for hierarchy \"DE2_70_NET_SOPC:u1\|pio_button_s1_arbitrator:the_pio_button_s1\"" {  } { { "DE2_70_NET_SOPC.v" "the_pio_button_s1" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16115 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "pio_button.v 1 1 " "Warning: Using design file pio_button.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pio_button " "Info: Found entity 1: pio_button" {  } { { "pio_button.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/pio_button.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_button DE2_70_NET_SOPC:u1\|pio_button:the_pio_button " "Info: Elaborating entity \"pio_button\" for hierarchy \"DE2_70_NET_SOPC:u1\|pio_button:the_pio_button\"" {  } { { "DE2_70_NET_SOPC.v" "the_pio_button" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16128 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_green_led_s1_arbitrator DE2_70_NET_SOPC:u1\|pio_green_led_s1_arbitrator:the_pio_green_led_s1 " "Info: Elaborating entity \"pio_green_led_s1_arbitrator\" for hierarchy \"DE2_70_NET_SOPC:u1\|pio_green_led_s1_arbitrator:the_pio_green_led_s1\"" {  } { { "DE2_70_NET_SOPC.v" "the_pio_green_led_s1" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16149 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "pio_green_led.v 1 1 " "Warning: Using design file pio_green_led.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pio_green_led " "Info: Found entity 1: pio_green_led" {  } { { "pio_green_led.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/pio_green_led.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_green_led DE2_70_NET_SOPC:u1\|pio_green_led:the_pio_green_led " "Info: Elaborating entity \"pio_green_led\" for hierarchy \"DE2_70_NET_SOPC:u1\|pio_green_led:the_pio_green_led\"" {  } { { "DE2_70_NET_SOPC.v" "the_pio_green_led" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16160 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_red_led_s1_arbitrator DE2_70_NET_SOPC:u1\|pio_red_led_s1_arbitrator:the_pio_red_led_s1 " "Info: Elaborating entity \"pio_red_led_s1_arbitrator\" for hierarchy \"DE2_70_NET_SOPC:u1\|pio_red_led_s1_arbitrator:the_pio_red_led_s1\"" {  } { { "DE2_70_NET_SOPC.v" "the_pio_red_led_s1" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16181 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "pio_red_led.v 1 1 " "Warning: Using design file pio_red_led.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pio_red_led " "Info: Found entity 1: pio_red_led" {  } { { "pio_red_led.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/pio_red_led.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_red_led DE2_70_NET_SOPC:u1\|pio_red_led:the_pio_red_led " "Info: Elaborating entity \"pio_red_led\" for hierarchy \"DE2_70_NET_SOPC:u1\|pio_red_led:the_pio_red_led\"" {  } { { "DE2_70_NET_SOPC.v" "the_pio_red_led" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16192 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_seg_left_s1_arbitrator DE2_70_NET_SOPC:u1\|pio_seg_left_s1_arbitrator:the_pio_seg_left_s1 " "Info: Elaborating entity \"pio_seg_left_s1_arbitrator\" for hierarchy \"DE2_70_NET_SOPC:u1\|pio_seg_left_s1_arbitrator:the_pio_seg_left_s1\"" {  } { { "DE2_70_NET_SOPC.v" "the_pio_seg_left_s1" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16213 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "pio_seg_left.v 1 1 " "Warning: Using design file pio_seg_left.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pio_seg_left " "Info: Found entity 1: pio_seg_left" {  } { { "pio_seg_left.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/pio_seg_left.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_seg_left DE2_70_NET_SOPC:u1\|pio_seg_left:the_pio_seg_left " "Info: Elaborating entity \"pio_seg_left\" for hierarchy \"DE2_70_NET_SOPC:u1\|pio_seg_left:the_pio_seg_left\"" {  } { { "DE2_70_NET_SOPC.v" "the_pio_seg_left" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16224 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_seg_right_s1_arbitrator DE2_70_NET_SOPC:u1\|pio_seg_right_s1_arbitrator:the_pio_seg_right_s1 " "Info: Elaborating entity \"pio_seg_right_s1_arbitrator\" for hierarchy \"DE2_70_NET_SOPC:u1\|pio_seg_right_s1_arbitrator:the_pio_seg_right_s1\"" {  } { { "DE2_70_NET_SOPC.v" "the_pio_seg_right_s1" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16245 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "pio_seg_right.v 1 1 " "Warning: Using design file pio_seg_right.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pio_seg_right " "Info: Found entity 1: pio_seg_right" {  } { { "pio_seg_right.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/pio_seg_right.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_seg_right DE2_70_NET_SOPC:u1\|pio_seg_right:the_pio_seg_right " "Info: Elaborating entity \"pio_seg_right\" for hierarchy \"DE2_70_NET_SOPC:u1\|pio_seg_right:the_pio_seg_right\"" {  } { { "DE2_70_NET_SOPC.v" "the_pio_seg_right" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16256 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_switch_s1_arbitrator DE2_70_NET_SOPC:u1\|pio_switch_s1_arbitrator:the_pio_switch_s1 " "Info: Elaborating entity \"pio_switch_s1_arbitrator\" for hierarchy \"DE2_70_NET_SOPC:u1\|pio_switch_s1_arbitrator:the_pio_switch_s1\"" {  } { { "DE2_70_NET_SOPC.v" "the_pio_switch_s1" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16277 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "pio_switch.v 1 1 " "Warning: Using design file pio_switch.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pio_switch " "Info: Found entity 1: pio_switch" {  } { { "pio_switch.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/pio_switch.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pio_switch DE2_70_NET_SOPC:u1\|pio_switch:the_pio_switch " "Info: Elaborating entity \"pio_switch\" for hierarchy \"DE2_70_NET_SOPC:u1\|pio_switch:the_pio_switch\"" {  } { { "DE2_70_NET_SOPC.v" "the_pio_switch" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16286 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_s1_arbitrator DE2_70_NET_SOPC:u1\|pll_s1_arbitrator:the_pll_s1 " "Info: Elaborating entity \"pll_s1_arbitrator\" for hierarchy \"DE2_70_NET_SOPC:u1\|pll_s1_arbitrator:the_pll_s1\"" {  } { { "DE2_70_NET_SOPC.v" "the_pll_s1" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16312 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CONST_EVENT_EXPR" "pll.v(98) " "Warning (10262): Verilog HDL Event Control warning at pll.v(98): event expression is a constant" {  } { { "pll.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/pll.v" 98 0 0 } }  } 0 10262 "Verilog HDL Event Control warning at %1!s!: event expression is a constant" 1 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "pll.v 1 1 " "Warning: Using design file pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Info: Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/pll.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll DE2_70_NET_SOPC:u1\|pll:the_pll " "Info: Elaborating entity \"pll\" for hierarchy \"DE2_70_NET_SOPC:u1\|pll:the_pll\"" {  } { { "DE2_70_NET_SOPC.v" "the_pll" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16328 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "altpllpll.v 1 1 " "Warning: Using design file altpllpll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altpllpll " "Info: Found entity 1: altpllpll" {  } { { "altpllpll.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/altpllpll.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpllpll DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll " "Info: Elaborating entity \"altpllpll\" for hierarchy \"DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\"" {  } { { "pll.v" "the_pll" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/pll.v" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../altera/71/quartus/libraries/megafunctions/altpll.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../altera/71/quartus/libraries/megafunctions/altpll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll " "Info: Found entity 1: altpll" {  } { { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 462 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\"" {  } { { "altpllpll.v" "altpll_component" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/altpllpll.v" 96 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\"" {  } { { "altpllpll.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/altpllpll.v" 96 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard_avalon_PS2_slave_arbitrator DE2_70_NET_SOPC:u1\|ps2_keyboard_avalon_PS2_slave_arbitrator:the_ps2_keyboard_avalon_PS2_slave " "Info: Elaborating entity \"ps2_keyboard_avalon_PS2_slave_arbitrator\" for hierarchy \"DE2_70_NET_SOPC:u1\|ps2_keyboard_avalon_PS2_slave_arbitrator:the_ps2_keyboard_avalon_PS2_slave\"" {  } { { "DE2_70_NET_SOPC.v" "the_ps2_keyboard_avalon_PS2_slave" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16359 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_NET_SOPC_reset_pll_c0_system_domain_synch_module DE2_70_NET_SOPC:u1\|DE2_70_NET_SOPC_reset_pll_c0_system_domain_synch_module:DE2_70_NET_SOPC_reset_pll_c0_system_domain_synch " "Info: Elaborating entity \"DE2_70_NET_SOPC_reset_pll_c0_system_domain_synch_module\" for hierarchy \"DE2_70_NET_SOPC:u1\|DE2_70_NET_SOPC_reset_pll_c0_system_domain_synch_module:DE2_70_NET_SOPC_reset_pll_c0_system_domain_synch\"" {  } { { "DE2_70_NET_SOPC.v" "DE2_70_NET_SOPC_reset_pll_c0_system_domain_synch" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16371 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "ps2_keyboard.v 1 1 " "Warning: Using design file ps2_keyboard.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Info: Found entity 1: ps2_keyboard" {  } { { "ps2_keyboard.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/ps2_keyboard.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard " "Info: Elaborating entity \"ps2_keyboard\" for hierarchy \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\"" {  } { { "DE2_70_NET_SOPC.v" "the_ps2_keyboard" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16399 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "Altera_UP_Avalon_PS2.v 1 1 " "Warning: Using design file Altera_UP_Avalon_PS2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Avalon_PS2 " "Info: Found entity 1: Altera_UP_Avalon_PS2" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Avalon_PS2 DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2 " "Info: Elaborating entity \"Altera_UP_Avalon_PS2\" for hierarchy \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\"" {  } { { "ps2_keyboard.v" "the_Altera_UP_Avalon_PS2" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/ps2_keyboard.v" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "Altera_UP_PS2.v 1 1 " "Warning: Using design file Altera_UP_PS2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2 " "Info: Found entity 1: Altera_UP_PS2" {  } { { "Altera_UP_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2 DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port " "Info: Elaborating entity \"Altera_UP_PS2\" for hierarchy \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\"" {  } { { "Altera_UP_Avalon_PS2.v" "PS2_Serial_Port" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 179 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "Altera_UP_PS2_Data_In.v 1 1 " "Warning: Using design file Altera_UP_PS2_Data_In.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Info: Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In " "Info: Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "Altera_UP_PS2.v" "PS2_Data_In" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2.v" 222 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "Altera_UP_PS2_Command_Out.v 1 1 " "Warning: Using design file Altera_UP_PS2_Command_Out.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Info: Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Info: Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "Altera_UP_PS2.v" "PS2_Command_Out" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2.v" 242 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO " "Info: Elaborating entity \"scfifo\" for hierarchy \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\"" {  } { { "Altera_UP_Avalon_PS2.v" "Incoming_Data_FIFO" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 205 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO " "Info: Elaborated megafunction instantiation \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\"" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 205 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_tr31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_tr31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_tr31 " "Info: Found entity 1: scfifo_tr31" {  } { { "db/scfifo_tr31.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/scfifo_tr31.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_tr31 DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated " "Info: Elaborating entity \"scfifo_tr31\" for hierarchy \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_gj31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_gj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_gj31 " "Info: Found entity 1: a_dpfifo_gj31" {  } { { "db/a_dpfifo_gj31.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/a_dpfifo_gj31.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_gj31 DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo " "Info: Elaborating entity \"a_dpfifo_gj31\" for hierarchy \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\"" {  } { { "db/scfifo_tr31.tdf" "dpfifo" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/scfifo_tr31.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqd1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_rqd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqd1 " "Info: Found entity 1: altsyncram_rqd1" {  } { { "db/altsyncram_rqd1.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_rqd1.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqd1 DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|altsyncram_rqd1:FIFOram " "Info: Elaborating entity \"altsyncram_rqd1\" for hierarchy \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|altsyncram_rqd1:FIFOram\"" {  } { { "db/a_dpfifo_gj31.tdf" "FIFOram" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/a_dpfifo_gj31.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mbj1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_mbj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mbj1 " "Info: Found entity 1: altsyncram_mbj1" {  } { { "db/altsyncram_mbj1.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_mbj1.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mbj1 DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|altsyncram_rqd1:FIFOram\|altsyncram_mbj1:altsyncram1 " "Info: Elaborating entity \"altsyncram_mbj1\" for hierarchy \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|altsyncram_rqd1:FIFOram\|altsyncram_mbj1:altsyncram1\"" {  } { { "db/altsyncram_rqd1.tdf" "altsyncram1" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_rqd1.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e5b.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_e5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e5b " "Info: Found entity 1: cntr_e5b" {  } { { "db/cntr_e5b.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/cntr_e5b.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_e5b DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_e5b:rd_ptr_msb " "Info: Elaborating entity \"cntr_e5b\" for hierarchy \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_e5b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_gj31.tdf" "rd_ptr_msb" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/a_dpfifo_gj31.tdf" 60 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r57.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_r57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r57 " "Info: Found entity 1: cntr_r57" {  } { { "db/cntr_r57.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/cntr_r57.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_r57 DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_r57:usedw_counter " "Info: Elaborating entity \"cntr_r57\" for hierarchy \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_r57:usedw_counter\"" {  } { { "db/a_dpfifo_gj31.tdf" "usedw_counter" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/a_dpfifo_gj31.tdf" 61 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_f5b.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_f5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_f5b " "Info: Found entity 1: cntr_f5b" {  } { { "db/cntr_f5b.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/cntr_f5b.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_f5b DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr " "Info: Elaborating entity \"cntr_f5b\" for hierarchy \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\"" {  } { { "db/a_dpfifo_gj31.tdf" "wr_ptr" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/a_dpfifo_gj31.tdf" 62 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_mouse_avalon_PS2_slave_arbitrator DE2_70_NET_SOPC:u1\|ps2_mouse_avalon_PS2_slave_arbitrator:the_ps2_mouse_avalon_PS2_slave " "Info: Elaborating entity \"ps2_mouse_avalon_PS2_slave_arbitrator\" for hierarchy \"DE2_70_NET_SOPC:u1\|ps2_mouse_avalon_PS2_slave_arbitrator:the_ps2_mouse_avalon_PS2_slave\"" {  } { { "DE2_70_NET_SOPC.v" "the_ps2_mouse_avalon_PS2_slave" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16430 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "ps2_mouse.v 1 1 " "Warning: Using design file ps2_mouse.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_mouse " "Info: Found entity 1: ps2_mouse" {  } { { "ps2_mouse.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/ps2_mouse.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_mouse DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse " "Info: Elaborating entity \"ps2_mouse\" for hierarchy \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\"" {  } { { "DE2_70_NET_SOPC.v" "the_ps2_mouse" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16447 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_clk_s1_arbitrator DE2_70_NET_SOPC:u1\|sd_clk_s1_arbitrator:the_sd_clk_s1 " "Info: Elaborating entity \"sd_clk_s1_arbitrator\" for hierarchy \"DE2_70_NET_SOPC:u1\|sd_clk_s1_arbitrator:the_sd_clk_s1\"" {  } { { "DE2_70_NET_SOPC.v" "the_sd_clk_s1" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16468 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "sd_clk.v 1 1 " "Warning: Using design file sd_clk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sd_clk " "Info: Found entity 1: sd_clk" {  } { { "sd_clk.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sd_clk.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_clk DE2_70_NET_SOPC:u1\|sd_clk:the_sd_clk " "Info: Elaborating entity \"sd_clk\" for hierarchy \"DE2_70_NET_SOPC:u1\|sd_clk:the_sd_clk\"" {  } { { "DE2_70_NET_SOPC.v" "the_sd_clk" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16479 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_cmd_s1_arbitrator DE2_70_NET_SOPC:u1\|sd_cmd_s1_arbitrator:the_sd_cmd_s1 " "Info: Elaborating entity \"sd_cmd_s1_arbitrator\" for hierarchy \"DE2_70_NET_SOPC:u1\|sd_cmd_s1_arbitrator:the_sd_cmd_s1\"" {  } { { "DE2_70_NET_SOPC.v" "the_sd_cmd_s1" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16504 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "sd_cmd.v 1 1 " "Warning: Using design file sd_cmd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sd_cmd " "Info: Found entity 1: sd_cmd" {  } { { "sd_cmd.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sd_cmd.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_cmd DE2_70_NET_SOPC:u1\|sd_cmd:the_sd_cmd " "Info: Elaborating entity \"sd_cmd\" for hierarchy \"DE2_70_NET_SOPC:u1\|sd_cmd:the_sd_cmd\"" {  } { { "DE2_70_NET_SOPC.v" "the_sd_cmd" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16516 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_dat_s1_arbitrator DE2_70_NET_SOPC:u1\|sd_dat_s1_arbitrator:the_sd_dat_s1 " "Info: Elaborating entity \"sd_dat_s1_arbitrator\" for hierarchy \"DE2_70_NET_SOPC:u1\|sd_dat_s1_arbitrator:the_sd_dat_s1\"" {  } { { "DE2_70_NET_SOPC.v" "the_sd_dat_s1" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16541 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "sd_dat.v 1 1 " "Warning: Using design file sd_dat.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sd_dat " "Info: Found entity 1: sd_dat" {  } { { "sd_dat.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sd_dat.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_dat DE2_70_NET_SOPC:u1\|sd_dat:the_sd_dat " "Info: Elaborating entity \"sd_dat\" for hierarchy \"DE2_70_NET_SOPC:u1\|sd_dat:the_sd_dat\"" {  } { { "DE2_70_NET_SOPC.v" "the_sd_dat" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16553 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_dat3_s1_arbitrator DE2_70_NET_SOPC:u1\|sd_dat3_s1_arbitrator:the_sd_dat3_s1 " "Info: Elaborating entity \"sd_dat3_s1_arbitrator\" for hierarchy \"DE2_70_NET_SOPC:u1\|sd_dat3_s1_arbitrator:the_sd_dat3_s1\"" {  } { { "DE2_70_NET_SOPC.v" "the_sd_dat3_s1" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16578 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "sd_dat3.v 1 1 " "Warning: Using design file sd_dat3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sd_dat3 " "Info: Found entity 1: sd_dat3" {  } { { "sd_dat3.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sd_dat3.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_dat3 DE2_70_NET_SOPC:u1\|sd_dat3:the_sd_dat3 " "Info: Elaborating entity \"sd_dat3\" for hierarchy \"DE2_70_NET_SOPC:u1\|sd_dat3:the_sd_dat3\"" {  } { { "DE2_70_NET_SOPC.v" "the_sd_dat3" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16590 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_u1_s1_arbitrator DE2_70_NET_SOPC:u1\|sdram_u1_s1_arbitrator:the_sdram_u1_s1 " "Info: Elaborating entity \"sdram_u1_s1_arbitrator\" for hierarchy \"DE2_70_NET_SOPC:u1\|sdram_u1_s1_arbitrator:the_sdram_u1_s1\"" {  } { { "DE2_70_NET_SOPC.v" "the_sdram_u1_s1" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16633 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_data_master_to_sdram_u1_s1_module DE2_70_NET_SOPC:u1\|sdram_u1_s1_arbitrator:the_sdram_u1_s1\|rdv_fifo_for_cpu_data_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u1_s1 " "Info: Elaborating entity \"rdv_fifo_for_cpu_data_master_to_sdram_u1_s1_module\" for hierarchy \"DE2_70_NET_SOPC:u1\|sdram_u1_s1_arbitrator:the_sdram_u1_s1\|rdv_fifo_for_cpu_data_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u1_s1\"" {  } { { "DE2_70_NET_SOPC.v" "rdv_fifo_for_cpu_data_master_to_sdram_u1_s1" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 10391 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1_module DE2_70_NET_SOPC:u1\|sdram_u1_s1_arbitrator:the_sdram_u1_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1 " "Info: Elaborating entity \"rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1_module\" for hierarchy \"DE2_70_NET_SOPC:u1\|sdram_u1_s1_arbitrator:the_sdram_u1_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1\"" {  } { { "DE2_70_NET_SOPC.v" "rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 10429 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "sdram_u1.v 2 2 " "Warning: Using design file sdram_u1.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_u1_input_efifo_module " "Info: Found entity 1: sdram_u1_input_efifo_module" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 sdram_u1 " "Info: Found entity 2: sdram_u1" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 155 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_u1 DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1 " "Info: Elaborating entity \"sdram_u1\" for hierarchy \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\"" {  } { { "DE2_70_NET_SOPC.v" "the_sdram_u1" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16657 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_2091_UNCONVERTED" "sdram_u1.v(352) " "Warning (10766): Verilog HDL warning at sdram_u1.v(352): ignoring full_case attribute on case statement with explicit default" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 352 0 0 } }  } 0 10766 "Verilog HDL warning at %1!s!: ignoring full_case attribute on case statement with explicit default" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_u1_input_efifo_module DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|sdram_u1_input_efifo_module:the_sdram_u1_input_efifo_module " "Info: Elaborating entity \"sdram_u1_input_efifo_module\" for hierarchy \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|sdram_u1_input_efifo_module:the_sdram_u1_input_efifo_module\"" {  } { { "sdram_u1.v" "the_sdram_u1_input_efifo_module" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 293 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_2091_UNCONVERTED" "sdram_u1.v(67) " "Warning (10766): Verilog HDL warning at sdram_u1.v(67): ignoring full_case attribute on case statement with explicit default" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 67 0 0 } }  } 0 10766 "Verilog HDL warning at %1!s!: ignoring full_case attribute on case statement with explicit default" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_2091_UNCONVERTED" "sdram_u1.v(93) " "Warning (10766): Verilog HDL warning at sdram_u1.v(93): ignoring full_case attribute on case statement with explicit default" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 93 0 0 } }  } 0 10766 "Verilog HDL warning at %1!s!: ignoring full_case attribute on case statement with explicit default" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_2091_UNCONVERTED" "sdram_u1.v(129) " "Warning (10766): Verilog HDL warning at sdram_u1.v(129): ignoring full_case attribute on case statement with explicit default" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 129 0 0 } }  } 0 10766 "Verilog HDL warning at %1!s!: ignoring full_case attribute on case statement with explicit default" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_u2_s1_arbitrator DE2_70_NET_SOPC:u1\|sdram_u2_s1_arbitrator:the_sdram_u2_s1 " "Info: Elaborating entity \"sdram_u2_s1_arbitrator\" for hierarchy \"DE2_70_NET_SOPC:u1\|sdram_u2_s1_arbitrator:the_sdram_u2_s1\"" {  } { { "DE2_70_NET_SOPC.v" "the_sdram_u2_s1" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16700 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_data_master_to_sdram_u2_s1_module DE2_70_NET_SOPC:u1\|sdram_u2_s1_arbitrator:the_sdram_u2_s1\|rdv_fifo_for_cpu_data_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u2_s1 " "Info: Elaborating entity \"rdv_fifo_for_cpu_data_master_to_sdram_u2_s1_module\" for hierarchy \"DE2_70_NET_SOPC:u1\|sdram_u2_s1_arbitrator:the_sdram_u2_s1\|rdv_fifo_for_cpu_data_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u2_s1\"" {  } { { "DE2_70_NET_SOPC.v" "rdv_fifo_for_cpu_data_master_to_sdram_u2_s1" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 11586 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1_module DE2_70_NET_SOPC:u1\|sdram_u2_s1_arbitrator:the_sdram_u2_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1 " "Info: Elaborating entity \"rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1_module\" for hierarchy \"DE2_70_NET_SOPC:u1\|sdram_u2_s1_arbitrator:the_sdram_u2_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1\"" {  } { { "DE2_70_NET_SOPC.v" "rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 11624 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "sdram_u2.v 2 2 " "Warning: Using design file sdram_u2.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_u2_input_efifo_module " "Info: Found entity 1: sdram_u2_input_efifo_module" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 sdram_u2 " "Info: Found entity 2: sdram_u2" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 155 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_u2 DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2 " "Info: Elaborating entity \"sdram_u2\" for hierarchy \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\"" {  } { { "DE2_70_NET_SOPC.v" "the_sdram_u2" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16724 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_2091_UNCONVERTED" "sdram_u2.v(352) " "Warning (10766): Verilog HDL warning at sdram_u2.v(352): ignoring full_case attribute on case statement with explicit default" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 352 0 0 } }  } 0 10766 "Verilog HDL warning at %1!s!: ignoring full_case attribute on case statement with explicit default" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_u2_input_efifo_module DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|sdram_u2_input_efifo_module:the_sdram_u2_input_efifo_module " "Info: Elaborating entity \"sdram_u2_input_efifo_module\" for hierarchy \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|sdram_u2_input_efifo_module:the_sdram_u2_input_efifo_module\"" {  } { { "sdram_u2.v" "the_sdram_u2_input_efifo_module" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 293 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_2091_UNCONVERTED" "sdram_u2.v(67) " "Warning (10766): Verilog HDL warning at sdram_u2.v(67): ignoring full_case attribute on case statement with explicit default" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 67 0 0 } }  } 0 10766 "Verilog HDL warning at %1!s!: ignoring full_case attribute on case statement with explicit default" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_2091_UNCONVERTED" "sdram_u2.v(93) " "Warning (10766): Verilog HDL warning at sdram_u2.v(93): ignoring full_case attribute on case statement with explicit default" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 93 0 0 } }  } 0 10766 "Verilog HDL warning at %1!s!: ignoring full_case attribute on case statement with explicit default" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_2091_UNCONVERTED" "sdram_u2.v(129) " "Warning (10766): Verilog HDL warning at sdram_u2.v(129): ignoring full_case attribute on case statement with explicit default" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 129 0 0 } }  } 0 10766 "Verilog HDL warning at %1!s!: ignoring full_case attribute on case statement with explicit default" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid_control_slave_arbitrator DE2_70_NET_SOPC:u1\|sysid_control_slave_arbitrator:the_sysid_control_slave " "Info: Elaborating entity \"sysid_control_slave_arbitrator\" for hierarchy \"DE2_70_NET_SOPC:u1\|sysid_control_slave_arbitrator:the_sysid_control_slave\"" {  } { { "DE2_70_NET_SOPC.v" "the_sysid_control_slave" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16744 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "sysid.v 1 1 " "Warning: Using design file sysid.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sysid " "Info: Found entity 1: sysid" {  } { { "sysid.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sysid.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid DE2_70_NET_SOPC:u1\|sysid:the_sysid " "Info: Elaborating entity \"sysid\" for hierarchy \"DE2_70_NET_SOPC:u1\|sysid:the_sysid\"" {  } { { "DE2_70_NET_SOPC.v" "the_sysid" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16750 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_s1_arbitrator DE2_70_NET_SOPC:u1\|timer_s1_arbitrator:the_timer_s1 " "Info: Elaborating entity \"timer_s1_arbitrator\" for hierarchy \"DE2_70_NET_SOPC:u1\|timer_s1_arbitrator:the_timer_s1\"" {  } { { "DE2_70_NET_SOPC.v" "the_timer_s1" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16777 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "timer.v 1 1 " "Warning: Using design file timer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Info: Found entity 1: timer" {  } { { "timer.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/timer.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer DE2_70_NET_SOPC:u1\|timer:the_timer " "Info: Elaborating entity \"timer\" for hierarchy \"DE2_70_NET_SOPC:u1\|timer:the_timer\"" {  } { { "DE2_70_NET_SOPC.v" "the_timer" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16789 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_stamp_s1_arbitrator DE2_70_NET_SOPC:u1\|timer_stamp_s1_arbitrator:the_timer_stamp_s1 " "Info: Elaborating entity \"timer_stamp_s1_arbitrator\" for hierarchy \"DE2_70_NET_SOPC:u1\|timer_stamp_s1_arbitrator:the_timer_stamp_s1\"" {  } { { "DE2_70_NET_SOPC.v" "the_timer_stamp_s1" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16816 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "timer_stamp.v 1 1 " "Warning: Using design file timer_stamp.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 timer_stamp " "Info: Found entity 1: timer_stamp" {  } { { "timer_stamp.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/timer_stamp.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_stamp DE2_70_NET_SOPC:u1\|timer_stamp:the_timer_stamp " "Info: Elaborating entity \"timer_stamp\" for hierarchy \"DE2_70_NET_SOPC:u1\|timer_stamp:the_timer_stamp\"" {  } { { "DE2_70_NET_SOPC.v" "the_timer_stamp" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16828 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate_bridge_flash_avalon_slave_arbitrator DE2_70_NET_SOPC:u1\|tristate_bridge_flash_avalon_slave_arbitrator:the_tristate_bridge_flash_avalon_slave " "Info: Elaborating entity \"tristate_bridge_flash_avalon_slave_arbitrator\" for hierarchy \"DE2_70_NET_SOPC:u1\|tristate_bridge_flash_avalon_slave_arbitrator:the_tristate_bridge_flash_avalon_slave\"" {  } { { "DE2_70_NET_SOPC.v" "the_tristate_bridge_flash_avalon_slave" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16867 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate_bridge_ssram_avalon_slave_arbitrator DE2_70_NET_SOPC:u1\|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave " "Info: Elaborating entity \"tristate_bridge_ssram_avalon_slave_arbitrator\" for hierarchy \"DE2_70_NET_SOPC:u1\|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave\"" {  } { { "DE2_70_NET_SOPC.v" "the_tristate_bridge_ssram_avalon_slave" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16903 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_s1_arbitrator DE2_70_NET_SOPC:u1\|uart_s1_arbitrator:the_uart_s1 " "Info: Elaborating entity \"uart_s1_arbitrator\" for hierarchy \"DE2_70_NET_SOPC:u1\|uart_s1_arbitrator:the_uart_s1\"" {  } { { "DE2_70_NET_SOPC.v" "the_uart_s1" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16936 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "uart.v 7 7 " "Warning: Using design file uart.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 uart_log_module " "Info: Found entity 1: uart_log_module" {  } { { "uart.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/uart.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 uart_tx " "Info: Found entity 2: uart_tx" {  } { { "uart.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/uart.v" 63 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "3 uart_rx_stimulus_source_character_source_rom_module " "Info: Found entity 3: uart_rx_stimulus_source_character_source_rom_module" {  } { { "uart.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/uart.v" 232 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "4 uart_rx_stimulus_source " "Info: Found entity 4: uart_rx_stimulus_source" {  } { { "uart.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/uart.v" 376 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "5 uart_rx " "Info: Found entity 5: uart_rx" {  } { { "uart.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/uart.v" 478 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "6 uart_regs " "Info: Found entity 6: uart_regs" {  } { { "uart.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/uart.v" 739 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "7 uart " "Info: Found entity 7: uart" {  } { { "uart.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/uart.v" 1024 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart DE2_70_NET_SOPC:u1\|uart:the_uart " "Info: Elaborating entity \"uart\" for hierarchy \"DE2_70_NET_SOPC:u1\|uart:the_uart\"" {  } { { "DE2_70_NET_SOPC.v" "the_uart" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16956 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx DE2_70_NET_SOPC:u1\|uart:the_uart\|uart_tx:the_uart_tx " "Info: Elaborating entity \"uart_tx\" for hierarchy \"DE2_70_NET_SOPC:u1\|uart:the_uart\|uart_tx:the_uart_tx\"" {  } { { "uart.v" "the_uart_tx" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/uart.v" 1102 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx DE2_70_NET_SOPC:u1\|uart:the_uart\|uart_rx:the_uart_rx " "Info: Elaborating entity \"uart_rx\" for hierarchy \"DE2_70_NET_SOPC:u1\|uart:the_uart\|uart_rx:the_uart_rx\"" {  } { { "uart.v" "the_uart_rx" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/uart.v" 1120 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_stimulus_source DE2_70_NET_SOPC:u1\|uart:the_uart\|uart_rx:the_uart_rx\|uart_rx_stimulus_source:the_uart_rx_stimulus_source " "Info: Elaborating entity \"uart_rx_stimulus_source\" for hierarchy \"DE2_70_NET_SOPC:u1\|uart:the_uart\|uart_rx:the_uart_rx\|uart_rx_stimulus_source:the_uart_rx_stimulus_source\"" {  } { { "uart.v" "the_uart_rx_stimulus_source" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/uart.v" 556 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_regs DE2_70_NET_SOPC:u1\|uart:the_uart\|uart_regs:the_uart_regs " "Info: Elaborating entity \"uart_regs\" for hierarchy \"DE2_70_NET_SOPC:u1\|uart:the_uart\|uart_regs:the_uart_regs\"" {  } { { "uart.v" "the_uart_regs" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/uart.v" 1153 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_NET_SOPC_reset_clk_25_domain_synch_module DE2_70_NET_SOPC:u1\|DE2_70_NET_SOPC_reset_clk_25_domain_synch_module:DE2_70_NET_SOPC_reset_clk_25_domain_synch " "Info: Elaborating entity \"DE2_70_NET_SOPC_reset_clk_25_domain_synch_module\" for hierarchy \"DE2_70_NET_SOPC:u1\|DE2_70_NET_SOPC_reset_clk_25_domain_synch_module:DE2_70_NET_SOPC_reset_clk_25_domain_synch\"" {  } { { "DE2_70_NET_SOPC.v" "DE2_70_NET_SOPC_reset_clk_25_domain_synch" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16965 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_NET_SOPC_reset_pll_c1_memory_domain_synch_module DE2_70_NET_SOPC:u1\|DE2_70_NET_SOPC_reset_pll_c1_memory_domain_synch_module:DE2_70_NET_SOPC_reset_pll_c1_memory_domain_synch " "Info: Elaborating entity \"DE2_70_NET_SOPC_reset_pll_c1_memory_domain_synch_module\" for hierarchy \"DE2_70_NET_SOPC:u1\|DE2_70_NET_SOPC_reset_pll_c1_memory_domain_synch_module:DE2_70_NET_SOPC_reset_pll_c1_memory_domain_synch\"" {  } { { "DE2_70_NET_SOPC.v" "DE2_70_NET_SOPC_reset_pll_c1_memory_domain_synch" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16974 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_70_NET_SOPC_reset_clk_domain_synch_module DE2_70_NET_SOPC:u1\|DE2_70_NET_SOPC_reset_clk_domain_synch_module:DE2_70_NET_SOPC_reset_clk_domain_synch " "Info: Elaborating entity \"DE2_70_NET_SOPC_reset_clk_domain_synch_module\" for hierarchy \"DE2_70_NET_SOPC:u1\|DE2_70_NET_SOPC_reset_clk_domain_synch_module:DE2_70_NET_SOPC_reset_clk_domain_synch\"" {  } { { "DE2_70_NET_SOPC.v" "DE2_70_NET_SOPC_reset_clk_domain_synch" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16983 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "usedw Incoming_Data_FIFO 16 8 " "Warning: Port \"usedw\" on the entity instantiation of \"Incoming_Data_FIFO\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  Extra bits will be left dangling without any fanout logic." {  } { { "Altera_UP_Avalon_PS2.v" "Incoming_Data_FIFO" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 205 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be left dangling without any fanout logic." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "usedw Incoming_Data_FIFO 16 8 " "Warning: Port \"usedw\" on the entity instantiation of \"Incoming_Data_FIFO\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  Extra bits will be left dangling without any fanout logic." {  } { { "Altera_UP_Avalon_PS2.v" "Incoming_Data_FIFO" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 205 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be left dangling without any fanout logic." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b cpu_traceram_lpm_dram_bdp_component 17 7 " "Warning: Port \"address_b\" on the entity instantiation of \"cpu_traceram_lpm_dram_bdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  Extra bits will be ignored." {  } { { "cpu.v" "cpu_traceram_lpm_dram_bdp_component" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3681 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_cpu_nios2_oci_itrace 38 16 " "Warning: Port \"jdo\" on the entity instantiation of \"the_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  Extra bits will be ignored." {  } { { "cpu.v" "the_cpu_nios2_oci_itrace" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4124 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "dbrk cpu_nios2_oci_dbrk_hit3_match_single 78 71 " "Warning: Port \"dbrk\" on the entity instantiation of \"cpu_nios2_oci_dbrk_hit3_match_single\" is connected to a signal of width 78. The formal width of the signal in the module is 71.  Extra bits will be ignored." {  } { { "cpu.v" "cpu_nios2_oci_dbrk_hit3_match_single" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 2307 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "dbrk cpu_nios2_oci_dbrk_hit2_match_single 78 71 " "Warning: Port \"dbrk\" on the entity instantiation of \"cpu_nios2_oci_dbrk_hit2_match_single\" is connected to a signal of width 78. The formal width of the signal in the module is 71.  Extra bits will be ignored." {  } { { "cpu.v" "cpu_nios2_oci_dbrk_hit2_match_single" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 2295 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "dbrka cpu_nios2_oci_dbrk_hit2_match_paired 78 71 " "Warning: Port \"dbrka\" on the entity instantiation of \"cpu_nios2_oci_dbrk_hit2_match_paired\" is connected to a signal of width 78. The formal width of the signal in the module is 71.  Extra bits will be ignored." {  } { { "cpu.v" "cpu_nios2_oci_dbrk_hit2_match_paired" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 2284 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "dbrkb cpu_nios2_oci_dbrk_hit2_match_paired 78 71 " "Warning: Port \"dbrkb\" on the entity instantiation of \"cpu_nios2_oci_dbrk_hit2_match_paired\" is connected to a signal of width 78. The formal width of the signal in the module is 71.  Extra bits will be ignored." {  } { { "cpu.v" "cpu_nios2_oci_dbrk_hit2_match_paired" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 2284 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "dbrk cpu_nios2_oci_dbrk_hit1_match_single 78 71 " "Warning: Port \"dbrk\" on the entity instantiation of \"cpu_nios2_oci_dbrk_hit1_match_single\" is connected to a signal of width 78. The formal width of the signal in the module is 71.  Extra bits will be ignored." {  } { { "cpu.v" "cpu_nios2_oci_dbrk_hit1_match_single" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 2271 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "dbrk cpu_nios2_oci_dbrk_hit0_match_single 78 71 " "Warning: Port \"dbrk\" on the entity instantiation of \"cpu_nios2_oci_dbrk_hit0_match_single\" is connected to a signal of width 78. The formal width of the signal in the module is 71.  Extra bits will be ignored." {  } { { "cpu.v" "cpu_nios2_oci_dbrk_hit0_match_single" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 2259 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "dbrka cpu_nios2_oci_dbrk_hit0_match_paired 78 71 " "Warning: Port \"dbrka\" on the entity instantiation of \"cpu_nios2_oci_dbrk_hit0_match_paired\" is connected to a signal of width 78. The formal width of the signal in the module is 71.  Extra bits will be ignored." {  } { { "cpu.v" "cpu_nios2_oci_dbrk_hit0_match_paired" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 2248 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "dbrkb cpu_nios2_oci_dbrk_hit0_match_paired 78 71 " "Warning: Port \"dbrkb\" on the entity instantiation of \"cpu_nios2_oci_dbrk_hit0_match_paired\" is connected to a signal of width 78. The formal width of the signal in the module is 71.  Extra bits will be ignored." {  } { { "cpu.v" "cpu_nios2_oci_dbrk_hit0_match_paired" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 2248 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "address_to_the_ssram u1 20 21 " "Warning: Port \"address_to_the_ssram\" on the entity instantiation of \"u1\" is connected to a signal of width 20. The formal width of the signal in the module is 21.  Extra bits will be left dangling without any fanout logic." {  } { { "DE2_70_NET.v" "u1" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 644 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be left dangling without any fanout logic." 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../altera/71/quartus/libraries/megafunctions/sld_hub.vhd 6 2 " "Info: Found 6 design units, including 2 entities, in source file ../../../altera/71/quartus/libraries/megafunctions/sld_hub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HUB_PACK " "Info: Found design unit 1: HUB_PACK" {  } { { "../../../altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 JTAG_PACK " "Info: Found design unit 2: JTAG_PACK" {  } { { "../../../altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 63 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 sld_hub-rtl " "Info: Found design unit 3: sld_hub-rtl" {  } { { "../../../altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 167 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 sld_jtag_state_machine-rtl " "Info: Found design unit 4: sld_jtag_state_machine-rtl" {  } { { "../../../altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1138 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 sld_hub " "Info: Found entity 1: sld_hub" {  } { { "../../../altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 99 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 sld_jtag_state_machine " "Info: Found entity 2: sld_jtag_state_machine" {  } { { "../../../altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1123 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "../../../altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 567 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 2 " "Info: Parameter \"N_NODES\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 2 " "Info: Parameter \"N_SEL_BITS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 5 " "Info: Parameter \"N_NODE_IR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 0000110000000000011011100000000000010001000100000100011000000000 " "Info: Parameter \"NODE_INFO\" = \"0000110000000000011011100000000000010001000100000100011000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 1 " "Info: Parameter \"COMPILATION_MODE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone II " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg " "Info: Found entity 1: lpm_shiftreg" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "../../../altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 598 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 2 " "Info: Parameter \"N_NODES\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 2 " "Info: Parameter \"N_SEL_BITS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 5 " "Info: Parameter \"N_NODE_IR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 0000110000000000011011100000000000010001000100000100011000000000 " "Info: Parameter \"NODE_INFO\" = \"0000110000000000011011100000000000010001000100000100011000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 1 " "Info: Parameter \"COMPILATION_MODE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone II " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../altera/71/quartus/libraries/megafunctions/lpm_decode.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../altera/71/quartus/libraries/megafunctions/lpm_decode.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode " "Info: Found entity 1: lpm_decode" {  } { { "lpm_decode.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_decode.tdf" 64 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|lpm_decode:instruction_decoder sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|lpm_decode:instruction_decoder\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "../../../altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 687 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 2 " "Info: Parameter \"N_NODES\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 2 " "Info: Parameter \"N_SEL_BITS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 5 " "Info: Parameter \"N_NODE_IR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 0000110000000000011011100000000000010001000100000100011000000000 " "Info: Parameter \"NODE_INFO\" = \"0000110000000000011011100000000000010001000100000100011000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 1 " "Info: Parameter \"COMPILATION_MODE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone II " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_aoi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_aoi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_aoi " "Info: Found entity 1: decode_aoi" {  } { { "db/decode_aoi.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/decode_aoi.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../altera/71/quartus/libraries/megafunctions/sld_dffex.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../../altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sld_dffex-DFFEX " "Info: Found design unit 1: sld_dffex-DFFEX" {  } { { "../../../altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "C:/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 sld_dffex " "Info: Found entity 1: sld_dffex" {  } { { "../../../altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "C:/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|sld_dffex:RESET sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|sld_dffex:RESET\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "../../../altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 766 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 2 " "Info: Parameter \"N_NODES\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 2 " "Info: Parameter \"N_SEL_BITS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 5 " "Info: Parameter \"N_NODE_IR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 0000110000000000011011100000000000010001000100000100011000000000 " "Info: Parameter \"NODE_INFO\" = \"0000110000000000011011100000000000010001000100000100011000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 1 " "Info: Parameter \"COMPILATION_MODE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone II " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|sld_dffex:IRSR sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|sld_dffex:IRSR\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "../../../altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 845 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 2 " "Info: Parameter \"N_NODES\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 2 " "Info: Parameter \"N_SEL_BITS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 5 " "Info: Parameter \"N_NODE_IR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 0000110000000000011011100000000000010001000100000100011000000000 " "Info: Parameter \"NODE_INFO\" = \"0000110000000000011011100000000000010001000100000100011000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 1 " "Info: Parameter \"COMPILATION_MODE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone II " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:2:IRF sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:2:IRF\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "../../../altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 913 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 2 " "Info: Parameter \"N_NODES\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 2 " "Info: Parameter \"N_SEL_BITS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 5 " "Info: Parameter \"N_NODE_IR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 0000110000000000011011100000000000010001000100000100011000000000 " "Info: Parameter \"NODE_INFO\" = \"0000110000000000011011100000000000010001000100000100011000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 1 " "Info: Parameter \"COMPILATION_MODE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone II " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "../../../altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 956 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 2 " "Info: Parameter \"N_NODES\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 2 " "Info: Parameter \"N_SEL_BITS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 5 " "Info: Parameter \"N_NODE_IR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 0000110000000000011011100000000000010001000100000100011000000000 " "Info: Parameter \"NODE_INFO\" = \"0000110000000000011011100000000000010001000100000100011000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 1 " "Info: Parameter \"COMPILATION_MODE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone II " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../altera/71/quartus/libraries/megafunctions/sld_rom_sr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../../altera/71/quartus/libraries/megafunctions/sld_rom_sr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sld_rom_sr-INFO_REG " "Info: Found design unit 1: sld_rom_sr-INFO_REG" {  } { { "../../../altera/71/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "C:/altera/71/quartus/libraries/megafunctions/sld_rom_sr.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 sld_rom_sr " "Info: Found entity 1: sld_rom_sr" {  } { { "../../../altera/71/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "C:/altera/71/quartus/libraries/megafunctions/sld_rom_sr.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|sld_rom_sr:HUB_INFO_REG sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|sld_rom_sr:HUB_INFO_REG\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "../../../altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1021 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 2 " "Info: Parameter \"N_NODES\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 2 " "Info: Parameter \"N_SEL_BITS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 5 " "Info: Parameter \"N_NODE_IR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 0000110000000000011011100000000000010001000100000100011000000000 " "Info: Parameter \"NODE_INFO\" = \"0000110000000000011011100000000000010001000100000100011000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 1 " "Info: Parameter \"COMPILATION_MODE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone II " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Warning" "WSGN_MULTIPLE_PROPAGATE_CANDIDATE_TOP" "DE2_70_NET_SOPC:u1\|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave\|chipenable1_n_to_the_ssram oSRAM_CE1_N " "Warning: Propagated pin attribute from lower-level pin \"DE2_70_NET_SOPC:u1\|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave\|chipenable1_n_to_the_ssram\" to top-level pin \"oSRAM_CE1_N\". Did not propagate pin attribute to the other top-level pins listed below" { { "Warning" "WSGN_MULTIPLE_PROPAGATE_CANDIDATE_SUB" "oSRAM_CE3_N " "Warning: Did not propagate pin attribute from lower-level pin to top level pin \"oSRAM_CE3_N\"" {  } { { "DE2_70_NET.v" "oSRAM_CE3_N" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 311 -1 0 } }  } 0 0 "Did not propagate pin attribute from lower-level pin to top level pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WSGN_MULTIPLE_PROPAGATE_CANDIDATE_SUB" "oSRAM_CE2 " "Warning: Did not propagate pin attribute from lower-level pin to top level pin \"oSRAM_CE2\"" {  } { { "DE2_70_NET.v" "oSRAM_CE2" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 310 -1 0 } }  } 0 0 "Did not propagate pin attribute from lower-level pin to top level pin \"%1!s!\"" 0 0 "" 0}  } { { "DE2_70_NET_SOPC.v" "chipenable1_n_to_the_ssram" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 13319 -1 0 } }  } 0 0 "Propagated pin attribute from lower-level pin \"%1!s!\" to top-level pin \"%2!s!\". Did not propagate pin attribute to the other top-level pins listed below" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|uart:the_uart\|uart_regs:the_uart_regs\|readdata\[15\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|uart:the_uart\|uart_regs:the_uart_regs\|readdata\[15\]\" with stuck data_in port to stuck value GND" {  } { { "uart.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/uart.v" 847 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|uart:the_uart\|uart_regs:the_uart_regs\|readdata\[14\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|uart:the_uart\|uart_regs:the_uart_regs\|readdata\[14\]\" with stuck data_in port to stuck value GND" {  } { { "uart.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/uart.v" 847 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|uart:the_uart\|uart_regs:the_uart_regs\|readdata\[13\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|uart:the_uart\|uart_regs:the_uart_regs\|readdata\[13\]\" with stuck data_in port to stuck value GND" {  } { { "uart.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/uart.v" 847 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "DE2_70_NET_SOPC:u1\|uart:the_uart\|uart_regs:the_uart_regs\|cts_status_bit High " "Info: Power-up level of register \"DE2_70_NET_SOPC:u1\|uart:the_uart\|uart_regs:the_uart_regs\|cts_status_bit\" is not specified -- using power-up level of High to minimize register" {  } { { "uart.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/uart.v" 888 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|uart:the_uart\|uart_regs:the_uart_regs\|cts_status_bit data_in VCC " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|uart:the_uart\|uart_regs:the_uart_regs\|cts_status_bit\" with stuck data_in port to stuck value VCC" {  } { { "uart.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/uart.v" 888 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave\|d1_reasons_to_wait data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave\|d1_reasons_to_wait\" with stuck data_in port to stuck value GND" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 13375 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_addr\[5\] High " "Info: Power-up level of register \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_addr\[5\]\" is not specified -- using power-up level of High to minimize register" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 407 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_addr\[5\] data_in VCC " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_addr\[5\]\" with stuck data_in port to stuck value VCC" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 407 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_addr\[4\] High " "Info: Power-up level of register \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_addr\[4\]\" is not specified -- using power-up level of High to minimize register" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 407 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_addr\[4\] data_in VCC " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_addr\[4\]\" with stuck data_in port to stuck value VCC" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 407 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_addr\[5\] High " "Info: Power-up level of register \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_addr\[5\]\" is not specified -- using power-up level of High to minimize register" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 407 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_addr\[5\] data_in VCC " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_addr\[5\]\" with stuck data_in port to stuck value VCC" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 407 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_addr\[4\] High " "Info: Power-up level of register \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_addr\[4\]\" is not specified -- using power-up level of High to minimize register" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 407 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_addr\[4\] data_in VCC " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_addr\[4\]\" with stuck data_in port to stuck value VCC" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 407 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[1\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[1\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[2\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[2\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[3\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[3\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[4\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[4\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[5\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[5\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[6\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[6\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[7\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[7\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[9\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[9\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[11\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[11\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[12\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[12\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[13\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[13\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[14\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[14\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[15\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[15\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[16\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[16\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[17\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[17\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[18\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[18\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[19\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[19\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[20\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[20\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[21\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[21\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[22\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[22\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[23\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[23\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[24\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[24\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[25\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[25\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[26\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[26\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[27\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[27\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[28\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[28\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[29\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[29\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[30\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[30\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[31\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[31\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[1\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[1\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[2\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[2\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[3\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[3\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[4\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[4\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[5\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[5\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[6\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[6\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[7\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[7\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[9\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[9\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[11\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[11\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[12\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[12\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[13\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[13\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[14\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[14\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[15\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[15\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[16\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[16\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[17\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[17\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[18\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[18\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[19\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[19\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[20\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[20\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[21\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[21\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[22\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[22\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[23\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[23\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[24\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[24\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[25\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[25\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[26\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[26\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[27\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[27\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[28\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[28\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[29\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[29\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[30\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[30\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[31\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|control_register\[31\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 126 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|pll:the_pll\|status_reg_out\[15\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|pll:the_pll\|status_reg_out\[15\]\" with stuck data_in port to stuck value GND" {  } { { "pll.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/pll.v" 120 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|pll:the_pll\|status_reg_out\[14\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|pll:the_pll\|status_reg_out\[14\]\" with stuck data_in port to stuck value GND" {  } { { "pll.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/pll.v" 120 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|pll:the_pll\|status_reg_out\[13\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|pll:the_pll\|status_reg_out\[13\]\" with stuck data_in port to stuck value GND" {  } { { "pll.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/pll.v" 120 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|pll:the_pll\|status_reg_out\[12\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|pll:the_pll\|status_reg_out\[12\]\" with stuck data_in port to stuck value GND" {  } { { "pll.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/pll.v" 120 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|pll:the_pll\|status_reg_out\[11\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|pll:the_pll\|status_reg_out\[11\]\" with stuck data_in port to stuck value GND" {  } { { "pll.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/pll.v" 120 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|pll:the_pll\|status_reg_out\[10\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|pll:the_pll\|status_reg_out\[10\]\" with stuck data_in port to stuck value GND" {  } { { "pll.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/pll.v" 120 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|pll:the_pll\|status_reg_out\[9\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|pll:the_pll\|status_reg_out\[9\]\" with stuck data_in port to stuck value GND" {  } { { "pll.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/pll.v" 120 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|pll:the_pll\|status_reg_out\[8\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|pll:the_pll\|status_reg_out\[8\]\" with stuck data_in port to stuck value GND" {  } { { "pll.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/pll.v" 120 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|pll:the_pll\|status_reg_out\[7\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|pll:the_pll\|status_reg_out\[7\]\" with stuck data_in port to stuck value GND" {  } { { "pll.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/pll.v" 120 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|pll:the_pll\|status_reg_out\[6\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|pll:the_pll\|status_reg_out\[6\]\" with stuck data_in port to stuck value GND" {  } { { "pll.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/pll.v" 120 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|pll:the_pll\|status_reg_out\[5\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|pll:the_pll\|status_reg_out\[5\]\" with stuck data_in port to stuck value GND" {  } { { "pll.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/pll.v" 120 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|pll:the_pll\|status_reg_out\[4\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|pll:the_pll\|status_reg_out\[4\]\" with stuck data_in port to stuck value GND" {  } { { "pll.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/pll.v" 120 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|pll:the_pll\|status_reg_out\[3\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|pll:the_pll\|status_reg_out\[3\]\" with stuck data_in port to stuck value GND" {  } { { "pll.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/pll.v" 120 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|pll:the_pll\|status_reg_out\[2\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|pll:the_pll\|status_reg_out\[2\]\" with stuck data_in port to stuck value GND" {  } { { "pll.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/pll.v" 120 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|pll:the_pll\|status_reg_out\[1\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|pll:the_pll\|status_reg_out\[1\]\" with stuck data_in port to stuck value GND" {  } { { "pll.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/pll.v" 120 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|pll:the_pll\|status_reg_out\[0\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|pll:the_pll\|status_reg_out\[0\]\" with stuck data_in port to stuck value GND" {  } { { "pll.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/pll.v" 120 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|d1_reasons_to_wait data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|d1_reasons_to_wait\" with stuck data_in port to stuck value GND" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 5607 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|A_ipending_reg\[31\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|A_ipending_reg\[31\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 8233 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|A_ipending_reg\[30\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|A_ipending_reg\[30\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 8233 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|A_ipending_reg\[29\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|A_ipending_reg\[29\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 8233 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|A_ipending_reg\[28\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|A_ipending_reg\[28\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 8233 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|A_ipending_reg\[27\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|A_ipending_reg\[27\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 8233 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|A_ipending_reg\[26\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|A_ipending_reg\[26\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 8233 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|A_ipending_reg\[25\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|A_ipending_reg\[25\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 8233 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|A_ipending_reg\[24\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|A_ipending_reg\[24\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 8233 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|A_ipending_reg\[23\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|A_ipending_reg\[23\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 8233 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|A_ipending_reg\[22\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|A_ipending_reg\[22\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 8233 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|A_ipending_reg\[21\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|A_ipending_reg\[21\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 8233 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|A_ipending_reg\[20\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|A_ipending_reg\[20\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 8233 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|A_ipending_reg\[19\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|A_ipending_reg\[19\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 8233 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|A_ipending_reg\[18\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|A_ipending_reg\[18\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 8233 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|A_ipending_reg\[17\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|A_ipending_reg\[17\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 8233 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|A_ipending_reg\[16\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|A_ipending_reg\[16\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 8233 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|A_ipending_reg\[15\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|A_ipending_reg\[15\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 8233 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|A_ipending_reg\[14\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|A_ipending_reg\[14\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 8233 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|A_ipending_reg\[13\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|A_ipending_reg\[13\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 8233 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|A_ipending_reg\[12\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|A_ipending_reg\[12\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 8233 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|A_ipending_reg\[11\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|A_ipending_reg\[11\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 8233 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|A_ipending_reg\[10\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|A_ipending_reg\[10\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 8233 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_im_addr\[6\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_im_addr\[6\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3644 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_im_addr\[5\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_im_addr\[5\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3644 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_im_addr\[4\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_im_addr\[4\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3644 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_im_addr\[3\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_im_addr\[3\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3644 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_im_addr\[2\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_im_addr\[2\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3644 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_im_addr\[1\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_im_addr\[1\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3644 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_im_addr\[0\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_im_addr\[0\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3644 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|tracemem_tw data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|tracemem_tw\" with stuck data_in port to stuck value GND" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3603 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|dbrk_break_pulse data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|dbrk_break_pulse\" with stuck data_in port to stuck value GND" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 2212 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|dbrk_goto0 data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|dbrk_goto0\" with stuck data_in port to stuck value GND" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 2173 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|dbrk_goto1 data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|dbrk_goto1\" with stuck data_in port to stuck value GND" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 2174 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\|xbrk_hit0 data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\|xbrk_hit0\" with stuck data_in port to stuck value GND" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1846 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\|xbrk_hit1 data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\|xbrk_hit1\" with stuck data_in port to stuck value GND" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1847 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\|xbrk_hit2 data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\|xbrk_hit2\" with stuck data_in port to stuck value GND" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1848 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\|xbrk_break data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\|xbrk_break\" with stuck data_in port to stuck value GND" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1799 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\|E_xbrk_goto0 data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\|E_xbrk_goto0\" with stuck data_in port to stuck value GND" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1825 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\|E_xbrk_goto1 data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\|E_xbrk_goto1\" with stuck data_in port to stuck value GND" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1826 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\|M_xbrk_goto0 data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\|M_xbrk_goto0\" with stuck data_in port to stuck value GND" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 2018 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|dbrk_hit3_latch data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|dbrk_hit3_latch\" with stuck data_in port to stuck value GND" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1348 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|dbrk_hit2_latch data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|dbrk_hit2_latch\" with stuck data_in port to stuck value GND" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1347 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|dbrk_hit1_latch data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|dbrk_hit1_latch\" with stuck data_in port to stuck value GND" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1346 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|dbrk_hit0_latch data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|dbrk_hit0_latch\" with stuck data_in port to stuck value GND" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1345 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[31\] High " "Info: Power-up level of register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[31\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[31\] data_in VCC " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[31\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[30\] High " "Info: Power-up level of register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[30\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[30\] data_in VCC " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[30\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[29\] High " "Info: Power-up level of register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[29\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[29\] data_in VCC " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[29\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[28\] High " "Info: Power-up level of register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[28\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[28\] data_in VCC " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[28\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[27\] High " "Info: Power-up level of register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[27\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[27\] data_in VCC " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[27\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[26\] High " "Info: Power-up level of register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[26\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[26\] data_in VCC " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[26\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[25\] High " "Info: Power-up level of register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[25\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[25\] data_in VCC " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[25\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[24\] High " "Info: Power-up level of register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[24\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[24\] data_in VCC " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[24\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[23\] High " "Info: Power-up level of register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[23\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[23\] data_in VCC " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[23\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[22\] High " "Info: Power-up level of register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[22\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[22\] data_in VCC " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[22\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[21\] High " "Info: Power-up level of register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[21\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[21\] data_in VCC " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[21\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[20\] High " "Info: Power-up level of register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[20\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[20\] data_in VCC " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[20\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[19\] High " "Info: Power-up level of register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[19\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[19\] data_in VCC " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[19\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[18\] High " "Info: Power-up level of register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[18\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[18\] data_in VCC " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[18\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[17\] High " "Info: Power-up level of register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[17\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[17\] data_in VCC " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[17\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[16\] High " "Info: Power-up level of register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[16\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[16\] data_in VCC " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[16\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[15\] High " "Info: Power-up level of register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[15\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[15\] data_in VCC " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[15\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[14\] High " "Info: Power-up level of register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[14\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[14\] data_in VCC " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[14\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[13\] High " "Info: Power-up level of register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[13\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[13\] data_in VCC " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[13\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[12\] High " "Info: Power-up level of register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[12\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[12\] data_in VCC " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[12\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[11\] High " "Info: Power-up level of register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[11\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[11\] data_in VCC " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[11\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[10\] High " "Info: Power-up level of register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[10\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[10\] data_in VCC " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|oci_ienable\[10\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_readdata_p1\[31\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_readdata_p1\[31\]\" with stuck data_in port to stuck value GND" {  } { { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 792 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_readdata_p1\[30\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_readdata_p1\[30\]\" with stuck data_in port to stuck value GND" {  } { { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 792 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_readdata_p1\[29\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_readdata_p1\[29\]\" with stuck data_in port to stuck value GND" {  } { { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 792 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_readdata_p1\[28\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_readdata_p1\[28\]\" with stuck data_in port to stuck value GND" {  } { { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 792 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_readdata_p1\[27\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_readdata_p1\[27\]\" with stuck data_in port to stuck value GND" {  } { { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 792 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_readdata_p1\[26\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_readdata_p1\[26\]\" with stuck data_in port to stuck value GND" {  } { { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 792 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_readdata_p1\[25\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_readdata_p1\[25\]\" with stuck data_in port to stuck value GND" {  } { { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 792 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_readdata_p1\[24\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_readdata_p1\[24\]\" with stuck data_in port to stuck value GND" {  } { { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 792 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_readdata_p1\[23\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_readdata_p1\[23\]\" with stuck data_in port to stuck value GND" {  } { { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 792 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_readdata_p1\[11\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_readdata_p1\[11\]\" with stuck data_in port to stuck value GND" {  } { { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 792 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_readdata\[31\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_readdata\[31\]\" with stuck data_in port to stuck value GND" {  } { { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 801 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_readdata\[30\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_readdata\[30\]\" with stuck data_in port to stuck value GND" {  } { { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 801 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_readdata\[29\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_readdata\[29\]\" with stuck data_in port to stuck value GND" {  } { { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 801 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_readdata\[28\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_readdata\[28\]\" with stuck data_in port to stuck value GND" {  } { { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 801 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_readdata\[27\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_readdata\[27\]\" with stuck data_in port to stuck value GND" {  } { { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 801 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_readdata\[26\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_readdata\[26\]\" with stuck data_in port to stuck value GND" {  } { { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 801 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_readdata\[25\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_readdata\[25\]\" with stuck data_in port to stuck value GND" {  } { { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 801 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_readdata\[24\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_readdata\[24\]\" with stuck data_in port to stuck value GND" {  } { { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 801 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_readdata\[23\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_readdata\[23\]\" with stuck data_in port to stuck value GND" {  } { { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 801 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_readdata\[11\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_readdata\[11\]\" with stuck data_in port to stuck value GND" {  } { { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 801 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\|M_xbrk_goto1 data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\|M_xbrk_goto1\" with stuck data_in port to stuck value GND" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 2027 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[0\] " "Warning: Synthesized away node \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_e502.tdf" 52 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3542 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3681 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4185 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 9811 0 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15882 0 0 } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 644 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[1\] " "Warning: Synthesized away node \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_e502.tdf" 81 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3542 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3681 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4185 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 9811 0 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15882 0 0 } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 644 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[2\] " "Warning: Synthesized away node \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_e502.tdf" 110 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3542 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3681 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4185 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 9811 0 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15882 0 0 } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 644 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[3\] " "Warning: Synthesized away node \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_e502.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3542 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3681 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4185 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 9811 0 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15882 0 0 } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 644 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[4\] " "Warning: Synthesized away node \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_e502.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3542 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3681 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4185 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 9811 0 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15882 0 0 } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 644 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[5\] " "Warning: Synthesized away node \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_e502.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3542 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3681 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4185 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 9811 0 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15882 0 0 } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 644 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[6\] " "Warning: Synthesized away node \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_e502.tdf" 226 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3542 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3681 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4185 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 9811 0 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15882 0 0 } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 644 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[7\] " "Warning: Synthesized away node \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_e502.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3542 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3681 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4185 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 9811 0 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15882 0 0 } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 644 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[8\] " "Warning: Synthesized away node \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_e502.tdf" 284 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3542 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3681 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4185 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 9811 0 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15882 0 0 } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 644 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[9\] " "Warning: Synthesized away node \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_e502.tdf" 313 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3542 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3681 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4185 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 9811 0 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15882 0 0 } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 644 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[10\] " "Warning: Synthesized away node \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_e502.tdf" 342 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3542 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3681 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4185 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 9811 0 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15882 0 0 } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 644 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[11\] " "Warning: Synthesized away node \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_e502.tdf" 371 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3542 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3681 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4185 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 9811 0 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15882 0 0 } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 644 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[12\] " "Warning: Synthesized away node \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_e502.tdf" 400 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3542 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3681 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4185 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 9811 0 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15882 0 0 } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 644 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[13\] " "Warning: Synthesized away node \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_e502.tdf" 429 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3542 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3681 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4185 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 9811 0 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15882 0 0 } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 644 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[14\] " "Warning: Synthesized away node \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_e502.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3542 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3681 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4185 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 9811 0 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15882 0 0 } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 644 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[15\] " "Warning: Synthesized away node \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_e502.tdf" 487 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3542 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3681 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4185 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 9811 0 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15882 0 0 } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 644 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[16\] " "Warning: Synthesized away node \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_e502.tdf" 516 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3542 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3681 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4185 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 9811 0 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15882 0 0 } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 644 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[17\] " "Warning: Synthesized away node \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_e502.tdf" 545 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3542 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3681 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4185 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 9811 0 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15882 0 0 } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 644 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[18\] " "Warning: Synthesized away node \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_e502.tdf" 574 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3542 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3681 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4185 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 9811 0 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15882 0 0 } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 644 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[19\] " "Warning: Synthesized away node \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_e502.tdf" 603 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3542 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3681 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4185 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 9811 0 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15882 0 0 } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 644 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[20\] " "Warning: Synthesized away node \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_e502.tdf" 632 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3542 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3681 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4185 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 9811 0 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15882 0 0 } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 644 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[21\] " "Warning: Synthesized away node \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_e502.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3542 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3681 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4185 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 9811 0 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15882 0 0 } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 644 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[22\] " "Warning: Synthesized away node \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_e502.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3542 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3681 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4185 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 9811 0 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15882 0 0 } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 644 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[23\] " "Warning: Synthesized away node \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_e502.tdf" 719 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3542 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3681 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4185 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 9811 0 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15882 0 0 } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 644 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[24\] " "Warning: Synthesized away node \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_e502.tdf" 748 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3542 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3681 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4185 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 9811 0 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15882 0 0 } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 644 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[25\] " "Warning: Synthesized away node \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_e502.tdf" 777 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3542 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3681 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4185 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 9811 0 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15882 0 0 } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 644 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[26\] " "Warning: Synthesized away node \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_e502.tdf" 806 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3542 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3681 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4185 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 9811 0 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15882 0 0 } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 644 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[27\] " "Warning: Synthesized away node \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_e502.tdf" 835 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3542 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3681 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4185 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 9811 0 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15882 0 0 } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 644 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[28\] " "Warning: Synthesized away node \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_e502.tdf" 864 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3542 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3681 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4185 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 9811 0 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15882 0 0 } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 644 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[29\] " "Warning: Synthesized away node \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_e502.tdf" 893 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3542 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3681 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4185 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 9811 0 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15882 0 0 } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 644 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[30\] " "Warning: Synthesized away node \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_e502.tdf" 922 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3542 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3681 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4185 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 9811 0 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15882 0 0 } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 644 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[31\] " "Warning: Synthesized away node \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_e502.tdf" 951 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3542 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3681 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4185 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 9811 0 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15882 0 0 } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 644 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[32\] " "Warning: Synthesized away node \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_e502.tdf" 980 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3542 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3681 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4185 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 9811 0 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15882 0 0 } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 644 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[33\] " "Warning: Synthesized away node \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_e502.tdf" 1009 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3542 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3681 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4185 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 9811 0 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15882 0 0 } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 644 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[34\] " "Warning: Synthesized away node \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_e502.tdf" 1038 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3542 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3681 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4185 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 9811 0 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15882 0 0 } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 644 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[35\] " "Warning: Synthesized away node \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_e502.tdf" 1067 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3542 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 3681 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4185 0 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 9811 0 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 15882 0 0 } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 644 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Converted TRI buffer or tri-state bus to logic, or removed OPNDRN" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_dc_readdata_oDATA\[0\] " "Warning: Converting TRI node \"DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_dc_readdata_oDATA\[0\]\" that feeds logic to a wire" {  } { { "terasic_isp1362/hdl/ISP1362_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_isp1362/hdl/ISP1362_IF.v" 51 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_dc_readdata_oDATA\[1\] " "Warning: Converting TRI node \"DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_dc_readdata_oDATA\[1\]\" that feeds logic to a wire" {  } { { "terasic_isp1362/hdl/ISP1362_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_isp1362/hdl/ISP1362_IF.v" 51 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_dc_readdata_oDATA\[2\] " "Warning: Converting TRI node \"DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_dc_readdata_oDATA\[2\]\" that feeds logic to a wire" {  } { { "terasic_isp1362/hdl/ISP1362_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_isp1362/hdl/ISP1362_IF.v" 51 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_dc_readdata_oDATA\[3\] " "Warning: Converting TRI node \"DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_dc_readdata_oDATA\[3\]\" that feeds logic to a wire" {  } { { "terasic_isp1362/hdl/ISP1362_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_isp1362/hdl/ISP1362_IF.v" 51 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_dc_readdata_oDATA\[4\] " "Warning: Converting TRI node \"DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_dc_readdata_oDATA\[4\]\" that feeds logic to a wire" {  } { { "terasic_isp1362/hdl/ISP1362_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_isp1362/hdl/ISP1362_IF.v" 51 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_dc_readdata_oDATA\[5\] " "Warning: Converting TRI node \"DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_dc_readdata_oDATA\[5\]\" that feeds logic to a wire" {  } { { "terasic_isp1362/hdl/ISP1362_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_isp1362/hdl/ISP1362_IF.v" 51 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_dc_readdata_oDATA\[6\] " "Warning: Converting TRI node \"DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_dc_readdata_oDATA\[6\]\" that feeds logic to a wire" {  } { { "terasic_isp1362/hdl/ISP1362_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_isp1362/hdl/ISP1362_IF.v" 51 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_dc_readdata_oDATA\[7\] " "Warning: Converting TRI node \"DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_dc_readdata_oDATA\[7\]\" that feeds logic to a wire" {  } { { "terasic_isp1362/hdl/ISP1362_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_isp1362/hdl/ISP1362_IF.v" 51 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_dc_readdata_oDATA\[8\] " "Warning: Converting TRI node \"DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_dc_readdata_oDATA\[8\]\" that feeds logic to a wire" {  } { { "terasic_isp1362/hdl/ISP1362_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_isp1362/hdl/ISP1362_IF.v" 51 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_dc_readdata_oDATA\[9\] " "Warning: Converting TRI node \"DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_dc_readdata_oDATA\[9\]\" that feeds logic to a wire" {  } { { "terasic_isp1362/hdl/ISP1362_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_isp1362/hdl/ISP1362_IF.v" 51 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_dc_readdata_oDATA\[10\] " "Warning: Converting TRI node \"DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_dc_readdata_oDATA\[10\]\" that feeds logic to a wire" {  } { { "terasic_isp1362/hdl/ISP1362_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_isp1362/hdl/ISP1362_IF.v" 51 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_dc_readdata_oDATA\[11\] " "Warning: Converting TRI node \"DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_dc_readdata_oDATA\[11\]\" that feeds logic to a wire" {  } { { "terasic_isp1362/hdl/ISP1362_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_isp1362/hdl/ISP1362_IF.v" 51 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_dc_readdata_oDATA\[12\] " "Warning: Converting TRI node \"DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_dc_readdata_oDATA\[12\]\" that feeds logic to a wire" {  } { { "terasic_isp1362/hdl/ISP1362_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_isp1362/hdl/ISP1362_IF.v" 51 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_dc_readdata_oDATA\[13\] " "Warning: Converting TRI node \"DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_dc_readdata_oDATA\[13\]\" that feeds logic to a wire" {  } { { "terasic_isp1362/hdl/ISP1362_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_isp1362/hdl/ISP1362_IF.v" 51 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_dc_readdata_oDATA\[14\] " "Warning: Converting TRI node \"DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_dc_readdata_oDATA\[14\]\" that feeds logic to a wire" {  } { { "terasic_isp1362/hdl/ISP1362_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_isp1362/hdl/ISP1362_IF.v" 51 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_dc_readdata_oDATA\[15\] " "Warning: Converting TRI node \"DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_dc_readdata_oDATA\[15\]\" that feeds logic to a wire" {  } { { "terasic_isp1362/hdl/ISP1362_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_isp1362/hdl/ISP1362_IF.v" 51 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_hc_readdata_oDATA\[0\] " "Warning: Converting TRI node \"DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_hc_readdata_oDATA\[0\]\" that feeds logic to a wire" {  } { { "terasic_isp1362/hdl/ISP1362_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_isp1362/hdl/ISP1362_IF.v" 41 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_hc_readdata_oDATA\[1\] " "Warning: Converting TRI node \"DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_hc_readdata_oDATA\[1\]\" that feeds logic to a wire" {  } { { "terasic_isp1362/hdl/ISP1362_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_isp1362/hdl/ISP1362_IF.v" 41 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_hc_readdata_oDATA\[2\] " "Warning: Converting TRI node \"DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_hc_readdata_oDATA\[2\]\" that feeds logic to a wire" {  } { { "terasic_isp1362/hdl/ISP1362_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_isp1362/hdl/ISP1362_IF.v" 41 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_hc_readdata_oDATA\[3\] " "Warning: Converting TRI node \"DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_hc_readdata_oDATA\[3\]\" that feeds logic to a wire" {  } { { "terasic_isp1362/hdl/ISP1362_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_isp1362/hdl/ISP1362_IF.v" 41 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_hc_readdata_oDATA\[4\] " "Warning: Converting TRI node \"DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_hc_readdata_oDATA\[4\]\" that feeds logic to a wire" {  } { { "terasic_isp1362/hdl/ISP1362_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_isp1362/hdl/ISP1362_IF.v" 41 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_hc_readdata_oDATA\[5\] " "Warning: Converting TRI node \"DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_hc_readdata_oDATA\[5\]\" that feeds logic to a wire" {  } { { "terasic_isp1362/hdl/ISP1362_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_isp1362/hdl/ISP1362_IF.v" 41 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_hc_readdata_oDATA\[6\] " "Warning: Converting TRI node \"DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_hc_readdata_oDATA\[6\]\" that feeds logic to a wire" {  } { { "terasic_isp1362/hdl/ISP1362_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_isp1362/hdl/ISP1362_IF.v" 41 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_hc_readdata_oDATA\[7\] " "Warning: Converting TRI node \"DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_hc_readdata_oDATA\[7\]\" that feeds logic to a wire" {  } { { "terasic_isp1362/hdl/ISP1362_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_isp1362/hdl/ISP1362_IF.v" 41 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_hc_readdata_oDATA\[8\] " "Warning: Converting TRI node \"DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_hc_readdata_oDATA\[8\]\" that feeds logic to a wire" {  } { { "terasic_isp1362/hdl/ISP1362_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_isp1362/hdl/ISP1362_IF.v" 41 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_hc_readdata_oDATA\[9\] " "Warning: Converting TRI node \"DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_hc_readdata_oDATA\[9\]\" that feeds logic to a wire" {  } { { "terasic_isp1362/hdl/ISP1362_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_isp1362/hdl/ISP1362_IF.v" 41 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_hc_readdata_oDATA\[10\] " "Warning: Converting TRI node \"DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_hc_readdata_oDATA\[10\]\" that feeds logic to a wire" {  } { { "terasic_isp1362/hdl/ISP1362_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_isp1362/hdl/ISP1362_IF.v" 41 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_hc_readdata_oDATA\[11\] " "Warning: Converting TRI node \"DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_hc_readdata_oDATA\[11\]\" that feeds logic to a wire" {  } { { "terasic_isp1362/hdl/ISP1362_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_isp1362/hdl/ISP1362_IF.v" 41 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_hc_readdata_oDATA\[12\] " "Warning: Converting TRI node \"DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_hc_readdata_oDATA\[12\]\" that feeds logic to a wire" {  } { { "terasic_isp1362/hdl/ISP1362_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_isp1362/hdl/ISP1362_IF.v" 41 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_hc_readdata_oDATA\[13\] " "Warning: Converting TRI node \"DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_hc_readdata_oDATA\[13\]\" that feeds logic to a wire" {  } { { "terasic_isp1362/hdl/ISP1362_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_isp1362/hdl/ISP1362_IF.v" 41 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_hc_readdata_oDATA\[14\] " "Warning: Converting TRI node \"DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_hc_readdata_oDATA\[14\]\" that feeds logic to a wire" {  } { { "terasic_isp1362/hdl/ISP1362_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_isp1362/hdl/ISP1362_IF.v" 41 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_hc_readdata_oDATA\[15\] " "Warning: Converting TRI node \"DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_hc_readdata_oDATA\[15\]\" that feeds logic to a wire" {  } { { "terasic_isp1362/hdl/ISP1362_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_isp1362/hdl/ISP1362_IF.v" 41 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DE2_70_NET_SOPC:u1\|DM9000A:the_DM9000A\|DM9000A_IF:the_DM9000A_IF\|avs_s1_readdata_oDATA\[0\] " "Warning: Converting TRI node \"DE2_70_NET_SOPC:u1\|DM9000A:the_DM9000A\|DM9000A_IF:the_DM9000A_IF\|avs_s1_readdata_oDATA\[0\]\" that feeds logic to a wire" {  } { { "terasic_dm9000a/hdl/DM9000A_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_dm9000a/hdl/DM9000A_IF.v" 32 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DE2_70_NET_SOPC:u1\|DM9000A:the_DM9000A\|DM9000A_IF:the_DM9000A_IF\|avs_s1_readdata_oDATA\[1\] " "Warning: Converting TRI node \"DE2_70_NET_SOPC:u1\|DM9000A:the_DM9000A\|DM9000A_IF:the_DM9000A_IF\|avs_s1_readdata_oDATA\[1\]\" that feeds logic to a wire" {  } { { "terasic_dm9000a/hdl/DM9000A_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_dm9000a/hdl/DM9000A_IF.v" 32 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DE2_70_NET_SOPC:u1\|DM9000A:the_DM9000A\|DM9000A_IF:the_DM9000A_IF\|avs_s1_readdata_oDATA\[2\] " "Warning: Converting TRI node \"DE2_70_NET_SOPC:u1\|DM9000A:the_DM9000A\|DM9000A_IF:the_DM9000A_IF\|avs_s1_readdata_oDATA\[2\]\" that feeds logic to a wire" {  } { { "terasic_dm9000a/hdl/DM9000A_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_dm9000a/hdl/DM9000A_IF.v" 32 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DE2_70_NET_SOPC:u1\|DM9000A:the_DM9000A\|DM9000A_IF:the_DM9000A_IF\|avs_s1_readdata_oDATA\[3\] " "Warning: Converting TRI node \"DE2_70_NET_SOPC:u1\|DM9000A:the_DM9000A\|DM9000A_IF:the_DM9000A_IF\|avs_s1_readdata_oDATA\[3\]\" that feeds logic to a wire" {  } { { "terasic_dm9000a/hdl/DM9000A_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_dm9000a/hdl/DM9000A_IF.v" 32 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DE2_70_NET_SOPC:u1\|DM9000A:the_DM9000A\|DM9000A_IF:the_DM9000A_IF\|avs_s1_readdata_oDATA\[4\] " "Warning: Converting TRI node \"DE2_70_NET_SOPC:u1\|DM9000A:the_DM9000A\|DM9000A_IF:the_DM9000A_IF\|avs_s1_readdata_oDATA\[4\]\" that feeds logic to a wire" {  } { { "terasic_dm9000a/hdl/DM9000A_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_dm9000a/hdl/DM9000A_IF.v" 32 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DE2_70_NET_SOPC:u1\|DM9000A:the_DM9000A\|DM9000A_IF:the_DM9000A_IF\|avs_s1_readdata_oDATA\[5\] " "Warning: Converting TRI node \"DE2_70_NET_SOPC:u1\|DM9000A:the_DM9000A\|DM9000A_IF:the_DM9000A_IF\|avs_s1_readdata_oDATA\[5\]\" that feeds logic to a wire" {  } { { "terasic_dm9000a/hdl/DM9000A_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_dm9000a/hdl/DM9000A_IF.v" 32 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DE2_70_NET_SOPC:u1\|DM9000A:the_DM9000A\|DM9000A_IF:the_DM9000A_IF\|avs_s1_readdata_oDATA\[6\] " "Warning: Converting TRI node \"DE2_70_NET_SOPC:u1\|DM9000A:the_DM9000A\|DM9000A_IF:the_DM9000A_IF\|avs_s1_readdata_oDATA\[6\]\" that feeds logic to a wire" {  } { { "terasic_dm9000a/hdl/DM9000A_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_dm9000a/hdl/DM9000A_IF.v" 32 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DE2_70_NET_SOPC:u1\|DM9000A:the_DM9000A\|DM9000A_IF:the_DM9000A_IF\|avs_s1_readdata_oDATA\[7\] " "Warning: Converting TRI node \"DE2_70_NET_SOPC:u1\|DM9000A:the_DM9000A\|DM9000A_IF:the_DM9000A_IF\|avs_s1_readdata_oDATA\[7\]\" that feeds logic to a wire" {  } { { "terasic_dm9000a/hdl/DM9000A_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_dm9000a/hdl/DM9000A_IF.v" 32 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DE2_70_NET_SOPC:u1\|DM9000A:the_DM9000A\|DM9000A_IF:the_DM9000A_IF\|avs_s1_readdata_oDATA\[8\] " "Warning: Converting TRI node \"DE2_70_NET_SOPC:u1\|DM9000A:the_DM9000A\|DM9000A_IF:the_DM9000A_IF\|avs_s1_readdata_oDATA\[8\]\" that feeds logic to a wire" {  } { { "terasic_dm9000a/hdl/DM9000A_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_dm9000a/hdl/DM9000A_IF.v" 32 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DE2_70_NET_SOPC:u1\|DM9000A:the_DM9000A\|DM9000A_IF:the_DM9000A_IF\|avs_s1_readdata_oDATA\[9\] " "Warning: Converting TRI node \"DE2_70_NET_SOPC:u1\|DM9000A:the_DM9000A\|DM9000A_IF:the_DM9000A_IF\|avs_s1_readdata_oDATA\[9\]\" that feeds logic to a wire" {  } { { "terasic_dm9000a/hdl/DM9000A_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_dm9000a/hdl/DM9000A_IF.v" 32 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DE2_70_NET_SOPC:u1\|DM9000A:the_DM9000A\|DM9000A_IF:the_DM9000A_IF\|avs_s1_readdata_oDATA\[10\] " "Warning: Converting TRI node \"DE2_70_NET_SOPC:u1\|DM9000A:the_DM9000A\|DM9000A_IF:the_DM9000A_IF\|avs_s1_readdata_oDATA\[10\]\" that feeds logic to a wire" {  } { { "terasic_dm9000a/hdl/DM9000A_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_dm9000a/hdl/DM9000A_IF.v" 32 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DE2_70_NET_SOPC:u1\|DM9000A:the_DM9000A\|DM9000A_IF:the_DM9000A_IF\|avs_s1_readdata_oDATA\[11\] " "Warning: Converting TRI node \"DE2_70_NET_SOPC:u1\|DM9000A:the_DM9000A\|DM9000A_IF:the_DM9000A_IF\|avs_s1_readdata_oDATA\[11\]\" that feeds logic to a wire" {  } { { "terasic_dm9000a/hdl/DM9000A_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_dm9000a/hdl/DM9000A_IF.v" 32 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DE2_70_NET_SOPC:u1\|DM9000A:the_DM9000A\|DM9000A_IF:the_DM9000A_IF\|avs_s1_readdata_oDATA\[12\] " "Warning: Converting TRI node \"DE2_70_NET_SOPC:u1\|DM9000A:the_DM9000A\|DM9000A_IF:the_DM9000A_IF\|avs_s1_readdata_oDATA\[12\]\" that feeds logic to a wire" {  } { { "terasic_dm9000a/hdl/DM9000A_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_dm9000a/hdl/DM9000A_IF.v" 32 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DE2_70_NET_SOPC:u1\|DM9000A:the_DM9000A\|DM9000A_IF:the_DM9000A_IF\|avs_s1_readdata_oDATA\[13\] " "Warning: Converting TRI node \"DE2_70_NET_SOPC:u1\|DM9000A:the_DM9000A\|DM9000A_IF:the_DM9000A_IF\|avs_s1_readdata_oDATA\[13\]\" that feeds logic to a wire" {  } { { "terasic_dm9000a/hdl/DM9000A_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_dm9000a/hdl/DM9000A_IF.v" 32 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DE2_70_NET_SOPC:u1\|DM9000A:the_DM9000A\|DM9000A_IF:the_DM9000A_IF\|avs_s1_readdata_oDATA\[14\] " "Warning: Converting TRI node \"DE2_70_NET_SOPC:u1\|DM9000A:the_DM9000A\|DM9000A_IF:the_DM9000A_IF\|avs_s1_readdata_oDATA\[14\]\" that feeds logic to a wire" {  } { { "terasic_dm9000a/hdl/DM9000A_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_dm9000a/hdl/DM9000A_IF.v" 32 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DE2_70_NET_SOPC:u1\|DM9000A:the_DM9000A\|DM9000A_IF:the_DM9000A_IF\|avs_s1_readdata_oDATA\[15\] " "Warning: Converting TRI node \"DE2_70_NET_SOPC:u1\|DM9000A:the_DM9000A\|DM9000A_IF:the_DM9000A_IF\|avs_s1_readdata_oDATA\[15\]\" that feeds logic to a wire" {  } { { "terasic_dm9000a/hdl/DM9000A_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_dm9000a/hdl/DM9000A_IF.v" 32 -1 0 } }  } 0 0 "Converting TRI node \"%1!s!\" that feeds logic to a wire" 0 0 "" 0}  } {  } 0 0 "Converted TRI buffer or tri-state bus to logic, or removed OPNDRN" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|uart:the_uart\|uart_rx:the_uart_rx\|delayed_unxsync_rxdxx2 DE2_70_NET_SOPC:u1\|uart:the_uart\|uart_rx:the_uart_rx\|delayed_unxsync_rxdxx1 " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|uart:the_uart\|uart_rx:the_uart_rx\|delayed_unxsync_rxdxx2\" merged to single register \"DE2_70_NET_SOPC:u1\|uart:the_uart\|uart_rx:the_uart_rx\|delayed_unxsync_rxdxx1\"" {  } { { "uart.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/uart.v" 522 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "DE2_70_NET_SOPC:u1\|uart_s1_arbitrator:the_uart_s1\|d1_uart_s1_end_xfer DE2_70_NET_SOPC:u1\|uart_s1_arbitrator:the_uart_s1\|d1_reasons_to_wait " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|uart_s1_arbitrator:the_uart_s1\|d1_uart_s1_end_xfer\" merged to single register \"DE2_70_NET_SOPC:u1\|uart_s1_arbitrator:the_uart_s1\|d1_reasons_to_wait\", power-up level changed" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 13890 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "DE2_70_NET_SOPC:u1\|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave\|tristate_bridge_ssram_avalon_slave_arb_addend\[0\] DE2_70_NET_SOPC:u1\|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave\|tristate_bridge_ssram_avalon_slave_arb_addend\[1\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave\|tristate_bridge_ssram_avalon_slave_arb_addend\[0\]\" merged to single register \"DE2_70_NET_SOPC:u1\|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave\|tristate_bridge_ssram_avalon_slave_arb_addend\[1\]\", power-up level changed" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 13680 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "DE2_70_NET_SOPC:u1\|tristate_bridge_flash_avalon_slave_arbitrator:the_tristate_bridge_flash_avalon_slave\|d1_tristate_bridge_flash_avalon_slave_end_xfer DE2_70_NET_SOPC:u1\|tristate_bridge_flash_avalon_slave_arbitrator:the_tristate_bridge_flash_avalon_slave\|d1_reasons_to_wait " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|tristate_bridge_flash_avalon_slave_arbitrator:the_tristate_bridge_flash_avalon_slave\|d1_tristate_bridge_flash_avalon_slave_end_xfer\" merged to single register \"DE2_70_NET_SOPC:u1\|tristate_bridge_flash_avalon_slave_arbitrator:the_tristate_bridge_flash_avalon_slave\|d1_reasons_to_wait\", power-up level changed" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 12626 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "DE2_70_NET_SOPC:u1\|timer_stamp_s1_arbitrator:the_timer_stamp_s1\|d1_timer_stamp_s1_end_xfer DE2_70_NET_SOPC:u1\|timer_stamp_s1_arbitrator:the_timer_stamp_s1\|d1_reasons_to_wait " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|timer_stamp_s1_arbitrator:the_timer_stamp_s1\|d1_timer_stamp_s1_end_xfer\" merged to single register \"DE2_70_NET_SOPC:u1\|timer_stamp_s1_arbitrator:the_timer_stamp_s1\|d1_reasons_to_wait\", power-up level changed" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 12339 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "DE2_70_NET_SOPC:u1\|timer_s1_arbitrator:the_timer_s1\|d1_timer_s1_end_xfer DE2_70_NET_SOPC:u1\|timer_s1_arbitrator:the_timer_s1\|d1_reasons_to_wait " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|timer_s1_arbitrator:the_timer_s1\|d1_timer_s1_end_xfer\" merged to single register \"DE2_70_NET_SOPC:u1\|timer_s1_arbitrator:the_timer_s1\|d1_reasons_to_wait\", power-up level changed" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 12071 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "DE2_70_NET_SOPC:u1\|sysid_control_slave_arbitrator:the_sysid_control_slave\|d1_sysid_control_slave_end_xfer DE2_70_NET_SOPC:u1\|sysid_control_slave_arbitrator:the_sysid_control_slave\|d1_reasons_to_wait " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sysid_control_slave_arbitrator:the_sysid_control_slave\|d1_sysid_control_slave_end_xfer\" merged to single register \"DE2_70_NET_SOPC:u1\|sysid_control_slave_arbitrator:the_sysid_control_slave\|d1_reasons_to_wait\", power-up level changed" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 11828 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_addr\[0\] DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_addr\[12\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_addr\[0\]\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_addr\[12\]\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 407 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_addr\[1\] DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_addr\[12\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_addr\[1\]\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_addr\[12\]\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 407 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_addr\[2\] DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_addr\[12\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_addr\[2\]\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_addr\[12\]\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 407 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_addr\[3\] DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_addr\[12\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_addr\[3\]\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_addr\[12\]\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 407 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_addr\[6\] DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_addr\[12\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_addr\[6\]\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_addr\[12\]\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 407 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_addr\[7\] DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_addr\[12\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_addr\[7\]\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_addr\[12\]\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 407 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_addr\[8\] DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_addr\[12\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_addr\[8\]\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_addr\[12\]\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 407 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_addr\[9\] DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_addr\[12\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_addr\[9\]\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_addr\[12\]\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 407 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_addr\[10\] DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_addr\[12\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_addr\[10\]\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_addr\[12\]\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 407 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_addr\[11\] DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_addr\[12\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_addr\[11\]\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_addr\[12\]\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 407 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_addr\[0\] DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_addr\[12\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_addr\[0\]\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_addr\[12\]\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 407 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_addr\[1\] DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_addr\[12\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_addr\[1\]\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_addr\[12\]\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 407 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_addr\[2\] DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_addr\[12\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_addr\[2\]\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_addr\[12\]\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 407 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_addr\[3\] DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_addr\[12\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_addr\[3\]\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_addr\[12\]\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 407 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_addr\[6\] DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_addr\[12\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_addr\[6\]\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_addr\[12\]\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 407 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_addr\[7\] DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_addr\[12\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_addr\[7\]\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_addr\[12\]\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 407 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_addr\[8\] DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_addr\[12\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_addr\[8\]\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_addr\[12\]\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 407 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_addr\[9\] DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_addr\[12\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_addr\[9\]\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_addr\[12\]\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 407 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_addr\[10\] DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_addr\[12\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_addr\[10\]\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_addr\[12\]\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 407 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_addr\[11\] DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_addr\[12\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_addr\[11\]\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_addr\[12\]\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 407 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "DE2_70_NET_SOPC:u1\|sd_dat3_s1_arbitrator:the_sd_dat3_s1\|d1_sd_dat3_s1_end_xfer DE2_70_NET_SOPC:u1\|sd_dat3_s1_arbitrator:the_sd_dat3_s1\|d1_reasons_to_wait " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sd_dat3_s1_arbitrator:the_sd_dat3_s1\|d1_sd_dat3_s1_end_xfer\" merged to single register \"DE2_70_NET_SOPC:u1\|sd_dat3_s1_arbitrator:the_sd_dat3_s1\|d1_reasons_to_wait\", power-up level changed" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 9183 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "DE2_70_NET_SOPC:u1\|sd_dat_s1_arbitrator:the_sd_dat_s1\|d1_sd_dat_s1_end_xfer DE2_70_NET_SOPC:u1\|sd_dat_s1_arbitrator:the_sd_dat_s1\|d1_reasons_to_wait " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sd_dat_s1_arbitrator:the_sd_dat_s1\|d1_sd_dat_s1_end_xfer\" merged to single register \"DE2_70_NET_SOPC:u1\|sd_dat_s1_arbitrator:the_sd_dat_s1\|d1_reasons_to_wait\", power-up level changed" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 8923 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "DE2_70_NET_SOPC:u1\|sd_cmd_s1_arbitrator:the_sd_cmd_s1\|d1_sd_cmd_s1_end_xfer DE2_70_NET_SOPC:u1\|sd_cmd_s1_arbitrator:the_sd_cmd_s1\|d1_reasons_to_wait " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sd_cmd_s1_arbitrator:the_sd_cmd_s1\|d1_sd_cmd_s1_end_xfer\" merged to single register \"DE2_70_NET_SOPC:u1\|sd_cmd_s1_arbitrator:the_sd_cmd_s1\|d1_reasons_to_wait\", power-up level changed" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 8663 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "DE2_70_NET_SOPC:u1\|sd_clk_s1_arbitrator:the_sd_clk_s1\|d1_sd_clk_s1_end_xfer DE2_70_NET_SOPC:u1\|sd_clk_s1_arbitrator:the_sd_clk_s1\|d1_reasons_to_wait " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sd_clk_s1_arbitrator:the_sd_clk_s1\|d1_sd_clk_s1_end_xfer\" merged to single register \"DE2_70_NET_SOPC:u1\|sd_clk_s1_arbitrator:the_sd_clk_s1\|d1_reasons_to_wait\", power-up level changed" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 8411 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[31\] DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[31\]\" merged to single register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\]\"" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 113 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[13\] DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[13\]\" merged to single register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\]\"" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 113 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[29\] DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[29\]\" merged to single register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\]\"" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 113 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[27\] DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[27\]\" merged to single register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\]\"" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 113 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[11\] DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[11\]\" merged to single register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\]\"" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 113 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[24\] DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[24\]\" merged to single register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\]\"" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 113 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[30\] DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[30\]\" merged to single register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\]\"" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 113 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[25\] DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[25\]\" merged to single register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\]\"" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 113 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[28\] DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[28\]\" merged to single register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\]\"" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 113 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[26\] DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[26\]\" merged to single register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\]\"" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 113 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[14\] DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[12\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[14\]\" merged to single register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[12\]\"" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 113 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[15\] DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[12\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[15\]\" merged to single register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[12\]\"" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 113 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[13\] DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[13\]\" merged to single register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\]\"" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 113 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[28\] DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[28\]\" merged to single register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\]\"" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 113 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[30\] DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[30\]\" merged to single register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\]\"" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 113 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[24\] DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[24\]\" merged to single register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\]\"" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 113 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[11\] DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[11\]\" merged to single register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\]\"" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 113 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[15\] DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[15\]\" merged to single register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\]\"" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 113 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[27\] DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[27\]\" merged to single register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\]\"" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 113 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[12\] DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[12\]\" merged to single register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\]\"" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 113 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[14\] DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[14\]\" merged to single register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\]\"" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 113 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[25\] DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[25\]\" merged to single register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\]\"" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 113 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[26\] DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[26\]\" merged to single register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\]\"" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 113 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[31\] DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[31\]\" merged to single register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\]\"" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 113 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "DE2_70_NET_SOPC:u1\|pll_s1_arbitrator:the_pll_s1\|d1_pll_s1_end_xfer DE2_70_NET_SOPC:u1\|pll_s1_arbitrator:the_pll_s1\|d1_reasons_to_wait " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|pll_s1_arbitrator:the_pll_s1\|d1_pll_s1_end_xfer\" merged to single register \"DE2_70_NET_SOPC:u1\|pll_s1_arbitrator:the_pll_s1\|d1_reasons_to_wait\", power-up level changed" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 7498 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "DE2_70_NET_SOPC:u1\|pio_switch_s1_arbitrator:the_pio_switch_s1\|d1_pio_switch_s1_end_xfer DE2_70_NET_SOPC:u1\|pio_switch_s1_arbitrator:the_pio_switch_s1\|d1_reasons_to_wait " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|pio_switch_s1_arbitrator:the_pio_switch_s1\|d1_pio_switch_s1_end_xfer\" merged to single register \"DE2_70_NET_SOPC:u1\|pio_switch_s1_arbitrator:the_pio_switch_s1\|d1_reasons_to_wait\", power-up level changed" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 7251 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "DE2_70_NET_SOPC:u1\|pio_seg_right_s1_arbitrator:the_pio_seg_right_s1\|d1_pio_seg_right_s1_end_xfer DE2_70_NET_SOPC:u1\|pio_seg_right_s1_arbitrator:the_pio_seg_right_s1\|d1_reasons_to_wait " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|pio_seg_right_s1_arbitrator:the_pio_seg_right_s1\|d1_pio_seg_right_s1_end_xfer\" merged to single register \"DE2_70_NET_SOPC:u1\|pio_seg_right_s1_arbitrator:the_pio_seg_right_s1\|d1_reasons_to_wait\", power-up level changed" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 7003 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "DE2_70_NET_SOPC:u1\|pio_seg_left_s1_arbitrator:the_pio_seg_left_s1\|d1_pio_seg_left_s1_end_xfer DE2_70_NET_SOPC:u1\|pio_seg_left_s1_arbitrator:the_pio_seg_left_s1\|d1_reasons_to_wait " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|pio_seg_left_s1_arbitrator:the_pio_seg_left_s1\|d1_pio_seg_left_s1_end_xfer\" merged to single register \"DE2_70_NET_SOPC:u1\|pio_seg_left_s1_arbitrator:the_pio_seg_left_s1\|d1_reasons_to_wait\", power-up level changed" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 6755 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "DE2_70_NET_SOPC:u1\|pio_red_led_s1_arbitrator:the_pio_red_led_s1\|d1_pio_red_led_s1_end_xfer DE2_70_NET_SOPC:u1\|pio_red_led_s1_arbitrator:the_pio_red_led_s1\|d1_reasons_to_wait " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|pio_red_led_s1_arbitrator:the_pio_red_led_s1\|d1_pio_red_led_s1_end_xfer\" merged to single register \"DE2_70_NET_SOPC:u1\|pio_red_led_s1_arbitrator:the_pio_red_led_s1\|d1_reasons_to_wait\", power-up level changed" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 6507 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "DE2_70_NET_SOPC:u1\|pio_green_led_s1_arbitrator:the_pio_green_led_s1\|d1_pio_green_led_s1_end_xfer DE2_70_NET_SOPC:u1\|pio_green_led_s1_arbitrator:the_pio_green_led_s1\|d1_reasons_to_wait " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|pio_green_led_s1_arbitrator:the_pio_green_led_s1\|d1_pio_green_led_s1_end_xfer\" merged to single register \"DE2_70_NET_SOPC:u1\|pio_green_led_s1_arbitrator:the_pio_green_led_s1\|d1_reasons_to_wait\", power-up level changed" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 6259 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "DE2_70_NET_SOPC:u1\|pio_button_s1_arbitrator:the_pio_button_s1\|d1_pio_button_s1_end_xfer DE2_70_NET_SOPC:u1\|pio_button_s1_arbitrator:the_pio_button_s1\|d1_reasons_to_wait " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|pio_button_s1_arbitrator:the_pio_button_s1\|d1_pio_button_s1_end_xfer\" merged to single register \"DE2_70_NET_SOPC:u1\|pio_button_s1_arbitrator:the_pio_button_s1\|d1_reasons_to_wait\", power-up level changed" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 5997 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "DE2_70_NET_SOPC:u1\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|onchip_mem_s1_arb_addend\[0\] DE2_70_NET_SOPC:u1\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|onchip_mem_s1_arb_addend\[1\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|onchip_mem_s1_arb_addend\[0\]\" merged to single register \"DE2_70_NET_SOPC:u1\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|onchip_mem_s1_arb_addend\[1\]\", power-up level changed" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 5858 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "DE2_70_NET_SOPC:u1\|lcd_control_slave_arbitrator:the_lcd_control_slave\|d1_lcd_control_slave_end_xfer DE2_70_NET_SOPC:u1\|lcd_control_slave_arbitrator:the_lcd_control_slave\|d1_reasons_to_wait " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|lcd_control_slave_arbitrator:the_lcd_control_slave\|d1_lcd_control_slave_end_xfer\" merged to single register \"DE2_70_NET_SOPC:u1\|lcd_control_slave_arbitrator:the_lcd_control_slave\|d1_reasons_to_wait\", power-up level changed" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 5261 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "DE2_70_NET_SOPC:u1\|i2c_sdat_s1_arbitrator:the_i2c_sdat_s1\|d1_i2c_sdat_s1_end_xfer DE2_70_NET_SOPC:u1\|i2c_sdat_s1_arbitrator:the_i2c_sdat_s1\|d1_reasons_to_wait " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|i2c_sdat_s1_arbitrator:the_i2c_sdat_s1\|d1_i2c_sdat_s1_end_xfer\" merged to single register \"DE2_70_NET_SOPC:u1\|i2c_sdat_s1_arbitrator:the_i2c_sdat_s1\|d1_reasons_to_wait\", power-up level changed" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 4710 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "DE2_70_NET_SOPC:u1\|i2c_sclk_s1_arbitrator:the_i2c_sclk_s1\|d1_i2c_sclk_s1_end_xfer DE2_70_NET_SOPC:u1\|i2c_sclk_s1_arbitrator:the_i2c_sclk_s1\|d1_reasons_to_wait " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|i2c_sclk_s1_arbitrator:the_i2c_sclk_s1\|d1_i2c_sclk_s1_end_xfer\" merged to single register \"DE2_70_NET_SOPC:u1\|i2c_sclk_s1_arbitrator:the_i2c_sclk_s1\|d1_reasons_to_wait\", power-up level changed" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 4458 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "DE2_70_NET_SOPC:u1\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|d1_cpu_jtag_debug_module_end_xfer DE2_70_NET_SOPC:u1\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|d1_reasons_to_wait " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|d1_cpu_jtag_debug_module_end_xfer\" merged to single register \"DE2_70_NET_SOPC:u1\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|d1_reasons_to_wait\", power-up level changed" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 2632 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "DE2_70_NET_SOPC:u1\|ISP1362_hc_arbitrator:the_ISP1362_hc\|d1_ISP1362_hc_end_xfer DE2_70_NET_SOPC:u1\|ISP1362_hc_arbitrator:the_ISP1362_hc\|d1_reasons_to_wait " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|ISP1362_hc_arbitrator:the_ISP1362_hc\|d1_ISP1362_hc_end_xfer\" merged to single register \"DE2_70_NET_SOPC:u1\|ISP1362_hc_arbitrator:the_ISP1362_hc\|d1_reasons_to_wait\", power-up level changed" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 649 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "DE2_70_NET_SOPC:u1\|ISP1362_dc_arbitrator:the_ISP1362_dc\|d1_ISP1362_dc_end_xfer DE2_70_NET_SOPC:u1\|ISP1362_dc_arbitrator:the_ISP1362_dc\|d1_reasons_to_wait " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|ISP1362_dc_arbitrator:the_ISP1362_dc\|d1_ISP1362_dc_end_xfer\" merged to single register \"DE2_70_NET_SOPC:u1\|ISP1362_dc_arbitrator:the_ISP1362_dc\|d1_reasons_to_wait\", power-up level changed" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 355 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "DE2_70_NET_SOPC:u1\|DM9000A_s1_arbitrator:the_DM9000A_s1\|d1_DM9000A_s1_end_xfer DE2_70_NET_SOPC:u1\|DM9000A_s1_arbitrator:the_DM9000A_s1\|d1_reasons_to_wait " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|DM9000A_s1_arbitrator:the_DM9000A_s1\|d1_DM9000A_s1_end_xfer\" merged to single register \"DE2_70_NET_SOPC:u1\|DM9000A_s1_arbitrator:the_DM9000A_s1\|d1_reasons_to_wait\", power-up level changed" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 69 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[12\] DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[12\]\" merged to single register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\]\"" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 113 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[29\] DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[29\]\" merged to single register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\]\"" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 113 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 113 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|readdata\[9\]\" with stuck data_in port to stuck value GND" {  } { { "Altera_UP_Avalon_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_Avalon_PS2.v" 113 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|trigger_state data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|trigger_state\" with stuck data_in port to stuck value GND" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1750 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu_instruction_master_arbitrator:the_cpu_instruction_master\|cpu_instruction_master_dbs_rdv_counter\[0\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu_instruction_master_arbitrator:the_cpu_instruction_master\|cpu_instruction_master_dbs_rdv_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 4349 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu_instruction_master_arbitrator:the_cpu_instruction_master\|cpu_instruction_master_dbs_address\[0\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu_instruction_master_arbitrator:the_cpu_instruction_master\|cpu_instruction_master_dbs_address\[0\]\" with stuck data_in port to stuck value GND" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 4326 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_dbs_rdv_counter\[0\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_dbs_rdv_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 3940 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_dbs_address\[0\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_dbs_address\[0\]\" with stuck data_in port to stuck value GND" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 3917 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|refresh_counter\[14\] DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|refresh_counter\[14\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|refresh_counter\[14\]\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|refresh_counter\[14\]\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 301 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|refresh_counter\[13\] DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|refresh_counter\[13\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|refresh_counter\[13\]\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|refresh_counter\[13\]\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 301 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|refresh_counter\[12\] DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|refresh_counter\[12\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|refresh_counter\[12\]\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|refresh_counter\[12\]\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 301 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|refresh_counter\[11\] DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|refresh_counter\[11\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|refresh_counter\[11\]\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|refresh_counter\[11\]\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 301 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|refresh_counter\[10\] DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|refresh_counter\[10\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|refresh_counter\[10\]\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|refresh_counter\[10\]\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 301 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|refresh_counter\[9\] DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|refresh_counter\[9\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|refresh_counter\[9\]\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|refresh_counter\[9\]\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 301 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|refresh_counter\[8\] DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|refresh_counter\[8\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|refresh_counter\[8\]\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|refresh_counter\[8\]\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 301 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|refresh_counter\[7\] DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|refresh_counter\[7\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|refresh_counter\[7\]\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|refresh_counter\[7\]\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 301 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|refresh_counter\[6\] DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|refresh_counter\[6\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|refresh_counter\[6\]\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|refresh_counter\[6\]\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 301 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|refresh_counter\[5\] DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|refresh_counter\[5\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|refresh_counter\[5\]\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|refresh_counter\[5\]\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 301 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|refresh_counter\[4\] DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|refresh_counter\[4\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|refresh_counter\[4\]\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|refresh_counter\[4\]\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 301 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|refresh_counter\[3\] DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|refresh_counter\[3\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|refresh_counter\[3\]\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|refresh_counter\[3\]\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 301 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|refresh_counter\[2\] DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|refresh_counter\[2\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|refresh_counter\[2\]\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|refresh_counter\[2\]\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 301 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|refresh_counter\[1\] DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|refresh_counter\[1\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|refresh_counter\[1\]\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|refresh_counter\[1\]\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 301 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|refresh_counter\[0\] DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|refresh_counter\[0\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|refresh_counter\[0\]\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|refresh_counter\[0\]\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 301 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u2_s1_arbitrator:the_sdram_u2_s1\|rdv_fifo_for_cpu_data_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u2_s1\|full_6 DE2_70_NET_SOPC:u1\|sdram_u2_s1_arbitrator:the_sdram_u2_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1\|full_6 " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u2_s1_arbitrator:the_sdram_u2_s1\|rdv_fifo_for_cpu_data_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u2_s1\|full_6\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u2_s1_arbitrator:the_sdram_u2_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1\|full_6\"" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 10703 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u2_s1_arbitrator:the_sdram_u2_s1\|rdv_fifo_for_cpu_data_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u2_s1\|full_5 DE2_70_NET_SOPC:u1\|sdram_u2_s1_arbitrator:the_sdram_u2_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1\|full_5 " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u2_s1_arbitrator:the_sdram_u2_s1\|rdv_fifo_for_cpu_data_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u2_s1\|full_5\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u2_s1_arbitrator:the_sdram_u2_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1\|full_5\"" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 10645 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u2_s1_arbitrator:the_sdram_u2_s1\|rdv_fifo_for_cpu_data_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u2_s1\|full_4 DE2_70_NET_SOPC:u1\|sdram_u2_s1_arbitrator:the_sdram_u2_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1\|full_4 " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u2_s1_arbitrator:the_sdram_u2_s1\|rdv_fifo_for_cpu_data_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u2_s1\|full_4\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u2_s1_arbitrator:the_sdram_u2_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1\|full_4\"" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 10644 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u2_s1_arbitrator:the_sdram_u2_s1\|rdv_fifo_for_cpu_data_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u2_s1\|full_3 DE2_70_NET_SOPC:u1\|sdram_u2_s1_arbitrator:the_sdram_u2_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1\|full_3 " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u2_s1_arbitrator:the_sdram_u2_s1\|rdv_fifo_for_cpu_data_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u2_s1\|full_3\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u2_s1_arbitrator:the_sdram_u2_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1\|full_3\"" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 10643 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u2_s1_arbitrator:the_sdram_u2_s1\|rdv_fifo_for_cpu_data_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u2_s1\|full_2 DE2_70_NET_SOPC:u1\|sdram_u2_s1_arbitrator:the_sdram_u2_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1\|full_2 " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u2_s1_arbitrator:the_sdram_u2_s1\|rdv_fifo_for_cpu_data_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u2_s1\|full_2\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u2_s1_arbitrator:the_sdram_u2_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1\|full_2\"" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 10642 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u2_s1_arbitrator:the_sdram_u2_s1\|rdv_fifo_for_cpu_data_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u2_s1\|full_1 DE2_70_NET_SOPC:u1\|sdram_u2_s1_arbitrator:the_sdram_u2_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1\|full_1 " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u2_s1_arbitrator:the_sdram_u2_s1\|rdv_fifo_for_cpu_data_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u2_s1\|full_1\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u2_s1_arbitrator:the_sdram_u2_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1\|full_1\"" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 10641 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u2_s1_arbitrator:the_sdram_u2_s1\|rdv_fifo_for_cpu_data_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u2_s1\|full_0 DE2_70_NET_SOPC:u1\|sdram_u2_s1_arbitrator:the_sdram_u2_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1\|full_0 " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u2_s1_arbitrator:the_sdram_u2_s1\|rdv_fifo_for_cpu_data_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u2_s1\|full_0\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u2_s1_arbitrator:the_sdram_u2_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u2_s1\|full_0\"" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 10640 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u1_s1_arbitrator:the_sdram_u1_s1\|rdv_fifo_for_cpu_data_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u1_s1\|full_6 DE2_70_NET_SOPC:u1\|sdram_u1_s1_arbitrator:the_sdram_u1_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1\|full_6 " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u1_s1_arbitrator:the_sdram_u1_s1\|rdv_fifo_for_cpu_data_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u1_s1\|full_6\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u1_s1_arbitrator:the_sdram_u1_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1\|full_6\"" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 9508 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u1_s1_arbitrator:the_sdram_u1_s1\|rdv_fifo_for_cpu_data_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u1_s1\|full_5 DE2_70_NET_SOPC:u1\|sdram_u1_s1_arbitrator:the_sdram_u1_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1\|full_5 " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u1_s1_arbitrator:the_sdram_u1_s1\|rdv_fifo_for_cpu_data_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u1_s1\|full_5\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u1_s1_arbitrator:the_sdram_u1_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1\|full_5\"" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 9450 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u1_s1_arbitrator:the_sdram_u1_s1\|rdv_fifo_for_cpu_data_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u1_s1\|full_4 DE2_70_NET_SOPC:u1\|sdram_u1_s1_arbitrator:the_sdram_u1_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1\|full_4 " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u1_s1_arbitrator:the_sdram_u1_s1\|rdv_fifo_for_cpu_data_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u1_s1\|full_4\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u1_s1_arbitrator:the_sdram_u1_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1\|full_4\"" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 9449 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u1_s1_arbitrator:the_sdram_u1_s1\|rdv_fifo_for_cpu_data_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u1_s1\|full_3 DE2_70_NET_SOPC:u1\|sdram_u1_s1_arbitrator:the_sdram_u1_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1\|full_3 " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u1_s1_arbitrator:the_sdram_u1_s1\|rdv_fifo_for_cpu_data_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u1_s1\|full_3\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u1_s1_arbitrator:the_sdram_u1_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1\|full_3\"" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 9448 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u1_s1_arbitrator:the_sdram_u1_s1\|rdv_fifo_for_cpu_data_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u1_s1\|full_2 DE2_70_NET_SOPC:u1\|sdram_u1_s1_arbitrator:the_sdram_u1_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1\|full_2 " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u1_s1_arbitrator:the_sdram_u1_s1\|rdv_fifo_for_cpu_data_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u1_s1\|full_2\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u1_s1_arbitrator:the_sdram_u1_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1\|full_2\"" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 9447 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u1_s1_arbitrator:the_sdram_u1_s1\|rdv_fifo_for_cpu_data_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u1_s1\|full_1 DE2_70_NET_SOPC:u1\|sdram_u1_s1_arbitrator:the_sdram_u1_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1\|full_1 " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u1_s1_arbitrator:the_sdram_u1_s1\|rdv_fifo_for_cpu_data_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u1_s1\|full_1\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u1_s1_arbitrator:the_sdram_u1_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1\|full_1\"" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 9446 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u1_s1_arbitrator:the_sdram_u1_s1\|rdv_fifo_for_cpu_data_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u1_s1\|full_0 DE2_70_NET_SOPC:u1\|sdram_u1_s1_arbitrator:the_sdram_u1_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1\|full_0 " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u1_s1_arbitrator:the_sdram_u1_s1\|rdv_fifo_for_cpu_data_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_u1_s1\|full_0\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u1_s1_arbitrator:the_sdram_u1_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_u1_s1\|full_0\"" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 9445 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|dbrk_break data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|dbrk_break\" with stuck data_in port to stuck value GND" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 2172 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|trigbrktype data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|trigbrktype\" with stuck data_in port to stuck value GND" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1349 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|D_ctrl_jmp_direct DE2_70_NET_SOPC:u1\|cpu:the_cpu\|D_ctrl_a_not_src " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|D_ctrl_jmp_direct\" merged to single register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|D_ctrl_a_not_src\"" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4733 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|D_ctrl_b_is_dst DE2_70_NET_SOPC:u1\|cpu:the_cpu\|D_ctrl_b_not_src " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|D_ctrl_b_is_dst\" merged to single register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|D_ctrl_b_not_src\"" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4714 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_arb_share_counter\[1\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_arb_share_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 2766 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave\|tristate_bridge_ssram_avalon_slave_arb_share_counter\[1\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave\|tristate_bridge_ssram_avalon_slave_arb_share_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 13487 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|onchip_mem_s1_arb_share_counter\[1\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|onchip_mem_s1_arb_share_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 5702 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_slavearbiterlockenable data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_slavearbiterlockenable\" with stuck data_in port to stuck value GND" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 2700 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave\|tristate_bridge_ssram_avalon_slave_slavearbiterlockenable data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave\|tristate_bridge_ssram_avalon_slave_slavearbiterlockenable\" with stuck data_in port to stuck value GND" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 13423 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|onchip_mem_s1_slavearbiterlockenable data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|onchip_mem_s1_arbitrator:the_onchip_mem_s1\|onchip_mem_s1_slavearbiterlockenable\" with stuck data_in port to stuck value GND" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 5642 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|tristate_bridge_flash_avalon_slave_arbitrator:the_tristate_bridge_flash_avalon_slave\|tristate_bridge_flash_avalon_slave_arb_share_counter\[1\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|tristate_bridge_flash_avalon_slave_arbitrator:the_tristate_bridge_flash_avalon_slave\|tristate_bridge_flash_avalon_slave_arb_share_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 12813 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|sdram_u2_s1_arbitrator:the_sdram_u2_s1\|sdram_u2_s1_arb_share_counter\[1\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|sdram_u2_s1_arbitrator:the_sdram_u2_s1\|sdram_u2_s1_arb_share_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 11521 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|sdram_u1_s1_arbitrator:the_sdram_u1_s1\|sdram_u1_s1_arb_share_counter\[1\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|sdram_u1_s1_arbitrator:the_sdram_u1_s1\|sdram_u1_s1_arb_share_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 10326 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_next 4 " "Info: State machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_next\" contains 4 states" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 244 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_state 9 " "Info: State machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_state\" contains 9 states" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 245 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_next 4 " "Info: State machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_next\" contains 4 states" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 234 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_state 6 " "Info: State machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_state\" contains 6 states" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 236 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_next 4 " "Info: State machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_next\" contains 4 states" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 244 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_state 9 " "Info: State machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_state\" contains 9 states" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 245 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_next 4 " "Info: State machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_next\" contains 4 states" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 234 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_state 6 " "Info: State machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_state\" contains 6 states" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 236 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver 5 " "Info: State machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver\" contains 5 states" {  } { { "Altera_UP_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2.v" 84 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter 8 " "Info: State machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter\" contains 8 states" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver 5 " "Info: State machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver\" contains 5 states" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Data_In.v" 75 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver 5 " "Info: State machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver\" contains 5 states" {  } { { "Altera_UP_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2.v" 84 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter 8 " "Info: State machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter\" contains 8 states" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver 5 " "Info: State machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver\" contains 5 states" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Data_In.v" 75 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_master_FSM:master_FSM\|master_state 3 " "Info: State machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_master_FSM:master_FSM\|master_state\" contains 3 states" {  } { { "clock_2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_2.v" 407 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_slave_FSM:slave_FSM\|slave_state 3 " "Info: State machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_slave_FSM:slave_FSM\|slave_state\" contains 3 states" {  } { { "clock_2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_2.v" 178 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_FSM:master_FSM\|master_state 3 " "Info: State machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_FSM:master_FSM\|master_state\" contains 3 states" {  } { { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 407 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_slave_FSM:slave_FSM\|slave_state 3 " "Info: State machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_slave_FSM:slave_FSM\|slave_state\" contains 3 states" {  } { { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 178 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_master_FSM:master_FSM\|master_state 3 " "Info: State machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_master_FSM:master_FSM\|master_state\" contains 3 states" {  } { { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 407 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_slave_FSM:slave_FSM\|slave_state 3 " "Info: State machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_slave_FSM:slave_FSM\|slave_state\" contains 3 states" {  } { { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 178 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_next " "Info: Selected Auto state machine encoding method for state machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_next\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 244 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_next " "Info: Encoding result for state machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_next\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "4 " "Info: Completed encoding using 4 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_next.010000000 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_next.010000000\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 244 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_next.000010000 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_next.000010000\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 244 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_next.000001000 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_next.000001000\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 244 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_next.000000001 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_next.000000001\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 244 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_next.000000001 0000 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_next.000000001\" uses code string \"0000\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 244 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_next.000001000 0011 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_next.000001000\" uses code string \"0011\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 244 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_next.010000000 1001 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_next.010000000\" uses code string \"1001\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 244 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_next.000010000 0101 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_next.000010000\" uses code string \"0101\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 244 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 244 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_state " "Info: Selected Auto state machine encoding method for state machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_state\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 245 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_state " "Info: Encoding result for state machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "9 " "Info: Completed encoding using 9 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_state.100000000 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_state.100000000\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 245 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_state.010000000 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_state.010000000\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 245 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_state.001000000 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_state.001000000\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 245 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_state.000100000 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_state.000100000\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 245 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_state.000010000 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_state.000010000\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 245 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_state.000001000 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_state.000001000\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 245 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_state.000000100 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_state.000000100\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 245 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_state.000000010 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_state.000000010\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 245 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_state.000000001 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_state.000000001\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 245 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_state.000000001 000000000 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_state.000000001\" uses code string \"000000000\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 245 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_state.000100000 000100001 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_state.000100000\" uses code string \"000100001\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 245 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_state.000010000 000010001 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_state.000010000\" uses code string \"000010001\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 245 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_state.000001000 000001001 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_state.000001000\" uses code string \"000001001\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 245 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_state.100000000 100000001 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_state.100000000\" uses code string \"100000001\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 245 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_state.000000100 000000101 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_state.000000100\" uses code string \"000000101\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 245 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_state.000000010 000000011 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_state.000000010\" uses code string \"000000011\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 245 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_state.001000000 001000001 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_state.001000000\" uses code string \"001000001\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 245 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_state.010000000 010000001 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|m_state.010000000\" uses code string \"010000001\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 245 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 245 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_next " "Info: Selected Auto state machine encoding method for state machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_next\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 234 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_next " "Info: Encoding result for state machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_next\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "4 " "Info: Completed encoding using 4 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_next.101 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_next.101\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 234 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_next.010 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_next.010\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 234 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_next.111 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_next.111\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 234 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_next.000 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_next.000\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 234 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_next.000 0000 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_next.000\" uses code string \"0000\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 234 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_next.111 0011 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_next.111\" uses code string \"0011\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 234 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_next.010 0101 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_next.010\" uses code string \"0101\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 234 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_next.101 1001 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_next.101\" uses code string \"1001\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 234 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 234 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_state " "Info: Selected Auto state machine encoding method for state machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_state\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 236 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_state " "Info: Encoding result for state machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "6 " "Info: Completed encoding using 6 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_state.101 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_state.101\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 236 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_state.111 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_state.111\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 236 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_state.001 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_state.001\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 236 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_state.011 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_state.011\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 236 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_state.010 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_state.010\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 236 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_state.000 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_state.000\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 236 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_state.000 000000 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_state.000\" uses code string \"000000\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 236 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_state.010 000011 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_state.010\" uses code string \"000011\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 236 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_state.011 000101 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_state.011\" uses code string \"000101\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 236 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_state.001 001001 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_state.001\" uses code string \"001001\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 236 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_state.111 010001 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_state.111\" uses code string \"010001\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 236 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_state.101 100001 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_state.101\" uses code string \"100001\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 236 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 236 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_next " "Info: Selected Auto state machine encoding method for state machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_next\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 244 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_next " "Info: Encoding result for state machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_next\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "4 " "Info: Completed encoding using 4 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_next.010000000 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_next.010000000\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 244 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_next.000010000 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_next.000010000\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 244 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_next.000001000 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_next.000001000\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 244 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_next.000000001 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_next.000000001\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 244 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_next.000000001 0000 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_next.000000001\" uses code string \"0000\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 244 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_next.000001000 0011 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_next.000001000\" uses code string \"0011\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 244 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_next.010000000 1001 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_next.010000000\" uses code string \"1001\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 244 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_next.000010000 0101 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_next.000010000\" uses code string \"0101\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 244 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 244 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_state " "Info: Selected Auto state machine encoding method for state machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_state\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 245 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_state " "Info: Encoding result for state machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "9 " "Info: Completed encoding using 9 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_state.100000000 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_state.100000000\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 245 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_state.010000000 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_state.010000000\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 245 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_state.001000000 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_state.001000000\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 245 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_state.000100000 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_state.000100000\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 245 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_state.000010000 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_state.000010000\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 245 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_state.000001000 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_state.000001000\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 245 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_state.000000100 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_state.000000100\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 245 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_state.000000010 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_state.000000010\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 245 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_state.000000001 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_state.000000001\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 245 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_state.000000001 000000000 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_state.000000001\" uses code string \"000000000\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 245 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_state.000100000 000100001 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_state.000100000\" uses code string \"000100001\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 245 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_state.000010000 000010001 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_state.000010000\" uses code string \"000010001\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 245 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_state.000001000 000001001 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_state.000001000\" uses code string \"000001001\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 245 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_state.100000000 100000001 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_state.100000000\" uses code string \"100000001\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 245 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_state.000000100 000000101 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_state.000000100\" uses code string \"000000101\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 245 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_state.000000010 000000011 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_state.000000010\" uses code string \"000000011\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 245 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_state.001000000 001000001 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_state.001000000\" uses code string \"001000001\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 245 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_state.010000000 010000001 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|m_state.010000000\" uses code string \"010000001\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 245 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 245 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_next " "Info: Selected Auto state machine encoding method for state machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_next\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 234 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_next " "Info: Encoding result for state machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_next\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "4 " "Info: Completed encoding using 4 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_next.101 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_next.101\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 234 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_next.010 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_next.010\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 234 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_next.111 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_next.111\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 234 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_next.000 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_next.000\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 234 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_next.000 0000 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_next.000\" uses code string \"0000\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 234 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_next.111 0011 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_next.111\" uses code string \"0011\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 234 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_next.010 0101 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_next.010\" uses code string \"0101\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 234 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_next.101 1001 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_next.101\" uses code string \"1001\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 234 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 234 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_state " "Info: Selected Auto state machine encoding method for state machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_state\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 236 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_state " "Info: Encoding result for state machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "6 " "Info: Completed encoding using 6 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_state.101 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_state.101\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 236 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_state.111 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_state.111\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 236 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_state.001 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_state.001\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 236 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_state.011 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_state.011\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 236 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_state.010 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_state.010\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 236 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_state.000 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_state.000\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 236 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_state.000 000000 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_state.000\" uses code string \"000000\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 236 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_state.010 000011 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_state.010\" uses code string \"000011\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 236 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_state.011 000101 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_state.011\" uses code string \"000101\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 236 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_state.001 001001 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_state.001\" uses code string \"001001\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 236 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_state.111 010001 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_state.111\" uses code string \"010001\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 236 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_state.101 100001 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_state.101\" uses code string \"100001\"" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 236 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 236 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver " "Info: Selected Auto state machine encoding method for state machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver\"" {  } { { "Altera_UP_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2.v" 84 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver " "Info: Encoding result for state machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "5 " "Info: Completed encoding using 5 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_1_DATA_IN " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_1_DATA_IN\"" {  } { { "Altera_UP_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2.v" 84 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT\"" {  } { { "Altera_UP_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2.v" 84 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER\"" {  } { { "Altera_UP_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2.v" 84 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_0_IDLE " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_0_IDLE\"" {  } { { "Altera_UP_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2.v" 84 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_4_END_DELAYED " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_4_END_DELAYED\"" {  } { { "Altera_UP_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2.v" 84 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_0_IDLE 00000 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_0_IDLE\" uses code string \"00000\"" {  } { { "Altera_UP_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2.v" 84 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER 00110 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER\" uses code string \"00110\"" {  } { { "Altera_UP_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2.v" 84 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT 01010 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT\" uses code string \"01010\"" {  } { { "Altera_UP_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2.v" 84 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_1_DATA_IN 10010 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_1_DATA_IN\" uses code string \"10010\"" {  } { { "Altera_UP_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2.v" 84 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_4_END_DELAYED 00011 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_4_END_DELAYED\" uses code string \"00011\"" {  } { { "Altera_UP_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2.v" 84 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "Altera_UP_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2.v" 84 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter " "Info: Selected Auto state machine encoding method for state machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter " "Info: Encoding result for state machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "8 " "Info: Completed encoding using 8 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_0_IDLE " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_0_IDLE\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_0_IDLE 00000000 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_0_IDLE\" uses code string \"00000000\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT 00000011 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT\" uses code string \"00000011\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT 00000101 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT\" uses code string \"00000101\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT 00001001 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT\" uses code string \"00001001\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA 00010001 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA\" uses code string \"00010001\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK 00100001 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK\" uses code string \"00100001\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION 01000001 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION\" uses code string \"01000001\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR 10000001 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR\" uses code string \"10000001\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver " "Info: Selected Auto state machine encoding method for state machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver\"" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Data_In.v" 75 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver " "Info: Encoding result for state machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "5 " "Info: Completed encoding using 5 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA\"" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Data_In.v" 75 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_2_DATA_IN " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_2_DATA_IN\"" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Data_In.v" 75 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_3_PARITY_IN " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_3_PARITY_IN\"" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Data_In.v" 75 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_0_IDLE " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_0_IDLE\"" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Data_In.v" 75 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_4_STOP_IN " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_4_STOP_IN\"" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Data_In.v" 75 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_0_IDLE 00000 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_0_IDLE\" uses code string \"00000\"" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Data_In.v" 75 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_3_PARITY_IN 00110 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_3_PARITY_IN\" uses code string \"00110\"" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Data_In.v" 75 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_2_DATA_IN 01010 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_2_DATA_IN\" uses code string \"01010\"" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Data_In.v" 75 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA 10010 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA\" uses code string \"10010\"" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Data_In.v" 75 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_4_STOP_IN 00011 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_4_STOP_IN\" uses code string \"00011\"" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Data_In.v" 75 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Data_In.v" 75 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver " "Info: Selected Auto state machine encoding method for state machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver\"" {  } { { "Altera_UP_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2.v" 84 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver " "Info: Encoding result for state machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "5 " "Info: Completed encoding using 5 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_1_DATA_IN " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_1_DATA_IN\"" {  } { { "Altera_UP_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2.v" 84 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT\"" {  } { { "Altera_UP_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2.v" 84 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER\"" {  } { { "Altera_UP_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2.v" 84 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_0_IDLE " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_0_IDLE\"" {  } { { "Altera_UP_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2.v" 84 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_4_END_DELAYED " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_4_END_DELAYED\"" {  } { { "Altera_UP_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2.v" 84 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_0_IDLE 00000 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_0_IDLE\" uses code string \"00000\"" {  } { { "Altera_UP_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2.v" 84 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER 00110 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER\" uses code string \"00110\"" {  } { { "Altera_UP_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2.v" 84 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT 01010 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT\" uses code string \"01010\"" {  } { { "Altera_UP_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2.v" 84 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_1_DATA_IN 10010 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_1_DATA_IN\" uses code string \"10010\"" {  } { { "Altera_UP_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2.v" 84 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_4_END_DELAYED 00011 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|s_ps2_transceiver.PS2_STATE_4_END_DELAYED\" uses code string \"00011\"" {  } { { "Altera_UP_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2.v" 84 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "Altera_UP_PS2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2.v" 84 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter " "Info: Selected Auto state machine encoding method for state machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter " "Info: Encoding result for state machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "8 " "Info: Completed encoding using 8 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_0_IDLE " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_0_IDLE\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_0_IDLE 00000000 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_0_IDLE\" uses code string \"00000000\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT 00000011 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT\" uses code string \"00000011\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT 00000101 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT\" uses code string \"00000101\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT 00001001 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT\" uses code string \"00001001\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA 00010001 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA\" uses code string \"00010001\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK 00100001 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK\" uses code string \"00100001\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION 01000001 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION\" uses code string \"01000001\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR 10000001 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR\" uses code string \"10000001\"" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Command_Out.v" 106 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver " "Info: Selected Auto state machine encoding method for state machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver\"" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Data_In.v" 75 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver " "Info: Encoding result for state machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "5 " "Info: Completed encoding using 5 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA\"" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Data_In.v" 75 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_2_DATA_IN " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_2_DATA_IN\"" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Data_In.v" 75 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_3_PARITY_IN " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_3_PARITY_IN\"" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Data_In.v" 75 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_0_IDLE " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_0_IDLE\"" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Data_In.v" 75 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_4_STOP_IN " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_4_STOP_IN\"" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Data_In.v" 75 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_0_IDLE 00000 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_0_IDLE\" uses code string \"00000\"" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Data_In.v" 75 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_3_PARITY_IN 00110 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_3_PARITY_IN\" uses code string \"00110\"" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Data_In.v" 75 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_2_DATA_IN 01010 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_2_DATA_IN\" uses code string \"01010\"" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Data_In.v" 75 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA 10010 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA\" uses code string \"10010\"" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Data_In.v" 75 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_4_STOP_IN 00011 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_4_STOP_IN\" uses code string \"00011\"" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Data_In.v" 75 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Altera_UP_PS2_Data_In.v" 75 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_master_FSM:master_FSM\|master_state " "Info: Selected Auto state machine encoding method for state machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_master_FSM:master_FSM\|master_state\"" {  } { { "clock_2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_2.v" 407 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_master_FSM:master_FSM\|master_state " "Info: Encoding result for state machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_master_FSM:master_FSM\|master_state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "3 " "Info: Completed encoding using 3 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_master_FSM:master_FSM\|master_state.100 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_master_FSM:master_FSM\|master_state.100\"" {  } { { "clock_2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_2.v" 407 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_master_FSM:master_FSM\|master_state.010 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_master_FSM:master_FSM\|master_state.010\"" {  } { { "clock_2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_2.v" 407 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_master_FSM:master_FSM\|master_state.001 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_master_FSM:master_FSM\|master_state.001\"" {  } { { "clock_2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_2.v" 407 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_master_FSM:master_FSM\|master_state.001 000 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_master_FSM:master_FSM\|master_state.001\" uses code string \"000\"" {  } { { "clock_2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_2.v" 407 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_master_FSM:master_FSM\|master_state.100 101 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_master_FSM:master_FSM\|master_state.100\" uses code string \"101\"" {  } { { "clock_2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_2.v" 407 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_master_FSM:master_FSM\|master_state.010 011 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_master_FSM:master_FSM\|master_state.010\" uses code string \"011\"" {  } { { "clock_2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_2.v" 407 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "clock_2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_2.v" 407 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_slave_FSM:slave_FSM\|slave_state " "Info: Selected Auto state machine encoding method for state machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_slave_FSM:slave_FSM\|slave_state\"" {  } { { "clock_2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_2.v" 178 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_slave_FSM:slave_FSM\|slave_state " "Info: Encoding result for state machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_slave_FSM:slave_FSM\|slave_state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "3 " "Info: Completed encoding using 3 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_slave_FSM:slave_FSM\|slave_state.100 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_slave_FSM:slave_FSM\|slave_state.100\"" {  } { { "clock_2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_2.v" 178 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_slave_FSM:slave_FSM\|slave_state.010 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_slave_FSM:slave_FSM\|slave_state.010\"" {  } { { "clock_2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_2.v" 178 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_slave_FSM:slave_FSM\|slave_state.001 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_slave_FSM:slave_FSM\|slave_state.001\"" {  } { { "clock_2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_2.v" 178 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_slave_FSM:slave_FSM\|slave_state.001 000 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_slave_FSM:slave_FSM\|slave_state.001\" uses code string \"000\"" {  } { { "clock_2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_2.v" 178 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_slave_FSM:slave_FSM\|slave_state.010 011 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_slave_FSM:slave_FSM\|slave_state.010\" uses code string \"011\"" {  } { { "clock_2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_2.v" 178 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_slave_FSM:slave_FSM\|slave_state.100 101 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_slave_FSM:slave_FSM\|slave_state.100\" uses code string \"101\"" {  } { { "clock_2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_2.v" 178 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "clock_2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_2.v" 178 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_FSM:master_FSM\|master_state " "Info: Selected Auto state machine encoding method for state machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_FSM:master_FSM\|master_state\"" {  } { { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 407 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_FSM:master_FSM\|master_state " "Info: Encoding result for state machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_FSM:master_FSM\|master_state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "3 " "Info: Completed encoding using 3 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_FSM:master_FSM\|master_state.100 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_FSM:master_FSM\|master_state.100\"" {  } { { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 407 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_FSM:master_FSM\|master_state.010 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_FSM:master_FSM\|master_state.010\"" {  } { { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 407 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_FSM:master_FSM\|master_state.001 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_FSM:master_FSM\|master_state.001\"" {  } { { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 407 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_FSM:master_FSM\|master_state.001 000 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_FSM:master_FSM\|master_state.001\" uses code string \"000\"" {  } { { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 407 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_FSM:master_FSM\|master_state.100 101 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_FSM:master_FSM\|master_state.100\" uses code string \"101\"" {  } { { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 407 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_FSM:master_FSM\|master_state.010 011 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_FSM:master_FSM\|master_state.010\" uses code string \"011\"" {  } { { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 407 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 407 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_slave_FSM:slave_FSM\|slave_state " "Info: Selected Auto state machine encoding method for state machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_slave_FSM:slave_FSM\|slave_state\"" {  } { { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 178 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_slave_FSM:slave_FSM\|slave_state " "Info: Encoding result for state machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_slave_FSM:slave_FSM\|slave_state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "3 " "Info: Completed encoding using 3 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_slave_FSM:slave_FSM\|slave_state.100 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_slave_FSM:slave_FSM\|slave_state.100\"" {  } { { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 178 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_slave_FSM:slave_FSM\|slave_state.010 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_slave_FSM:slave_FSM\|slave_state.010\"" {  } { { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 178 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_slave_FSM:slave_FSM\|slave_state.001 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_slave_FSM:slave_FSM\|slave_state.001\"" {  } { { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 178 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_slave_FSM:slave_FSM\|slave_state.001 000 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_slave_FSM:slave_FSM\|slave_state.001\" uses code string \"000\"" {  } { { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 178 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_slave_FSM:slave_FSM\|slave_state.010 011 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_slave_FSM:slave_FSM\|slave_state.010\" uses code string \"011\"" {  } { { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 178 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_slave_FSM:slave_FSM\|slave_state.100 101 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_slave_FSM:slave_FSM\|slave_state.100\" uses code string \"101\"" {  } { { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 178 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 178 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_master_FSM:master_FSM\|master_state " "Info: Selected Auto state machine encoding method for state machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_master_FSM:master_FSM\|master_state\"" {  } { { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 407 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_master_FSM:master_FSM\|master_state " "Info: Encoding result for state machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_master_FSM:master_FSM\|master_state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "3 " "Info: Completed encoding using 3 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_master_FSM:master_FSM\|master_state.100 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_master_FSM:master_FSM\|master_state.100\"" {  } { { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 407 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_master_FSM:master_FSM\|master_state.010 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_master_FSM:master_FSM\|master_state.010\"" {  } { { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 407 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_master_FSM:master_FSM\|master_state.001 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_master_FSM:master_FSM\|master_state.001\"" {  } { { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 407 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_master_FSM:master_FSM\|master_state.001 000 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_master_FSM:master_FSM\|master_state.001\" uses code string \"000\"" {  } { { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 407 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_master_FSM:master_FSM\|master_state.100 101 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_master_FSM:master_FSM\|master_state.100\" uses code string \"101\"" {  } { { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 407 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_master_FSM:master_FSM\|master_state.010 011 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_master_FSM:master_FSM\|master_state.010\" uses code string \"011\"" {  } { { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 407 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 407 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_slave_FSM:slave_FSM\|slave_state " "Info: Selected Auto state machine encoding method for state machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_slave_FSM:slave_FSM\|slave_state\"" {  } { { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 178 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_slave_FSM:slave_FSM\|slave_state " "Info: Encoding result for state machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_slave_FSM:slave_FSM\|slave_state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "3 " "Info: Completed encoding using 3 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_slave_FSM:slave_FSM\|slave_state.100 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_slave_FSM:slave_FSM\|slave_state.100\"" {  } { { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 178 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_slave_FSM:slave_FSM\|slave_state.010 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_slave_FSM:slave_FSM\|slave_state.010\"" {  } { { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 178 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_slave_FSM:slave_FSM\|slave_state.001 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_slave_FSM:slave_FSM\|slave_state.001\"" {  } { { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 178 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_slave_FSM:slave_FSM\|slave_state.001 000 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_slave_FSM:slave_FSM\|slave_state.001\" uses code string \"000\"" {  } { { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 178 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_slave_FSM:slave_FSM\|slave_state.010 011 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_slave_FSM:slave_FSM\|slave_state.010\" uses code string \"011\"" {  } { { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 178 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_slave_FSM:slave_FSM\|slave_state.100 101 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_slave_FSM:slave_FSM\|slave_state.100\" uses code string \"101\"" {  } { { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 178 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 178 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|init_done DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|init_done " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|init_done\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|init_done\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 237 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_addr\[12\] DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_addr\[12\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_addr\[12\]\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_addr\[12\]\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 407 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_cmd\[0\] DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_cmd\[0\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_cmd\[0\]\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_cmd\[0\]\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 407 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_cmd\[1\] DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_cmd\[1\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_cmd\[1\]\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_cmd\[1\]\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 407 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_cmd\[2\] DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_cmd\[2\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_cmd\[2\]\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_cmd\[2\]\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 407 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_cmd\[3\] DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_cmd\[3\] " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|i_cmd\[3\]\" merged to single register \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_cmd\[3\]\"" {  } { { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 407 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|DRsize 6 " "Info: State machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|DRsize\" contains 6 states" {  } { { "cpu_jtag_debug_module.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu_jtag_debug_module.v" 127 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|DE2_70_NET\|DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|DRsize " "Info: Selected Auto state machine encoding method for state machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|DRsize\"" {  } { { "cpu_jtag_debug_module.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu_jtag_debug_module.v" 127 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|DRsize " "Info: Encoding result for state machine \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|DRsize\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "6 " "Info: Completed encoding using 6 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|DRsize.011 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|DRsize.011\"" {  } { { "cpu_jtag_debug_module.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu_jtag_debug_module.v" 127 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|DRsize.100 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|DRsize.100\"" {  } { { "cpu_jtag_debug_module.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu_jtag_debug_module.v" 127 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|DRsize.101 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|DRsize.101\"" {  } { { "cpu_jtag_debug_module.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu_jtag_debug_module.v" 127 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|DRsize.010 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|DRsize.010\"" {  } { { "cpu_jtag_debug_module.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu_jtag_debug_module.v" 127 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|DRsize.001 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|DRsize.001\"" {  } { { "cpu_jtag_debug_module.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu_jtag_debug_module.v" 127 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|DRsize.000 " "Info: Encoded state bit \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|DRsize.000\"" {  } { { "cpu_jtag_debug_module.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu_jtag_debug_module.v" 127 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|DRsize.000 000000 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|DRsize.000\" uses code string \"000000\"" {  } { { "cpu_jtag_debug_module.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu_jtag_debug_module.v" 127 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|DRsize.001 000011 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|DRsize.001\" uses code string \"000011\"" {  } { { "cpu_jtag_debug_module.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu_jtag_debug_module.v" 127 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|DRsize.010 000101 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|DRsize.010\" uses code string \"000101\"" {  } { { "cpu_jtag_debug_module.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu_jtag_debug_module.v" 127 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|DRsize.101 001001 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|DRsize.101\" uses code string \"001001\"" {  } { { "cpu_jtag_debug_module.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu_jtag_debug_module.v" 127 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|DRsize.100 010001 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|DRsize.100\" uses code string \"010001\"" {  } { { "cpu_jtag_debug_module.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu_jtag_debug_module.v" 127 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|DRsize.011 100001 " "Info: State \"\|DE2_70_NET\|DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|DRsize.011\" uses code string \"100001\"" {  } { { "cpu_jtag_debug_module.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu_jtag_debug_module.v" 127 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "cpu_jtag_debug_module.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu_jtag_debug_module.v" 127 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|DRsize.001 data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|DRsize.001\" with stuck data_in port to stuck value GND" {  } { { "cpu_jtag_debug_module.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu_jtag_debug_module.v" 127 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|DRsize.011 data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|DRsize.011\" with stuck data_in port to stuck value GND" {  } { { "cpu_jtag_debug_module.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu_jtag_debug_module.v" 127 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DPA\[0\] " "Warning: The bidir \"SRAM_DPA\[0\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 303 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DPA\[1\] " "Warning: The bidir \"SRAM_DPA\[1\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 303 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DPA\[2\] " "Warning: The bidir \"SRAM_DPA\[2\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 303 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DPA\[3\] " "Warning: The bidir \"SRAM_DPA\[3\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 303 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_DACLRCK~0 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus AUD_DACLRCK~0 that it feeds" {  } { { "audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" 109 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK~0 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus AUD_BCLK~0 that it feeds" {  } { { "audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" 33 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OTG_FSPEED~5 OTG_FSPEED~4 " "Warning: Removed fan-in from always-disabled I/O buffer OTG_FSPEED~5 to tri-state bus OTG_FSPEED~4" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 323 -1 0 } }  } 0 0 "Removed fan-in from always-disabled I/O buffer %1!s! to tri-state bus %2!s!" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "OTG_LSPEED~6 OTG_LSPEED~3 " "Warning: Removed fan-in from always-disabled I/O buffer OTG_LSPEED~6 to tri-state bus OTG_LSPEED~3" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 324 -1 0 } }  } 0 0 "Removed fan-in from always-disabled I/O buffer %1!s! to tri-state bus %2!s!" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SD_DAT~4 SD_DAT~1 " "Warning: Removed fan-in from always-disabled I/O buffer SD_DAT~4 to tri-state bus SD_DAT~1" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 339 -1 0 } }  } 0 0 "Removed fan-in from always-disabled I/O buffer %1!s! to tri-state bus %2!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "Info: One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AUD_DACLRCK " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"AUD_DACLRCK\" is moved to its source" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 372 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0}  } {  } 0 0 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "" 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "uart.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/uart.v" 86 -1 0 } } { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 647 -1 0 } } { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 647 -1 0 } } { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 647 -1 0 } } { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 647 -1 0 } } { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 647 -1 0 } } { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 647 -1 0 } } { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 647 -1 0 } } { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 647 -1 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 12632 -1 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 12630 -1 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 12631 -1 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 13316 -1 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 13734 -1 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 13734 -1 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 13734 -1 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 13734 -1 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 13319 -1 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 13331 -1 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 13318 -1 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 10626 -1 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 9431 -1 0 } } { "uart.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/uart.v" 102 -1 0 } } { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 407 -1 0 } } { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 407 -1 0 } } { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 407 -1 0 } } { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 407 -1 0 } } { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 407 -1 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 10974 -1 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 9779 -1 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 13006 -1 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 11679 -1 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 10484 -1 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 2890 -1 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 5903 -1 0 } } { "jtag_uart.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/jtag_uart.v" 586 -1 0 } } { "../../../altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "C:/altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 407 -1 0 } } { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 301 -1 0 } } { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 301 -1 0 } } { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 301 -1 0 } } { "sdram_u2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u2.v" 301 -1 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 5666 -1 0 } } { "jtag_uart.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/jtag_uart.v" 541 -1 0 } } { "../../../altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "C:/altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 222 -1 0 } } { "uart.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/uart.v" 84 -1 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 5933 -1 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 7632 -1 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 7632 -1 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 7632 -1 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 7632 -1 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 7755 -1 0 } } { "../../../altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "C:/altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 221 -1 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 5949 -1 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 1280 -1 0 } } { "uart.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/uart.v" 85 -1 0 } } { "timer_stamp.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/timer_stamp.v" 166 -1 0 } } { "timer.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/timer.v" 166 -1 0 } } { "timer_stamp.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/timer_stamp.v" 166 -1 0 } } { "timer.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/timer.v" 166 -1 0 } } { "timer_stamp.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/timer_stamp.v" 166 -1 0 } } { "timer.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/timer.v" 166 -1 0 } } { "timer_stamp.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/timer_stamp.v" 166 -1 0 } } { "timer.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/timer.v" 166 -1 0 } } { "timer_stamp.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/timer_stamp.v" 166 -1 0 } } { "timer_stamp.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/timer_stamp.v" 175 -1 0 } } { "timer.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/timer.v" 166 -1 0 } } { "timer.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/timer.v" 175 -1 0 } } { "timer_stamp.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/timer_stamp.v" 166 -1 0 } } { "timer.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/timer.v" 166 -1 0 } } { "timer_stamp.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/timer_stamp.v" 166 -1 0 } } { "timer.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/timer.v" 166 -1 0 } } { "timer_stamp.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/timer_stamp.v" 166 -1 0 } } { "timer.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/timer.v" 166 -1 0 } } { "timer_stamp.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/timer_stamp.v" 166 -1 0 } } { "timer.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/timer.v" 166 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Converted presettable and clearable register to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|st_updateir DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|st_updateir~_emulated DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|st_updateir~7 " "Warning: Register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|st_updateir\" converted into equivalent circuit using register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|st_updateir~_emulated\" and latch \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|st_updateir~7\"" {  } { { "cpu_jtag_debug_module.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu_jtag_debug_module.v" 141 -1 0 } }  } 0 0 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|st_updatedr DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|st_updatedr~_emulated DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|st_updatedr~8 " "Warning: Register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|st_updatedr\" converted into equivalent circuit using register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|st_updatedr~_emulated\" and latch \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|st_updatedr~8\"" {  } { { "cpu_jtag_debug_module.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu_jtag_debug_module.v" 140 -1 0 } }  } 0 0 "Register \"%1!s!\" converted into equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0}  } {  } 0 0 "Converted presettable and clearable register to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "DE2_70_NET_SOPC:u1\|uart:the_uart\|uart_regs:the_uart_regs\|delayed_unxcts_status_bitxx5 DE2_70_NET_SOPC:u1\|cpu:the_cpu\|reset_d1 " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|uart:the_uart\|uart_regs:the_uart_regs\|delayed_unxcts_status_bitxx5\" merged to single register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|reset_d1\", power-up level changed" {  } { { "uart.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/uart.v" 815 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_FSM:master_FSM\|master_state.010 DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_FSM:master_FSM\|master_read " "Info: Duplicate register \"DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_FSM:master_FSM\|master_state.010\" merged to single register \"DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_FSM:master_FSM\|master_read\"" {  } { { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 407 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|BCK_DIV\[3\] data_in GND " "Warning: Reduced register \"DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|BCK_DIV\[3\]\" with stuck data_in port to stuck value GND" {  } { { "audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" 78 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "AUD_ADCLRCK~2 " "Warning: Node \"AUD_ADCLRCK~2\"" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 370 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "AUD_DACLRCK~1 " "Warning: Node \"AUD_DACLRCK~1\"" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 372 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "AUD_BCLK~1 " "Warning: Node \"AUD_BCLK~1\"" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 374 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "oUART_CTS GND " "Warning: Pin \"oUART_CTS\" stuck at GND" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 263 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oIRDA_TXD GND " "Warning: Pin \"oIRDA_TXD\" stuck at GND" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 266 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM0_CKE VCC " "Warning: Pin \"oDRAM0_CKE\" stuck at VCC" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 288 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oDRAM1_CKE VCC " "Warning: Pin \"oDRAM1_CKE\" stuck at VCC" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 289 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oFLASH_A\[22\] GND " "Warning: Pin \"oFLASH_A\[22\]\" stuck at GND" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 293 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oFLASH_A\[23\] GND " "Warning: Pin \"oFLASH_A\[23\]\" stuck at GND" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 293 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oFLASH_A\[24\] GND " "Warning: Pin \"oFLASH_A\[24\]\" stuck at GND" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 293 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oFLASH_A\[25\] GND " "Warning: Pin \"oFLASH_A\[25\]\" stuck at GND" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 293 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oFLASH_RST_N VCC " "Warning: Pin \"oFLASH_RST_N\" stuck at VCC" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 295 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oFLASH_WP_N VCC " "Warning: Pin \"oFLASH_WP_N\" stuck at VCC" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 296 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oFLASH_BYTE_N VCC " "Warning: Pin \"oFLASH_BYTE_N\" stuck at VCC" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 298 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oSRAM_A\[18\] GND " "Warning: Pin \"oSRAM_A\[18\]\" stuck at GND" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 304 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oSRAM_A\[19\] GND " "Warning: Pin \"oSRAM_A\[19\]\" stuck at GND" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 304 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oSRAM_A\[20\] GND " "Warning: Pin \"oSRAM_A\[20\]\" stuck at GND" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 304 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oSRAM_ADSP_N VCC " "Warning: Pin \"oSRAM_ADSP_N\" stuck at VCC" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 306 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oSRAM_ADV_N VCC " "Warning: Pin \"oSRAM_ADV_N\" stuck at VCC" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 307 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oSRAM_GW_N VCC " "Warning: Pin \"oSRAM_GW_N\" stuck at VCC" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 313 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oOTG_DACK0_N GND " "Warning: Pin \"oOTG_DACK0_N\" stuck at GND" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 329 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oOTG_DACK1_N GND " "Warning: Pin \"oOTG_DACK1_N\" stuck at GND" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 330 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLCD_ON VCC " "Warning: Pin \"oLCD_ON\" stuck at VCC" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 333 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLCD_BLON VCC " "Warning: Pin \"oLCD_BLON\" stuck at VCC" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 334 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oVGA_CLOCK GND " "Warning: Pin \"oVGA_CLOCK\" stuck at GND" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 352 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oVGA_HS GND " "Warning: Pin \"oVGA_HS\" stuck at GND" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 353 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oVGA_VS GND " "Warning: Pin \"oVGA_VS\" stuck at GND" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 354 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oVGA_BLANK_N GND " "Warning: Pin \"oVGA_BLANK_N\" stuck at GND" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 355 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oVGA_SYNC_N GND " "Warning: Pin \"oVGA_SYNC_N\" stuck at GND" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 356 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oVGA_R\[0\] GND " "Warning: Pin \"oVGA_R\[0\]\" stuck at GND" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 357 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oVGA_R\[1\] GND " "Warning: Pin \"oVGA_R\[1\]\" stuck at GND" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 357 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oVGA_R\[2\] GND " "Warning: Pin \"oVGA_R\[2\]\" stuck at GND" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 357 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oVGA_R\[3\] GND " "Warning: Pin \"oVGA_R\[3\]\" stuck at GND" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 357 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oVGA_R\[4\] GND " "Warning: Pin \"oVGA_R\[4\]\" stuck at GND" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 357 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oVGA_R\[5\] GND " "Warning: Pin \"oVGA_R\[5\]\" stuck at GND" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 357 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oVGA_R\[6\] GND " "Warning: Pin \"oVGA_R\[6\]\" stuck at GND" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 357 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oVGA_R\[7\] GND " "Warning: Pin \"oVGA_R\[7\]\" stuck at GND" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 357 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oVGA_R\[8\] GND " "Warning: Pin \"oVGA_R\[8\]\" stuck at GND" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 357 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oVGA_R\[9\] GND " "Warning: Pin \"oVGA_R\[9\]\" stuck at GND" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 357 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oVGA_G\[0\] GND " "Warning: Pin \"oVGA_G\[0\]\" stuck at GND" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 358 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oVGA_G\[1\] GND " "Warning: Pin \"oVGA_G\[1\]\" stuck at GND" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 358 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oVGA_G\[2\] GND " "Warning: Pin \"oVGA_G\[2\]\" stuck at GND" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 358 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oVGA_G\[3\] GND " "Warning: Pin \"oVGA_G\[3\]\" stuck at GND" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 358 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oVGA_G\[4\] GND " "Warning: Pin \"oVGA_G\[4\]\" stuck at GND" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 358 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oVGA_G\[5\] GND " "Warning: Pin \"oVGA_G\[5\]\" stuck at GND" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 358 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oVGA_G\[6\] GND " "Warning: Pin \"oVGA_G\[6\]\" stuck at GND" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 358 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oVGA_G\[7\] GND " "Warning: Pin \"oVGA_G\[7\]\" stuck at GND" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 358 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oVGA_G\[8\] GND " "Warning: Pin \"oVGA_G\[8\]\" stuck at GND" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 358 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oVGA_G\[9\] GND " "Warning: Pin \"oVGA_G\[9\]\" stuck at GND" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 358 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oVGA_B\[0\] GND " "Warning: Pin \"oVGA_B\[0\]\" stuck at GND" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 359 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oVGA_B\[1\] GND " "Warning: Pin \"oVGA_B\[1\]\" stuck at GND" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 359 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oVGA_B\[2\] GND " "Warning: Pin \"oVGA_B\[2\]\" stuck at GND" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 359 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oVGA_B\[3\] GND " "Warning: Pin \"oVGA_B\[3\]\" stuck at GND" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 359 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oVGA_B\[4\] GND " "Warning: Pin \"oVGA_B\[4\]\" stuck at GND" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 359 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oVGA_B\[5\] GND " "Warning: Pin \"oVGA_B\[5\]\" stuck at GND" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 359 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oVGA_B\[6\] GND " "Warning: Pin \"oVGA_B\[6\]\" stuck at GND" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 359 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oVGA_B\[7\] GND " "Warning: Pin \"oVGA_B\[7\]\" stuck at GND" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 359 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oVGA_B\[8\] GND " "Warning: Pin \"oVGA_B\[8\]\" stuck at GND" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 359 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oVGA_B\[9\] GND " "Warning: Pin \"oVGA_B\[9\]\" stuck at GND" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 359 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_CLKOUT_N0 GND " "Warning: Pin \"GPIO_CLKOUT_N0\" stuck at GND" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 392 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_CLKOUT_P0 GND " "Warning: Pin \"GPIO_CLKOUT_P0\" stuck at GND" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 393 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_CLKOUT_N1 GND " "Warning: Pin \"GPIO_CLKOUT_N1\" stuck at GND" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 397 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_CLKOUT_P1 GND " "Warning: Pin \"GPIO_CLKOUT_P1\" stuck at GND" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 398 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "134 100 " "Info: 134 registers lost all their fanouts during netlist optimizations. The first 100 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[0\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[1\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[2\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[3\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[4\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[5\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[6\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[7\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[8\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[9\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[10\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[11\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[12\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[13\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[14\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[15\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[16\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[17\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[18\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[19\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[20\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[21\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[22\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[23\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[24\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[25\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[26\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[27\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[28\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[29\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[30\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[31\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[32\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[33\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[34\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[35\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_itrace/itm\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_xbrk/xbrk_hit3 " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_xbrk/xbrk_hit3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_im/trc_jtag_addr\[0\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_im/trc_jtag_addr\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_im/trc_jtag_addr\[16\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_im/trc_jtag_addr\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_im/trc_jtag_addr\[15\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_im/trc_jtag_addr\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_im/trc_jtag_addr\[14\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_im/trc_jtag_addr\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_im/trc_jtag_addr\[13\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_im/trc_jtag_addr\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_im/trc_jtag_addr\[12\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_im/trc_jtag_addr\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_im/trc_jtag_addr\[11\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_im/trc_jtag_addr\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_im/trc_jtag_addr\[10\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_im/trc_jtag_addr\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_im/trc_jtag_addr\[9\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_im/trc_jtag_addr\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_im/trc_jtag_addr\[8\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_im/trc_jtag_addr\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_im/trc_jtag_addr\[7\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_im/trc_jtag_addr\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_im/trc_jtag_addr\[6\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_im/trc_jtag_addr\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_im/trc_jtag_addr\[5\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_im/trc_jtag_addr\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_im/trc_jtag_addr\[4\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_im/trc_jtag_addr\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_im/trc_jtag_addr\[3\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_im/trc_jtag_addr\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_im/trc_jtag_addr\[2\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_im/trc_jtag_addr\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_im/trc_jtag_addr\[1\] " "Info: Register \"u1/the_cpu/the_cpu_nios2_oci/the_cpu_nios2_oci_im/trc_jtag_addr\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_audio/the_AUDIO_DAC_FIFO/u0/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[8\] " "Info: Register \"u1/the_audio/the_AUDIO_DAC_FIFO/u0/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_audio/the_AUDIO_DAC_FIFO/u0/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[7\] " "Info: Register \"u1/the_audio/the_AUDIO_DAC_FIFO/u0/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_audio/the_AUDIO_DAC_FIFO/u0/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[6\] " "Info: Register \"u1/the_audio/the_AUDIO_DAC_FIFO/u0/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_audio/the_AUDIO_DAC_FIFO/u0/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[5\] " "Info: Register \"u1/the_audio/the_AUDIO_DAC_FIFO/u0/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_audio/the_AUDIO_DAC_FIFO/u0/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[4\] " "Info: Register \"u1/the_audio/the_AUDIO_DAC_FIFO/u0/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_audio/the_AUDIO_DAC_FIFO/u0/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[3\] " "Info: Register \"u1/the_audio/the_AUDIO_DAC_FIFO/u0/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_audio/the_AUDIO_DAC_FIFO/u0/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[2\] " "Info: Register \"u1/the_audio/the_AUDIO_DAC_FIFO/u0/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_audio/the_AUDIO_DAC_FIFO/u0/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[1\] " "Info: Register \"u1/the_audio/the_AUDIO_DAC_FIFO/u0/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_audio/the_AUDIO_DAC_FIFO/u0/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[0\] " "Info: Register \"u1/the_audio/the_AUDIO_DAC_FIFO/u0/dcfifo_component/auto_generated/wrptr_g1p/counter_ffa\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_audio/the_AUDIO_DAC_FIFO/u0/dcfifo_component/auto_generated/wrptr_g1p/parity_ff " "Info: Register \"u1/the_audio/the_AUDIO_DAC_FIFO/u0/dcfifo_component/auto_generated/wrptr_g1p/parity_ff\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu_jtag_debug_module/cpu_jtag_debug_module_arb_share_counter\[0\] " "Info: Register \"u1/the_cpu_jtag_debug_module/cpu_jtag_debug_module_arb_share_counter\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_tristate_bridge_ssram_avalon_slave/tristate_bridge_ssram_avalon_slave_arb_share_counter\[0\] " "Info: Register \"u1/the_tristate_bridge_ssram_avalon_slave/tristate_bridge_ssram_avalon_slave_arb_share_counter\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_onchip_mem_s1/onchip_mem_s1_arb_share_counter\[0\] " "Info: Register \"u1/the_onchip_mem_s1/onchip_mem_s1_arb_share_counter\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu_jtag_debug_module/last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module " "Info: Register \"u1/the_cpu_jtag_debug_module/last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu_jtag_debug_module/last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module " "Info: Register \"u1/the_cpu_jtag_debug_module/last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_tristate_bridge_ssram_avalon_slave/last_cycle_cpu_instruction_master_granted_slave_ssram_s1 " "Info: Register \"u1/the_tristate_bridge_ssram_avalon_slave/last_cycle_cpu_instruction_master_granted_slave_ssram_s1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_tristate_bridge_ssram_avalon_slave/last_cycle_cpu_data_master_granted_slave_ssram_s1 " "Info: Register \"u1/the_tristate_bridge_ssram_avalon_slave/last_cycle_cpu_data_master_granted_slave_ssram_s1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_onchip_mem_s1/last_cycle_cpu_instruction_master_granted_slave_onchip_mem_s1 " "Info: Register \"u1/the_onchip_mem_s1/last_cycle_cpu_instruction_master_granted_slave_onchip_mem_s1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_onchip_mem_s1/last_cycle_cpu_data_master_granted_slave_onchip_mem_s1 " "Info: Register \"u1/the_onchip_mem_s1/last_cycle_cpu_data_master_granted_slave_onchip_mem_s1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_cpu_jtag_debug_module/cpu_jtag_debug_module_saved_chosen_master_vector\[1\] " "Info: Register \"u1/the_cpu_jtag_debug_module/cpu_jtag_debug_module_saved_chosen_master_vector\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_tristate_bridge_ssram_avalon_slave/tristate_bridge_ssram_avalon_slave_saved_chosen_master_vector\[1\] " "Info: Register \"u1/the_tristate_bridge_ssram_avalon_slave/tristate_bridge_ssram_avalon_slave_saved_chosen_master_vector\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_onchip_mem_s1/onchip_mem_s1_saved_chosen_master_vector\[1\] " "Info: Register \"u1/the_onchip_mem_s1/onchip_mem_s1_saved_chosen_master_vector\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_tristate_bridge_ssram_avalon_slave/tristate_bridge_ssram_avalon_slave_saved_chosen_master_vector\[0\] " "Info: Register \"u1/the_tristate_bridge_ssram_avalon_slave/tristate_bridge_ssram_avalon_slave_saved_chosen_master_vector\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_onchip_mem_s1/onchip_mem_s1_saved_chosen_master_vector\[0\] " "Info: Register \"u1/the_onchip_mem_s1/onchip_mem_s1_saved_chosen_master_vector\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_sdram_u1_s1/sdram_u1_s1_arb_share_counter\[0\] " "Info: Register \"u1/the_sdram_u1_s1/sdram_u1_s1_arb_share_counter\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_sdram_u2_s1/sdram_u2_s1_arb_share_counter\[0\] " "Info: Register \"u1/the_sdram_u2_s1/sdram_u2_s1_arb_share_counter\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_tristate_bridge_flash_avalon_slave/tristate_bridge_flash_avalon_slave_arb_share_counter\[0\] " "Info: Register \"u1/the_tristate_bridge_flash_avalon_slave/tristate_bridge_flash_avalon_slave_arb_share_counter\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_sdram_u2/m_next~64 " "Info: Register \"u1/the_sdram_u2/m_next~64\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_sdram_u2/m_next~65 " "Info: Register \"u1/the_sdram_u2/m_next~65\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_sdram_u2/m_next~68 " "Info: Register \"u1/the_sdram_u2/m_next~68\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_sdram_u2/m_next~69 " "Info: Register \"u1/the_sdram_u2/m_next~69\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_sdram_u2/m_next~71 " "Info: Register \"u1/the_sdram_u2/m_next~71\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_sdram_u2/i_next~17 " "Info: Register \"u1/the_sdram_u2/i_next~17\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_sdram_u2/i_next~18 " "Info: Register \"u1/the_sdram_u2/i_next~18\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_sdram_u2/i_next~19 " "Info: Register \"u1/the_sdram_u2/i_next~19\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_sdram_u2/i_state~56 " "Info: Register \"u1/the_sdram_u2/i_state~56\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_sdram_u2/i_state~57 " "Info: Register \"u1/the_sdram_u2/i_state~57\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_sdram_u2/i_state~58 " "Info: Register \"u1/the_sdram_u2/i_state~58\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_sdram_u1/m_next~64 " "Info: Register \"u1/the_sdram_u1/m_next~64\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_sdram_u1/m_next~65 " "Info: Register \"u1/the_sdram_u1/m_next~65\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_sdram_u1/m_next~68 " "Info: Register \"u1/the_sdram_u1/m_next~68\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_sdram_u1/m_next~69 " "Info: Register \"u1/the_sdram_u1/m_next~69\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_sdram_u1/m_next~71 " "Info: Register \"u1/the_sdram_u1/m_next~71\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_sdram_u1/i_next~17 " "Info: Register \"u1/the_sdram_u1/i_next~17\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_sdram_u1/i_next~18 " "Info: Register \"u1/the_sdram_u1/i_next~18\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "u1/the_sdram_u1/i_next~19 " "Info: Register \"u1/the_sdram_u1/i_next~19\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_LIST_TRUNCATED" "100 " "Info: List truncated at 100 items" {  } {  } 0 0 "List truncated at %1!d! items" 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../../../altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_70_TOP " "Warning: Ignored assignments for entity \"DE2_70_TOP\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY no_file_for_top_partition -to \| -entity DE2_70_TOP -section_id Top " "Warning: Assignment of entity set_instance_assignment -name PARTITION_HIERARCHY no_file_for_top_partition -to \| -entity DE2_70_TOP -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_70_TOP -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_70_TOP -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_70_TOP -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_70_TOP -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE2_70_TOP -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE2_70_TOP -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_70_TOP -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_70_TOP -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_70_TOP -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_70_TOP -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_70_TOP -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_70_TOP -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.map.smsg " "Info: Generated suppressed messages file C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Warning" "WBPM_BPM_TIE_FLOATING_BP_TO_GND" "sld_hub:sld_hub_inst\|node_ir_in\[2\]\[1\] sld_hub:sld_hub_inst " "Warning: Found unconnected port sld_hub:sld_hub_inst\|node_ir_in\[2\]\[1\] on design partition sld_hub:sld_hub_inst -- port will be tied to GND" {  } {  } 0 0 "Found unconnected port %1!s! on design partition %2!s! -- port will be tied to GND" 0 0 "" 0}
{ "Warning" "WBPM_BPM_TIE_FLOATING_BP_TO_GND" "sld_hub:sld_hub_inst\|node_ir_in\[1\]\[2\] sld_hub:sld_hub_inst " "Warning: Found unconnected port sld_hub:sld_hub_inst\|node_ir_in\[1\]\[2\] on design partition sld_hub:sld_hub_inst -- port will be tied to GND" {  } {  } 0 0 "Found unconnected port %1!s! on design partition %2!s! -- port will be tied to GND" 0 0 "" 0}
{ "Warning" "WBPM_BPM_TIE_FLOATING_BP_TO_GND" "sld_hub:sld_hub_inst\|node_ir_in\[2\]\[2\] sld_hub:sld_hub_inst " "Warning: Found unconnected port sld_hub:sld_hub_inst\|node_ir_in\[2\]\[2\] on design partition sld_hub:sld_hub_inst -- port will be tied to GND" {  } {  } 0 0 "Found unconnected port %1!s! on design partition %2!s! -- port will be tied to GND" 0 0 "" 0}
{ "Warning" "WBPM_BPM_TIE_FLOATING_BP_TO_GND" "sld_hub:sld_hub_inst\|node_ir_in\[1\]\[3\] sld_hub:sld_hub_inst " "Warning: Found unconnected port sld_hub:sld_hub_inst\|node_ir_in\[1\]\[3\] on design partition sld_hub:sld_hub_inst -- port will be tied to GND" {  } {  } 0 0 "Found unconnected port %1!s! on design partition %2!s! -- port will be tied to GND" 0 0 "" 0}
{ "Warning" "WBPM_BPM_TIE_FLOATING_BP_TO_GND" "sld_hub:sld_hub_inst\|node_ir_in\[2\]\[3\] sld_hub:sld_hub_inst " "Warning: Found unconnected port sld_hub:sld_hub_inst\|node_ir_in\[2\]\[3\] on design partition sld_hub:sld_hub_inst -- port will be tied to GND" {  } {  } 0 0 "Found unconnected port %1!s! on design partition %2!s! -- port will be tied to GND" 0 0 "" 0}
{ "Warning" "WBPM_BPM_TIE_FLOATING_BP_TO_GND" "sld_hub:sld_hub_inst\|node_ir_in\[1\]\[4\] sld_hub:sld_hub_inst " "Warning: Found unconnected port sld_hub:sld_hub_inst\|node_ir_in\[1\]\[4\] on design partition sld_hub:sld_hub_inst -- port will be tied to GND" {  } {  } 0 0 "Found unconnected port %1!s! on design partition %2!s! -- port will be tied to GND" 0 0 "" 0}
{ "Warning" "WBPM_BPM_TIE_FLOATING_BP_TO_GND" "sld_hub:sld_hub_inst\|node_ir_in\[2\]\[4\] sld_hub:sld_hub_inst " "Warning: Found unconnected port sld_hub:sld_hub_inst\|node_ir_in\[2\]\[4\] on design partition sld_hub:sld_hub_inst -- port will be tied to GND" {  } {  } 0 0 "Found unconnected port %1!s! on design partition %2!s! -- port will be tied to GND" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "37 " "Warning: Design contains 37 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iCLK_28 " "Warning: No output dependent on input pin \"iCLK_28\"" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 230 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iCLK_50_2 " "Warning: No output dependent on input pin \"iCLK_50_2\"" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 232 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iCLK_50_3 " "Warning: No output dependent on input pin \"iCLK_50_3\"" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 233 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iCLK_50_4 " "Warning: No output dependent on input pin \"iCLK_50_4\"" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 234 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iEXT_CLOCK " "Warning: No output dependent on input pin \"iEXT_CLOCK\"" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 235 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iUART_RTS " "Warning: No output dependent on input pin \"iUART_RTS\"" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 264 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iIRDA_RXD " "Warning: No output dependent on input pin \"iIRDA_RXD\"" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 267 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iFLASH_RY_N " "Warning: No output dependent on input pin \"iFLASH_RY_N\"" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 297 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iOTG_DREQ0 " "Warning: No output dependent on input pin \"iOTG_DREQ0\"" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 327 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iOTG_DREQ1 " "Warning: No output dependent on input pin \"iOTG_DREQ1\"" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 328 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iAUD_ADCDAT " "Warning: No output dependent on input pin \"iAUD_ADCDAT\"" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 371 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_CLK27 " "Warning: No output dependent on input pin \"iTD1_CLK27\"" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 377 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_D\[0\] " "Warning: No output dependent on input pin \"iTD1_D\[0\]\"" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 378 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_D\[1\] " "Warning: No output dependent on input pin \"iTD1_D\[1\]\"" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 378 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_D\[2\] " "Warning: No output dependent on input pin \"iTD1_D\[2\]\"" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 378 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_D\[3\] " "Warning: No output dependent on input pin \"iTD1_D\[3\]\"" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 378 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_D\[4\] " "Warning: No output dependent on input pin \"iTD1_D\[4\]\"" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 378 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_D\[5\] " "Warning: No output dependent on input pin \"iTD1_D\[5\]\"" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 378 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_D\[6\] " "Warning: No output dependent on input pin \"iTD1_D\[6\]\"" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 378 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_D\[7\] " "Warning: No output dependent on input pin \"iTD1_D\[7\]\"" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 378 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_HS " "Warning: No output dependent on input pin \"iTD1_HS\"" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 379 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD1_VS " "Warning: No output dependent on input pin \"iTD1_VS\"" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 380 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_CLK27 " "Warning: No output dependent on input pin \"iTD2_CLK27\"" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 382 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_D\[0\] " "Warning: No output dependent on input pin \"iTD2_D\[0\]\"" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 383 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_D\[1\] " "Warning: No output dependent on input pin \"iTD2_D\[1\]\"" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 383 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_D\[2\] " "Warning: No output dependent on input pin \"iTD2_D\[2\]\"" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 383 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_D\[3\] " "Warning: No output dependent on input pin \"iTD2_D\[3\]\"" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 383 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_D\[4\] " "Warning: No output dependent on input pin \"iTD2_D\[4\]\"" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 383 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_D\[5\] " "Warning: No output dependent on input pin \"iTD2_D\[5\]\"" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 383 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_D\[6\] " "Warning: No output dependent on input pin \"iTD2_D\[6\]\"" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 383 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_D\[7\] " "Warning: No output dependent on input pin \"iTD2_D\[7\]\"" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 383 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_HS " "Warning: No output dependent on input pin \"iTD2_HS\"" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 384 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTD2_VS " "Warning: No output dependent on input pin \"iTD2_VS\"" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 385 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_CLKIN_N0 " "Warning: No output dependent on input pin \"GPIO_CLKIN_N0\"" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 390 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_CLKIN_P0 " "Warning: No output dependent on input pin \"GPIO_CLKIN_P0\"" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 391 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_CLKIN_N1 " "Warning: No output dependent on input pin \"GPIO_CLKIN_N1\"" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 395 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_CLKIN_P1 " "Warning: No output dependent on input pin \"GPIO_CLKIN_P1\"" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 396 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8073 " "Info: Implemented 8073 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Info: Implemented 67 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "272 " "Info: Implemented 272 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_BIDIRS" "201 " "Info: Implemented 201 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "7210 " "Info: Implemented 7210 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0} { "Info" "ICUT_CUT_TM_RAMS" "317 " "Info: Implemented 317 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Info: Implemented 4 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 602 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 602 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Allocated 235 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 20 18:04:30 2007 " "Info: Processing ended: Thu Sep 20 18:04:30 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:01:34 " "Info: Elapsed time: 00:01:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 20 18:04:31 2007 " "Info: Processing started: Thu Sep 20 18:04:31 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE2_70_NET -c DE2_70_NET " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2_70_NET -c DE2_70_NET" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_70_NET EP2C70F896C6 " "Info: Selected device EP2C70F896C6 for design \"DE2_70_NET\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|pll Cyclone II " "Warning: Implemented PLL \"DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|pll\" as Cyclone II PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk1 -65.0 degrees -67.5 degrees " "Warning: Can't achieve requested value -65.0 degrees for clock output DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk1 of parameter phase shift -- achieved value of -67.5 degrees" {  } { { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "" 0} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 2 1 0 0 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk1 2 1 -68 -1875 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of -68 degrees (-1875 ps) for DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk2 4 11 0 0 " "Info: Implementing clock multiplication of 4, clock division of 11, and phase shift of 0 degrees (0 ps) for DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 874 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0}  } { { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "Implemented PLL \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "2 0 " "Info: The Fitter has identified 2 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "9938 Top " "Info: Previous placement does not exist for 9938 of 9938 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0} { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "186 sld_hub:sld_hub_inst " "Info: Previous placement does not exist for 186 of 186 atoms in partition sld_hub:sld_hub_inst" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_NO_FP" "1 " "Info: Detected 1 design partitions (excluding Top) used without floorplan location assignments." { { "Info" "IFITCC_FITCC_QID_PARTITION_NO_FP_SUB" "sld_hub:sld_hub_inst " "Info: Design partition sld_hub:sld_hub_inst has no floorplan location assignments" {  } {  } 0 0 "Design partition %1!s! has no floorplan location assignments" 0 0 "" 0}  } {  } 0 0 "Detected %1!d! design partitions (excluding Top) used without floorplan location assignments." 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Info: Pin ~ASDO~ is reserved at location G7" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Info: Pin ~nCSO~ is reserved at location K9" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_4) " "Info: Automatically promoted node DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 504 3 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_4) " "Info: Automatically promoted node DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 504 3 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk2 (placed in counter C2 of PLL_4) " "Info: Automatically promoted node DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk2 (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 504 3 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "iCLK_50 (placed in PIN AD15 (CLK13, LVDSCLK6p, Input)) " "Info: Automatically promoted node iCLK_50 (placed in PIN AD15 (CLK13, LVDSCLK6p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 231 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "iCLK_50" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "iCLK_25  " "Info: Automatically promoted node iCLK_25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "iCLK_25~3 " "Info: Destination node iCLK_25~3" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 492 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_25~3 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_25~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "oENET_CLK " "Info: Destination node oENET_CLK" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 368 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oENET_CLK" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oENET_CLK } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oENET_CLK } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 492 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_25 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_25 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|avs_s1_export_oAUD_BCK  " "Info: Automatically promoted node DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|avs_s1_export_oAUD_BCK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUD_BCLK " "Info: Destination node AUD_BCLK" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 374 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|avs_s1_export_oAUD_BCK~37 " "Info: Destination node DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|avs_s1_export_oAUD_BCK~37" {  } { { "audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" 33 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|avs_s1_export_oAUD_BCK~37 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|avs_s1_export_oAUD_BCK~37 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" 33 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|avs_s1_export_oAUD_BCK } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|avs_s1_export_oAUD_BCK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~UPDATEUSER  " "Info: Automatically promoted node altera_internal_jtag~UPDATEUSER " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|st_updateir~112 " "Info: Destination node DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|st_updateir~112" {  } { { "cpu_jtag_debug_module.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu_jtag_debug_module.v" 141 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|st_updateir~112 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|st_updateir~112 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|st_updatedr~99 " "Info: Destination node DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|st_updatedr~99" {  } { { "cpu_jtag_debug_module.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu_jtag_debug_module.v" 140 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|st_updatedr~99 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|st_updatedr~99 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_70_NET_SOPC:u1\|DE2_70_NET_SOPC_reset_pll_c0_system_domain_synch_module:DE2_70_NET_SOPC_reset_pll_c0_system_domain_synch\|data_out  " "Info: Automatically promoted node DE2_70_NET_SOPC:u1\|DE2_70_NET_SOPC_reset_pll_c0_system_domain_synch_module:DE2_70_NET_SOPC_reset_pll_c0_system_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\|counter_reg_bit5a\[7\] " "Info: Destination node DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\|counter_reg_bit5a\[7\]" {  } { { "db/cntr_f5b.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/cntr_f5b.tdf" 76 19 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_f5b:wr_ptr|safe_q[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_f5b:wr_ptr|safe_q[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\|counter_reg_bit5a\[6\] " "Info: Destination node DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\|counter_reg_bit5a\[6\]" {  } { { "db/cntr_f5b.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/cntr_f5b.tdf" 76 19 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_f5b:wr_ptr|safe_q[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_f5b:wr_ptr|safe_q[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\|counter_reg_bit5a\[5\] " "Info: Destination node DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\|counter_reg_bit5a\[5\]" {  } { { "db/cntr_f5b.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/cntr_f5b.tdf" 76 19 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_f5b:wr_ptr|safe_q[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_f5b:wr_ptr|safe_q[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\|counter_reg_bit5a\[4\] " "Info: Destination node DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\|counter_reg_bit5a\[4\]" {  } { { "db/cntr_f5b.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/cntr_f5b.tdf" 76 19 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_f5b:wr_ptr|safe_q[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_f5b:wr_ptr|safe_q[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\|counter_reg_bit5a\[3\] " "Info: Destination node DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\|counter_reg_bit5a\[3\]" {  } { { "db/cntr_f5b.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/cntr_f5b.tdf" 76 19 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_f5b:wr_ptr|safe_q[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_f5b:wr_ptr|safe_q[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\|counter_reg_bit5a\[2\] " "Info: Destination node DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\|counter_reg_bit5a\[2\]" {  } { { "db/cntr_f5b.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/cntr_f5b.tdf" 76 19 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_f5b:wr_ptr|safe_q[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_f5b:wr_ptr|safe_q[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\|counter_reg_bit5a\[1\] " "Info: Destination node DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\|counter_reg_bit5a\[1\]" {  } { { "db/cntr_f5b.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/cntr_f5b.tdf" 76 19 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_f5b:wr_ptr|safe_q[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_f5b:wr_ptr|safe_q[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\|counter_reg_bit5a\[0\] " "Info: Destination node DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\|counter_reg_bit5a\[0\]" {  } { { "db/cntr_f5b.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/cntr_f5b.tdf" 76 19 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_f5b:wr_ptr|safe_q[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_f5b:wr_ptr|safe_q[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_r57:usedw_counter\|counter_reg_bit4a\[7\] " "Info: Destination node DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_r57:usedw_counter\|counter_reg_bit4a\[7\]" {  } { { "db/cntr_r57.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/cntr_r57.tdf" 77 19 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_r57:usedw_counter|safe_q[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_r57:usedw_counter|safe_q[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_r57:usedw_counter\|counter_reg_bit4a\[6\] " "Info: Destination node DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_r57:usedw_counter\|counter_reg_bit4a\[6\]" {  } { { "db/cntr_r57.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/cntr_r57.tdf" 77 19 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_r57:usedw_counter|safe_q[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|ps2_mouse:the_ps2_mouse|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_r57:usedw_counter|safe_q[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 8045 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE2_70_NET_SOPC:u1\|DE2_70_NET_SOPC_reset_pll_c0_system_domain_synch_module:DE2_70_NET_SOPC_reset_pll_c0_system_domain_synch\|data_out" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|DE2_70_NET_SOPC_reset_pll_c0_system_domain_synch_module:DE2_70_NET_SOPC_reset_pll_c0_system_domain_synch|data_out } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|DE2_70_NET_SOPC_reset_pll_c0_system_domain_synch_module:DE2_70_NET_SOPC_reset_pll_c0_system_domain_synch|data_out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|CLR_SIGNAL~_wirecell  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|CLR_SIGNAL~_wirecell " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|ir\[1\]~717 " "Info: Destination node DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|ir\[1\]~717" {  } { { "cpu_jtag_debug_module.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu_jtag_debug_module.v" 227 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|ir[1]~717 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|ir[1]~717 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetlatch~182 " "Info: Destination node DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetlatch~182" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 885 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetlatch~182 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetlatch~182 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetlatch~183 " "Info: Destination node DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetlatch~183" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 885 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetlatch~183 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetlatch~183 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "../../../altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL~_wirecell } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL~_wirecell } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_70_NET_SOPC:u1\|DE2_70_NET_SOPC_reset_pll_c1_memory_domain_synch_module:DE2_70_NET_SOPC_reset_pll_c1_memory_domain_synch\|data_out  " "Info: Automatically promoted node DE2_70_NET_SOPC:u1\|DE2_70_NET_SOPC_reset_pll_c1_memory_domain_synch_module:DE2_70_NET_SOPC_reset_pll_c1_memory_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 14200 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE2_70_NET_SOPC:u1\|DE2_70_NET_SOPC_reset_pll_c1_memory_domain_synch_module:DE2_70_NET_SOPC_reset_pll_c1_memory_domain_synch\|data_out" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|DE2_70_NET_SOPC_reset_pll_c1_memory_domain_synch_module:DE2_70_NET_SOPC_reset_pll_c1_memory_domain_synch|data_out } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|DE2_70_NET_SOPC_reset_pll_c1_memory_domain_synch_module:DE2_70_NET_SOPC_reset_pll_c1_memory_domain_synch|data_out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_70_NET_SOPC:u1\|DE2_70_NET_SOPC_reset_clk_domain_synch_module:DE2_70_NET_SOPC_reset_clk_domain_synch\|data_out  " "Info: Automatically promoted node DE2_70_NET_SOPC:u1\|DE2_70_NET_SOPC_reset_clk_domain_synch_module:DE2_70_NET_SOPC_reset_clk_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 14245 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE2_70_NET_SOPC:u1\|DE2_70_NET_SOPC_reset_clk_domain_synch_module:DE2_70_NET_SOPC_reset_clk_domain_synch\|data_out" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|DE2_70_NET_SOPC_reset_clk_domain_synch_module:DE2_70_NET_SOPC_reset_clk_domain_synch|data_out } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|DE2_70_NET_SOPC_reset_clk_domain_synch_module:DE2_70_NET_SOPC_reset_clk_domain_synch|data_out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_70_NET_SOPC:u1\|DE2_70_NET_SOPC_reset_clk_25_domain_synch_module:DE2_70_NET_SOPC_reset_clk_25_domain_synch\|data_out  " "Info: Automatically promoted node DE2_70_NET_SOPC:u1\|DE2_70_NET_SOPC_reset_clk_25_domain_synch_module:DE2_70_NET_SOPC_reset_clk_25_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "oENET_RESET_N " "Info: Destination node oENET_RESET_N" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 366 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oENET_RESET_N" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oENET_RESET_N } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oENET_RESET_N } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 14155 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE2_70_NET_SOPC:u1\|DE2_70_NET_SOPC_reset_clk_25_domain_synch_module:DE2_70_NET_SOPC_reset_clk_25_domain_synch\|data_out" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|DE2_70_NET_SOPC_reset_clk_25_domain_synch_module:DE2_70_NET_SOPC_reset_clk_25_domain_synch|data_out } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|DE2_70_NET_SOPC_reset_clk_25_domain_synch_module:DE2_70_NET_SOPC_reset_clk_25_domain_synch|data_out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|CLR_SIGNAL  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|CLR_SIGNAL " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|CLR_SIGNAL~_wirecell " "Info: Destination node sld_hub:sld_hub_inst\|CLR_SIGNAL~_wirecell" {  } { { "../../../altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL~_wirecell } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL~_wirecell } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "../../../altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|CLR_SIGNAL" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\]  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~410 " "Info: Destination node sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~410" {  } { { "../../../altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1140 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~410 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~410 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~5 " "Info: Destination node sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~5" {  } { { "../../../altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1140 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~5 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~5 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\]~_wirecell " "Info: Destination node sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\]~_wirecell" {  } { { "../../../altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1155 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]~_wirecell } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]~_wirecell } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "../../../altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1155 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|rdaclr  " "Info: Automatically promoted node DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|rdaclr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "db/dcfifo_1nj1.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/dcfifo_1nj1.tdf" 57 2 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|rdaclr" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|rdaclr } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|rdaclr } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Info: Ignoring invalid fast I/O register assignments" {  } {  } 0 0 "Ignoring invalid fast I/O register assignments" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:07 " "Info: Finished register packing: elapsed time is 00:00:07" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "2 EC " "Extra Info: Packed 2 registers into blocks of type EC" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "335 I/O " "Extra Info: Packed 335 registers into blocks of type I/O" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Extra Info: Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "148 " "Extra Info: Created 148 register duplicates" {  } {  } 1 0 "Created %1!d! register duplicates" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|pll clk\[1\] oSRAM_CLK " "Warning: PLL \"DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|pll\" output port clk\[1\] feeds output pin \"oSRAM_CLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } } { "altpllpll.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/altpllpll.v" 96 0 0 } } { "pll.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/pll.v" 144 0 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16328 0 0 } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 644 0 0 } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 312 -1 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|pll clk\[1\] oDRAM0_CLK " "Warning: PLL \"DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|pll\" output port clk\[1\] feeds output pin \"oDRAM0_CLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } } { "altpllpll.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/altpllpll.v" 96 0 0 } } { "pll.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/pll.v" 144 0 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16328 0 0 } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 644 0 0 } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 286 -1 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|pll clk\[1\] oDRAM1_CLK " "Warning: PLL \"DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|pll\" output port clk\[1\] feeds output pin \"oDRAM1_CLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } } { "altpllpll.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/altpllpll.v" 96 0 0 } } { "pll.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/pll.v" 144 0 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16328 0 0 } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 644 0 0 } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 287 -1 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|pll clk\[2\] oAUD_XCK " "Warning: PLL \"DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|pll\" output port clk\[2\] feeds output pin \"oAUD_XCK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } } { "altpllpll.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/altpllpll.v" 96 0 0 } } { "pll.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/pll.v" 144 0 0 } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 16328 0 0 } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 644 0 0 } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 375 -1 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Warning: Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Warning: Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:15 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:56 " "Info: Fitter placement operations ending: elapsed time is 00:01:56" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "10.603 ns register register " "Info: Estimated most critical path is register to register delay of 10.603 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_70_NET_SOPC:u1\|cpu:the_cpu\|d_read 1 REG LAB_X42_Y16 113 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X42_Y16; Fanout = 113; REG Node = 'DE2_70_NET_SOPC:u1\|cpu:the_cpu\|d_read'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|cpu:the_cpu|d_read } "NODE_NAME" } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4284 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.438 ns) 1.110 ns DE2_70_NET_SOPC:u1\|ps2_keyboard_avalon_PS2_slave_arbitrator:the_ps2_keyboard_avalon_PS2_slave\|cpu_data_master_requests_ps2_keyboard_avalon_PS2_slave~0 2 COMB LAB_X42_Y18 18 " "Info: 2: + IC(0.672 ns) + CELL(0.438 ns) = 1.110 ns; Loc. = LAB_X42_Y18; Fanout = 18; COMB Node = 'DE2_70_NET_SOPC:u1\|ps2_keyboard_avalon_PS2_slave_arbitrator:the_ps2_keyboard_avalon_PS2_slave\|cpu_data_master_requests_ps2_keyboard_avalon_PS2_slave~0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { DE2_70_NET_SOPC:u1|cpu:the_cpu|d_read DE2_70_NET_SOPC:u1|ps2_keyboard_avalon_PS2_slave_arbitrator:the_ps2_keyboard_avalon_PS2_slave|cpu_data_master_requests_ps2_keyboard_avalon_PS2_slave~0 } "NODE_NAME" } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 7767 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.419 ns) 2.165 ns DE2_70_NET_SOPC:u1\|sdram_u2_s1_arbitrator:the_sdram_u2_s1\|cpu_data_master_requests_sdram_u2_s1 3 COMB LAB_X41_Y15 8 " "Info: 3: + IC(0.636 ns) + CELL(0.419 ns) = 2.165 ns; Loc. = LAB_X41_Y15; Fanout = 8; COMB Node = 'DE2_70_NET_SOPC:u1\|sdram_u2_s1_arbitrator:the_sdram_u2_s1\|cpu_data_master_requests_sdram_u2_s1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.055 ns" { DE2_70_NET_SOPC:u1|ps2_keyboard_avalon_PS2_slave_arbitrator:the_ps2_keyboard_avalon_PS2_slave|cpu_data_master_requests_ps2_keyboard_avalon_PS2_slave~0 DE2_70_NET_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|cpu_data_master_requests_sdram_u2_s1 } "NODE_NAME" } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 11353 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.603 ns) + CELL(0.420 ns) 3.188 ns DE2_70_NET_SOPC:u1\|sdram_u2_s1_arbitrator:the_sdram_u2_s1\|cpu_instruction_master_qualified_request_sdram_u2_s1~136 4 COMB LAB_X39_Y15 3 " "Info: 4: + IC(0.603 ns) + CELL(0.420 ns) = 3.188 ns; Loc. = LAB_X39_Y15; Fanout = 3; COMB Node = 'DE2_70_NET_SOPC:u1\|sdram_u2_s1_arbitrator:the_sdram_u2_s1\|cpu_instruction_master_qualified_request_sdram_u2_s1~136'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.023 ns" { DE2_70_NET_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|cpu_data_master_requests_sdram_u2_s1 DE2_70_NET_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|cpu_instruction_master_qualified_request_sdram_u2_s1~136 } "NODE_NAME" } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 11355 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 3.753 ns DE2_70_NET_SOPC:u1\|sdram_u2_s1_arbitrator:the_sdram_u2_s1\|cpu_instruction_master_qualified_request_sdram_u2_s1~137 5 COMB LAB_X39_Y15 6 " "Info: 5: + IC(0.415 ns) + CELL(0.150 ns) = 3.753 ns; Loc. = LAB_X39_Y15; Fanout = 6; COMB Node = 'DE2_70_NET_SOPC:u1\|sdram_u2_s1_arbitrator:the_sdram_u2_s1\|cpu_instruction_master_qualified_request_sdram_u2_s1~137'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { DE2_70_NET_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|cpu_instruction_master_qualified_request_sdram_u2_s1~136 DE2_70_NET_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|cpu_instruction_master_qualified_request_sdram_u2_s1~137 } "NODE_NAME" } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 11355 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.420 ns) 4.811 ns DE2_70_NET_SOPC:u1\|cpu_data_master_arbitrator:the_cpu_data_master\|r_4~38 6 COMB LAB_X40_Y19 1 " "Info: 6: + IC(0.638 ns) + CELL(0.420 ns) = 4.811 ns; Loc. = LAB_X40_Y19; Fanout = 1; COMB Node = 'DE2_70_NET_SOPC:u1\|cpu_data_master_arbitrator:the_cpu_data_master\|r_4~38'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { DE2_70_NET_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|cpu_instruction_master_qualified_request_sdram_u2_s1~137 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|r_4~38 } "NODE_NAME" } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 3586 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 5.376 ns DE2_70_NET_SOPC:u1\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_run~1283 7 COMB LAB_X40_Y19 1 " "Info: 7: + IC(0.290 ns) + CELL(0.275 ns) = 5.376 ns; Loc. = LAB_X40_Y19; Fanout = 1; COMB Node = 'DE2_70_NET_SOPC:u1\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_run~1283'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|r_4~38 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run~1283 } "NODE_NAME" } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 3565 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.393 ns) 6.668 ns DE2_70_NET_SOPC:u1\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_run~1290 8 COMB LAB_X43_Y21 1 " "Info: 8: + IC(0.899 ns) + CELL(0.393 ns) = 6.668 ns; Loc. = LAB_X43_Y21; Fanout = 1; COMB Node = 'DE2_70_NET_SOPC:u1\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_run~1290'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run~1283 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run~1290 } "NODE_NAME" } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 3565 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 7.233 ns DE2_70_NET_SOPC:u1\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_run~1291 9 COMB LAB_X43_Y21 4 " "Info: 9: + IC(0.415 ns) + CELL(0.150 ns) = 7.233 ns; Loc. = LAB_X43_Y21; Fanout = 4; COMB Node = 'DE2_70_NET_SOPC:u1\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_run~1291'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run~1290 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run~1291 } "NODE_NAME" } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 3565 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.393 ns) 7.771 ns DE2_70_NET_SOPC:u1\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_run 10 COMB LAB_X43_Y21 9 " "Info: 10: + IC(0.145 ns) + CELL(0.393 ns) = 7.771 ns; Loc. = LAB_X43_Y21; Fanout = 9; COMB Node = 'DE2_70_NET_SOPC:u1\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_run'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run~1291 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run } "NODE_NAME" } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 3565 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 8.336 ns DE2_70_NET_SOPC:u1\|cpu:the_cpu\|A_dc_wb_update_av_writedata 11 COMB LAB_X43_Y21 17 " "Info: 11: + IC(0.145 ns) + CELL(0.420 ns) = 8.336 ns; Loc. = LAB_X43_Y21; Fanout = 17; COMB Node = 'DE2_70_NET_SOPC:u1\|cpu:the_cpu\|A_dc_wb_update_av_writedata'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run DE2_70_NET_SOPC:u1|cpu:the_cpu|A_dc_wb_update_av_writedata } "NODE_NAME" } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4413 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.437 ns) 8.900 ns DE2_70_NET_SOPC:u1\|cpu:the_cpu\|d_writedata\[11\]~874 12 COMB LAB_X43_Y21 32 " "Info: 12: + IC(0.127 ns) + CELL(0.437 ns) = 8.900 ns; Loc. = LAB_X43_Y21; Fanout = 32; COMB Node = 'DE2_70_NET_SOPC:u1\|cpu:the_cpu\|d_writedata\[11\]~874'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { DE2_70_NET_SOPC:u1|cpu:the_cpu|A_dc_wb_update_av_writedata DE2_70_NET_SOPC:u1|cpu:the_cpu|d_writedata[11]~874 } "NODE_NAME" } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 9175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.620 ns) + CELL(0.438 ns) 9.958 ns DE2_70_NET_SOPC:u1\|cpu:the_cpu\|d_writedata_nxt\[1\]~866 13 COMB LAB_X44_Y25 1 " "Info: 13: + IC(0.620 ns) + CELL(0.438 ns) = 9.958 ns; Loc. = LAB_X44_Y25; Fanout = 1; COMB Node = 'DE2_70_NET_SOPC:u1\|cpu:the_cpu\|d_writedata_nxt\[1\]~866'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { DE2_70_NET_SOPC:u1|cpu:the_cpu|d_writedata[11]~874 DE2_70_NET_SOPC:u1|cpu:the_cpu|d_writedata_nxt[1]~866 } "NODE_NAME" } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 5885 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 10.519 ns DE2_70_NET_SOPC:u1\|cpu:the_cpu\|d_writedata_nxt\[1\]~867 14 COMB LAB_X44_Y25 1 " "Info: 14: + IC(0.290 ns) + CELL(0.271 ns) = 10.519 ns; Loc. = LAB_X44_Y25; Fanout = 1; COMB Node = 'DE2_70_NET_SOPC:u1\|cpu:the_cpu\|d_writedata_nxt\[1\]~867'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { DE2_70_NET_SOPC:u1|cpu:the_cpu|d_writedata_nxt[1]~866 DE2_70_NET_SOPC:u1|cpu:the_cpu|d_writedata_nxt[1]~867 } "NODE_NAME" } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 5885 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.603 ns DE2_70_NET_SOPC:u1\|cpu:the_cpu\|d_writedata\[1\] 15 REG LAB_X44_Y25 28 " "Info: 15: + IC(0.000 ns) + CELL(0.084 ns) = 10.603 ns; Loc. = LAB_X44_Y25; Fanout = 28; REG Node = 'DE2_70_NET_SOPC:u1\|cpu:the_cpu\|d_writedata\[1\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DE2_70_NET_SOPC:u1|cpu:the_cpu|d_writedata_nxt[1]~867 DE2_70_NET_SOPC:u1|cpu:the_cpu|d_writedata[1] } "NODE_NAME" } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 9175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.708 ns ( 44.40 % ) " "Info: Total cell delay = 4.708 ns ( 44.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.895 ns ( 55.60 % ) " "Info: Total interconnect delay = 5.895 ns ( 55.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.603 ns" { DE2_70_NET_SOPC:u1|cpu:the_cpu|d_read DE2_70_NET_SOPC:u1|ps2_keyboard_avalon_PS2_slave_arbitrator:the_ps2_keyboard_avalon_PS2_slave|cpu_data_master_requests_ps2_keyboard_avalon_PS2_slave~0 DE2_70_NET_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|cpu_data_master_requests_sdram_u2_s1 DE2_70_NET_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|cpu_instruction_master_qualified_request_sdram_u2_s1~136 DE2_70_NET_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|cpu_instruction_master_qualified_request_sdram_u2_s1~137 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|r_4~38 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run~1283 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run~1290 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run~1291 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run DE2_70_NET_SOPC:u1|cpu:the_cpu|A_dc_wb_update_av_writedata DE2_70_NET_SOPC:u1|cpu:the_cpu|d_writedata[11]~874 DE2_70_NET_SOPC:u1|cpu:the_cpu|d_writedata_nxt[1]~866 DE2_70_NET_SOPC:u1|cpu:the_cpu|d_writedata_nxt[1]~867 DE2_70_NET_SOPC:u1|cpu:the_cpu|d_writedata[1] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 43 " "Info: Average interconnect usage is 5% of the available device resources. Peak interconnect usage is 43%" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "X36_Y13 X47_Y25 " "Info: The peak interconnect region extends from location X36_Y13 to location X47_Y25" {  } {  } 0 0 "The peak interconnect region extends from location %1!s! to location %2!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:21 " "Info: Fitter routing operations ending: elapsed time is 00:00:21" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "Info: The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "472 " "Warning: Found 472 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oTD1_RESET_N 0 " "Info: Pin \"oTD1_RESET_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oTD2_RESET_N 0 " "Info: Pin \"oTD2_RESET_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DPA\[0\] 0 " "Info: Pin \"SRAM_DPA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DPA\[1\] 0 " "Info: Pin \"SRAM_DPA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DPA\[2\] 0 " "Info: Pin \"SRAM_DPA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DPA\[3\] 0 " "Info: Pin \"SRAM_DPA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Info: Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Info: Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Info: Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Info: Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Info: Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Info: Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Info: Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Info: Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Info: Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Info: Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Info: Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Info: Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Info: Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Info: Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Info: Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Info: Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[16\] 0 " "Info: Pin \"DRAM_DQ\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[17\] 0 " "Info: Pin \"DRAM_DQ\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[18\] 0 " "Info: Pin \"DRAM_DQ\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[19\] 0 " "Info: Pin \"DRAM_DQ\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[20\] 0 " "Info: Pin \"DRAM_DQ\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[21\] 0 " "Info: Pin \"DRAM_DQ\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[22\] 0 " "Info: Pin \"DRAM_DQ\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[23\] 0 " "Info: Pin \"DRAM_DQ\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[24\] 0 " "Info: Pin \"DRAM_DQ\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[25\] 0 " "Info: Pin \"DRAM_DQ\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[26\] 0 " "Info: Pin \"DRAM_DQ\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[27\] 0 " "Info: Pin \"DRAM_DQ\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[28\] 0 " "Info: Pin \"DRAM_DQ\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[29\] 0 " "Info: Pin \"DRAM_DQ\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[30\] 0 " "Info: Pin \"DRAM_DQ\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[31\] 0 " "Info: Pin \"DRAM_DQ\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[0\] 0 " "Info: Pin \"FLASH_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[1\] 0 " "Info: Pin \"FLASH_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[2\] 0 " "Info: Pin \"FLASH_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[3\] 0 " "Info: Pin \"FLASH_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[4\] 0 " "Info: Pin \"FLASH_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[5\] 0 " "Info: Pin \"FLASH_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[6\] 0 " "Info: Pin \"FLASH_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[7\] 0 " "Info: Pin \"FLASH_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[8\] 0 " "Info: Pin \"FLASH_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[9\] 0 " "Info: Pin \"FLASH_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[10\] 0 " "Info: Pin \"FLASH_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[11\] 0 " "Info: Pin \"FLASH_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[12\] 0 " "Info: Pin \"FLASH_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[13\] 0 " "Info: Pin \"FLASH_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[14\] 0 " "Info: Pin \"FLASH_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ15_AM1 0 " "Info: Pin \"FLASH_DQ15_AM1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Info: Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Info: Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Info: Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Info: Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Info: Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Info: Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Info: Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Info: Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Info: Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Info: Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Info: Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Info: Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Info: Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Info: Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Info: Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Info: Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[16\] 0 " "Info: Pin \"SRAM_DQ\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[17\] 0 " "Info: Pin \"SRAM_DQ\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[18\] 0 " "Info: Pin \"SRAM_DQ\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[19\] 0 " "Info: Pin \"SRAM_DQ\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[20\] 0 " "Info: Pin \"SRAM_DQ\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[21\] 0 " "Info: Pin \"SRAM_DQ\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[22\] 0 " "Info: Pin \"SRAM_DQ\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[23\] 0 " "Info: Pin \"SRAM_DQ\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[24\] 0 " "Info: Pin \"SRAM_DQ\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[25\] 0 " "Info: Pin \"SRAM_DQ\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[26\] 0 " "Info: Pin \"SRAM_DQ\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[27\] 0 " "Info: Pin \"SRAM_DQ\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[28\] 0 " "Info: Pin \"SRAM_DQ\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[29\] 0 " "Info: Pin \"SRAM_DQ\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[30\] 0 " "Info: Pin \"SRAM_DQ\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[31\] 0 " "Info: Pin \"SRAM_DQ\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[0\] 0 " "Info: Pin \"OTG_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[1\] 0 " "Info: Pin \"OTG_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[2\] 0 " "Info: Pin \"OTG_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[3\] 0 " "Info: Pin \"OTG_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[4\] 0 " "Info: Pin \"OTG_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[5\] 0 " "Info: Pin \"OTG_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[6\] 0 " "Info: Pin \"OTG_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[7\] 0 " "Info: Pin \"OTG_D\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[8\] 0 " "Info: Pin \"OTG_D\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[9\] 0 " "Info: Pin \"OTG_D\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[10\] 0 " "Info: Pin \"OTG_D\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[11\] 0 " "Info: Pin \"OTG_D\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[12\] 0 " "Info: Pin \"OTG_D\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[13\] 0 " "Info: Pin \"OTG_D\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[14\] 0 " "Info: Pin \"OTG_D\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[15\] 0 " "Info: Pin \"OTG_D\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_FSPEED 0 " "Info: Pin \"OTG_FSPEED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_LSPEED 0 " "Info: Pin \"OTG_LSPEED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_D\[0\] 0 " "Info: Pin \"LCD_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_D\[1\] 0 " "Info: Pin \"LCD_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_D\[2\] 0 " "Info: Pin \"LCD_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_D\[3\] 0 " "Info: Pin \"LCD_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_D\[4\] 0 " "Info: Pin \"LCD_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_D\[5\] 0 " "Info: Pin \"LCD_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_D\[6\] 0 " "Info: Pin \"LCD_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_D\[7\] 0 " "Info: Pin \"LCD_D\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT 0 " "Info: Pin \"SD_DAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT3 0 " "Info: Pin \"SD_DAT3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CMD 0 " "Info: Pin \"SD_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Info: Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PS2_KBDAT 0 " "Info: Pin \"PS2_KBDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PS2_KBCLK 0 " "Info: Pin \"PS2_KBCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PS2_MSDAT 0 " "Info: Pin \"PS2_MSDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PS2_MSCLK 0 " "Info: Pin \"PS2_MSCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[0\] 0 " "Info: Pin \"ENET_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[1\] 0 " "Info: Pin \"ENET_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[2\] 0 " "Info: Pin \"ENET_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[3\] 0 " "Info: Pin \"ENET_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[4\] 0 " "Info: Pin \"ENET_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[5\] 0 " "Info: Pin \"ENET_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[6\] 0 " "Info: Pin \"ENET_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[7\] 0 " "Info: Pin \"ENET_D\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[8\] 0 " "Info: Pin \"ENET_D\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[9\] 0 " "Info: Pin \"ENET_D\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[10\] 0 " "Info: Pin \"ENET_D\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[11\] 0 " "Info: Pin \"ENET_D\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[12\] 0 " "Info: Pin \"ENET_D\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[13\] 0 " "Info: Pin \"ENET_D\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[14\] 0 " "Info: Pin \"ENET_D\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[15\] 0 " "Info: Pin \"ENET_D\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_ADCLRCK 0 " "Info: Pin \"AUD_ADCLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Info: Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Info: Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[0\] 0 " "Info: Pin \"GPIO_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[1\] 0 " "Info: Pin \"GPIO_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[2\] 0 " "Info: Pin \"GPIO_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[3\] 0 " "Info: Pin \"GPIO_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[4\] 0 " "Info: Pin \"GPIO_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[5\] 0 " "Info: Pin \"GPIO_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[6\] 0 " "Info: Pin \"GPIO_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[7\] 0 " "Info: Pin \"GPIO_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[8\] 0 " "Info: Pin \"GPIO_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[9\] 0 " "Info: Pin \"GPIO_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[10\] 0 " "Info: Pin \"GPIO_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[11\] 0 " "Info: Pin \"GPIO_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[12\] 0 " "Info: Pin \"GPIO_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[13\] 0 " "Info: Pin \"GPIO_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[14\] 0 " "Info: Pin \"GPIO_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[15\] 0 " "Info: Pin \"GPIO_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[16\] 0 " "Info: Pin \"GPIO_0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[17\] 0 " "Info: Pin \"GPIO_0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[18\] 0 " "Info: Pin \"GPIO_0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[19\] 0 " "Info: Pin \"GPIO_0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[20\] 0 " "Info: Pin \"GPIO_0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[21\] 0 " "Info: Pin \"GPIO_0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[22\] 0 " "Info: Pin \"GPIO_0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[23\] 0 " "Info: Pin \"GPIO_0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[24\] 0 " "Info: Pin \"GPIO_0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[25\] 0 " "Info: Pin \"GPIO_0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[26\] 0 " "Info: Pin \"GPIO_0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[27\] 0 " "Info: Pin \"GPIO_0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[28\] 0 " "Info: Pin \"GPIO_0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[29\] 0 " "Info: Pin \"GPIO_0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[30\] 0 " "Info: Pin \"GPIO_0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[31\] 0 " "Info: Pin \"GPIO_0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Info: Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Info: Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Info: Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Info: Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Info: Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Info: Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Info: Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Info: Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Info: Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Info: Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Info: Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Info: Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Info: Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Info: Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Info: Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Info: Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Info: Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Info: Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[18\] 0 " "Info: Pin \"GPIO_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[19\] 0 " "Info: Pin \"GPIO_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[20\] 0 " "Info: Pin \"GPIO_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[21\] 0 " "Info: Pin \"GPIO_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[22\] 0 " "Info: Pin \"GPIO_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[23\] 0 " "Info: Pin \"GPIO_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[24\] 0 " "Info: Pin \"GPIO_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[25\] 0 " "Info: Pin \"GPIO_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[26\] 0 " "Info: Pin \"GPIO_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[27\] 0 " "Info: Pin \"GPIO_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[28\] 0 " "Info: Pin \"GPIO_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[29\] 0 " "Info: Pin \"GPIO_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[30\] 0 " "Info: Pin \"GPIO_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[31\] 0 " "Info: Pin \"GPIO_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[0\] 0 " "Info: Pin \"oHEX0_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[1\] 0 " "Info: Pin \"oHEX0_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[2\] 0 " "Info: Pin \"oHEX0_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[3\] 0 " "Info: Pin \"oHEX0_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[4\] 0 " "Info: Pin \"oHEX0_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[5\] 0 " "Info: Pin \"oHEX0_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[6\] 0 " "Info: Pin \"oHEX0_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_DP 0 " "Info: Pin \"oHEX0_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[0\] 0 " "Info: Pin \"oHEX1_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[1\] 0 " "Info: Pin \"oHEX1_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[2\] 0 " "Info: Pin \"oHEX1_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[3\] 0 " "Info: Pin \"oHEX1_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[4\] 0 " "Info: Pin \"oHEX1_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[5\] 0 " "Info: Pin \"oHEX1_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[6\] 0 " "Info: Pin \"oHEX1_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_DP 0 " "Info: Pin \"oHEX1_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[0\] 0 " "Info: Pin \"oHEX2_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[1\] 0 " "Info: Pin \"oHEX2_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[2\] 0 " "Info: Pin \"oHEX2_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[3\] 0 " "Info: Pin \"oHEX2_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[4\] 0 " "Info: Pin \"oHEX2_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[5\] 0 " "Info: Pin \"oHEX2_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[6\] 0 " "Info: Pin \"oHEX2_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_DP 0 " "Info: Pin \"oHEX2_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[0\] 0 " "Info: Pin \"oHEX3_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[1\] 0 " "Info: Pin \"oHEX3_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[2\] 0 " "Info: Pin \"oHEX3_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[3\] 0 " "Info: Pin \"oHEX3_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[4\] 0 " "Info: Pin \"oHEX3_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[5\] 0 " "Info: Pin \"oHEX3_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[6\] 0 " "Info: Pin \"oHEX3_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_DP 0 " "Info: Pin \"oHEX3_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[0\] 0 " "Info: Pin \"oHEX4_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[1\] 0 " "Info: Pin \"oHEX4_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[2\] 0 " "Info: Pin \"oHEX4_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[3\] 0 " "Info: Pin \"oHEX4_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[4\] 0 " "Info: Pin \"oHEX4_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[5\] 0 " "Info: Pin \"oHEX4_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[6\] 0 " "Info: Pin \"oHEX4_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_DP 0 " "Info: Pin \"oHEX4_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[0\] 0 " "Info: Pin \"oHEX5_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[1\] 0 " "Info: Pin \"oHEX5_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[2\] 0 " "Info: Pin \"oHEX5_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[3\] 0 " "Info: Pin \"oHEX5_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[4\] 0 " "Info: Pin \"oHEX5_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[5\] 0 " "Info: Pin \"oHEX5_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[6\] 0 " "Info: Pin \"oHEX5_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_DP 0 " "Info: Pin \"oHEX5_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[0\] 0 " "Info: Pin \"oHEX6_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[1\] 0 " "Info: Pin \"oHEX6_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[2\] 0 " "Info: Pin \"oHEX6_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[3\] 0 " "Info: Pin \"oHEX6_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[4\] 0 " "Info: Pin \"oHEX6_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[5\] 0 " "Info: Pin \"oHEX6_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[6\] 0 " "Info: Pin \"oHEX6_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_DP 0 " "Info: Pin \"oHEX6_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[0\] 0 " "Info: Pin \"oHEX7_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[1\] 0 " "Info: Pin \"oHEX7_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[2\] 0 " "Info: Pin \"oHEX7_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[3\] 0 " "Info: Pin \"oHEX7_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[4\] 0 " "Info: Pin \"oHEX7_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[5\] 0 " "Info: Pin \"oHEX7_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[6\] 0 " "Info: Pin \"oHEX7_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_DP 0 " "Info: Pin \"oHEX7_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[0\] 0 " "Info: Pin \"oLEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[1\] 0 " "Info: Pin \"oLEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[2\] 0 " "Info: Pin \"oLEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[3\] 0 " "Info: Pin \"oLEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[4\] 0 " "Info: Pin \"oLEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[5\] 0 " "Info: Pin \"oLEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[6\] 0 " "Info: Pin \"oLEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[7\] 0 " "Info: Pin \"oLEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[8\] 0 " "Info: Pin \"oLEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[0\] 0 " "Info: Pin \"oLEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[1\] 0 " "Info: Pin \"oLEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[2\] 0 " "Info: Pin \"oLEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[3\] 0 " "Info: Pin \"oLEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[4\] 0 " "Info: Pin \"oLEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[5\] 0 " "Info: Pin \"oLEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[6\] 0 " "Info: Pin \"oLEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[7\] 0 " "Info: Pin \"oLEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[8\] 0 " "Info: Pin \"oLEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[9\] 0 " "Info: Pin \"oLEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[10\] 0 " "Info: Pin \"oLEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[11\] 0 " "Info: Pin \"oLEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[12\] 0 " "Info: Pin \"oLEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[13\] 0 " "Info: Pin \"oLEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[14\] 0 " "Info: Pin \"oLEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[15\] 0 " "Info: Pin \"oLEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[16\] 0 " "Info: Pin \"oLEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[17\] 0 " "Info: Pin \"oLEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oUART_TXD 0 " "Info: Pin \"oUART_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oUART_CTS 0 " "Info: Pin \"oUART_CTS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oIRDA_TXD 0 " "Info: Pin \"oIRDA_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[0\] 0 " "Info: Pin \"oDRAM0_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[1\] 0 " "Info: Pin \"oDRAM0_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[2\] 0 " "Info: Pin \"oDRAM0_A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[3\] 0 " "Info: Pin \"oDRAM0_A\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[4\] 0 " "Info: Pin \"oDRAM0_A\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[5\] 0 " "Info: Pin \"oDRAM0_A\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[6\] 0 " "Info: Pin \"oDRAM0_A\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[7\] 0 " "Info: Pin \"oDRAM0_A\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[8\] 0 " "Info: Pin \"oDRAM0_A\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[9\] 0 " "Info: Pin \"oDRAM0_A\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[10\] 0 " "Info: Pin \"oDRAM0_A\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[11\] 0 " "Info: Pin \"oDRAM0_A\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[12\] 0 " "Info: Pin \"oDRAM0_A\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[0\] 0 " "Info: Pin \"oDRAM1_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[1\] 0 " "Info: Pin \"oDRAM1_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[2\] 0 " "Info: Pin \"oDRAM1_A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[3\] 0 " "Info: Pin \"oDRAM1_A\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[4\] 0 " "Info: Pin \"oDRAM1_A\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[5\] 0 " "Info: Pin \"oDRAM1_A\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[6\] 0 " "Info: Pin \"oDRAM1_A\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[7\] 0 " "Info: Pin \"oDRAM1_A\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[8\] 0 " "Info: Pin \"oDRAM1_A\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[9\] 0 " "Info: Pin \"oDRAM1_A\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[10\] 0 " "Info: Pin \"oDRAM1_A\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[11\] 0 " "Info: Pin \"oDRAM1_A\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[12\] 0 " "Info: Pin \"oDRAM1_A\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_LDQM0 0 " "Info: Pin \"oDRAM0_LDQM0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_LDQM0 0 " "Info: Pin \"oDRAM1_LDQM0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_UDQM1 0 " "Info: Pin \"oDRAM0_UDQM1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_UDQM1 0 " "Info: Pin \"oDRAM1_UDQM1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_WE_N 0 " "Info: Pin \"oDRAM0_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_WE_N 0 " "Info: Pin \"oDRAM1_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_CAS_N 0 " "Info: Pin \"oDRAM0_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_CAS_N 0 " "Info: Pin \"oDRAM1_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_RAS_N 0 " "Info: Pin \"oDRAM0_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_RAS_N 0 " "Info: Pin \"oDRAM1_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_CS_N 0 " "Info: Pin \"oDRAM0_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_CS_N 0 " "Info: Pin \"oDRAM1_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_BA\[0\] 0 " "Info: Pin \"oDRAM0_BA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_BA\[1\] 0 " "Info: Pin \"oDRAM0_BA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_BA\[0\] 0 " "Info: Pin \"oDRAM1_BA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_BA\[1\] 0 " "Info: Pin \"oDRAM1_BA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_CLK 0 " "Info: Pin \"oDRAM0_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_CLK 0 " "Info: Pin \"oDRAM1_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_CKE 0 " "Info: Pin \"oDRAM0_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_CKE 0 " "Info: Pin \"oDRAM1_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[0\] 0 " "Info: Pin \"oFLASH_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[1\] 0 " "Info: Pin \"oFLASH_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[2\] 0 " "Info: Pin \"oFLASH_A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[3\] 0 " "Info: Pin \"oFLASH_A\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[4\] 0 " "Info: Pin \"oFLASH_A\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[5\] 0 " "Info: Pin \"oFLASH_A\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[6\] 0 " "Info: Pin \"oFLASH_A\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[7\] 0 " "Info: Pin \"oFLASH_A\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[8\] 0 " "Info: Pin \"oFLASH_A\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[9\] 0 " "Info: Pin \"oFLASH_A\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[10\] 0 " "Info: Pin \"oFLASH_A\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[11\] 0 " "Info: Pin \"oFLASH_A\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[12\] 0 " "Info: Pin \"oFLASH_A\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[13\] 0 " "Info: Pin \"oFLASH_A\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[14\] 0 " "Info: Pin \"oFLASH_A\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[15\] 0 " "Info: Pin \"oFLASH_A\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[16\] 0 " "Info: Pin \"oFLASH_A\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[17\] 0 " "Info: Pin \"oFLASH_A\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[18\] 0 " "Info: Pin \"oFLASH_A\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[19\] 0 " "Info: Pin \"oFLASH_A\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[20\] 0 " "Info: Pin \"oFLASH_A\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[21\] 0 " "Info: Pin \"oFLASH_A\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[22\] 0 " "Info: Pin \"oFLASH_A\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[23\] 0 " "Info: Pin \"oFLASH_A\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[24\] 0 " "Info: Pin \"oFLASH_A\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[25\] 0 " "Info: Pin \"oFLASH_A\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_WE_N 0 " "Info: Pin \"oFLASH_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_RST_N 0 " "Info: Pin \"oFLASH_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_WP_N 0 " "Info: Pin \"oFLASH_WP_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_BYTE_N 0 " "Info: Pin \"oFLASH_BYTE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_OE_N 0 " "Info: Pin \"oFLASH_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_CE_N 0 " "Info: Pin \"oFLASH_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[0\] 0 " "Info: Pin \"oSRAM_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[1\] 0 " "Info: Pin \"oSRAM_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[2\] 0 " "Info: Pin \"oSRAM_A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[3\] 0 " "Info: Pin \"oSRAM_A\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[4\] 0 " "Info: Pin \"oSRAM_A\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[5\] 0 " "Info: Pin \"oSRAM_A\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[6\] 0 " "Info: Pin \"oSRAM_A\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[7\] 0 " "Info: Pin \"oSRAM_A\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[8\] 0 " "Info: Pin \"oSRAM_A\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[9\] 0 " "Info: Pin \"oSRAM_A\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[10\] 0 " "Info: Pin \"oSRAM_A\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[11\] 0 " "Info: Pin \"oSRAM_A\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[12\] 0 " "Info: Pin \"oSRAM_A\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[13\] 0 " "Info: Pin \"oSRAM_A\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[14\] 0 " "Info: Pin \"oSRAM_A\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[15\] 0 " "Info: Pin \"oSRAM_A\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[16\] 0 " "Info: Pin \"oSRAM_A\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[17\] 0 " "Info: Pin \"oSRAM_A\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[18\] 0 " "Info: Pin \"oSRAM_A\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[19\] 0 " "Info: Pin \"oSRAM_A\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[20\] 0 " "Info: Pin \"oSRAM_A\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_ADSC_N 0 " "Info: Pin \"oSRAM_ADSC_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_ADSP_N 0 " "Info: Pin \"oSRAM_ADSP_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_ADV_N 0 " "Info: Pin \"oSRAM_ADV_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_BE_N\[0\] 0 " "Info: Pin \"oSRAM_BE_N\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_BE_N\[1\] 0 " "Info: Pin \"oSRAM_BE_N\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_BE_N\[2\] 0 " "Info: Pin \"oSRAM_BE_N\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_BE_N\[3\] 0 " "Info: Pin \"oSRAM_BE_N\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_CE1_N 0 " "Info: Pin \"oSRAM_CE1_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_CE2 0 " "Info: Pin \"oSRAM_CE2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_CE3_N 0 " "Info: Pin \"oSRAM_CE3_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_CLK 0 " "Info: Pin \"oSRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_GW_N 0 " "Info: Pin \"oSRAM_GW_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_OE_N 0 " "Info: Pin \"oSRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_WE_N 0 " "Info: Pin \"oSRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOTG_A\[0\] 0 " "Info: Pin \"oOTG_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOTG_A\[1\] 0 " "Info: Pin \"oOTG_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOTG_CS_N 0 " "Info: Pin \"oOTG_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOTG_OE_N 0 " "Info: Pin \"oOTG_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOTG_WE_N 0 " "Info: Pin \"oOTG_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOTG_RESET_N 0 " "Info: Pin \"oOTG_RESET_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOTG_DACK0_N 0 " "Info: Pin \"oOTG_DACK0_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOTG_DACK1_N 0 " "Info: Pin \"oOTG_DACK1_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLCD_ON 0 " "Info: Pin \"oLCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLCD_BLON 0 " "Info: Pin \"oLCD_BLON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLCD_RW 0 " "Info: Pin \"oLCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLCD_EN 0 " "Info: Pin \"oLCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLCD_RS 0 " "Info: Pin \"oLCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSD_CLK 0 " "Info: Pin \"oSD_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oI2C_SCLK 0 " "Info: Pin \"oI2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_CLOCK 0 " "Info: Pin \"oVGA_CLOCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_HS 0 " "Info: Pin \"oVGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_VS 0 " "Info: Pin \"oVGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_BLANK_N 0 " "Info: Pin \"oVGA_BLANK_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_SYNC_N 0 " "Info: Pin \"oVGA_SYNC_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[0\] 0 " "Info: Pin \"oVGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[1\] 0 " "Info: Pin \"oVGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[2\] 0 " "Info: Pin \"oVGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[3\] 0 " "Info: Pin \"oVGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[4\] 0 " "Info: Pin \"oVGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[5\] 0 " "Info: Pin \"oVGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[6\] 0 " "Info: Pin \"oVGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[7\] 0 " "Info: Pin \"oVGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[8\] 0 " "Info: Pin \"oVGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[9\] 0 " "Info: Pin \"oVGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[0\] 0 " "Info: Pin \"oVGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[1\] 0 " "Info: Pin \"oVGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[2\] 0 " "Info: Pin \"oVGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[3\] 0 " "Info: Pin \"oVGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[4\] 0 " "Info: Pin \"oVGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[5\] 0 " "Info: Pin \"oVGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[6\] 0 " "Info: Pin \"oVGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[7\] 0 " "Info: Pin \"oVGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[8\] 0 " "Info: Pin \"oVGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[9\] 0 " "Info: Pin \"oVGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[0\] 0 " "Info: Pin \"oVGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[1\] 0 " "Info: Pin \"oVGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[2\] 0 " "Info: Pin \"oVGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[3\] 0 " "Info: Pin \"oVGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[4\] 0 " "Info: Pin \"oVGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[5\] 0 " "Info: Pin \"oVGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[6\] 0 " "Info: Pin \"oVGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[7\] 0 " "Info: Pin \"oVGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[8\] 0 " "Info: Pin \"oVGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[9\] 0 " "Info: Pin \"oVGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oENET_CMD 0 " "Info: Pin \"oENET_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oENET_CS_N 0 " "Info: Pin \"oENET_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oENET_IOW_N 0 " "Info: Pin \"oENET_IOW_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oENET_IOR_N 0 " "Info: Pin \"oENET_IOR_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oENET_RESET_N 0 " "Info: Pin \"oENET_RESET_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oENET_CLK 0 " "Info: Pin \"oENET_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oAUD_DACDAT 0 " "Info: Pin \"oAUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oAUD_XCK 0 " "Info: Pin \"oAUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_CLKOUT_N0 0 " "Info: Pin \"GPIO_CLKOUT_N0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_CLKOUT_P0 0 " "Info: Pin \"GPIO_CLKOUT_P0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_CLKOUT_N1 0 " "Info: Pin \"GPIO_CLKOUT_N1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_CLKOUT_P1 0 " "Info: Pin \"GPIO_CLKOUT_P1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE_TOP_MSG" "altera_internal_jtag~UPDATEUSERclkctrl " "Info: Node altera_internal_jtag~UPDATEUSERclkctrl uses non-global routing resources to route signals to global destination nodes" { { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|st_updateir~_emulated " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|st_updateir~_emulated -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|st_updateir~_emulated } "NODE_NAME" } } { "cpu_jtag_debug_module.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu_jtag_debug_module.v" 141 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|st_updateir~_emulated } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|st_shiftdr " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|st_shiftdr -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|st_shiftdr } "NODE_NAME" } } { "cpu_jtag_debug_module.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu_jtag_debug_module.v" 139 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|st_shiftdr } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~UPDATEUSERclkctrl } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~UPDATEUSERclkctrl } "NODE_NAME" } }  } 0 0 "Node %1!s! uses non-global routing resources to route signals to global destination nodes" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE_TOP_MSG" "DE2_70_NET_SOPC:u1\|DE2_70_NET_SOPC_reset_pll_c0_system_domain_synch_module:DE2_70_NET_SOPC_reset_pll_c0_system_domain_synch\|data_out~clkctrl " "Info: Node DE2_70_NET_SOPC:u1\|DE2_70_NET_SOPC_reset_pll_c0_system_domain_synch_module:DE2_70_NET_SOPC_reset_pll_c0_system_domain_synch\|data_out~clkctrl uses non-global routing resources to route signals to global destination nodes" { { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|rd_valid\[2\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|rd_valid\[2\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|sdram_u1:the_sdram_u1|rd_valid[2] } "NODE_NAME" } } { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 658 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|sdram_u1:the_sdram_u1|rd_valid[2] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|rd_valid\[1\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|rd_valid\[1\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|sdram_u1:the_sdram_u1|rd_valid[1] } "NODE_NAME" } } { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 658 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|sdram_u1:the_sdram_u1|rd_valid[1] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|cpu_instruction_master_arbitrator:the_cpu_instruction_master\|dbs_latent_16_reg_segment_0\[15\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|cpu_instruction_master_arbitrator:the_cpu_instruction_master\|dbs_latent_16_reg_segment_0\[15\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_16_reg_segment_0[15] } "NODE_NAME" } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 4301 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_latent_16_reg_segment_0[15] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave\|cpu_instruction_master_read_data_valid_ssram_s1_shift_register\[1\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave\|cpu_instruction_master_read_data_valid_ssram_s1_shift_register\[1\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|cpu_instruction_master_read_data_valid_ssram_s1_shift_register[1] } "NODE_NAME" } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 13623 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|cpu_instruction_master_read_data_valid_ssram_s1_shift_register[1] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave\|cpu_data_master_read_data_valid_ssram_s1_shift_register\[0\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave\|cpu_data_master_read_data_valid_ssram_s1_shift_register\[0\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|cpu_data_master_read_data_valid_ssram_s1_shift_register[0] } "NODE_NAME" } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 13546 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|cpu_data_master_read_data_valid_ssram_s1_shift_register[0] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave\|cpu_data_master_read_data_valid_ssram_s1_shift_register\[1\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave\|cpu_data_master_read_data_valid_ssram_s1_shift_register\[1\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|cpu_data_master_read_data_valid_ssram_s1_shift_register[1] } "NODE_NAME" } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 13546 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|cpu_data_master_read_data_valid_ssram_s1_shift_register[1] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave\|cpu_instruction_master_read_data_valid_ssram_s1_shift_register\[0\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave\|cpu_instruction_master_read_data_valid_ssram_s1_shift_register\[0\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|cpu_instruction_master_read_data_valid_ssram_s1_shift_register[0] } "NODE_NAME" } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 13623 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|cpu_instruction_master_read_data_valid_ssram_s1_shift_register[0] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave\|cpu_instruction_master_read_data_valid_ssram_s1_shift_register\[2\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave\|cpu_instruction_master_read_data_valid_ssram_s1_shift_register\[2\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|cpu_instruction_master_read_data_valid_ssram_s1_shift_register[2] } "NODE_NAME" } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 13623 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|cpu_instruction_master_read_data_valid_ssram_s1_shift_register[2] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|pio_green_led:the_pio_green_led\|data_out\[8\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|pio_green_led:the_pio_green_led\|data_out\[8\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|pio_green_led:the_pio_green_led|data_out[8] } "NODE_NAME" } } { "pio_green_led.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/pio_green_led.v" 52 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|pio_green_led:the_pio_green_led|data_out[8] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|cpu:the_cpu\|A_dc_actual_tag\[0\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|cpu:the_cpu\|A_dc_actual_tag\[0\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|cpu:the_cpu|A_dc_actual_tag[0] } "NODE_NAME" } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 8306 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|cpu:the_cpu|A_dc_actual_tag[0] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_writedata_d1\[4\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_writedata_d1\[4\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_0:the_clock_0|slave_writedata_d1[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_writedata_d1\[4\]" } } } } { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 810 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_0:the_clock_0|slave_writedata_d1[4] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_writedata_d1\[3\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_writedata_d1\[3\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_0:the_clock_0|slave_writedata_d1[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_writedata_d1\[3\]" } } } } { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 810 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_0:the_clock_0|slave_writedata_d1[3] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_writedata_d1\[2\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_writedata_d1\[2\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_0:the_clock_0|slave_writedata_d1[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_writedata_d1\[2\]" } } } } { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 810 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_0:the_clock_0|slave_writedata_d1[2] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_writedata_d1\[7\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_writedata_d1\[7\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_0:the_clock_0|slave_writedata_d1[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_writedata_d1\[7\]" } } } } { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 810 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_0:the_clock_0|slave_writedata_d1[7] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|slave_writedata_d1\[4\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|slave_writedata_d1\[4\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|slave_writedata_d1[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|slave_writedata_d1\[4\]" } } } } { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 810 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|slave_writedata_d1[4] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_writedata_d1\[0\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_writedata_d1\[0\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_0:the_clock_0|slave_writedata_d1[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|slave_writedata_d1\[0\]" } } } } { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 810 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_0:the_clock_0|slave_writedata_d1[0] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|DE2_70_NET_SOPC_reset_pll_c0_system_domain_synch_module:DE2_70_NET_SOPC_reset_pll_c0_system_domain_synch|data_out~clkctrl } "NODE_NAME" } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 8045 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|DE2_70_NET_SOPC_reset_pll_c0_system_domain_synch_module:DE2_70_NET_SOPC_reset_pll_c0_system_domain_synch|data_out~clkctrl } "NODE_NAME" } }  } 0 0 "Node %1!s! uses non-global routing resources to route signals to global destination nodes" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE_TOP_MSG" "DE2_70_NET_SOPC:u1\|DE2_70_NET_SOPC_reset_pll_c1_memory_domain_synch_module:DE2_70_NET_SOPC_reset_pll_c1_memory_domain_synch\|data_out~clkctrl " "Info: Node DE2_70_NET_SOPC:u1\|DE2_70_NET_SOPC_reset_pll_c1_memory_domain_synch_module:DE2_70_NET_SOPC_reset_pll_c1_memory_domain_synch\|data_out~clkctrl uses non-global routing resources to route signals to global destination nodes" { { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|master_writedata\[1\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|master_writedata\[1\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_0:the_clock_0|master_writedata[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|master_writedata\[1\]" } } } } { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 819 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_0:the_clock_0|master_writedata[1] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_slave_write_request_sync_module:clock_0_slave_write_request_sync\|data_in_d1 " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_slave_write_request_sync_module:clock_0_slave_write_request_sync\|data_in_d1 -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_0:the_clock_0|clock_0_slave_write_request_sync_module:clock_0_slave_write_request_sync|data_in_d1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_slave_write_request_sync_module:clock_0_slave_write_request_sync\|data_in_d1" } } } } { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 350 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_0:the_clock_0|clock_0_slave_write_request_sync_module:clock_0_slave_write_request_sync|data_in_d1 } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_slave_write_request_sync_module:clock_0_slave_write_request_sync\|data_out " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_slave_write_request_sync_module:clock_0_slave_write_request_sync\|data_out -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_0:the_clock_0|clock_0_slave_write_request_sync_module:clock_0_slave_write_request_sync|data_out } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_slave_write_request_sync_module:clock_0_slave_write_request_sync\|data_out" } } } } { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 345 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_0:the_clock_0|clock_0_slave_write_request_sync_module:clock_0_slave_write_request_sync|data_out } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_master_FSM:master_FSM\|master_write_done " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_master_FSM:master_FSM\|master_write_done -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_0:the_clock_0|clock_0_master_FSM:master_FSM|master_write_done } "NODE_NAME" } } { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 398 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_0:the_clock_0|clock_0_master_FSM:master_FSM|master_write_done } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|av_waitrequest " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|av_waitrequest -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|av_waitrequest } "NODE_NAME" } } { "jtag_uart.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/jtag_uart.v" 541 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|av_waitrequest } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_master_FSM:master_FSM\|master_state.100 " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_master_FSM:master_FSM\|master_state.100 -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_0:the_clock_0|clock_0_master_FSM:master_FSM|master_state.100 } "NODE_NAME" } } { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 407 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_0:the_clock_0|clock_0_master_FSM:master_FSM|master_state.100 } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|woverflow " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|woverflow -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|woverflow } "NODE_NAME" } } { "jtag_uart.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/jtag_uart.v" 702 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|woverflow } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_edge_to_pulse:read_request_edge_to_pulse\|data_in_d1 " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_edge_to_pulse:read_request_edge_to_pulse\|data_in_d1 -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_0:the_clock_0|clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1 } "NODE_NAME" } } { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 127 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_0:the_clock_0|clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1 } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_slave_read_request_sync_module:clock_0_slave_read_request_sync\|data_in_d1 " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_slave_read_request_sync_module:clock_0_slave_read_request_sync\|data_in_d1 -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_0:the_clock_0|clock_0_slave_read_request_sync_module:clock_0_slave_read_request_sync|data_in_d1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_slave_read_request_sync_module:clock_0_slave_read_request_sync\|data_in_d1" } } } } { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 305 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_0:the_clock_0|clock_0_slave_read_request_sync_module:clock_0_slave_read_request_sync|data_in_d1 } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_edge_to_pulse:write_request_edge_to_pulse\|data_in_d1 " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_edge_to_pulse:write_request_edge_to_pulse\|data_in_d1 -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_0:the_clock_0|clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1 } "NODE_NAME" } } { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 127 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_0:the_clock_0|clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1 } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_master_FSM:master_FSM\|master_state.001 " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_master_FSM:master_FSM\|master_state.001 -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_0:the_clock_0|clock_0_master_FSM:master_FSM|master_state.001 } "NODE_NAME" } } { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 407 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_0:the_clock_0|clock_0_master_FSM:master_FSM|master_state.001 } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|fifo_wr " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|fifo_wr -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|fifo_wr } "NODE_NAME" } } { "jtag_uart.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/jtag_uart.v" 566 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|fifo_wr } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_master_FSM:master_FSM\|master_write " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_master_FSM:master_FSM\|master_write -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_0:the_clock_0|clock_0_master_FSM:master_FSM|master_write } "NODE_NAME" } } { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 397 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_0:the_clock_0|clock_0_master_FSM:master_FSM|master_write } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_slave_read_request_sync_module:clock_0_slave_read_request_sync\|data_out " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_slave_read_request_sync_module:clock_0_slave_read_request_sync\|data_out -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_0:the_clock_0|clock_0_slave_read_request_sync_module:clock_0_slave_read_request_sync|data_out } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|clock_0_slave_read_request_sync_module:clock_0_slave_read_request_sync\|data_out" } } } } { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 300 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_0:the_clock_0|clock_0_slave_read_request_sync_module:clock_0_slave_read_request_sync|data_out } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|jupdate1 " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|jupdate1 -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate1 } "NODE_NAME" } } { "../../../altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "C:/altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 231 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate1 } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|t_ena~reg0 " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|t_ena~reg0 -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|t_ena~reg0 } "NODE_NAME" } } { "../../../altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "C:/altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 547 0 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|t_ena~reg0 } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|master_writedata\[10\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|master_writedata\[10\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_0:the_clock_0|master_writedata[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE2_70_NET_SOPC:u1\|clock_0:the_clock_0\|master_writedata\[10\]" } } } } { "clock_0.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_0.v" 819 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_0:the_clock_0|master_writedata[10] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|t_pause~reg0 " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|t_pause~reg0 -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|t_pause~reg0 } "NODE_NAME" } } { "../../../altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "C:/altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 547 0 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|t_pause~reg0 } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|read_write2 " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|read_write2 -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_write2 } "NODE_NAME" } } { "../../../altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "C:/altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 229 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_write2 } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|jupdate2 " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|jupdate2 -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate2 } "NODE_NAME" } } { "../../../altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "C:/altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 232 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate2 } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|read_write1 " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|read_write1 -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_write1 } "NODE_NAME" } } { "../../../altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "C:/altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 228 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_write1 } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|ac " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|ac -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|ac } "NODE_NAME" } } { "jtag_uart.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/jtag_uart.v" 702 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|ac } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|DE2_70_NET_SOPC_reset_pll_c1_memory_domain_synch_module:DE2_70_NET_SOPC_reset_pll_c1_memory_domain_synch|data_out~clkctrl } "NODE_NAME" } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 14200 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|DE2_70_NET_SOPC_reset_pll_c1_memory_domain_synch_module:DE2_70_NET_SOPC_reset_pll_c1_memory_domain_synch|data_out~clkctrl } "NODE_NAME" } }  } 0 0 "Node %1!s! uses non-global routing resources to route signals to global destination nodes" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE_TOP_MSG" "DE2_70_NET_SOPC:u1\|DE2_70_NET_SOPC_reset_clk_domain_synch_module:DE2_70_NET_SOPC_reset_clk_domain_synch\|data_out~clkctrl " "Info: Node DE2_70_NET_SOPC:u1\|DE2_70_NET_SOPC_reset_clk_domain_synch_module:DE2_70_NET_SOPC_reset_clk_domain_synch\|data_out~clkctrl uses non-global routing resources to route signals to global destination nodes" { { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|pll_s1_arbitrator:the_pll_s1\|d1_reasons_to_wait " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|pll_s1_arbitrator:the_pll_s1\|d1_reasons_to_wait -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|pll_s1_arbitrator:the_pll_s1|d1_reasons_to_wait } "NODE_NAME" } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 7526 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|pll_s1_arbitrator:the_pll_s1|d1_reasons_to_wait } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_edge_to_pulse:read_request_edge_to_pulse\|data_in_d1 " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_edge_to_pulse:read_request_edge_to_pulse\|data_in_d1 -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_edge_to_pulse:read_request_edge_to_pulse|data_in_d1 } "NODE_NAME" } } { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 127 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_edge_to_pulse:read_request_edge_to_pulse|data_in_d1 } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_slave_read_request_sync_module:clock_1_slave_read_request_sync\|data_out " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_slave_read_request_sync_module:clock_1_slave_read_request_sync\|data_out -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_slave_read_request_sync_module:clock_1_slave_read_request_sync|data_out } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_slave_read_request_sync_module:clock_1_slave_read_request_sync\|data_out" } } } } { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 300 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_slave_read_request_sync_module:clock_1_slave_read_request_sync|data_out } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_FSM:master_FSM\|master_read " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_FSM:master_FSM\|master_read -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_read } "NODE_NAME" } } { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 395 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_read } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_slave_write_request_sync_module:clock_1_slave_write_request_sync\|data_in_d1 " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_slave_write_request_sync_module:clock_1_slave_write_request_sync\|data_in_d1 -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_slave_write_request_sync_module:clock_1_slave_write_request_sync|data_in_d1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_slave_write_request_sync_module:clock_1_slave_write_request_sync\|data_in_d1" } } } } { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 350 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_slave_write_request_sync_module:clock_1_slave_write_request_sync|data_in_d1 } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_FSM:master_FSM\|master_write " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_FSM:master_FSM\|master_write -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_write } "NODE_NAME" } } { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 397 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_write } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_slave_write_request_sync_module:clock_1_slave_write_request_sync\|data_out " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_slave_write_request_sync_module:clock_1_slave_write_request_sync\|data_out -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_slave_write_request_sync_module:clock_1_slave_write_request_sync|data_out } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_slave_write_request_sync_module:clock_1_slave_write_request_sync\|data_out" } } } } { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 345 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_slave_write_request_sync_module:clock_1_slave_write_request_sync|data_out } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_FSM:master_FSM\|master_read_done " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_FSM:master_FSM\|master_read_done -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_read_done } "NODE_NAME" } } { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 396 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_read_done } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_FSM:master_FSM\|master_write_done " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_FSM:master_FSM\|master_write_done -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_write_done } "NODE_NAME" } } { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 398 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_write_done } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_FSM:master_FSM\|master_state.100 " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_FSM:master_FSM\|master_state.100 -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_state.100 } "NODE_NAME" } } { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 407 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_state.100 } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_FSM:master_FSM\|master_state.001 " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_FSM:master_FSM\|master_state.001 -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_state.001 } "NODE_NAME" } } { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 407 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_state.001 } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_edge_to_pulse:write_request_edge_to_pulse\|data_in_d1 " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_edge_to_pulse:write_request_edge_to_pulse\|data_in_d1 -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_edge_to_pulse:write_request_edge_to_pulse|data_in_d1 } "NODE_NAME" } } { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 127 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_edge_to_pulse:write_request_edge_to_pulse|data_in_d1 } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_slave_read_request_sync_module:clock_1_slave_read_request_sync\|data_in_d1 " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_slave_read_request_sync_module:clock_1_slave_read_request_sync\|data_in_d1 -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_slave_read_request_sync_module:clock_1_slave_read_request_sync|data_in_d1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_slave_read_request_sync_module:clock_1_slave_read_request_sync\|data_in_d1" } } } } { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 305 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_slave_read_request_sync_module:clock_1_slave_read_request_sync|data_in_d1 } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|master_nativeaddress\[0\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|master_nativeaddress\[0\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|master_nativeaddress[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|master_nativeaddress\[0\]" } } } } { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 855 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|master_nativeaddress[0] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|master_nativeaddress\[2\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|master_nativeaddress\[2\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|master_nativeaddress[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|master_nativeaddress\[2\]" } } } } { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 855 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|master_nativeaddress[2] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|master_nativeaddress\[1\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|master_nativeaddress\[1\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|master_nativeaddress[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|master_nativeaddress\[1\]" } } } } { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 855 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|master_nativeaddress[1] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|master_writedata\[5\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|master_writedata\[5\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|master_writedata[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|master_writedata\[5\]" } } } } { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 819 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|master_writedata[5] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|slave_readdata_p1\[2\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|slave_readdata_p1\[2\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|slave_readdata_p1[2] } "NODE_NAME" } } { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 792 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|slave_readdata_p1[2] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|slave_readdata_p1\[9\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|slave_readdata_p1\[9\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|slave_readdata_p1[9] } "NODE_NAME" } } { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 792 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|slave_readdata_p1[9] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|slave_readdata_p1\[6\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|slave_readdata_p1\[6\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|slave_readdata_p1[6] } "NODE_NAME" } } { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 792 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|slave_readdata_p1[6] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|slave_readdata_p1\[0\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|slave_readdata_p1\[0\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|slave_readdata_p1[0] } "NODE_NAME" } } { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 792 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|slave_readdata_p1[0] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|slave_readdata_p1\[10\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|slave_readdata_p1\[10\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|slave_readdata_p1[10] } "NODE_NAME" } } { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 792 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|slave_readdata_p1[10] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|slave_readdata_p1\[14\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|slave_readdata_p1\[14\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|slave_readdata_p1[14] } "NODE_NAME" } } { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 792 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|slave_readdata_p1[14] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|slave_readdata_p1\[1\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|slave_readdata_p1\[1\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|slave_readdata_p1[1] } "NODE_NAME" } } { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 792 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|slave_readdata_p1[1] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|slave_readdata_p1\[13\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|slave_readdata_p1\[13\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|slave_readdata_p1[13] } "NODE_NAME" } } { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 792 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|slave_readdata_p1[13] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|master_writedata\[3\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|master_writedata\[3\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|master_writedata[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|master_writedata\[3\]" } } } } { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 819 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|master_writedata[3] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|master_writedata\[7\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|master_writedata\[7\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|master_writedata[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|master_writedata\[7\]" } } } } { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 819 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|master_writedata[7] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|master_writedata\[8\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|master_writedata\[8\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|master_writedata[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|master_writedata\[8\]" } } } } { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 819 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|master_writedata[8] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|DE2_70_NET_SOPC_reset_clk_domain_synch_module:DE2_70_NET_SOPC_reset_clk_domain_synch|data_out~clkctrl } "NODE_NAME" } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 14245 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|DE2_70_NET_SOPC_reset_clk_domain_synch_module:DE2_70_NET_SOPC_reset_clk_domain_synch|data_out~clkctrl } "NODE_NAME" } }  } 0 0 "Node %1!s! uses non-global routing resources to route signals to global destination nodes" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE_TOP_MSG" "sld_hub:sld_hub_inst\|CLR_SIGNAL~_wirecellclkctrl " "Info: Node sld_hub:sld_hub_inst\|CLR_SIGNAL~_wirecellclkctrl uses non-global routing resources to route signals to global destination nodes" { { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetrequest " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetrequest -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest } "NODE_NAME" } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 886 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|ir_out\[1\]~reg0 " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|ir_out\[1\]~reg0 -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|ir_out[1]~reg0 } "NODE_NAME" } } { "cpu_jtag_debug_module.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu_jtag_debug_module.v" 216 0 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|ir_out[1]~reg0 } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[4\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[4\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[4] } "NODE_NAME" } } { "../../../altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "C:/altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 407 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[4] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[6\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[6\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[6] } "NODE_NAME" } } { "../../../altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "C:/altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 407 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[6] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|count\[6\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|count\[6\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[6] } "NODE_NAME" } } { "../../../altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "C:/altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 407 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[6] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|count\[4\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|count\[4\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[4] } "NODE_NAME" } } { "../../../altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "C:/altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 407 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[4] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[1\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[1\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[1] } "NODE_NAME" } } { "../../../altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "C:/altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 407 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[1] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|count\[7\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|count\[7\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[7] } "NODE_NAME" } } { "../../../altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "C:/altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 407 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[7] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[3\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[3\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[3] } "NODE_NAME" } } { "../../../altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "C:/altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 407 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[3] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|count\[5\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|count\[5\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[5] } "NODE_NAME" } } { "../../../altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "C:/altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 407 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[5] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[5\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[5\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[5] } "NODE_NAME" } } { "../../../altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "C:/altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 407 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[5] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL~_wirecellclkctrl } "NODE_NAME" } } { "../../../altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL~_wirecellclkctrl } "NODE_NAME" } }  } 0 0 "Node %1!s! uses non-global routing resources to route signals to global destination nodes" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE_TOP_MSG" "DE2_70_NET_SOPC:u1\|DE2_70_NET_SOPC_reset_clk_25_domain_synch_module:DE2_70_NET_SOPC_reset_clk_25_domain_synch\|data_out~clkctrl " "Info: Node DE2_70_NET_SOPC:u1\|DE2_70_NET_SOPC_reset_clk_25_domain_synch_module:DE2_70_NET_SOPC_reset_clk_25_domain_synch\|data_out~clkctrl uses non-global routing resources to route signals to global destination nodes" { { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_master_FSM:master_FSM\|master_state.001 " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_master_FSM:master_FSM\|master_state.001 -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_2:the_clock_2|clock_2_master_FSM:master_FSM|master_state.001 } "NODE_NAME" } } { "clock_2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_2.v" 407 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_2:the_clock_2|clock_2_master_FSM:master_FSM|master_state.001 } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_slave_read_request_sync_module:clock_2_slave_read_request_sync\|data_in_d1 " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_slave_read_request_sync_module:clock_2_slave_read_request_sync\|data_in_d1 -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_2:the_clock_2|clock_2_slave_read_request_sync_module:clock_2_slave_read_request_sync|data_in_d1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_slave_read_request_sync_module:clock_2_slave_read_request_sync\|data_in_d1" } } } } { "clock_2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_2.v" 305 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_2:the_clock_2|clock_2_slave_read_request_sync_module:clock_2_slave_read_request_sync|data_in_d1 } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_edge_to_pulse:write_request_edge_to_pulse\|data_in_d1 " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_edge_to_pulse:write_request_edge_to_pulse\|data_in_d1 -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_2:the_clock_2|clock_2_edge_to_pulse:write_request_edge_to_pulse|data_in_d1 } "NODE_NAME" } } { "clock_2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_2.v" 127 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_2:the_clock_2|clock_2_edge_to_pulse:write_request_edge_to_pulse|data_in_d1 } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_slave_read_request_sync_module:clock_2_slave_read_request_sync\|data_out " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_slave_read_request_sync_module:clock_2_slave_read_request_sync\|data_out -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_2:the_clock_2|clock_2_slave_read_request_sync_module:clock_2_slave_read_request_sync|data_out } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_slave_read_request_sync_module:clock_2_slave_read_request_sync\|data_out" } } } } { "clock_2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_2.v" 300 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_2:the_clock_2|clock_2_slave_read_request_sync_module:clock_2_slave_read_request_sync|data_out } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_master_FSM:master_FSM\|master_write_done " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_master_FSM:master_FSM\|master_write_done -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_2:the_clock_2|clock_2_master_FSM:master_FSM|master_write_done } "NODE_NAME" } } { "clock_2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_2.v" 398 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_2:the_clock_2|clock_2_master_FSM:master_FSM|master_write_done } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_slave_write_request_sync_module:clock_2_slave_write_request_sync\|data_out " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_slave_write_request_sync_module:clock_2_slave_write_request_sync\|data_out -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_2:the_clock_2|clock_2_slave_write_request_sync_module:clock_2_slave_write_request_sync|data_out } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_slave_write_request_sync_module:clock_2_slave_write_request_sync\|data_out" } } } } { "clock_2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_2.v" 345 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_2:the_clock_2|clock_2_slave_write_request_sync_module:clock_2_slave_write_request_sync|data_out } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_edge_to_pulse:read_request_edge_to_pulse\|data_in_d1 " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|clock_2_edge_to_pulse:read_request_edge_to_pulse\|data_in_d1 -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_2:the_clock_2|clock_2_edge_to_pulse:read_request_edge_to_pulse|data_in_d1 } "NODE_NAME" } } { "clock_2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_2.v" 127 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_2:the_clock_2|clock_2_edge_to_pulse:read_request_edge_to_pulse|data_in_d1 } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|master_writedata\[6\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|master_writedata\[6\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_2:the_clock_2|master_writedata[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|master_writedata\[6\]" } } } } { "clock_2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_2.v" 819 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_2:the_clock_2|master_writedata[6] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|master_writedata\[7\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|master_writedata\[7\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_2:the_clock_2|master_writedata[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|master_writedata\[7\]" } } } } { "clock_2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_2.v" 819 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_2:the_clock_2|master_writedata[7] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|master_writedata\[3\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|master_writedata\[3\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_2:the_clock_2|master_writedata[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|master_writedata\[3\]" } } } } { "clock_2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_2.v" 819 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_2:the_clock_2|master_writedata[3] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|master_writedata\[4\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|master_writedata\[4\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_2:the_clock_2|master_writedata[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|master_writedata\[4\]" } } } } { "clock_2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_2.v" 819 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_2:the_clock_2|master_writedata[4] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|master_writedata\[1\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|master_writedata\[1\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_2:the_clock_2|master_writedata[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|master_writedata\[1\]" } } } } { "clock_2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_2.v" 819 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_2:the_clock_2|master_writedata[1] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|master_writedata\[15\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|master_writedata\[15\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_2:the_clock_2|master_writedata[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|master_writedata\[15\]" } } } } { "clock_2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_2.v" 819 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_2:the_clock_2|master_writedata[15] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|master_writedata\[8\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|master_writedata\[8\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_2:the_clock_2|master_writedata[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|master_writedata\[8\]" } } } } { "clock_2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_2.v" 819 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_2:the_clock_2|master_writedata[8] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|master_writedata\[11\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|master_writedata\[11\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_2:the_clock_2|master_writedata[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE2_70_NET_SOPC:u1\|clock_2:the_clock_2\|master_writedata\[11\]" } } } } { "clock_2.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_2.v" 819 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_2:the_clock_2|master_writedata[11] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|DE2_70_NET_SOPC_reset_clk_25_domain_synch_module:DE2_70_NET_SOPC_reset_clk_25_domain_synch|data_out~clkctrl } "NODE_NAME" } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 14155 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|DE2_70_NET_SOPC_reset_clk_25_domain_synch_module:DE2_70_NET_SOPC_reset_clk_25_domain_synch|data_out~clkctrl } "NODE_NAME" } }  } 0 0 "Node %1!s! uses non-global routing resources to route signals to global destination nodes" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE_TOP_MSG" "DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|rdaclr~clkctrl " "Info: Node DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|rdaclr~clkctrl uses non-global routing resources to route signals to global destination nodes" { { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|p0addr " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|p0addr -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|p0addr } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|p0addr" } } } } { "db/dcfifo_1nj1.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/dcfifo_1nj1.tdf" 53 2 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|p0addr } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|parity_ff " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|parity_ff -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|parity_ff } "NODE_NAME" } } { "db/a_graycounter_g86.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/a_graycounter_g86.tdf" 84 2 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|parity_ff } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|counter_ffa\[0\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|counter_ffa\[0\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[0] } "NODE_NAME" } } { "db/a_graycounter_g86.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/a_graycounter_g86.tdf" 83 13 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[0] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|counter_ffa\[1\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|counter_ffa\[1\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[1] } "NODE_NAME" } } { "db/a_graycounter_g86.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/a_graycounter_g86.tdf" 83 13 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[1] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|counter_ffa\[2\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|counter_ffa\[2\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[2] } "NODE_NAME" } } { "db/a_graycounter_g86.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/a_graycounter_g86.tdf" 83 13 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[2] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|counter_ffa\[3\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|counter_ffa\[3\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[3] } "NODE_NAME" } } { "db/a_graycounter_g86.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/a_graycounter_g86.tdf" 83 13 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[3] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|counter_ffa\[4\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|counter_ffa\[4\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[4] } "NODE_NAME" } } { "db/a_graycounter_g86.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/a_graycounter_g86.tdf" 83 13 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[4] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|counter_ffa\[5\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|counter_ffa\[5\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[5] } "NODE_NAME" } } { "db/a_graycounter_g86.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/a_graycounter_g86.tdf" 83 13 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[5] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|counter_ffa\[6\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|counter_ffa\[6\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[6] } "NODE_NAME" } } { "db/a_graycounter_g86.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/a_graycounter_g86.tdf" 83 13 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[6] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|counter_ffa\[7\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|counter_ffa\[7\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[7] } "NODE_NAME" } } { "db/a_graycounter_g86.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/a_graycounter_g86.tdf" 83 13 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[7] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|counter_ffa\[8\] " "Info: Port clear -- assigned as a global for destination node DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|counter_ffa\[8\] -- routed using non-global resources" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8] } "NODE_NAME" } } { "db/a_graycounter_g86.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/a_graycounter_g86.tdf" 83 13 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|rdaclr~clkctrl } "NODE_NAME" } } { "db/dcfifo_1nj1.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/dcfifo_1nj1.tdf" 57 2 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|rdaclr~clkctrl } "NODE_NAME" } }  } 0 0 "Node %1!s! uses non-global routing resources to route signals to global destination nodes" 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "73 " "Warning: Following 73 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DPA\[0\] a permanently disabled " "Info: Pin SRAM_DPA\[0\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 303 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DPA[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DPA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DPA\[1\] a permanently disabled " "Info: Pin SRAM_DPA\[1\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 303 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DPA[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DPA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DPA\[2\] a permanently disabled " "Info: Pin SRAM_DPA\[2\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 303 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[2\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DPA[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DPA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DPA\[3\] a permanently disabled " "Info: Pin SRAM_DPA\[3\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 303 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DPA[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DPA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_FSPEED a permanently disabled " "Info: Pin OTG_FSPEED has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 323 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_FSPEED } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_FSPEED } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_LSPEED a permanently disabled " "Info: Pin OTG_LSPEED has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 324 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_LSPEED } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_LSPEED } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently enabled " "Info: Pin AUD_ADCLRCK has a permanently enabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 370 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently enabled " "Info: Pin AUD_DACLRCK has a permanently enabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 372 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently enabled " "Info: Pin AUD_BCLK has a permanently enabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 374 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Info: Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Info: Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Info: Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Info: Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Info: Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Info: Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Info: Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Info: Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Info: Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Info: Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Info: Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Info: Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Info: Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Info: Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Info: Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Info: Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Info: Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Info: Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Info: Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Info: Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Info: Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Info: Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Info: Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Info: Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Info: Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Info: Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Info: Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Info: Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Info: Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Info: Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Info: Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Info: Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Info: Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Info: Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Info: Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Info: Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Info: Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Info: Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Info: Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Info: Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Info: Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Info: Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Info: Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Info: Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Info: Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Info: Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Info: Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Info: Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Info: Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Info: Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Info: Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Info: Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Info: Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Info: Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Info: Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Info: Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Info: Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Info: Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Info: Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Info: Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Info: Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Info: Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Info: Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Info: Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "132 " "Warning: Following 132 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oTD1_RESET_N VCC " "Info: Pin oTD1_RESET_N has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 381 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oTD1_RESET_N" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oTD1_RESET_N } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oTD1_RESET_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oTD2_RESET_N VCC " "Info: Pin oTD2_RESET_N has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 386 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oTD2_RESET_N" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oTD2_RESET_N } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oTD2_RESET_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DPA\[0\] VCC " "Info: Pin SRAM_DPA\[0\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 303 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DPA[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DPA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DPA\[1\] VCC " "Info: Pin SRAM_DPA\[1\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 303 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DPA[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DPA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DPA\[2\] VCC " "Info: Pin SRAM_DPA\[2\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 303 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[2\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DPA[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DPA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_DPA\[3\] VCC " "Info: Pin SRAM_DPA\[3\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 303 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DPA[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DPA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_FSPEED VCC " "Info: Pin OTG_FSPEED has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 323 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_FSPEED } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_FSPEED } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_LSPEED VCC " "Info: Pin OTG_LSPEED has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 324 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_LSPEED } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_LSPEED } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[0\] VCC " "Info: Pin GPIO_0\[0\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[1\] VCC " "Info: Pin GPIO_0\[1\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[2\] VCC " "Info: Pin GPIO_0\[2\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[3\] VCC " "Info: Pin GPIO_0\[3\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[4\] VCC " "Info: Pin GPIO_0\[4\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[5\] VCC " "Info: Pin GPIO_0\[5\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[6\] VCC " "Info: Pin GPIO_0\[6\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[7\] VCC " "Info: Pin GPIO_0\[7\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[8\] VCC " "Info: Pin GPIO_0\[8\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[9\] VCC " "Info: Pin GPIO_0\[9\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[10\] VCC " "Info: Pin GPIO_0\[10\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[11\] VCC " "Info: Pin GPIO_0\[11\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[12\] VCC " "Info: Pin GPIO_0\[12\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[13\] VCC " "Info: Pin GPIO_0\[13\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[14\] VCC " "Info: Pin GPIO_0\[14\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[15\] VCC " "Info: Pin GPIO_0\[15\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[16\] VCC " "Info: Pin GPIO_0\[16\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[17\] VCC " "Info: Pin GPIO_0\[17\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[18\] VCC " "Info: Pin GPIO_0\[18\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[19\] VCC " "Info: Pin GPIO_0\[19\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[20\] VCC " "Info: Pin GPIO_0\[20\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[21\] VCC " "Info: Pin GPIO_0\[21\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[22\] VCC " "Info: Pin GPIO_0\[22\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[23\] VCC " "Info: Pin GPIO_0\[23\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[24\] VCC " "Info: Pin GPIO_0\[24\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[25\] VCC " "Info: Pin GPIO_0\[25\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[26\] VCC " "Info: Pin GPIO_0\[26\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[27\] VCC " "Info: Pin GPIO_0\[27\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[28\] VCC " "Info: Pin GPIO_0\[28\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[29\] VCC " "Info: Pin GPIO_0\[29\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[30\] VCC " "Info: Pin GPIO_0\[30\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[31\] VCC " "Info: Pin GPIO_0\[31\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 389 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[0\] VCC " "Info: Pin GPIO_1\[0\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[1\] VCC " "Info: Pin GPIO_1\[1\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[2\] VCC " "Info: Pin GPIO_1\[2\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[3\] VCC " "Info: Pin GPIO_1\[3\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[4\] VCC " "Info: Pin GPIO_1\[4\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[5\] VCC " "Info: Pin GPIO_1\[5\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[6\] VCC " "Info: Pin GPIO_1\[6\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[7\] VCC " "Info: Pin GPIO_1\[7\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[8\] VCC " "Info: Pin GPIO_1\[8\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[9\] VCC " "Info: Pin GPIO_1\[9\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[10\] VCC " "Info: Pin GPIO_1\[10\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[11\] VCC " "Info: Pin GPIO_1\[11\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[12\] VCC " "Info: Pin GPIO_1\[12\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[13\] VCC " "Info: Pin GPIO_1\[13\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[14\] VCC " "Info: Pin GPIO_1\[14\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[15\] VCC " "Info: Pin GPIO_1\[15\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[16\] VCC " "Info: Pin GPIO_1\[16\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[17\] VCC " "Info: Pin GPIO_1\[17\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[18\] VCC " "Info: Pin GPIO_1\[18\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[19\] VCC " "Info: Pin GPIO_1\[19\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[20\] VCC " "Info: Pin GPIO_1\[20\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[21\] VCC " "Info: Pin GPIO_1\[21\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[22\] VCC " "Info: Pin GPIO_1\[22\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[23\] VCC " "Info: Pin GPIO_1\[23\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[24\] VCC " "Info: Pin GPIO_1\[24\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[25\] VCC " "Info: Pin GPIO_1\[25\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[26\] VCC " "Info: Pin GPIO_1\[26\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[27\] VCC " "Info: Pin GPIO_1\[27\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[28\] VCC " "Info: Pin GPIO_1\[28\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[29\] VCC " "Info: Pin GPIO_1\[29\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[30\] VCC " "Info: Pin GPIO_1\[30\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[31\] VCC " "Info: Pin GPIO_1\[31\] has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 394 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oUART_CTS GND " "Info: Pin oUART_CTS has GND driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 263 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oUART_CTS" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oUART_CTS } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oUART_CTS } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oIRDA_TXD GND " "Info: Pin oIRDA_TXD has GND driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 266 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oIRDA_TXD" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oIRDA_TXD } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oIRDA_TXD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oDRAM0_CKE VCC " "Info: Pin oDRAM0_CKE has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 288 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oDRAM0_CKE" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oDRAM0_CKE } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oDRAM0_CKE } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oDRAM1_CKE VCC " "Info: Pin oDRAM1_CKE has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 289 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oDRAM1_CKE" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oDRAM1_CKE } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oDRAM1_CKE } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oFLASH_A\[22\] GND " "Info: Pin oFLASH_A\[22\] has GND driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 293 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[22\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oFLASH_A[22] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oFLASH_A[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oFLASH_A\[23\] GND " "Info: Pin oFLASH_A\[23\] has GND driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 293 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[23\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oFLASH_A[23] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oFLASH_A[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oFLASH_A\[24\] GND " "Info: Pin oFLASH_A\[24\] has GND driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 293 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[24\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oFLASH_A[24] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oFLASH_A[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oFLASH_A\[25\] GND " "Info: Pin oFLASH_A\[25\] has GND driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 293 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oFLASH_A\[25\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oFLASH_A[25] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oFLASH_A[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oFLASH_RST_N VCC " "Info: Pin oFLASH_RST_N has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 295 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oFLASH_RST_N" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oFLASH_RST_N } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oFLASH_RST_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oFLASH_WP_N VCC " "Info: Pin oFLASH_WP_N has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 296 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oFLASH_WP_N" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oFLASH_WP_N } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oFLASH_WP_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oFLASH_BYTE_N VCC " "Info: Pin oFLASH_BYTE_N has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 298 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oFLASH_BYTE_N" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oFLASH_BYTE_N } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oFLASH_BYTE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_A\[18\] GND " "Info: Pin oSRAM_A\[18\] has GND driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 304 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[18\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_A[18] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_A[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_A\[19\] GND " "Info: Pin oSRAM_A\[19\] has GND driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 304 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[19\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_A[19] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_A[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_A\[20\] GND " "Info: Pin oSRAM_A\[20\] has GND driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 304 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[20\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_A[20] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_A[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_ADSP_N VCC " "Info: Pin oSRAM_ADSP_N has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 306 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_ADSP_N" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_ADSP_N } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_ADSP_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_ADV_N VCC " "Info: Pin oSRAM_ADV_N has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 307 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_ADV_N" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_ADV_N } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_ADV_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_GW_N VCC " "Info: Pin oSRAM_GW_N has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 313 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_GW_N" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_GW_N } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_GW_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oOTG_DACK0_N GND " "Info: Pin oOTG_DACK0_N has GND driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 329 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oOTG_DACK0_N" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oOTG_DACK0_N } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oOTG_DACK0_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oOTG_DACK1_N GND " "Info: Pin oOTG_DACK1_N has GND driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 330 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oOTG_DACK1_N" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oOTG_DACK1_N } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oOTG_DACK1_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLCD_ON VCC " "Info: Pin oLCD_ON has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 333 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLCD_ON" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLCD_ON } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLCD_ON } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLCD_BLON VCC " "Info: Pin oLCD_BLON has VCC driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 334 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLCD_BLON" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLCD_BLON } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLCD_BLON } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_CLOCK GND " "Info: Pin oVGA_CLOCK has GND driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 352 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_CLOCK" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_CLOCK } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_CLOCK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_HS GND " "Info: Pin oVGA_HS has GND driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 353 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_HS" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_HS } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_HS } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_VS GND " "Info: Pin oVGA_VS has GND driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 354 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_VS" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_VS } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_VS } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_BLANK_N GND " "Info: Pin oVGA_BLANK_N has GND driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 355 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_BLANK_N" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_BLANK_N } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_BLANK_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_SYNC_N GND " "Info: Pin oVGA_SYNC_N has GND driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 356 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_SYNC_N" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_SYNC_N } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_SYNC_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_R\[0\] GND " "Info: Pin oVGA_R\[0\] has GND driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 357 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_R\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_R[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_R[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_R\[1\] GND " "Info: Pin oVGA_R\[1\] has GND driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 357 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_R\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_R[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_R[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_R\[2\] GND " "Info: Pin oVGA_R\[2\] has GND driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 357 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_R\[2\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_R[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_R[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_R\[3\] GND " "Info: Pin oVGA_R\[3\] has GND driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 357 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_R\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_R[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_R[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_R\[4\] GND " "Info: Pin oVGA_R\[4\] has GND driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 357 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_R\[4\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_R[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_R[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_R\[5\] GND " "Info: Pin oVGA_R\[5\] has GND driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 357 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_R\[5\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_R[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_R[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_R\[6\] GND " "Info: Pin oVGA_R\[6\] has GND driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 357 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_R\[6\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_R[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_R[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_R\[7\] GND " "Info: Pin oVGA_R\[7\] has GND driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 357 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_R\[7\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_R[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_R[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_R\[8\] GND " "Info: Pin oVGA_R\[8\] has GND driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 357 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_R\[8\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_R[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_R[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_R\[9\] GND " "Info: Pin oVGA_R\[9\] has GND driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 357 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_R\[9\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_R[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_R[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_G\[0\] GND " "Info: Pin oVGA_G\[0\] has GND driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 358 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_G\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_G[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_G[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_G\[1\] GND " "Info: Pin oVGA_G\[1\] has GND driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 358 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_G\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_G[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_G[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_G\[2\] GND " "Info: Pin oVGA_G\[2\] has GND driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 358 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_G\[2\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_G[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_G[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_G\[3\] GND " "Info: Pin oVGA_G\[3\] has GND driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 358 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_G\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_G[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_G[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_G\[4\] GND " "Info: Pin oVGA_G\[4\] has GND driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 358 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_G\[4\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_G[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_G[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_G\[5\] GND " "Info: Pin oVGA_G\[5\] has GND driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 358 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_G\[5\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_G[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_G[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_G\[6\] GND " "Info: Pin oVGA_G\[6\] has GND driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 358 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_G\[6\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_G[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_G[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_G\[7\] GND " "Info: Pin oVGA_G\[7\] has GND driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 358 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_G\[7\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_G[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_G[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_G\[8\] GND " "Info: Pin oVGA_G\[8\] has GND driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 358 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_G\[8\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_G[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_G[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_G\[9\] GND " "Info: Pin oVGA_G\[9\] has GND driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 358 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_G\[9\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_G[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_G[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_B\[0\] GND " "Info: Pin oVGA_B\[0\] has GND driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 359 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_B\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_B[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_B[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_B\[1\] GND " "Info: Pin oVGA_B\[1\] has GND driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 359 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_B\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_B[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_B[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_B\[2\] GND " "Info: Pin oVGA_B\[2\] has GND driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 359 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_B\[2\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_B[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_B[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_B\[3\] GND " "Info: Pin oVGA_B\[3\] has GND driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 359 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_B\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_B[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_B[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_B\[4\] GND " "Info: Pin oVGA_B\[4\] has GND driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 359 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_B\[4\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_B[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_B[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_B\[5\] GND " "Info: Pin oVGA_B\[5\] has GND driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 359 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_B\[5\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_B[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_B[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_B\[6\] GND " "Info: Pin oVGA_B\[6\] has GND driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 359 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_B\[6\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_B[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_B[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_B\[7\] GND " "Info: Pin oVGA_B\[7\] has GND driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 359 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_B\[7\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_B[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_B[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_B\[8\] GND " "Info: Pin oVGA_B\[8\] has GND driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 359 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_B\[8\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_B[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_B[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oVGA_B\[9\] GND " "Info: Pin oVGA_B\[9\] has GND driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 359 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_B\[9\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_B[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_B[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_CLKOUT_N0 GND " "Info: Pin GPIO_CLKOUT_N0 has GND driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 392 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_N0" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_CLKOUT_N0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_CLKOUT_N0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_CLKOUT_P0 GND " "Info: Pin GPIO_CLKOUT_P0 has GND driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 393 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_P0" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_CLKOUT_P0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_CLKOUT_P0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_CLKOUT_N1 GND " "Info: Pin GPIO_CLKOUT_N1 has GND driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 397 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_N1" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_CLKOUT_N1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_CLKOUT_N1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_CLKOUT_P1 GND " "Info: Pin GPIO_CLKOUT_P1 has GND driving its datain port" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 398 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_P1" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_CLKOUT_P1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_CLKOUT_P1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|always5~0 " "Info: Following pins have the same output enable: DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|always5~0" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[15\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[15\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 269 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[6\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 269 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[13\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[13\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 269 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[4\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 269 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[11\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[11\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 269 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[2\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 269 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[9\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[9\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 269 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[0\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 269 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[7\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 269 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[14\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[14\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 269 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[5\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 269 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[12\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[12\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 269 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[3\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 269 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[10\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[10\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 269 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[1\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 269 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[8\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[8\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 269 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|always5~0 " "Info: Following pins have the same output enable: DE2_70_NET_SOPC:u1\|sdram_u2:the_sdram_u2\|always5~0" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[31\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[31\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 269 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[31] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[22\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[22\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 269 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[22] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[22] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[29\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[29\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 269 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[20\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[20\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 269 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[20] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[20] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[27\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[27\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 269 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[27] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[27] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[18\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[18\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 269 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[18] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[18] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[25\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[25\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 269 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[25] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[25] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[16\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[16\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 269 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[16] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[16] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[23\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[23\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 269 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[23] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[23] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[30\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[30\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 269 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[21\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[21\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 269 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[21] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[21] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[28\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[28\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 269 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[28] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[28] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[19\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[19\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 269 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[19] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[19] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[26\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[26\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 269 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[26] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[26] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[17\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[17\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 269 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[17] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[17] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[24\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[24\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 269 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[24] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[24] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "DE2_70_NET_SOPC:u1\|tristate_bridge_flash_avalon_slave_arbitrator:the_tristate_bridge_flash_avalon_slave\|in_a_write_cycle " "Info: Following pins have the same output enable: DE2_70_NET_SOPC:u1\|tristate_bridge_flash_avalon_slave_arbitrator:the_tristate_bridge_flash_avalon_slave\|in_a_write_cycle" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional FLASH_DQ15_AM1 3.3-V LVTTL " "Info: Type bidirectional pin FLASH_DQ15_AM1 uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 292 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ15_AM1" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ15_AM1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ15_AM1 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional FLASH_DQ\[6\] 3.3-V LVTTL " "Info: Type bidirectional pin FLASH_DQ\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 291 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[6\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional FLASH_DQ\[13\] 3.3-V LVTTL " "Info: Type bidirectional pin FLASH_DQ\[13\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 291 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[13\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[13] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional FLASH_DQ\[4\] 3.3-V LVTTL " "Info: Type bidirectional pin FLASH_DQ\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 291 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[4\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional FLASH_DQ\[11\] 3.3-V LVTTL " "Info: Type bidirectional pin FLASH_DQ\[11\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 291 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[11\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional FLASH_DQ\[2\] 3.3-V LVTTL " "Info: Type bidirectional pin FLASH_DQ\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 291 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[2\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional FLASH_DQ\[9\] 3.3-V LVTTL " "Info: Type bidirectional pin FLASH_DQ\[9\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 291 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[9\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional FLASH_DQ\[0\] 3.3-V LVTTL " "Info: Type bidirectional pin FLASH_DQ\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 291 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional FLASH_DQ\[7\] 3.3-V LVTTL " "Info: Type bidirectional pin FLASH_DQ\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 291 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[7\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional FLASH_DQ\[14\] 3.3-V LVTTL " "Info: Type bidirectional pin FLASH_DQ\[14\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 291 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[14\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional FLASH_DQ\[5\] 3.3-V LVTTL " "Info: Type bidirectional pin FLASH_DQ\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 291 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[5\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional FLASH_DQ\[12\] 3.3-V LVTTL " "Info: Type bidirectional pin FLASH_DQ\[12\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 291 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[12\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional FLASH_DQ\[3\] 3.3-V LVTTL " "Info: Type bidirectional pin FLASH_DQ\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 291 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional FLASH_DQ\[10\] 3.3-V LVTTL " "Info: Type bidirectional pin FLASH_DQ\[10\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 291 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[10\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional FLASH_DQ\[1\] 3.3-V LVTTL " "Info: Type bidirectional pin FLASH_DQ\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 291 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional FLASH_DQ\[8\] 3.3-V LVTTL " "Info: Type bidirectional pin FLASH_DQ\[8\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 291 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[8\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "DE2_70_NET_SOPC:u1\|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave\|ssram_s1_in_a_write_cycle " "Info: Following pins have the same output enable: DE2_70_NET_SOPC:u1\|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave\|ssram_s1_in_a_write_cycle" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[15\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[15\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 302 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[31\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[31\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 302 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[31\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[31] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[31] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[6\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 302 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[22\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[22\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 302 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[22\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[22] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[22] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[13\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[13\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 302 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[29\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[29\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 302 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[29\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[29] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[29] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[4\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 302 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[20\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[20\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 302 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[20\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[20] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[20] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[11\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[11\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 302 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[27\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[27\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 302 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[27\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[27] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[27] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[2\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 302 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[18\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[18\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 302 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[18\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[18] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[18] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[9\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[9\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 302 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[25\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[25\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 302 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[25\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[25] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[25] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[0\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 302 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[16\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[16\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 302 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[16\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[16] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[16] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[7\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 302 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[23\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[23\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 302 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[23\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[23] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[23] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[14\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[14\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 302 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[30\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[30\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 302 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[30\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[30] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[30] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[5\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 302 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[21\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[21\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 302 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[21\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[21] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[21] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[12\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[12\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 302 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[28\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[28\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 302 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[28\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[28] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[28] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[3\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 302 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[19\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[19\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 302 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[19\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[19] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[19] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[10\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[10\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 302 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[26\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[26\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 302 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[26\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[26] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[26] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[1\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 302 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[17\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[17\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 302 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[17\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[17] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[17] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[8\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[8\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 302 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[24\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[24\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 302 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[24\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[24] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[24] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_hc_export_OTG_WR_N~200 " "Info: Following pins have the same output enable: DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_hc_export_OTG_WR_N~200" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional OTG_D\[15\] 3.3-V LVTTL " "Info: Type bidirectional pin OTG_D\[15\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 317 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[15\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional OTG_D\[6\] 3.3-V LVTTL " "Info: Type bidirectional pin OTG_D\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 317 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[6\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional OTG_D\[13\] 3.3-V LVTTL " "Info: Type bidirectional pin OTG_D\[13\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 317 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[13\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[13] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional OTG_D\[4\] 3.3-V LVTTL " "Info: Type bidirectional pin OTG_D\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 317 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[4\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional OTG_D\[11\] 3.3-V LVTTL " "Info: Type bidirectional pin OTG_D\[11\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 317 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[11\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional OTG_D\[2\] 3.3-V LVTTL " "Info: Type bidirectional pin OTG_D\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 317 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[2\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional OTG_D\[9\] 3.3-V LVTTL " "Info: Type bidirectional pin OTG_D\[9\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 317 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[9\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional OTG_D\[0\] 3.3-V LVTTL " "Info: Type bidirectional pin OTG_D\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 317 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional OTG_D\[7\] 3.3-V LVTTL " "Info: Type bidirectional pin OTG_D\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 317 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[7\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional OTG_D\[14\] 3.3-V LVTTL " "Info: Type bidirectional pin OTG_D\[14\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 317 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[14\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional OTG_D\[5\] 3.3-V LVTTL " "Info: Type bidirectional pin OTG_D\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 317 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[5\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional OTG_D\[12\] 3.3-V LVTTL " "Info: Type bidirectional pin OTG_D\[12\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 317 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[12\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional OTG_D\[3\] 3.3-V LVTTL " "Info: Type bidirectional pin OTG_D\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 317 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional OTG_D\[10\] 3.3-V LVTTL " "Info: Type bidirectional pin OTG_D\[10\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 317 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[10\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional OTG_D\[1\] 3.3-V LVTTL " "Info: Type bidirectional pin OTG_D\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 317 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional OTG_D\[8\] 3.3-V LVTTL " "Info: Type bidirectional pin OTG_D\[8\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 317 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[8\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION " "Info: Following pins have the same output enable: DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional PS2_KBCLK 3.3-V LVTTL " "Info: Type bidirectional pin PS2_KBCLK uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 348 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_KBCLK } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_KBCLK } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "DE2_70_NET_SOPC:u1\|DM9000A_s1_arbitrator:the_DM9000A_s1\|DM9000A_s1_write_n~30 " "Info: Following pins have the same output enable: DE2_70_NET_SOPC:u1\|DM9000A_s1_arbitrator:the_DM9000A_s1\|DM9000A_s1_write_n~30" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ENET_D\[13\] 3.3-V LVTTL " "Info: Type bidirectional pin ENET_D\[13\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 361 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[13\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[13] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ENET_D\[4\] 3.3-V LVTTL " "Info: Type bidirectional pin ENET_D\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 361 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[4\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ENET_D\[11\] 3.3-V LVTTL " "Info: Type bidirectional pin ENET_D\[11\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 361 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[11\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ENET_D\[2\] 3.3-V LVTTL " "Info: Type bidirectional pin ENET_D\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 361 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[2\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ENET_D\[9\] 3.3-V LVTTL " "Info: Type bidirectional pin ENET_D\[9\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 361 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[9\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ENET_D\[0\] 3.3-V LVTTL " "Info: Type bidirectional pin ENET_D\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 361 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ENET_D\[7\] 3.3-V LVTTL " "Info: Type bidirectional pin ENET_D\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 361 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[7\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ENET_D\[14\] 3.3-V LVTTL " "Info: Type bidirectional pin ENET_D\[14\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 361 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[14\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ENET_D\[5\] 3.3-V LVTTL " "Info: Type bidirectional pin ENET_D\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 361 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[5\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ENET_D\[12\] 3.3-V LVTTL " "Info: Type bidirectional pin ENET_D\[12\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 361 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[12\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ENET_D\[3\] 3.3-V LVTTL " "Info: Type bidirectional pin ENET_D\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 361 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ENET_D\[10\] 3.3-V LVTTL " "Info: Type bidirectional pin ENET_D\[10\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 361 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[10\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ENET_D\[1\] 3.3-V LVTTL " "Info: Type bidirectional pin ENET_D\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 361 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ENET_D\[8\] 3.3-V LVTTL " "Info: Type bidirectional pin ENET_D\[8\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 361 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[8\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ENET_D\[15\] 3.3-V LVTTL " "Info: Type bidirectional pin ENET_D\[15\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 361 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[15\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ENET_D\[6\] 3.3-V LVTTL " "Info: Type bidirectional pin ENET_D\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 361 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[6\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|d_address_offset_field\[0\] (inverted) " "Info: Following pins have the same output enable: DE2_70_NET_SOPC:u1\|cpu:the_cpu\|d_address_offset_field\[0\] (inverted)" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional LCD_D\[4\] 3.3-V LVTTL " "Info: Type bidirectional pin LCD_D\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 332 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_D\[4\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_D[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_D[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional LCD_D\[2\] 3.3-V LVTTL " "Info: Type bidirectional pin LCD_D\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 332 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_D\[2\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_D[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_D[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional LCD_D\[0\] 3.3-V LVTTL " "Info: Type bidirectional pin LCD_D\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 332 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_D\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_D[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_D[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional LCD_D\[7\] 3.3-V LVTTL " "Info: Type bidirectional pin LCD_D\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 332 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_D\[7\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_D[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_D[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional LCD_D\[5\] 3.3-V LVTTL " "Info: Type bidirectional pin LCD_D\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 332 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_D\[5\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_D[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_D[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional LCD_D\[3\] 3.3-V LVTTL " "Info: Type bidirectional pin LCD_D\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 332 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_D\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_D[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_D[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional LCD_D\[1\] 3.3-V LVTTL " "Info: Type bidirectional pin LCD_D\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 332 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_D\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_D[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_D[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional LCD_D\[6\] 3.3-V LVTTL " "Info: Type bidirectional pin LCD_D\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 332 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_D\[6\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_D[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_D[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "DE2_70_NET_SOPC:u1\|i2c_sdat:the_i2c_sdat\|data_dir " "Info: Following pins have the same output enable: DE2_70_NET_SOPC:u1\|i2c_sdat:the_i2c_sdat\|data_dir" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional I2C_SDAT 3.3-V LVTTL " "Info: Type bidirectional pin I2C_SDAT uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 344 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "DE2_70_NET_SOPC:u1\|sd_dat3:the_sd_dat3\|data_dir " "Info: Following pins have the same output enable: DE2_70_NET_SOPC:u1\|sd_dat3:the_sd_dat3\|data_dir" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SD_DAT3 3.3-V LVTTL " "Info: Type bidirectional pin SD_DAT3 uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 340 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|PS2_DAT~155 " "Info: Following pins have the same output enable: DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|PS2_DAT~155" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional PS2_MSDAT 3.3-V LVTTL " "Info: Type bidirectional pin PS2_MSDAT uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 349 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_MSDAT } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_MSDAT } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|PS2_DAT~155 " "Info: Following pins have the same output enable: DE2_70_NET_SOPC:u1\|ps2_keyboard:the_ps2_keyboard\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|PS2_DAT~155" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional PS2_KBDAT 3.3-V LVTTL " "Info: Type bidirectional pin PS2_KBDAT uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 347 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_KBDAT } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_KBDAT } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "DE2_70_NET_SOPC:u1\|sd_cmd:the_sd_cmd\|data_dir " "Info: Following pins have the same output enable: DE2_70_NET_SOPC:u1\|sd_cmd:the_sd_cmd\|data_dir" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SD_CMD 3.3-V LVTTL " "Info: Type bidirectional pin SD_CMD uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 341 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "DE2_70_NET_SOPC:u1\|sd_dat:the_sd_dat\|data_dir " "Info: Following pins have the same output enable: DE2_70_NET_SOPC:u1\|sd_dat:the_sd_dat\|data_dir" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SD_DAT 3.3-V LVTTL " "Info: Type bidirectional pin SD_DAT uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 339 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION " "Info: Following pins have the same output enable: DE2_70_NET_SOPC:u1\|ps2_mouse:the_ps2_mouse\|Altera_UP_Avalon_PS2:the_Altera_UP_Avalon_PS2\|Altera_UP_PS2:PS2_Serial_Port\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional PS2_MSCLK 3.3-V LVTTL " "Info: Type bidirectional pin PS2_MSCLK uses the 3.3-V LVTTL I/O standard" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 350 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_MSCLK } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_MSCLK } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.fit.smsg " "Info: Generated suppressed messages file C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "358 " "Info: Allocated 358 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 20 18:08:25 2007 " "Info: Processing ended: Thu Sep 20 18:08:25 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:03:54 " "Info: Elapsed time: 00:03:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 20 18:08:26 2007 " "Info: Processing started: Thu Sep 20 18:08:26 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE2_70_NET -c DE2_70_NET " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off DE2_70_NET -c DE2_70_NET" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "289 " "Info: Allocated 289 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 20 18:08:52 2007 " "Info: Processing ended: Thu Sep 20 18:08:52 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Info: Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 20 18:08:52 2007 " "Info: Processing started: Thu Sep 20 18:08:52 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DE2_70_NET -c DE2_70_NET --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2_70_NET -c DE2_70_NET --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|st_updateir~7 " "Warning: Node \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|st_updateir~7\" is a latch" {  } { { "cpu_jtag_debug_module.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu_jtag_debug_module.v" 141 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|st_updatedr~8 " "Warning: Node \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|st_updatedr~8\" is a latch" {  } { { "cpu_jtag_debug_module.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu_jtag_debug_module.v" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "altera_internal_jtag~UPDATEUSER " "Info: Assuming node \"altera_internal_jtag~UPDATEUSER\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } {  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|avs_s1_export_oAUD_BCK " "Info: Detected ripple clock \"DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|avs_s1_export_oAUD_BCK\" as buffer" {  } { { "audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" 33 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|avs_s1_export_oAUD_BCK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "iCLK_25 " "Info: Detected ripple clock \"iCLK_25\" as buffer" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 492 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "iCLK_25" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 register DE2_70_NET_SOPC:u1\|cpu:the_cpu\|ic_fill_tag\[15\] register DE2_70_NET_SOPC:u1\|cpu:the_cpu\|d_writedata\[14\] 564 ps " "Info: Slack time is 564 ps for clock \"DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" between source register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|ic_fill_tag\[15\]\" and destination register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|d_writedata\[14\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "105.98 MHz 9.436 ns " "Info: Fmax is 105.98 MHz (period= 9.436 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.849 ns + Largest register register " "Info: + Largest register to register requirement is 9.849 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 7.382 ns " "Info: + Latch edge is 7.382 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 10.000 ns -2.618 ns  50 " "Info: Clock period of Destination clock \"DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -2.618 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.618 ns " "Info: - Launch edge is -2.618 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 10.000 ns -2.618 ns  50 " "Info: Clock period of Source clock \"DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -2.618 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.063 ns + Largest " "Info: + Largest clock skew is 0.063 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 destination 2.795 ns + Shortest register " "Info: + Shortest clock path from clock \"DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" to destination register is 2.795 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 1.025 ns DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G15 4863 " "Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 4863; COMB Node = 'DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.233 ns) + CELL(0.537 ns) 2.795 ns DE2_70_NET_SOPC:u1\|cpu:the_cpu\|d_writedata\[14\] 3 REG LCFF_X42_Y25_N19 16 " "Info: 3: + IC(1.233 ns) + CELL(0.537 ns) = 2.795 ns; Loc. = LCFF_X42_Y25_N19; Fanout = 16; REG Node = 'DE2_70_NET_SOPC:u1\|cpu:the_cpu\|d_writedata\[14\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.770 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl DE2_70_NET_SOPC:u1|cpu:the_cpu|d_writedata[14] } "NODE_NAME" } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 9175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.21 % ) " "Info: Total cell delay = 0.537 ns ( 19.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.258 ns ( 80.79 % ) " "Info: Total interconnect delay = 2.258 ns ( 80.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.795 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl DE2_70_NET_SOPC:u1|cpu:the_cpu|d_writedata[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.795 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl DE2_70_NET_SOPC:u1|cpu:the_cpu|d_writedata[14] } { 0.000ns 1.025ns 1.233ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 source 2.732 ns - Longest register " "Info: - Longest clock path from clock \"DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" to source register is 2.732 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 1.025 ns DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G15 4863 " "Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 4863; COMB Node = 'DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.170 ns) + CELL(0.537 ns) 2.732 ns DE2_70_NET_SOPC:u1\|cpu:the_cpu\|ic_fill_tag\[15\] 3 REG LCFF_X39_Y15_N9 6 " "Info: 3: + IC(1.170 ns) + CELL(0.537 ns) = 2.732 ns; Loc. = LCFF_X39_Y15_N9; Fanout = 6; REG Node = 'DE2_70_NET_SOPC:u1\|cpu:the_cpu\|ic_fill_tag\[15\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.707 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl DE2_70_NET_SOPC:u1|cpu:the_cpu|ic_fill_tag[15] } "NODE_NAME" } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 7187 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.66 % ) " "Info: Total cell delay = 0.537 ns ( 19.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.195 ns ( 80.34 % ) " "Info: Total interconnect delay = 2.195 ns ( 80.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl DE2_70_NET_SOPC:u1|cpu:the_cpu|ic_fill_tag[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl DE2_70_NET_SOPC:u1|cpu:the_cpu|ic_fill_tag[15] } { 0.000ns 1.025ns 1.170ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.795 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl DE2_70_NET_SOPC:u1|cpu:the_cpu|d_writedata[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.795 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl DE2_70_NET_SOPC:u1|cpu:the_cpu|d_writedata[14] } { 0.000ns 1.025ns 1.233ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl DE2_70_NET_SOPC:u1|cpu:the_cpu|ic_fill_tag[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl DE2_70_NET_SOPC:u1|cpu:the_cpu|ic_fill_tag[15] } { 0.000ns 1.025ns 1.170ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 7187 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 9175 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.795 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl DE2_70_NET_SOPC:u1|cpu:the_cpu|d_writedata[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.795 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl DE2_70_NET_SOPC:u1|cpu:the_cpu|d_writedata[14] } { 0.000ns 1.025ns 1.233ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl DE2_70_NET_SOPC:u1|cpu:the_cpu|ic_fill_tag[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl DE2_70_NET_SOPC:u1|cpu:the_cpu|ic_fill_tag[15] } { 0.000ns 1.025ns 1.170ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.285 ns - Longest register register " "Info: - Longest register to register delay is 9.285 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_70_NET_SOPC:u1\|cpu:the_cpu\|ic_fill_tag\[15\] 1 REG LCFF_X39_Y15_N9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y15_N9; Fanout = 6; REG Node = 'DE2_70_NET_SOPC:u1\|cpu:the_cpu\|ic_fill_tag\[15\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|cpu:the_cpu|ic_fill_tag[15] } "NODE_NAME" } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 7187 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.371 ns) 0.709 ns DE2_70_NET_SOPC:u1\|sdram_u2_s1_arbitrator:the_sdram_u2_s1\|cpu_instruction_master_requests_sdram_u2_s1~41 2 COMB LCCOMB_X39_Y15_N6 4 " "Info: 2: + IC(0.338 ns) + CELL(0.371 ns) = 0.709 ns; Loc. = LCCOMB_X39_Y15_N6; Fanout = 4; COMB Node = 'DE2_70_NET_SOPC:u1\|sdram_u2_s1_arbitrator:the_sdram_u2_s1\|cpu_instruction_master_requests_sdram_u2_s1~41'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { DE2_70_NET_SOPC:u1|cpu:the_cpu|ic_fill_tag[15] DE2_70_NET_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|cpu_instruction_master_requests_sdram_u2_s1~41 } "NODE_NAME" } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 11358 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.707 ns) + CELL(0.150 ns) 1.566 ns DE2_70_NET_SOPC:u1\|sdram_u2_s1_arbitrator:the_sdram_u2_s1\|sdram_u2_s1_firsttransfer~77 3 COMB LCCOMB_X39_Y15_N30 2 " "Info: 3: + IC(0.707 ns) + CELL(0.150 ns) = 1.566 ns; Loc. = LCCOMB_X39_Y15_N30; Fanout = 2; COMB Node = 'DE2_70_NET_SOPC:u1\|sdram_u2_s1_arbitrator:the_sdram_u2_s1\|sdram_u2_s1_firsttransfer~77'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.857 ns" { DE2_70_NET_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|cpu_instruction_master_requests_sdram_u2_s1~41 DE2_70_NET_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|sdram_u2_s1_firsttransfer~77 } "NODE_NAME" } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 11440 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.275 ns) 2.303 ns DE2_70_NET_SOPC:u1\|sdram_u2_s1_arbitrator:the_sdram_u2_s1\|cpu_data_master_qualified_request_sdram_u2_s1~134 4 COMB LCCOMB_X40_Y15_N6 3 " "Info: 4: + IC(0.462 ns) + CELL(0.275 ns) = 2.303 ns; Loc. = LCCOMB_X40_Y15_N6; Fanout = 3; COMB Node = 'DE2_70_NET_SOPC:u1\|sdram_u2_s1_arbitrator:the_sdram_u2_s1\|cpu_data_master_qualified_request_sdram_u2_s1~134'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { DE2_70_NET_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|sdram_u2_s1_firsttransfer~77 DE2_70_NET_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|cpu_data_master_qualified_request_sdram_u2_s1~134 } "NODE_NAME" } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 11350 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.438 ns) 3.021 ns DE2_70_NET_SOPC:u1\|cpu_data_master_arbitrator:the_cpu_data_master\|r_4~36 5 COMB LCCOMB_X40_Y15_N20 1 " "Info: 5: + IC(0.280 ns) + CELL(0.438 ns) = 3.021 ns; Loc. = LCCOMB_X40_Y15_N20; Fanout = 1; COMB Node = 'DE2_70_NET_SOPC:u1\|cpu_data_master_arbitrator:the_cpu_data_master\|r_4~36'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.718 ns" { DE2_70_NET_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|cpu_data_master_qualified_request_sdram_u2_s1~134 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|r_4~36 } "NODE_NAME" } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 3586 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.275 ns) 4.050 ns DE2_70_NET_SOPC:u1\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_run~1288 6 COMB LCCOMB_X41_Y18_N2 1 " "Info: 6: + IC(0.754 ns) + CELL(0.275 ns) = 4.050 ns; Loc. = LCCOMB_X41_Y18_N2; Fanout = 1; COMB Node = 'DE2_70_NET_SOPC:u1\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_run~1288'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.029 ns" { DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|r_4~36 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run~1288 } "NODE_NAME" } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 3565 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.275 ns) 5.317 ns DE2_70_NET_SOPC:u1\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_run~1289 7 COMB LCCOMB_X43_Y21_N12 1 " "Info: 7: + IC(0.992 ns) + CELL(0.275 ns) = 5.317 ns; Loc. = LCCOMB_X43_Y21_N12; Fanout = 1; COMB Node = 'DE2_70_NET_SOPC:u1\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_run~1289'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run~1288 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run~1289 } "NODE_NAME" } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 3565 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.410 ns) 6.002 ns DE2_70_NET_SOPC:u1\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_run~1290 8 COMB LCCOMB_X43_Y21_N22 1 " "Info: 8: + IC(0.275 ns) + CELL(0.410 ns) = 6.002 ns; Loc. = LCCOMB_X43_Y21_N22; Fanout = 1; COMB Node = 'DE2_70_NET_SOPC:u1\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_run~1290'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run~1289 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run~1290 } "NODE_NAME" } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 3565 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 6.399 ns DE2_70_NET_SOPC:u1\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_run~1291 9 COMB LCCOMB_X43_Y21_N28 4 " "Info: 9: + IC(0.247 ns) + CELL(0.150 ns) = 6.399 ns; Loc. = LCCOMB_X43_Y21_N28; Fanout = 4; COMB Node = 'DE2_70_NET_SOPC:u1\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_run~1291'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run~1290 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run~1291 } "NODE_NAME" } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 3565 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 6.811 ns DE2_70_NET_SOPC:u1\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_run 10 COMB LCCOMB_X43_Y21_N10 9 " "Info: 10: + IC(0.262 ns) + CELL(0.150 ns) = 6.811 ns; Loc. = LCCOMB_X43_Y21_N10; Fanout = 9; COMB Node = 'DE2_70_NET_SOPC:u1\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_run'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run~1291 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run } "NODE_NAME" } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 3565 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.150 ns) 7.236 ns DE2_70_NET_SOPC:u1\|cpu:the_cpu\|A_dc_wb_update_av_writedata 11 COMB LCCOMB_X43_Y21_N6 17 " "Info: 11: + IC(0.275 ns) + CELL(0.150 ns) = 7.236 ns; Loc. = LCCOMB_X43_Y21_N6; Fanout = 17; COMB Node = 'DE2_70_NET_SOPC:u1\|cpu:the_cpu\|A_dc_wb_update_av_writedata'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.425 ns" { DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run DE2_70_NET_SOPC:u1|cpu:the_cpu|A_dc_wb_update_av_writedata } "NODE_NAME" } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 4413 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.150 ns) 7.650 ns DE2_70_NET_SOPC:u1\|cpu:the_cpu\|d_writedata\[11\]~874 12 COMB LCCOMB_X43_Y21_N26 32 " "Info: 12: + IC(0.264 ns) + CELL(0.150 ns) = 7.650 ns; Loc. = LCCOMB_X43_Y21_N26; Fanout = 32; COMB Node = 'DE2_70_NET_SOPC:u1\|cpu:the_cpu\|d_writedata\[11\]~874'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { DE2_70_NET_SOPC:u1|cpu:the_cpu|A_dc_wb_update_av_writedata DE2_70_NET_SOPC:u1|cpu:the_cpu|d_writedata[11]~874 } "NODE_NAME" } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 9175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.150 ns) 8.807 ns DE2_70_NET_SOPC:u1\|cpu:the_cpu\|d_writedata_nxt\[14\]~892 13 COMB LCCOMB_X42_Y25_N12 1 " "Info: 13: + IC(1.007 ns) + CELL(0.150 ns) = 8.807 ns; Loc. = LCCOMB_X42_Y25_N12; Fanout = 1; COMB Node = 'DE2_70_NET_SOPC:u1\|cpu:the_cpu\|d_writedata_nxt\[14\]~892'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { DE2_70_NET_SOPC:u1|cpu:the_cpu|d_writedata[11]~874 DE2_70_NET_SOPC:u1|cpu:the_cpu|d_writedata_nxt[14]~892 } "NODE_NAME" } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 5885 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 9.201 ns DE2_70_NET_SOPC:u1\|cpu:the_cpu\|d_writedata_nxt\[14\]~893 14 COMB LCCOMB_X42_Y25_N18 1 " "Info: 14: + IC(0.244 ns) + CELL(0.150 ns) = 9.201 ns; Loc. = LCCOMB_X42_Y25_N18; Fanout = 1; COMB Node = 'DE2_70_NET_SOPC:u1\|cpu:the_cpu\|d_writedata_nxt\[14\]~893'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { DE2_70_NET_SOPC:u1|cpu:the_cpu|d_writedata_nxt[14]~892 DE2_70_NET_SOPC:u1|cpu:the_cpu|d_writedata_nxt[14]~893 } "NODE_NAME" } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 5885 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.285 ns DE2_70_NET_SOPC:u1\|cpu:the_cpu\|d_writedata\[14\] 15 REG LCFF_X42_Y25_N19 16 " "Info: 15: + IC(0.000 ns) + CELL(0.084 ns) = 9.285 ns; Loc. = LCFF_X42_Y25_N19; Fanout = 16; REG Node = 'DE2_70_NET_SOPC:u1\|cpu:the_cpu\|d_writedata\[14\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DE2_70_NET_SOPC:u1|cpu:the_cpu|d_writedata_nxt[14]~893 DE2_70_NET_SOPC:u1|cpu:the_cpu|d_writedata[14] } "NODE_NAME" } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 9175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.178 ns ( 34.23 % ) " "Info: Total cell delay = 3.178 ns ( 34.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.107 ns ( 65.77 % ) " "Info: Total interconnect delay = 6.107 ns ( 65.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.285 ns" { DE2_70_NET_SOPC:u1|cpu:the_cpu|ic_fill_tag[15] DE2_70_NET_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|cpu_instruction_master_requests_sdram_u2_s1~41 DE2_70_NET_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|sdram_u2_s1_firsttransfer~77 DE2_70_NET_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|cpu_data_master_qualified_request_sdram_u2_s1~134 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|r_4~36 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run~1288 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run~1289 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run~1290 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run~1291 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run DE2_70_NET_SOPC:u1|cpu:the_cpu|A_dc_wb_update_av_writedata DE2_70_NET_SOPC:u1|cpu:the_cpu|d_writedata[11]~874 DE2_70_NET_SOPC:u1|cpu:the_cpu|d_writedata_nxt[14]~892 DE2_70_NET_SOPC:u1|cpu:the_cpu|d_writedata_nxt[14]~893 DE2_70_NET_SOPC:u1|cpu:the_cpu|d_writedata[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "9.285 ns" { DE2_70_NET_SOPC:u1|cpu:the_cpu|ic_fill_tag[15] DE2_70_NET_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|cpu_instruction_master_requests_sdram_u2_s1~41 DE2_70_NET_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|sdram_u2_s1_firsttransfer~77 DE2_70_NET_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|cpu_data_master_qualified_request_sdram_u2_s1~134 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|r_4~36 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run~1288 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run~1289 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run~1290 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run~1291 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run DE2_70_NET_SOPC:u1|cpu:the_cpu|A_dc_wb_update_av_writedata DE2_70_NET_SOPC:u1|cpu:the_cpu|d_writedata[11]~874 DE2_70_NET_SOPC:u1|cpu:the_cpu|d_writedata_nxt[14]~892 DE2_70_NET_SOPC:u1|cpu:the_cpu|d_writedata_nxt[14]~893 DE2_70_NET_SOPC:u1|cpu:the_cpu|d_writedata[14] } { 0.000ns 0.338ns 0.707ns 0.462ns 0.280ns 0.754ns 0.992ns 0.275ns 0.247ns 0.262ns 0.275ns 0.264ns 1.007ns 0.244ns 0.000ns } { 0.000ns 0.371ns 0.150ns 0.275ns 0.438ns 0.275ns 0.275ns 0.410ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.795 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl DE2_70_NET_SOPC:u1|cpu:the_cpu|d_writedata[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.795 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl DE2_70_NET_SOPC:u1|cpu:the_cpu|d_writedata[14] } { 0.000ns 1.025ns 1.233ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl DE2_70_NET_SOPC:u1|cpu:the_cpu|ic_fill_tag[15] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl DE2_70_NET_SOPC:u1|cpu:the_cpu|ic_fill_tag[15] } { 0.000ns 1.025ns 1.170ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.285 ns" { DE2_70_NET_SOPC:u1|cpu:the_cpu|ic_fill_tag[15] DE2_70_NET_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|cpu_instruction_master_requests_sdram_u2_s1~41 DE2_70_NET_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|sdram_u2_s1_firsttransfer~77 DE2_70_NET_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|cpu_data_master_qualified_request_sdram_u2_s1~134 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|r_4~36 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run~1288 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run~1289 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run~1290 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run~1291 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run DE2_70_NET_SOPC:u1|cpu:the_cpu|A_dc_wb_update_av_writedata DE2_70_NET_SOPC:u1|cpu:the_cpu|d_writedata[11]~874 DE2_70_NET_SOPC:u1|cpu:the_cpu|d_writedata_nxt[14]~892 DE2_70_NET_SOPC:u1|cpu:the_cpu|d_writedata_nxt[14]~893 DE2_70_NET_SOPC:u1|cpu:the_cpu|d_writedata[14] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "9.285 ns" { DE2_70_NET_SOPC:u1|cpu:the_cpu|ic_fill_tag[15] DE2_70_NET_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|cpu_instruction_master_requests_sdram_u2_s1~41 DE2_70_NET_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|sdram_u2_s1_firsttransfer~77 DE2_70_NET_SOPC:u1|sdram_u2_s1_arbitrator:the_sdram_u2_s1|cpu_data_master_qualified_request_sdram_u2_s1~134 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|r_4~36 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run~1288 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run~1289 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run~1290 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run~1291 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_run DE2_70_NET_SOPC:u1|cpu:the_cpu|A_dc_wb_update_av_writedata DE2_70_NET_SOPC:u1|cpu:the_cpu|d_writedata[11]~874 DE2_70_NET_SOPC:u1|cpu:the_cpu|d_writedata_nxt[14]~892 DE2_70_NET_SOPC:u1|cpu:the_cpu|d_writedata_nxt[14]~893 DE2_70_NET_SOPC:u1|cpu:the_cpu|d_writedata[14] } { 0.000ns 0.338ns 0.707ns 0.462ns 0.280ns 0.754ns 0.992ns 0.275ns 0.247ns 0.262ns 0.275ns 0.264ns 1.007ns 0.244ns 0.000ns } { 0.000ns 0.371ns 0.150ns 0.275ns 0.438ns 0.275ns 0.275ns 0.410ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk1 memory DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|ram_block3a0~portb_address_reg5 register DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|rdata\[4\] 5.414 ns " "Info: Slack time is 5.414 ns for clock \"DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk1\" between source memory \"DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|ram_block3a0~portb_address_reg5\" and destination register \"DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|rdata\[4\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "218.05 MHz 4.586 ns " "Info: Fmax is 218.05 MHz (period= 4.586 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.745 ns + Largest memory register " "Info: + Largest memory to register requirement is 9.745 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 5.507 ns " "Info: + Latch edge is 5.507 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk1 10.000 ns -4.493 ns  50 " "Info: Clock period of Destination clock \"DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of -4.493 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -4.493 ns " "Info: - Launch edge is -4.493 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk1 10.000 ns -4.493 ns  50 " "Info: Clock period of Source clock \"DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of -4.493 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.082 ns + Largest " "Info: + Largest clock skew is -0.082 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk1 destination 2.733 ns + Shortest register " "Info: + Shortest clock path from clock \"DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk1\" to destination register is 2.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk1 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 1.025 ns DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G12 178 " "Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G12; Fanout = 178; COMB Node = 'DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.537 ns) 2.733 ns DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|rdata\[4\] 3 REG LCFF_X58_Y13_N7 1 " "Info: 3: + IC(1.171 ns) + CELL(0.537 ns) = 2.733 ns; Loc. = LCFF_X58_Y13_N7; Fanout = 1; REG Node = 'DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|rdata\[4\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.708 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1~clkctrl DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[4] } "NODE_NAME" } } { "../../../altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "C:/altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 547 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.65 % ) " "Info: Total cell delay = 0.537 ns ( 19.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.196 ns ( 80.35 % ) " "Info: Total interconnect delay = 2.196 ns ( 80.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.733 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1~clkctrl DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.733 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1~clkctrl DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[4] } { 0.000ns 1.025ns 1.171ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk1 source 2.815 ns - Longest memory " "Info: - Longest clock path from clock \"DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk1\" to source memory is 2.815 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk1 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 1.025 ns DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G12 178 " "Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G12; Fanout = 178; COMB Node = 'DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.101 ns) + CELL(0.689 ns) 2.815 ns DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|ram_block3a0~portb_address_reg5 3 MEM M4K_X55_Y12 8 " "Info: 3: + IC(1.101 ns) + CELL(0.689 ns) = 2.815 ns; Loc. = M4K_X55_Y12; Fanout = 8; MEM Node = 'DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|ram_block3a0~portb_address_reg5'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.790 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1~clkctrl DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg5 } "NODE_NAME" } } { "db/altsyncram_9tl1.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_9tl1.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.689 ns ( 24.48 % ) " "Info: Total cell delay = 0.689 ns ( 24.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.126 ns ( 75.52 % ) " "Info: Total interconnect delay = 2.126 ns ( 75.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.815 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1~clkctrl DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg5 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.815 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1~clkctrl DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg5 } { 0.000ns 1.025ns 1.101ns } { 0.000ns 0.000ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.733 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1~clkctrl DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.733 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1~clkctrl DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[4] } { 0.000ns 1.025ns 1.171ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.815 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1~clkctrl DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg5 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.815 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1~clkctrl DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg5 } { 0.000ns 1.025ns 1.101ns } { 0.000ns 0.000ns 0.689ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_9tl1.tdf" 48 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "../../../altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "C:/altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 547 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.733 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1~clkctrl DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.733 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1~clkctrl DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[4] } { 0.000ns 1.025ns 1.171ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.815 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1~clkctrl DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg5 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.815 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1~clkctrl DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg5 } { 0.000ns 1.025ns 1.101ns } { 0.000ns 0.000ns 0.689ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.331 ns - Longest memory register " "Info: - Longest memory to register delay is 4.331 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|ram_block3a0~portb_address_reg5 1 MEM M4K_X55_Y12 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X55_Y12; Fanout = 8; MEM Node = 'DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|ram_block3a0~portb_address_reg5'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg5 } "NODE_NAME" } } { "db/altsyncram_9tl1.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_9tl1.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.991 ns) 2.991 ns DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[4\] 2 MEM M4K_X55_Y12 1 " "Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X55_Y12; Fanout = 1; MEM Node = 'DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\|q_b\[4\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg5 DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|q_b[4] } "NODE_NAME" } } { "db/altsyncram_9tl1.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/altsyncram_9tl1.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.366 ns) 4.331 ns DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|rdata\[4\] 3 REG LCFF_X58_Y13_N7 1 " "Info: 3: + IC(0.974 ns) + CELL(0.366 ns) = 4.331 ns; Loc. = LCFF_X58_Y13_N7; Fanout = 1; REG Node = 'DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|rdata\[4\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|q_b[4] DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[4] } "NODE_NAME" } } { "../../../altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "C:/altera/71/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 547 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.357 ns ( 77.51 % ) " "Info: Total cell delay = 3.357 ns ( 77.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 22.49 % ) " "Info: Total interconnect delay = 0.974 ns ( 22.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.331 ns" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg5 DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|q_b[4] DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.331 ns" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg5 DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|q_b[4] DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[4] } { 0.000ns 0.000ns 0.974ns } { 0.000ns 2.991ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.733 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1~clkctrl DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.733 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1~clkctrl DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[4] } { 0.000ns 1.025ns 1.171ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.815 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1~clkctrl DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg5 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.815 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1~clkctrl DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg5 } { 0.000ns 1.025ns 1.101ns } { 0.000ns 0.000ns 0.689ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.331 ns" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg5 DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|q_b[4] DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.331 ns" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ram_block3a0~portb_address_reg5 DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|q_b[4] DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[4] } { 0.000ns 0.000ns 0.974ns } { 0.000ns 2.991ns 0.366ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk2 register DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|rdptr_g\[5\] register DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|counter_ffa\[8\] 49.223 ns " "Info: Slack time is 49.223 ns for clock \"DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk2\" between source register \"DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|rdptr_g\[5\]\" and destination register \"DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|counter_ffa\[8\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "173.1 MHz 5.777 ns " "Info: Fmax is 173.1 MHz (period= 5.777 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "54.786 ns + Largest register register " "Info: + Largest register to register requirement is 54.786 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "55.000 ns + " "Info: + Setup relationship between source and destination is 55.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 52.382 ns " "Info: + Latch edge is 52.382 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk2 55.000 ns -2.618 ns  50 " "Info: Clock period of Destination clock \"DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk2\" is 55.000 ns with  offset of -2.618 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.618 ns " "Info: - Launch edge is -2.618 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk2 55.000 ns -2.618 ns  50 " "Info: Clock period of Source clock \"DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk2\" is 55.000 ns with  offset of -2.618 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk2 destination 2.740 ns + Shortest register " "Info: + Shortest clock path from clock \"DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk2\" to destination register is 2.740 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk2 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 874 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 1.025 ns DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G13 119 " "Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G13; Fanout = 119; COMB Node = 'DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 874 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.178 ns) + CELL(0.537 ns) 2.740 ns DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|counter_ffa\[8\] 3 REG LCFF_X38_Y35_N21 3 " "Info: 3: + IC(1.178 ns) + CELL(0.537 ns) = 2.740 ns; Loc. = LCFF_X38_Y35_N21; Fanout = 3; REG Node = 'DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|counter_ffa\[8\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.715 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2~clkctrl DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8] } "NODE_NAME" } } { "db/a_graycounter_g86.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/a_graycounter_g86.tdf" 83 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.60 % ) " "Info: Total cell delay = 0.537 ns ( 19.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.203 ns ( 80.40 % ) " "Info: Total interconnect delay = 2.203 ns ( 80.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2~clkctrl DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.740 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2~clkctrl DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8] } { 0.000ns 1.025ns 1.178ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk2 source 2.740 ns - Longest register " "Info: - Longest clock path from clock \"DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk2\" to source register is 2.740 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk2 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 874 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 1.025 ns DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G13 119 " "Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G13; Fanout = 119; COMB Node = 'DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 874 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.178 ns) + CELL(0.537 ns) 2.740 ns DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|rdptr_g\[5\] 3 REG LCFF_X38_Y35_N29 2 " "Info: 3: + IC(1.178 ns) + CELL(0.537 ns) = 2.740 ns; Loc. = LCFF_X38_Y35_N29; Fanout = 2; REG Node = 'DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|rdptr_g\[5\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.715 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2~clkctrl DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|rdptr_g[5] } "NODE_NAME" } } { "db/dcfifo_1nj1.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/dcfifo_1nj1.tdf" 61 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.60 % ) " "Info: Total cell delay = 0.537 ns ( 19.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.203 ns ( 80.40 % ) " "Info: Total interconnect delay = 2.203 ns ( 80.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2~clkctrl DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|rdptr_g[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.740 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2~clkctrl DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|rdptr_g[5] } { 0.000ns 1.025ns 1.178ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2~clkctrl DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.740 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2~clkctrl DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8] } { 0.000ns 1.025ns 1.178ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2~clkctrl DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|rdptr_g[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.740 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2~clkctrl DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|rdptr_g[5] } { 0.000ns 1.025ns 1.178ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/dcfifo_1nj1.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/dcfifo_1nj1.tdf" 61 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "db/a_graycounter_g86.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/a_graycounter_g86.tdf" 83 13 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2~clkctrl DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.740 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2~clkctrl DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8] } { 0.000ns 1.025ns 1.178ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2~clkctrl DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|rdptr_g[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.740 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2~clkctrl DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|rdptr_g[5] } { 0.000ns 1.025ns 1.178ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.563 ns - Longest register register " "Info: - Longest register to register delay is 5.563 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|rdptr_g\[5\] 1 REG LCFF_X38_Y35_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y35_N29; Fanout = 2; REG Node = 'DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|rdptr_g\[5\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|rdptr_g[5] } "NODE_NAME" } } { "db/dcfifo_1nj1.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/dcfifo_1nj1.tdf" 61 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.420 ns) 1.177 ns DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|rdempty_eq_comp_aeb_int~57 2 COMB LCCOMB_X40_Y35_N30 1 " "Info: 2: + IC(0.757 ns) + CELL(0.420 ns) = 1.177 ns; Loc. = LCCOMB_X40_Y35_N30; Fanout = 1; COMB Node = 'DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|rdempty_eq_comp_aeb_int~57'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.177 ns" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|rdptr_g[5] DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|rdempty_eq_comp_aeb_int~57 } "NODE_NAME" } } { "db/dcfifo_1nj1.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/dcfifo_1nj1.tdf" 64 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.393 ns) 1.818 ns DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|rdempty_eq_comp_aeb_int~58 3 COMB LCCOMB_X40_Y35_N26 1 " "Info: 3: + IC(0.248 ns) + CELL(0.393 ns) = 1.818 ns; Loc. = LCCOMB_X40_Y35_N26; Fanout = 1; COMB Node = 'DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|rdempty_eq_comp_aeb_int~58'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|rdempty_eq_comp_aeb_int~57 DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|rdempty_eq_comp_aeb_int~58 } "NODE_NAME" } } { "db/dcfifo_1nj1.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/dcfifo_1nj1.tdf" 64 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.413 ns) 2.677 ns DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|valid_rdreq 4 COMB LCCOMB_X40_Y35_N12 26 " "Info: 4: + IC(0.446 ns) + CELL(0.413 ns) = 2.677 ns; Loc. = LCCOMB_X40_Y35_N12; Fanout = 26; COMB Node = 'DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|valid_rdreq'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.859 ns" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|rdempty_eq_comp_aeb_int~58 DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|valid_rdreq } "NODE_NAME" } } { "db/dcfifo_1nj1.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/dcfifo_1nj1.tdf" 77 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.707 ns) + CELL(0.149 ns) 3.533 ns DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|rdcnt_addr_ena 5 COMB LCCOMB_X38_Y35_N22 12 " "Info: 5: + IC(0.707 ns) + CELL(0.149 ns) = 3.533 ns; Loc. = LCCOMB_X38_Y35_N22; Fanout = 12; COMB Node = 'DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|rdcnt_addr_ena'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.856 ns" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|valid_rdreq DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|rdcnt_addr_ena } "NODE_NAME" } } { "db/dcfifo_1nj1.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/dcfifo_1nj1.tdf" 76 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.414 ns) 4.413 ns DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|parity~COUT 6 COMB LCCOMB_X38_Y35_N2 2 " "Info: 6: + IC(0.466 ns) + CELL(0.414 ns) = 4.413 ns; Loc. = LCCOMB_X38_Y35_N2; Fanout = 2; COMB Node = 'DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|parity~COUT'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|rdcnt_addr_ena DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|parity~COUT } "NODE_NAME" } } { "db/a_graycounter_g86.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/a_graycounter_g86.tdf" 78 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.484 ns DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera0~COUT 7 COMB LCCOMB_X38_Y35_N4 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 4.484 ns; Loc. = LCCOMB_X38_Y35_N4; Fanout = 2; COMB Node = 'DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera0~COUT'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|parity~COUT DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera0~COUT } "NODE_NAME" } } { "db/a_graycounter_g86.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/a_graycounter_g86.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.555 ns DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera1~COUT 8 COMB LCCOMB_X38_Y35_N6 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 4.555 ns; Loc. = LCCOMB_X38_Y35_N6; Fanout = 2; COMB Node = 'DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera1~COUT'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera0~COUT DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera1~COUT } "NODE_NAME" } } { "db/a_graycounter_g86.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/a_graycounter_g86.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.626 ns DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera2~COUT 9 COMB LCCOMB_X38_Y35_N8 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 4.626 ns; Loc. = LCCOMB_X38_Y35_N8; Fanout = 2; COMB Node = 'DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera2~COUT'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera1~COUT DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera2~COUT } "NODE_NAME" } } { "db/a_graycounter_g86.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/a_graycounter_g86.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.697 ns DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera3~COUT 10 COMB LCCOMB_X38_Y35_N10 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 4.697 ns; Loc. = LCCOMB_X38_Y35_N10; Fanout = 2; COMB Node = 'DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera3~COUT'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera2~COUT DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera3~COUT } "NODE_NAME" } } { "db/a_graycounter_g86.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/a_graycounter_g86.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.768 ns DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera4~COUT 11 COMB LCCOMB_X38_Y35_N12 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 4.768 ns; Loc. = LCCOMB_X38_Y35_N12; Fanout = 2; COMB Node = 'DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera4~COUT'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera3~COUT DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera4~COUT } "NODE_NAME" } } { "db/a_graycounter_g86.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/a_graycounter_g86.tdf" 53 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 4.927 ns DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera5~COUT 12 COMB LCCOMB_X38_Y35_N14 2 " "Info: 12: + IC(0.000 ns) + CELL(0.159 ns) = 4.927 ns; Loc. = LCCOMB_X38_Y35_N14; Fanout = 2; COMB Node = 'DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera5~COUT'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera4~COUT DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera5~COUT } "NODE_NAME" } } { "db/a_graycounter_g86.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/a_graycounter_g86.tdf" 58 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.998 ns DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera6~COUT 13 COMB LCCOMB_X38_Y35_N16 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.998 ns; Loc. = LCCOMB_X38_Y35_N16; Fanout = 2; COMB Node = 'DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera6~COUT'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera5~COUT DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera6~COUT } "NODE_NAME" } } { "db/a_graycounter_g86.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/a_graycounter_g86.tdf" 63 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.069 ns DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera7~COUT 14 COMB LCCOMB_X38_Y35_N18 1 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 5.069 ns; Loc. = LCCOMB_X38_Y35_N18; Fanout = 1; COMB Node = 'DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera7~COUT'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera6~COUT DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera7~COUT } "NODE_NAME" } } { "db/a_graycounter_g86.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/a_graycounter_g86.tdf" 68 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.479 ns DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera8 15 COMB LCCOMB_X38_Y35_N20 1 " "Info: 15: + IC(0.000 ns) + CELL(0.410 ns) = 5.479 ns; Loc. = LCCOMB_X38_Y35_N20; Fanout = 1; COMB Node = 'DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|countera8'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera7~COUT DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera8 } "NODE_NAME" } } { "db/a_graycounter_g86.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/a_graycounter_g86.tdf" 73 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.563 ns DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|counter_ffa\[8\] 16 REG LCFF_X38_Y35_N21 3 " "Info: 16: + IC(0.000 ns) + CELL(0.084 ns) = 5.563 ns; Loc. = LCFF_X38_Y35_N21; Fanout = 3; REG Node = 'DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_1nj1:auto_generated\|a_graycounter_g86:rdptr_g1p\|counter_ffa\[8\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera8 DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8] } "NODE_NAME" } } { "db/a_graycounter_g86.tdf" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/db/a_graycounter_g86.tdf" 83 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.939 ns ( 52.83 % ) " "Info: Total cell delay = 2.939 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.624 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.624 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.563 ns" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|rdptr_g[5] DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|rdempty_eq_comp_aeb_int~57 DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|rdempty_eq_comp_aeb_int~58 DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|valid_rdreq DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|rdcnt_addr_ena DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|parity~COUT DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera0~COUT DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera1~COUT DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera2~COUT DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera3~COUT DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera4~COUT DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera5~COUT DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera6~COUT DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera7~COUT DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera8 DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.563 ns" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|rdptr_g[5] DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|rdempty_eq_comp_aeb_int~57 DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|rdempty_eq_comp_aeb_int~58 DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|valid_rdreq DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|rdcnt_addr_ena DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|parity~COUT DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera0~COUT DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera1~COUT DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera2~COUT DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera3~COUT DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera4~COUT DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera5~COUT DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera6~COUT DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera7~COUT DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera8 DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8] } { 0.000ns 0.757ns 0.248ns 0.446ns 0.707ns 0.466ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.420ns 0.393ns 0.413ns 0.149ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2~clkctrl DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.740 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2~clkctrl DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8] } { 0.000ns 1.025ns 1.178ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2~clkctrl DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|rdptr_g[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.740 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2~clkctrl DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|rdptr_g[5] } { 0.000ns 1.025ns 1.178ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.563 ns" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|rdptr_g[5] DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|rdempty_eq_comp_aeb_int~57 DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|rdempty_eq_comp_aeb_int~58 DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|valid_rdreq DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|rdcnt_addr_ena DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|parity~COUT DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera0~COUT DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera1~COUT DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera2~COUT DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera3~COUT DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera4~COUT DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera5~COUT DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera6~COUT DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera7~COUT DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera8 DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.563 ns" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|rdptr_g[5] DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|rdempty_eq_comp_aeb_int~57 DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|rdempty_eq_comp_aeb_int~58 DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|valid_rdreq DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|rdcnt_addr_ena DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|parity~COUT DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera0~COUT DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera1~COUT DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera2~COUT DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera3~COUT DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera4~COUT DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera5~COUT DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera6~COUT DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera7~COUT DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|countera8 DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|FIFO_16_256:u0|dcfifo:dcfifo_component|dcfifo_1nj1:auto_generated|a_graycounter_g86:rdptr_g1p|counter_ffa[8] } { 0.000ns 0.757ns 0.248ns 0.446ns 0.707ns 0.466ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.420ns 0.393ns 0.413ns 0.149ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "iCLK_50 register Reset_Delay:delay1\|Cont\[0\] register Reset_Delay:delay1\|Cont\[5\] 15.556 ns " "Info: Slack time is 15.556 ns for clock \"iCLK_50\" between source register \"Reset_Delay:delay1\|Cont\[0\]\" and destination register \"Reset_Delay:delay1\|Cont\[5\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "225.02 MHz 4.444 ns " "Info: Fmax is 225.02 MHz (period= 4.444 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.790 ns + Largest register register " "Info: + Largest register to register requirement is 19.790 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination iCLK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"iCLK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source iCLK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"iCLK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.004 ns + Largest " "Info: + Largest clock skew is 0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 destination 2.808 ns + Shortest register " "Info: + Shortest clock path from clock \"iCLK_50\" to destination register is 2.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 4; CLK Node = 'iCLK_50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 231 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns iCLK_50~clkctrl 2 COMB CLKCTRL_G14 100 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 100; COMB Node = 'iCLK_50~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { iCLK_50 iCLK_50~clkctrl } "NODE_NAME" } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 231 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.537 ns) 2.808 ns Reset_Delay:delay1\|Cont\[5\] 3 REG LCFF_X49_Y23_N19 3 " "Info: 3: + IC(1.200 ns) + CELL(0.537 ns) = 2.808 ns; Loc. = LCFF_X49_Y23_N19; Fanout = 3; REG Node = 'Reset_Delay:delay1\|Cont\[5\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { iCLK_50~clkctrl Reset_Delay:delay1|Cont[5] } "NODE_NAME" } } { "Reset_Delay.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Reset_Delay.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.28 % ) " "Info: Total cell delay = 1.496 ns ( 53.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.312 ns ( 46.72 % ) " "Info: Total interconnect delay = 1.312 ns ( 46.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.808 ns" { iCLK_50 iCLK_50~clkctrl Reset_Delay:delay1|Cont[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.808 ns" { iCLK_50 iCLK_50~combout iCLK_50~clkctrl Reset_Delay:delay1|Cont[5] } { 0.000ns 0.000ns 0.112ns 1.200ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 source 2.804 ns - Longest register " "Info: - Longest clock path from clock \"iCLK_50\" to source register is 2.804 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 4; CLK Node = 'iCLK_50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 231 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns iCLK_50~clkctrl 2 COMB CLKCTRL_G14 100 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 100; COMB Node = 'iCLK_50~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { iCLK_50 iCLK_50~clkctrl } "NODE_NAME" } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 231 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.196 ns) + CELL(0.537 ns) 2.804 ns Reset_Delay:delay1\|Cont\[0\] 3 REG LCFF_X50_Y22_N1 4 " "Info: 3: + IC(1.196 ns) + CELL(0.537 ns) = 2.804 ns; Loc. = LCFF_X50_Y22_N1; Fanout = 4; REG Node = 'Reset_Delay:delay1\|Cont\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.733 ns" { iCLK_50~clkctrl Reset_Delay:delay1|Cont[0] } "NODE_NAME" } } { "Reset_Delay.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Reset_Delay.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.35 % ) " "Info: Total cell delay = 1.496 ns ( 53.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.308 ns ( 46.65 % ) " "Info: Total interconnect delay = 1.308 ns ( 46.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.804 ns" { iCLK_50 iCLK_50~clkctrl Reset_Delay:delay1|Cont[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.804 ns" { iCLK_50 iCLK_50~combout iCLK_50~clkctrl Reset_Delay:delay1|Cont[0] } { 0.000ns 0.000ns 0.112ns 1.196ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.808 ns" { iCLK_50 iCLK_50~clkctrl Reset_Delay:delay1|Cont[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.808 ns" { iCLK_50 iCLK_50~combout iCLK_50~clkctrl Reset_Delay:delay1|Cont[5] } { 0.000ns 0.000ns 0.112ns 1.200ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.804 ns" { iCLK_50 iCLK_50~clkctrl Reset_Delay:delay1|Cont[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.804 ns" { iCLK_50 iCLK_50~combout iCLK_50~clkctrl Reset_Delay:delay1|Cont[0] } { 0.000ns 0.000ns 0.112ns 1.196ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Reset_Delay.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Reset_Delay.v" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "Reset_Delay.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Reset_Delay.v" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.808 ns" { iCLK_50 iCLK_50~clkctrl Reset_Delay:delay1|Cont[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.808 ns" { iCLK_50 iCLK_50~combout iCLK_50~clkctrl Reset_Delay:delay1|Cont[5] } { 0.000ns 0.000ns 0.112ns 1.200ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.804 ns" { iCLK_50 iCLK_50~clkctrl Reset_Delay:delay1|Cont[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.804 ns" { iCLK_50 iCLK_50~combout iCLK_50~clkctrl Reset_Delay:delay1|Cont[0] } { 0.000ns 0.000ns 0.112ns 1.196ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.234 ns - Longest register register " "Info: - Longest register to register delay is 4.234 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reset_Delay:delay1\|Cont\[0\] 1 REG LCFF_X50_Y22_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X50_Y22_N1; Fanout = 4; REG Node = 'Reset_Delay:delay1\|Cont\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:delay1|Cont[0] } "NODE_NAME" } } { "Reset_Delay.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Reset_Delay.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.788 ns) + CELL(0.393 ns) 1.181 ns Reset_Delay:delay1\|Equal0~240 2 COMB LCCOMB_X49_Y23_N6 1 " "Info: 2: + IC(0.788 ns) + CELL(0.393 ns) = 1.181 ns; Loc. = LCCOMB_X49_Y23_N6; Fanout = 1; COMB Node = 'Reset_Delay:delay1\|Equal0~240'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.181 ns" { Reset_Delay:delay1|Cont[0] Reset_Delay:delay1|Equal0~240 } "NODE_NAME" } } { "Reset_Delay.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Reset_Delay.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.410 ns) 1.866 ns Reset_Delay:delay1\|Equal0~244 3 COMB LCCOMB_X49_Y23_N8 2 " "Info: 3: + IC(0.275 ns) + CELL(0.410 ns) = 1.866 ns; Loc. = LCCOMB_X49_Y23_N8; Fanout = 2; COMB Node = 'Reset_Delay:delay1\|Equal0~244'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.685 ns" { Reset_Delay:delay1|Equal0~240 Reset_Delay:delay1|Equal0~244 } "NODE_NAME" } } { "Reset_Delay.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Reset_Delay.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.275 ns) 2.866 ns Reset_Delay:delay1\|Equal0~247 4 COMB LCCOMB_X50_Y22_N6 24 " "Info: 4: + IC(0.725 ns) + CELL(0.275 ns) = 2.866 ns; Loc. = LCCOMB_X50_Y22_N6; Fanout = 24; COMB Node = 'Reset_Delay:delay1\|Equal0~247'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { Reset_Delay:delay1|Equal0~244 Reset_Delay:delay1|Equal0~247 } "NODE_NAME" } } { "Reset_Delay.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Reset_Delay.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.660 ns) 4.234 ns Reset_Delay:delay1\|Cont\[5\] 5 REG LCFF_X49_Y23_N19 3 " "Info: 5: + IC(0.708 ns) + CELL(0.660 ns) = 4.234 ns; Loc. = LCFF_X49_Y23_N19; Fanout = 3; REG Node = 'Reset_Delay:delay1\|Cont\[5\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { Reset_Delay:delay1|Equal0~247 Reset_Delay:delay1|Cont[5] } "NODE_NAME" } } { "Reset_Delay.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/Reset_Delay.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.738 ns ( 41.05 % ) " "Info: Total cell delay = 1.738 ns ( 41.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.496 ns ( 58.95 % ) " "Info: Total interconnect delay = 2.496 ns ( 58.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.234 ns" { Reset_Delay:delay1|Cont[0] Reset_Delay:delay1|Equal0~240 Reset_Delay:delay1|Equal0~244 Reset_Delay:delay1|Equal0~247 Reset_Delay:delay1|Cont[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.234 ns" { Reset_Delay:delay1|Cont[0] Reset_Delay:delay1|Equal0~240 Reset_Delay:delay1|Equal0~244 Reset_Delay:delay1|Equal0~247 Reset_Delay:delay1|Cont[5] } { 0.000ns 0.788ns 0.275ns 0.725ns 0.708ns } { 0.000ns 0.393ns 0.410ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.808 ns" { iCLK_50 iCLK_50~clkctrl Reset_Delay:delay1|Cont[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.808 ns" { iCLK_50 iCLK_50~combout iCLK_50~clkctrl Reset_Delay:delay1|Cont[5] } { 0.000ns 0.000ns 0.112ns 1.200ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.804 ns" { iCLK_50 iCLK_50~clkctrl Reset_Delay:delay1|Cont[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.804 ns" { iCLK_50 iCLK_50~combout iCLK_50~clkctrl Reset_Delay:delay1|Cont[0] } { 0.000ns 0.000ns 0.112ns 1.196ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.234 ns" { Reset_Delay:delay1|Cont[0] Reset_Delay:delay1|Equal0~240 Reset_Delay:delay1|Equal0~244 Reset_Delay:delay1|Equal0~247 Reset_Delay:delay1|Cont[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.234 ns" { Reset_Delay:delay1|Cont[0] Reset_Delay:delay1|Equal0~240 Reset_Delay:delay1|Equal0~244 Reset_Delay:delay1|Equal0~247 Reset_Delay:delay1|Cont[5] } { 0.000ns 0.788ns 0.275ns 0.725ns 0.708ns } { 0.000ns 0.393ns 0.410ns 0.275ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|sr\[0\] register sld_hub:sld_hub_inst\|hub_tdo_reg 98.99 MHz 10.102 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 98.99 MHz between source register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|sr\[0\]\" and destination register \"sld_hub:sld_hub_inst\|hub_tdo_reg\" (period= 10.102 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.857 ns + Longest register register " "Info: + Longest register to register delay is 4.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|sr\[0\] 1 REG LCFF_X34_Y12_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y12_N11; Fanout = 2; REG Node = 'DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|sr\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[0] } "NODE_NAME" } } { "cpu_jtag_debug_module.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu_jtag_debug_module.v" 227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.262 ns) + CELL(0.420 ns) 2.682 ns sld_hub:sld_hub_inst\|hub_tdo_reg~429 2 COMB LCCOMB_X57_Y14_N12 1 " "Info: 2: + IC(2.262 ns) + CELL(0.420 ns) = 2.682 ns; Loc. = LCCOMB_X57_Y14_N12; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~429'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.682 ns" { DE2_70_NET_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[0] sld_hub:sld_hub_inst|hub_tdo_reg~429 } "NODE_NAME" } } { "../../../altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.438 ns) 3.885 ns sld_hub:sld_hub_inst\|hub_tdo_reg~430 3 COMB LCCOMB_X57_Y16_N16 1 " "Info: 3: + IC(0.765 ns) + CELL(0.438 ns) = 3.885 ns; Loc. = LCCOMB_X57_Y16_N16; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~430'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.203 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~429 sld_hub:sld_hub_inst|hub_tdo_reg~430 } "NODE_NAME" } } { "../../../altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.438 ns) 4.773 ns sld_hub:sld_hub_inst\|hub_tdo_reg~431 4 COMB LCCOMB_X57_Y15_N20 1 " "Info: 4: + IC(0.450 ns) + CELL(0.438 ns) = 4.773 ns; Loc. = LCCOMB_X57_Y15_N20; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~431'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~430 sld_hub:sld_hub_inst|hub_tdo_reg~431 } "NODE_NAME" } } { "../../../altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.857 ns sld_hub:sld_hub_inst\|hub_tdo_reg 5 REG LCFF_X57_Y15_N21 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 4.857 ns; Loc. = LCFF_X57_Y15_N21; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~431 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "../../../altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.380 ns ( 28.41 % ) " "Info: Total cell delay = 1.380 ns ( 28.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.477 ns ( 71.59 % ) " "Info: Total interconnect delay = 3.477 ns ( 71.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.857 ns" { DE2_70_NET_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[0] sld_hub:sld_hub_inst|hub_tdo_reg~429 sld_hub:sld_hub_inst|hub_tdo_reg~430 sld_hub:sld_hub_inst|hub_tdo_reg~431 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.857 ns" { DE2_70_NET_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[0] sld_hub:sld_hub_inst|hub_tdo_reg~429 sld_hub:sld_hub_inst|hub_tdo_reg~430 sld_hub:sld_hub_inst|hub_tdo_reg~431 sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 2.262ns 0.765ns 0.450ns 0.000ns } { 0.000ns 0.420ns 0.438ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.020 ns - Smallest " "Info: - Smallest clock skew is 0.020 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.609 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 198 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 198; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.198 ns) + CELL(0.537 ns) 4.609 ns sld_hub:sld_hub_inst\|hub_tdo_reg 3 REG LCFF_X57_Y15_N21 2 " "Info: 3: + IC(1.198 ns) + CELL(0.537 ns) = 4.609 ns; Loc. = LCFF_X57_Y15_N21; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.735 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "../../../altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.65 % ) " "Info: Total cell delay = 0.537 ns ( 11.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.072 ns ( 88.35 % ) " "Info: Total interconnect delay = 4.072 ns ( 88.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.609 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.609 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 2.874ns 1.198ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.589 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.589 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 198 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 198; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.178 ns) + CELL(0.537 ns) 4.589 ns DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|sr\[0\] 3 REG LCFF_X34_Y12_N11 2 " "Info: 3: + IC(1.178 ns) + CELL(0.537 ns) = 4.589 ns; Loc. = LCFF_X34_Y12_N11; Fanout = 2; REG Node = 'DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|sr\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.715 ns" { altera_internal_jtag~TCKUTAPclkctrl DE2_70_NET_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[0] } "NODE_NAME" } } { "cpu_jtag_debug_module.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu_jtag_debug_module.v" 227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.70 % ) " "Info: Total cell delay = 0.537 ns ( 11.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.052 ns ( 88.30 % ) " "Info: Total interconnect delay = 4.052 ns ( 88.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.589 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl DE2_70_NET_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.589 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl DE2_70_NET_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[0] } { 0.000ns 2.874ns 1.178ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.609 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.609 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 2.874ns 1.198ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.589 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl DE2_70_NET_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.589 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl DE2_70_NET_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[0] } { 0.000ns 2.874ns 1.178ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "cpu_jtag_debug_module.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu_jtag_debug_module.v" 227 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../../../altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "cpu_jtag_debug_module.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu_jtag_debug_module.v" 227 -1 0 } } { "../../../altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.857 ns" { DE2_70_NET_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[0] sld_hub:sld_hub_inst|hub_tdo_reg~429 sld_hub:sld_hub_inst|hub_tdo_reg~430 sld_hub:sld_hub_inst|hub_tdo_reg~431 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.857 ns" { DE2_70_NET_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[0] sld_hub:sld_hub_inst|hub_tdo_reg~429 sld_hub:sld_hub_inst|hub_tdo_reg~430 sld_hub:sld_hub_inst|hub_tdo_reg~431 sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 2.262ns 0.765ns 0.450ns 0.000ns } { 0.000ns 0.420ns 0.438ns 0.438ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.609 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.609 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 2.874ns 1.198ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.589 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl DE2_70_NET_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.589 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl DE2_70_NET_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[0] } { 0.000ns 2.874ns 1.178ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 register DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_cmd\[3\] register DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_cmd\[3\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" between source register \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_cmd\[3\]\" and destination register \"DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_cmd\[3\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_cmd\[3\] 1 REG LCFF_X25_Y15_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y15_N25; Fanout = 3; REG Node = 'DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_cmd\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|sdram_u1:the_sdram_u1|i_cmd[3] } "NODE_NAME" } } { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 407 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|Selector0~8 2 COMB LCCOMB_X25_Y15_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X25_Y15_N24; Fanout = 1; COMB Node = 'DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|Selector0~8'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { DE2_70_NET_SOPC:u1|sdram_u1:the_sdram_u1|i_cmd[3] DE2_70_NET_SOPC:u1|sdram_u1:the_sdram_u1|Selector0~8 } "NODE_NAME" } } { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 352 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_cmd\[3\] 3 REG LCFF_X25_Y15_N25 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X25_Y15_N25; Fanout = 3; REG Node = 'DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_cmd\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DE2_70_NET_SOPC:u1|sdram_u1:the_sdram_u1|Selector0~8 DE2_70_NET_SOPC:u1|sdram_u1:the_sdram_u1|i_cmd[3] } "NODE_NAME" } } { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 407 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { DE2_70_NET_SOPC:u1|sdram_u1:the_sdram_u1|i_cmd[3] DE2_70_NET_SOPC:u1|sdram_u1:the_sdram_u1|Selector0~8 DE2_70_NET_SOPC:u1|sdram_u1:the_sdram_u1|i_cmd[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { DE2_70_NET_SOPC:u1|sdram_u1:the_sdram_u1|i_cmd[3] DE2_70_NET_SOPC:u1|sdram_u1:the_sdram_u1|Selector0~8 DE2_70_NET_SOPC:u1|sdram_u1:the_sdram_u1|i_cmd[3] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.618 ns " "Info: + Latch edge is -2.618 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 10.000 ns -2.618 ns  50 " "Info: Clock period of Destination clock \"DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -2.618 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.618 ns " "Info: - Launch edge is -2.618 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 10.000 ns -2.618 ns  50 " "Info: Clock period of Source clock \"DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" is 10.000 ns with  offset of -2.618 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 destination 2.745 ns + Longest register " "Info: + Longest clock path from clock \"DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" to destination register is 2.745 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 1.025 ns DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G15 4863 " "Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 4863; COMB Node = 'DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.183 ns) + CELL(0.537 ns) 2.745 ns DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_cmd\[3\] 3 REG LCFF_X25_Y15_N25 3 " "Info: 3: + IC(1.183 ns) + CELL(0.537 ns) = 2.745 ns; Loc. = LCFF_X25_Y15_N25; Fanout = 3; REG Node = 'DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_cmd\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl DE2_70_NET_SOPC:u1|sdram_u1:the_sdram_u1|i_cmd[3] } "NODE_NAME" } } { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 407 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.56 % ) " "Info: Total cell delay = 0.537 ns ( 19.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.208 ns ( 80.44 % ) " "Info: Total interconnect delay = 2.208 ns ( 80.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl DE2_70_NET_SOPC:u1|sdram_u1:the_sdram_u1|i_cmd[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.745 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl DE2_70_NET_SOPC:u1|sdram_u1:the_sdram_u1|i_cmd[3] } { 0.000ns 1.025ns 1.183ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 source 2.745 ns - Shortest register " "Info: - Shortest clock path from clock \"DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" to source register is 2.745 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 1.025 ns DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G15 4863 " "Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 4863; COMB Node = 'DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.183 ns) + CELL(0.537 ns) 2.745 ns DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_cmd\[3\] 3 REG LCFF_X25_Y15_N25 3 " "Info: 3: + IC(1.183 ns) + CELL(0.537 ns) = 2.745 ns; Loc. = LCFF_X25_Y15_N25; Fanout = 3; REG Node = 'DE2_70_NET_SOPC:u1\|sdram_u1:the_sdram_u1\|i_cmd\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl DE2_70_NET_SOPC:u1|sdram_u1:the_sdram_u1|i_cmd[3] } "NODE_NAME" } } { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 407 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.56 % ) " "Info: Total cell delay = 0.537 ns ( 19.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.208 ns ( 80.44 % ) " "Info: Total interconnect delay = 2.208 ns ( 80.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl DE2_70_NET_SOPC:u1|sdram_u1:the_sdram_u1|i_cmd[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.745 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl DE2_70_NET_SOPC:u1|sdram_u1:the_sdram_u1|i_cmd[3] } { 0.000ns 1.025ns 1.183ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl DE2_70_NET_SOPC:u1|sdram_u1:the_sdram_u1|i_cmd[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.745 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl DE2_70_NET_SOPC:u1|sdram_u1:the_sdram_u1|i_cmd[3] } { 0.000ns 1.025ns 1.183ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl DE2_70_NET_SOPC:u1|sdram_u1:the_sdram_u1|i_cmd[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.745 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl DE2_70_NET_SOPC:u1|sdram_u1:the_sdram_u1|i_cmd[3] } { 0.000ns 1.025ns 1.183ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 407 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sdram_u1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/sdram_u1.v" 407 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl DE2_70_NET_SOPC:u1|sdram_u1:the_sdram_u1|i_cmd[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.745 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl DE2_70_NET_SOPC:u1|sdram_u1:the_sdram_u1|i_cmd[3] } { 0.000ns 1.025ns 1.183ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl DE2_70_NET_SOPC:u1|sdram_u1:the_sdram_u1|i_cmd[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.745 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl DE2_70_NET_SOPC:u1|sdram_u1:the_sdram_u1|i_cmd[3] } { 0.000ns 1.025ns 1.183ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { DE2_70_NET_SOPC:u1|sdram_u1:the_sdram_u1|i_cmd[3] DE2_70_NET_SOPC:u1|sdram_u1:the_sdram_u1|Selector0~8 DE2_70_NET_SOPC:u1|sdram_u1:the_sdram_u1|i_cmd[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { DE2_70_NET_SOPC:u1|sdram_u1:the_sdram_u1|i_cmd[3] DE2_70_NET_SOPC:u1|sdram_u1:the_sdram_u1|Selector0~8 DE2_70_NET_SOPC:u1|sdram_u1:the_sdram_u1|i_cmd[3] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl DE2_70_NET_SOPC:u1|sdram_u1:the_sdram_u1|i_cmd[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.745 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl DE2_70_NET_SOPC:u1|sdram_u1:the_sdram_u1|i_cmd[3] } { 0.000ns 1.025ns 1.183ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl DE2_70_NET_SOPC:u1|sdram_u1:the_sdram_u1|i_cmd[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.745 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl DE2_70_NET_SOPC:u1|sdram_u1:the_sdram_u1|i_cmd[3] } { 0.000ns 1.025ns 1.183ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk1 register DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|rvalid register DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|rvalid 391 ps " "Info: Minimum slack time is 391 ps for clock \"DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk1\" between source register \"DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|rvalid\" and destination register \"DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|rvalid\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|rvalid 1 REG LCFF_X52_Y13_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X52_Y13_N7; Fanout = 2; REG Node = 'DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|rvalid'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|rvalid } "NODE_NAME" } } { "jtag_uart.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/jtag_uart.v" 702 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|rvalid~43 2 COMB LCCOMB_X52_Y13_N6 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X52_Y13_N6; Fanout = 1; COMB Node = 'DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|rvalid~43'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|rvalid DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|rvalid~43 } "NODE_NAME" } } { "jtag_uart.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/jtag_uart.v" 702 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|rvalid 3 REG LCFF_X52_Y13_N7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X52_Y13_N7; Fanout = 2; REG Node = 'DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|rvalid'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|rvalid~43 DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|rvalid } "NODE_NAME" } } { "jtag_uart.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/jtag_uart.v" 702 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|rvalid DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|rvalid~43 DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|rvalid } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|rvalid DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|rvalid~43 DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|rvalid } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -4.493 ns " "Info: + Latch edge is -4.493 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk1 10.000 ns -4.493 ns  50 " "Info: Clock period of Destination clock \"DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of -4.493 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -4.493 ns " "Info: - Launch edge is -4.493 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk1 10.000 ns -4.493 ns  50 " "Info: Clock period of Source clock \"DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of -4.493 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk1 destination 2.715 ns + Longest register " "Info: + Longest clock path from clock \"DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk1\" to destination register is 2.715 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk1 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 1.025 ns DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G12 178 " "Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G12; Fanout = 178; COMB Node = 'DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(0.537 ns) 2.715 ns DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|rvalid 3 REG LCFF_X52_Y13_N7 2 " "Info: 3: + IC(1.153 ns) + CELL(0.537 ns) = 2.715 ns; Loc. = LCFF_X52_Y13_N7; Fanout = 2; REG Node = 'DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|rvalid'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.690 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1~clkctrl DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|rvalid } "NODE_NAME" } } { "jtag_uart.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/jtag_uart.v" 702 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.78 % ) " "Info: Total cell delay = 0.537 ns ( 19.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.178 ns ( 80.22 % ) " "Info: Total interconnect delay = 2.178 ns ( 80.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.715 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1~clkctrl DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|rvalid } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.715 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1~clkctrl DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|rvalid } { 0.000ns 1.025ns 1.153ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk1 source 2.715 ns - Shortest register " "Info: - Shortest clock path from clock \"DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk1\" to source register is 2.715 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk1 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 1.025 ns DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G12 178 " "Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G12; Fanout = 178; COMB Node = 'DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 877 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(0.537 ns) 2.715 ns DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|rvalid 3 REG LCFF_X52_Y13_N7 2 " "Info: 3: + IC(1.153 ns) + CELL(0.537 ns) = 2.715 ns; Loc. = LCFF_X52_Y13_N7; Fanout = 2; REG Node = 'DE2_70_NET_SOPC:u1\|jtag_uart:the_jtag_uart\|rvalid'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.690 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1~clkctrl DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|rvalid } "NODE_NAME" } } { "jtag_uart.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/jtag_uart.v" 702 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.78 % ) " "Info: Total cell delay = 0.537 ns ( 19.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.178 ns ( 80.22 % ) " "Info: Total interconnect delay = 2.178 ns ( 80.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.715 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1~clkctrl DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|rvalid } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.715 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1~clkctrl DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|rvalid } { 0.000ns 1.025ns 1.153ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.715 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1~clkctrl DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|rvalid } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.715 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1~clkctrl DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|rvalid } { 0.000ns 1.025ns 1.153ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.715 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1~clkctrl DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|rvalid } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.715 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1~clkctrl DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|rvalid } { 0.000ns 1.025ns 1.153ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "jtag_uart.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/jtag_uart.v" 702 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "jtag_uart.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/jtag_uart.v" 702 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.715 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1~clkctrl DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|rvalid } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.715 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1~clkctrl DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|rvalid } { 0.000ns 1.025ns 1.153ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.715 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1~clkctrl DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|rvalid } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.715 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1~clkctrl DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|rvalid } { 0.000ns 1.025ns 1.153ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|rvalid DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|rvalid~43 DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|rvalid } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|rvalid DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|rvalid~43 DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|rvalid } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.715 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1~clkctrl DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|rvalid } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.715 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1~clkctrl DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|rvalid } { 0.000ns 1.025ns 1.153ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.715 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1~clkctrl DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|rvalid } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.715 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1~clkctrl DE2_70_NET_SOPC:u1|jtag_uart:the_jtag_uart|rvalid } { 0.000ns 1.025ns 1.153ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk2 register DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|LRCK_1X register DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|LRCK_1X 391 ps " "Info: Minimum slack time is 391 ps for clock \"DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk2\" between source register \"DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|LRCK_1X\" and destination register \"DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|LRCK_1X\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|LRCK_1X 1 REG LCFF_X44_Y35_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y35_N1; Fanout = 3; REG Node = 'DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|LRCK_1X'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } "NODE_NAME" } } { "audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|LRCK_1X~51 2 COMB LCCOMB_X44_Y35_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X44_Y35_N0; Fanout = 1; COMB Node = 'DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|LRCK_1X~51'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X~51 } "NODE_NAME" } } { "audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|LRCK_1X 3 REG LCFF_X44_Y35_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X44_Y35_N1; Fanout = 3; REG Node = 'DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|LRCK_1X'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X~51 DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } "NODE_NAME" } } { "audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X~51 DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X~51 DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.618 ns " "Info: + Latch edge is -2.618 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk2 55.000 ns -2.618 ns  50 " "Info: Clock period of Destination clock \"DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk2\" is 55.000 ns with  offset of -2.618 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.618 ns " "Info: - Launch edge is -2.618 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk2 55.000 ns -2.618 ns  50 " "Info: Clock period of Source clock \"DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk2\" is 55.000 ns with  offset of -2.618 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk2 destination 2.747 ns + Longest register " "Info: + Longest clock path from clock \"DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk2\" to destination register is 2.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk2 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 874 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 1.025 ns DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G13 119 " "Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G13; Fanout = 119; COMB Node = 'DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 874 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.185 ns) + CELL(0.537 ns) 2.747 ns DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|LRCK_1X 3 REG LCFF_X44_Y35_N1 3 " "Info: 3: + IC(1.185 ns) + CELL(0.537 ns) = 2.747 ns; Loc. = LCFF_X44_Y35_N1; Fanout = 3; REG Node = 'DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|LRCK_1X'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.722 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2~clkctrl DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } "NODE_NAME" } } { "audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.55 % ) " "Info: Total cell delay = 0.537 ns ( 19.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.210 ns ( 80.45 % ) " "Info: Total interconnect delay = 2.210 ns ( 80.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2~clkctrl DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2~clkctrl DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } { 0.000ns 1.025ns 1.185ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk2 source 2.747 ns - Shortest register " "Info: - Shortest clock path from clock \"DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk2\" to source register is 2.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk2 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk2'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 874 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 1.025 ns DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G13 119 " "Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G13; Fanout = 119; COMB Node = 'DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 874 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.185 ns) + CELL(0.537 ns) 2.747 ns DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|LRCK_1X 3 REG LCFF_X44_Y35_N1 3 " "Info: 3: + IC(1.185 ns) + CELL(0.537 ns) = 2.747 ns; Loc. = LCFF_X44_Y35_N1; Fanout = 3; REG Node = 'DE2_70_NET_SOPC:u1\|audio:the_audio\|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO\|LRCK_1X'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.722 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2~clkctrl DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } "NODE_NAME" } } { "audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.55 % ) " "Info: Total cell delay = 0.537 ns ( 19.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.210 ns ( 80.45 % ) " "Info: Total interconnect delay = 2.210 ns ( 80.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2~clkctrl DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2~clkctrl DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } { 0.000ns 1.025ns 1.185ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2~clkctrl DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2~clkctrl DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } { 0.000ns 1.025ns 1.185ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2~clkctrl DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2~clkctrl DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } { 0.000ns 1.025ns 1.185ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" 109 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/audio_dac_fifo/hdl/AUDIO_DAC_FIFO.v" 109 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2~clkctrl DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2~clkctrl DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } { 0.000ns 1.025ns 1.185ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2~clkctrl DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2~clkctrl DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } { 0.000ns 1.025ns 1.185ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X~51 DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X~51 DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2~clkctrl DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2~clkctrl DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } { 0.000ns 1.025ns 1.185ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2~clkctrl DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk2~clkctrl DE2_70_NET_SOPC:u1|audio:the_audio|AUDIO_DAC_FIFO:the_AUDIO_DAC_FIFO|LRCK_1X } { 0.000ns 1.025ns 1.185ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "iCLK_50 register DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_FSM:master_FSM\|master_write register DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_FSM:master_FSM\|master_write 391 ps " "Info: Minimum slack time is 391 ps for clock \"iCLK_50\" between source register \"DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_FSM:master_FSM\|master_write\" and destination register \"DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_FSM:master_FSM\|master_write\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_FSM:master_FSM\|master_write 1 REG LCFF_X33_Y18_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y18_N11; Fanout = 2; REG Node = 'DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_FSM:master_FSM\|master_write'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_write } "NODE_NAME" } } { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 397 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_FSM:master_FSM\|Selector4~36 2 COMB LCCOMB_X33_Y18_N10 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X33_Y18_N10; Fanout = 1; COMB Node = 'DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_FSM:master_FSM\|Selector4~36'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_write DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|Selector4~36 } "NODE_NAME" } } { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 462 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_FSM:master_FSM\|master_write 3 REG LCFF_X33_Y18_N11 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X33_Y18_N11; Fanout = 2; REG Node = 'DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_FSM:master_FSM\|master_write'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|Selector4~36 DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_write } "NODE_NAME" } } { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 397 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_write DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|Selector4~36 DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_write } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_write DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|Selector4~36 DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_write } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination iCLK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"iCLK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source iCLK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"iCLK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 destination 2.794 ns + Longest register " "Info: + Longest clock path from clock \"iCLK_50\" to destination register is 2.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 4; CLK Node = 'iCLK_50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 231 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns iCLK_50~clkctrl 2 COMB CLKCTRL_G14 100 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 100; COMB Node = 'iCLK_50~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { iCLK_50 iCLK_50~clkctrl } "NODE_NAME" } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 231 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.186 ns) + CELL(0.537 ns) 2.794 ns DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_FSM:master_FSM\|master_write 3 REG LCFF_X33_Y18_N11 2 " "Info: 3: + IC(1.186 ns) + CELL(0.537 ns) = 2.794 ns; Loc. = LCFF_X33_Y18_N11; Fanout = 2; REG Node = 'DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_FSM:master_FSM\|master_write'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { iCLK_50~clkctrl DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_write } "NODE_NAME" } } { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 397 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.54 % ) " "Info: Total cell delay = 1.496 ns ( 53.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.298 ns ( 46.46 % ) " "Info: Total interconnect delay = 1.298 ns ( 46.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.794 ns" { iCLK_50 iCLK_50~clkctrl DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_write } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.794 ns" { iCLK_50 iCLK_50~combout iCLK_50~clkctrl DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_write } { 0.000ns 0.000ns 0.112ns 1.186ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "iCLK_50 source 2.794 ns - Shortest register " "Info: - Shortest clock path from clock \"iCLK_50\" to source register is 2.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns iCLK_50 1 CLK PIN_AD15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 4; CLK Node = 'iCLK_50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 231 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns iCLK_50~clkctrl 2 COMB CLKCTRL_G14 100 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 100; COMB Node = 'iCLK_50~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { iCLK_50 iCLK_50~clkctrl } "NODE_NAME" } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 231 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.186 ns) + CELL(0.537 ns) 2.794 ns DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_FSM:master_FSM\|master_write 3 REG LCFF_X33_Y18_N11 2 " "Info: 3: + IC(1.186 ns) + CELL(0.537 ns) = 2.794 ns; Loc. = LCFF_X33_Y18_N11; Fanout = 2; REG Node = 'DE2_70_NET_SOPC:u1\|clock_1:the_clock_1\|clock_1_master_FSM:master_FSM\|master_write'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { iCLK_50~clkctrl DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_write } "NODE_NAME" } } { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 397 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.54 % ) " "Info: Total cell delay = 1.496 ns ( 53.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.298 ns ( 46.46 % ) " "Info: Total interconnect delay = 1.298 ns ( 46.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.794 ns" { iCLK_50 iCLK_50~clkctrl DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_write } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.794 ns" { iCLK_50 iCLK_50~combout iCLK_50~clkctrl DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_write } { 0.000ns 0.000ns 0.112ns 1.186ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.794 ns" { iCLK_50 iCLK_50~clkctrl DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_write } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.794 ns" { iCLK_50 iCLK_50~combout iCLK_50~clkctrl DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_write } { 0.000ns 0.000ns 0.112ns 1.186ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.794 ns" { iCLK_50 iCLK_50~clkctrl DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_write } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.794 ns" { iCLK_50 iCLK_50~combout iCLK_50~clkctrl DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_write } { 0.000ns 0.000ns 0.112ns 1.186ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 397 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "clock_1.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/clock_1.v" 397 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.794 ns" { iCLK_50 iCLK_50~clkctrl DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_write } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.794 ns" { iCLK_50 iCLK_50~combout iCLK_50~clkctrl DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_write } { 0.000ns 0.000ns 0.112ns 1.186ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.794 ns" { iCLK_50 iCLK_50~clkctrl DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_write } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.794 ns" { iCLK_50 iCLK_50~combout iCLK_50~clkctrl DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_write } { 0.000ns 0.000ns 0.112ns 1.186ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_write DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|Selector4~36 DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_write } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_write DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|Selector4~36 DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_write } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.794 ns" { iCLK_50 iCLK_50~clkctrl DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_write } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.794 ns" { iCLK_50 iCLK_50~combout iCLK_50~clkctrl DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_write } { 0.000ns 0.000ns 0.112ns 1.186ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.794 ns" { iCLK_50 iCLK_50~clkctrl DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_write } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.794 ns" { iCLK_50 iCLK_50~combout iCLK_50~clkctrl DE2_70_NET_SOPC:u1|clock_1:the_clock_1|clock_1_master_FSM:master_FSM|master_write } { 0.000ns 0.000ns 0.112ns 1.186ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|d_readdata_d1\[12\] OTG_D\[12\] iCLK_50 9.933 ns register " "Info: tsu for register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|d_readdata_d1\[12\]\" (data pin = \"OTG_D\[12\]\", clock pin = \"iCLK_50\") is 9.933 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.092 ns + Longest pin register " "Info: + Longest pin to register delay is 10.092 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns OTG_D\[12\] 1 PIN PIN_D7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_D7; Fanout = 1; PIN Node = 'OTG_D\[12\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[12] } "NODE_NAME" } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 317 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns OTG_D\[12\]~3 2 COMB IOC_X11_Y51_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = IOC_X11_Y51_N2; Fanout = 1; COMB Node = 'OTG_D\[12\]~3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { OTG_D[12] OTG_D[12]~3 } "NODE_NAME" } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 317 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.099 ns) + CELL(0.393 ns) 8.342 ns DE2_70_NET_SOPC:u1\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[12\]~6315 3 COMB LCCOMB_X43_Y15_N30 1 " "Info: 3: + IC(7.099 ns) + CELL(0.393 ns) = 8.342 ns; Loc. = LCCOMB_X43_Y15_N30; Fanout = 1; COMB Node = 'DE2_70_NET_SOPC:u1\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[12\]~6315'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.492 ns" { OTG_D[12]~3 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12]~6315 } "NODE_NAME" } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 3330 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.275 ns) 9.611 ns DE2_70_NET_SOPC:u1\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[12\]~6323 4 COMB LCCOMB_X44_Y13_N0 1 " "Info: 4: + IC(0.994 ns) + CELL(0.275 ns) = 9.611 ns; Loc. = LCCOMB_X44_Y13_N0; Fanout = 1; COMB Node = 'DE2_70_NET_SOPC:u1\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[12\]~6323'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12]~6315 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12]~6323 } "NODE_NAME" } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 3330 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 10.008 ns DE2_70_NET_SOPC:u1\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[12\] 5 COMB LCCOMB_X44_Y13_N14 1 " "Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 10.008 ns; Loc. = LCCOMB_X44_Y13_N14; Fanout = 1; COMB Node = 'DE2_70_NET_SOPC:u1\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[12\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12]~6323 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12] } "NODE_NAME" } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 3330 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.092 ns DE2_70_NET_SOPC:u1\|cpu:the_cpu\|d_readdata_d1\[12\] 6 REG LCFF_X44_Y13_N15 2 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 10.092 ns; Loc. = LCFF_X44_Y13_N15; Fanout = 2; REG Node = 'DE2_70_NET_SOPC:u1\|cpu:the_cpu\|d_readdata_d1\[12\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12] DE2_70_NET_SOPC:u1|cpu:the_cpu|d_readdata_d1[12] } "NODE_NAME" } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 9211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.752 ns ( 17.36 % ) " "Info: Total cell delay = 1.752 ns ( 17.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.340 ns ( 82.64 % ) " "Info: Total interconnect delay = 8.340 ns ( 82.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.092 ns" { OTG_D[12] OTG_D[12]~3 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12]~6315 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12]~6323 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12] DE2_70_NET_SOPC:u1|cpu:the_cpu|d_readdata_d1[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "10.092 ns" { OTG_D[12] OTG_D[12]~3 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12]~6315 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12]~6323 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12] DE2_70_NET_SOPC:u1|cpu:the_cpu|d_readdata_d1[12] } { 0.000ns 0.000ns 7.099ns 0.994ns 0.247ns 0.000ns } { 0.000ns 0.850ns 0.393ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 9211 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_PLL_OFFSET" "iCLK_50 DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 -2.618 ns - " "Info: - Offset between input clock \"iCLK_50\" and output clock \"DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" is -2.618 ns" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 231 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 destination 2.741 ns - Shortest register " "Info: - Shortest clock path from clock \"DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" to destination register is 2.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 1.025 ns DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G15 4863 " "Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 4863; COMB Node = 'DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.179 ns) + CELL(0.537 ns) 2.741 ns DE2_70_NET_SOPC:u1\|cpu:the_cpu\|d_readdata_d1\[12\] 3 REG LCFF_X44_Y13_N15 2 " "Info: 3: + IC(1.179 ns) + CELL(0.537 ns) = 2.741 ns; Loc. = LCFF_X44_Y13_N15; Fanout = 2; REG Node = 'DE2_70_NET_SOPC:u1\|cpu:the_cpu\|d_readdata_d1\[12\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.716 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl DE2_70_NET_SOPC:u1|cpu:the_cpu|d_readdata_d1[12] } "NODE_NAME" } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 9211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.59 % ) " "Info: Total cell delay = 0.537 ns ( 19.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.204 ns ( 80.41 % ) " "Info: Total interconnect delay = 2.204 ns ( 80.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl DE2_70_NET_SOPC:u1|cpu:the_cpu|d_readdata_d1[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.741 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl DE2_70_NET_SOPC:u1|cpu:the_cpu|d_readdata_d1[12] } { 0.000ns 1.025ns 1.179ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.092 ns" { OTG_D[12] OTG_D[12]~3 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12]~6315 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12]~6323 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12] DE2_70_NET_SOPC:u1|cpu:the_cpu|d_readdata_d1[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "10.092 ns" { OTG_D[12] OTG_D[12]~3 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12]~6315 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12]~6323 DE2_70_NET_SOPC:u1|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[12] DE2_70_NET_SOPC:u1|cpu:the_cpu|d_readdata_d1[12] } { 0.000ns 0.000ns 7.099ns 0.994ns 0.247ns 0.000ns } { 0.000ns 0.850ns 0.393ns 0.275ns 0.150ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.741 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl DE2_70_NET_SOPC:u1|cpu:the_cpu|d_readdata_d1[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.741 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl DE2_70_NET_SOPC:u1|cpu:the_cpu|d_readdata_d1[12] } { 0.000ns 1.025ns 1.179ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "iCLK_50 oOTG_OE_N DE2_70_NET_SOPC:u1\|cpu:the_cpu\|d_address_tag_field\[12\] 14.750 ns register " "Info: tco from clock \"iCLK_50\" to destination pin \"oOTG_OE_N\" through register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|d_address_tag_field\[12\]\" is 14.750 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "iCLK_50 DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 -2.618 ns + " "Info: + Offset between input clock \"iCLK_50\" and output clock \"DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" is -2.618 ns" {  } { { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 231 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 source 2.763 ns + Longest register " "Info: + Longest clock path from clock \"DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0\" to source register is 2.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.000 ns) 1.025 ns DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G15 4863 " "Info: 2: + IC(1.025 ns) + CELL(0.000 ns) = 1.025 ns; Loc. = CLKCTRL_G15; Fanout = 4863; COMB Node = 'DE2_70_NET_SOPC:u1\|pll:the_pll\|altpllpll:the_pll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.201 ns) + CELL(0.537 ns) 2.763 ns DE2_70_NET_SOPC:u1\|cpu:the_cpu\|d_address_tag_field\[12\] 3 REG LCFF_X40_Y18_N15 4 " "Info: 3: + IC(1.201 ns) + CELL(0.537 ns) = 2.763 ns; Loc. = LCFF_X40_Y18_N15; Fanout = 4; REG Node = 'DE2_70_NET_SOPC:u1\|cpu:the_cpu\|d_address_tag_field\[12\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.738 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl DE2_70_NET_SOPC:u1|cpu:the_cpu|d_address_tag_field[12] } "NODE_NAME" } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 9130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 19.44 % ) " "Info: Total cell delay = 0.537 ns ( 19.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.226 ns ( 80.56 % ) " "Info: Total interconnect delay = 2.226 ns ( 80.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl DE2_70_NET_SOPC:u1|cpu:the_cpu|d_address_tag_field[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl DE2_70_NET_SOPC:u1|cpu:the_cpu|d_address_tag_field[12] } { 0.000ns 1.025ns 1.201ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 9130 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.355 ns + Longest register pin " "Info: + Longest register to pin delay is 14.355 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DE2_70_NET_SOPC:u1\|cpu:the_cpu\|d_address_tag_field\[12\] 1 REG LCFF_X40_Y18_N15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y18_N15; Fanout = 4; REG Node = 'DE2_70_NET_SOPC:u1\|cpu:the_cpu\|d_address_tag_field\[12\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_70_NET_SOPC:u1|cpu:the_cpu|d_address_tag_field[12] } "NODE_NAME" } } { "cpu.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu.v" 9130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.275 ns) 0.613 ns DE2_70_NET_SOPC:u1\|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave\|cpu_data_master_requests_ssram_s1~69 2 COMB LCCOMB_X40_Y18_N2 1 " "Info: 2: + IC(0.338 ns) + CELL(0.275 ns) = 0.613 ns; Loc. = LCCOMB_X40_Y18_N2; Fanout = 1; COMB Node = 'DE2_70_NET_SOPC:u1\|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave\|cpu_data_master_requests_ssram_s1~69'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.613 ns" { DE2_70_NET_SOPC:u1|cpu:the_cpu|d_address_tag_field[12] DE2_70_NET_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|cpu_data_master_requests_ssram_s1~69 } "NODE_NAME" } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 13323 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.413 ns) 1.708 ns DE2_70_NET_SOPC:u1\|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave\|cpu_data_master_requests_ssram_s1~70 3 COMB LCCOMB_X42_Y18_N6 3 " "Info: 3: + IC(0.682 ns) + CELL(0.413 ns) = 1.708 ns; Loc. = LCCOMB_X42_Y18_N6; Fanout = 3; COMB Node = 'DE2_70_NET_SOPC:u1\|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave\|cpu_data_master_requests_ssram_s1~70'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.095 ns" { DE2_70_NET_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|cpu_data_master_requests_ssram_s1~69 DE2_70_NET_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|cpu_data_master_requests_ssram_s1~70 } "NODE_NAME" } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 13323 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 2.107 ns DE2_70_NET_SOPC:u1\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~50 4 COMB LCCOMB_X42_Y18_N0 10 " "Info: 4: + IC(0.249 ns) + CELL(0.150 ns) = 2.107 ns; Loc. = LCCOMB_X42_Y18_N0; Fanout = 10; COMB Node = 'DE2_70_NET_SOPC:u1\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module~50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { DE2_70_NET_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|cpu_data_master_requests_ssram_s1~70 DE2_70_NET_SOPC:u1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~50 } "NODE_NAME" } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 2616 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.150 ns) 2.529 ns DE2_70_NET_SOPC:u1\|sd_cmd_s1_arbitrator:the_sd_cmd_s1\|cpu_data_master_requests_sd_cmd_s1~36 5 COMB LCCOMB_X42_Y18_N28 15 " "Info: 5: + IC(0.272 ns) + CELL(0.150 ns) = 2.529 ns; Loc. = LCCOMB_X42_Y18_N28; Fanout = 15; COMB Node = 'DE2_70_NET_SOPC:u1\|sd_cmd_s1_arbitrator:the_sd_cmd_s1\|cpu_data_master_requests_sd_cmd_s1~36'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.422 ns" { DE2_70_NET_SOPC:u1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~50 DE2_70_NET_SOPC:u1|sd_cmd_s1_arbitrator:the_sd_cmd_s1|cpu_data_master_requests_sd_cmd_s1~36 } "NODE_NAME" } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 8662 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.785 ns) + CELL(0.150 ns) 3.464 ns DE2_70_NET_SOPC:u1\|ISP1362_dc_arbitrator:the_ISP1362_dc\|cpu_data_master_requests_ISP1362_dc~48 6 COMB LCCOMB_X42_Y21_N18 10 " "Info: 6: + IC(0.785 ns) + CELL(0.150 ns) = 3.464 ns; Loc. = LCCOMB_X42_Y21_N18; Fanout = 10; COMB Node = 'DE2_70_NET_SOPC:u1\|ISP1362_dc_arbitrator:the_ISP1362_dc\|cpu_data_master_requests_ISP1362_dc~48'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { DE2_70_NET_SOPC:u1|sd_cmd_s1_arbitrator:the_sd_cmd_s1|cpu_data_master_requests_sd_cmd_s1~36 DE2_70_NET_SOPC:u1|ISP1362_dc_arbitrator:the_ISP1362_dc|cpu_data_master_requests_ISP1362_dc~48 } "NODE_NAME" } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 354 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.299 ns) + CELL(0.150 ns) 4.913 ns DE2_70_NET_SOPC:u1\|ISP1362_dc_arbitrator:the_ISP1362_dc\|ISP1362_dc_in_a_read_cycle~25 7 COMB LCCOMB_X43_Y15_N24 17 " "Info: 7: + IC(1.299 ns) + CELL(0.150 ns) = 4.913 ns; Loc. = LCCOMB_X43_Y15_N24; Fanout = 17; COMB Node = 'DE2_70_NET_SOPC:u1\|ISP1362_dc_arbitrator:the_ISP1362_dc\|ISP1362_dc_in_a_read_cycle~25'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.449 ns" { DE2_70_NET_SOPC:u1|ISP1362_dc_arbitrator:the_ISP1362_dc|cpu_data_master_requests_ISP1362_dc~48 DE2_70_NET_SOPC:u1|ISP1362_dc_arbitrator:the_ISP1362_dc|ISP1362_dc_in_a_read_cycle~25 } "NODE_NAME" } } { "DE2_70_NET_SOPC.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET_SOPC.v" 384 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.554 ns) + CELL(0.271 ns) 6.738 ns DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_hc_export_OTG_RD_N~173 8 COMB LCCOMB_X48_Y20_N2 1 " "Info: 8: + IC(1.554 ns) + CELL(0.271 ns) = 6.738 ns; Loc. = LCCOMB_X48_Y20_N2; Fanout = 1; COMB Node = 'DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_hc_export_OTG_RD_N~173'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.825 ns" { DE2_70_NET_SOPC:u1|ISP1362_dc_arbitrator:the_ISP1362_dc|ISP1362_dc_in_a_read_cycle~25 DE2_70_NET_SOPC:u1|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|avs_hc_export_OTG_RD_N~173 } "NODE_NAME" } } { "terasic_isp1362/hdl/ISP1362_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_isp1362/hdl/ISP1362_IF.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 7.132 ns DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_hc_export_OTG_RD_N~176 9 COMB LCCOMB_X48_Y20_N12 1 " "Info: 9: + IC(0.244 ns) + CELL(0.150 ns) = 7.132 ns; Loc. = LCCOMB_X48_Y20_N12; Fanout = 1; COMB Node = 'DE2_70_NET_SOPC:u1\|ISP1362:the_ISP1362\|ISP1362_IF:the_ISP1362_IF\|avs_hc_export_OTG_RD_N~176'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { DE2_70_NET_SOPC:u1|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|avs_hc_export_OTG_RD_N~173 DE2_70_NET_SOPC:u1|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|avs_hc_export_OTG_RD_N~176 } "NODE_NAME" } } { "terasic_isp1362/hdl/ISP1362_IF.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/terasic_isp1362/hdl/ISP1362_IF.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.435 ns) + CELL(2.788 ns) 14.355 ns oOTG_OE_N 10 PIN PIN_D10 0 " "Info: 10: + IC(4.435 ns) + CELL(2.788 ns) = 14.355 ns; Loc. = PIN_D10; Fanout = 0; PIN Node = 'oOTG_OE_N'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.223 ns" { DE2_70_NET_SOPC:u1|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|avs_hc_export_OTG_RD_N~176 oOTG_OE_N } "NODE_NAME" } } { "DE2_70_NET.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/DE2_70_NET.v" 320 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.497 ns ( 31.33 % ) " "Info: Total cell delay = 4.497 ns ( 31.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.858 ns ( 68.67 % ) " "Info: Total interconnect delay = 9.858 ns ( 68.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "14.355 ns" { DE2_70_NET_SOPC:u1|cpu:the_cpu|d_address_tag_field[12] DE2_70_NET_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|cpu_data_master_requests_ssram_s1~69 DE2_70_NET_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|cpu_data_master_requests_ssram_s1~70 DE2_70_NET_SOPC:u1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~50 DE2_70_NET_SOPC:u1|sd_cmd_s1_arbitrator:the_sd_cmd_s1|cpu_data_master_requests_sd_cmd_s1~36 DE2_70_NET_SOPC:u1|ISP1362_dc_arbitrator:the_ISP1362_dc|cpu_data_master_requests_ISP1362_dc~48 DE2_70_NET_SOPC:u1|ISP1362_dc_arbitrator:the_ISP1362_dc|ISP1362_dc_in_a_read_cycle~25 DE2_70_NET_SOPC:u1|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|avs_hc_export_OTG_RD_N~173 DE2_70_NET_SOPC:u1|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|avs_hc_export_OTG_RD_N~176 oOTG_OE_N } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "14.355 ns" { DE2_70_NET_SOPC:u1|cpu:the_cpu|d_address_tag_field[12] DE2_70_NET_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|cpu_data_master_requests_ssram_s1~69 DE2_70_NET_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|cpu_data_master_requests_ssram_s1~70 DE2_70_NET_SOPC:u1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~50 DE2_70_NET_SOPC:u1|sd_cmd_s1_arbitrator:the_sd_cmd_s1|cpu_data_master_requests_sd_cmd_s1~36 DE2_70_NET_SOPC:u1|ISP1362_dc_arbitrator:the_ISP1362_dc|cpu_data_master_requests_ISP1362_dc~48 DE2_70_NET_SOPC:u1|ISP1362_dc_arbitrator:the_ISP1362_dc|ISP1362_dc_in_a_read_cycle~25 DE2_70_NET_SOPC:u1|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|avs_hc_export_OTG_RD_N~173 DE2_70_NET_SOPC:u1|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|avs_hc_export_OTG_RD_N~176 oOTG_OE_N } { 0.000ns 0.338ns 0.682ns 0.249ns 0.272ns 0.785ns 1.299ns 1.554ns 0.244ns 4.435ns } { 0.000ns 0.275ns 0.413ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.150ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.763 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl DE2_70_NET_SOPC:u1|cpu:the_cpu|d_address_tag_field[12] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.763 ns" { DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 DE2_70_NET_SOPC:u1|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl DE2_70_NET_SOPC:u1|cpu:the_cpu|d_address_tag_field[12] } { 0.000ns 1.025ns 1.201ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "14.355 ns" { DE2_70_NET_SOPC:u1|cpu:the_cpu|d_address_tag_field[12] DE2_70_NET_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|cpu_data_master_requests_ssram_s1~69 DE2_70_NET_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|cpu_data_master_requests_ssram_s1~70 DE2_70_NET_SOPC:u1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~50 DE2_70_NET_SOPC:u1|sd_cmd_s1_arbitrator:the_sd_cmd_s1|cpu_data_master_requests_sd_cmd_s1~36 DE2_70_NET_SOPC:u1|ISP1362_dc_arbitrator:the_ISP1362_dc|cpu_data_master_requests_ISP1362_dc~48 DE2_70_NET_SOPC:u1|ISP1362_dc_arbitrator:the_ISP1362_dc|ISP1362_dc_in_a_read_cycle~25 DE2_70_NET_SOPC:u1|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|avs_hc_export_OTG_RD_N~173 DE2_70_NET_SOPC:u1|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|avs_hc_export_OTG_RD_N~176 oOTG_OE_N } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "14.355 ns" { DE2_70_NET_SOPC:u1|cpu:the_cpu|d_address_tag_field[12] DE2_70_NET_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|cpu_data_master_requests_ssram_s1~69 DE2_70_NET_SOPC:u1|tristate_bridge_ssram_avalon_slave_arbitrator:the_tristate_bridge_ssram_avalon_slave|cpu_data_master_requests_ssram_s1~70 DE2_70_NET_SOPC:u1|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~50 DE2_70_NET_SOPC:u1|sd_cmd_s1_arbitrator:the_sd_cmd_s1|cpu_data_master_requests_sd_cmd_s1~36 DE2_70_NET_SOPC:u1|ISP1362_dc_arbitrator:the_ISP1362_dc|cpu_data_master_requests_ISP1362_dc~48 DE2_70_NET_SOPC:u1|ISP1362_dc_arbitrator:the_ISP1362_dc|ISP1362_dc_in_a_read_cycle~25 DE2_70_NET_SOPC:u1|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|avs_hc_export_OTG_RD_N~173 DE2_70_NET_SOPC:u1|ISP1362:the_ISP1362|ISP1362_IF:the_ISP1362_IF|avs_hc_export_OTG_RD_N~176 oOTG_OE_N } { 0.000ns 0.338ns 0.682ns 0.249ns 0.272ns 0.785ns 1.299ns 1.554ns 0.244ns 4.435ns } { 0.000ns 0.275ns 0.413ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.150ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.622 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.622 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.622 ns) 2.622 ns altera_reserved_tdo 2 PIN PIN_R4 0 " "Info: 2: + IC(0.000 ns) + CELL(2.622 ns) = 2.622 ns; Loc. = PIN_R4; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.622 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 100.00 % ) " "Info: Total cell delay = 2.622 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.622 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.622 ns" { altera_internal_jtag~TDO altera_reserved_tdo } { 0.000ns 0.000ns } { 0.000ns 2.622ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|sr\[37\] altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 1.570 ns register " "Info: th for register \"DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|sr\[37\]\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 1.570 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.589 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.589 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y26_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G1 198 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 198; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.178 ns) + CELL(0.537 ns) 4.589 ns DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|sr\[37\] 3 REG LCFF_X34_Y14_N11 2 " "Info: 3: + IC(1.178 ns) + CELL(0.537 ns) = 4.589 ns; Loc. = LCFF_X34_Y14_N11; Fanout = 2; REG Node = 'DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|sr\[37\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.715 ns" { altera_internal_jtag~TCKUTAPclkctrl DE2_70_NET_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[37] } "NODE_NAME" } } { "cpu_jtag_debug_module.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu_jtag_debug_module.v" 227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 11.70 % ) " "Info: Total cell delay = 0.537 ns ( 11.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.052 ns ( 88.30 % ) " "Info: Total interconnect delay = 4.052 ns ( 88.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.589 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl DE2_70_NET_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[37] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.589 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl DE2_70_NET_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[37] } { 0.000ns 2.874ns 1.178ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "cpu_jtag_debug_module.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu_jtag_debug_module.v" 227 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.285 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.285 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y26_N0 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y26_N0; Fanout = 17; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.919 ns) + CELL(0.366 ns) 3.285 ns DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|sr\[37\] 2 REG LCFF_X34_Y14_N11 2 " "Info: 2: + IC(2.919 ns) + CELL(0.366 ns) = 3.285 ns; Loc. = LCFF_X34_Y14_N11; Fanout = 2; REG Node = 'DE2_70_NET_SOPC:u1\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|sr\[37\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.285 ns" { altera_internal_jtag~TDIUTAP DE2_70_NET_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[37] } "NODE_NAME" } } { "cpu_jtag_debug_module.v" "" { Text "C:/DE2_70/DE2_70_Demonstrations/DE2_70_NET/cpu_jtag_debug_module.v" 227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 11.14 % ) " "Info: Total cell delay = 0.366 ns ( 11.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.919 ns ( 88.86 % ) " "Info: Total interconnect delay = 2.919 ns ( 88.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.285 ns" { altera_internal_jtag~TDIUTAP DE2_70_NET_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[37] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.285 ns" { altera_internal_jtag~TDIUTAP DE2_70_NET_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[37] } { 0.000ns 2.919ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.589 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl DE2_70_NET_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[37] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.589 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl DE2_70_NET_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[37] } { 0.000ns 2.874ns 1.178ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.285 ns" { altera_internal_jtag~TDIUTAP DE2_70_NET_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[37] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.285 ns" { altera_internal_jtag~TDIUTAP DE2_70_NET_SOPC:u1|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[37] } { 0.000ns 2.919ns } { 0.000ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Allocated 180 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 20 18:09:05 2007 " "Info: Processing ended: Thu Sep 20 18:09:05 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 622 s " "Info: Quartus II Full Compilation was successful. 0 errors, 622 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
