
*** Running vivado
    with args -log arm_design_axi_gpio_2_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source arm_design_axi_gpio_2_0.tcl



****** Vivado v2025.2 (64-bit)
  **** SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
  **** IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
  **** SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
  **** Start of session at: Fri Dec  5 15:19:53 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source arm_design_axi_gpio_2_0.tcl -notrace
create_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 576.059 ; gain = 218.785
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP arm_design_axi_gpio_2_0, cache-ID = 01d8daef6644683c.
INFO: [Common 17-206] Exiting Vivado at Fri Dec  5 15:20:29 2025...
