--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
an<0>       |         8.094(R)|      SLOW  |         4.121(R)|      FAST  |clk_BUFGP         |   0.000|
an<1>       |         8.000(R)|      SLOW  |         4.030(R)|      FAST  |clk_BUFGP         |   0.000|
an<2>       |         7.902(R)|      SLOW  |         4.057(R)|      FAST  |clk_BUFGP         |   0.000|
an<3>       |         7.956(R)|      SLOW  |         4.106(R)|      FAST  |clk_BUFGP         |   0.000|
led_out     |         7.200(R)|      SLOW  |         3.728(R)|      FAST  |clk_BUFGP         |   0.000|
seg<0>      |         9.161(R)|      SLOW  |         4.108(R)|      FAST  |clk_BUFGP         |   0.000|
seg<1>      |         8.769(R)|      SLOW  |         4.019(R)|      FAST  |clk_BUFGP         |   0.000|
seg<2>      |         8.787(R)|      SLOW  |         4.091(R)|      FAST  |clk_BUFGP         |   0.000|
seg<3>      |         9.242(R)|      SLOW  |         4.088(R)|      FAST  |clk_BUFGP         |   0.000|
seg<4>      |         9.167(R)|      SLOW  |         4.059(R)|      FAST  |clk_BUFGP         |   0.000|
seg<5>      |         8.926(R)|      SLOW  |         3.904(R)|      FAST  |clk_BUFGP         |   0.000|
seg<6>      |         8.845(R)|      SLOW  |         3.935(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.475|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Apr 27 21:02:42 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 215 MB



