/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [33:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [13:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_12z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [36:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [11:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire [15:0] celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = !(in_data[126] ? celloutsig_1_2z[2] : celloutsig_1_0z);
  assign celloutsig_0_2z = !(celloutsig_0_1z ? celloutsig_0_1z : celloutsig_0_1z);
  assign celloutsig_1_3z = !(celloutsig_1_0z ? in_data[138] : celloutsig_1_1z);
  assign celloutsig_0_5z = ~celloutsig_0_2z;
  assign celloutsig_0_8z = ~celloutsig_0_4z;
  assign celloutsig_0_1z = ~celloutsig_0_0z;
  assign celloutsig_1_1z = ~celloutsig_1_0z;
  assign celloutsig_1_17z = celloutsig_1_4z[0] | ~(celloutsig_1_9z[0]);
  assign celloutsig_0_9z = celloutsig_0_0z | ~(celloutsig_0_5z);
  assign celloutsig_0_18z = celloutsig_0_12z[30] | celloutsig_0_13z[2];
  assign celloutsig_1_2z = { in_data[122:117], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } + in_data[179:168];
  assign celloutsig_0_10z = { celloutsig_0_7z[7:2], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_4z } == in_data[49:39];
  assign celloutsig_0_4z = { in_data[68:60], celloutsig_0_1z, celloutsig_0_1z } === { in_data[46:37], celloutsig_0_2z };
  assign celloutsig_0_20z = celloutsig_0_7z[8:2] === { celloutsig_0_19z[5:0], celloutsig_0_18z };
  assign celloutsig_0_0z = ! in_data[54:27];
  assign celloutsig_1_8z = in_data[128:113] * { celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_3z = { in_data[7:3], celloutsig_0_0z } * { in_data[14:11], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_12z = celloutsig_1_8z[15:12] * { celloutsig_1_7z[8:7], celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_1_6z = | celloutsig_1_2z[4:0];
  assign celloutsig_1_16z = ^ { celloutsig_1_9z[5:1], celloutsig_1_10z };
  assign celloutsig_0_6z = ^ { celloutsig_0_3z[5:4], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_0z = ^ in_data[143:138];
  assign celloutsig_1_10z = ^ celloutsig_1_5z[4:2];
  assign celloutsig_1_19z = { celloutsig_1_12z[3:1], celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_9z } >> { celloutsig_1_12z[3], celloutsig_1_14z, celloutsig_1_16z, celloutsig_1_5z, celloutsig_1_18z, celloutsig_1_18z, celloutsig_1_16z, celloutsig_1_17z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_1_4z = celloutsig_1_2z[6:3] >> { celloutsig_1_2z[8:7], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_7z = { in_data[134:125], celloutsig_1_6z, celloutsig_1_3z } >> { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_7z = { in_data[8:7], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z } <<< in_data[24:11];
  assign celloutsig_0_19z = celloutsig_0_12z[17:10] <<< { celloutsig_0_12z[32:26], celloutsig_0_2z };
  assign celloutsig_1_5z = { in_data[183], celloutsig_1_4z } <<< in_data[188:184];
  assign celloutsig_0_13z = { in_data[10:6], celloutsig_0_6z } - { in_data[43:39], celloutsig_0_10z };
  assign celloutsig_1_9z = celloutsig_1_8z[15:10] - celloutsig_1_7z[5:0];
  assign celloutsig_1_14z = { celloutsig_1_7z[1:0], celloutsig_1_3z, celloutsig_1_6z } - { in_data[143:141], celloutsig_1_6z };
  always_latch
    if (clkin_data[0]) celloutsig_0_12z = 34'h000000000;
    else if (!celloutsig_1_18z) celloutsig_0_12z = { in_data[39:20], celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_9z };
  assign { out_data[128:96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z[33:2], celloutsig_0_19z, celloutsig_0_20z };
endmodule
