Timing Violation Report Max Delay Analysis

SmartTime Version v11.9
Microsemi Corporation - Microsemi Libero Software Release v11.9 (Version 11.9.0.4)
Date: Fri Apr 19 17:01:45 2019


Design: TOP
Family: SmartFusion
Die: A2F200M3F
Package: 484 FBGA
Temperature Range: 0 - 85 C
Voltage Range: 1.425 - 1.575 V
Speed Grade: STD
Design State: Post-Layout
Data source: Silicon verified
Min Operating Conditions: BEST - 1.575 V - 0 C
Max Operating Conditions: WORST - 1.425 V - 85 C
Using Enhanced Min Delay Analysis
Scenario for Timing Analysis: Primary


Path 1
  From:                  LED_VERILOG_0/bit_counter[5]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            15.169
  Slack (ns):            -5.559
  Arrival (ns):          20.388
  Required (ns):         14.829

Path 2
  From:                  LED_VERILOG_0/bit_counter[9]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            14.985
  Slack (ns):            -5.508
  Arrival (ns):          20.337
  Required (ns):         14.829

Path 3
  From:                  LED_VERILOG_0/bit_counter[4]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            14.924
  Slack (ns):            -5.314
  Arrival (ns):          20.143
  Required (ns):         14.829

Path 4
  From:                  LED_VERILOG_0/bit_counter_1[9]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            14.481
  Slack (ns):            -5.004
  Arrival (ns):          19.833
  Required (ns):         14.829

Path 5
  From:                  LED_VERILOG_0/bit_counter_0[9]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            14.488
  Slack (ns):            -4.971
  Arrival (ns):          19.800
  Required (ns):         14.829

Path 6
  From:                  LED_VERILOG_0/data_counter[16]:CLK
  To:                    LED_VERILOG_0/data_counter[19]:D
  Delay (ns):            14.220
  Slack (ns):            -4.710
  Arrival (ns):          19.472
  Required (ns):         14.762

Path 7
  From:                  LED_VERILOG_0/data_counter[16]:CLK
  To:                    LED_VERILOG_0/data_counter[15]:D
  Delay (ns):            14.043
  Slack (ns):            -4.565
  Arrival (ns):          19.295
  Required (ns):         14.730

Path 8
  From:                  LED_VERILOG_0/color[573]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.693
  Slack (ns):            -4.216
  Arrival (ns):          19.045
  Required (ns):         14.829

Path 9
  From:                  LED_VERILOG_0/color[61]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.682
  Slack (ns):            -4.205
  Arrival (ns):          19.034
  Required (ns):         14.829

Path 10
  From:                  LED_VERILOG_0/data_counter[16]:CLK
  To:                    LED_VERILOG_0/data_counter[18]:D
  Delay (ns):            13.682
  Slack (ns):            -4.200
  Arrival (ns):          18.934
  Required (ns):         14.734

Path 11
  From:                  LED_VERILOG_0/color[541]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.677
  Slack (ns):            -4.200
  Arrival (ns):          19.029
  Required (ns):         14.829

Path 12
  From:                  LED_VERILOG_0/color[45]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.666
  Slack (ns):            -4.189
  Arrival (ns):          19.018
  Required (ns):         14.829

Path 13
  From:                  LED_VERILOG_0/color[29]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.666
  Slack (ns):            -4.189
  Arrival (ns):          19.018
  Required (ns):         14.829

Path 14
  From:                  LED_VERILOG_0/color[557]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.677
  Slack (ns):            -4.187
  Arrival (ns):          19.016
  Required (ns):         14.829

Path 15
  From:                  LED_VERILOG_0/color[318]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.776
  Slack (ns):            -4.171
  Arrival (ns):          19.000
  Required (ns):         14.829

Path 16
  From:                  LED_VERILOG_0/color[525]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.661
  Slack (ns):            -4.171
  Arrival (ns):          19.000
  Required (ns):         14.829

Path 17
  From:                  LED_VERILOG_0/color[549]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.661
  Slack (ns):            -4.171
  Arrival (ns):          19.000
  Required (ns):         14.829

Path 18
  From:                  LED_VERILOG_0/color[286]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.765
  Slack (ns):            -4.160
  Arrival (ns):          18.989
  Required (ns):         14.829

Path 19
  From:                  LED_VERILOG_0/color[13]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.650
  Slack (ns):            -4.160
  Arrival (ns):          18.989
  Required (ns):         14.829

Path 20
  From:                  LED_VERILOG_0/color[37]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.650
  Slack (ns):            -4.160
  Arrival (ns):          18.989
  Required (ns):         14.829

Path 21
  From:                  LED_VERILOG_0/color[302]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.760
  Slack (ns):            -4.155
  Arrival (ns):          18.984
  Required (ns):         14.829

Path 22
  From:                  LED_VERILOG_0/color[565]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.677
  Slack (ns):            -4.154
  Arrival (ns):          18.983
  Required (ns):         14.829

Path 23
  From:                  LED_VERILOG_0/color[53]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.666
  Slack (ns):            -4.149
  Arrival (ns):          18.978
  Required (ns):         14.829

Path 24
  From:                  LED_VERILOG_0/color[270]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.749
  Slack (ns):            -4.144
  Arrival (ns):          18.973
  Required (ns):         14.829

Path 25
  From:                  LED_VERILOG_0/color[533]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.661
  Slack (ns):            -4.144
  Arrival (ns):          18.973
  Required (ns):         14.829

Path 26
  From:                  LED_VERILOG_0/color[383]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.693
  Slack (ns):            -4.134
  Arrival (ns):          18.963
  Required (ns):         14.829

Path 27
  From:                  LED_VERILOG_0/color[21]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.650
  Slack (ns):            -4.133
  Arrival (ns):          18.962
  Required (ns):         14.829

Path 28
  From:                  LED_VERILOG_0/color[574]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.607
  Slack (ns):            -4.130
  Arrival (ns):          18.959
  Required (ns):         14.829

Path 29
  From:                  LED_VERILOG_0/color[517]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.645
  Slack (ns):            -4.128
  Arrival (ns):          18.957
  Required (ns):         14.829

Path 30
  From:                  LED_VERILOG_0/color[351]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.682
  Slack (ns):            -4.123
  Arrival (ns):          18.952
  Required (ns):         14.829

Path 31
  From:                  LED_VERILOG_0/color[534]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.586
  Slack (ns):            -4.109
  Arrival (ns):          18.938
  Required (ns):         14.829

Path 32
  From:                  LED_VERILOG_0/color[367]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.671
  Slack (ns):            -4.101
  Arrival (ns):          18.930
  Required (ns):         14.829

Path 33
  From:                  LED_VERILOG_0/color[22]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.590
  Slack (ns):            -4.100
  Arrival (ns):          18.929
  Required (ns):         14.829

Path 34
  From:                  LED_VERILOG_0/color[375]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.663
  Slack (ns):            -4.094
  Arrival (ns):          18.923
  Required (ns):         14.829

Path 35
  From:                  LED_VERILOG_0/color[335]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.660
  Slack (ns):            -4.091
  Arrival (ns):          18.920
  Required (ns):         14.829

Path 36
  From:                  LED_VERILOG_0/color[343]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.652
  Slack (ns):            -4.083
  Arrival (ns):          18.912
  Required (ns):         14.829

Path 37
  From:                  LED_VERILOG_0/color[558]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.560
  Slack (ns):            -4.083
  Arrival (ns):          18.912
  Required (ns):         14.829

Path 38
  From:                  LED_VERILOG_0/color[359]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.647
  Slack (ns):            -4.078
  Arrival (ns):          18.907
  Required (ns):         14.829

Path 39
  From:                  LED_VERILOG_0/color[327]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.636
  Slack (ns):            -4.077
  Arrival (ns):          18.906
  Required (ns):         14.829

Path 40
  From:                  LED_VERILOG_0/color[46]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.549
  Slack (ns):            -4.072
  Arrival (ns):          18.901
  Required (ns):         14.829

Path 41
  From:                  LED_VERILOG_0/color[542]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.560
  Slack (ns):            -4.070
  Arrival (ns):          18.899
  Required (ns):         14.829

Path 42
  From:                  LED_VERILOG_0/color[30]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.549
  Slack (ns):            -4.059
  Arrival (ns):          18.888
  Required (ns):         14.829

Path 43
  From:                  LED_VERILOG_0/color[54]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.592
  Slack (ns):            -4.059
  Arrival (ns):          18.888
  Required (ns):         14.829

Path 44
  From:                  LED_VERILOG_0/color[14]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.533
  Slack (ns):            -4.056
  Arrival (ns):          18.885
  Required (ns):         14.829

Path 45
  From:                  LED_VERILOG_0/color[566]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.588
  Slack (ns):            -4.055
  Arrival (ns):          18.884
  Required (ns):         14.829

Path 46
  From:                  LED_VERILOG_0/color[526]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.544
  Slack (ns):            -4.054
  Arrival (ns):          18.883
  Required (ns):         14.829

Path 47
  From:                  LED_VERILOG_0/color[62]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.594
  Slack (ns):            -4.050
  Arrival (ns):          18.879
  Required (ns):         14.829

Path 48
  From:                  LED_VERILOG_0/color[550]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.573
  Slack (ns):            -4.039
  Arrival (ns):          18.868
  Required (ns):         14.829

Path 49
  From:                  LED_VERILOG_0/color[5]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.634
  Slack (ns):            -4.038
  Arrival (ns):          18.867
  Required (ns):         14.829

Path 50
  From:                  LED_VERILOG_0/data_counter[19]:CLK
  To:                    LED_VERILOG_0/data_counter[19]:D
  Delay (ns):            13.504
  Slack (ns):            -4.026
  Arrival (ns):          18.756
  Required (ns):         14.730

Path 51
  From:                  LED_VERILOG_0/data_counter[10]:CLK
  To:                    LED_VERILOG_0/data_counter[19]:D
  Delay (ns):            13.484
  Slack (ns):            -4.022
  Arrival (ns):          18.784
  Required (ns):         14.762

Path 52
  From:                  LED_VERILOG_0/color[38]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.547
  Slack (ns):            -4.013
  Arrival (ns):          18.842
  Required (ns):         14.829

Path 53
  From:                  LED_VERILOG_0/color[518]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.542
  Slack (ns):            -4.009
  Arrival (ns):          18.838
  Required (ns):         14.829

Path 54
  From:                  LED_VERILOG_0/color[6]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.531
  Slack (ns):            -3.997
  Arrival (ns):          18.826
  Required (ns):         14.829

Path 55
  From:                  MSS01_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    LED_VERILOG_0/color[268]:E
  Delay (ns):            15.301
  Slack (ns):            -3.996
  Arrival (ns):          18.856
  Required (ns):         14.860

Path 56
  From:                  LED_VERILOG_0/data_counter[15]:CLK
  To:                    LED_VERILOG_0/data_counter[19]:D
  Delay (ns):            13.442
  Slack (ns):            -3.964
  Arrival (ns):          18.694
  Required (ns):         14.730

Path 57
  From:                  LED_VERILOG_0/color[575]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.467
  Slack (ns):            -3.957
  Arrival (ns):          18.786
  Required (ns):         14.829

Path 58
  From:                  LED_VERILOG_0/color[63]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.456
  Slack (ns):            -3.946
  Arrival (ns):          18.775
  Required (ns):         14.829

Path 59
  From:                  LED_VERILOG_0/color[543]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.451
  Slack (ns):            -3.941
  Arrival (ns):          18.770
  Required (ns):         14.829

Path 60
  From:                  LED_VERILOG_0/color[563]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.400
  Slack (ns):            -3.923
  Arrival (ns):          18.752
  Required (ns):         14.829

Path 61
  From:                  LED_VERILOG_0/color[31]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.440
  Slack (ns):            -3.917
  Arrival (ns):          18.746
  Required (ns):         14.829

Path 62
  From:                  LED_VERILOG_0/color[547]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.384
  Slack (ns):            -3.894
  Arrival (ns):          18.723
  Required (ns):         14.829

Path 63
  From:                  LED_VERILOG_0/color[35]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.373
  Slack (ns):            -3.883
  Arrival (ns):          18.712
  Required (ns):         14.829

Path 64
  From:                  LED_VERILOG_0/data_counter[10]:CLK
  To:                    LED_VERILOG_0/data_counter[15]:D
  Delay (ns):            13.307
  Slack (ns):            -3.877
  Arrival (ns):          18.607
  Required (ns):         14.730

Path 65
  From:                  LED_VERILOG_0/color[51]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.389
  Slack (ns):            -3.872
  Arrival (ns):          18.701
  Required (ns):         14.829

Path 66
  From:                  LED_VERILOG_0/color[562]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.354
  Slack (ns):            -3.864
  Arrival (ns):          18.693
  Required (ns):         14.829

Path 67
  From:                  LED_VERILOG_0/color[530]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.338
  Slack (ns):            -3.861
  Arrival (ns):          18.690
  Required (ns):         14.829

Path 68
  From:                  LED_VERILOG_0/color[531]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.384
  Slack (ns):            -3.861
  Arrival (ns):          18.690
  Required (ns):         14.829

Path 69
  From:                  LED_VERILOG_0/data_counter[16]:CLK
  To:                    LED_VERILOG_0/data_counter[13]:D
  Delay (ns):            13.337
  Slack (ns):            -3.859
  Arrival (ns):          18.589
  Required (ns):         14.730

Path 70
  From:                  LED_VERILOG_0/data_counter[0]:CLK
  To:                    LED_VERILOG_0/data_counter[19]:D
  Delay (ns):            13.302
  Slack (ns):            -3.855
  Arrival (ns):          18.585
  Required (ns):         14.730

Path 71
  From:                  LED_VERILOG_0/color[50]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.343
  Slack (ns):            -3.853
  Arrival (ns):          18.682
  Required (ns):         14.829

Path 72
  From:                  LED_VERILOG_0/color[19]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.373
  Slack (ns):            -3.850
  Arrival (ns):          18.679
  Required (ns):         14.829

Path 73
  From:                  LED_VERILOG_0/color[515]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.368
  Slack (ns):            -3.845
  Arrival (ns):          18.674
  Required (ns):         14.829

Path 74
  From:                  LED_VERILOG_0/data_counter[19]:CLK
  To:                    LED_VERILOG_0/data_counter[15]:D
  Delay (ns):            13.321
  Slack (ns):            -3.843
  Arrival (ns):          18.573
  Required (ns):         14.730

Path 75
  From:                  LED_VERILOG_0/bit_counter[3]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.432
  Slack (ns):            -3.841
  Arrival (ns):          18.670
  Required (ns):         14.829

Path 76
  From:                  LED_VERILOG_0/color[18]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.327
  Slack (ns):            -3.837
  Arrival (ns):          18.666
  Required (ns):         14.829

Path 77
  From:                  LED_VERILOG_0/color[3]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.357
  Slack (ns):            -3.834
  Arrival (ns):          18.663
  Required (ns):         14.829

Path 78
  From:                  LED_VERILOG_0/data_counter[16]:CLK
  To:                    LED_VERILOG_0/data_counter[14]:D
  Delay (ns):            13.311
  Slack (ns):            -3.833
  Arrival (ns):          18.563
  Required (ns):         14.730

Path 79
  From:                  LED_VERILOG_0/color[252]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.384
  Slack (ns):            -3.825
  Arrival (ns):          18.654
  Required (ns):         14.829

Path 80
  From:                  LED_VERILOG_0/color[244]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.368
  Slack (ns):            -3.816
  Arrival (ns):          18.645
  Required (ns):         14.829

Path 81
  From:                  LED_VERILOG_0/color[236]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.368
  Slack (ns):            -3.816
  Arrival (ns):          18.645
  Required (ns):         14.829

Path 82
  From:                  LED_VERILOG_0/color[220]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.373
  Slack (ns):            -3.814
  Arrival (ns):          18.643
  Required (ns):         14.829

Path 83
  From:                  LED_VERILOG_0/color[212]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.357
  Slack (ns):            -3.805
  Arrival (ns):          18.634
  Required (ns):         14.829

Path 84
  From:                  LED_VERILOG_0/color[204]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.357
  Slack (ns):            -3.798
  Arrival (ns):          18.627
  Required (ns):         14.829

Path 85
  From:                  LED_VERILOG_0/color[196]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.341
  Slack (ns):            -3.789
  Arrival (ns):          18.618
  Required (ns):         14.829

Path 86
  From:                  LED_VERILOG_0/color[228]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.352
  Slack (ns):            -3.783
  Arrival (ns):          18.612
  Required (ns):         14.829

Path 87
  From:                  LED_VERILOG_0/data_counter[14]:CLK
  To:                    LED_VERILOG_0/data_counter[19]:D
  Delay (ns):            13.240
  Slack (ns):            -3.762
  Arrival (ns):          18.492
  Required (ns):         14.730

Path 88
  From:                  LED_VERILOG_0/data_counter[15]:CLK
  To:                    LED_VERILOG_0/data_counter[15]:D
  Delay (ns):            13.240
  Slack (ns):            -3.762
  Arrival (ns):          18.492
  Required (ns):         14.730

Path 89
  From:                  MSS01_0/MSS_ADLIB_INST/U_CORE:GLB
  To:                    LED_VERILOG_0/color[266]:E
  Delay (ns):            15.004
  Slack (ns):            -3.735
  Arrival (ns):          18.559
  Required (ns):         14.824

Path 90
  From:                  LED_VERILOG_0/data_counter[1]:CLK
  To:                    LED_VERILOG_0/data_counter[19]:D
  Delay (ns):            13.162
  Slack (ns):            -3.715
  Arrival (ns):          18.445
  Required (ns):         14.730

Path 91
  From:                  LED_VERILOG_0/data_counter[13]:CLK
  To:                    LED_VERILOG_0/data_counter[19]:D
  Delay (ns):            13.167
  Slack (ns):            -3.689
  Arrival (ns):          18.419
  Required (ns):         14.730

Path 92
  From:                  LED_VERILOG_0/data_counter[0]:CLK
  To:                    LED_VERILOG_0/data_counter[15]:D
  Delay (ns):            13.117
  Slack (ns):            -3.670
  Arrival (ns):          18.400
  Required (ns):         14.730

Path 93
  From:                  DistanceSensor_0/data_buffer[1]:CLK
  To:                    DistanceSensor_0/data_buffer[31]:D
  Delay (ns):            13.158
  Slack (ns):            -3.669
  Arrival (ns):          18.454
  Required (ns):         14.785

Path 94
  From:                  LED_VERILOG_0/color[475]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.158
  Slack (ns):            -3.655
  Arrival (ns):          18.484
  Required (ns):         14.829

Path 95
  From:                  LED_VERILOG_0/color[120]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.132
  Slack (ns):            -3.655
  Arrival (ns):          18.484
  Required (ns):         14.829

Path 96
  From:                  LED_VERILOG_0/data_counter[4]:CLK
  To:                    LED_VERILOG_0/data_counter[19]:D
  Delay (ns):            13.133
  Slack (ns):            -3.654
  Arrival (ns):          18.416
  Required (ns):         14.762

Path 97
  From:                  LED_VERILOG_0/color[507]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.169
  Slack (ns):            -3.652
  Arrival (ns):          18.481
  Required (ns):         14.829

Path 98
  From:                  DistanceSensor_0/data_buffer[2]:CLK
  To:                    DistanceSensor_0/data_buffer[31]:D
  Delay (ns):            13.128
  Slack (ns):            -3.639
  Arrival (ns):          18.424
  Required (ns):         14.785

Path 99
  From:                  LED_VERILOG_0/color[491]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.153
  Slack (ns):            -3.636
  Arrival (ns):          18.465
  Required (ns):         14.829

Path 100
  From:                  LED_VERILOG_0/color[483]:CLK
  To:                    LED_VERILOG_0/LED:D
  Delay (ns):            13.146
  Slack (ns):            -3.636
  Arrival (ns):          18.465
  Required (ns):         14.829

