// Seed: 1737471119
`timescale 1 ps / 1ps `timescale 1 ps / 1ps
module module_0 ();
  always @(posedge id_0 or posedge id_0);
  assign id_0 = id_0;
  assign id_0 = id_0;
  assign id_0[1] = id_0;
  logic id_1;
endmodule
