// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.3
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="sobel_filter,hls_ip_2013_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-2,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.230000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=0,HLS_SYN_LUT=0}" *)

module sobel_filter (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        inter_pix_data_V_dout,
        inter_pix_data_V_empty_n,
        inter_pix_data_V_read,
        inter_pix_strb_V_dout,
        inter_pix_strb_V_empty_n,
        inter_pix_strb_V_read,
        inter_pix_user_V_dout,
        inter_pix_user_V_empty_n,
        inter_pix_user_V_read,
        inter_pix_last_V_dout,
        inter_pix_last_V_empty_n,
        inter_pix_last_V_read,
        inter_pix_tdest_V_dout,
        inter_pix_tdest_V_empty_n,
        inter_pix_tdest_V_read,
        out_pix_data_V_din,
        out_pix_data_V_full_n,
        out_pix_data_V_write,
        out_pix_strb_V_din,
        out_pix_strb_V_full_n,
        out_pix_strb_V_write,
        out_pix_user_V_din,
        out_pix_user_V_full_n,
        out_pix_user_V_write,
        out_pix_last_V_din,
        out_pix_last_V_full_n,
        out_pix_last_V_write,
        out_pix_tdest_V_din,
        out_pix_tdest_V_full_n,
        out_pix_tdest_V_write,
        rows,
        cols,
        C_XR0C0,
        C_XR0C1,
        C_XR0C2,
        C_XR1C0,
        C_XR1C1,
        C_XR1C2,
        C_XR2C0,
        C_XR2C1,
        C_XR2C2,
        C_YR0C0,
        C_YR0C1,
        C_YR0C2,
        C_YR1C0,
        C_YR1C1,
        C_YR1C2,
        C_YR2C0,
        C_YR2C1,
        C_YR2C2,
        c_high_thesh,
        c_low_thresh,
        c_invert
);

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] inter_pix_data_V_dout;
input   inter_pix_data_V_empty_n;
output   inter_pix_data_V_read;
input  [3:0] inter_pix_strb_V_dout;
input   inter_pix_strb_V_empty_n;
output   inter_pix_strb_V_read;
input  [0:0] inter_pix_user_V_dout;
input   inter_pix_user_V_empty_n;
output   inter_pix_user_V_read;
input  [0:0] inter_pix_last_V_dout;
input   inter_pix_last_V_empty_n;
output   inter_pix_last_V_read;
input  [0:0] inter_pix_tdest_V_dout;
input   inter_pix_tdest_V_empty_n;
output   inter_pix_tdest_V_read;
output  [31:0] out_pix_data_V_din;
input   out_pix_data_V_full_n;
output   out_pix_data_V_write;
output  [3:0] out_pix_strb_V_din;
input   out_pix_strb_V_full_n;
output   out_pix_strb_V_write;
output  [0:0] out_pix_user_V_din;
input   out_pix_user_V_full_n;
output   out_pix_user_V_write;
output  [0:0] out_pix_last_V_din;
input   out_pix_last_V_full_n;
output   out_pix_last_V_write;
output  [0:0] out_pix_tdest_V_din;
input   out_pix_tdest_V_full_n;
output   out_pix_tdest_V_write;
input  [31:0] rows;
input  [31:0] cols;
input  [31:0] C_XR0C0;
input  [31:0] C_XR0C1;
input  [31:0] C_XR0C2;
input  [31:0] C_XR1C0;
input  [31:0] C_XR1C1;
input  [31:0] C_XR1C2;
input  [31:0] C_XR2C0;
input  [31:0] C_XR2C1;
input  [31:0] C_XR2C2;
input  [31:0] C_YR0C0;
input  [31:0] C_YR0C1;
input  [31:0] C_YR0C2;
input  [31:0] C_YR1C0;
input  [31:0] C_YR1C1;
input  [31:0] C_YR1C2;
input  [31:0] C_YR2C0;
input  [31:0] C_YR2C1;
input  [31:0] C_YR2C2;
input  [31:0] c_high_thesh;
input  [31:0] c_low_thresh;
input  [31:0] c_invert;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg inter_pix_data_V_read;
reg inter_pix_strb_V_read;
reg inter_pix_user_V_read;
reg inter_pix_last_V_read;
reg inter_pix_tdest_V_read;
reg out_pix_data_V_write;
reg out_pix_strb_V_write;
reg out_pix_user_V_write;
reg out_pix_last_V_write;
reg out_pix_tdest_V_write;
reg   [1:0] ap_CS_fsm = 2'b00;
reg   [31:0] col_assign_reg_607;
reg   [31:0] ap_reg_ppstg_col_assign_reg_607_pp0_it1;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg   [0:0] tmp_42_reg_1799;
reg   [0:0] tmp_49_reg_1831;
reg    ap_sig_bdd_110;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg    ap_reg_ppiten_pp0_it11 = 1'b0;
reg    ap_reg_ppiten_pp0_it12 = 1'b0;
reg    ap_reg_ppiten_pp0_it13 = 1'b0;
reg    ap_reg_ppiten_pp0_it14 = 1'b0;
reg    ap_reg_ppiten_pp0_it15 = 1'b0;
reg    ap_reg_ppiten_pp0_it16 = 1'b0;
reg    ap_reg_ppiten_pp0_it17 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_42_reg_1799_pp0_it17;
reg   [0:0] or_cond1_reg_1851;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1851_pp0_it17;
reg    ap_sig_bdd_168;
reg    ap_reg_ppiten_pp0_it18 = 1'b0;
reg   [31:0] ap_reg_ppstg_col_assign_reg_607_pp0_it2;
reg   [31:0] ap_reg_ppstg_col_assign_reg_607_pp0_it3;
reg   [31:0] ap_reg_ppstg_col_assign_reg_607_pp0_it4;
wire   [31:0] tmp_fu_620_p2;
reg   [31:0] tmp_reg_1659;
wire   [31:0] tmp_41_fu_626_p2;
reg   [31:0] tmp_41_reg_1664;
wire   [31:0] tmp_55_fu_632_p2;
reg   [31:0] tmp_55_reg_1669;
wire   [31:0] tmp_59_fu_638_p2;
reg   [31:0] tmp_59_reg_1674;
wire   [15:0] tmp_31_0_i_fu_712_p1;
reg   [15:0] tmp_31_0_i_reg_1679;
wire   [15:0] tmp_33_0_i_fu_716_p1;
reg   [15:0] tmp_33_0_i_reg_1684;
wire   [15:0] tmp_31_0_1_i_fu_720_p1;
reg   [15:0] tmp_31_0_1_i_reg_1689;
wire   [15:0] tmp_33_0_1_i_fu_724_p1;
reg   [15:0] tmp_33_0_1_i_reg_1694;
wire   [15:0] tmp_31_0_2_i_fu_728_p1;
reg   [15:0] tmp_31_0_2_i_reg_1699;
wire   [15:0] tmp_33_0_2_i_fu_732_p1;
reg   [15:0] tmp_33_0_2_i_reg_1704;
wire   [15:0] tmp_31_1_i_fu_736_p1;
reg   [15:0] tmp_31_1_i_reg_1709;
wire   [15:0] tmp_33_1_i_fu_740_p1;
reg   [15:0] tmp_33_1_i_reg_1714;
wire   [15:0] tmp_31_1_1_i_fu_744_p1;
reg   [15:0] tmp_31_1_1_i_reg_1719;
wire   [15:0] tmp_33_1_1_i_fu_748_p1;
reg   [15:0] tmp_33_1_1_i_reg_1724;
wire   [15:0] tmp_31_1_2_i_fu_752_p1;
reg   [15:0] tmp_31_1_2_i_reg_1729;
wire   [15:0] tmp_33_1_2_i_fu_756_p1;
reg   [15:0] tmp_33_1_2_i_reg_1734;
wire   [15:0] tmp_31_2_i_fu_760_p1;
reg   [15:0] tmp_31_2_i_reg_1739;
wire   [15:0] tmp_33_2_i_fu_764_p1;
reg   [15:0] tmp_33_2_i_reg_1744;
wire   [15:0] tmp_31_2_1_i_fu_768_p1;
reg   [15:0] tmp_31_2_1_i_reg_1749;
wire   [15:0] tmp_33_2_1_i_fu_772_p1;
reg   [15:0] tmp_33_2_1_i_reg_1754;
wire   [15:0] tmp_31_2_2_i_fu_776_p1;
reg   [15:0] tmp_31_2_2_i_reg_1759;
wire   [0:0] tmp_35_i_fu_780_p2;
reg   [0:0] tmp_35_i_reg_1764;
wire   [31:0] row_1_fu_791_p2;
reg   [31:0] row_1_reg_1772;
wire   [0:0] icmp_fu_807_p2;
reg   [0:0] icmp_reg_1777;
wire   [0:0] tmp_s_fu_786_p2;
wire   [0:0] tmp_38_fu_813_p2;
reg   [0:0] tmp_38_reg_1783;
wire   [0:0] tmp_48_fu_819_p2;
reg   [0:0] tmp_48_reg_1788;
wire   [0:0] tmp_56_fu_824_p2;
reg   [0:0] tmp_56_reg_1793;
wire   [0:0] tmp_42_fu_829_p2;
reg   [0:0] ap_reg_ppstg_tmp_42_reg_1799_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_42_reg_1799_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_42_reg_1799_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_42_reg_1799_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_42_reg_1799_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_42_reg_1799_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_42_reg_1799_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_42_reg_1799_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_42_reg_1799_pp0_it9;
reg   [0:0] ap_reg_ppstg_tmp_42_reg_1799_pp0_it10;
reg   [0:0] ap_reg_ppstg_tmp_42_reg_1799_pp0_it11;
reg   [0:0] ap_reg_ppstg_tmp_42_reg_1799_pp0_it12;
reg   [0:0] ap_reg_ppstg_tmp_42_reg_1799_pp0_it13;
reg   [0:0] ap_reg_ppstg_tmp_42_reg_1799_pp0_it14;
reg   [0:0] ap_reg_ppstg_tmp_42_reg_1799_pp0_it15;
reg   [0:0] ap_reg_ppstg_tmp_42_reg_1799_pp0_it16;
wire   [31:0] col_fu_834_p2;
reg   [31:0] col_reg_1803;
wire   [0:0] tmp_43_fu_840_p2;
reg   [0:0] tmp_43_reg_1808;
reg   [0:0] ap_reg_ppstg_tmp_43_reg_1808_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_43_reg_1808_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_43_reg_1808_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_43_reg_1808_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_43_reg_1808_pp0_it5;
wire   [63:0] tmp_44_fu_845_p1;
reg   [63:0] tmp_44_reg_1815;
reg   [63:0] ap_reg_ppstg_tmp_44_reg_1815_pp0_it1;
reg   [10:0] buff_A_M_1_addr_reg_1820;
reg   [10:0] ap_reg_ppstg_buff_A_M_1_addr_reg_1820_pp0_it1;
wire   [0:0] tmp_49_fu_851_p2;
reg   [0:0] ap_reg_ppstg_tmp_49_reg_1831_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_49_reg_1831_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_49_reg_1831_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_49_reg_1831_pp0_it4;
wire   [0:0] or_cond_fu_872_p2;
reg   [0:0] or_cond_reg_1835;
reg   [0:0] ap_reg_ppstg_or_cond_reg_1835_pp0_it1;
wire   [0:0] tmp_60_fu_877_p2;
reg   [0:0] tmp_60_reg_1841;
wire   [0:0] sel_tmp5_demorgan_fu_882_p2;
reg   [0:0] sel_tmp5_demorgan_reg_1846;
wire   [0:0] or_cond1_fu_893_p2;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1851_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1851_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1851_pp0_it3;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1851_pp0_it4;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1851_pp0_it5;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1851_pp0_it6;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1851_pp0_it7;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1851_pp0_it8;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1851_pp0_it9;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1851_pp0_it10;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1851_pp0_it11;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1851_pp0_it12;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1851_pp0_it13;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1851_pp0_it14;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1851_pp0_it15;
reg   [0:0] ap_reg_ppstg_or_cond1_reg_1851_pp0_it16;
wire   [0:0] tmp_62_fu_898_p2;
reg   [0:0] tmp_62_reg_1855;
reg   [0:0] ap_reg_ppstg_tmp_62_reg_1855_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_62_reg_1855_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_62_reg_1855_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_62_reg_1855_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_62_reg_1855_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_62_reg_1855_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_62_reg_1855_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_62_reg_1855_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_62_reg_1855_pp0_it9;
reg   [0:0] ap_reg_ppstg_tmp_62_reg_1855_pp0_it10;
reg   [0:0] ap_reg_ppstg_tmp_62_reg_1855_pp0_it11;
reg   [0:0] ap_reg_ppstg_tmp_62_reg_1855_pp0_it12;
reg   [0:0] ap_reg_ppstg_tmp_62_reg_1855_pp0_it13;
reg   [0:0] ap_reg_ppstg_tmp_62_reg_1855_pp0_it14;
reg   [0:0] ap_reg_ppstg_tmp_62_reg_1855_pp0_it15;
reg   [0:0] ap_reg_ppstg_tmp_62_reg_1855_pp0_it16;
reg   [0:0] ap_reg_ppstg_tmp_62_reg_1855_pp0_it17;
wire   [7:0] buff_A_M_1_q0;
reg   [7:0] buff_A_M_1_load_reg_1860;
wire   [7:0] buff_A_M_0_q0;
reg   [7:0] return_value_reg_1865;
reg   [7:0] tempx_G_V_reg_1871;
reg   [7:0] ap_reg_ppstg_tempx_G_V_reg_1871_pp0_it2;
reg   [7:0] tempx_R_V_reg_1878;
reg   [7:0] ap_reg_ppstg_tempx_R_V_reg_1878_pp0_it2;
wire   [0:0] sel_tmp3_fu_952_p2;
reg   [0:0] sel_tmp3_reg_1890;
wire   [0:0] sel_tmp6_fu_962_p2;
reg   [0:0] sel_tmp6_reg_1895;
wire   [0:0] tmp_76_fu_988_p2;
reg   [0:0] tmp_76_reg_1905;
reg   [0:0] ap_reg_ppstg_tmp_76_reg_1905_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_76_reg_1905_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_76_reg_1905_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_76_reg_1905_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_76_reg_1905_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_76_reg_1905_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_76_reg_1905_pp0_it9;
reg   [0:0] ap_reg_ppstg_tmp_76_reg_1905_pp0_it10;
reg   [0:0] ap_reg_ppstg_tmp_76_reg_1905_pp0_it11;
reg   [0:0] ap_reg_ppstg_tmp_76_reg_1905_pp0_it12;
reg   [0:0] ap_reg_ppstg_tmp_76_reg_1905_pp0_it13;
reg   [0:0] ap_reg_ppstg_tmp_76_reg_1905_pp0_it14;
reg   [0:0] ap_reg_ppstg_tmp_76_reg_1905_pp0_it15;
reg   [0:0] ap_reg_ppstg_tmp_76_reg_1905_pp0_it16;
reg   [0:0] ap_reg_ppstg_tmp_76_reg_1905_pp0_it17;
wire   [15:0] tmp9_fu_1035_p2;
reg   [15:0] tmp9_reg_1910;
wire   [15:0] tmp11_cast_fu_1057_p1;
reg   [15:0] tmp11_cast_reg_1915;
reg   [7:0] buff_C_M_1_2_2_load_reg_1920;
reg   [7:0] buff_C_M_0_1_reg_1930;
reg   [7:0] ap_reg_ppstg_buff_C_M_0_1_reg_1930_pp0_it5;
reg   [7:0] ap_reg_ppstg_buff_C_M_0_1_reg_1930_pp0_it6;
reg   [7:0] ap_reg_ppstg_buff_C_M_0_1_reg_1930_pp0_it7;
reg   [7:0] ap_reg_ppstg_buff_C_M_0_1_reg_1930_pp0_it8;
reg   [7:0] buff_C_M_1_1_reg_1936;
reg   [7:0] ap_reg_ppstg_buff_C_M_1_1_reg_1936_pp0_it5;
reg   [7:0] ap_reg_ppstg_buff_C_M_1_1_reg_1936_pp0_it6;
reg   [7:0] ap_reg_ppstg_buff_C_M_1_1_reg_1936_pp0_it7;
reg   [7:0] ap_reg_ppstg_buff_C_M_1_1_reg_1936_pp0_it8;
reg   [7:0] tmp_i_reg_1942;
wire   [15:0] tmp5_fu_1149_p2;
reg   [15:0] tmp5_reg_1947;
wire   [15:0] tmp15_cast_fu_1171_p1;
reg   [15:0] tmp15_cast_reg_1952;
wire   [7:0] buff_C_M_1_2_fu_1175_p3;
reg   [7:0] buff_C_M_1_2_reg_1957;
reg   [7:0] ap_reg_ppstg_buff_C_M_1_2_reg_1957_pp0_it5;
reg   [7:0] ap_reg_ppstg_buff_C_M_1_2_reg_1957_pp0_it6;
reg   [7:0] ap_reg_ppstg_buff_C_M_1_2_reg_1957_pp0_it7;
wire   [7:0] buff_C_M_0_2_fu_1181_p3;
reg   [7:0] buff_C_M_0_2_reg_1962;
reg   [7:0] ap_reg_ppstg_buff_C_M_0_2_reg_1962_pp0_it5;
reg   [7:0] ap_reg_ppstg_buff_C_M_0_2_reg_1962_pp0_it6;
reg   [7:0] ap_reg_ppstg_buff_C_M_0_2_reg_1962_pp0_it7;
reg   [7:0] tmp_i1_reg_1967;
reg   [7:0] buff_C_M_2_2_load_1_reg_1972;
reg   [7:0] ap_reg_ppstg_buff_C_M_2_2_load_1_reg_1972_pp0_it7;
reg   [7:0] ap_reg_ppstg_buff_C_M_2_2_load_1_reg_1972_pp0_it8;
wire   [7:0] buff_C_M_2_2_fu_1231_p3;
reg   [7:0] buff_C_M_2_2_reg_1977;
reg   [7:0] buff_C_M_2_2_load_reg_1982;
reg   [7:0] ap_reg_ppstg_buff_C_M_2_2_load_reg_1982_pp0_it7;
wire   [15:0] tmp_30_0_i_fu_1260_p1;
wire   [15:0] tmp_30_0_2_i_fu_1274_p1;
wire   [15:0] tmp_30_1_2_i_fu_1287_p1;
wire   [15:0] tmp_30_2_i_fu_1300_p1;
wire   [15:0] tmp_30_0_1_i_fu_1325_p1;
wire   [15:0] tmp_30_1_i_fu_1338_p1;
wire   [15:0] tmp_30_1_1_i_fu_1352_p1;
wire   [15:0] tmp_30_2_1_i_fu_1365_p1;
wire   [15:0] grp_fu_1249_p2;
reg   [15:0] tmp_32_2_2_i_reg_2040;
wire   [15:0] grp_fu_1264_p2;
reg   [15:0] tmp_32_0_i_reg_2046;
wire   [15:0] grp_fu_1269_p2;
reg   [15:0] tmp_34_0_i_reg_2051;
wire   [15:0] grp_fu_1290_p2;
reg   [15:0] tmp_32_1_2_i_reg_2056;
wire   [15:0] grp_fu_1295_p2;
reg   [15:0] tmp_34_1_2_i_reg_2061;
wire   [15:0] grp_fu_1304_p2;
reg   [15:0] tmp_32_2_i_reg_2066;
wire   [15:0] grp_fu_1309_p2;
reg   [15:0] tmp_34_2_i_reg_2071;
wire   [15:0] tmp13_fu_1382_p2;
reg   [15:0] tmp13_reg_2076;
wire   [15:0] tmp20_fu_1387_p2;
reg   [15:0] tmp20_reg_2081;
wire   [15:0] tmp8_fu_1392_p2;
reg   [15:0] tmp8_reg_2086;
wire   [15:0] tmp10_fu_1397_p2;
reg   [15:0] tmp10_reg_2091;
wire   [15:0] tmp12_fu_1402_p2;
reg   [15:0] tmp12_reg_2096;
wire   [15:0] tmp14_fu_1407_p2;
reg   [15:0] tmp14_reg_2101;
wire   [15:0] tmp16_fu_1412_p2;
reg   [15:0] tmp16_reg_2106;
wire   [15:0] tmp17_fu_1417_p2;
reg   [15:0] tmp17_reg_2111;
wire   [15:0] tmp19_fu_1422_p2;
reg   [15:0] tmp19_reg_2116;
wire   [15:0] tmp21_fu_1427_p2;
reg   [15:0] tmp21_reg_2121;
wire   [15:0] tmp11_fu_1432_p2;
reg   [15:0] tmp11_reg_2126;
wire   [15:0] tmp15_fu_1436_p2;
reg   [15:0] tmp15_reg_2131;
wire   [15:0] tmp18_fu_1440_p2;
reg   [15:0] tmp18_reg_2136;
wire   [15:0] tmp22_fu_1444_p2;
reg   [15:0] tmp22_reg_2141;
wire   [15:0] x_weight_2_2_2_i_fu_1448_p2;
reg   [15:0] x_weight_2_2_2_i_reg_2146;
wire   [15:0] y_weight_2_2_2_i_fu_1452_p2;
reg   [15:0] y_weight_2_2_2_i_reg_2153;
wire   [15:0] tmp_19_i_fu_1466_p3;
reg   [15:0] tmp_19_i_reg_2160;
wire   [15:0] tmp_22_i_fu_1483_p3;
reg   [15:0] tmp_22_i_reg_2165;
wire   [0:0] tmp_23_i_fu_1494_p2;
reg   [0:0] tmp_23_i_reg_2170;
wire   [7:0] edge_val_fu_1504_p2;
reg   [7:0] edge_val_reg_2175;
wire   [7:0] edge_val1_i_fu_1510_p3;
reg   [7:0] edge_val1_i_reg_2180;
wire   [0:0] tmp_27_i_fu_1520_p2;
reg   [0:0] tmp_27_i_reg_2185;
wire   [0:0] tmp_28_i_fu_1525_p2;
reg   [0:0] tmp_28_i_reg_2191;
wire   [7:0] edge_val_1_fu_1537_p3;
reg   [7:0] edge_val_1_reg_2196;
wire   [10:0] buff_A_M_0_address0;
reg    buff_A_M_0_ce0;
wire   [10:0] buff_A_M_0_address1;
reg    buff_A_M_0_ce1;
reg    buff_A_M_0_we1;
wire   [7:0] buff_A_M_0_d1;
wire   [10:0] buff_A_M_1_address0;
reg    buff_A_M_1_ce0;
wire   [10:0] buff_A_M_1_address1;
reg    buff_A_M_1_ce1;
reg    buff_A_M_1_we1;
wire   [7:0] buff_A_M_1_d1;
wire   [10:0] buff_A_M_2_address0;
reg    buff_A_M_2_ce0;
reg    buff_A_M_2_we0;
wire   [7:0] buff_A_M_2_d0;
wire   [10:0] buff_A_M_2_address1;
reg    buff_A_M_2_ce1;
wire   [7:0] buff_A_M_2_q1;
reg   [31:0] row_reg_596;
reg   [31:0] col_assign_phi_fu_611_p4;
wire   [63:0] tmp_53_fu_1072_p1;
wire   [63:0] tmp_50_fu_1198_p1;
reg   [7:0] buff_C_M_1_2_2_fu_288;
reg   [7:0] tempx_B_V_1_fu_292;
wire   [7:0] tempx_B_V_fu_903_p1;
reg   [7:0] tempx_G_V_1_fu_296;
reg   [7:0] tempx_R_V_1_fu_300;
reg   [7:0] buff_C_M_2_2_s_fu_304;
reg   [7:0] buff_C_M_0_1_s_fu_308;
reg   [7:0] buff_C_M_0_2_s_fu_312;
reg   [7:0] buff_C_M_2_1_s_fu_316;
reg   [7:0] buff_C_M_1_1_s_fu_320;
reg   [7:0] buff_C_M_1_2_s_fu_324;
wire   [7:0] tmp_67_fu_644_p1;
wire   [7:0] tmp_81_fu_680_p1;
wire   [7:0] tmp_68_fu_648_p1;
wire   [7:0] tmp_82_fu_684_p1;
wire   [7:0] tmp_73_fu_652_p1;
wire   [7:0] tmp_83_fu_688_p1;
wire   [7:0] tmp_74_fu_656_p1;
wire   [7:0] tmp_84_fu_692_p1;
wire   [7:0] tmp_75_fu_660_p1;
wire   [7:0] tmp_85_fu_696_p1;
wire   [7:0] tmp_77_fu_664_p1;
wire   [7:0] tmp_86_fu_700_p1;
wire   [7:0] tmp_78_fu_668_p1;
wire   [7:0] tmp_87_fu_704_p1;
wire   [7:0] tmp_79_fu_672_p1;
wire   [7:0] tmp_88_fu_708_p1;
wire   [7:0] tmp_80_fu_676_p1;
wire   [30:0] tmp_89_fu_797_p4;
wire   [30:0] tmp_91_fu_856_p4;
wire   [0:0] icmp1_fu_866_p2;
wire   [0:0] tmp_61_fu_887_p2;
wire   [7:0] grp_fu_931_p0;
wire   [4:0] grp_fu_931_p1;
wire   [0:0] sel_tmp2_demorgan_fu_942_p2;
wire   [0:0] sel_tmp2_fu_946_p2;
wire   [0:0] sel_tmp5_fu_957_p2;
wire   [7:0] grp_fu_978_p0;
wire   [4:0] grp_fu_978_p1;
wire   [0:0] tmp_71_fu_984_p2;
wire   [13:0] p_shl_i_fu_993_p3;
wire   [8:0] p_shl1_i_fu_1004_p3;
wire   [14:0] p_shl2_i_fu_1018_p3;
wire   [15:0] p_shl1_i_cast_fu_1011_p1;
wire   [15:0] p_shl2_i_cast_fu_1025_p1;
wire   [15:0] tmp1_fu_1029_p2;
wire   [15:0] p_shl_i_cast_fu_1000_p1;
wire   [8:0] tmp_2_i_cast1_fu_1015_p1;
wire   [8:0] tmp2_fu_1041_p2;
wire   [12:0] tmp12_cast_fu_1047_p1;
wire   [12:0] grp_fu_931_p2;
wire   [12:0] tmp3_fu_1051_p2;
wire   [15:0] tmp_8_i_fu_1083_p2;
wire   [13:0] p_shl_i1_fu_1103_p3;
wire   [8:0] p_shl1_i1_fu_1115_p3;
wire   [14:0] p_shl2_i1_fu_1131_p3;
wire   [15:0] p_shl1_i1_cast_fu_1123_p1;
wire   [15:0] p_shl2_i1_cast_fu_1139_p1;
wire   [15:0] tmp4_fu_1143_p2;
wire   [15:0] p_shl_i1_cast_fu_1111_p1;
wire   [8:0] tmp_2_i1_cast1_fu_1127_p1;
wire   [8:0] tmp6_fu_1155_p2;
wire   [12:0] tmp16_cast_fu_1161_p1;
wire   [12:0] grp_fu_978_p2;
wire   [12:0] tmp7_fu_1165_p2;
wire   [15:0] tmp_8_i1_fu_1209_p2;
wire   [7:0] y_2_fu_1226_p2;
wire   [7:0] grp_fu_1249_p0;
wire   [7:0] grp_fu_1249_p1;
wire   [7:0] grp_fu_1264_p0;
wire   [7:0] grp_fu_1264_p1;
wire   [7:0] grp_fu_1269_p0;
wire   [7:0] grp_fu_1269_p1;
wire   [7:0] grp_fu_1277_p0;
wire   [7:0] grp_fu_1277_p1;
wire   [7:0] grp_fu_1282_p0;
wire   [7:0] grp_fu_1282_p1;
wire   [7:0] grp_fu_1290_p0;
wire   [7:0] grp_fu_1290_p1;
wire   [7:0] grp_fu_1295_p0;
wire   [7:0] grp_fu_1295_p1;
wire   [7:0] grp_fu_1304_p0;
wire   [7:0] grp_fu_1304_p1;
wire   [7:0] grp_fu_1309_p0;
wire   [7:0] grp_fu_1309_p1;
wire   [7:0] grp_fu_1328_p0;
wire   [7:0] grp_fu_1328_p1;
wire   [7:0] grp_fu_1333_p0;
wire   [7:0] grp_fu_1333_p1;
wire   [7:0] grp_fu_1342_p0;
wire   [7:0] grp_fu_1342_p1;
wire   [7:0] grp_fu_1347_p0;
wire   [7:0] grp_fu_1347_p1;
wire   [7:0] grp_fu_1355_p0;
wire   [7:0] grp_fu_1355_p1;
wire   [7:0] grp_fu_1360_p0;
wire   [7:0] grp_fu_1360_p1;
wire   [7:0] grp_fu_1368_p0;
wire   [7:0] grp_fu_1368_p1;
wire   [7:0] grp_fu_1373_p0;
wire   [7:0] grp_fu_1373_p1;
wire   [15:0] grp_fu_1277_p2;
wire   [15:0] grp_fu_1282_p2;
wire   [15:0] grp_fu_1368_p2;
wire   [15:0] grp_fu_1355_p2;
wire   [15:0] grp_fu_1328_p2;
wire   [15:0] grp_fu_1342_p2;
wire   [15:0] grp_fu_1373_p2;
wire   [15:0] grp_fu_1360_p2;
wire   [15:0] grp_fu_1333_p2;
wire   [15:0] grp_fu_1347_p2;
wire   [0:0] tmp_17_i_fu_1456_p2;
wire   [15:0] tmp_18_i_fu_1461_p2;
wire   [0:0] tmp_20_i_fu_1473_p2;
wire   [15:0] tmp_21_i_fu_1478_p2;
wire   [15:0] edge_weight_fu_1490_p2;
wire   [7:0] tmp_92_fu_1500_p1;
wire   [31:0] tmp_26_i_fu_1516_p1;
wire   [0:0] tmp_70_fu_1533_p2;
wire   [7:0] edge_val_1_fu_1537_p1;
wire   [7:0] edge_val_2_fu_1544_p2;
wire   [7:0] edge_val_4_fu_1549_p3;
wire   [7:0] edge_R_V_fu_1555_p3;
wire   [23:0] tmp_72_fu_1562_p4;
reg    grp_fu_931_ce;
reg    grp_fu_978_ce;
reg    grp_fu_1249_ce;
reg    grp_fu_1264_ce;
reg    grp_fu_1269_ce;
reg    grp_fu_1277_ce;
reg    grp_fu_1282_ce;
reg    grp_fu_1290_ce;
reg    grp_fu_1295_ce;
reg    grp_fu_1304_ce;
reg    grp_fu_1309_ce;
reg    grp_fu_1328_ce;
reg    grp_fu_1333_ce;
reg    grp_fu_1342_ce;
reg    grp_fu_1347_ce;
reg    grp_fu_1355_ce;
reg    grp_fu_1360_ce;
reg    grp_fu_1368_ce;
reg    grp_fu_1373_ce;
reg   [1:0] ap_NS_fsm;
wire   [15:0] grp_fu_1249_p10;
wire   [12:0] grp_fu_931_p00;
wire   [12:0] grp_fu_978_p00;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 2'b00;
parameter    ap_ST_st2_fsm_1 = 2'b1;
parameter    ap_ST_pp0_stg0_fsm_2 = 2'b10;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_FFFFFFFF = 32'b11111111111111111111111111111111;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv31_1 = 31'b1;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv13_19 = 13'b11001;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv9_80 = 9'b10000000;
parameter    ap_const_lv8_10 = 8'b10000;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv16_FF = 16'b11111111;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_true = 1'b1;


sobel_filter_buff_A_M_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buff_A_M_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( buff_A_M_0_address0 ),
    .ce0( buff_A_M_0_ce0 ),
    .q0( buff_A_M_0_q0 ),
    .address1( buff_A_M_0_address1 ),
    .ce1( buff_A_M_0_ce1 ),
    .we1( buff_A_M_0_we1 ),
    .d1( buff_A_M_0_d1 )
);

sobel_filter_buff_A_M_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buff_A_M_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( buff_A_M_1_address0 ),
    .ce0( buff_A_M_1_ce0 ),
    .q0( buff_A_M_1_q0 ),
    .address1( buff_A_M_1_address1 ),
    .ce1( buff_A_M_1_ce1 ),
    .we1( buff_A_M_1_we1 ),
    .d1( buff_A_M_1_d1 )
);

sobel_filter_buff_A_M_2 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buff_A_M_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( buff_A_M_2_address0 ),
    .ce0( buff_A_M_2_ce0 ),
    .we0( buff_A_M_2_we0 ),
    .d0( buff_A_M_2_d0 ),
    .address1( buff_A_M_2_address1 ),
    .ce1( buff_A_M_2_ce1 ),
    .q1( buff_A_M_2_q1 )
);

sobel_filter_mul_8ns_5ns_13_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sobel_filter_mul_8ns_5ns_13_3_U1(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_931_p0 ),
    .din1( grp_fu_931_p1 ),
    .ce( grp_fu_931_ce ),
    .dout( grp_fu_931_p2 )
);

sobel_filter_mul_8ns_5ns_13_3 #(
    .ID( 2 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sobel_filter_mul_8ns_5ns_13_3_U2(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_978_p0 ),
    .din1( grp_fu_978_p1 ),
    .ce( grp_fu_978_ce ),
    .dout( grp_fu_978_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 3 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U3(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1249_p0 ),
    .din1( grp_fu_1249_p1 ),
    .ce( grp_fu_1249_ce ),
    .dout( grp_fu_1249_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 4 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U4(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1264_p0 ),
    .din1( grp_fu_1264_p1 ),
    .ce( grp_fu_1264_ce ),
    .dout( grp_fu_1264_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 5 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U5(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1269_p0 ),
    .din1( grp_fu_1269_p1 ),
    .ce( grp_fu_1269_ce ),
    .dout( grp_fu_1269_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 6 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U6(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1277_p0 ),
    .din1( grp_fu_1277_p1 ),
    .ce( grp_fu_1277_ce ),
    .dout( grp_fu_1277_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 7 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U7(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1282_p0 ),
    .din1( grp_fu_1282_p1 ),
    .ce( grp_fu_1282_ce ),
    .dout( grp_fu_1282_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 8 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U8(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1290_p0 ),
    .din1( grp_fu_1290_p1 ),
    .ce( grp_fu_1290_ce ),
    .dout( grp_fu_1290_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 9 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U9(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1295_p0 ),
    .din1( grp_fu_1295_p1 ),
    .ce( grp_fu_1295_ce ),
    .dout( grp_fu_1295_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 10 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U10(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1304_p0 ),
    .din1( grp_fu_1304_p1 ),
    .ce( grp_fu_1304_ce ),
    .dout( grp_fu_1304_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 11 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U11(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1309_p0 ),
    .din1( grp_fu_1309_p1 ),
    .ce( grp_fu_1309_ce ),
    .dout( grp_fu_1309_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 12 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U12(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1328_p0 ),
    .din1( grp_fu_1328_p1 ),
    .ce( grp_fu_1328_ce ),
    .dout( grp_fu_1328_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 13 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U13(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1333_p0 ),
    .din1( grp_fu_1333_p1 ),
    .ce( grp_fu_1333_ce ),
    .dout( grp_fu_1333_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 14 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U14(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1342_p0 ),
    .din1( grp_fu_1342_p1 ),
    .ce( grp_fu_1342_ce ),
    .dout( grp_fu_1342_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 15 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U15(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1347_p0 ),
    .din1( grp_fu_1347_p1 ),
    .ce( grp_fu_1347_ce ),
    .dout( grp_fu_1347_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 16 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U16(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1355_p0 ),
    .din1( grp_fu_1355_p1 ),
    .ce( grp_fu_1355_ce ),
    .dout( grp_fu_1355_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 17 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U17(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1360_p0 ),
    .din1( grp_fu_1360_p1 ),
    .ce( grp_fu_1360_ce ),
    .dout( grp_fu_1360_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 18 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U18(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1368_p0 ),
    .din1( grp_fu_1368_p1 ),
    .ce( grp_fu_1368_ce ),
    .dout( grp_fu_1368_p2 )
);

sobel_filter_mul_8s_8ns_16_3 #(
    .ID( 19 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
sobel_filter_mul_8s_8ns_16_3_U19(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_1373_p0 ),
    .din1( grp_fu_1373_p1 ),
    .ce( grp_fu_1373_ce ),
    .dout( grp_fu_1373_p2 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & (ap_const_lv1_0 == tmp_42_fu_829_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_fu_786_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_fu_786_p2))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it10 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_fu_786_p2))) begin
            ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it11 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_fu_786_p2))) begin
            ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it12 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it12
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
            ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_fu_786_p2))) begin
            ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it13 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it13
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
            ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_fu_786_p2))) begin
            ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it14 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it14
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
            ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_fu_786_p2))) begin
            ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it15 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it15
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
            ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_fu_786_p2))) begin
            ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it16 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it16
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
            ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_fu_786_p2))) begin
            ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it17 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it17
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
            ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_fu_786_p2))) begin
            ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it18 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it18
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
            ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_fu_786_p2))) begin
            ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_fu_786_p2))) begin
            ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_fu_786_p2))) begin
            ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_fu_786_p2))) begin
            ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end else if ((((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_fu_786_p2)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) begin
            ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_fu_786_p2))) begin
            ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_fu_786_p2))) begin
            ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it8 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_fu_786_p2))) begin
            ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it9 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_fu_786_p2))) begin
            ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(tmp_42_reg_1799 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
        col_assign_reg_607 <= col_reg_1803;
    end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_fu_786_p2))) begin
        col_assign_reg_607 <= ap_const_lv32_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it3))) begin
        row_reg_596 <= row_1_reg_1772;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        row_reg_596 <= ap_const_lv32_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
        ap_reg_ppstg_buff_A_M_1_addr_reg_1820_pp0_it1 <= buff_A_M_1_addr_reg_1820;
        ap_reg_ppstg_buff_C_M_0_1_reg_1930_pp0_it5 <= buff_C_M_0_1_reg_1930;
        ap_reg_ppstg_buff_C_M_0_1_reg_1930_pp0_it6 <= ap_reg_ppstg_buff_C_M_0_1_reg_1930_pp0_it5;
        ap_reg_ppstg_buff_C_M_0_1_reg_1930_pp0_it7 <= ap_reg_ppstg_buff_C_M_0_1_reg_1930_pp0_it6;
        ap_reg_ppstg_buff_C_M_0_1_reg_1930_pp0_it8 <= ap_reg_ppstg_buff_C_M_0_1_reg_1930_pp0_it7;
        ap_reg_ppstg_buff_C_M_0_2_reg_1962_pp0_it5 <= buff_C_M_0_2_reg_1962;
        ap_reg_ppstg_buff_C_M_0_2_reg_1962_pp0_it6 <= ap_reg_ppstg_buff_C_M_0_2_reg_1962_pp0_it5;
        ap_reg_ppstg_buff_C_M_0_2_reg_1962_pp0_it7 <= ap_reg_ppstg_buff_C_M_0_2_reg_1962_pp0_it6;
        ap_reg_ppstg_buff_C_M_1_1_reg_1936_pp0_it5 <= buff_C_M_1_1_reg_1936;
        ap_reg_ppstg_buff_C_M_1_1_reg_1936_pp0_it6 <= ap_reg_ppstg_buff_C_M_1_1_reg_1936_pp0_it5;
        ap_reg_ppstg_buff_C_M_1_1_reg_1936_pp0_it7 <= ap_reg_ppstg_buff_C_M_1_1_reg_1936_pp0_it6;
        ap_reg_ppstg_buff_C_M_1_1_reg_1936_pp0_it8 <= ap_reg_ppstg_buff_C_M_1_1_reg_1936_pp0_it7;
        ap_reg_ppstg_buff_C_M_1_2_reg_1957_pp0_it5 <= buff_C_M_1_2_reg_1957;
        ap_reg_ppstg_buff_C_M_1_2_reg_1957_pp0_it6 <= ap_reg_ppstg_buff_C_M_1_2_reg_1957_pp0_it5;
        ap_reg_ppstg_buff_C_M_1_2_reg_1957_pp0_it7 <= ap_reg_ppstg_buff_C_M_1_2_reg_1957_pp0_it6;
        ap_reg_ppstg_buff_C_M_2_2_load_1_reg_1972_pp0_it7 <= buff_C_M_2_2_load_1_reg_1972;
        ap_reg_ppstg_buff_C_M_2_2_load_1_reg_1972_pp0_it8 <= ap_reg_ppstg_buff_C_M_2_2_load_1_reg_1972_pp0_it7;
        ap_reg_ppstg_buff_C_M_2_2_load_reg_1982_pp0_it7 <= buff_C_M_2_2_load_reg_1982;
        ap_reg_ppstg_col_assign_reg_607_pp0_it1 <= col_assign_reg_607;
        ap_reg_ppstg_col_assign_reg_607_pp0_it2 <= ap_reg_ppstg_col_assign_reg_607_pp0_it1;
        ap_reg_ppstg_col_assign_reg_607_pp0_it3 <= ap_reg_ppstg_col_assign_reg_607_pp0_it2;
        ap_reg_ppstg_col_assign_reg_607_pp0_it4 <= ap_reg_ppstg_col_assign_reg_607_pp0_it3;
        ap_reg_ppstg_or_cond1_reg_1851_pp0_it1 <= or_cond1_reg_1851;
        ap_reg_ppstg_or_cond1_reg_1851_pp0_it10 <= ap_reg_ppstg_or_cond1_reg_1851_pp0_it9;
        ap_reg_ppstg_or_cond1_reg_1851_pp0_it11 <= ap_reg_ppstg_or_cond1_reg_1851_pp0_it10;
        ap_reg_ppstg_or_cond1_reg_1851_pp0_it12 <= ap_reg_ppstg_or_cond1_reg_1851_pp0_it11;
        ap_reg_ppstg_or_cond1_reg_1851_pp0_it13 <= ap_reg_ppstg_or_cond1_reg_1851_pp0_it12;
        ap_reg_ppstg_or_cond1_reg_1851_pp0_it14 <= ap_reg_ppstg_or_cond1_reg_1851_pp0_it13;
        ap_reg_ppstg_or_cond1_reg_1851_pp0_it15 <= ap_reg_ppstg_or_cond1_reg_1851_pp0_it14;
        ap_reg_ppstg_or_cond1_reg_1851_pp0_it16 <= ap_reg_ppstg_or_cond1_reg_1851_pp0_it15;
        ap_reg_ppstg_or_cond1_reg_1851_pp0_it17 <= ap_reg_ppstg_or_cond1_reg_1851_pp0_it16;
        ap_reg_ppstg_or_cond1_reg_1851_pp0_it2 <= ap_reg_ppstg_or_cond1_reg_1851_pp0_it1;
        ap_reg_ppstg_or_cond1_reg_1851_pp0_it3 <= ap_reg_ppstg_or_cond1_reg_1851_pp0_it2;
        ap_reg_ppstg_or_cond1_reg_1851_pp0_it4 <= ap_reg_ppstg_or_cond1_reg_1851_pp0_it3;
        ap_reg_ppstg_or_cond1_reg_1851_pp0_it5 <= ap_reg_ppstg_or_cond1_reg_1851_pp0_it4;
        ap_reg_ppstg_or_cond1_reg_1851_pp0_it6 <= ap_reg_ppstg_or_cond1_reg_1851_pp0_it5;
        ap_reg_ppstg_or_cond1_reg_1851_pp0_it7 <= ap_reg_ppstg_or_cond1_reg_1851_pp0_it6;
        ap_reg_ppstg_or_cond1_reg_1851_pp0_it8 <= ap_reg_ppstg_or_cond1_reg_1851_pp0_it7;
        ap_reg_ppstg_or_cond1_reg_1851_pp0_it9 <= ap_reg_ppstg_or_cond1_reg_1851_pp0_it8;
        ap_reg_ppstg_or_cond_reg_1835_pp0_it1 <= or_cond_reg_1835;
        ap_reg_ppstg_tempx_G_V_reg_1871_pp0_it2 <= tempx_G_V_reg_1871;
        ap_reg_ppstg_tempx_R_V_reg_1878_pp0_it2 <= tempx_R_V_reg_1878;
        ap_reg_ppstg_tmp_42_reg_1799_pp0_it1 <= tmp_42_reg_1799;
        ap_reg_ppstg_tmp_42_reg_1799_pp0_it10 <= ap_reg_ppstg_tmp_42_reg_1799_pp0_it9;
        ap_reg_ppstg_tmp_42_reg_1799_pp0_it11 <= ap_reg_ppstg_tmp_42_reg_1799_pp0_it10;
        ap_reg_ppstg_tmp_42_reg_1799_pp0_it12 <= ap_reg_ppstg_tmp_42_reg_1799_pp0_it11;
        ap_reg_ppstg_tmp_42_reg_1799_pp0_it13 <= ap_reg_ppstg_tmp_42_reg_1799_pp0_it12;
        ap_reg_ppstg_tmp_42_reg_1799_pp0_it14 <= ap_reg_ppstg_tmp_42_reg_1799_pp0_it13;
        ap_reg_ppstg_tmp_42_reg_1799_pp0_it15 <= ap_reg_ppstg_tmp_42_reg_1799_pp0_it14;
        ap_reg_ppstg_tmp_42_reg_1799_pp0_it16 <= ap_reg_ppstg_tmp_42_reg_1799_pp0_it15;
        ap_reg_ppstg_tmp_42_reg_1799_pp0_it17 <= ap_reg_ppstg_tmp_42_reg_1799_pp0_it16;
        ap_reg_ppstg_tmp_42_reg_1799_pp0_it2 <= ap_reg_ppstg_tmp_42_reg_1799_pp0_it1;
        ap_reg_ppstg_tmp_42_reg_1799_pp0_it3 <= ap_reg_ppstg_tmp_42_reg_1799_pp0_it2;
        ap_reg_ppstg_tmp_42_reg_1799_pp0_it4 <= ap_reg_ppstg_tmp_42_reg_1799_pp0_it3;
        ap_reg_ppstg_tmp_42_reg_1799_pp0_it5 <= ap_reg_ppstg_tmp_42_reg_1799_pp0_it4;
        ap_reg_ppstg_tmp_42_reg_1799_pp0_it6 <= ap_reg_ppstg_tmp_42_reg_1799_pp0_it5;
        ap_reg_ppstg_tmp_42_reg_1799_pp0_it7 <= ap_reg_ppstg_tmp_42_reg_1799_pp0_it6;
        ap_reg_ppstg_tmp_42_reg_1799_pp0_it8 <= ap_reg_ppstg_tmp_42_reg_1799_pp0_it7;
        ap_reg_ppstg_tmp_42_reg_1799_pp0_it9 <= ap_reg_ppstg_tmp_42_reg_1799_pp0_it8;
        ap_reg_ppstg_tmp_43_reg_1808_pp0_it1 <= tmp_43_reg_1808;
        ap_reg_ppstg_tmp_43_reg_1808_pp0_it2 <= ap_reg_ppstg_tmp_43_reg_1808_pp0_it1;
        ap_reg_ppstg_tmp_43_reg_1808_pp0_it3 <= ap_reg_ppstg_tmp_43_reg_1808_pp0_it2;
        ap_reg_ppstg_tmp_43_reg_1808_pp0_it4 <= ap_reg_ppstg_tmp_43_reg_1808_pp0_it3;
        ap_reg_ppstg_tmp_43_reg_1808_pp0_it5 <= ap_reg_ppstg_tmp_43_reg_1808_pp0_it4;
        ap_reg_ppstg_tmp_44_reg_1815_pp0_it1 <= tmp_44_reg_1815;
        ap_reg_ppstg_tmp_49_reg_1831_pp0_it1 <= tmp_49_reg_1831;
        ap_reg_ppstg_tmp_49_reg_1831_pp0_it2 <= ap_reg_ppstg_tmp_49_reg_1831_pp0_it1;
        ap_reg_ppstg_tmp_49_reg_1831_pp0_it3 <= ap_reg_ppstg_tmp_49_reg_1831_pp0_it2;
        ap_reg_ppstg_tmp_49_reg_1831_pp0_it4 <= ap_reg_ppstg_tmp_49_reg_1831_pp0_it3;
        ap_reg_ppstg_tmp_62_reg_1855_pp0_it1 <= tmp_62_reg_1855;
        ap_reg_ppstg_tmp_62_reg_1855_pp0_it10 <= ap_reg_ppstg_tmp_62_reg_1855_pp0_it9;
        ap_reg_ppstg_tmp_62_reg_1855_pp0_it11 <= ap_reg_ppstg_tmp_62_reg_1855_pp0_it10;
        ap_reg_ppstg_tmp_62_reg_1855_pp0_it12 <= ap_reg_ppstg_tmp_62_reg_1855_pp0_it11;
        ap_reg_ppstg_tmp_62_reg_1855_pp0_it13 <= ap_reg_ppstg_tmp_62_reg_1855_pp0_it12;
        ap_reg_ppstg_tmp_62_reg_1855_pp0_it14 <= ap_reg_ppstg_tmp_62_reg_1855_pp0_it13;
        ap_reg_ppstg_tmp_62_reg_1855_pp0_it15 <= ap_reg_ppstg_tmp_62_reg_1855_pp0_it14;
        ap_reg_ppstg_tmp_62_reg_1855_pp0_it16 <= ap_reg_ppstg_tmp_62_reg_1855_pp0_it15;
        ap_reg_ppstg_tmp_62_reg_1855_pp0_it17 <= ap_reg_ppstg_tmp_62_reg_1855_pp0_it16;
        ap_reg_ppstg_tmp_62_reg_1855_pp0_it2 <= ap_reg_ppstg_tmp_62_reg_1855_pp0_it1;
        ap_reg_ppstg_tmp_62_reg_1855_pp0_it3 <= ap_reg_ppstg_tmp_62_reg_1855_pp0_it2;
        ap_reg_ppstg_tmp_62_reg_1855_pp0_it4 <= ap_reg_ppstg_tmp_62_reg_1855_pp0_it3;
        ap_reg_ppstg_tmp_62_reg_1855_pp0_it5 <= ap_reg_ppstg_tmp_62_reg_1855_pp0_it4;
        ap_reg_ppstg_tmp_62_reg_1855_pp0_it6 <= ap_reg_ppstg_tmp_62_reg_1855_pp0_it5;
        ap_reg_ppstg_tmp_62_reg_1855_pp0_it7 <= ap_reg_ppstg_tmp_62_reg_1855_pp0_it6;
        ap_reg_ppstg_tmp_62_reg_1855_pp0_it8 <= ap_reg_ppstg_tmp_62_reg_1855_pp0_it7;
        ap_reg_ppstg_tmp_62_reg_1855_pp0_it9 <= ap_reg_ppstg_tmp_62_reg_1855_pp0_it8;
        ap_reg_ppstg_tmp_76_reg_1905_pp0_it10 <= ap_reg_ppstg_tmp_76_reg_1905_pp0_it9;
        ap_reg_ppstg_tmp_76_reg_1905_pp0_it11 <= ap_reg_ppstg_tmp_76_reg_1905_pp0_it10;
        ap_reg_ppstg_tmp_76_reg_1905_pp0_it12 <= ap_reg_ppstg_tmp_76_reg_1905_pp0_it11;
        ap_reg_ppstg_tmp_76_reg_1905_pp0_it13 <= ap_reg_ppstg_tmp_76_reg_1905_pp0_it12;
        ap_reg_ppstg_tmp_76_reg_1905_pp0_it14 <= ap_reg_ppstg_tmp_76_reg_1905_pp0_it13;
        ap_reg_ppstg_tmp_76_reg_1905_pp0_it15 <= ap_reg_ppstg_tmp_76_reg_1905_pp0_it14;
        ap_reg_ppstg_tmp_76_reg_1905_pp0_it16 <= ap_reg_ppstg_tmp_76_reg_1905_pp0_it15;
        ap_reg_ppstg_tmp_76_reg_1905_pp0_it17 <= ap_reg_ppstg_tmp_76_reg_1905_pp0_it16;
        ap_reg_ppstg_tmp_76_reg_1905_pp0_it3 <= tmp_76_reg_1905;
        ap_reg_ppstg_tmp_76_reg_1905_pp0_it4 <= ap_reg_ppstg_tmp_76_reg_1905_pp0_it3;
        ap_reg_ppstg_tmp_76_reg_1905_pp0_it5 <= ap_reg_ppstg_tmp_76_reg_1905_pp0_it4;
        ap_reg_ppstg_tmp_76_reg_1905_pp0_it6 <= ap_reg_ppstg_tmp_76_reg_1905_pp0_it5;
        ap_reg_ppstg_tmp_76_reg_1905_pp0_it7 <= ap_reg_ppstg_tmp_76_reg_1905_pp0_it6;
        ap_reg_ppstg_tmp_76_reg_1905_pp0_it8 <= ap_reg_ppstg_tmp_76_reg_1905_pp0_it7;
        ap_reg_ppstg_tmp_76_reg_1905_pp0_it9 <= ap_reg_ppstg_tmp_76_reg_1905_pp0_it8;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == tmp_42_fu_829_p2) & ~(ap_const_lv1_0 == tmp_43_fu_840_p2))) begin
        buff_A_M_1_addr_reg_1820 <= tmp_44_fu_845_p1;
        tmp_44_reg_1815 <= tmp_44_fu_845_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(tmp_42_reg_1799 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == tmp_43_reg_1808))) begin
        buff_A_M_1_load_reg_1860 <= buff_A_M_1_q0;
        return_value_reg_1865 <= buff_A_M_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
        buff_C_M_0_1_reg_1930 <= buff_C_M_0_2_s_fu_312;
        buff_C_M_1_1_reg_1936 <= buff_C_M_1_2_s_fu_324;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it8) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it7))) begin
        buff_C_M_0_1_s_fu_308 <= ap_reg_ppstg_buff_C_M_0_1_reg_1930_pp0_it7;
        buff_C_M_2_1_s_fu_316 <= ap_reg_ppstg_buff_C_M_2_2_load_reg_1982_pp0_it7;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it3))) begin
        buff_C_M_0_2_reg_1962 <= buff_C_M_0_2_fu_1181_p3;
        buff_C_M_0_2_s_fu_312 <= buff_C_M_0_2_fu_1181_p3;
        buff_C_M_1_2_reg_1957 <= buff_C_M_1_2_fu_1175_p3;
        buff_C_M_1_2_s_fu_324 <= buff_C_M_1_2_fu_1175_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it8))) begin
        buff_C_M_1_1_s_fu_320 <= ap_reg_ppstg_buff_C_M_1_1_reg_1936_pp0_it8;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1808_pp0_it1))) begin
        buff_C_M_1_2_2_fu_288 <= return_value_reg_1865;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1808_pp0_it2))) begin
        buff_C_M_1_2_2_load_reg_1920 <= buff_C_M_1_2_2_fu_288;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it5))) begin
        buff_C_M_2_2_load_1_reg_1972 <= buff_C_M_2_2_s_fu_304;
        buff_C_M_2_2_load_reg_1982 <= buff_C_M_2_2_s_fu_304;
        buff_C_M_2_2_reg_1977 <= buff_C_M_2_2_fu_1231_p3;
        buff_C_M_2_2_s_fu_304 <= buff_C_M_2_2_fu_1231_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
        col_reg_1803 <= col_fu_834_p2;
        tmp_42_reg_1799 <= tmp_42_fu_829_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it15) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it15))) begin
        edge_val1_i_reg_2180 <= edge_val1_i_fu_1510_p3;
        tmp_27_i_reg_2185 <= tmp_27_i_fu_1520_p2;
        tmp_28_i_reg_2191 <= tmp_28_i_fu_1525_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it16) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it16))) begin
        edge_val_1_reg_2196 <= edge_val_1_fu_1537_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it15) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it14) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it14))) begin
        edge_val_reg_2175 <= edge_val_fu_1504_p2;
        tmp_23_i_reg_2170 <= tmp_23_i_fu_1494_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_s_fu_786_p2))) begin
        icmp_reg_1777 <= icmp_fu_807_p2;
        tmp_38_reg_1783 <= tmp_38_fu_813_p2;
        tmp_48_reg_1788 <= tmp_48_fu_819_p2;
        tmp_56_reg_1793 <= tmp_56_fu_824_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == tmp_42_fu_829_p2))) begin
        or_cond1_reg_1851 <= or_cond1_fu_893_p2;
        or_cond_reg_1835 <= or_cond_fu_872_p2;
        sel_tmp5_demorgan_reg_1846 <= sel_tmp5_demorgan_fu_882_p2;
        tmp_43_reg_1808 <= tmp_43_fu_840_p2;
        tmp_49_reg_1831 <= tmp_49_fu_851_p2;
        tmp_60_reg_1841 <= tmp_60_fu_877_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        row_1_reg_1772 <= row_1_fu_791_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(tmp_42_reg_1799 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
        sel_tmp3_reg_1890 <= sel_tmp3_fu_952_p2;
        sel_tmp6_reg_1895 <= sel_tmp6_fu_962_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(tmp_42_reg_1799 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_49_reg_1831) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
        tempx_B_V_1_fu_292 <= tempx_B_V_fu_903_p1;
        tempx_G_V_reg_1871 <= {{inter_pix_data_V_dout[ap_const_lv32_F : ap_const_lv32_8]}};
        tempx_R_V_reg_1878 <= {{inter_pix_data_V_dout[ap_const_lv32_17 : ap_const_lv32_10]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_1831_pp0_it2))) begin
        tempx_G_V_1_fu_296 <= ap_reg_ppstg_tempx_G_V_reg_1871_pp0_it2;
        tempx_R_V_1_fu_300 <= ap_reg_ppstg_tempx_R_V_reg_1878_pp0_it2;
        tmp11_cast_reg_1915[0] <= tmp11_cast_fu_1057_p1[0];
tmp11_cast_reg_1915[1] <= tmp11_cast_fu_1057_p1[1];
tmp11_cast_reg_1915[2] <= tmp11_cast_fu_1057_p1[2];
tmp11_cast_reg_1915[3] <= tmp11_cast_fu_1057_p1[3];
tmp11_cast_reg_1915[4] <= tmp11_cast_fu_1057_p1[4];
tmp11_cast_reg_1915[5] <= tmp11_cast_fu_1057_p1[5];
tmp11_cast_reg_1915[6] <= tmp11_cast_fu_1057_p1[6];
tmp11_cast_reg_1915[7] <= tmp11_cast_fu_1057_p1[7];
tmp11_cast_reg_1915[8] <= tmp11_cast_fu_1057_p1[8];
tmp11_cast_reg_1915[9] <= tmp11_cast_fu_1057_p1[9];
tmp11_cast_reg_1915[10] <= tmp11_cast_fu_1057_p1[10];
tmp11_cast_reg_1915[11] <= tmp11_cast_fu_1057_p1[11];
tmp11_cast_reg_1915[12] <= tmp11_cast_fu_1057_p1[12];
        tmp9_reg_1910[1] <= tmp9_fu_1035_p2[1];
tmp9_reg_1910[2] <= tmp9_fu_1035_p2[2];
tmp9_reg_1910[3] <= tmp9_fu_1035_p2[3];
tmp9_reg_1910[4] <= tmp9_fu_1035_p2[4];
tmp9_reg_1910[5] <= tmp9_fu_1035_p2[5];
tmp9_reg_1910[6] <= tmp9_fu_1035_p2[6];
tmp9_reg_1910[7] <= tmp9_fu_1035_p2[7];
tmp9_reg_1910[8] <= tmp9_fu_1035_p2[8];
tmp9_reg_1910[9] <= tmp9_fu_1035_p2[9];
tmp9_reg_1910[10] <= tmp9_fu_1035_p2[10];
tmp9_reg_1910[11] <= tmp9_fu_1035_p2[11];
tmp9_reg_1910[12] <= tmp9_fu_1035_p2[12];
tmp9_reg_1910[13] <= tmp9_fu_1035_p2[13];
tmp9_reg_1910[14] <= tmp9_fu_1035_p2[14];
tmp9_reg_1910[15] <= tmp9_fu_1035_p2[15];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it10) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it10))) begin
        tmp10_reg_2091 <= tmp10_fu_1397_p2;
        tmp12_reg_2096 <= tmp12_fu_1402_p2;
        tmp14_reg_2101 <= tmp14_fu_1407_p2;
        tmp16_reg_2106 <= tmp16_fu_1412_p2;
        tmp17_reg_2111 <= tmp17_fu_1417_p2;
        tmp19_reg_2116 <= tmp19_fu_1422_p2;
        tmp21_reg_2121 <= tmp21_fu_1427_p2;
        tmp8_reg_2086 <= tmp8_fu_1392_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it11) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it11))) begin
        tmp11_reg_2126 <= tmp11_fu_1432_p2;
        tmp15_reg_2131 <= tmp15_fu_1436_p2;
        tmp18_reg_2136 <= tmp18_fu_1440_p2;
        tmp22_reg_2141 <= tmp22_fu_1444_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it9) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it9))) begin
        tmp13_reg_2076 <= tmp13_fu_1382_p2;
        tmp20_reg_2081 <= tmp20_fu_1387_p2;
        tmp_32_0_i_reg_2046 <= grp_fu_1264_p2;
        tmp_32_1_2_i_reg_2056 <= grp_fu_1290_p2;
        tmp_32_2_i_reg_2066 <= grp_fu_1304_p2;
        tmp_34_0_i_reg_2051 <= grp_fu_1269_p2;
        tmp_34_1_2_i_reg_2061 <= grp_fu_1295_p2;
        tmp_34_2_i_reg_2071 <= grp_fu_1309_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1808_pp0_it3))) begin
        tmp15_cast_reg_1952[0] <= tmp15_cast_fu_1171_p1[0];
tmp15_cast_reg_1952[1] <= tmp15_cast_fu_1171_p1[1];
tmp15_cast_reg_1952[2] <= tmp15_cast_fu_1171_p1[2];
tmp15_cast_reg_1952[3] <= tmp15_cast_fu_1171_p1[3];
tmp15_cast_reg_1952[4] <= tmp15_cast_fu_1171_p1[4];
tmp15_cast_reg_1952[5] <= tmp15_cast_fu_1171_p1[5];
tmp15_cast_reg_1952[6] <= tmp15_cast_fu_1171_p1[6];
tmp15_cast_reg_1952[7] <= tmp15_cast_fu_1171_p1[7];
tmp15_cast_reg_1952[8] <= tmp15_cast_fu_1171_p1[8];
tmp15_cast_reg_1952[9] <= tmp15_cast_fu_1171_p1[9];
tmp15_cast_reg_1952[10] <= tmp15_cast_fu_1171_p1[10];
tmp15_cast_reg_1952[11] <= tmp15_cast_fu_1171_p1[11];
tmp15_cast_reg_1952[12] <= tmp15_cast_fu_1171_p1[12];
        tmp5_reg_1947[1] <= tmp5_fu_1149_p2[1];
tmp5_reg_1947[2] <= tmp5_fu_1149_p2[2];
tmp5_reg_1947[3] <= tmp5_fu_1149_p2[3];
tmp5_reg_1947[4] <= tmp5_fu_1149_p2[4];
tmp5_reg_1947[5] <= tmp5_fu_1149_p2[5];
tmp5_reg_1947[6] <= tmp5_fu_1149_p2[6];
tmp5_reg_1947[7] <= tmp5_fu_1149_p2[7];
tmp5_reg_1947[8] <= tmp5_fu_1149_p2[8];
tmp5_reg_1947[9] <= tmp5_fu_1149_p2[9];
tmp5_reg_1947[10] <= tmp5_fu_1149_p2[10];
tmp5_reg_1947[11] <= tmp5_fu_1149_p2[11];
tmp5_reg_1947[12] <= tmp5_fu_1149_p2[12];
tmp5_reg_1947[13] <= tmp5_fu_1149_p2[13];
tmp5_reg_1947[14] <= tmp5_fu_1149_p2[14];
tmp5_reg_1947[15] <= tmp5_fu_1149_p2[15];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it14) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it13) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it13))) begin
        tmp_19_i_reg_2160 <= tmp_19_i_fu_1466_p3;
        tmp_22_i_reg_2165 <= tmp_22_i_fu_1483_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        tmp_31_0_1_i_reg_1689 <= tmp_31_0_1_i_fu_720_p1;
        tmp_31_0_2_i_reg_1699 <= tmp_31_0_2_i_fu_728_p1;
        tmp_31_0_i_reg_1679 <= tmp_31_0_i_fu_712_p1;
        tmp_31_1_1_i_reg_1719 <= tmp_31_1_1_i_fu_744_p1;
        tmp_31_1_2_i_reg_1729 <= tmp_31_1_2_i_fu_752_p1;
        tmp_31_1_i_reg_1709 <= tmp_31_1_i_fu_736_p1;
        tmp_31_2_1_i_reg_1749 <= tmp_31_2_1_i_fu_768_p1;
        tmp_31_2_2_i_reg_1759 <= tmp_31_2_2_i_fu_776_p1;
        tmp_31_2_i_reg_1739 <= tmp_31_2_i_fu_760_p1;
        tmp_33_0_1_i_reg_1694 <= tmp_33_0_1_i_fu_724_p1;
        tmp_33_0_2_i_reg_1704 <= tmp_33_0_2_i_fu_732_p1;
        tmp_33_0_i_reg_1684 <= tmp_33_0_i_fu_716_p1;
        tmp_33_1_1_i_reg_1724 <= tmp_33_1_1_i_fu_748_p1;
        tmp_33_1_2_i_reg_1734 <= tmp_33_1_2_i_fu_756_p1;
        tmp_33_1_i_reg_1714 <= tmp_33_1_i_fu_740_p1;
        tmp_33_2_1_i_reg_1754 <= tmp_33_2_1_i_fu_772_p1;
        tmp_33_2_i_reg_1744 <= tmp_33_2_i_fu_764_p1;
        tmp_35_i_reg_1764 <= tmp_35_i_fu_780_p2;
        tmp_41_reg_1664 <= tmp_41_fu_626_p2;
        tmp_55_reg_1669 <= tmp_55_fu_632_p2;
        tmp_59_reg_1674 <= tmp_59_fu_638_p2;
        tmp_reg_1659 <= tmp_fu_620_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it8))) begin
        tmp_32_2_2_i_reg_2040 <= grp_fu_1249_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == tmp_42_fu_829_p2) & ~(ap_const_lv1_0 == or_cond1_fu_893_p2))) begin
        tmp_62_reg_1855 <= tmp_62_fu_898_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it1))) begin
        tmp_76_reg_1905 <= tmp_76_fu_988_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1808_pp0_it4))) begin
        tmp_i1_reg_1967 <= {{tmp_8_i1_fu_1209_p2[ap_const_lv32_F : ap_const_lv32_8]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_1831_pp0_it3))) begin
        tmp_i_reg_1942 <= {{tmp_8_i_fu_1083_p2[ap_const_lv32_F : ap_const_lv32_8]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it13) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it12) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it12))) begin
        x_weight_2_2_2_i_reg_2146 <= x_weight_2_2_2_i_fu_1448_p2;
        y_weight_2_2_2_i_reg_2153 <= y_weight_2_2_2_i_fu_1452_p2;
    end
end

/// ap_done assign process. ///
always @ (ap_CS_fsm or tmp_s_fu_786_p2)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_s_fu_786_p2))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm or tmp_s_fu_786_p2)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == tmp_s_fu_786_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// buff_A_M_0_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or tmp_42_fu_829_p2 or tmp_43_fu_840_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == tmp_42_fu_829_p2) & ~(ap_const_lv1_0 == tmp_43_fu_840_p2))) begin
        buff_A_M_0_ce0 = ap_const_logic_1;
    end else begin
        buff_A_M_0_ce0 = ap_const_logic_0;
    end
end

/// buff_A_M_0_ce1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it5 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it4 or ap_reg_ppstg_tmp_49_reg_1831_pp0_it4)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_1831_pp0_it4))) begin
        buff_A_M_0_ce1 = ap_const_logic_1;
    end else begin
        buff_A_M_0_ce1 = ap_const_logic_0;
    end
end

/// buff_A_M_0_we1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it5 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it4 or ap_reg_ppstg_tmp_49_reg_1831_pp0_it4)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_1831_pp0_it4))) begin
        buff_A_M_0_we1 = ap_const_logic_1;
    end else begin
        buff_A_M_0_we1 = ap_const_logic_0;
    end
end

/// buff_A_M_1_ce0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or tmp_42_fu_829_p2 or tmp_43_fu_840_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == tmp_42_fu_829_p2) & ~(ap_const_lv1_0 == tmp_43_fu_840_p2))) begin
        buff_A_M_1_ce0 = ap_const_logic_1;
    end else begin
        buff_A_M_1_ce0 = ap_const_logic_0;
    end
end

/// buff_A_M_1_ce1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it1 or ap_reg_ppstg_tmp_43_reg_1808_pp0_it1)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1808_pp0_it1))) begin
        buff_A_M_1_ce1 = ap_const_logic_1;
    end else begin
        buff_A_M_1_ce1 = ap_const_logic_0;
    end
end

/// buff_A_M_1_we1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it1 or ap_reg_ppstg_tmp_43_reg_1808_pp0_it1)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1808_pp0_it1))) begin
        buff_A_M_1_we1 = ap_const_logic_1;
    end else begin
        buff_A_M_1_we1 = ap_const_logic_0;
    end
end

/// buff_A_M_2_ce0 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it1 or ap_reg_ppstg_tmp_43_reg_1808_pp0_it1)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1808_pp0_it1))) begin
        buff_A_M_2_ce0 = ap_const_logic_1;
    end else begin
        buff_A_M_2_ce0 = ap_const_logic_0;
    end
end

/// buff_A_M_2_ce1 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it2 or ap_reg_ppstg_tmp_43_reg_1808_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1808_pp0_it2))) begin
        buff_A_M_2_ce1 = ap_const_logic_1;
    end else begin
        buff_A_M_2_ce1 = ap_const_logic_0;
    end
end

/// buff_A_M_2_we0 assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it1 or ap_reg_ppstg_tmp_43_reg_1808_pp0_it1)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1808_pp0_it1))) begin
        buff_A_M_2_we0 = ap_const_logic_1;
    end else begin
        buff_A_M_2_we0 = ap_const_logic_0;
    end
end

/// col_assign_phi_fu_611_p4 assign process. ///
always @ (ap_CS_fsm or col_assign_reg_607 or tmp_42_reg_1799 or ap_reg_ppiten_pp0_it1 or col_reg_1803)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(tmp_42_reg_1799 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        col_assign_phi_fu_611_p4 = col_reg_1803;
    end else begin
        col_assign_phi_fu_611_p4 = col_assign_reg_607;
    end
end

/// grp_fu_1249_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it6 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it7 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it8 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it6 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it7 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it8)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it6) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it6)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it7)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it8))))) begin
        grp_fu_1249_ce = ap_const_logic_1;
    end else begin
        grp_fu_1249_ce = ap_const_logic_0;
    end
end

/// grp_fu_1264_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it7 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it8 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it9 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it7 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it8 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it9)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it7)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it8)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it9) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it9))))) begin
        grp_fu_1264_ce = ap_const_logic_1;
    end else begin
        grp_fu_1264_ce = ap_const_logic_0;
    end
end

/// grp_fu_1269_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it7 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it8 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it9 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it7 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it8 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it9)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it7)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it8)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it9) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it9))))) begin
        grp_fu_1269_ce = ap_const_logic_1;
    end else begin
        grp_fu_1269_ce = ap_const_logic_0;
    end
end

/// grp_fu_1277_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it7 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it8 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it9 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it7 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it8 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it9)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it7)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it8)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it9) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it9))))) begin
        grp_fu_1277_ce = ap_const_logic_1;
    end else begin
        grp_fu_1277_ce = ap_const_logic_0;
    end
end

/// grp_fu_1282_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it7 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it8 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it9 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it7 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it8 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it9)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it7)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it8)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it9) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it9))))) begin
        grp_fu_1282_ce = ap_const_logic_1;
    end else begin
        grp_fu_1282_ce = ap_const_logic_0;
    end
end

/// grp_fu_1290_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it7 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it8 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it9 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it7 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it8 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it9)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it7)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it8)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it9) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it9))))) begin
        grp_fu_1290_ce = ap_const_logic_1;
    end else begin
        grp_fu_1290_ce = ap_const_logic_0;
    end
end

/// grp_fu_1295_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it7 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it8 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it9 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it7 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it8 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it9)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it7)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it8)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it9) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it9))))) begin
        grp_fu_1295_ce = ap_const_logic_1;
    end else begin
        grp_fu_1295_ce = ap_const_logic_0;
    end
end

/// grp_fu_1304_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it7 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it8 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it9 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it7 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it8 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it9)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it7)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it8)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it9) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it9))))) begin
        grp_fu_1304_ce = ap_const_logic_1;
    end else begin
        grp_fu_1304_ce = ap_const_logic_0;
    end
end

/// grp_fu_1309_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it7 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it8 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it9 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it7 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it8 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it9)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it7) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it7)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it8)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it9) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it9))))) begin
        grp_fu_1309_ce = ap_const_logic_1;
    end else begin
        grp_fu_1309_ce = ap_const_logic_0;
    end
end

/// grp_fu_1328_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it8 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it9 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it10 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it8 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it9 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it8)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it9) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it9)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it10) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it10))))) begin
        grp_fu_1328_ce = ap_const_logic_1;
    end else begin
        grp_fu_1328_ce = ap_const_logic_0;
    end
end

/// grp_fu_1333_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it8 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it9 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it10 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it8 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it9 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it8)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it9) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it9)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it10) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it10))))) begin
        grp_fu_1333_ce = ap_const_logic_1;
    end else begin
        grp_fu_1333_ce = ap_const_logic_0;
    end
end

/// grp_fu_1342_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it8 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it9 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it10 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it8 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it9 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it8)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it9) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it9)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it10) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it10))))) begin
        grp_fu_1342_ce = ap_const_logic_1;
    end else begin
        grp_fu_1342_ce = ap_const_logic_0;
    end
end

/// grp_fu_1347_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it8 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it9 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it10 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it8 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it9 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it8)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it9) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it9)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it10) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it10))))) begin
        grp_fu_1347_ce = ap_const_logic_1;
    end else begin
        grp_fu_1347_ce = ap_const_logic_0;
    end
end

/// grp_fu_1355_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it8 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it9 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it10 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it8 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it9 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it8)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it9) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it9)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it10) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it10))))) begin
        grp_fu_1355_ce = ap_const_logic_1;
    end else begin
        grp_fu_1355_ce = ap_const_logic_0;
    end
end

/// grp_fu_1360_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it8 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it9 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it10 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it8 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it9 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it8)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it9) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it9)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it10) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it10))))) begin
        grp_fu_1360_ce = ap_const_logic_1;
    end else begin
        grp_fu_1360_ce = ap_const_logic_0;
    end
end

/// grp_fu_1368_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it8 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it9 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it10 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it8 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it9 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it8)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it9) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it9)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it10) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it10))))) begin
        grp_fu_1368_ce = ap_const_logic_1;
    end else begin
        grp_fu_1368_ce = ap_const_logic_0;
    end
end

/// grp_fu_1373_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it8 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it9 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it10 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it8 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it9 or ap_reg_ppstg_tmp_76_reg_1905_pp0_it10)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it8) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it8)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it9) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it9)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it10) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_76_reg_1905_pp0_it10))))) begin
        grp_fu_1373_ce = ap_const_logic_1;
    end else begin
        grp_fu_1373_ce = ap_const_logic_0;
    end
end

/// grp_fu_931_ce assign process. ///
always @ (ap_CS_fsm or tmp_42_reg_1799 or tmp_49_reg_1831 or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it1 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it2 or ap_reg_ppstg_tmp_49_reg_1831_pp0_it1 or ap_reg_ppstg_tmp_49_reg_1831_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ((~(tmp_42_reg_1799 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_49_reg_1831)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_1831_pp0_it2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_49_reg_1831_pp0_it1))))) begin
        grp_fu_931_ce = ap_const_logic_1;
    end else begin
        grp_fu_931_ce = ap_const_logic_0;
    end
end

/// grp_fu_978_ce assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it1 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it2 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it3 or ap_reg_ppstg_tmp_43_reg_1808_pp0_it1 or ap_reg_ppstg_tmp_43_reg_1808_pp0_it2 or ap_reg_ppstg_tmp_43_reg_1808_pp0_it3)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ((~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1808_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1808_pp0_it2)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_43_reg_1808_pp0_it3))))) begin
        grp_fu_978_ce = ap_const_logic_1;
    end else begin
        grp_fu_978_ce = ap_const_logic_0;
    end
end

/// inter_pix_data_V_read assign process. ///
always @ (ap_CS_fsm or tmp_42_reg_1799 or tmp_49_reg_1831 or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(tmp_42_reg_1799 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_49_reg_1831) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
        inter_pix_data_V_read = ap_const_logic_1;
    end else begin
        inter_pix_data_V_read = ap_const_logic_0;
    end
end

/// inter_pix_last_V_read assign process. ///
always @ (ap_CS_fsm or tmp_42_reg_1799 or tmp_49_reg_1831 or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(tmp_42_reg_1799 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_49_reg_1831) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
        inter_pix_last_V_read = ap_const_logic_1;
    end else begin
        inter_pix_last_V_read = ap_const_logic_0;
    end
end

/// inter_pix_strb_V_read assign process. ///
always @ (ap_CS_fsm or tmp_42_reg_1799 or tmp_49_reg_1831 or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(tmp_42_reg_1799 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_49_reg_1831) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
        inter_pix_strb_V_read = ap_const_logic_1;
    end else begin
        inter_pix_strb_V_read = ap_const_logic_0;
    end
end

/// inter_pix_tdest_V_read assign process. ///
always @ (ap_CS_fsm or tmp_42_reg_1799 or tmp_49_reg_1831 or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(tmp_42_reg_1799 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_49_reg_1831) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
        inter_pix_tdest_V_read = ap_const_logic_1;
    end else begin
        inter_pix_tdest_V_read = ap_const_logic_0;
    end
end

/// inter_pix_user_V_read assign process. ///
always @ (ap_CS_fsm or tmp_42_reg_1799 or tmp_49_reg_1831 or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(tmp_42_reg_1799 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_49_reg_1831) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
        inter_pix_user_V_read = ap_const_logic_1;
    end else begin
        inter_pix_user_V_read = ap_const_logic_0;
    end
end

/// out_pix_data_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it17 or ap_reg_ppstg_or_cond1_reg_1851_pp0_it17 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it17) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_1851_pp0_it17) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
        out_pix_data_V_write = ap_const_logic_1;
    end else begin
        out_pix_data_V_write = ap_const_logic_0;
    end
end

/// out_pix_last_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it17 or ap_reg_ppstg_or_cond1_reg_1851_pp0_it17 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it17) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_1851_pp0_it17) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
        out_pix_last_V_write = ap_const_logic_1;
    end else begin
        out_pix_last_V_write = ap_const_logic_0;
    end
end

/// out_pix_strb_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it17 or ap_reg_ppstg_or_cond1_reg_1851_pp0_it17 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it17) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_1851_pp0_it17) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
        out_pix_strb_V_write = ap_const_logic_1;
    end else begin
        out_pix_strb_V_write = ap_const_logic_0;
    end
end

/// out_pix_tdest_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it17 or ap_reg_ppstg_or_cond1_reg_1851_pp0_it17 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it17) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_1851_pp0_it17) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
        out_pix_tdest_V_write = ap_const_logic_1;
    end else begin
        out_pix_tdest_V_write = ap_const_logic_0;
    end
end

/// out_pix_user_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_42_reg_1799_pp0_it17 or ap_reg_ppstg_or_cond1_reg_1851_pp0_it17 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it17) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_1851_pp0_it17) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))))) begin
        out_pix_user_V_write = ap_const_logic_1;
    end else begin
        out_pix_user_V_write = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or ap_sig_bdd_110 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it4 or ap_reg_ppiten_pp0_it5 or ap_reg_ppiten_pp0_it17 or ap_sig_bdd_168 or ap_reg_ppiten_pp0_it18 or tmp_s_fu_786_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            if ((ap_const_lv1_0 == tmp_s_fu_786_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        ap_ST_pp0_stg0_fsm_2 : 
            if ((~((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) & ~((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it17)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_110 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_168 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it18))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        default : 
            ap_NS_fsm = 'bx;
    endcase
end

/// ap_sig_bdd_110 assign process. ///
always @ (inter_pix_data_V_empty_n or inter_pix_strb_V_empty_n or inter_pix_user_V_empty_n or inter_pix_last_V_empty_n or inter_pix_tdest_V_empty_n or tmp_42_reg_1799 or tmp_49_reg_1831)
begin
    ap_sig_bdd_110 = (((inter_pix_data_V_empty_n == ap_const_logic_0) & ~(tmp_42_reg_1799 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_49_reg_1831)) | (~(tmp_42_reg_1799 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_49_reg_1831) & (inter_pix_strb_V_empty_n == ap_const_logic_0)) | (~(tmp_42_reg_1799 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_49_reg_1831) & (inter_pix_user_V_empty_n == ap_const_logic_0)) | (~(tmp_42_reg_1799 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_49_reg_1831) & (inter_pix_last_V_empty_n == ap_const_logic_0)) | (~(tmp_42_reg_1799 == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_49_reg_1831) & (inter_pix_tdest_V_empty_n == ap_const_logic_0)));
end

/// ap_sig_bdd_168 assign process. ///
always @ (out_pix_data_V_full_n or out_pix_strb_V_full_n or out_pix_user_V_full_n or out_pix_last_V_full_n or out_pix_tdest_V_full_n or ap_reg_ppstg_tmp_42_reg_1799_pp0_it17 or ap_reg_ppstg_or_cond1_reg_1851_pp0_it17)
begin
    ap_sig_bdd_168 = (((out_pix_data_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it17) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_1851_pp0_it17)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it17) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_1851_pp0_it17) & (out_pix_strb_V_full_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it17) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_1851_pp0_it17) & (out_pix_user_V_full_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it17) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_1851_pp0_it17) & (out_pix_last_V_full_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_42_reg_1799_pp0_it17) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond1_reg_1851_pp0_it17) & (out_pix_tdest_V_full_n == ap_const_logic_0)));
end
assign buff_A_M_0_address0 = tmp_44_fu_845_p1;
assign buff_A_M_0_address1 = tmp_50_fu_1198_p1;
assign buff_A_M_0_d1 = (tmp_i_reg_1942 + ap_const_lv8_10);
assign buff_A_M_1_address0 = tmp_44_fu_845_p1;
assign buff_A_M_1_address1 = ap_reg_ppstg_buff_A_M_1_addr_reg_1820_pp0_it1;
assign buff_A_M_1_d1 = return_value_reg_1865;
assign buff_A_M_2_address0 = ap_reg_ppstg_tmp_44_reg_1815_pp0_it1;
assign buff_A_M_2_address1 = tmp_53_fu_1072_p1;
assign buff_A_M_2_d0 = buff_A_M_1_load_reg_1860;
assign buff_C_M_0_2_fu_1181_p3 = ((ap_reg_ppstg_tmp_43_reg_1808_pp0_it3)? buff_A_M_2_q1: buff_C_M_0_2_s_fu_312);
assign buff_C_M_1_2_fu_1175_p3 = ((ap_reg_ppstg_tmp_43_reg_1808_pp0_it3)? buff_C_M_1_2_2_load_reg_1920: buff_C_M_1_2_s_fu_324);
assign buff_C_M_2_2_fu_1231_p3 = ((ap_reg_ppstg_tmp_43_reg_1808_pp0_it5)? y_2_fu_1226_p2: buff_C_M_2_2_s_fu_304);
assign col_fu_834_p2 = (col_assign_phi_fu_611_p4 + ap_const_lv32_1);
assign edge_R_V_fu_1555_p3 = ((ap_reg_ppstg_tmp_76_reg_1905_pp0_it17)? ap_const_lv8_0: edge_val_4_fu_1549_p3);
assign edge_val1_i_fu_1510_p3 = ((tmp_23_i_reg_2170)? edge_val_reg_2175: ap_const_lv8_0);
assign edge_val_1_fu_1537_p1 = $signed(tmp_27_i_reg_2185);
assign edge_val_1_fu_1537_p3 = ((tmp_70_fu_1533_p2)? edge_val_1_fu_1537_p1: edge_val1_i_reg_2180);
assign edge_val_2_fu_1544_p2 = (edge_val_1_reg_2196 ^ ap_const_lv8_FF);
assign edge_val_4_fu_1549_p3 = ((tmp_35_i_reg_1764)? edge_val_2_fu_1544_p2: edge_val_1_reg_2196);
assign edge_val_fu_1504_p2 = (tmp_92_fu_1500_p1 ^ ap_const_lv8_FF);
assign edge_weight_fu_1490_p2 = (tmp_22_i_reg_2165 + tmp_19_i_reg_2160);
assign grp_fu_1249_p0 = tmp_31_2_2_i_reg_1759;
assign grp_fu_1249_p1 = grp_fu_1249_p10;
assign grp_fu_1249_p10 = $unsigned(buff_C_M_2_2_reg_1977);
assign grp_fu_1264_p0 = tmp_31_0_i_reg_1679;
assign grp_fu_1264_p1 = tmp_30_0_i_fu_1260_p1;
assign grp_fu_1269_p0 = tmp_33_0_i_reg_1684;
assign grp_fu_1269_p1 = tmp_30_0_i_fu_1260_p1;
assign grp_fu_1277_p0 = tmp_31_0_2_i_reg_1699;
assign grp_fu_1277_p1 = tmp_30_0_2_i_fu_1274_p1;
assign grp_fu_1282_p0 = tmp_33_0_2_i_reg_1704;
assign grp_fu_1282_p1 = tmp_30_0_2_i_fu_1274_p1;
assign grp_fu_1290_p0 = tmp_31_1_2_i_reg_1729;
assign grp_fu_1290_p1 = tmp_30_1_2_i_fu_1287_p1;
assign grp_fu_1295_p0 = tmp_33_1_2_i_reg_1734;
assign grp_fu_1295_p1 = tmp_30_1_2_i_fu_1287_p1;
assign grp_fu_1304_p0 = tmp_31_2_i_reg_1739;
assign grp_fu_1304_p1 = tmp_30_2_i_fu_1300_p1;
assign grp_fu_1309_p0 = tmp_33_2_i_reg_1744;
assign grp_fu_1309_p1 = tmp_30_2_i_fu_1300_p1;
assign grp_fu_1328_p0 = tmp_31_0_1_i_reg_1689;
assign grp_fu_1328_p1 = tmp_30_0_1_i_fu_1325_p1;
assign grp_fu_1333_p0 = tmp_33_0_1_i_reg_1694;
assign grp_fu_1333_p1 = tmp_30_0_1_i_fu_1325_p1;
assign grp_fu_1342_p0 = tmp_31_1_i_reg_1709;
assign grp_fu_1342_p1 = tmp_30_1_i_fu_1338_p1;
assign grp_fu_1347_p0 = tmp_33_1_i_reg_1714;
assign grp_fu_1347_p1 = tmp_30_1_i_fu_1338_p1;
assign grp_fu_1355_p0 = tmp_31_1_1_i_reg_1719;
assign grp_fu_1355_p1 = tmp_30_1_1_i_fu_1352_p1;
assign grp_fu_1360_p0 = tmp_33_1_1_i_reg_1724;
assign grp_fu_1360_p1 = tmp_30_1_1_i_fu_1352_p1;
assign grp_fu_1368_p0 = tmp_31_2_1_i_reg_1749;
assign grp_fu_1368_p1 = tmp_30_2_1_i_fu_1365_p1;
assign grp_fu_1373_p0 = tmp_33_2_1_i_reg_1754;
assign grp_fu_1373_p1 = tmp_30_2_1_i_fu_1365_p1;
assign grp_fu_931_p0 = grp_fu_931_p00;
assign grp_fu_931_p00 = $unsigned(tempx_B_V_fu_903_p1);
assign grp_fu_931_p1 = ap_const_lv13_19;
assign grp_fu_978_p0 = grp_fu_978_p00;
assign grp_fu_978_p00 = $unsigned(tempx_B_V_1_fu_292);
assign grp_fu_978_p1 = ap_const_lv13_19;
assign icmp1_fu_866_p2 = ($signed(tmp_91_fu_856_p4) < $signed(31'b1)? 1'b1: 1'b0);
assign icmp_fu_807_p2 = ($signed(tmp_89_fu_797_p4) < $signed(31'b1)? 1'b1: 1'b0);
assign or_cond1_fu_893_p2 = (tmp_38_reg_1783 & tmp_61_fu_887_p2);
assign or_cond_fu_872_p2 = (icmp_reg_1777 | icmp1_fu_866_p2);
assign out_pix_data_V_din = $unsigned(tmp_72_fu_1562_p4);
assign out_pix_last_V_din = ap_reg_ppstg_tmp_62_reg_1855_pp0_it17;
assign out_pix_strb_V_din = ap_const_lv4_F;
assign out_pix_tdest_V_din = ap_const_lv1_1;
assign out_pix_user_V_din = ap_const_lv1_1;
assign p_shl1_i1_cast_fu_1123_p1 = $unsigned(p_shl1_i1_fu_1115_p3);
assign p_shl1_i1_fu_1115_p3 = {{tempx_R_V_1_fu_300}, {ap_const_lv1_0}};
assign p_shl1_i_cast_fu_1011_p1 = $unsigned(p_shl1_i_fu_1004_p3);
assign p_shl1_i_fu_1004_p3 = {{ap_reg_ppstg_tempx_R_V_reg_1878_pp0_it2}, {ap_const_lv1_0}};
assign p_shl2_i1_cast_fu_1139_p1 = $unsigned(p_shl2_i1_fu_1131_p3);
assign p_shl2_i1_fu_1131_p3 = {{tempx_G_V_1_fu_296}, {ap_const_lv7_0}};
assign p_shl2_i_cast_fu_1025_p1 = $unsigned(p_shl2_i_fu_1018_p3);
assign p_shl2_i_fu_1018_p3 = {{ap_reg_ppstg_tempx_G_V_reg_1871_pp0_it2}, {ap_const_lv7_0}};
assign p_shl_i1_cast_fu_1111_p1 = $unsigned(p_shl_i1_fu_1103_p3);
assign p_shl_i1_fu_1103_p3 = {{tempx_R_V_1_fu_300}, {ap_const_lv6_0}};
assign p_shl_i_cast_fu_1000_p1 = $unsigned(p_shl_i_fu_993_p3);
assign p_shl_i_fu_993_p3 = {{ap_reg_ppstg_tempx_R_V_reg_1878_pp0_it2}, {ap_const_lv6_0}};
assign row_1_fu_791_p2 = (row_reg_596 + ap_const_lv32_1);
assign sel_tmp2_demorgan_fu_942_p2 = (or_cond_reg_1835 | tmp_56_reg_1793);
assign sel_tmp2_fu_946_p2 = (sel_tmp2_demorgan_fu_942_p2 ^ ap_const_lv1_1);
assign sel_tmp3_fu_952_p2 = (tmp_60_reg_1841 & sel_tmp2_fu_946_p2);
assign sel_tmp5_demorgan_fu_882_p2 = (icmp_reg_1777 | icmp1_fu_866_p2);
assign sel_tmp5_fu_957_p2 = (sel_tmp5_demorgan_reg_1846 ^ ap_const_lv1_1);
assign sel_tmp6_fu_962_p2 = (tmp_56_reg_1793 & sel_tmp5_fu_957_p2);
assign tempx_B_V_fu_903_p1 = inter_pix_data_V_dout[7:0];
assign tmp10_fu_1397_p2 = (tmp_32_1_2_i_reg_2056 + grp_fu_1355_p2);
assign tmp11_cast_fu_1057_p1 = $unsigned(tmp3_fu_1051_p2);
assign tmp11_fu_1432_p2 = (tmp10_reg_2091 + tmp8_reg_2086);
assign tmp12_cast_fu_1047_p1 = $unsigned(tmp2_fu_1041_p2);
assign tmp12_fu_1402_p2 = (tmp_32_0_i_reg_2046 + grp_fu_1328_p2);
assign tmp13_fu_1382_p2 = (grp_fu_1277_p2 + tmp_32_2_2_i_reg_2040);
assign tmp14_fu_1407_p2 = (tmp13_reg_2076 + grp_fu_1342_p2);
assign tmp15_cast_fu_1171_p1 = $unsigned(tmp7_fu_1165_p2);
assign tmp15_fu_1436_p2 = (tmp14_reg_2101 + tmp12_reg_2096);
assign tmp16_cast_fu_1161_p1 = $unsigned(tmp6_fu_1155_p2);
assign tmp16_fu_1412_p2 = (tmp_34_2_i_reg_2071 + grp_fu_1373_p2);
assign tmp17_fu_1417_p2 = (tmp_34_1_2_i_reg_2061 + grp_fu_1360_p2);
assign tmp18_fu_1440_p2 = (tmp17_reg_2111 + tmp16_reg_2106);
assign tmp19_fu_1422_p2 = (tmp_34_0_i_reg_2051 + grp_fu_1333_p2);
assign tmp1_fu_1029_p2 = (p_shl1_i_cast_fu_1011_p1 + p_shl2_i_cast_fu_1025_p1);
assign tmp20_fu_1387_p2 = (grp_fu_1282_p2 + tmp_32_2_2_i_reg_2040);
assign tmp21_fu_1427_p2 = (tmp20_reg_2081 + grp_fu_1347_p2);
assign tmp22_fu_1444_p2 = (tmp21_reg_2121 + tmp19_reg_2116);
assign tmp2_fu_1041_p2 = (tmp_2_i_cast1_fu_1015_p1 + ap_const_lv9_80);
assign tmp3_fu_1051_p2 = (tmp12_cast_fu_1047_p1 + grp_fu_931_p2);
assign tmp4_fu_1143_p2 = (p_shl1_i1_cast_fu_1123_p1 + p_shl2_i1_cast_fu_1139_p1);
assign tmp5_fu_1149_p2 = (tmp4_fu_1143_p2 + p_shl_i1_cast_fu_1111_p1);
assign tmp6_fu_1155_p2 = (tmp_2_i1_cast1_fu_1127_p1 + ap_const_lv9_80);
assign tmp7_fu_1165_p2 = (tmp16_cast_fu_1161_p1 + grp_fu_978_p2);
assign tmp8_fu_1392_p2 = (tmp_32_2_i_reg_2066 + grp_fu_1368_p2);
assign tmp9_fu_1035_p2 = (tmp1_fu_1029_p2 + p_shl_i_cast_fu_1000_p1);
assign tmp_17_i_fu_1456_p2 = ($signed(x_weight_2_2_2_i_reg_2146) > $signed(16'b0000000000000000)? 1'b1: 1'b0);
assign tmp_18_i_fu_1461_p2 = (ap_const_lv16_0 - x_weight_2_2_2_i_reg_2146);
assign tmp_19_i_fu_1466_p3 = ((tmp_17_i_fu_1456_p2)? x_weight_2_2_2_i_reg_2146: tmp_18_i_fu_1461_p2);
assign tmp_20_i_fu_1473_p2 = ($signed(y_weight_2_2_2_i_reg_2153) > $signed(16'b0000000000000000)? 1'b1: 1'b0);
assign tmp_21_i_fu_1478_p2 = (ap_const_lv16_0 - y_weight_2_2_2_i_reg_2153);
assign tmp_22_i_fu_1483_p3 = ((tmp_20_i_fu_1473_p2)? y_weight_2_2_2_i_reg_2153: tmp_21_i_fu_1478_p2);
assign tmp_23_i_fu_1494_p2 = ($signed(edge_weight_fu_1490_p2) < $signed(16'b11111111)? 1'b1: 1'b0);
assign tmp_26_i_fu_1516_p1 = $unsigned(edge_val1_i_fu_1510_p3);
assign tmp_27_i_fu_1520_p2 = ($signed(tmp_26_i_fu_1516_p1) > $signed(c_high_thesh)? 1'b1: 1'b0);
assign tmp_28_i_fu_1525_p2 = ($signed(tmp_26_i_fu_1516_p1) < $signed(c_low_thresh)? 1'b1: 1'b0);
assign tmp_2_i1_cast1_fu_1127_p1 = $unsigned(tempx_G_V_1_fu_296);
assign tmp_2_i_cast1_fu_1015_p1 = $unsigned(ap_reg_ppstg_tempx_G_V_reg_1871_pp0_it2);
assign tmp_30_0_1_i_fu_1325_p1 = $unsigned(ap_reg_ppstg_buff_C_M_0_1_reg_1930_pp0_it8);
assign tmp_30_0_2_i_fu_1274_p1 = $unsigned(ap_reg_ppstg_buff_C_M_0_2_reg_1962_pp0_it7);
assign tmp_30_0_i_fu_1260_p1 = $unsigned(buff_C_M_0_1_s_fu_308);
assign tmp_30_1_1_i_fu_1352_p1 = $unsigned(ap_reg_ppstg_buff_C_M_1_1_reg_1936_pp0_it8);
assign tmp_30_1_2_i_fu_1287_p1 = $unsigned(ap_reg_ppstg_buff_C_M_1_2_reg_1957_pp0_it7);
assign tmp_30_1_i_fu_1338_p1 = $unsigned(buff_C_M_1_1_s_fu_320);
assign tmp_30_2_1_i_fu_1365_p1 = $unsigned(ap_reg_ppstg_buff_C_M_2_2_load_1_reg_1972_pp0_it8);
assign tmp_30_2_i_fu_1300_p1 = $unsigned(buff_C_M_2_1_s_fu_316);
assign tmp_31_0_1_i_fu_720_p1 = $signed(tmp_68_fu_648_p1);
assign tmp_31_0_2_i_fu_728_p1 = $signed(tmp_73_fu_652_p1);
assign tmp_31_0_i_fu_712_p1 = $signed(tmp_67_fu_644_p1);
assign tmp_31_1_1_i_fu_744_p1 = $signed(tmp_75_fu_660_p1);
assign tmp_31_1_2_i_fu_752_p1 = $signed(tmp_77_fu_664_p1);
assign tmp_31_1_i_fu_736_p1 = $signed(tmp_74_fu_656_p1);
assign tmp_31_2_1_i_fu_768_p1 = $signed(tmp_79_fu_672_p1);
assign tmp_31_2_2_i_fu_776_p1 = $signed(tmp_80_fu_676_p1);
assign tmp_31_2_i_fu_760_p1 = $signed(tmp_78_fu_668_p1);
assign tmp_33_0_1_i_fu_724_p1 = $signed(tmp_82_fu_684_p1);
assign tmp_33_0_2_i_fu_732_p1 = $signed(tmp_83_fu_688_p1);
assign tmp_33_0_i_fu_716_p1 = $signed(tmp_81_fu_680_p1);
assign tmp_33_1_1_i_fu_748_p1 = $signed(tmp_85_fu_696_p1);
assign tmp_33_1_2_i_fu_756_p1 = $signed(tmp_86_fu_700_p1);
assign tmp_33_1_i_fu_740_p1 = $signed(tmp_84_fu_692_p1);
assign tmp_33_2_1_i_fu_772_p1 = $signed(tmp_88_fu_708_p1);
assign tmp_33_2_i_fu_764_p1 = $signed(tmp_87_fu_704_p1);
assign tmp_35_i_fu_780_p2 = (c_invert == ap_const_lv32_1? 1'b1: 1'b0);
assign tmp_38_fu_813_p2 = ($signed(row_reg_596) > $signed(32'b00000000000000000000000000000000)? 1'b1: 1'b0);
assign tmp_41_fu_626_p2 = (cols + ap_const_lv32_1);
assign tmp_42_fu_829_p2 = ($signed(col_assign_phi_fu_611_p4) < $signed(tmp_41_reg_1664)? 1'b1: 1'b0);
assign tmp_43_fu_840_p2 = ($signed(col_assign_phi_fu_611_p4) < $signed(cols)? 1'b1: 1'b0);
assign tmp_44_fu_845_p1 = $signed(col_assign_phi_fu_611_p4);
assign tmp_48_fu_819_p2 = ($signed(row_reg_596) < $signed(rows)? 1'b1: 1'b0);
assign tmp_49_fu_851_p2 = (tmp_43_fu_840_p2 & tmp_48_reg_1788);
assign tmp_50_fu_1198_p1 = $signed(ap_reg_ppstg_col_assign_reg_607_pp0_it4);
assign tmp_53_fu_1072_p1 = $signed(ap_reg_ppstg_col_assign_reg_607_pp0_it2);
assign tmp_55_fu_632_p2 = (rows + ap_const_lv32_FFFFFFFF);
assign tmp_56_fu_824_p2 = ($signed(row_reg_596) > $signed(tmp_55_reg_1669)? 1'b1: 1'b0);
assign tmp_59_fu_638_p2 = (cols + ap_const_lv32_FFFFFFFF);
assign tmp_60_fu_877_p2 = ($signed(col_assign_phi_fu_611_p4) > $signed(tmp_59_reg_1674)? 1'b1: 1'b0);
assign tmp_61_fu_887_p2 = ($signed(col_assign_phi_fu_611_p4) > $signed(32'b00000000000000000000000000000000)? 1'b1: 1'b0);
assign tmp_62_fu_898_p2 = (col_assign_phi_fu_611_p4 == cols? 1'b1: 1'b0);
assign tmp_67_fu_644_p1 = C_XR0C0[7:0];
assign tmp_68_fu_648_p1 = C_XR0C1[7:0];
assign tmp_70_fu_1533_p2 = (tmp_27_i_reg_2185 | tmp_28_i_reg_2191);
assign tmp_71_fu_984_p2 = (sel_tmp6_reg_1895 | sel_tmp3_reg_1890);
assign tmp_72_fu_1562_p4 = {{{edge_R_V_fu_1555_p3}, {edge_R_V_fu_1555_p3}}, {edge_R_V_fu_1555_p3}};
assign tmp_73_fu_652_p1 = C_XR0C2[7:0];
assign tmp_74_fu_656_p1 = C_XR1C0[7:0];
assign tmp_75_fu_660_p1 = C_XR1C1[7:0];
assign tmp_76_fu_988_p2 = (ap_reg_ppstg_or_cond_reg_1835_pp0_it1 | tmp_71_fu_984_p2);
assign tmp_77_fu_664_p1 = C_XR1C2[7:0];
assign tmp_78_fu_668_p1 = C_XR2C0[7:0];
assign tmp_79_fu_672_p1 = C_XR2C1[7:0];
assign tmp_80_fu_676_p1 = C_XR2C2[7:0];
assign tmp_81_fu_680_p1 = C_YR0C0[7:0];
assign tmp_82_fu_684_p1 = C_YR0C1[7:0];
assign tmp_83_fu_688_p1 = C_YR0C2[7:0];
assign tmp_84_fu_692_p1 = C_YR1C0[7:0];
assign tmp_85_fu_696_p1 = C_YR1C1[7:0];
assign tmp_86_fu_700_p1 = C_YR1C2[7:0];
assign tmp_87_fu_704_p1 = C_YR2C0[7:0];
assign tmp_88_fu_708_p1 = C_YR2C1[7:0];
assign tmp_89_fu_797_p4 = {{row_reg_596[ap_const_lv32_1F : ap_const_lv32_1]}};
assign tmp_8_i1_fu_1209_p2 = (tmp15_cast_reg_1952 + tmp5_reg_1947);
assign tmp_8_i_fu_1083_p2 = (tmp11_cast_reg_1915 + tmp9_reg_1910);
assign tmp_91_fu_856_p4 = {{col_assign_phi_fu_611_p4[ap_const_lv32_1F : ap_const_lv32_1]}};
assign tmp_92_fu_1500_p1 = edge_weight_fu_1490_p2[7:0];
assign tmp_fu_620_p2 = (rows + ap_const_lv32_1);
assign tmp_s_fu_786_p2 = ($signed(row_reg_596) < $signed(tmp_reg_1659)? 1'b1: 1'b0);
assign x_weight_2_2_2_i_fu_1448_p2 = (tmp15_reg_2131 + tmp11_reg_2126);
assign y_2_fu_1226_p2 = (tmp_i1_reg_1967 + ap_const_lv8_10);
assign y_weight_2_2_2_i_fu_1452_p2 = (tmp22_reg_2141 + tmp18_reg_2136);
always @ (posedge ap_clk)
begin
    tmp9_reg_1910[0] <= 1'b0;
    tmp11_cast_reg_1915[15:13] <= 3'b000;
    tmp5_reg_1947[0] <= 1'b0;
    tmp15_cast_reg_1952[15:13] <= 3'b000;
end



endmodule //sobel_filter

