Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Jul  3 16:00:02 2025
| Host         : DESKTOP-J99RCCM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file my_top_timing_summary_routed.rpt -pb my_top_timing_summary_routed.pb -rpx my_top_timing_summary_routed.rpx -warn_on_violation
| Design       : my_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.142        0.000                      0                  139        0.228        0.000                      0                  139        4.500        0.000                       0                   101  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.142        0.000                      0                  139        0.228        0.000                      0                  139        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.142ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.142ns  (required time - arrival time)
  Source:                 u_btn_command_controller/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_command_controller/ms10_up_counter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 1.044ns (23.693%)  route 3.362ns (76.307%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.552     5.073    u_btn_command_controller/CLK
    SLICE_X42Y21         FDCE                                         r  u_btn_command_controller/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDCE (Prop_fdce_C_Q)         0.518     5.591 f  u_btn_command_controller/counter_reg[10]/Q
                         net (fo=4, routed)           0.855     6.446    u_btn_command_controller/counter[10]
    SLICE_X42Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.570 r  u_btn_command_controller/ms10_down_counter[13]_i_7/O
                         net (fo=1, routed)           0.564     7.133    u_btn_command_controller/ms10_down_counter[13]_i_7_n_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.257 r  u_btn_command_controller/ms10_down_counter[13]_i_5/O
                         net (fo=1, routed)           0.420     7.677    u_btn_command_controller/ms10_down_counter[13]_i_5_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.801 r  u_btn_command_controller/ms10_down_counter[13]_i_3/O
                         net (fo=2, routed)           0.810     8.611    u_btn_command_controller/ms10_down_counter[13]_i_3_n_0
    SLICE_X40Y22         LUT5 (Prop_lut5_I0_O)        0.154     8.765 r  u_btn_command_controller/ms10_up_counter[13]_i_1/O
                         net (fo=14, routed)          0.715     9.480    u_btn_command_controller/ms10_up_counter[13]_i_1_n_0
    SLICE_X38Y24         FDCE                                         r  u_btn_command_controller/ms10_up_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.428    14.769    u_btn_command_controller/CLK
    SLICE_X38Y24         FDCE                                         r  u_btn_command_controller/ms10_up_counter_reg[4]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X38Y24         FDCE (Setup_fdce_C_CE)      -0.372    14.622    u_btn_command_controller/ms10_up_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -9.480    
  -------------------------------------------------------------------
                         slack                                  5.142    

Slack (MET) :             5.142ns  (required time - arrival time)
  Source:                 u_btn_command_controller/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_command_controller/ms10_up_counter_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 1.044ns (23.693%)  route 3.362ns (76.307%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.552     5.073    u_btn_command_controller/CLK
    SLICE_X42Y21         FDCE                                         r  u_btn_command_controller/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDCE (Prop_fdce_C_Q)         0.518     5.591 f  u_btn_command_controller/counter_reg[10]/Q
                         net (fo=4, routed)           0.855     6.446    u_btn_command_controller/counter[10]
    SLICE_X42Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.570 r  u_btn_command_controller/ms10_down_counter[13]_i_7/O
                         net (fo=1, routed)           0.564     7.133    u_btn_command_controller/ms10_down_counter[13]_i_7_n_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.257 r  u_btn_command_controller/ms10_down_counter[13]_i_5/O
                         net (fo=1, routed)           0.420     7.677    u_btn_command_controller/ms10_down_counter[13]_i_5_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.801 r  u_btn_command_controller/ms10_down_counter[13]_i_3/O
                         net (fo=2, routed)           0.810     8.611    u_btn_command_controller/ms10_down_counter[13]_i_3_n_0
    SLICE_X40Y22         LUT5 (Prop_lut5_I0_O)        0.154     8.765 r  u_btn_command_controller/ms10_up_counter[13]_i_1/O
                         net (fo=14, routed)          0.715     9.480    u_btn_command_controller/ms10_up_counter[13]_i_1_n_0
    SLICE_X38Y24         FDCE                                         r  u_btn_command_controller/ms10_up_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.428    14.769    u_btn_command_controller/CLK
    SLICE_X38Y24         FDCE                                         r  u_btn_command_controller/ms10_up_counter_reg[5]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X38Y24         FDCE (Setup_fdce_C_CE)      -0.372    14.622    u_btn_command_controller/ms10_up_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -9.480    
  -------------------------------------------------------------------
                         slack                                  5.142    

Slack (MET) :             5.149ns  (required time - arrival time)
  Source:                 u_btn_command_controller/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_command_controller/ms10_up_counter_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 1.044ns (23.731%)  route 3.355ns (76.269%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.552     5.073    u_btn_command_controller/CLK
    SLICE_X42Y21         FDCE                                         r  u_btn_command_controller/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDCE (Prop_fdce_C_Q)         0.518     5.591 f  u_btn_command_controller/counter_reg[10]/Q
                         net (fo=4, routed)           0.855     6.446    u_btn_command_controller/counter[10]
    SLICE_X42Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.570 r  u_btn_command_controller/ms10_down_counter[13]_i_7/O
                         net (fo=1, routed)           0.564     7.133    u_btn_command_controller/ms10_down_counter[13]_i_7_n_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.257 r  u_btn_command_controller/ms10_down_counter[13]_i_5/O
                         net (fo=1, routed)           0.420     7.677    u_btn_command_controller/ms10_down_counter[13]_i_5_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.801 r  u_btn_command_controller/ms10_down_counter[13]_i_3/O
                         net (fo=2, routed)           0.810     8.611    u_btn_command_controller/ms10_down_counter[13]_i_3_n_0
    SLICE_X40Y22         LUT5 (Prop_lut5_I0_O)        0.154     8.765 r  u_btn_command_controller/ms10_up_counter[13]_i_1/O
                         net (fo=14, routed)          0.708     9.473    u_btn_command_controller/ms10_up_counter[13]_i_1_n_0
    SLICE_X38Y25         FDCE                                         r  u_btn_command_controller/ms10_up_counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.428    14.769    u_btn_command_controller/CLK
    SLICE_X38Y25         FDCE                                         r  u_btn_command_controller/ms10_up_counter_reg[10]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X38Y25         FDCE (Setup_fdce_C_CE)      -0.372    14.622    u_btn_command_controller/ms10_up_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -9.473    
  -------------------------------------------------------------------
                         slack                                  5.149    

Slack (MET) :             5.149ns  (required time - arrival time)
  Source:                 u_btn_command_controller/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_command_controller/ms10_up_counter_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 1.044ns (23.731%)  route 3.355ns (76.269%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.552     5.073    u_btn_command_controller/CLK
    SLICE_X42Y21         FDCE                                         r  u_btn_command_controller/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDCE (Prop_fdce_C_Q)         0.518     5.591 f  u_btn_command_controller/counter_reg[10]/Q
                         net (fo=4, routed)           0.855     6.446    u_btn_command_controller/counter[10]
    SLICE_X42Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.570 r  u_btn_command_controller/ms10_down_counter[13]_i_7/O
                         net (fo=1, routed)           0.564     7.133    u_btn_command_controller/ms10_down_counter[13]_i_7_n_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.257 r  u_btn_command_controller/ms10_down_counter[13]_i_5/O
                         net (fo=1, routed)           0.420     7.677    u_btn_command_controller/ms10_down_counter[13]_i_5_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.801 r  u_btn_command_controller/ms10_down_counter[13]_i_3/O
                         net (fo=2, routed)           0.810     8.611    u_btn_command_controller/ms10_down_counter[13]_i_3_n_0
    SLICE_X40Y22         LUT5 (Prop_lut5_I0_O)        0.154     8.765 r  u_btn_command_controller/ms10_up_counter[13]_i_1/O
                         net (fo=14, routed)          0.708     9.473    u_btn_command_controller/ms10_up_counter[13]_i_1_n_0
    SLICE_X38Y25         FDCE                                         r  u_btn_command_controller/ms10_up_counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.428    14.769    u_btn_command_controller/CLK
    SLICE_X38Y25         FDCE                                         r  u_btn_command_controller/ms10_up_counter_reg[11]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X38Y25         FDCE (Setup_fdce_C_CE)      -0.372    14.622    u_btn_command_controller/ms10_up_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -9.473    
  -------------------------------------------------------------------
                         slack                                  5.149    

Slack (MET) :             5.149ns  (required time - arrival time)
  Source:                 u_btn_command_controller/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_command_controller/ms10_up_counter_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 1.044ns (23.731%)  route 3.355ns (76.269%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.552     5.073    u_btn_command_controller/CLK
    SLICE_X42Y21         FDCE                                         r  u_btn_command_controller/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDCE (Prop_fdce_C_Q)         0.518     5.591 f  u_btn_command_controller/counter_reg[10]/Q
                         net (fo=4, routed)           0.855     6.446    u_btn_command_controller/counter[10]
    SLICE_X42Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.570 r  u_btn_command_controller/ms10_down_counter[13]_i_7/O
                         net (fo=1, routed)           0.564     7.133    u_btn_command_controller/ms10_down_counter[13]_i_7_n_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.257 r  u_btn_command_controller/ms10_down_counter[13]_i_5/O
                         net (fo=1, routed)           0.420     7.677    u_btn_command_controller/ms10_down_counter[13]_i_5_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.801 r  u_btn_command_controller/ms10_down_counter[13]_i_3/O
                         net (fo=2, routed)           0.810     8.611    u_btn_command_controller/ms10_down_counter[13]_i_3_n_0
    SLICE_X40Y22         LUT5 (Prop_lut5_I0_O)        0.154     8.765 r  u_btn_command_controller/ms10_up_counter[13]_i_1/O
                         net (fo=14, routed)          0.708     9.473    u_btn_command_controller/ms10_up_counter[13]_i_1_n_0
    SLICE_X38Y25         FDCE                                         r  u_btn_command_controller/ms10_up_counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.428    14.769    u_btn_command_controller/CLK
    SLICE_X38Y25         FDCE                                         r  u_btn_command_controller/ms10_up_counter_reg[12]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X38Y25         FDCE (Setup_fdce_C_CE)      -0.372    14.622    u_btn_command_controller/ms10_up_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -9.473    
  -------------------------------------------------------------------
                         slack                                  5.149    

Slack (MET) :             5.149ns  (required time - arrival time)
  Source:                 u_btn_command_controller/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_command_controller/ms10_up_counter_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 1.044ns (23.731%)  route 3.355ns (76.269%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.552     5.073    u_btn_command_controller/CLK
    SLICE_X42Y21         FDCE                                         r  u_btn_command_controller/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDCE (Prop_fdce_C_Q)         0.518     5.591 f  u_btn_command_controller/counter_reg[10]/Q
                         net (fo=4, routed)           0.855     6.446    u_btn_command_controller/counter[10]
    SLICE_X42Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.570 r  u_btn_command_controller/ms10_down_counter[13]_i_7/O
                         net (fo=1, routed)           0.564     7.133    u_btn_command_controller/ms10_down_counter[13]_i_7_n_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.257 r  u_btn_command_controller/ms10_down_counter[13]_i_5/O
                         net (fo=1, routed)           0.420     7.677    u_btn_command_controller/ms10_down_counter[13]_i_5_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.801 r  u_btn_command_controller/ms10_down_counter[13]_i_3/O
                         net (fo=2, routed)           0.810     8.611    u_btn_command_controller/ms10_down_counter[13]_i_3_n_0
    SLICE_X40Y22         LUT5 (Prop_lut5_I0_O)        0.154     8.765 r  u_btn_command_controller/ms10_up_counter[13]_i_1/O
                         net (fo=14, routed)          0.708     9.473    u_btn_command_controller/ms10_up_counter[13]_i_1_n_0
    SLICE_X38Y25         FDCE                                         r  u_btn_command_controller/ms10_up_counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.428    14.769    u_btn_command_controller/CLK
    SLICE_X38Y25         FDCE                                         r  u_btn_command_controller/ms10_up_counter_reg[13]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X38Y25         FDCE (Setup_fdce_C_CE)      -0.372    14.622    u_btn_command_controller/ms10_up_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -9.473    
  -------------------------------------------------------------------
                         slack                                  5.149    

Slack (MET) :             5.149ns  (required time - arrival time)
  Source:                 u_btn_command_controller/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_command_controller/ms10_up_counter_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 1.044ns (23.731%)  route 3.355ns (76.269%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.552     5.073    u_btn_command_controller/CLK
    SLICE_X42Y21         FDCE                                         r  u_btn_command_controller/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDCE (Prop_fdce_C_Q)         0.518     5.591 f  u_btn_command_controller/counter_reg[10]/Q
                         net (fo=4, routed)           0.855     6.446    u_btn_command_controller/counter[10]
    SLICE_X42Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.570 r  u_btn_command_controller/ms10_down_counter[13]_i_7/O
                         net (fo=1, routed)           0.564     7.133    u_btn_command_controller/ms10_down_counter[13]_i_7_n_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.257 r  u_btn_command_controller/ms10_down_counter[13]_i_5/O
                         net (fo=1, routed)           0.420     7.677    u_btn_command_controller/ms10_down_counter[13]_i_5_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.801 r  u_btn_command_controller/ms10_down_counter[13]_i_3/O
                         net (fo=2, routed)           0.810     8.611    u_btn_command_controller/ms10_down_counter[13]_i_3_n_0
    SLICE_X40Y22         LUT5 (Prop_lut5_I0_O)        0.154     8.765 r  u_btn_command_controller/ms10_up_counter[13]_i_1/O
                         net (fo=14, routed)          0.708     9.473    u_btn_command_controller/ms10_up_counter[13]_i_1_n_0
    SLICE_X38Y25         FDCE                                         r  u_btn_command_controller/ms10_up_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.428    14.769    u_btn_command_controller/CLK
    SLICE_X38Y25         FDCE                                         r  u_btn_command_controller/ms10_up_counter_reg[6]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X38Y25         FDCE (Setup_fdce_C_CE)      -0.372    14.622    u_btn_command_controller/ms10_up_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -9.473    
  -------------------------------------------------------------------
                         slack                                  5.149    

Slack (MET) :             5.149ns  (required time - arrival time)
  Source:                 u_btn_command_controller/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_command_controller/ms10_up_counter_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 1.044ns (23.731%)  route 3.355ns (76.269%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.552     5.073    u_btn_command_controller/CLK
    SLICE_X42Y21         FDCE                                         r  u_btn_command_controller/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDCE (Prop_fdce_C_Q)         0.518     5.591 f  u_btn_command_controller/counter_reg[10]/Q
                         net (fo=4, routed)           0.855     6.446    u_btn_command_controller/counter[10]
    SLICE_X42Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.570 r  u_btn_command_controller/ms10_down_counter[13]_i_7/O
                         net (fo=1, routed)           0.564     7.133    u_btn_command_controller/ms10_down_counter[13]_i_7_n_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.257 r  u_btn_command_controller/ms10_down_counter[13]_i_5/O
                         net (fo=1, routed)           0.420     7.677    u_btn_command_controller/ms10_down_counter[13]_i_5_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.801 r  u_btn_command_controller/ms10_down_counter[13]_i_3/O
                         net (fo=2, routed)           0.810     8.611    u_btn_command_controller/ms10_down_counter[13]_i_3_n_0
    SLICE_X40Y22         LUT5 (Prop_lut5_I0_O)        0.154     8.765 r  u_btn_command_controller/ms10_up_counter[13]_i_1/O
                         net (fo=14, routed)          0.708     9.473    u_btn_command_controller/ms10_up_counter[13]_i_1_n_0
    SLICE_X38Y25         FDCE                                         r  u_btn_command_controller/ms10_up_counter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.428    14.769    u_btn_command_controller/CLK
    SLICE_X38Y25         FDCE                                         r  u_btn_command_controller/ms10_up_counter_reg[9]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X38Y25         FDCE (Setup_fdce_C_CE)      -0.372    14.622    u_btn_command_controller/ms10_up_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -9.473    
  -------------------------------------------------------------------
                         slack                                  5.149    

Slack (MET) :             5.193ns  (required time - arrival time)
  Source:                 u_btn_command_controller/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_command_controller/ms10_up_counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 1.044ns (23.956%)  route 3.314ns (76.044%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.552     5.073    u_btn_command_controller/CLK
    SLICE_X42Y21         FDCE                                         r  u_btn_command_controller/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDCE (Prop_fdce_C_Q)         0.518     5.591 f  u_btn_command_controller/counter_reg[10]/Q
                         net (fo=4, routed)           0.855     6.446    u_btn_command_controller/counter[10]
    SLICE_X42Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.570 r  u_btn_command_controller/ms10_down_counter[13]_i_7/O
                         net (fo=1, routed)           0.564     7.133    u_btn_command_controller/ms10_down_counter[13]_i_7_n_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.257 r  u_btn_command_controller/ms10_down_counter[13]_i_5/O
                         net (fo=1, routed)           0.420     7.677    u_btn_command_controller/ms10_down_counter[13]_i_5_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.801 r  u_btn_command_controller/ms10_down_counter[13]_i_3/O
                         net (fo=2, routed)           0.810     8.611    u_btn_command_controller/ms10_down_counter[13]_i_3_n_0
    SLICE_X40Y22         LUT5 (Prop_lut5_I0_O)        0.154     8.765 r  u_btn_command_controller/ms10_up_counter[13]_i_1/O
                         net (fo=14, routed)          0.666     9.431    u_btn_command_controller/ms10_up_counter[13]_i_1_n_0
    SLICE_X38Y23         FDCE                                         r  u_btn_command_controller/ms10_up_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.430    14.771    u_btn_command_controller/CLK
    SLICE_X38Y23         FDCE                                         r  u_btn_command_controller/ms10_up_counter_reg[0]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X38Y23         FDCE (Setup_fdce_C_CE)      -0.372    14.624    u_btn_command_controller/ms10_up_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                          -9.431    
  -------------------------------------------------------------------
                         slack                                  5.193    

Slack (MET) :             5.193ns  (required time - arrival time)
  Source:                 u_btn_command_controller/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_command_controller/ms10_up_counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 1.044ns (23.956%)  route 3.314ns (76.044%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.552     5.073    u_btn_command_controller/CLK
    SLICE_X42Y21         FDCE                                         r  u_btn_command_controller/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDCE (Prop_fdce_C_Q)         0.518     5.591 f  u_btn_command_controller/counter_reg[10]/Q
                         net (fo=4, routed)           0.855     6.446    u_btn_command_controller/counter[10]
    SLICE_X42Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.570 r  u_btn_command_controller/ms10_down_counter[13]_i_7/O
                         net (fo=1, routed)           0.564     7.133    u_btn_command_controller/ms10_down_counter[13]_i_7_n_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.257 r  u_btn_command_controller/ms10_down_counter[13]_i_5/O
                         net (fo=1, routed)           0.420     7.677    u_btn_command_controller/ms10_down_counter[13]_i_5_n_0
    SLICE_X40Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.801 r  u_btn_command_controller/ms10_down_counter[13]_i_3/O
                         net (fo=2, routed)           0.810     8.611    u_btn_command_controller/ms10_down_counter[13]_i_3_n_0
    SLICE_X40Y22         LUT5 (Prop_lut5_I0_O)        0.154     8.765 r  u_btn_command_controller/ms10_up_counter[13]_i_1/O
                         net (fo=14, routed)          0.666     9.431    u_btn_command_controller/ms10_up_counter[13]_i_1_n_0
    SLICE_X38Y23         FDCE                                         r  u_btn_command_controller/ms10_up_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.430    14.771    u_btn_command_controller/CLK
    SLICE_X38Y23         FDCE                                         r  u_btn_command_controller/ms10_up_counter_reg[1]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X38Y23         FDCE (Setup_fdce_C_CE)      -0.372    14.624    u_btn_command_controller/ms10_up_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                          -9.431    
  -------------------------------------------------------------------
                         slack                                  5.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 u_fnd_controller/u_fnd_digit_select/r_digit_sel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fnd_controller/u_fnd_digit_select/sel_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.551     1.434    u_fnd_controller/u_fnd_digit_select/CLK
    SLICE_X46Y24         FDCE                                         r  u_fnd_controller/u_fnd_digit_select/r_digit_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDCE (Prop_fdce_C_Q)         0.164     1.598 r  u_fnd_controller/u_fnd_digit_select/r_digit_sel_reg[0]/Q
                         net (fo=3, routed)           0.116     1.714    u_fnd_controller/u_fnd_digit_select/r_digit_sel[0]
    SLICE_X46Y24         FDCE                                         r  u_fnd_controller/u_fnd_digit_select/sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.818     1.945    u_fnd_controller/u_fnd_digit_select/CLK
    SLICE_X46Y24         FDCE                                         r  u_fnd_controller/u_fnd_digit_select/sel_reg[0]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X46Y24         FDCE (Hold_fdce_C_D)         0.052     1.486    u_fnd_controller/u_fnd_digit_select/sel_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 u_btn_command_controller/r_mode_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_command_controller/ms10_down_counter_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.190ns (50.302%)  route 0.188ns (49.698%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.553     1.436    u_btn_command_controller/CLK
    SLICE_X39Y22         FDCE                                         r  u_btn_command_controller/r_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  u_btn_command_controller/r_mode_reg[0]/Q
                         net (fo=81, routed)          0.188     1.765    u_btn_command_controller/r_mode[0]
    SLICE_X36Y23         LUT4 (Prop_lut4_I2_O)        0.049     1.814 r  u_btn_command_controller/ms10_down_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.814    u_btn_command_controller/p_1_in[3]
    SLICE_X36Y23         FDPE                                         r  u_btn_command_controller/ms10_down_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.817     1.944    u_btn_command_controller/CLK
    SLICE_X36Y23         FDPE                                         r  u_btn_command_controller/ms10_down_counter_reg[3]/C
                         clock pessimism             -0.497     1.447    
    SLICE_X36Y23         FDPE (Hold_fdpe_C_D)         0.107     1.554    u_btn_command_controller/ms10_down_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u_my_btn_debounce/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_my_btn_debounce/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.187ns (45.229%)  route 0.226ns (54.771%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.558     1.441    u_my_btn_debounce/CLK
    SLICE_X37Y16         FDCE                                         r  u_my_btn_debounce/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  u_my_btn_debounce/counter_reg[0]/Q
                         net (fo=6, routed)           0.226     1.809    u_my_btn_debounce/counter_reg[0]
    SLICE_X38Y16         LUT5 (Prop_lut5_I3_O)        0.046     1.855 r  u_my_btn_debounce/counter[3]_i_2/O
                         net (fo=1, routed)           0.000     1.855    u_my_btn_debounce/counter[3]_i_2_n_0
    SLICE_X38Y16         FDCE                                         r  u_my_btn_debounce/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.825     1.952    u_my_btn_debounce/CLK
    SLICE_X38Y16         FDCE                                         r  u_my_btn_debounce/counter_reg[3]/C
                         clock pessimism             -0.497     1.455    
    SLICE_X38Y16         FDCE (Hold_fdce_C_D)         0.131     1.586    u_my_btn_debounce/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 u_btn_command_controller/r_mode_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_command_controller/ms10_down_counter_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.770%)  route 0.188ns (50.230%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.553     1.436    u_btn_command_controller/CLK
    SLICE_X39Y22         FDCE                                         r  u_btn_command_controller/r_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  u_btn_command_controller/r_mode_reg[0]/Q
                         net (fo=81, routed)          0.188     1.765    u_btn_command_controller/r_mode[0]
    SLICE_X36Y23         LUT4 (Prop_lut4_I2_O)        0.045     1.810 r  u_btn_command_controller/ms10_down_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.810    u_btn_command_controller/p_1_in[2]
    SLICE_X36Y23         FDPE                                         r  u_btn_command_controller/ms10_down_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.817     1.944    u_btn_command_controller/CLK
    SLICE_X36Y23         FDPE                                         r  u_btn_command_controller/ms10_down_counter_reg[2]/C
                         clock pessimism             -0.497     1.447    
    SLICE_X36Y23         FDPE (Hold_fdpe_C_D)         0.092     1.539    u_btn_command_controller/ms10_down_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 u_my_btn_debounce/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_my_btn_debounce/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.558     1.441    u_my_btn_debounce/CLK
    SLICE_X37Y16         FDCE                                         r  u_my_btn_debounce/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDCE (Prop_fdce_C_Q)         0.141     1.582 f  u_my_btn_debounce/counter_reg[0]/Q
                         net (fo=6, routed)           0.179     1.761    u_my_btn_debounce/counter_reg[0]
    SLICE_X37Y16         LUT5 (Prop_lut5_I0_O)        0.045     1.806 r  u_my_btn_debounce/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.806    u_my_btn_debounce/counter[0]_i_1__0_n_0
    SLICE_X37Y16         FDCE                                         r  u_my_btn_debounce/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.825     1.952    u_my_btn_debounce/CLK
    SLICE_X37Y16         FDCE                                         r  u_my_btn_debounce/counter_reg[0]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X37Y16         FDCE (Hold_fdce_C_D)         0.091     1.532    u_my_btn_debounce/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 u_my_btn_debounce/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_my_btn_debounce/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.558     1.441    u_my_btn_debounce/CLK
    SLICE_X37Y16         FDCE                                         r  u_my_btn_debounce/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  u_my_btn_debounce/counter_reg[0]/Q
                         net (fo=6, routed)           0.181     1.763    u_my_btn_debounce/counter_reg[0]
    SLICE_X37Y16         LUT6 (Prop_lut6_I5_O)        0.045     1.808 r  u_my_btn_debounce/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.808    u_my_btn_debounce/counter[1]_i_1__0_n_0
    SLICE_X37Y16         FDCE                                         r  u_my_btn_debounce/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.825     1.952    u_my_btn_debounce/CLK
    SLICE_X37Y16         FDCE                                         r  u_my_btn_debounce/counter_reg[1]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X37Y16         FDCE (Hold_fdce_C_D)         0.092     1.533    u_my_btn_debounce/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 u_my_btn_debounce/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_my_btn_debounce/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.096%)  route 0.226ns (54.904%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.558     1.441    u_my_btn_debounce/CLK
    SLICE_X37Y16         FDCE                                         r  u_my_btn_debounce/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  u_my_btn_debounce/counter_reg[0]/Q
                         net (fo=6, routed)           0.226     1.809    u_my_btn_debounce/counter_reg[0]
    SLICE_X38Y16         LUT4 (Prop_lut4_I1_O)        0.045     1.854 r  u_my_btn_debounce/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.854    u_my_btn_debounce/counter[2]_i_1__0_n_0
    SLICE_X38Y16         FDCE                                         r  u_my_btn_debounce/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.825     1.952    u_my_btn_debounce/CLK
    SLICE_X38Y16         FDCE                                         r  u_my_btn_debounce/counter_reg[2]/C
                         clock pessimism             -0.497     1.455    
    SLICE_X38Y16         FDCE (Hold_fdce_C_D)         0.120     1.575    u_my_btn_debounce/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 u_btn_command_controller/r_mode_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_command_controller/r_mode_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.183ns (47.319%)  route 0.204ns (52.681%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.553     1.436    u_btn_command_controller/CLK
    SLICE_X39Y22         FDCE                                         r  u_btn_command_controller/r_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  u_btn_command_controller/r_mode_reg[0]/Q
                         net (fo=81, routed)          0.204     1.781    u_btn_command_controller/r_mode[0]
    SLICE_X39Y22         LUT5 (Prop_lut5_I0_O)        0.042     1.823 r  u_btn_command_controller/r_mode[1]_i_1/O
                         net (fo=1, routed)           0.000     1.823    u_btn_command_controller/r_mode[1]_i_1_n_0
    SLICE_X39Y22         FDCE                                         r  u_btn_command_controller/r_mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.819     1.946    u_btn_command_controller/CLK
    SLICE_X39Y22         FDCE                                         r  u_btn_command_controller/r_mode_reg[1]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X39Y22         FDCE (Hold_fdce_C_D)         0.107     1.543    u_btn_command_controller/r_mode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 u_btn_command_controller/r_mode_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_command_controller/ms10_up_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.184ns (43.584%)  route 0.238ns (56.416%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.553     1.436    u_btn_command_controller/CLK
    SLICE_X39Y22         FDCE                                         r  u_btn_command_controller/r_mode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDCE (Prop_fdce_C_Q)         0.141     1.577 f  u_btn_command_controller/r_mode_reg[2]/Q
                         net (fo=79, routed)          0.238     1.815    u_btn_command_controller/r_mode[2]
    SLICE_X38Y23         LUT4 (Prop_lut4_I1_O)        0.043     1.858 r  u_btn_command_controller/ms10_up_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.858    u_btn_command_controller/ms10_up_counter[1]_i_1_n_0
    SLICE_X38Y23         FDCE                                         r  u_btn_command_controller/ms10_up_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.817     1.944    u_btn_command_controller/CLK
    SLICE_X38Y23         FDCE                                         r  u_btn_command_controller/ms10_up_counter_reg[1]/C
                         clock pessimism             -0.497     1.447    
    SLICE_X38Y23         FDCE (Hold_fdce_C_D)         0.131     1.578    u_btn_command_controller/ms10_up_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 u_btn_command_controller/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_command_controller/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.555     1.438    u_btn_command_controller/CLK
    SLICE_X40Y19         FDCE                                         r  u_btn_command_controller/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDCE (Prop_fdce_C_Q)         0.141     1.579 f  u_btn_command_controller/counter_reg[0]/Q
                         net (fo=4, routed)           0.197     1.776    u_btn_command_controller/counter[0]
    SLICE_X40Y19         LUT2 (Prop_lut2_I1_O)        0.045     1.821 r  u_btn_command_controller/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.821    u_btn_command_controller/counter[0]_i_1_n_0
    SLICE_X40Y19         FDCE                                         r  u_btn_command_controller/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.823     1.950    u_btn_command_controller/CLK
    SLICE_X40Y19         FDCE                                         r  u_btn_command_controller/counter_reg[0]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X40Y19         FDCE (Hold_fdce_C_D)         0.091     1.529    u_btn_command_controller/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.292    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y19   u_btn_command_controller/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y21   u_btn_command_controller/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y21   u_btn_command_controller/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y21   u_btn_command_controller/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y21   u_btn_command_controller/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y22   u_btn_command_controller/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y22   u_btn_command_controller/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y22   u_btn_command_controller/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y22   u_btn_command_controller/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y19   u_btn_command_controller/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y19   u_btn_command_controller/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y21   u_btn_command_controller/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y21   u_btn_command_controller/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y21   u_btn_command_controller/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y21   u_btn_command_controller/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y21   u_btn_command_controller/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y21   u_btn_command_controller/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y21   u_btn_command_controller/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y21   u_btn_command_controller/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y19   u_btn_command_controller/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y19   u_btn_command_controller/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y21   u_btn_command_controller/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y21   u_btn_command_controller/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y21   u_btn_command_controller/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y21   u_btn_command_controller/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y21   u_btn_command_controller/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y21   u_btn_command_controller/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y21   u_btn_command_controller/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y21   u_btn_command_controller/counter_reg[13]/C



