Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Thu Nov 21 18:15:27 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt pong_impl_1.twr pong_impl_1.udb -gui

-----------------------------------------
Design:          main
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock clk
        2.2  Clock vga_clock
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
            4.1.2  Setup Path Details For Constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
            4.2.2  Hold Path Details For Constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
[IGNORED:]create_clock -name {pll/lscc_pll_inst/REFERENCECLK} -period 83.3333333333333 [get_nets clk]
create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

1.2  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
score_one/i8239_3_lut/A	->	score_one/i8239_3_lut/Z

++++ Loop2
score_one/i8225_3_lut/A	->	score_one/i8225_3_lut/Z

++++ Loop3
score_one/i8237_3_lut/A	->	score_one/i8237_3_lut/Z

++++ Loop4
score_two/i8241_3_lut/A	->	score_two/i8241_3_lut/Z

++++ Loop5
score_two/i8243_3_lut/A	->	score_two/i8243_3_lut/Z

++++ Loop6
score_two/i8227_3_lut/A	->	score_two/i8227_3_lut/Z

++++ Loop7
paused_menu/i12590_2_lut_3_lut/A	->	paused_menu/i12590_2_lut_3_lut/Z

++++ Loop8
paused_menu/i1_3_lut/B	->	paused_menu/i1_3_lut/Z

++++ Loop9
paused_menu/i1_3_lut_adj_184/B	->	paused_menu/i1_3_lut_adj_184/Z

++++ Loop10
paused_menu/i8229_3_lut_3_lut/A	->	paused_menu/i8229_3_lut_3_lut/Z

++++ Loop11
paused_menu/i12589_3_lut/C	->	paused_menu/i12589_3_lut/Z

++++ Loop12
paused_menu/i8221_3_lut_4_lut_3_lut/C	->	paused_menu/i8221_3_lut_4_lut_3_lut/Z

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "clk"
=======================
create_clock -name {clk} -period 83.3333333333333 [get_nets clk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |          20.898 ns |         47.851 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From vga_clock                         |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "vga_clock"
=======================
create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
            Clock vga_clock             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From vga_clock                         |             Target |          39.800 ns |         25.126 MHz 
                                        | Actual (all paths) |          19.774 ns |         50.571 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
            Clock vga_clock             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 2.85714%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {clk} -period 83.333                                                                                                    
3333333333 [get_nets clk]               |   83.333 ns |   62.435 ns |   18   |   20.898 ns |  47.851 MHz |       40       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {vga_clock                                                                                                    
} -source [get_pins {pll/lscc_pll_inst/                                                                                                    
u_PLL_B/REFERENCECLK}] -multiply_by 67                                                                                                     
-divide_by 32 [get_pins {pll/lscc_pll_i                                                                                                    
nst/u_PLL_B/OUTGLOBAL }]                |   39.800 ns |   20.026 ns |    4   |   19.774 ns |  50.571 MHz |       31       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_driver/h_count_562__i9/SR            |   20.027 ns 
{vga_driver/h_count_562__i7/SR   vga_driver/h_count_562__i8/SR}              
                                         |   20.027 ns 
{vga_driver/v_count__i7/SP   vga_driver/v_count__i6/SP}              
                                         |   20.809 ns 
{vga_driver/h_count_562__i5/SR   vga_driver/h_count_562__i6/SR}              
                                         |   21.140 ns 
{vga_driver/h_count_562__i3/SR   vga_driver/h_count_562__i4/SR}              
                                         |   21.140 ns 
{vga_driver/h_count_562__i1/SR   vga_driver/h_count_562__i2/SR}              
                                         |   21.140 ns 
vga_driver/h_count_562__i0/SR            |   21.140 ns 
{vga_driver/v_count__i9/SP   vga_driver/v_count__i8/SP}              
                                         |   21.921 ns 
{vga_driver/v_count__i5/SP   vga_driver/v_count__i4/SP}              
                                         |   21.921 ns 
{vga_driver/v_count__i0/SP   vga_driver/v_count__i1/SP}              
                                         |   22.001 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {clk} -period 83.333                                                                                                    
3333333333 [get_nets clk]               |    0.000 ns |    3.417 ns |    2   |        ---- |        ---- |       40       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {vga_clock                                                                                                    
} -source [get_pins {pll/lscc_pll_inst/                                                                                                    
u_PLL_B/REFERENCECLK}] -multiply_by 67                                                                                                     
-divide_by 32 [get_pins {pll/lscc_pll_i                                                                                                    
nst/u_PLL_B/OUTGLOBAL }]                |    0.000 ns |    3.417 ns |    2   |        ---- |        ---- |       31       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
buzzer_clock_561__i1/D                   |    3.417 ns 
buzzer_clock_561__i2/D                   |    3.417 ns 
buzzer_clock_561__i3/D                   |    3.417 ns 
buzzer_clock_561__i9/D                   |    3.417 ns 
buzzer_clock_561__i7/D                   |    3.417 ns 
buzzer_clock_561__i8/D                   |    3.417 ns 
buzzer_clock_561__i5/D                   |    3.417 ns 
buzzer_clock_561__i6/D                   |    3.417 ns 
buzzer_clock_561__i4/D                   |    3.417 ns 
buzzer_clock_561__i0/D                   |    3.417 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 1 Start Points         |           Type           
-------------------------------------------------------------------
buzzer_i0/PADDO                         |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         1
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 5 End Points          |           Type           
-------------------------------------------------------------------
{vga_driver/v_count__i0/SR   vga_driver/v_count__i1/SR}                           
                                        |           No arrival time
{vga_driver/v_count__i9/SR   vga_driver/v_count__i8/SR}                           
                                        |           No arrival time
{vga_driver/v_count__i7/SR   vga_driver/v_count__i6/SR}                           
                                        |           No arrival time
{vga_driver/v_count__i5/SR   vga_driver/v_count__i4/SR}                           
                                        |           No arrival time
{vga_driver/v_count__i3/SR   vga_driver/v_count__i2/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         5
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
button_enter                            |                     input
player_two_down                         |                     input
player_one_up                           |                     input
player_one_down                         |                     input
player_two_up                           |                     input
buzzer                                  |                    output
hsync                                   |                    output
vsync                                   |                    output
r                                       |                    output
g                                       |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        11
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
pos_y_i7                                |                  No Clock
pos_y_i8                                |                  No Clock
pos_y_i1                                |                  No Clock
pos_y_i2                                |                  No Clock
pos_y_i0                                |                  No Clock
accelerator_timer_564__i7               |                  No Clock
accelerator_timer_564__i3               |                  No Clock
accelerator_timer_564__i4               |                  No Clock
accelerator_timer_564__i0               |                  No Clock
pos_y_i5                                |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                       988
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
----------------------------------------------------------------------
40 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HFOSC
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 83.3333 ns
Period margin    : 62.5033 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : tick_c/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 66.5% (route), 33.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 62.435 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               88.644

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       20.699
-------------------------------------   ------
End-of-path arrival time( ns )          26.209

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R5C12A    CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_85_add_5_1/B1->add_85_add_5_1/CO1     SLICE_R5C12A    B1_TO_COUT1_DELAY    0.358         9.338  2       
n119608                                                   NET DELAY            0.000         9.338  1       
add_85_add_5_3/CI0->add_85_add_5_3/CO0    SLICE_R5C12B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n133886                                                   NET DELAY            0.000         9.616  1       
add_85_add_5_3/CI1->add_85_add_5_3/CO1    SLICE_R5C12B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n119610                                                   NET DELAY            0.000         9.894  1       
add_85_add_5_5/CI0->add_85_add_5_5/CO0    SLICE_R5C12C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n133889                                                   NET DELAY            0.000        10.172  1       
add_85_add_5_5/CI1->add_85_add_5_5/CO1    SLICE_R5C12C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n119612                                                   NET DELAY            0.000        10.450  1       
add_85_add_5_7/CI0->add_85_add_5_7/CO0    SLICE_R5C12D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n133892                                                   NET DELAY            0.000        10.728  1       
add_85_add_5_7/CI1->add_85_add_5_7/CO1    SLICE_R5C12D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n119614                                                   NET DELAY            0.556        11.562  1       
add_85_add_5_9/CI0->add_85_add_5_9/CO0    SLICE_R5C13A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
n133895                                                   NET DELAY            0.000        11.840  1       
add_85_add_5_9/CI1->add_85_add_5_9/CO1    SLICE_R5C13A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
n119616                                                   NET DELAY            0.000        12.118  1       
add_85_add_5_11/CI0->add_85_add_5_11/CO0  SLICE_R5C13B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
n133898                                                   NET DELAY            0.000        12.396  1       
add_85_add_5_11/CI1->add_85_add_5_11/CO1  SLICE_R5C13B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
n119618                                                   NET DELAY            0.000        12.674  1       
add_85_add_5_13/CI0->add_85_add_5_13/CO0  SLICE_R5C13C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
n133901                                                   NET DELAY            0.000        12.952  1       
add_85_add_5_13/CI1->add_85_add_5_13/CO1  SLICE_R5C13C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
n119620                                                   NET DELAY            0.662        13.892  1       
add_85_add_5_15/D0->add_85_add_5_15/S0    SLICE_R5C13D    D0_TO_F0_DELAY       0.450        14.342  2       
timer_clock_14__N_43[13]                                  NET DELAY            2.172        16.514  1       
i1_2_lut/B->i1_2_lut/Z                    SLICE_R4C13B    D0_TO_F0_DELAY       0.450        16.964  2       
n4_adj_1329                                               NET DELAY            2.556        19.520  1       
i2_4_lut_adj_199/B->i2_4_lut_adj_199/Z    SLICE_R4C13B    A1_TO_F1_DELAY       0.477        19.997  11      
timer_clock_14__N_58                                      NET DELAY            5.735        25.732  1       
i82_2_lut/B->i82_2_lut/Z                  SLICE_R13C2A    C1_TO_F1_DELAY       0.477        26.209  1       
n55                                                       NET DELAY            0.000        26.209  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i8/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 63.0% (route), 37.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 64.449 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               88.644

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       18.685
-------------------------------------   ------
End-of-path arrival time( ns )          24.195

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R5C12A    CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_85_add_5_1/B1->add_85_add_5_1/CO1     SLICE_R5C12A    B1_TO_COUT1_DELAY    0.358         9.338  2       
n119608                                                   NET DELAY            0.000         9.338  1       
add_85_add_5_3/CI0->add_85_add_5_3/CO0    SLICE_R5C12B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n133886                                                   NET DELAY            0.000         9.616  1       
add_85_add_5_3/CI1->add_85_add_5_3/CO1    SLICE_R5C12B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n119610                                                   NET DELAY            0.000         9.894  1       
add_85_add_5_5/CI0->add_85_add_5_5/CO0    SLICE_R5C12C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n133889                                                   NET DELAY            0.000        10.172  1       
add_85_add_5_5/CI1->add_85_add_5_5/CO1    SLICE_R5C12C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n119612                                                   NET DELAY            0.000        10.450  1       
add_85_add_5_7/CI0->add_85_add_5_7/CO0    SLICE_R5C12D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n133892                                                   NET DELAY            0.000        10.728  1       
add_85_add_5_7/CI1->add_85_add_5_7/CO1    SLICE_R5C12D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n119614                                                   NET DELAY            0.556        11.562  1       
add_85_add_5_9/CI0->add_85_add_5_9/CO0    SLICE_R5C13A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
n133895                                                   NET DELAY            0.000        11.840  1       
add_85_add_5_9/CI1->add_85_add_5_9/CO1    SLICE_R5C13A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
n119616                                                   NET DELAY            0.000        12.118  1       
add_85_add_5_11/CI0->add_85_add_5_11/CO0  SLICE_R5C13B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
n133898                                                   NET DELAY            0.000        12.396  1       
add_85_add_5_11/CI1->add_85_add_5_11/CO1  SLICE_R5C13B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
n119618                                                   NET DELAY            0.000        12.674  1       
add_85_add_5_13/CI0->add_85_add_5_13/CO0  SLICE_R5C13C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
n133901                                                   NET DELAY            0.000        12.952  1       
add_85_add_5_13/CI1->add_85_add_5_13/CO1  SLICE_R5C13C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
n119620                                                   NET DELAY            0.662        13.892  1       
add_85_add_5_15/D0->add_85_add_5_15/S0    SLICE_R5C13D    D0_TO_F0_DELAY       0.450        14.342  2       
timer_clock_14__N_43[13]                                  NET DELAY            2.172        16.514  1       
i1_2_lut/B->i1_2_lut/Z                    SLICE_R4C13B    D0_TO_F0_DELAY       0.450        16.964  2       
n4_adj_1329                                               NET DELAY            2.556        19.520  1       
i2_4_lut_adj_199/B->i2_4_lut_adj_199/Z    SLICE_R4C13B    A1_TO_F1_DELAY       0.450        19.970  11      
timer_clock_14__N_58                                      NET DELAY            3.748        23.718  1       
i8128_2_lut/A->i8128_2_lut/Z              SLICE_R4C12C    A0_TO_F0_DELAY       0.477        24.195  1       
n108353                                                   NET DELAY            0.000        24.195  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i6/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 62.8% (route), 37.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 64.568 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               88.644

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       18.566
-------------------------------------   ------
End-of-path arrival time( ns )          24.076

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R5C12A    CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_85_add_5_1/B1->add_85_add_5_1/CO1     SLICE_R5C12A    B1_TO_COUT1_DELAY    0.358         9.338  2       
n119608                                                   NET DELAY            0.000         9.338  1       
add_85_add_5_3/CI0->add_85_add_5_3/CO0    SLICE_R5C12B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n133886                                                   NET DELAY            0.000         9.616  1       
add_85_add_5_3/CI1->add_85_add_5_3/CO1    SLICE_R5C12B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n119610                                                   NET DELAY            0.000         9.894  1       
add_85_add_5_5/CI0->add_85_add_5_5/CO0    SLICE_R5C12C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n133889                                                   NET DELAY            0.000        10.172  1       
add_85_add_5_5/CI1->add_85_add_5_5/CO1    SLICE_R5C12C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n119612                                                   NET DELAY            0.000        10.450  1       
add_85_add_5_7/CI0->add_85_add_5_7/CO0    SLICE_R5C12D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n133892                                                   NET DELAY            0.000        10.728  1       
add_85_add_5_7/CI1->add_85_add_5_7/CO1    SLICE_R5C12D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n119614                                                   NET DELAY            0.556        11.562  1       
add_85_add_5_9/CI0->add_85_add_5_9/CO0    SLICE_R5C13A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
n133895                                                   NET DELAY            0.000        11.840  1       
add_85_add_5_9/CI1->add_85_add_5_9/CO1    SLICE_R5C13A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
n119616                                                   NET DELAY            0.000        12.118  1       
add_85_add_5_11/CI0->add_85_add_5_11/CO0  SLICE_R5C13B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
n133898                                                   NET DELAY            0.000        12.396  1       
add_85_add_5_11/CI1->add_85_add_5_11/CO1  SLICE_R5C13B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
n119618                                                   NET DELAY            0.000        12.674  1       
add_85_add_5_13/CI0->add_85_add_5_13/CO0  SLICE_R5C13C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
n133901                                                   NET DELAY            0.000        12.952  1       
add_85_add_5_13/CI1->add_85_add_5_13/CO1  SLICE_R5C13C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
n119620                                                   NET DELAY            0.662        13.892  1       
add_85_add_5_15/D0->add_85_add_5_15/S0    SLICE_R5C13D    D0_TO_F0_DELAY       0.450        14.342  2       
timer_clock_14__N_43[13]                                  NET DELAY            2.172        16.514  1       
i1_2_lut/B->i1_2_lut/Z                    SLICE_R4C13B    D0_TO_F0_DELAY       0.450        16.964  2       
n4_adj_1329                                               NET DELAY            2.556        19.520  1       
i2_4_lut_adj_199/B->i2_4_lut_adj_199/Z    SLICE_R4C13B    A1_TO_F1_DELAY       0.450        19.970  11      
timer_clock_14__N_58                                      NET DELAY            3.629        23.599  1       
i8130_2_lut/A->i8130_2_lut/Z              SLICE_R4C12A    C0_TO_F0_DELAY       0.477        24.076  1       
n108355                                                   NET DELAY            0.000        24.076  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i9/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 62.2% (route), 37.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 64.833 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               88.644

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       18.301
-------------------------------------   ------
End-of-path arrival time( ns )          23.811

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R5C12A    CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_85_add_5_1/B1->add_85_add_5_1/CO1     SLICE_R5C12A    B1_TO_COUT1_DELAY    0.358         9.338  2       
n119608                                                   NET DELAY            0.000         9.338  1       
add_85_add_5_3/CI0->add_85_add_5_3/CO0    SLICE_R5C12B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n133886                                                   NET DELAY            0.000         9.616  1       
add_85_add_5_3/CI1->add_85_add_5_3/CO1    SLICE_R5C12B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n119610                                                   NET DELAY            0.000         9.894  1       
add_85_add_5_5/CI0->add_85_add_5_5/CO0    SLICE_R5C12C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n133889                                                   NET DELAY            0.000        10.172  1       
add_85_add_5_5/CI1->add_85_add_5_5/CO1    SLICE_R5C12C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n119612                                                   NET DELAY            0.000        10.450  1       
add_85_add_5_7/CI0->add_85_add_5_7/CO0    SLICE_R5C12D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n133892                                                   NET DELAY            0.000        10.728  1       
add_85_add_5_7/CI1->add_85_add_5_7/CO1    SLICE_R5C12D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n119614                                                   NET DELAY            0.556        11.562  1       
add_85_add_5_9/CI0->add_85_add_5_9/CO0    SLICE_R5C13A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
n133895                                                   NET DELAY            0.000        11.840  1       
add_85_add_5_9/CI1->add_85_add_5_9/CO1    SLICE_R5C13A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
n119616                                                   NET DELAY            0.000        12.118  1       
add_85_add_5_11/CI0->add_85_add_5_11/CO0  SLICE_R5C13B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
n133898                                                   NET DELAY            0.000        12.396  1       
add_85_add_5_11/CI1->add_85_add_5_11/CO1  SLICE_R5C13B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
n119618                                                   NET DELAY            0.000        12.674  1       
add_85_add_5_13/CI0->add_85_add_5_13/CO0  SLICE_R5C13C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
n133901                                                   NET DELAY            0.000        12.952  1       
add_85_add_5_13/CI1->add_85_add_5_13/CO1  SLICE_R5C13C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
n119620                                                   NET DELAY            0.662        13.892  1       
add_85_add_5_15/D0->add_85_add_5_15/S0    SLICE_R5C13D    D0_TO_F0_DELAY       0.450        14.342  2       
timer_clock_14__N_43[13]                                  NET DELAY            2.172        16.514  1       
i1_2_lut/B->i1_2_lut/Z                    SLICE_R4C13B    D0_TO_F0_DELAY       0.450        16.964  2       
n4_adj_1329                                               NET DELAY            2.556        19.520  1       
i2_4_lut_adj_199/B->i2_4_lut_adj_199/Z    SLICE_R4C13B    A1_TO_F1_DELAY       0.450        19.970  11      
timer_clock_14__N_58                                      NET DELAY            3.364        23.334  1       
i8127_2_lut/A->i8127_2_lut/Z              SLICE_R4C12C    D1_TO_F1_DELAY       0.477        23.811  1       
n108352                                                   NET DELAY            0.000        23.811  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i7/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 62.2% (route), 37.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 64.833 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               88.644

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       18.301
-------------------------------------   ------
End-of-path arrival time( ns )          23.811

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R5C12A    CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_85_add_5_1/B1->add_85_add_5_1/CO1     SLICE_R5C12A    B1_TO_COUT1_DELAY    0.358         9.338  2       
n119608                                                   NET DELAY            0.000         9.338  1       
add_85_add_5_3/CI0->add_85_add_5_3/CO0    SLICE_R5C12B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n133886                                                   NET DELAY            0.000         9.616  1       
add_85_add_5_3/CI1->add_85_add_5_3/CO1    SLICE_R5C12B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n119610                                                   NET DELAY            0.000         9.894  1       
add_85_add_5_5/CI0->add_85_add_5_5/CO0    SLICE_R5C12C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n133889                                                   NET DELAY            0.000        10.172  1       
add_85_add_5_5/CI1->add_85_add_5_5/CO1    SLICE_R5C12C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n119612                                                   NET DELAY            0.000        10.450  1       
add_85_add_5_7/CI0->add_85_add_5_7/CO0    SLICE_R5C12D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n133892                                                   NET DELAY            0.000        10.728  1       
add_85_add_5_7/CI1->add_85_add_5_7/CO1    SLICE_R5C12D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n119614                                                   NET DELAY            0.556        11.562  1       
add_85_add_5_9/CI0->add_85_add_5_9/CO0    SLICE_R5C13A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
n133895                                                   NET DELAY            0.000        11.840  1       
add_85_add_5_9/CI1->add_85_add_5_9/CO1    SLICE_R5C13A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
n119616                                                   NET DELAY            0.000        12.118  1       
add_85_add_5_11/CI0->add_85_add_5_11/CO0  SLICE_R5C13B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
n133898                                                   NET DELAY            0.000        12.396  1       
add_85_add_5_11/CI1->add_85_add_5_11/CO1  SLICE_R5C13B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
n119618                                                   NET DELAY            0.000        12.674  1       
add_85_add_5_13/CI0->add_85_add_5_13/CO0  SLICE_R5C13C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
n133901                                                   NET DELAY            0.000        12.952  1       
add_85_add_5_13/CI1->add_85_add_5_13/CO1  SLICE_R5C13C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
n119620                                                   NET DELAY            0.662        13.892  1       
add_85_add_5_15/D0->add_85_add_5_15/S0    SLICE_R5C13D    D0_TO_F0_DELAY       0.450        14.342  2       
timer_clock_14__N_43[13]                                  NET DELAY            2.172        16.514  1       
i1_2_lut/B->i1_2_lut/Z                    SLICE_R4C13B    D0_TO_F0_DELAY       0.450        16.964  2       
n4_adj_1329                                               NET DELAY            2.556        19.520  1       
i2_4_lut_adj_199/B->i2_4_lut_adj_199/Z    SLICE_R4C13B    A1_TO_F1_DELAY       0.450        19.970  11      
timer_clock_14__N_58                                      NET DELAY            3.364        23.334  1       
i8129_2_lut/A->i8129_2_lut/Z              SLICE_R4C12A    D1_TO_F1_DELAY       0.477        23.811  1       
n108354                                                   NET DELAY            0.000        23.811  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i0/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 17
Delay Ratio      : 63.8% (route), 36.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 65.005 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               88.313

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       17.798
-------------------------------------   ------
End-of-path arrival time( ns )          23.308

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R5C12A    CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_85_add_5_1/B1->add_85_add_5_1/CO1     SLICE_R5C12A    B1_TO_COUT1_DELAY    0.358         9.338  2       
n119608                                                   NET DELAY            0.000         9.338  1       
add_85_add_5_3/CI0->add_85_add_5_3/CO0    SLICE_R5C12B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n133886                                                   NET DELAY            0.000         9.616  1       
add_85_add_5_3/CI1->add_85_add_5_3/CO1    SLICE_R5C12B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n119610                                                   NET DELAY            0.000         9.894  1       
add_85_add_5_5/CI0->add_85_add_5_5/CO0    SLICE_R5C12C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n133889                                                   NET DELAY            0.000        10.172  1       
add_85_add_5_5/CI1->add_85_add_5_5/CO1    SLICE_R5C12C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n119612                                                   NET DELAY            0.000        10.450  1       
add_85_add_5_7/CI0->add_85_add_5_7/CO0    SLICE_R5C12D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n133892                                                   NET DELAY            0.000        10.728  1       
add_85_add_5_7/CI1->add_85_add_5_7/CO1    SLICE_R5C12D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n119614                                                   NET DELAY            0.556        11.562  1       
add_85_add_5_9/CI0->add_85_add_5_9/CO0    SLICE_R5C13A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
n133895                                                   NET DELAY            0.000        11.840  1       
add_85_add_5_9/CI1->add_85_add_5_9/CO1    SLICE_R5C13A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
n119616                                                   NET DELAY            0.000        12.118  1       
add_85_add_5_11/CI0->add_85_add_5_11/CO0  SLICE_R5C13B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
n133898                                                   NET DELAY            0.000        12.396  1       
add_85_add_5_11/CI1->add_85_add_5_11/CO1  SLICE_R5C13B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
n119618                                                   NET DELAY            0.000        12.674  1       
add_85_add_5_13/CI0->add_85_add_5_13/CO0  SLICE_R5C13C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
n133901                                                   NET DELAY            0.000        12.952  1       
add_85_add_5_13/CI1->add_85_add_5_13/CO1  SLICE_R5C13C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
n119620                                                   NET DELAY            0.662        13.892  1       
add_85_add_5_15/D0->add_85_add_5_15/S0    SLICE_R5C13D    D0_TO_F0_DELAY       0.450        14.342  2       
timer_clock_14__N_43[13]                                  NET DELAY            2.172        16.514  1       
i1_2_lut/B->i1_2_lut/Z                    SLICE_R4C13B    D0_TO_F0_DELAY       0.450        16.964  2       
n4_adj_1329                                               NET DELAY            2.556        19.520  1       
i2_4_lut_adj_199/B->i2_4_lut_adj_199/Z    SLICE_R4C13B    A1_TO_F1_DELAY       0.450        19.970  11      
timer_clock_14__N_58                                      NET DELAY            3.338        23.308  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : {timer_clock__i1/SR   timer_clock__i2/SR}
Source Clock     : clk
Destination Clock: clk
Logic Level      : 17
Delay Ratio      : 63.8% (route), 36.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 65.005 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               88.313

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       17.798
-------------------------------------   ------
End-of-path arrival time( ns )          23.308

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R5C12A    CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_85_add_5_1/B1->add_85_add_5_1/CO1     SLICE_R5C12A    B1_TO_COUT1_DELAY    0.358         9.338  2       
n119608                                                   NET DELAY            0.000         9.338  1       
add_85_add_5_3/CI0->add_85_add_5_3/CO0    SLICE_R5C12B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n133886                                                   NET DELAY            0.000         9.616  1       
add_85_add_5_3/CI1->add_85_add_5_3/CO1    SLICE_R5C12B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n119610                                                   NET DELAY            0.000         9.894  1       
add_85_add_5_5/CI0->add_85_add_5_5/CO0    SLICE_R5C12C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n133889                                                   NET DELAY            0.000        10.172  1       
add_85_add_5_5/CI1->add_85_add_5_5/CO1    SLICE_R5C12C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n119612                                                   NET DELAY            0.000        10.450  1       
add_85_add_5_7/CI0->add_85_add_5_7/CO0    SLICE_R5C12D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n133892                                                   NET DELAY            0.000        10.728  1       
add_85_add_5_7/CI1->add_85_add_5_7/CO1    SLICE_R5C12D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n119614                                                   NET DELAY            0.556        11.562  1       
add_85_add_5_9/CI0->add_85_add_5_9/CO0    SLICE_R5C13A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
n133895                                                   NET DELAY            0.000        11.840  1       
add_85_add_5_9/CI1->add_85_add_5_9/CO1    SLICE_R5C13A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
n119616                                                   NET DELAY            0.000        12.118  1       
add_85_add_5_11/CI0->add_85_add_5_11/CO0  SLICE_R5C13B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
n133898                                                   NET DELAY            0.000        12.396  1       
add_85_add_5_11/CI1->add_85_add_5_11/CO1  SLICE_R5C13B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
n119618                                                   NET DELAY            0.000        12.674  1       
add_85_add_5_13/CI0->add_85_add_5_13/CO0  SLICE_R5C13C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
n133901                                                   NET DELAY            0.000        12.952  1       
add_85_add_5_13/CI1->add_85_add_5_13/CO1  SLICE_R5C13C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
n119620                                                   NET DELAY            0.662        13.892  1       
add_85_add_5_15/D0->add_85_add_5_15/S0    SLICE_R5C13D    D0_TO_F0_DELAY       0.450        14.342  2       
timer_clock_14__N_43[13]                                  NET DELAY            2.172        16.514  1       
i1_2_lut/B->i1_2_lut/Z                    SLICE_R4C13B    D0_TO_F0_DELAY       0.450        16.964  2       
n4_adj_1329                                               NET DELAY            2.556        19.520  1       
i2_4_lut_adj_199/B->i2_4_lut_adj_199/Z    SLICE_R4C13B    A1_TO_F1_DELAY       0.450        19.970  11      
timer_clock_14__N_58                                      NET DELAY            3.338        23.308  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i3/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 17
Delay Ratio      : 63.8% (route), 36.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 65.005 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               88.313

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       17.798
-------------------------------------   ------
End-of-path arrival time( ns )          23.308

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R5C12A    CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_85_add_5_1/B1->add_85_add_5_1/CO1     SLICE_R5C12A    B1_TO_COUT1_DELAY    0.358         9.338  2       
n119608                                                   NET DELAY            0.000         9.338  1       
add_85_add_5_3/CI0->add_85_add_5_3/CO0    SLICE_R5C12B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n133886                                                   NET DELAY            0.000         9.616  1       
add_85_add_5_3/CI1->add_85_add_5_3/CO1    SLICE_R5C12B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n119610                                                   NET DELAY            0.000         9.894  1       
add_85_add_5_5/CI0->add_85_add_5_5/CO0    SLICE_R5C12C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n133889                                                   NET DELAY            0.000        10.172  1       
add_85_add_5_5/CI1->add_85_add_5_5/CO1    SLICE_R5C12C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n119612                                                   NET DELAY            0.000        10.450  1       
add_85_add_5_7/CI0->add_85_add_5_7/CO0    SLICE_R5C12D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n133892                                                   NET DELAY            0.000        10.728  1       
add_85_add_5_7/CI1->add_85_add_5_7/CO1    SLICE_R5C12D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n119614                                                   NET DELAY            0.556        11.562  1       
add_85_add_5_9/CI0->add_85_add_5_9/CO0    SLICE_R5C13A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
n133895                                                   NET DELAY            0.000        11.840  1       
add_85_add_5_9/CI1->add_85_add_5_9/CO1    SLICE_R5C13A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
n119616                                                   NET DELAY            0.000        12.118  1       
add_85_add_5_11/CI0->add_85_add_5_11/CO0  SLICE_R5C13B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
n133898                                                   NET DELAY            0.000        12.396  1       
add_85_add_5_11/CI1->add_85_add_5_11/CO1  SLICE_R5C13B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
n119618                                                   NET DELAY            0.000        12.674  1       
add_85_add_5_13/CI0->add_85_add_5_13/CO0  SLICE_R5C13C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
n133901                                                   NET DELAY            0.000        12.952  1       
add_85_add_5_13/CI1->add_85_add_5_13/CO1  SLICE_R5C13C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
n119620                                                   NET DELAY            0.662        13.892  1       
add_85_add_5_15/D0->add_85_add_5_15/S0    SLICE_R5C13D    D0_TO_F0_DELAY       0.450        14.342  2       
timer_clock_14__N_43[13]                                  NET DELAY            2.172        16.514  1       
i1_2_lut/B->i1_2_lut/Z                    SLICE_R4C13B    D0_TO_F0_DELAY       0.450        16.964  2       
n4_adj_1329                                               NET DELAY            2.556        19.520  1       
i2_4_lut_adj_199/B->i2_4_lut_adj_199/Z    SLICE_R4C13B    A1_TO_F1_DELAY       0.450        19.970  11      
timer_clock_14__N_58                                      NET DELAY            3.338        23.308  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i4/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 60.3% (route), 39.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 65.707 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               88.644

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       17.427
-------------------------------------   ------
End-of-path arrival time( ns )          22.937

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R5C12A    CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_85_add_5_1/B1->add_85_add_5_1/CO1     SLICE_R5C12A    B1_TO_COUT1_DELAY    0.358         9.338  2       
n119608                                                   NET DELAY            0.000         9.338  1       
add_85_add_5_3/CI0->add_85_add_5_3/CO0    SLICE_R5C12B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n133886                                                   NET DELAY            0.000         9.616  1       
add_85_add_5_3/CI1->add_85_add_5_3/CO1    SLICE_R5C12B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n119610                                                   NET DELAY            0.000         9.894  1       
add_85_add_5_5/CI0->add_85_add_5_5/CO0    SLICE_R5C12C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n133889                                                   NET DELAY            0.000        10.172  1       
add_85_add_5_5/CI1->add_85_add_5_5/CO1    SLICE_R5C12C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n119612                                                   NET DELAY            0.000        10.450  1       
add_85_add_5_7/CI0->add_85_add_5_7/CO0    SLICE_R5C12D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n133892                                                   NET DELAY            0.000        10.728  1       
add_85_add_5_7/CI1->add_85_add_5_7/CO1    SLICE_R5C12D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n119614                                                   NET DELAY            0.556        11.562  1       
add_85_add_5_9/CI0->add_85_add_5_9/CO0    SLICE_R5C13A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
n133895                                                   NET DELAY            0.000        11.840  1       
add_85_add_5_9/CI1->add_85_add_5_9/CO1    SLICE_R5C13A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
n119616                                                   NET DELAY            0.000        12.118  1       
add_85_add_5_11/CI0->add_85_add_5_11/CO0  SLICE_R5C13B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
n133898                                                   NET DELAY            0.000        12.396  1       
add_85_add_5_11/CI1->add_85_add_5_11/CO1  SLICE_R5C13B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
n119618                                                   NET DELAY            0.000        12.674  1       
add_85_add_5_13/CI0->add_85_add_5_13/CO0  SLICE_R5C13C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
n133901                                                   NET DELAY            0.000        12.952  1       
add_85_add_5_13/CI1->add_85_add_5_13/CO1  SLICE_R5C13C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
n119620                                                   NET DELAY            0.662        13.892  1       
add_85_add_5_15/D0->add_85_add_5_15/S0    SLICE_R5C13D    D0_TO_F0_DELAY       0.450        14.342  2       
timer_clock_14__N_43[13]                                  NET DELAY            2.172        16.514  1       
i1_2_lut/B->i1_2_lut/Z                    SLICE_R4C13B    D0_TO_F0_DELAY       0.450        16.964  2       
n4_adj_1329                                               NET DELAY            2.556        19.520  1       
i2_4_lut_adj_199/B->i2_4_lut_adj_199/Z    SLICE_R4C13B    A1_TO_F1_DELAY       0.450        19.970  11      
timer_clock_14__N_58                                      NET DELAY            2.490        22.460  1       
i8132_2_lut/A->i8132_2_lut/Z              SLICE_R4C13D    B0_TO_F0_DELAY       0.477        22.937  1       
n108357                                                   NET DELAY            0.000        22.937  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i5/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 18
Delay Ratio      : 60.2% (route), 39.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 65.760 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               88.644

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       17.374
-------------------------------------   ------
End-of-path arrival time( ns )          22.884

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R5C12A    CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_85_add_5_1/B1->add_85_add_5_1/CO1     SLICE_R5C12A    B1_TO_COUT1_DELAY    0.358         9.338  2       
n119608                                                   NET DELAY            0.000         9.338  1       
add_85_add_5_3/CI0->add_85_add_5_3/CO0    SLICE_R5C12B    CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n133886                                                   NET DELAY            0.000         9.616  1       
add_85_add_5_3/CI1->add_85_add_5_3/CO1    SLICE_R5C12B    CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n119610                                                   NET DELAY            0.000         9.894  1       
add_85_add_5_5/CI0->add_85_add_5_5/CO0    SLICE_R5C12C    CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n133889                                                   NET DELAY            0.000        10.172  1       
add_85_add_5_5/CI1->add_85_add_5_5/CO1    SLICE_R5C12C    CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n119612                                                   NET DELAY            0.000        10.450  1       
add_85_add_5_7/CI0->add_85_add_5_7/CO0    SLICE_R5C12D    CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n133892                                                   NET DELAY            0.000        10.728  1       
add_85_add_5_7/CI1->add_85_add_5_7/CO1    SLICE_R5C12D    CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n119614                                                   NET DELAY            0.556        11.562  1       
add_85_add_5_9/CI0->add_85_add_5_9/CO0    SLICE_R5C13A    CIN0_TO_COUT0_DELAY  0.278        11.840  2       
n133895                                                   NET DELAY            0.000        11.840  1       
add_85_add_5_9/CI1->add_85_add_5_9/CO1    SLICE_R5C13A    CIN1_TO_COUT1_DELAY  0.278        12.118  2       
n119616                                                   NET DELAY            0.000        12.118  1       
add_85_add_5_11/CI0->add_85_add_5_11/CO0  SLICE_R5C13B    CIN0_TO_COUT0_DELAY  0.278        12.396  2       
n133898                                                   NET DELAY            0.000        12.396  1       
add_85_add_5_11/CI1->add_85_add_5_11/CO1  SLICE_R5C13B    CIN1_TO_COUT1_DELAY  0.278        12.674  2       
n119618                                                   NET DELAY            0.000        12.674  1       
add_85_add_5_13/CI0->add_85_add_5_13/CO0  SLICE_R5C13C    CIN0_TO_COUT0_DELAY  0.278        12.952  2       
n133901                                                   NET DELAY            0.000        12.952  1       
add_85_add_5_13/CI1->add_85_add_5_13/CO1  SLICE_R5C13C    CIN1_TO_COUT1_DELAY  0.278        13.230  2       
n119620                                                   NET DELAY            0.662        13.892  1       
add_85_add_5_15/D0->add_85_add_5_15/S0    SLICE_R5C13D    D0_TO_F0_DELAY       0.450        14.342  2       
timer_clock_14__N_43[13]                                  NET DELAY            2.172        16.514  1       
i1_2_lut/B->i1_2_lut/Z                    SLICE_R4C13B    D0_TO_F0_DELAY       0.450        16.964  2       
n4_adj_1329                                               NET DELAY            2.556        19.520  1       
i2_4_lut_adj_199/B->i2_4_lut_adj_199/Z    SLICE_R4C13B    A1_TO_F1_DELAY       0.450        19.970  11      
timer_clock_14__N_58                                      NET DELAY            2.437        22.407  1       
i8131_2_lut/A->i8131_2_lut/Z              SLICE_R4C13D    C1_TO_F1_DELAY       0.477        22.884  1       
n108356                                                   NET DELAY            0.000        22.884  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.2  Setup path details for constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
31 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_562__i3/Q
Path End         : {vga_driver/h_count_562__i7/SR   vga_driver/h_count_562__i8/SR}
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 85.8% (route), 14.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 20.026 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      11.024
- Setup Time                                         0.530
------------------------------------------------   -------
End-of-path required time( ns )                     50.294

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     11.024
+ Data Path Delay                             19.244
-------------------------------------------   ------
End-of-path arrival time( ns )                30.268

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  11      
vga_clock                                                    NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_562__i3/CK   vga_driver/h_count_562__i4/CK}->vga_driver/h_count_562__i3/Q
                                          SLICE_R21C16C   CLK_TO_Q0_DELAY  1.391        12.415  23      
pixel_col[3]                                              NET DELAY        5.443        17.858  1       
score_one/i12574_2_lut/B->score_one/i12574_2_lut/Z
                                          SLICE_R13C14B   B0_TO_F0_DELAY   0.450        18.308  2       
n112802                                                   NET DELAY        3.603        21.911  1       
vga_driver/i4_4_lut_adj_125/C->vga_driver/i4_4_lut_adj_125/Z
                                          SLICE_R16C14A   B1_TO_F1_DELAY   0.450        22.361  1       
vga_driver/n10_adj_1157                                   NET DELAY        2.490        24.851  1       
vga_driver/i28435_4_lut/C->vga_driver/i28435_4_lut/Z
                                          SLICE_R16C14B   B1_TO_F1_DELAY   0.450        25.301  11      
vga_driver/n99149                                         NET DELAY        4.967        30.268  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  11      
vga_clock                                                    NET DELAY      5.510        11.024  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_562__i3/Q
Path End         : vga_driver/h_count_562__i9/SR
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 85.8% (route), 14.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 20.026 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      11.024
- Setup Time                                         0.530
------------------------------------------------   -------
End-of-path required time( ns )                     50.294

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     11.024
+ Data Path Delay                             19.244
-------------------------------------------   ------
End-of-path arrival time( ns )                30.268

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  11      
vga_clock                                                    NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_562__i3/CK   vga_driver/h_count_562__i4/CK}->vga_driver/h_count_562__i3/Q
                                          SLICE_R21C16C   CLK_TO_Q0_DELAY  1.391        12.415  23      
pixel_col[3]                                              NET DELAY        5.443        17.858  1       
score_one/i12574_2_lut/B->score_one/i12574_2_lut/Z
                                          SLICE_R13C14B   B0_TO_F0_DELAY   0.450        18.308  2       
n112802                                                   NET DELAY        3.603        21.911  1       
vga_driver/i4_4_lut_adj_125/C->vga_driver/i4_4_lut_adj_125/Z
                                          SLICE_R16C14A   B1_TO_F1_DELAY   0.450        22.361  1       
vga_driver/n10_adj_1157                                   NET DELAY        2.490        24.851  1       
vga_driver/i28435_4_lut/C->vga_driver/i28435_4_lut/Z
                                          SLICE_R16C14B   B1_TO_F1_DELAY   0.450        25.301  11      
vga_driver/n99149                                         NET DELAY        4.967        30.268  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  11      
vga_clock                                                    NET DELAY      5.510        11.024  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_562__i3/Q
Path End         : {vga_driver/v_count__i7/SP   vga_driver/v_count__i6/SP}
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 85.4% (route), 14.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 20.808 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      11.024
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     50.625

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     11.024
+ Data Path Delay                             18.793
-------------------------------------------   ------
End-of-path arrival time( ns )                29.817

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  11      
vga_clock                                                    NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_562__i3/CK   vga_driver/h_count_562__i4/CK}->vga_driver/h_count_562__i3/Q
                                          SLICE_R21C16C   CLK_TO_Q0_DELAY  1.391        12.415  23      
pixel_col[3]                                              NET DELAY        5.443        17.858  1       
score_one/i12574_2_lut/B->score_one/i12574_2_lut/Z
                                          SLICE_R13C14B   B0_TO_F0_DELAY   0.450        18.308  2       
n112802                                                   NET DELAY        3.603        21.911  1       
vga_driver/i4_4_lut_adj_125/C->vga_driver/i4_4_lut_adj_125/Z
                                          SLICE_R16C14A   B1_TO_F1_DELAY   0.450        22.361  1       
vga_driver/n10_adj_1157                                   NET DELAY        2.490        24.851  1       
vga_driver/i28435_4_lut/C->vga_driver/i28435_4_lut/Z
                                          SLICE_R16C14B   B1_TO_F1_DELAY   0.450        25.301  11      
vga_driver/n99149                                         NET DELAY        4.516        29.817  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  11      
vga_clock                                                    NET DELAY      5.510        11.024  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_562__i3/Q
Path End         : vga_driver/h_count_562__i0/SR
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 84.9% (route), 15.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 21.139 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      11.024
- Setup Time                                         0.530
------------------------------------------------   -------
End-of-path required time( ns )                     50.294

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     11.024
+ Data Path Delay                             18.131
-------------------------------------------   ------
End-of-path arrival time( ns )                29.155

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  11      
vga_clock                                                    NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_562__i3/CK   vga_driver/h_count_562__i4/CK}->vga_driver/h_count_562__i3/Q
                                          SLICE_R21C16C   CLK_TO_Q0_DELAY  1.391        12.415  23      
pixel_col[3]                                              NET DELAY        5.443        17.858  1       
score_one/i12574_2_lut/B->score_one/i12574_2_lut/Z
                                          SLICE_R13C14B   B0_TO_F0_DELAY   0.450        18.308  2       
n112802                                                   NET DELAY        3.603        21.911  1       
vga_driver/i4_4_lut_adj_125/C->vga_driver/i4_4_lut_adj_125/Z
                                          SLICE_R16C14A   B1_TO_F1_DELAY   0.450        22.361  1       
vga_driver/n10_adj_1157                                   NET DELAY        2.490        24.851  1       
vga_driver/i28435_4_lut/C->vga_driver/i28435_4_lut/Z
                                          SLICE_R16C14B   B1_TO_F1_DELAY   0.450        25.301  11      
vga_driver/n99149                                         NET DELAY        3.854        29.155  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  11      
vga_clock                                                    NET DELAY      5.510        11.024  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_562__i3/Q
Path End         : {vga_driver/h_count_562__i1/SR   vga_driver/h_count_562__i2/SR}
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 84.9% (route), 15.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 21.139 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      11.024
- Setup Time                                         0.530
------------------------------------------------   -------
End-of-path required time( ns )                     50.294

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     11.024
+ Data Path Delay                             18.131
-------------------------------------------   ------
End-of-path arrival time( ns )                29.155

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  11      
vga_clock                                                    NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_562__i3/CK   vga_driver/h_count_562__i4/CK}->vga_driver/h_count_562__i3/Q
                                          SLICE_R21C16C   CLK_TO_Q0_DELAY  1.391        12.415  23      
pixel_col[3]                                              NET DELAY        5.443        17.858  1       
score_one/i12574_2_lut/B->score_one/i12574_2_lut/Z
                                          SLICE_R13C14B   B0_TO_F0_DELAY   0.450        18.308  2       
n112802                                                   NET DELAY        3.603        21.911  1       
vga_driver/i4_4_lut_adj_125/C->vga_driver/i4_4_lut_adj_125/Z
                                          SLICE_R16C14A   B1_TO_F1_DELAY   0.450        22.361  1       
vga_driver/n10_adj_1157                                   NET DELAY        2.490        24.851  1       
vga_driver/i28435_4_lut/C->vga_driver/i28435_4_lut/Z
                                          SLICE_R16C14B   B1_TO_F1_DELAY   0.450        25.301  11      
vga_driver/n99149                                         NET DELAY        3.854        29.155  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  11      
vga_clock                                                    NET DELAY      5.510        11.024  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_562__i3/Q
Path End         : {vga_driver/h_count_562__i3/SR   vga_driver/h_count_562__i4/SR}
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 84.9% (route), 15.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 21.139 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      11.024
- Setup Time                                         0.530
------------------------------------------------   -------
End-of-path required time( ns )                     50.294

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     11.024
+ Data Path Delay                             18.131
-------------------------------------------   ------
End-of-path arrival time( ns )                29.155

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  11      
vga_clock                                                    NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_562__i3/CK   vga_driver/h_count_562__i4/CK}->vga_driver/h_count_562__i3/Q
                                          SLICE_R21C16C   CLK_TO_Q0_DELAY  1.391        12.415  23      
pixel_col[3]                                              NET DELAY        5.443        17.858  1       
score_one/i12574_2_lut/B->score_one/i12574_2_lut/Z
                                          SLICE_R13C14B   B0_TO_F0_DELAY   0.450        18.308  2       
n112802                                                   NET DELAY        3.603        21.911  1       
vga_driver/i4_4_lut_adj_125/C->vga_driver/i4_4_lut_adj_125/Z
                                          SLICE_R16C14A   B1_TO_F1_DELAY   0.450        22.361  1       
vga_driver/n10_adj_1157                                   NET DELAY        2.490        24.851  1       
vga_driver/i28435_4_lut/C->vga_driver/i28435_4_lut/Z
                                          SLICE_R16C14B   B1_TO_F1_DELAY   0.450        25.301  11      
vga_driver/n99149                                         NET DELAY        3.854        29.155  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  11      
vga_clock                                                    NET DELAY      5.510        11.024  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_562__i3/Q
Path End         : {vga_driver/h_count_562__i5/SR   vga_driver/h_count_562__i6/SR}
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 84.9% (route), 15.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 21.139 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      11.024
- Setup Time                                         0.530
------------------------------------------------   -------
End-of-path required time( ns )                     50.294

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     11.024
+ Data Path Delay                             18.131
-------------------------------------------   ------
End-of-path arrival time( ns )                29.155

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  11      
vga_clock                                                    NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_562__i3/CK   vga_driver/h_count_562__i4/CK}->vga_driver/h_count_562__i3/Q
                                          SLICE_R21C16C   CLK_TO_Q0_DELAY  1.391        12.415  23      
pixel_col[3]                                              NET DELAY        5.443        17.858  1       
score_one/i12574_2_lut/B->score_one/i12574_2_lut/Z
                                          SLICE_R13C14B   B0_TO_F0_DELAY   0.450        18.308  2       
n112802                                                   NET DELAY        3.603        21.911  1       
vga_driver/i4_4_lut_adj_125/C->vga_driver/i4_4_lut_adj_125/Z
                                          SLICE_R16C14A   B1_TO_F1_DELAY   0.450        22.361  1       
vga_driver/n10_adj_1157                                   NET DELAY        2.490        24.851  1       
vga_driver/i28435_4_lut/C->vga_driver/i28435_4_lut/Z
                                          SLICE_R16C14B   B1_TO_F1_DELAY   0.450        25.301  11      
vga_driver/n99149                                         NET DELAY        3.854        29.155  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  11      
vga_clock                                                    NET DELAY      5.510        11.024  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_562__i3/Q
Path End         : {vga_driver/v_count__i5/SP   vga_driver/v_count__i4/SP}
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 84.5% (route), 15.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 21.920 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      11.024
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     50.625

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     11.024
+ Data Path Delay                             17.681
-------------------------------------------   ------
End-of-path arrival time( ns )                28.705

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  11      
vga_clock                                                    NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_562__i3/CK   vga_driver/h_count_562__i4/CK}->vga_driver/h_count_562__i3/Q
                                          SLICE_R21C16C   CLK_TO_Q0_DELAY  1.391        12.415  23      
pixel_col[3]                                              NET DELAY        5.443        17.858  1       
score_one/i12574_2_lut/B->score_one/i12574_2_lut/Z
                                          SLICE_R13C14B   B0_TO_F0_DELAY   0.450        18.308  2       
n112802                                                   NET DELAY        3.603        21.911  1       
vga_driver/i4_4_lut_adj_125/C->vga_driver/i4_4_lut_adj_125/Z
                                          SLICE_R16C14A   B1_TO_F1_DELAY   0.450        22.361  1       
vga_driver/n10_adj_1157                                   NET DELAY        2.490        24.851  1       
vga_driver/i28435_4_lut/C->vga_driver/i28435_4_lut/Z
                                          SLICE_R16C14B   B1_TO_F1_DELAY   0.450        25.301  11      
vga_driver/n99149                                         NET DELAY        3.404        28.705  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  11      
vga_clock                                                    NET DELAY      5.510        11.024  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_562__i3/Q
Path End         : {vga_driver/v_count__i9/SP   vga_driver/v_count__i8/SP}
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 84.5% (route), 15.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 21.920 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      11.024
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     50.625

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     11.024
+ Data Path Delay                             17.681
-------------------------------------------   ------
End-of-path arrival time( ns )                28.705

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  11      
vga_clock                                                    NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_562__i3/CK   vga_driver/h_count_562__i4/CK}->vga_driver/h_count_562__i3/Q
                                          SLICE_R21C16C   CLK_TO_Q0_DELAY  1.391        12.415  23      
pixel_col[3]                                              NET DELAY        5.443        17.858  1       
score_one/i12574_2_lut/B->score_one/i12574_2_lut/Z
                                          SLICE_R13C14B   B0_TO_F0_DELAY   0.450        18.308  2       
n112802                                                   NET DELAY        3.603        21.911  1       
vga_driver/i4_4_lut_adj_125/C->vga_driver/i4_4_lut_adj_125/Z
                                          SLICE_R16C14A   B1_TO_F1_DELAY   0.450        22.361  1       
vga_driver/n10_adj_1157                                   NET DELAY        2.490        24.851  1       
vga_driver/i28435_4_lut/C->vga_driver/i28435_4_lut/Z
                                          SLICE_R16C14B   B1_TO_F1_DELAY   0.450        25.301  11      
vga_driver/n99149                                         NET DELAY        3.404        28.705  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  11      
vga_clock                                                    NET DELAY      5.510        11.024  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_562__i3/Q
Path End         : {vga_driver/v_count__i3/SP   vga_driver/v_count__i2/SP}
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 84.4% (route), 15.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 22.000 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      11.024
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     50.625

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     11.024
+ Data Path Delay                             17.601
-------------------------------------------   ------
End-of-path arrival time( ns )                28.625

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  11      
vga_clock                                                    NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_562__i3/CK   vga_driver/h_count_562__i4/CK}->vga_driver/h_count_562__i3/Q
                                          SLICE_R21C16C   CLK_TO_Q0_DELAY  1.391        12.415  23      
pixel_col[3]                                              NET DELAY        5.443        17.858  1       
score_one/i12574_2_lut/B->score_one/i12574_2_lut/Z
                                          SLICE_R13C14B   B0_TO_F0_DELAY   0.450        18.308  2       
n112802                                                   NET DELAY        3.603        21.911  1       
vga_driver/i4_4_lut_adj_125/C->vga_driver/i4_4_lut_adj_125/Z
                                          SLICE_R16C14A   B1_TO_F1_DELAY   0.450        22.361  1       
vga_driver/n10_adj_1157                                   NET DELAY        2.490        24.851  1       
vga_driver/i28435_4_lut/C->vga_driver/i28435_4_lut/Z
                                          SLICE_R16C14B   B1_TO_F1_DELAY   0.450        25.301  11      
vga_driver/n99149                                         NET DELAY        3.324        28.625  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  11      
vga_clock                                                    NET DELAY      5.510        11.024  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
----------------------------------------------------------------------
40 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_561__i0/Q
Path End         : buzzer_clock_561__i0/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
buzzer_clock_561__i0/CK->buzzer_clock_561__i0/Q
                                          SLICE_R10C4A    CLK_TO_Q1_DELAY  1.391         6.901  2       
buzzer_clock[0]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_561_add_4_1/C1->buzzer_clock_561_add_4_1/S1
                                          SLICE_R10C4A    C1_TO_F1_DELAY   0.450         8.927  1       
n55_adj_1338                                              NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_561__i2/Q
Path End         : buzzer_clock_561__i2/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_561__i1/CK   buzzer_clock_561__i2/CK}->buzzer_clock_561__i2/Q
                                          SLICE_R10C4B    CLK_TO_Q1_DELAY  1.391         6.901  2       
buzzer_clock[2]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_561_add_4_3/C1->buzzer_clock_561_add_4_3/S1
                                          SLICE_R10C4B    C1_TO_F1_DELAY   0.450         8.927  1       
n53                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_561__i1/Q
Path End         : buzzer_clock_561__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_561__i1/CK   buzzer_clock_561__i2/CK}->buzzer_clock_561__i1/Q
                                          SLICE_R10C4B    CLK_TO_Q0_DELAY  1.391         6.901  2       
buzzer_clock[1]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_561_add_4_3/C0->buzzer_clock_561_add_4_3/S0
                                          SLICE_R10C4B    C0_TO_F0_DELAY   0.450         8.927  1       
n54                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_561__i4/Q
Path End         : buzzer_clock_561__i4/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_561__i3/CK   buzzer_clock_561__i4/CK}->buzzer_clock_561__i4/Q
                                          SLICE_R10C4C    CLK_TO_Q1_DELAY  1.391         6.901  2       
buzzer_clock[4]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_561_add_4_5/C1->buzzer_clock_561_add_4_5/S1
                                          SLICE_R10C4C    C1_TO_F1_DELAY   0.450         8.927  1       
n51                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_561__i3/Q
Path End         : buzzer_clock_561__i3/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_561__i3/CK   buzzer_clock_561__i4/CK}->buzzer_clock_561__i3/Q
                                          SLICE_R10C4C    CLK_TO_Q0_DELAY  1.391         6.901  2       
buzzer_clock[3]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_561_add_4_5/C0->buzzer_clock_561_add_4_5/S0
                                          SLICE_R10C4C    C0_TO_F0_DELAY   0.450         8.927  1       
n52                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_561__i6/Q
Path End         : buzzer_clock_561__i6/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_561__i5/CK   buzzer_clock_561__i6/CK}->buzzer_clock_561__i6/Q
                                          SLICE_R10C4D    CLK_TO_Q1_DELAY  1.391         6.901  2       
buzzer_clock[6]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_561_add_4_7/C1->buzzer_clock_561_add_4_7/S1
                                          SLICE_R10C4D    C1_TO_F1_DELAY   0.450         8.927  1       
n49                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_561__i5/Q
Path End         : buzzer_clock_561__i5/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_561__i5/CK   buzzer_clock_561__i6/CK}->buzzer_clock_561__i5/Q
                                          SLICE_R10C4D    CLK_TO_Q0_DELAY  1.391         6.901  2       
buzzer_clock[5]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_561_add_4_7/C0->buzzer_clock_561_add_4_7/S0
                                          SLICE_R10C4D    C0_TO_F0_DELAY   0.450         8.927  1       
n50                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_561__i8/Q
Path End         : buzzer_clock_561__i8/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_561__i7/CK   buzzer_clock_561__i8/CK}->buzzer_clock_561__i8/Q
                                          SLICE_R10C5A    CLK_TO_Q1_DELAY  1.391         6.901  2       
buzzer_clock[8]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_561_add_4_9/C1->buzzer_clock_561_add_4_9/S1
                                          SLICE_R10C5A    C1_TO_F1_DELAY   0.450         8.927  1       
n47_2                                                     NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_561__i7/Q
Path End         : buzzer_clock_561__i7/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_561__i7/CK   buzzer_clock_561__i8/CK}->buzzer_clock_561__i7/Q
                                          SLICE_R10C5A    CLK_TO_Q0_DELAY  1.391         6.901  2       
buzzer_clock[7]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_561_add_4_9/C0->buzzer_clock_561_add_4_9/S0
                                          SLICE_R10C5A    C0_TO_F0_DELAY   0.450         8.927  1       
n48                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_561__i9/Q
Path End         : buzzer_clock_561__i9/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
buzzer_clock_561__i9/CK->buzzer_clock_561__i9/Q
                                          SLICE_R10C5B    CLK_TO_Q0_DELAY  1.391         6.901  2       
buzzer_clock[9]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_561_add_4_11/C0->buzzer_clock_561_add_4_11/S0
                                          SLICE_R10C5B    C0_TO_F0_DELAY   0.450         8.927  1       
n46                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.2  Hold path details for constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
31 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_562__i0/Q
Path End         : vga_driver/h_count_562__i0/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      11.024
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     11.024

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     11.024
+ Data Path Delay                              3.417
-------------------------------------------   ------
End-of-path arrival time( ns )                14.441

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  11      
vga_clock                                                    NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_driver/h_count_562__i0/CK->vga_driver/h_count_562__i0/Q
                                          SLICE_R21C16A   CLK_TO_Q1_DELAY  1.391        12.415  15      
pixel_col[0]                                              NET DELAY        1.576        13.991  1       
vga_driver/h_count_562_add_4_1/C1->vga_driver/h_count_562_add_4_1/S1
                                          SLICE_R21C16A   C1_TO_F1_DELAY   0.450        14.441  1       
vga_driver/n45[0]                                         NET DELAY        0.000        14.441  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  11      
vga_clock                                                    NET DELAY      5.510        11.024  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_562__i2/Q
Path End         : vga_driver/h_count_562__i2/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      11.024
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     11.024

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     11.024
+ Data Path Delay                              3.417
-------------------------------------------   ------
End-of-path arrival time( ns )                14.441

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  11      
vga_clock                                                    NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_562__i1/CK   vga_driver/h_count_562__i2/CK}->vga_driver/h_count_562__i2/Q
                                          SLICE_R21C16B   CLK_TO_Q1_DELAY  1.391        12.415  20      
pixel_col[2]                                              NET DELAY        1.576        13.991  1       
vga_driver/h_count_562_add_4_3/C1->vga_driver/h_count_562_add_4_3/S1
                                          SLICE_R21C16B   C1_TO_F1_DELAY   0.450        14.441  1       
vga_driver/n45[2]                                         NET DELAY        0.000        14.441  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  11      
vga_clock                                                    NET DELAY      5.510        11.024  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_562__i1/Q
Path End         : vga_driver/h_count_562__i1/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      11.024
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     11.024

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     11.024
+ Data Path Delay                              3.417
-------------------------------------------   ------
End-of-path arrival time( ns )                14.441

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  11      
vga_clock                                                    NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_562__i1/CK   vga_driver/h_count_562__i2/CK}->vga_driver/h_count_562__i1/Q
                                          SLICE_R21C16B   CLK_TO_Q0_DELAY  1.391        12.415  15      
pixel_col[1]                                              NET DELAY        1.576        13.991  1       
vga_driver/h_count_562_add_4_3/C0->vga_driver/h_count_562_add_4_3/S0
                                          SLICE_R21C16B   C0_TO_F0_DELAY   0.450        14.441  1       
vga_driver/n45[1]                                         NET DELAY        0.000        14.441  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  11      
vga_clock                                                    NET DELAY      5.510        11.024  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_562__i4/Q
Path End         : vga_driver/h_count_562__i4/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      11.024
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     11.024

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     11.024
+ Data Path Delay                              3.417
-------------------------------------------   ------
End-of-path arrival time( ns )                14.441

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  11      
vga_clock                                                    NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_562__i3/CK   vga_driver/h_count_562__i4/CK}->vga_driver/h_count_562__i4/Q
                                          SLICE_R21C16C   CLK_TO_Q1_DELAY  1.391        12.415  29      
pixel_col[4]                                              NET DELAY        1.576        13.991  1       
vga_driver/h_count_562_add_4_5/C1->vga_driver/h_count_562_add_4_5/S1
                                          SLICE_R21C16C   C1_TO_F1_DELAY   0.450        14.441  1       
vga_driver/n45[4]                                         NET DELAY        0.000        14.441  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  11      
vga_clock                                                    NET DELAY      5.510        11.024  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_562__i3/Q
Path End         : vga_driver/h_count_562__i3/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      11.024
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     11.024

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     11.024
+ Data Path Delay                              3.417
-------------------------------------------   ------
End-of-path arrival time( ns )                14.441

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  11      
vga_clock                                                    NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_562__i3/CK   vga_driver/h_count_562__i4/CK}->vga_driver/h_count_562__i3/Q
                                          SLICE_R21C16C   CLK_TO_Q0_DELAY  1.391        12.415  23      
pixel_col[3]                                              NET DELAY        1.576        13.991  1       
vga_driver/h_count_562_add_4_5/C0->vga_driver/h_count_562_add_4_5/S0
                                          SLICE_R21C16C   C0_TO_F0_DELAY   0.450        14.441  1       
vga_driver/n45[3]                                         NET DELAY        0.000        14.441  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  11      
vga_clock                                                    NET DELAY      5.510        11.024  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_562__i8/Q
Path End         : vga_driver/h_count_562__i8/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      11.024
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     11.024

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     11.024
+ Data Path Delay                              3.417
-------------------------------------------   ------
End-of-path arrival time( ns )                14.441

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  11      
vga_clock                                                    NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_562__i7/CK   vga_driver/h_count_562__i8/CK}->vga_driver/h_count_562__i8/Q
                                          SLICE_R21C17A   CLK_TO_Q1_DELAY  1.391        12.415  20      
pixel_col[8]                                              NET DELAY        1.576        13.991  1       
vga_driver/h_count_562_add_4_9/C1->vga_driver/h_count_562_add_4_9/S1
                                          SLICE_R21C17A   C1_TO_F1_DELAY   0.450        14.441  1       
vga_driver/n45[8]                                         NET DELAY        0.000        14.441  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  11      
vga_clock                                                    NET DELAY      5.510        11.024  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_562__i7/Q
Path End         : vga_driver/h_count_562__i7/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      11.024
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     11.024

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     11.024
+ Data Path Delay                              3.417
-------------------------------------------   ------
End-of-path arrival time( ns )                14.441

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  11      
vga_clock                                                    NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_562__i7/CK   vga_driver/h_count_562__i8/CK}->vga_driver/h_count_562__i7/Q
                                          SLICE_R21C17A   CLK_TO_Q0_DELAY  1.391        12.415  26      
pixel_col[7]                                              NET DELAY        1.576        13.991  1       
vga_driver/h_count_562_add_4_9/C0->vga_driver/h_count_562_add_4_9/S0
                                          SLICE_R21C17A   C0_TO_F0_DELAY   0.450        14.441  1       
vga_driver/n45[7]                                         NET DELAY        0.000        14.441  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  11      
vga_clock                                                    NET DELAY      5.510        11.024  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_562__i4/Q
Path End         : vga_driver/h_count_562__i6/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 42.0% (route), 58.0% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.748 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      11.024
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     11.024

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     11.024
+ Data Path Delay                              3.748
-------------------------------------------   ------
End-of-path arrival time( ns )                14.772

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  11      
vga_clock                                                    NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_562__i3/CK   vga_driver/h_count_562__i4/CK}->vga_driver/h_count_562__i4/Q
                                          SLICE_R21C16C   CLK_TO_Q1_DELAY      1.391        12.415  29      
pixel_col[4]                                              NET DELAY            1.576        13.991  1       
vga_driver/h_count_562_add_4_5/C1->vga_driver/h_count_562_add_4_5/CO1
                                          SLICE_R21C16C   C1_TO_COUT1_DELAY    0.053        14.044  2       
vga_driver/n119561                                        NET DELAY            0.000        14.044  1       
vga_driver/h_count_562_add_4_7/CI0->vga_driver/h_count_562_add_4_7/CO0
                                          SLICE_R21C16D   CIN0_TO_COUT0_DELAY  0.278        14.322  2       
vga_driver/n134441                                        NET DELAY            0.000        14.322  1       
vga_driver/h_count_562_add_4_7/D1->vga_driver/h_count_562_add_4_7/S1
                                          SLICE_R21C16D   D1_TO_F1_DELAY       0.450        14.772  1       
vga_driver/n45[6]                                         NET DELAY            0.000        14.772  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  11      
vga_clock                                                    NET DELAY      5.510        11.024  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_562__i4/Q
Path End         : vga_driver/h_count_562__i5/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 3
Delay Ratio      : 52.3% (route), 47.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.973 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      11.024
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     11.024

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     11.024
+ Data Path Delay                              3.973
-------------------------------------------   ------
End-of-path arrival time( ns )                14.997

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  11      
vga_clock                                                    NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name         Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -----------------  -----  ------------  ------  
{vga_driver/h_count_562__i3/CK   vga_driver/h_count_562__i4/CK}->vga_driver/h_count_562__i4/Q
                                          SLICE_R21C16C   CLK_TO_Q1_DELAY    1.391        12.415  29      
pixel_col[4]                                              NET DELAY          1.576        13.991  1       
vga_driver/h_count_562_add_4_5/C1->vga_driver/h_count_562_add_4_5/CO1
                                          SLICE_R21C16C   C1_TO_COUT1_DELAY  0.053        14.044  2       
vga_driver/n119561                                        NET DELAY          0.503        14.547  1       
vga_driver/h_count_562_add_4_7/D0->vga_driver/h_count_562_add_4_7/S0
                                          SLICE_R21C16D   D0_TO_F0_DELAY     0.450        14.997  1       
vga_driver/n45[5]                                         NET DELAY          0.000        14.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  11      
vga_clock                                                    NET DELAY      5.510        11.024  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_562__i8/Q
Path End         : vga_driver/h_count_562__i9/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 3
Delay Ratio      : 52.3% (route), 47.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.973 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      11.024
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     11.024

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     11.024
+ Data Path Delay                              3.973
-------------------------------------------   ------
End-of-path arrival time( ns )                14.997

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  11      
vga_clock                                                    NET DELAY      5.510        11.024  1       


Data path
Name                                      Cell/Site Name  Delay Name         Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -----------------  -----  ------------  ------  
{vga_driver/h_count_562__i7/CK   vga_driver/h_count_562__i8/CK}->vga_driver/h_count_562__i8/Q
                                          SLICE_R21C17A   CLK_TO_Q1_DELAY    1.391        12.415  20      
pixel_col[8]                                              NET DELAY          1.576        13.991  1       
vga_driver/h_count_562_add_4_9/C1->vga_driver/h_count_562_add_4_9/CO1
                                          SLICE_R21C17A   C1_TO_COUT1_DELAY  0.053        14.044  2       
vga_driver/n119565                                        NET DELAY          0.503        14.547  1       
vga_driver/h_count_562_add_4_11/D0->vga_driver/h_count_562_add_4_11/S0
                                          SLICE_R21C17B   D0_TO_F0_DELAY     0.450        14.997  1       
vga_driver/n45[9]                                         NET DELAY          0.000        14.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.364         5.364  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  11      
vga_clock                                                    NET DELAY      5.510        11.024  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

