Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Feb  6 14:24:25 2025
| Host         : DESKTOP-AJ4R02H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file FaultyALU_timing_summary_routed.rpt -pb FaultyALU_timing_summary_routed.pb -rpx FaultyALU_timing_summary_routed.rpx -warn_on_violation
| Design       : FaultyALU
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FaultLocation[2]
                            (input port)
  Destination:            Result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.728ns  (logic 3.782ns (48.941%)  route 3.946ns (51.059%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  FaultLocation[2] (IN)
                         net (fo=0)                   0.000     0.000    FaultLocation[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.798     0.798 r  FaultLocation_IBUF[2]_inst/O
                         net (fo=13, routed)          1.385     2.183    FaultLocation_IBUF[2]
    SLICE_X0Y6           LUT5 (Prop_lut5_I3_O)        0.097     2.280 r  Result_OBUF[1]_inst_i_5/O
                         net (fo=4, routed)           0.583     2.864    FaultyB[1]
    SLICE_X1Y7           LUT3 (Prop_lut3_I0_O)        0.114     2.978 r  Result_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.595     3.573    Result_OBUF[2]_inst_i_4_n_0
    SLICE_X1Y8           LUT5 (Prop_lut5_I2_O)        0.240     3.813 r  Result_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     3.813    Result_OBUF[2]_inst_i_2_n_0
    SLICE_X1Y8           MUXF7 (Prop_muxf7_I0_O)      0.181     3.994 r  Result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.382     5.376    Result_OBUF[2]
    W19                  OBUF (Prop_obuf_I_O)         2.352     7.728 r  Result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.728    Result[2]
    W19                                                               r  Result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FaultLocation[2]
                            (input port)
  Destination:            Result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.230ns  (logic 3.609ns (49.918%)  route 3.621ns (50.082%))
  Logic Levels:           6  (IBUF=1 LUT5=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  FaultLocation[2] (IN)
                         net (fo=0)                   0.000     0.000    FaultLocation[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.798     0.798 r  FaultLocation_IBUF[2]_inst/O
                         net (fo=13, routed)          1.386     2.184    FaultLocation_IBUF[2]
    SLICE_X1Y6           LUT5 (Prop_lut5_I1_O)        0.097     2.281 r  Result_OBUF[3]_inst_i_9/O
                         net (fo=4, routed)           0.755     3.037    FaultyA[2]
    SLICE_X1Y7           LUT5 (Prop_lut5_I1_O)        0.097     3.134 r  Result_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.094     3.227    Result_OBUF[3]_inst_i_5_n_0
    SLICE_X1Y7           LUT5 (Prop_lut5_I2_O)        0.097     3.324 r  Result_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     3.324    Result_OBUF[3]_inst_i_3_n_0
    SLICE_X1Y7           MUXF7 (Prop_muxf7_I0_O)      0.163     3.487 r  Result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.385     4.873    Result_OBUF[3]
    W18                  OBUF (Prop_obuf_I_O)         2.357     7.230 r  Result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.230    Result[3]
    W18                                                               r  Result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            Result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.158ns  (logic 3.497ns (48.849%)  route 3.662ns (51.151%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.785     0.785 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           1.528     2.314    A_IBUF[0]
    SLICE_X0Y7           LUT6 (Prop_lut6_I1_O)        0.097     2.411 r  Result_OBUF[1]_inst_i_4/O
                         net (fo=3, routed)           0.692     3.103    Result_OBUF[1]_inst_i_4_n_0
    SLICE_X1Y8           LUT5 (Prop_lut5_I2_O)        0.097     3.200 r  Result_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     3.200    Result_OBUF[1]_inst_i_2_n_0
    SLICE_X1Y8           MUXF7 (Prop_muxf7_I0_O)      0.163     3.363 r  Result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.441     4.804    Result_OBUF[1]
    T17                  OBUF (Prop_obuf_I_O)         2.354     7.158 r  Result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.158    Result[1]
    T17                                                               r  Result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Operation[1]
                            (input port)
  Destination:            Result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.401ns  (logic 3.194ns (49.905%)  route 3.207ns (50.095%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  Operation[1] (IN)
                         net (fo=0)                   0.000     0.000    Operation[1]
    U18                  IBUF (Prop_ibuf_I_O)         0.775     0.775 r  Operation_IBUF[1]_inst/O
                         net (fo=1, routed)           1.164     1.939    Operation_IBUF[1]
    SLICE_X0Y8           LUT5 (Prop_lut5_I0_O)        0.097     2.036 r  Result_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.702     2.738    FaultInjector_entity/FaultyOp__28[1]
    SLICE_X0Y8           LUT5 (Prop_lut5_I1_O)        0.097     2.835 r  Result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.341     4.176    Result_OBUF[0]
    T18                  OBUF (Prop_obuf_I_O)         2.225     6.401 r  Result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.401    Result[0]
    T18                                                               r  Result[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Operation[0]
                            (input port)
  Destination:            Result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.204ns  (logic 1.384ns (62.800%)  route 0.820ns (37.200%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  Operation[0] (IN)
                         net (fo=0)                   0.000     0.000    Operation[0]
    V16                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  Operation_IBUF[0]_inst/O
                         net (fo=1, routed)           0.369     0.545    Operation_IBUF[0]
    SLICE_X0Y8           LUT5 (Prop_lut5_I0_O)        0.045     0.590 r  Result_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.064     0.653    FaultInjector_entity/FaultyOp__28[0]
    SLICE_X0Y8           LUT5 (Prop_lut5_I2_O)        0.045     0.698 r  Result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.387     1.085    Result_OBUF[0]
    T18                  OBUF (Prop_obuf_I_O)         1.119     2.204 r  Result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.204    Result[0]
    T18                                                               r  Result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FaultLocation[2]
                            (input port)
  Destination:            Result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.379ns  (logic 1.489ns (62.607%)  route 0.890ns (37.393%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  FaultLocation[2] (IN)
                         net (fo=0)                   0.000     0.000    FaultLocation[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  FaultLocation_IBUF[2]_inst/O
                         net (fo=13, routed)          0.337     0.515    FaultLocation_IBUF[2]
    SLICE_X0Y9           LUT5 (Prop_lut5_I2_O)        0.045     0.560 r  Result_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.121     0.681    FaultInjector_entity/FaultyOp__28[2]
    SLICE_X1Y7           MUXF7 (Prop_muxf7_S_O)       0.085     0.766 r  Result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.431     1.197    Result_OBUF[3]
    W18                  OBUF (Prop_obuf_I_O)         1.182     2.379 r  Result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.379    Result[3]
    W18                                                               r  Result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FaultLocation[2]
                            (input port)
  Destination:            Result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.385ns  (logic 1.495ns (62.676%)  route 0.890ns (37.324%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  FaultLocation[2] (IN)
                         net (fo=0)                   0.000     0.000    FaultLocation[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  FaultLocation_IBUF[2]_inst/O
                         net (fo=13, routed)          0.337     0.515    FaultLocation_IBUF[2]
    SLICE_X0Y9           LUT5 (Prop_lut5_I2_O)        0.045     0.560 r  Result_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.124     0.684    FaultInjector_entity/FaultyOp__28[2]
    SLICE_X1Y8           MUXF7 (Prop_muxf7_S_O)       0.093     0.777 r  Result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.429     1.206    Result_OBUF[2]
    W19                  OBUF (Prop_obuf_I_O)         1.179     2.385 r  Result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.385    Result[2]
    W19                                                               r  Result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FaultLocation[2]
                            (input port)
  Destination:            Result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.474ns  (logic 1.487ns (60.091%)  route 0.988ns (39.910%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  FaultLocation[2] (IN)
                         net (fo=0)                   0.000     0.000    FaultLocation[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  FaultLocation_IBUF[2]_inst/O
                         net (fo=13, routed)          0.337     0.515    FaultLocation_IBUF[2]
    SLICE_X0Y9           LUT5 (Prop_lut5_I2_O)        0.045     0.560 r  Result_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.190     0.750    FaultInjector_entity/FaultyOp__28[2]
    SLICE_X1Y8           MUXF7 (Prop_muxf7_S_O)       0.085     0.835 r  Result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.460     1.295    Result_OBUF[1]
    T17                  OBUF (Prop_obuf_I_O)         1.179     2.474 r  Result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.474    Result[1]
    T17                                                               r  Result[1] (OUT)
  -------------------------------------------------------------------    -------------------





