Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date             : Tue Apr 10 13:21:10 2018
| Host             : XHDJAYESHK30 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file wave_gen_power_routed.rpt -pb wave_gen_power_summary_routed.pb -rpx wave_gen_power_routed.rpx
| Design           : wave_gen
| Device           : xc7k70tfbg484-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.212        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.130        |
| Device Static (W)        | 0.082        |
| Effective TJA (C/W)      | 2.5          |
| Max Ambient (C)          | 84.5         |
| Junction Temperature (C) | 25.5         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.008 |        9 |       --- |             --- |
| Slice Logic             |     0.004 |     1321 |       --- |             --- |
|   LUT as Logic          |     0.004 |      686 |     41000 |            1.67 |
|   CARRY4                |    <0.001 |       32 |     10250 |            0.31 |
|   Register              |    <0.001 |      472 |     82000 |            0.58 |
|   F7/F8 Muxes           |    <0.001 |       10 |     41000 |            0.02 |
|   Others                |     0.000 |       50 |       --- |             --- |
|   LUT as Shift Register |     0.000 |        1 |     13400 |           <0.01 |
| Signals                 |     0.004 |     1078 |       --- |             --- |
| Block RAM               |     0.004 |        1 |       135 |            0.74 |
| MMCM                    |     0.109 |        1 |         6 |           16.67 |
| I/O                     |     0.001 |       18 |       285 |            6.32 |
| Static Power            |     0.082 |          |           |                 |
| Total                   |     0.212 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.043 |       0.021 |      0.022 |
| Vccaux    |       1.800 |     0.072 |       0.060 |      0.012 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------+-----------------------------------------------+-----------------+
| Clock             | Domain                                        | Constraint (ns) |
+-------------------+-----------------------------------------------+-----------------+
| clk_out1_clk_core | clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core |             5.0 |
| clk_out2_clk_core | clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core |             5.2 |
| clk_pin_p         | clk_pin_p                                     |             5.0 |
| clk_samp          | clk_gen_i0/clk_samp                           |           165.2 |
| clkfbout_clk_core | clk_gen_i0/clk_core_i0/inst/clkfbout_clk_core |             5.0 |
+-------------------+-----------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------+-----------+
| Name                                       | Power (W) |
+--------------------------------------------+-----------+
| wave_gen                                   |     0.130 |
|   char_fifo_i0                             |     0.002 |
|     U0                                     |     0.002 |
|       inst_fifo_gen                        |     0.002 |
|         gconvfifo.rf                       |     0.002 |
|           gbi.bi                           |     0.002 |
|             g7ser_birst.rstbt              |    <0.001 |
|             v7_bi_fifo.fblk                |     0.002 |
|               gextw[1].gnll_fifo.inst_extd |     0.002 |
|                 gonep.inst_prim            |     0.002 |
|   clk_gen_i0                               |     0.113 |
|     clk_core_i0                            |     0.111 |
|       inst                                 |     0.111 |
|     clk_div_i0                             |     0.001 |
|   clkx_nsamp_i0                            |    <0.001 |
|     meta_harden_bus_new_i0                 |    <0.001 |
|   clkx_pre_i0                              |    <0.001 |
|     meta_harden_bus_new_i0                 |    <0.001 |
|   clkx_spd_i0                              |    <0.001 |
|     meta_harden_bus_new_i0                 |    <0.001 |
|   cmd_parse_i0                             |     0.003 |
|   dac_spi_i0                               |    <0.001 |
|     out_ddr_flop_spi_clk_i0                |    <0.001 |
|   lb_ctl_i0                                |     0.001 |
|     debouncer_i0                           |     0.001 |
|       meta_harden_signal_in_i0             |    <0.001 |
|     meta_harden_rxd_i0                     |    <0.001 |
|   resp_gen_i0                              |     0.005 |
|     to_bcd_i0                              |     0.004 |
|   rst_gen_i0                               |    <0.001 |
|     reset_bridge_clk_rx_i0                 |    <0.001 |
|     reset_bridge_clk_samp_i0               |    <0.001 |
|     reset_bridge_clk_tx_i0                 |    <0.001 |
|   samp_gen_i0                              |    <0.001 |
|     meta_harden_samp_gen_go_i0             |    <0.001 |
|   samp_ram_i0                              |     0.002 |
|   uart_rx_i0                               |    <0.001 |
|     meta_harden_rxd_i0                     |    <0.001 |
|     uart_baud_gen_rx_i0                    |    <0.001 |
|     uart_rx_ctl_i0                         |    <0.001 |
|   uart_tx_i0                               |    <0.001 |
|     uart_baud_gen_tx_i0                    |    <0.001 |
|     uart_tx_ctl_i0                         |    <0.001 |
+--------------------------------------------+-----------+


