Neal K. Bambha , Shuvra S. Bhattacharyya , Jürgen Teich , Eckart Zitzler, Hybrid global/local search strategies for dynamic voltage scaling in embedded multiprocessors, Proceedings of the ninth international symposium on Hardware/software codesign, p.243-248, April 2001, Copenhagen, Denmark[doi>10.1145/371636.371744]
C. Brandolese , W. Fornaciari , F. Salice , D. Sciuto, Energy estimation for 32-bit microprocessors, Proceedings of the eighth international workshop on Hardware/software codesign, p.24-28, May 2000, San Diego, California, USA[doi>10.1145/334012.334017]
Burd, T. D. 2001. Energy-efficient processor system design. Ph.D. thesis, University of California at Berkeley.
Thomas D. Burd , Robert W. Brodersen, Processor design for portable systems, Journal of VLSI Signal Processing Systems, v.13 n.2-3, p.203-221, Aug./Sept. 1996[doi>10.1007/BF01130406]
Burd, T. D., Pering, T. A., Stratakos, A. J., and Brodersen, R. W. 2000. A dynamic voltage scaled microprocessor system. IEEE J. Solid-State Circuits 35, 11 (Nov.), 1571--1580.
Chretienne, P., Coffman, E. G., Lenstra, J. K., and Liu, Z. 1995. Scheduling Theory and its Applications. Wiley, New York.
Srinivas Devadas , Sharad Malik, A survey of optimization techniques targeting low power VLSI circuits, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.242-247, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217536]
Dhodhi, M. K., Ahmad, I., and Storer, R. 1995. SHEMUS: Synthesis of heterogeneous multiprocessor systems. J. Microprocessors and Microsystems 19, 6 (Aug.), 311--319.
Robert P. Dick , David L. Rhodes , Wayne Wolf, TGFF: task graphs for free, Proceedings of the 6th international workshop on Hardware/software codesign, p.97-101, March 15-18, 1998, Seattle, Washington, USA
R. P. Dick , N. K. Jha, MOGAC: a multiobjective genetic algorithm for hardware-software cosynthesis of distributed embedded systems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.17 n.10, p.920-935, November 2006[doi>10.1109/43.728914]
Eles, P., Peng, Z., Kuchcinski, K., and Doboli, A. 1997. System level hardware/software partitioning based on simulated annealing and tabu search. J. Design Automation Embedded Systems 2, 5--32.
Rolf Ernst , Jorg Henkel , Thomas Benner, Hardware-Software Cosynthesis for Microcontrollers, IEEE Design & Test, v.10 n.4, p.64-75, October 1993[doi>10.1109/54.245964]
Terence C. Fogarty, Varying the Probability of Mutation in the Genetic Algorithm, Proceedings of the 3rd International Conference on Genetic Algorithms, p.104-109, June 01, 1989
William Fornaciari , Donatella Sciuto , Christina Silvano, Power estimation for architectural exploration of HW/SW communication on system-level buses, Proceedings of the seventh international workshop on Hardware/software codesign, p.152-156, March 1999, Rome, Italy[doi>10.1145/301177.301516]
Michael R. Garey , David S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness, W. H. Freeman & Co., New York, NY, 1979
David E. Goldberg, Genetic Algorithms in Search, Optimization and Machine Learning, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1989
Martin Grajcar, Genetic list scheduling algorithm for scheduling and allocation on a loosely coupled heterogeneous multiprocessor system, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.280-285, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309931]
Gruian, F. 2000. System-level design methods for low-energy architectures containing variable voltage processors. In Workshop on Power-Aware Computing Systems.
Flavius Gruian , Krzysztof Kuchcinski, LEneS: task scheduling for low-energy systems using variable supply voltage processors, Proceedings of the 2001 Asia and South Pacific Design Automation Conference, p.449-455, January 2001, Yokohama, Japan[doi>10.1145/370155.370511]
Vadim Gutnik , Anantha P. Chandrakasan, Embedded power supply for low-power DSP, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.4, p.425-435, Dec. 1997[doi>10.1109/92.645069]
Henkel, J., Benner, T., and Ernst, R. 1993. Hardware generation and partitioning effects in the COSYMA system. In Proceedings of the International Workshop on Hardware/Software Co-Design (Codes/CASHE'93).
Jörg Henkel , Rolf Ernst, An approach to automated hardware/software partitioning using a flexible granularity that is driven by high-level estimation techniques, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.2, p.273-290, April 2001[doi>10.1109/92.924041]
I. Hong , D. Kirovski , Gang Qu , M. Potkonjak , M. B. Srivastava, Power optimization of variable-voltage core-based systems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.18 n.12, p.1702-1714, November 2006[doi>10.1109/43.811318]
Junwei Hou , Wayne Wolf, Process Partitioning for Distributed Embedded Systems, Proceedings of the 4th International Workshop on Hardware/Software Co-Design, p.70, March 18-20, 1996
Intel® XScaleRM. 2000. Developer's Manual. Order number 273473--001.
Tohru Ishihara , Hiroto Yasuura, Voltage scheduling problem for dynamically variable voltage processors, Proceedings of the 1998 international symposium on Low power electronics and design, p.197-202, August 10-12, 1998, Monterey, California, USA[doi>10.1145/280756.280894]
Asawaree Prabhakar Kalavade , Edward A. Lee, System-level codesign of mixed hardware-software systems, University of California, Berkeley, 1995
Darko Kirovski , Miodrag Potkonjak, System-level synthesis of low-power hard real-time systems, Proceedings of the 34th annual Design Automation Conference, p.697-702, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266325]
Klaiber, A. 2000. The Technology behind crusoe processors. http://www.transmeta.com.
Seongsoo Lee , Takayasu Sakurai, Run-time voltage hopping for low-power real-time systems, Proceedings of the 37th Annual Design Automation Conference, p.806-809, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337785]
Yau-Tsun Steven Li , Sharad Malik , Andrew Wolfe, Performance estimation of embedded software with instruction cache modeling, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.380-387, November 05-09, 1995, San Jose, California, USA
Jinfeng Liu , Pai H. Chou , Nader Bagherzadeh , Fadi Kurdahi, Power-aware scheduling under timing constraints for mission-critical embedded systems, Proceedings of the 38th annual Design Automation Conference, p.840-845, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379076]
Jiong Luo , Niraj K. Jha, Power-conscious joint scheduling of periodic task graphs and aperiodic tasks in distributed real-time embedded systems, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
Jiong Luo , Niraj K. Jha, Battery-aware static scheduling for distributed real-time embedded systems, Proceedings of the 38th annual Design Automation Conference, p.444-449, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.378553]
A. Manzak , C. Chakrabarti, Variable voltage task scheduling for minimizing energy or minimizing power, Proceedings of the Acoustics, Speech, and Signal Processing, 2000. on IEEE International Conference, p.3239-3242, June 05-09, 2000[doi>10.1109/ICASSP.2000.860090]
Micheli, G. D. and Gupta, R. K. 1997. Hardware/software co-design. In Proceedings of the IEEE, 349--365.
Mobile AMD AthlonTM4. 2000. Processor model 6 CPGA data sheet. Publication no 24319 Rev E.
Radu Muresan , Catherine H. Gebotys, Current consumption dynamics at instruction and program level for aVLIWDSP processor, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montréal, P.Q., Canada[doi>10.1145/500001.500032]
Takanori Okuma , Tohru Ishihara , Hiroto Yasuura, Real-Time Task Scheduling for a Variable Voltage Processor, Proceedings of the 12th international symposium on System synthesis, p.24, November 01-04, 1999
Takanori Okuma , Hiroto Yasuura , Tohru Ishihara, Software Energy Reduction Techniques for Variable-Voltage Processors, IEEE Design & Test, v.18 n.2, p.31-41, March 2001[doi>10.1109/54.914613]
Massoud Pedram, Power minimization in IC design: principles and applications, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.1 n.1, p.3-56, Jan. 1996[doi>10.1145/225871.225877]
Trevor Pering , Tom Burd , Robert Brodersen, The simulation and evaluation of dynamic voltage scaling algorithms, Proceedings of the 1998 international symposium on Low power electronics and design, p.76-81, August 10-12, 1998, Monterey, California, USA[doi>10.1145/280756.280790]
Prakash, S. and Parker, A. 1992. SOS: Synthesis of application-specific heterogeneous multiprocessor systems. J. Parallel & Distributed Computing, 338--351.
Gang Quan , Xiaobo Hu, Energy efficient fixed-priority scheduling for real-time systems on variable voltage processors, Proceedings of the 38th annual Design Automation Conference, p.828-833, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379074]
G. Quan , X. Hu, Minimum Energy Fixed-Priority Scheduling for Variable Voltage Processor, Proceedings of the conference on Design, automation and test in Europe, p.782, March 04-08, 2002
Rogers, A. and Prügel-Bennett, A. 1999. Modelling the dynamics of a steady-state genetic algorithm. In Foundations of Genetic Algorithms (FOGA-5). 57--68.
Schmitz, M. T. 2003. Energy minimization techniques for distributed embedded systems. Ph.D. thesis, University of Southampton.
Marcus T. Schmitz , Bashir M. Al-Hashimi, Considering power variations of DVS processing elements for energy minimisation in distributed systems, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montréal, P.Q., Canada[doi>10.1145/500001.500060]
M. Schmitz , B. Al-Hashimi , P. Eles, Energy-Efficient Mapping and Scheduling for DVS Enabled Distributed Embedded Systems, Proceedings of the conference on Design, automation and test in Europe, p.514, March 04-08, 2002
Youngsoo Shin , Kiyoung Choi, Power conscious fixed priority scheduling for hard real-time systems, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.134-139, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309901]
Youngsoo Shin , Kiyoung Choi , Takayasu Sakurai, Power optimization of real-time embedded systems on variable speed processors, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
G. C. Sih , E. A. Lee, A Compile-Time Scheduling Heuristic for Interconnection-Constrained Heterogeneous Processor Architectures, IEEE Transactions on Parallel and Distributed Systems, v.4 n.2, p.175-187, February 1993[doi>10.1109/71.207593]
Tajana Simunic , Luca Benini , Andrea Acquaviva , Peter Glynn , Giovanni De Micheli, Dynamic voltage scaling and power management for portable systems, Proceedings of the 38th annual Design Automation Conference, p.524-529, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379016]
J. Teich , T. Blickle , L. Thiele, An evolutionary approach to system-level synthesis, Proceedings of the 5th International Workshop on Hardware/Software Co-Design, p.167, March 24-26, 1997
Vivek Tiwari , Sharad Malik , Andrew Wolfe, Power analysis of embedded software: a first step towards software power minimization, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.437-445, Dec. 1994[doi>10.1109/92.335012]
Weiser, M., Welch, B., Demers, A., and Shenker, S. 1994. Scheduling for reduced CPU energy. In Proceedings of the USENIX Symposium on Operating Systems Design and Implementation (OSDI), 13--23.
WITAS. The Wallenberg Laboratory for research on information technology and autonomous system. http://www.ida.liu.se/ext/witas/.
Wolf, W. H. 1994. Hardware/software co-design of embedded systems. In Proceedings of the IEEE, 967--989.
Wayne H. Wolf, An architectural co-synthesis algorithm for distributed, embedded computing systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.2, p.218-229, June 1997[doi>10.1109/92.585225]
M. Y. Wu , D. D. Gajski, Hypertool: A Programming Aid for Message-Passing Systems, IEEE Transactions on Parallel and Distributed Systems, v.1 n.3, p.330-343, July 1990[doi>10.1109/71.80160]
Y. Xie , W. Wolf, Allocation and scheduling of conditional task graph in hardware/software co-synthesis, Proceedings of the conference on Design, automation and test in Europe, p.620-625, March 2001, Munich, Germany
Yumin Zhang , Xiaobo Sharon Hu , Danny Z. Chen, Task scheduling and voltage selection for energy minimization, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.513966]
