#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Aug 31 22:27:47 2021
# Process ID: 15324
# Current directory: C:/Users/JonasHP/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6980
# Log file: C:/Users/JonasHP/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/JonasHP/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.ipdefs/spi_master_WICSC'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.ipdefs/quadrature_decoder_v1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 1056.988 ; gain = 0.000
update_compile_order -fileset sources_1
update_module_reference design_1_PS_Interface_TOP_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.ipdefs/spi_master_WICSC'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.ipdefs/quadrature_decoder_v1'.
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:module_ref:fpga_dig_top_1_bank:1.0 - fpga_dig_top_1_bank_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding component instance block -- xilinx.com:module_ref:MSBs_selector:1.0 - MSBs_selector_0
Adding component instance block -- xilinx.com:module_ref:fpga_dig_top:1.0 - fpga_dig_top_1
Adding component instance block -- xilinx.com:module_ref:MSBs_selector:1.0 - MSBs_selector_1
Adding component instance block -- xilinx.com:module_ref:MSBs_selector:1.0 - MSBs_selector_2
Adding component instance block -- xilinx.com:module_ref:fpga_dig_top:1.0 - fpga_dig_top_0
Adding component instance block -- xilinx.com:module_ref:moving_average_top:1.0 - moving_average_top_0
Adding component instance block -- xilinx.com:module_ref:moving_average_top:1.0 - moving_average_top_1
Adding component instance block -- xilinx.com:module_ref:moving_average_top:1.0 - moving_average_top_2
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding component instance block -- kth.se:user:spi3_WICSC_top:1.0 - spi3_WICSC_top_0
Adding component instance block -- kth.se:user:quadrature_decoder:1.0 - quadrature_decoder_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_6
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_3
Adding component instance block -- xilinx.com:ip:axi_iic:2.0 - axi_iic_0
Adding component instance block -- xilinx.com:module_ref:modulater_14bit:1.0 - modulater_14bit_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /Modulater/clk_wiz_0/clk_130(clk) and /Modulater/modulater_14bit_0/clk_130(undef)
Adding component instance block -- xilinx.com:module_ref:AND_GATE:1.0 - AND_GATE_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_4
Adding component instance block -- xilinx.com:module_ref:NOT_Gate:1.0 - NOT_Gate_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:module_ref:PS_Interface_TOP:1.0 - PS_Interface_TOP_0
Successfully read diagram <design_1> from BD file <C:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.srcs/sources_1/bd/design_1/design_1.bd>
INFO: [Common 17-365] Interrupt caught but 'update_module_reference' cannot be canceled. Please wait for command to finish.
Upgrading 'C:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.srcs/sources_1/bd/design_1/design_1.bd'
delete_fileset: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1494.203 ; gain = 0.000
delete_ip_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1494.203 ; gain = 0.000
INFO: [IP_Flow 19-1972] Upgraded design_1_PS_Interface_TOP_0_0 from PS_Interface_TOP_v1_0 1.0 to PS_Interface_TOP_v1_0 1.0
Wrote  : <C:\Users\JonasHP\Desktop\EXJOBB\WICSC_New\WICSC_ZC706\WICSC_ZC706.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
upgrade_ip: Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 1494.203 ; gain = 0.000
INFO: [Common 17-681] Processing pending cancel.
update_module_reference: Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 1494.203 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /Modulater/clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /Modulater/clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DerserializersAndFilter/clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DerserializersAndFilter/clk_wiz_1 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /DerserializersAndFilter/moving_average_top_0/clk have been updated from connected ip, but BD cell '/DerserializersAndFilter/moving_average_top_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </DerserializersAndFilter/moving_average_top_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DerserializersAndFilter/moving_average_top_1/clk have been updated from connected ip, but BD cell '/DerserializersAndFilter/moving_average_top_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </DerserializersAndFilter/moving_average_top_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DerserializersAndFilter/moving_average_top_2/clk have been updated from connected ip, but BD cell '/DerserializersAndFilter/moving_average_top_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </DerserializersAndFilter/moving_average_top_2> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/DerserializersAndFilter/fpga_dig_top_1_bank_0/lvds_data_f1_p
/DerserializersAndFilter/fpga_dig_top_1_bank_0/lvds_data_f1_n
/DerserializersAndFilter/fpga_dig_top_1_bank_0/lvds_data_g1_p
/DerserializersAndFilter/fpga_dig_top_1_bank_0/lvds_data_g1_n
/DerserializersAndFilter/fpga_dig_top_1_bank_0/lvds_data_h1_p
/DerserializersAndFilter/fpga_dig_top_1_bank_0/lvds_data_h1_n
/DerserializersAndFilter/MSBs_selector_2/data_in_c2
/DerserializersAndFilter/MSBs_selector_2/data_in_d1
/DerserializersAndFilter/MSBs_selector_2/data_in_d2
/DerserializersAndFilter/MSBs_selector_2/data_in_e1
/DerserializersAndFilter/MSBs_selector_2/data_in_e2
/DerserializersAndFilter/MSBs_selector_2/data_in_f1
/DerserializersAndFilter/MSBs_selector_2/data_in_f2
/DerserializersAndFilter/MSBs_selector_2/data_in_g1
/DerserializersAndFilter/MSBs_selector_2/data_in_g2
/DerserializersAndFilter/MSBs_selector_2/data_in_h1
/DerserializersAndFilter/MSBs_selector_2/data_in_h2
/DerserializersAndFilter/moving_average_top_2/data_c2_in
/DerserializersAndFilter/moving_average_top_2/data_d1_in
/DerserializersAndFilter/moving_average_top_2/data_d2_in
/DerserializersAndFilter/moving_average_top_2/data_e1_in
/DerserializersAndFilter/moving_average_top_2/data_e2_in
/DerserializersAndFilter/moving_average_top_2/data_f1_in
/DerserializersAndFilter/moving_average_top_2/data_f2_in
/DerserializersAndFilter/moving_average_top_2/data_g1_in
/DerserializersAndFilter/moving_average_top_2/data_g2_in
/DerserializersAndFilter/moving_average_top_2/data_h1_in
/DerserializersAndFilter/moving_average_top_2/data_h2_in
/PS_Interface_TOP_0/adc_37
/PS_Interface_TOP_0/adc_38
/PS_Interface_TOP_0/adc_39
/PS_Interface_TOP_0/adc_40
/PS_Interface_TOP_0/adc_41
/PS_Interface_TOP_0/adc_42
/PS_Interface_TOP_0/adc_43
/PS_Interface_TOP_0/adc_44
/PS_Interface_TOP_0/adc_45
/PS_Interface_TOP_0/adc_46
/PS_Interface_TOP_0/adc_47

Wrote  : <C:\Users\JonasHP\Desktop\EXJOBB\WICSC_New\WICSC_ZC706\WICSC_ZC706.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS_Interface_TOP_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PSandAXI/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 0294e8bad2e213f3; cache size = 69.695 MB.
[Tue Aug 31 22:34:48 2021] Launched design_1_PS_Interface_TOP_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_PS_Interface_TOP_0_0_synth_1: C:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.runs/design_1_PS_Interface_TOP_0_0_synth_1/runme.log
synth_1: C:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.runs/synth_1/runme.log
[Tue Aug 31 22:34:49 2021] Launched impl_1...
Run output will be captured here: C:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:31 ; elapsed = 00:02:15 . Memory (MB): peak = 1514.016 ; gain = 19.812
update_module_reference design_1_PS_Interface_TOP_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.ipdefs/spi_master_WICSC'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.ipdefs/quadrature_decoder_v1'.
Upgrading 'C:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.srcs/sources_1/bd/design_1/design_1.bd'
delete_fileset: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1544.695 ; gain = 0.000
delete_ip_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1544.695 ; gain = 27.277
INFO: [IP_Flow 19-1972] Upgraded design_1_PS_Interface_TOP_0_0 from PS_Interface_TOP_v1_0 1.0 to PS_Interface_TOP_v1_0 1.0
Wrote  : <C:\Users\JonasHP\Desktop\EXJOBB\WICSC_New\WICSC_ZC706\WICSC_ZC706.srcs\sources_1\bd\design_1\design_1.bd> 
upgrade_ip: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1544.695 ; gain = 27.531
update_module_reference: Time (s): cpu = 00:00:11 ; elapsed = 00:00:46 . Memory (MB): peak = 1544.695 ; gain = 27.531
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /Modulater/clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /Modulater/clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DerserializersAndFilter/clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DerserializersAndFilter/clk_wiz_1 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /DerserializersAndFilter/moving_average_top_0/clk have been updated from connected ip, but BD cell '/DerserializersAndFilter/moving_average_top_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </DerserializersAndFilter/moving_average_top_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DerserializersAndFilter/moving_average_top_1/clk have been updated from connected ip, but BD cell '/DerserializersAndFilter/moving_average_top_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </DerserializersAndFilter/moving_average_top_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DerserializersAndFilter/moving_average_top_2/clk have been updated from connected ip, but BD cell '/DerserializersAndFilter/moving_average_top_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </DerserializersAndFilter/moving_average_top_2> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/DerserializersAndFilter/fpga_dig_top_1_bank_0/lvds_data_f1_p
/DerserializersAndFilter/fpga_dig_top_1_bank_0/lvds_data_f1_n
/DerserializersAndFilter/fpga_dig_top_1_bank_0/lvds_data_g1_p
/DerserializersAndFilter/fpga_dig_top_1_bank_0/lvds_data_g1_n
/DerserializersAndFilter/fpga_dig_top_1_bank_0/lvds_data_h1_p
/DerserializersAndFilter/fpga_dig_top_1_bank_0/lvds_data_h1_n
/DerserializersAndFilter/MSBs_selector_2/data_in_c2
/DerserializersAndFilter/MSBs_selector_2/data_in_d1
/DerserializersAndFilter/MSBs_selector_2/data_in_d2
/DerserializersAndFilter/MSBs_selector_2/data_in_e1
/DerserializersAndFilter/MSBs_selector_2/data_in_e2
/DerserializersAndFilter/MSBs_selector_2/data_in_f1
/DerserializersAndFilter/MSBs_selector_2/data_in_f2
/DerserializersAndFilter/MSBs_selector_2/data_in_g1
/DerserializersAndFilter/MSBs_selector_2/data_in_g2
/DerserializersAndFilter/MSBs_selector_2/data_in_h1
/DerserializersAndFilter/MSBs_selector_2/data_in_h2
/DerserializersAndFilter/moving_average_top_2/data_c2_in
/DerserializersAndFilter/moving_average_top_2/data_d1_in
/DerserializersAndFilter/moving_average_top_2/data_d2_in
/DerserializersAndFilter/moving_average_top_2/data_e1_in
/DerserializersAndFilter/moving_average_top_2/data_e2_in
/DerserializersAndFilter/moving_average_top_2/data_f1_in
/DerserializersAndFilter/moving_average_top_2/data_f2_in
/DerserializersAndFilter/moving_average_top_2/data_g1_in
/DerserializersAndFilter/moving_average_top_2/data_g2_in
/DerserializersAndFilter/moving_average_top_2/data_h1_in
/DerserializersAndFilter/moving_average_top_2/data_h2_in
/PS_Interface_TOP_0/adc_37
/PS_Interface_TOP_0/adc_38
/PS_Interface_TOP_0/adc_39
/PS_Interface_TOP_0/adc_40
/PS_Interface_TOP_0/adc_41
/PS_Interface_TOP_0/adc_42
/PS_Interface_TOP_0/adc_43
/PS_Interface_TOP_0/adc_44
/PS_Interface_TOP_0/adc_45
/PS_Interface_TOP_0/adc_46
/PS_Interface_TOP_0/adc_47

Wrote  : <C:\Users\JonasHP\Desktop\EXJOBB\WICSC_New\WICSC_ZC706\WICSC_ZC706.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS_Interface_TOP_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PSandAXI/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 0294e8bad2e213f3; cache size = 69.695 MB.
[Tue Aug 31 22:54:45 2021] Launched design_1_PS_Interface_TOP_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_PS_Interface_TOP_0_0_synth_1: C:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.runs/design_1_PS_Interface_TOP_0_0_synth_1/runme.log
synth_1: C:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.runs/synth_1/runme.log
[Tue Aug 31 22:54:45 2021] Launched impl_1...
Run output will be captured here: C:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:12 ; elapsed = 00:01:54 . Memory (MB): peak = 1549.020 ; gain = 4.324
archive_project C:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706.xpr.zip -temp_dir C:/Users/JonasHP/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-15324-DESKTOP-R1R40B4 -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/JonasHP/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-15324-DESKTOP-R1R40B4' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.ipdefs/spi_master_WICSC'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.ipdefs/quadrature_decoder_v1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/JonasHP/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-15324-DESKTOP-R1R40B4/PrjAr/_X_'.
WARNING: [IP_Flow 19-3571] IP 'design_1_MSBs_selector_1_0' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'design_1_MSBs_selector_2_0' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'design_1_fpga_dig_top_1_0' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'design_1_moving_average_top_1_0' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'design_1_moving_average_top_2_0' is restricted:
* Module reference is stale and needs refreshing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.ipdefs/spi_master_WICSC'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.ipdefs/quadrature_decoder_v1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.ipdefs/spi_master_WICSC'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.ipdefs/quadrature_decoder_v1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.ipdefs/spi_master_WICSC'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.ipdefs/quadrature_decoder_v1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.ipdefs/spi_master_WICSC'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.ipdefs/quadrature_decoder_v1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.ipdefs/spi_master_WICSC'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.ipdefs/quadrature_decoder_v1'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.ipdefs/spi_master_WICSC'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.ipdefs/quadrature_decoder_v1'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'master_rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'zynq_sys_clkin' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'master_rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3157] Bus Interface 'master_rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'master_rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'zynq_sys_clkin' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.ipdefs/spi_master_WICSC'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.ipdefs/quadrature_decoder_v1'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'master_rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'zynq_sys_clkin' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'master_rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3157] Bus Interface 'master_rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'master_rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'zynq_sys_clkin' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.ipdefs/spi_master_WICSC'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.ipdefs/quadrature_decoder_v1'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'master_rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'zynq_sys_clkin' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'master_rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3157] Bus Interface 'master_rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'master_rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'zynq_sys_clkin' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.ipdefs/spi_master_WICSC'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.ipdefs/quadrature_decoder_v1'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.ipdefs/spi_master_WICSC'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.ipdefs/quadrature_decoder_v1'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.ipdefs/spi_master_WICSC'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.ipdefs/quadrature_decoder_v1'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.ipdefs/spi_master_WICSC'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.ipdefs/quadrature_decoder_v1'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.ipdefs/spi_master_WICSC'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/JonasHP/Desktop/EXJOBB/WICSC_New/WICSC_ZC706/WICSC_ZC706.ipdefs/quadrature_decoder_v1'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_spi3_WICSC_top_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_MSBs_selector_2_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_MSBs_selector_0_2_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_MSBs_selector_1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_xbar_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_axi_gpio_4_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_quadrature_decoder_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_axi_gpio_6_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_fpga_dig_top_1_bank_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_fpga_dig_top_1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_fpga_dig_top_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_ila_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_AND_GATE_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_modulater_14bit_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_clk_wiz_1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_NOT_Gate_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_axi_iic_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_moving_average_top_1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_moving_average_top_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_moving_average_top_2_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_PS_Interface_TOP_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'design_1_spi3_WICSC_top_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_MSBs_selector_2_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_MSBs_selector_0_2_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_MSBs_selector_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_xbar_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_gpio_4_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_quadrature_decoder_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_gpio_6_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_fpga_dig_top_1_bank_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_fpga_dig_top_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_fpga_dig_top_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_ila_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_AND_GATE_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_modulater_14bit_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_clk_wiz_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_NOT_Gate_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_iic_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_moving_average_top_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_moving_average_top_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_moving_average_top_2_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_PS_Interface_TOP_0_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_AND_GATE_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_AND_GATE_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_MSBs_selector_0_2'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_MSBs_selector_0_2'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_MSBs_selector_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_MSBs_selector_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_MSBs_selector_2_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_MSBs_selector_2_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_NOT_Gate_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_NOT_Gate_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_PS_Interface_TOP_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_PS_Interface_TOP_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_gpio_4_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_gpio_4_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_gpio_6_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_gpio_6_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_iic_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_iic_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_clk_wiz_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_clk_wiz_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_fpga_dig_top_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_fpga_dig_top_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_fpga_dig_top_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_fpga_dig_top_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_fpga_dig_top_1_bank_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_fpga_dig_top_1_bank_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_ila_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_ila_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_modulater_14bit_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_modulater_14bit_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_moving_average_top_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_moving_average_top_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_moving_average_top_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_moving_average_top_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_moving_average_top_2_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_moving_average_top_2_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_quadrature_decoder_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_quadrature_decoder_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_spi3_WICSC_top_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_spi3_WICSC_top_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_xbar_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_xbar_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
