// Seed: 900260947
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout tri0 id_5;
  output wire id_4;
  input logic [7:0] id_3;
  module_0 modCall_1 ();
  input wire id_2;
  inout wire id_1;
  assign id_4 = -1;
  wire id_6;
  assign id_5 = 1;
  generate
    assign id_6 = id_5 == 1 & id_3[-1];
  endgenerate
  nand primCall (id_1, id_2, id_3, id_5);
endmodule
module module_2 (
    input  wire id_0,
    output wire id_1,
    input  tri1 id_2,
    output tri0 id_3,
    output wire id_4,
    input  wire id_5,
    input  wand id_6
);
  logic id_8;
  assign id_3 = 1'b0;
endmodule
module module_3 #(
    parameter id_11 = 32'd72
) (
    output wor id_0,
    input supply0 id_1,
    input uwire id_2,
    output supply0 id_3,
    input tri0 id_4,
    input wire id_5,
    output tri0 id_6,
    input uwire id_7,
    output wire id_8,
    input wand id_9,
    output tri id_10,
    input supply0 _id_11
);
  wire [1 'd0 : -1  !==  id_11] id_13, id_14;
  module_2 modCall_1 (
      id_7,
      id_10,
      id_1,
      id_3,
      id_8,
      id_9,
      id_7
  );
  assign modCall_1.id_1 = 0;
endmodule
