{"Jae-sun Seo": [0.9287468492984772, ["On the decreasing significance of large standard cells in technology mapping", ["Jae-sun Seo", "Igor L. Markov", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1109/ICCAD.2008.4681561", "iccad", 2008]], "Youngjin Cho": [0.9949708133935928, ["System-level power estimation using an on-chip bus performance monitoring unit", ["Youngjin Cho", "Younghyun Kim", "Sangyoung Park", "Naehyuck Chang"], "https://doi.org/10.1109/ICCAD.2008.4681566", "iccad", 2008]], "Younghyun Kim": [0.998327910900116, ["System-level power estimation using an on-chip bus performance monitoring unit", ["Youngjin Cho", "Younghyun Kim", "Sangyoung Park", "Naehyuck Chang"], "https://doi.org/10.1109/ICCAD.2008.4681566", "iccad", 2008]], "Sangyoung Park": [0.9998955726623535, ["System-level power estimation using an on-chip bus performance monitoring unit", ["Youngjin Cho", "Younghyun Kim", "Sangyoung Park", "Naehyuck Chang"], "https://doi.org/10.1109/ICCAD.2008.4681566", "iccad", 2008]], "Naehyuck Chang": [0.999998927116394, ["System-level power estimation using an on-chip bus performance monitoring unit", ["Youngjin Cho", "Younghyun Kim", "Sangyoung Park", "Naehyuck Chang"], "https://doi.org/10.1109/ICCAD.2008.4681566", "iccad", 2008]], "Deog-Kyoon Jeong": [0.9999829232692719, ["Simultaneous control of power/ground current, wakeup time and transistor overhead in power gated circuits", ["Yongho Lee", "Deog-Kyoon Jeong", "Taewhan Kim"], "https://doi.org/10.1109/ICCAD.2008.4681569", "iccad", 2008]], "Taewhan Kim": [1, ["Simultaneous control of power/ground current, wakeup time and transistor overhead in power gated circuits", ["Yongho Lee", "Deog-Kyoon Jeong", "Taewhan Kim"], "https://doi.org/10.1109/ICCAD.2008.4681569", "iccad", 2008], ["Clock buffer polarity assignment combined with clock tree generation for power/ground noise minimization", ["Yesin Ryu", "Taewhan Kim"], "https://doi.org/10.1109/ICCAD.2008.4681608", "iccad", 2008]], "Yung-Chung Chang": [0.8654912859201431, ["Constraint graph-based macro placement for modern mixed-size circuit designs", ["Hsin-Chen Chen", "Yi-Lin Chuang", "Yao-Wen Chang", "Yung-Chung Chang"], "https://doi.org/10.1109/ICCAD.2008.4681577", "iccad", 2008]], "Hyein Lee": [0.9502944648265839, ["Pulse width allocation with clock skew scheduling for optimizing pulsed latch-based sequential circuits", ["Hyein Lee", "Seungwhun Paik", "Youngsoo Shin"], "https://doi.org/10.1109/ICCAD.2008.4681578", "iccad", 2008]], "Seungwhun Paik": [0.9998691529035568, ["Pulse width allocation with clock skew scheduling for optimizing pulsed latch-based sequential circuits", ["Hyein Lee", "Seungwhun Paik", "Youngsoo Shin"], "https://doi.org/10.1109/ICCAD.2008.4681578", "iccad", 2008]], "Youngsoo Shin": [0.9997629821300507, ["Pulse width allocation with clock skew scheduling for optimizing pulsed latch-based sequential circuits", ["Hyein Lee", "Seungwhun Paik", "Youngsoo Shin"], "https://doi.org/10.1109/ICCAD.2008.4681578", "iccad", 2008]], "Wooyoung Jang": [0.998606950044632, ["A voltage-frequency island aware energy optimization framework for networks-on-chip", ["Wooyoung Jang", "Duo Ding", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2008.4681584", "iccad", 2008]], "Jaeha Kim": [0.9453411847352982, ["Impulse sensitivity function analysis of periodic circuits", ["Jaeha Kim", "Brian S. Leibowitz", "Metha Jeeradit"], "https://doi.org/10.1109/ICCAD.2008.4681602", "iccad", 2008]], "Yesin Ryu": [0.7993545383214951, ["Clock buffer polarity assignment combined with clock tree generation for power/ground noise minimization", ["Yesin Ryu", "Taewhan Kim"], "https://doi.org/10.1109/ICCAD.2008.4681608", "iccad", 2008]], "Chul-Hong Park": [0.883645549416542, ["Layout decomposition for double patterning lithography", ["Andrew B. Kahng", "Chul-Hong Park", "Xu Xu", "Hailong Yao"], "https://doi.org/10.1109/ICCAD.2008.4681616", "iccad", 2008]], "Jae-Seok Yang": [0.9992186725139618, ["Overlay aware interconnect and timing variation modeling for double patterning technology", ["Jae-Seok Yang", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2008.4681619", "iccad", 2008]], "Minsik Cho": [0.5, ["Double patterning technology friendly detailed routing", ["Minsik Cho", "Yongchan Ban", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2008.4681622", "iccad", 2008]], "Yongchan Ban": [0.7764912098646164, ["Double patterning technology friendly detailed routing", ["Minsik Cho", "Yongchan Ban", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2008.4681622", "iccad", 2008]], "Sungmin Bae": [0.6420739591121674, ["Thermal-aware reliability analysis for platform FPGAs", ["Prasanth Mangalagiri", "Sungmin Bae", "Krishnan Ramakrishnan", "Yuan Xie", "Vijaykrishnan Narayanan"], "https://doi.org/10.1109/ICCAD.2008.4681656", "iccad", 2008]]}