/*
* Copyright (c) 2020 - 2024 Renesas Electronics Corporation and/or its affiliates
*
* SPDX-License-Identifier: BSD-3-Clause
*/

/**********************************************************************************************************************
 * File Name    : cmtw_iobitmask.h
 * Version      : 1.00
 * Description  : IO bit mask file for cmtw.
 *********************************************************************************************************************/

#ifndef CMTW_IOBITMASK_H
#define CMTW_IOBITMASK_H

#define R_CMTW_CMWSTR_STR_Msk     (0x0001UL)
#define R_CMTW_CMWSTR_STR_Pos     (0UL)
#define R_CMTW_CMWCR_CKS_Msk      (0x0003UL)
#define R_CMTW_CMWCR_CKS_Pos      (0UL)
#define R_CMTW_CMWCR_CMWIE_Msk    (0x0008UL)
#define R_CMTW_CMWCR_CMWIE_Pos    (3UL)
#define R_CMTW_CMWCR_IC0IE_Msk    (0x0010UL)
#define R_CMTW_CMWCR_IC0IE_Pos    (4UL)
#define R_CMTW_CMWCR_IC1IE_Msk    (0x0020UL)
#define R_CMTW_CMWCR_IC1IE_Pos    (5UL)
#define R_CMTW_CMWCR_OC0IE_Msk    (0x0040UL)
#define R_CMTW_CMWCR_OC0IE_Pos    (6UL)
#define R_CMTW_CMWCR_OC1IE_Msk    (0x0080UL)
#define R_CMTW_CMWCR_OC1IE_Pos    (7UL)
#define R_CMTW_CMWCR_CMS_Msk      (0x0200UL)
#define R_CMTW_CMWCR_CMS_Pos      (9UL)
#define R_CMTW_CMWCR_CCLR_Msk     (0xE000UL)
#define R_CMTW_CMWCR_CCLR_Pos     (13UL)
#define R_CMTW_CMWIOR_IC0_Msk     (0x0003UL)
#define R_CMTW_CMWIOR_IC0_Pos     (0UL)
#define R_CMTW_CMWIOR_IC1_Msk     (0x000CUL)
#define R_CMTW_CMWIOR_IC1_Pos     (2UL)
#define R_CMTW_CMWIOR_IC0E_Msk    (0x0010UL)
#define R_CMTW_CMWIOR_IC0E_Pos    (4UL)
#define R_CMTW_CMWIOR_IC1E_Msk    (0x0020UL)
#define R_CMTW_CMWIOR_IC1E_Pos    (5UL)
#define R_CMTW_CMWIOR_OC0_Msk     (0x0300UL)
#define R_CMTW_CMWIOR_OC0_Pos     (8UL)
#define R_CMTW_CMWIOR_OC1_Msk     (0x0C00UL)
#define R_CMTW_CMWIOR_OC1_Pos     (10UL)
#define R_CMTW_CMWIOR_OC0E_Msk    (0x1000UL)
#define R_CMTW_CMWIOR_OC0E_Pos    (12UL)
#define R_CMTW_CMWIOR_OC1E_Msk    (0x2000UL)
#define R_CMTW_CMWIOR_OC1E_Pos    (13UL)
#define R_CMTW_CMWIOR_CMWE_Msk    (0x8000UL)
#define R_CMTW_CMWIOR_CMWE_Pos    (15UL)
#define R_CMTW_CMWCNT_CNT_Msk     (0xFFFFFFFFUL)
#define R_CMTW_CMWCNT_CNT_Pos     (0UL)
#define R_CMTW_CMWCOR_COR_Msk     (0xFFFFFFFFUL)
#define R_CMTW_CMWCOR_COR_Pos     (0UL)
#define R_CMTW_CMWICR0_ICR_Msk    (0xFFFFFFFFUL)
#define R_CMTW_CMWICR0_ICR_Pos    (0UL)
#define R_CMTW_CMWICR1_ICR_Msk    (0xFFFFFFFFUL)
#define R_CMTW_CMWICR1_ICR_Pos    (0UL)
#define R_CMTW_CMWOCR0_OCR_Msk    (0xFFFFFFFFUL)
#define R_CMTW_CMWOCR0_OCR_Pos    (0UL)
#define R_CMTW_CMWOCR1_OCR_Msk    (0xFFFFFFFFUL)
#define R_CMTW_CMWOCR1_OCR_Pos    (0UL)

#endif
