// Seed: 1495409041
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  wire id_4;
endmodule
module module_1 #(
    parameter id_0 = 32'd32,
    parameter id_1 = 32'd51
) (
    input uwire _id_0,
    input tri   _id_1
);
  supply1 id_3 = -1;
  logic [id_0 : -1] id_4[-1 : id_1];
  id_5 :
  assert property (@(posedge id_4[id_0]) id_4 & id_3)
  else $unsigned(4);
  ;
  assign id_5 = id_4;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  logic id_6;
endmodule
