{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1596186135749 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1596186135750 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 31 17:02:15 2020 " "Processing started: Fri Jul 31 17:02:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1596186135750 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1596186135750 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SPP_MCTL_V1 -c SPP_MCTL_V1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SPP_MCTL_V1 -c SPP_MCTL_V1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1596186135750 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1596186136269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/PLL.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136758 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/PLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186136758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/virtual_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file design/virtual_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VIRTUAL_ENCODER-BEHV " "Found design unit 1: VIRTUAL_ENCODER-BEHV" {  } { { "design/VIRTUAL_ENCODER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/VIRTUAL_ENCODER.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136762 ""} { "Info" "ISGN_ENTITY_NAME" "1 VIRTUAL_ENCODER " "Found entity 1: VIRTUAL_ENCODER" {  } { { "design/VIRTUAL_ENCODER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/VIRTUAL_ENCODER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186136762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/deal_encode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file design/deal_encode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEAL_ENCODE-rtl " "Found design unit 1: DEAL_ENCODE-rtl" {  } { { "design/DEAL_ENCODE.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_ENCODE.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136765 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEAL_ENCODE " "Found entity 1: DEAL_ENCODE" {  } { { "design/DEAL_ENCODE.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_ENCODE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186136765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/extra_function.vhd 2 1 " "Found 2 design units, including 1 entities, in source file design/extra_function.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXTRA_FUNCTION-BEHV " "Found design unit 1: EXTRA_FUNCTION-BEHV" {  } { { "design/EXTRA_FUNCTION.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/EXTRA_FUNCTION.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136768 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXTRA_FUNCTION " "Found entity 1: EXTRA_FUNCTION" {  } { { "design/EXTRA_FUNCTION.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/EXTRA_FUNCTION.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186136768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/gen_4b5b_cnt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file design/gen_4b5b_cnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GEN_4B5B_CNT-BEHV " "Found design unit 1: GEN_4B5B_CNT-BEHV" {  } { { "design/GEN_4B5B_CNT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/GEN_4B5B_CNT.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136771 ""} { "Info" "ISGN_ENTITY_NAME" "1 GEN_4B5B_CNT " "Found entity 1: GEN_4B5B_CNT" {  } { { "design/GEN_4B5B_CNT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/GEN_4B5B_CNT.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186136771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/select_out_dy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file design/select_out_dy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SELECT_OUT_DY-BEHV " "Found design unit 1: SELECT_OUT_DY-BEHV" {  } { { "design/SELECT_OUT_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/SELECT_OUT_DY.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136774 ""} { "Info" "ISGN_ENTITY_NAME" "1 SELECT_OUT_DY " "Found entity 1: SELECT_OUT_DY" {  } { { "design/SELECT_OUT_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/SELECT_OUT_DY.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186136774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/dy_dly.vhd 2 1 " "Found 2 design units, including 1 entities, in source file design/dy_dly.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DY_DLY-BEHV " "Found design unit 1: DY_DLY-BEHV" {  } { { "design/DY_DLY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_DLY.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136778 ""} { "Info" "ISGN_ENTITY_NAME" "1 DY_DLY " "Found entity 1: DY_DLY" {  } { { "design/DY_DLY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_DLY.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186136778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/deal_dy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file design/deal_dy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEAL_DY-BEHV " "Found design unit 1: DEAL_DY-BEHV" {  } { { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136782 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEAL_DY " "Found entity 1: DEAL_DY" {  } { { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186136782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/dy_size_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file design/dy_size_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DY_SIZE_FILTER-BEHV " "Found design unit 1: DY_SIZE_FILTER-BEHV" {  } { { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136785 ""} { "Info" "ISGN_ENTITY_NAME" "1 DY_SIZE_FILTER " "Found entity 1: DY_SIZE_FILTER" {  } { { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186136785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/smoothandfremulti.vhd 2 1 " "Found 2 design units, including 1 entities, in source file design/smoothandfremulti.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SmoothAndFreMulti-rtl " "Found design unit 1: SmoothAndFreMulti-rtl" {  } { { "design/SmoothAndFreMulti.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/SmoothAndFreMulti.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136789 ""} { "Info" "ISGN_ENTITY_NAME" "1 SmoothAndFreMulti " "Found entity 1: SmoothAndFreMulti" {  } { { "design/SmoothAndFreMulti.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/SmoothAndFreMulti.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186136789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/encodefilter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file design/encodefilter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EncoderFilter-rtl " "Found design unit 1: EncoderFilter-rtl" {  } { { "design/EncodeFilter.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/EncodeFilter.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136792 ""} { "Info" "ISGN_ENTITY_NAME" "1 EncoderFilter " "Found entity 1: EncoderFilter" {  } { { "design/EncodeFilter.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/EncodeFilter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186136792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/coorgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file design/coorgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CoorGen-rtl " "Found design unit 1: CoorGen-rtl" {  } { { "design/CoorGen.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/CoorGen.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136795 ""} { "Info" "ISGN_ENTITY_NAME" "1 CoorGen " "Found entity 1: CoorGen" {  } { { "design/CoorGen.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/CoorGen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186136795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/arm_commu_port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file design/arm_commu_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ARM_COMMU_PORT-behv " "Found design unit 1: ARM_COMMU_PORT-behv" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 116 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136800 ""} { "Info" "ISGN_ENTITY_NAME" "1 ARM_COMMU_PORT " "Found entity 1: ARM_COMMU_PORT" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186136800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/timefilter.v 1 1 " "Found 1 design units, including 1 entities, in source file src/timefilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 TimeFilter " "Found entity 1: TimeFilter" {  } { { "src/TimeFilter.v" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/TimeFilter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186136803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qenfilter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qenfilter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QEnFilter-rtl " "Found design unit 1: QEnFilter-rtl" {  } { { "QEnFilter.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/QEnFilter.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136806 ""} { "Info" "ISGN_ENTITY_NAME" "1 QEnFilter " "Found entity 1: QEnFilter" {  } { { "QEnFilter.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/QEnFilter.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186136806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qeifilter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qeifilter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QEIFilter-rtl " "Found design unit 1: QEIFilter-rtl" {  } { { "QEIFilter.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/QEIFilter.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136809 ""} { "Info" "ISGN_ENTITY_NAME" "1 QEIFilter " "Found entity 1: QEIFilter" {  } { { "QEIFilter.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/QEIFilter.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186136809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encodersmooth_full.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encodersmooth_full.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EncoderSmooth-rtl " "Found design unit 1: EncoderSmooth-rtl" {  } { { "EncoderSmooth_Full.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/EncoderSmooth_Full.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136813 ""} { "Info" "ISGN_ENTITY_NAME" "1 EncoderSmooth " "Found entity 1: EncoderSmooth" {  } { { "EncoderSmooth_Full.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/EncoderSmooth_Full.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186136813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor_tri_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensor_tri_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SENSOR_TRI_DELAY-BEHV " "Found design unit 1: SENSOR_TRI_DELAY-BEHV" {  } { { "SENSOR_TRI_DELAY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SENSOR_TRI_DELAY.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136816 ""} { "Info" "ISGN_ENTITY_NAME" "1 SENSOR_TRI_DELAY " "Found entity 1: SENSOR_TRI_DELAY" {  } { { "SENSOR_TRI_DELAY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SENSOR_TRI_DELAY.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186136816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_full.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder_full.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Encoder_full-rtl " "Found design unit 1: Encoder_full-rtl" {  } { { "Encoder_full.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/Encoder_full.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136820 ""} { "Info" "ISGN_ENTITY_NAME" "1 Encoder_full " "Found entity 1: Encoder_full" {  } { { "Encoder_full.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/Encoder_full.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186136820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pdfifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/pdfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pdfifo-SYN " "Found design unit 1: pdfifo-SYN" {  } { { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136823 ""} { "Info" "ISGN_ENTITY_NAME" "1 PDFIFO " "Found entity 1: PDFIFO" {  } { { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186136823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/xcoorsystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/xcoorsystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XCoorSystem-rtl " "Found design unit 1: XCoorSystem-rtl" {  } { { "src/XCoorSystem.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/XCoorSystem.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136826 ""} { "Info" "ISGN_ENTITY_NAME" "1 XCoorSystem " "Found entity 1: XCoorSystem" {  } { { "src/XCoorSystem.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/XCoorSystem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186136826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/qei_x.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/qei_x.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QEI_X-rtl " "Found design unit 1: QEI_X-rtl" {  } { { "src/QEI_X.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/QEI_X.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136829 ""} { "Info" "ISGN_ENTITY_NAME" "1 QEI_X " "Found entity 1: QEI_X" {  } { { "src/QEI_X.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/QEI_X.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186136829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/noisefltcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/noisefltcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 noisefltcounter-SYN " "Found design unit 1: noisefltcounter-SYN" {  } { { "src/NoiseFltCounter.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/NoiseFltCounter.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136833 ""} { "Info" "ISGN_ENTITY_NAME" "1 NoiseFltCounter " "Found entity 1: NoiseFltCounter" {  } { { "src/NoiseFltCounter.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/NoiseFltCounter.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186136833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/encodernoisefilter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/encodernoisefilter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EncoderNoiseFilter-rtl " "Found design unit 1: EncoderNoiseFilter-rtl" {  } { { "src/EncoderNoiseFilter.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/EncoderNoiseFilter.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136836 ""} { "Info" "ISGN_ENTITY_NAME" "1 EncoderNoiseFilter " "Found entity 1: EncoderNoiseFilter" {  } { { "src/EncoderNoiseFilter.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/EncoderNoiseFilter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186136836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spp_mctl_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spp_mctl_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPP_MCTL_V1-BEHV " "Found design unit 1: SPP_MCTL_V1-BEHV" {  } { { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136840 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPP_MCTL_V1 " "Found entity 1: SPP_MCTL_V1" {  } { { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186136840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter.v 1 1 " "Found 1 design units, including 1 entities, in source file filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter " "Found entity 1: filter" {  } { { "filter.v" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/filter.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186136845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensor_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SENSOR_ENCODER-BEHV " "Found design unit 1: SENSOR_ENCODER-BEHV" {  } { { "SENSOR_ENCODER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SENSOR_ENCODER.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136848 ""} { "Info" "ISGN_ENTITY_NAME" "1 SENSOR_ENCODER " "Found entity 1: SENSOR_ENCODER" {  } { { "SENSOR_ENCODER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SENSOR_ENCODER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186136848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "size_filter_var.vhd 2 1 " "Found 2 design units, including 1 entities, in source file size_filter_var.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SIZE_FILTER_VAR-BEHV " "Found design unit 1: SIZE_FILTER_VAR-BEHV" {  } { { "SIZE_FILTER_VAR.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SIZE_FILTER_VAR.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136852 ""} { "Info" "ISGN_ENTITY_NAME" "1 SIZE_FILTER_VAR " "Found entity 1: SIZE_FILTER_VAR" {  } { { "SIZE_FILTER_VAR.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SIZE_FILTER_VAR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186136852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_ENCODER-BEHV " "Found design unit 1: MUX_ENCODER-BEHV" {  } { { "MUX_ENCODER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/MUX_ENCODER.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136855 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_ENCODER " "Found entity 1: MUX_ENCODER" {  } { { "MUX_ENCODER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/MUX_ENCODER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186136855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file time_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TIME_FILTER-BEHV " "Found design unit 1: TIME_FILTER-BEHV" {  } { { "TIME_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/TIME_FILTER.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136859 ""} { "Info" "ISGN_ENTITY_NAME" "1 TIME_FILTER " "Found entity 1: TIME_FILTER" {  } { { "TIME_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/TIME_FILTER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186136859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor_serialize.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensor_serialize.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SENSOR_SERIALIZE-BEHV " "Found design unit 1: SENSOR_SERIALIZE-BEHV" {  } { { "SENSOR_SERIALIZE.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SENSOR_SERIALIZE.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136862 ""} { "Info" "ISGN_ENTITY_NAME" "1 SENSOR_SERIALIZE " "Found entity 1: SENSOR_SERIALIZE" {  } { { "SENSOR_SERIALIZE.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SENSOR_SERIALIZE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186136862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide_full.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divide_full.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divide_full-SYN " "Found design unit 1: divide_full-SYN" {  } { { "DIVIDE_FULL.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/DIVIDE_FULL.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136865 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIVIDE_FULL " "Found entity 1: DIVIDE_FULL" {  } { { "DIVIDE_FULL.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/DIVIDE_FULL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186136865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smoothcounter_full.vhd 2 1 " "Found 2 design units, including 1 entities, in source file smoothcounter_full.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 smoothcounter_full-SYN " "Found design unit 1: smoothcounter_full-SYN" {  } { { "SmoothCounter_full.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SmoothCounter_full.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136869 ""} { "Info" "ISGN_ENTITY_NAME" "1 SmoothCounter_full " "Found entity 1: SmoothCounter_full" {  } { { "SmoothCounter_full.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SmoothCounter_full.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186136869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smoothoutcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file smoothoutcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 smoothoutcounter-SYN " "Found design unit 1: smoothoutcounter-SYN" {  } { { "SmoothOutCounter.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SmoothOutCounter.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136873 ""} { "Info" "ISGN_ENTITY_NAME" "1 SmoothOutCounter " "Found entity 1: SmoothOutCounter" {  } { { "SmoothOutCounter.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SmoothOutCounter.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186136873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smoothcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file smoothcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 smoothcounter-SYN " "Found design unit 1: smoothcounter-SYN" {  } { { "SmoothCounter.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SmoothCounter.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136876 ""} { "Info" "ISGN_ENTITY_NAME" "1 SmoothCounter " "Found entity 1: SmoothCounter" {  } { { "SmoothCounter.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SmoothCounter.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186136876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/virtual_dy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file design/virtual_dy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VIRTUAL_DY-BEHV " "Found design unit 1: VIRTUAL_DY-BEHV" {  } { { "design/VIRTUAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/VIRTUAL_DY.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136879 ""} { "Info" "ISGN_ENTITY_NAME" "1 VIRTUAL_DY " "Found entity 1: VIRTUAL_DY" {  } { { "design/VIRTUAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/VIRTUAL_DY.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186136879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186136879 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SPP_MCTL_V1 " "Elaborating entity \"SPP_MCTL_V1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1596186137341 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Boardtype SPP_MCTL_V1.vhd(107) " "Verilog HDL or VHDL warning at SPP_MCTL_V1.vhd(107): object \"Boardtype\" assigned a value but never read" {  } { { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1596186137345 "|SPP_MCTL_V1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "filter_en SPP_MCTL_V1.vhd(115) " "Verilog HDL or VHDL warning at SPP_MCTL_V1.vhd(115): object \"filter_en\" assigned a value but never read" {  } { { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1596186137346 "|SPP_MCTL_V1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "select1_2 SPP_MCTL_V1.vhd(123) " "Verilog HDL or VHDL warning at SPP_MCTL_V1.vhd(123): object \"select1_2\" assigned a value but never read" {  } { { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1596186137346 "|SPP_MCTL_V1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:PLL_inst " "Elaborating entity \"PLL\" for hierarchy \"PLL:PLL_inst\"" {  } { { "SPP_MCTL_V1.vhd" "PLL_inst" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:PLL_inst\|altpll:altpll_component\"" {  } { { "PLL.vhd" "altpll_component" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/PLL.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137581 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:PLL_inst\|altpll:altpll_component\"" {  } { { "PLL.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/PLL.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186137585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL:PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137586 ""}  } { { "PLL.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/PLL.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1596186137586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186137642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186137642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ARM_COMMU_PORT ARM_COMMU_PORT:ARM_COMMU_PORT_INST " "Elaborating entity \"ARM_COMMU_PORT\" for hierarchy \"ARM_COMMU_PORT:ARM_COMMU_PORT_INST\"" {  } { { "SPP_MCTL_V1.vhd" "ARM_COMMU_PORT_INST" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137645 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sensor_cycle ARM_COMMU_PORT.vhd(396) " "VHDL Process Statement warning at ARM_COMMU_PORT.vhd(396): inferring latch(es) for signal or variable \"sensor_cycle\", which holds its previous value in one or more paths through the process" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1596186137694 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ch1_SPR_XPRTSize_Wr ARM_COMMU_PORT.vhd(396) " "VHDL Process Statement warning at ARM_COMMU_PORT.vhd(396): inferring latch(es) for signal or variable \"Ch1_SPR_XPRTSize_Wr\", which holds its previous value in one or more paths through the process" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1596186137694 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ch2_SPR_XPRTSize_Wr ARM_COMMU_PORT.vhd(396) " "VHDL Process Statement warning at ARM_COMMU_PORT.vhd(396): inferring latch(es) for signal or variable \"Ch2_SPR_XPRTSize_Wr\", which holds its previous value in one or more paths through the process" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1596186137694 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ch3_SPR_XPRTSize_Wr ARM_COMMU_PORT.vhd(396) " "VHDL Process Statement warning at ARM_COMMU_PORT.vhd(396): inferring latch(es) for signal or variable \"Ch3_SPR_XPRTSize_Wr\", which holds its previous value in one or more paths through the process" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1596186137694 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[32\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[32\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137694 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[33\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[33\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137694 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[34\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[34\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137694 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[35\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[35\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137694 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[36\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[36\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137694 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[37\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[37\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137694 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[38\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[38\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137694 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[39\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[39\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137694 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[40\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[40\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137694 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[41\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[41\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137694 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[42\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[42\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137694 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[43\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[43\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137695 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[44\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[44\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137695 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[45\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[45\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137695 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[46\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[46\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137695 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[47\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[47\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137695 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[48\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[48\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137695 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[49\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[49\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137695 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[50\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[50\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137695 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[51\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[51\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137695 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[52\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[52\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137695 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[53\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[53\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137695 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[54\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[54\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137695 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[55\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[55\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137695 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[56\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[56\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137695 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[57\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[57\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137695 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[58\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[58\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137695 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[59\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[59\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137695 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[60\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[60\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137695 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[61\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[61\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137695 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[62\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[62\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137695 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch3_SPR_XPRTSize_Wr\[63\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch3_SPR_XPRTSize_Wr\[63\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137695 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[32\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[32\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137695 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[33\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[33\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137695 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[34\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[34\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137695 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[35\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[35\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137695 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[36\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[36\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137695 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[37\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[37\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137695 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[38\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[38\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137695 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[39\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[39\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137695 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[40\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[40\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137695 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[41\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[41\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137696 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[42\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[42\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137696 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[43\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[43\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137696 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[44\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[44\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137696 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[45\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[45\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137696 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[46\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[46\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137696 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[47\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[47\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137696 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[48\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[48\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137696 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[49\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[49\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137696 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[50\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[50\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137696 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[51\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[51\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137696 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[52\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[52\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137696 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[53\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[53\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137696 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[54\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[54\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137696 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[55\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[55\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137696 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[56\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[56\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137696 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[57\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[57\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137696 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[58\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[58\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137696 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[59\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[59\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137696 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[60\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[60\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137696 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[61\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[61\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137696 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[62\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[62\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137696 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch2_SPR_XPRTSize_Wr\[63\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch2_SPR_XPRTSize_Wr\[63\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137696 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[32\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[32\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137696 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[33\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[33\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137696 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[34\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[34\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137696 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[35\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[35\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137696 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[36\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[36\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137696 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[37\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[37\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137696 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[38\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[38\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137696 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[39\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[39\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137696 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[40\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[40\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137696 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[41\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[41\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137696 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[42\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[42\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137697 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[43\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[43\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137697 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[44\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[44\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137697 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[45\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[45\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137697 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[46\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[46\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137697 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[47\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[47\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137697 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[48\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[48\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137697 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[49\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[49\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137697 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[50\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[50\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137697 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[51\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[51\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137697 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[52\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[52\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137697 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[53\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[53\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137697 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[54\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[54\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137697 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[55\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[55\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137697 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[56\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[56\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137697 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[57\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[57\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137697 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[58\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[58\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137697 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[59\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[59\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137697 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[60\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[60\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137697 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[61\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[61\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137697 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[62\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[62\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137697 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ch1_SPR_XPRTSize_Wr\[63\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"Ch1_SPR_XPRTSize_Wr\[63\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137697 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[32\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[32\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137697 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[33\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[33\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137697 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[34\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[34\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137697 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[35\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[35\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137697 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[36\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[36\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137697 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[37\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[37\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137697 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[38\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[38\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137697 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[39\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[39\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137697 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[40\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[40\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137697 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[41\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[41\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137697 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[42\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[42\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137698 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[43\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[43\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137698 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[44\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[44\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137698 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[45\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[45\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137698 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[46\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[46\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137698 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[47\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[47\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137698 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[48\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[48\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137698 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[49\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[49\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137698 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[50\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[50\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137698 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[51\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[51\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137698 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[52\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[52\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137698 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[53\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[53\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137698 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[54\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[54\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137698 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[55\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[55\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137698 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[56\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[56\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137698 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[57\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[57\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137698 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[58\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[58\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137698 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[59\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[59\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137698 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[60\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[60\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137698 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[61\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[61\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137699 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[62\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[62\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137699 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sensor_cycle\[63\] ARM_COMMU_PORT.vhd(396) " "Inferred latch for \"sensor_cycle\[63\]\" at ARM_COMMU_PORT.vhd(396)" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 396 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1596186137699 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIRTUAL_ENCODER VIRTUAL_ENCODER:VIRTUAL_ENCODER_inst " "Elaborating entity \"VIRTUAL_ENCODER\" for hierarchy \"VIRTUAL_ENCODER:VIRTUAL_ENCODER_inst\"" {  } { { "SPP_MCTL_V1.vhd" "VIRTUAL_ENCODER_inst" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEAL_ENCODE DEAL_ENCODE:DEAL_ENCODE_inst " "Elaborating entity \"DEAL_ENCODE\" for hierarchy \"DEAL_ENCODE:DEAL_ENCODE_inst\"" {  } { { "SPP_MCTL_V1.vhd" "DEAL_ENCODE_inst" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137701 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "X_Raw_Filter_Lock DEAL_ENCODE.vhd(36) " "Verilog HDL or VHDL warning at DEAL_ENCODE.vhd(36): object \"X_Raw_Filter_Lock\" assigned a value but never read" {  } { { "design/DEAL_ENCODE.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_ENCODE.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1596186137702 "|SPP_MCTL_V1|DEAL_ENCODE:DEAL_ENCODE_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EncoderNoiseFilter DEAL_ENCODE:DEAL_ENCODE_inst\|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw " "Elaborating entity \"EncoderNoiseFilter\" for hierarchy \"DEAL_ENCODE:DEAL_ENCODE_inst\|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw\"" {  } { { "design/DEAL_ENCODE.vhd" "EncoderNoiseFilter_X_Raw" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_ENCODE.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoiseFltCounter DEAL_ENCODE:DEAL_ENCODE_inst\|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw\|NoiseFltCounter:NoiseFltCounter_A_inst " "Elaborating entity \"NoiseFltCounter\" for hierarchy \"DEAL_ENCODE:DEAL_ENCODE_inst\|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw\|NoiseFltCounter:NoiseFltCounter_A_inst\"" {  } { { "src/EncoderNoiseFilter.vhd" "NoiseFltCounter_A_inst" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/EncoderNoiseFilter.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter DEAL_ENCODE:DEAL_ENCODE_inst\|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw\|NoiseFltCounter:NoiseFltCounter_A_inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"DEAL_ENCODE:DEAL_ENCODE_inst\|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw\|NoiseFltCounter:NoiseFltCounter_A_inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "src/NoiseFltCounter.vhd" "LPM_COUNTER_component" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/NoiseFltCounter.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137731 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DEAL_ENCODE:DEAL_ENCODE_inst\|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw\|NoiseFltCounter:NoiseFltCounter_A_inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"DEAL_ENCODE:DEAL_ENCODE_inst\|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw\|NoiseFltCounter:NoiseFltCounter_A_inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "src/NoiseFltCounter.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/NoiseFltCounter.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186137733 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DEAL_ENCODE:DEAL_ENCODE_inst\|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw\|NoiseFltCounter:NoiseFltCounter_A_inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"DEAL_ENCODE:DEAL_ENCODE_inst\|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw\|NoiseFltCounter:NoiseFltCounter_A_inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137733 ""}  } { { "src/NoiseFltCounter.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/NoiseFltCounter.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1596186137733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bti.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bti " "Found entity 1: cntr_bti" {  } { { "db/cntr_bti.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/cntr_bti.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186137782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186137782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bti DEAL_ENCODE:DEAL_ENCODE_inst\|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw\|NoiseFltCounter:NoiseFltCounter_A_inst\|lpm_counter:LPM_COUNTER_component\|cntr_bti:auto_generated " "Elaborating entity \"cntr_bti\" for hierarchy \"DEAL_ENCODE:DEAL_ENCODE_inst\|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw\|NoiseFltCounter:NoiseFltCounter_A_inst\|lpm_counter:LPM_COUNTER_component\|cntr_bti:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CoorGen CoorGen:CoorGen_inst " "Elaborating entity \"CoorGen\" for hierarchy \"CoorGen:CoorGen_inst\"" {  } { { "SPP_MCTL_V1.vhd" "CoorGen_inst" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_ENCODER MUX_ENCODER:MUX_ENCODER_inst " "Elaborating entity \"MUX_ENCODER\" for hierarchy \"MUX_ENCODER:MUX_ENCODER_inst\"" {  } { { "SPP_MCTL_V1.vhd" "MUX_ENCODER_inst" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIRTUAL_DY VIRTUAL_DY:VIRTUAL_DY_inst " "Elaborating entity \"VIRTUAL_DY\" for hierarchy \"VIRTUAL_DY:VIRTUAL_DY_inst\"" {  } { { "SPP_MCTL_V1.vhd" "VIRTUAL_DY_inst" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEAL_DY DEAL_DY:DEAL_DY_inst " "Elaborating entity \"DEAL_DY\" for hierarchy \"DEAL_DY:DEAL_DY_inst\"" {  } { { "SPP_MCTL_V1.vhd" "DEAL_DY_inst" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137827 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PD3_FIFO_alfull DEAL_DY.vhd(65) " "VHDL Signal Declaration warning at DEAL_DY.vhd(65): used implicit default value for signal \"PD3_FIFO_alfull\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1596186137831 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PD3_FIFO_empty DEAL_DY.vhd(66) " "VHDL Signal Declaration warning at DEAL_DY.vhd(66): used implicit default value for signal \"PD3_FIFO_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1596186137831 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "empty_error3 DEAL_DY.vhd(67) " "VHDL Signal Declaration warning at DEAL_DY.vhd(67): used implicit default value for signal \"empty_error3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1596186137831 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "valid_edge_f3 DEAL_DY.vhd(76) " "VHDL Signal Declaration warning at DEAL_DY.vhd(76): used implicit default value for signal \"valid_edge_f3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 76 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1596186137831 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "discard3_cnt DEAL_DY.vhd(77) " "VHDL Signal Declaration warning at DEAL_DY.vhd(77): used implicit default value for signal \"discard3_cnt\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 77 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1596186137831 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ext_sensor3 DEAL_DY.vhd(100) " "Verilog HDL or VHDL warning at DEAL_DY.vhd(100): object \"ext_sensor3\" assigned a value but never read" {  } { { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1596186137831 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ext_dy_flt3 DEAL_DY.vhd(105) " "VHDL Signal Declaration warning at DEAL_DY.vhd(105): used implicit default value for signal \"ext_dy_flt3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 105 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1596186137831 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "valid_edge3 0 DEAL_DY.vhd(75) " "Net \"valid_edge3\" at DEAL_DY.vhd(75) has no driver or initial value, using a default initial value '0'" {  } { { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 75 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1596186137831 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIME_FILTER DEAL_DY:DEAL_DY_inst\|TIME_FILTER:time_flt1 " "Elaborating entity \"TIME_FILTER\" for hierarchy \"DEAL_DY:DEAL_DY_inst\|TIME_FILTER:time_flt1\"" {  } { { "design/DEAL_DY.vhd" "time_flt1" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DY_DLY DEAL_DY:DEAL_DY_inst\|DY_DLY:DELAY1 " "Elaborating entity \"DY_DLY\" for hierarchy \"DEAL_DY:DEAL_DY_inst\|DY_DLY:DELAY1\"" {  } { { "design/DEAL_DY.vhd" "DELAY1" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137835 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Dec DY_DLY.vhd(36) " "Verilog HDL or VHDL warning at DY_DLY.vhd(36): object \"Dec\" assigned a value but never read" {  } { { "design/DY_DLY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_DLY.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1596186137836 "|DEAL_DY|DY_DLY:DELAY1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DY_SIZE_FILTER DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1 " "Elaborating entity \"DY_SIZE_FILTER\" for hierarchy \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\"" {  } { { "design/DEAL_DY.vhd" "DY_SIZE_FILTER_inst1" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PDFIFO DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst " "Elaborating entity \"PDFIFO\" for hierarchy \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\"" {  } { { "design/DY_SIZE_FILTER.vhd" "PDFIFO_inst" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\"" {  } { { "src/PDFIFO.vhd" "scfifo_component" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137986 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\"" {  } { { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186137987 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component " "Instantiated megafunction \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 49 " "Parameter \"almost_full_value\" = \"49\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186137987 ""}  } { { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1596186137987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_kq61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_kq61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_kq61 " "Found entity 1: scfifo_kq61" {  } { { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186138039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186138039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_kq61 DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated " "Elaborating entity \"scfifo_kq61\" for hierarchy \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186138040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_hr31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_hr31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_hr31 " "Found entity 1: a_dpfifo_hr31" {  } { { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186138056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186138056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_hr31 DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo " "Elaborating entity \"a_dpfifo_hr31\" for hierarchy \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\"" {  } { { "db/scfifo_kq61.tdf" "dpfifo" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186138057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_je81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_je81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_je81 " "Found entity 1: altsyncram_je81" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186138115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186138115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_je81 DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram " "Elaborating entity \"altsyncram_je81\" for hierarchy \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\"" {  } { { "db/a_dpfifo_hr31.tdf" "FIFOram" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186138116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_js8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_js8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_js8 " "Found entity 1: cmpr_js8" {  } { { "db/cmpr_js8.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/cmpr_js8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186138164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186138164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_js8 DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|cmpr_js8:almost_full_comparer " "Elaborating entity \"cmpr_js8\" for hierarchy \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|cmpr_js8:almost_full_comparer\"" {  } { { "db/a_dpfifo_hr31.tdf" "almost_full_comparer" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186138164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_js8 DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|cmpr_js8:three_comparison " "Elaborating entity \"cmpr_js8\" for hierarchy \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|cmpr_js8:three_comparison\"" {  } { { "db/a_dpfifo_hr31.tdf" "three_comparison" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186138166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ob " "Found entity 1: cntr_0ob" {  } { { "db/cntr_0ob.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/cntr_0ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186138214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186138214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ob DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|cntr_0ob:rd_ptr_msb " "Elaborating entity \"cntr_0ob\" for hierarchy \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|cntr_0ob:rd_ptr_msb\"" {  } { { "db/a_dpfifo_hr31.tdf" "rd_ptr_msb" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186138215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186138261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186138261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|cntr_do7:usedw_counter " "Elaborating entity \"cntr_do7\" for hierarchy \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|cntr_do7:usedw_counter\"" {  } { { "db/a_dpfifo_hr31.tdf" "usedw_counter" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186138261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186138309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186138309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|cntr_1ob:wr_ptr " "Elaborating entity \"cntr_1ob\" for hierarchy \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|cntr_1ob:wr_ptr\"" {  } { { "db/a_dpfifo_hr31.tdf" "wr_ptr" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186138310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SELECT_OUT_DY SELECT_OUT_DY:SELECT_OUT_DY_inst " "Elaborating entity \"SELECT_OUT_DY\" for hierarchy \"SELECT_OUT_DY:SELECT_OUT_DY_inst\"" {  } { { "SPP_MCTL_V1.vhd" "SELECT_OUT_DY_inst" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186138352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SENSOR_SERIALIZE SELECT_OUT_DY:SELECT_OUT_DY_inst\|SENSOR_SERIALIZE:Lorigin_serialize " "Elaborating entity \"SENSOR_SERIALIZE\" for hierarchy \"SELECT_OUT_DY:SELECT_OUT_DY_inst\|SENSOR_SERIALIZE:Lorigin_serialize\"" {  } { { "design/SELECT_OUT_DY.vhd" "Lorigin_serialize" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/SELECT_OUT_DY.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186138354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXTRA_FUNCTION EXTRA_FUNCTION:EXTRA_FUNCTION_inst " "Elaborating entity \"EXTRA_FUNCTION\" for hierarchy \"EXTRA_FUNCTION:EXTRA_FUNCTION_inst\"" {  } { { "SPP_MCTL_V1.vhd" "EXTRA_FUNCTION_inst" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 1000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186138356 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_ready EXTRA_FUNCTION.vhd(70) " "Verilog HDL or VHDL warning at EXTRA_FUNCTION.vhd(70): object \"time_ready\" assigned a value but never read" {  } { { "design/EXTRA_FUNCTION.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/EXTRA_FUNCTION.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1596186138362 "|SPP_MCTL_V1|EXTRA_FUNCTION:EXTRA_FUNCTION_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_coor_num EXTRA_FUNCTION.vhd(71) " "Verilog HDL or VHDL warning at EXTRA_FUNCTION.vhd(71): object \"time_coor_num\" assigned a value but never read" {  } { { "design/EXTRA_FUNCTION.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/EXTRA_FUNCTION.vhd" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1596186138362 "|SPP_MCTL_V1|EXTRA_FUNCTION:EXTRA_FUNCTION_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimeFilter EXTRA_FUNCTION:EXTRA_FUNCTION_inst\|TimeFilter:timeflt1 " "Elaborating entity \"TimeFilter\" for hierarchy \"EXTRA_FUNCTION:EXTRA_FUNCTION_inst\|TimeFilter:timeflt1\"" {  } { { "design/EXTRA_FUNCTION.vhd" "timeflt1" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/EXTRA_FUNCTION.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596186138362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ku14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ku14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ku14 " "Found entity 1: altsyncram_ku14" {  } { { "db/altsyncram_ku14.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_ku14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186139475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186139475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186139624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186139624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186139697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186139697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kgi " "Found entity 1: cntr_kgi" {  } { { "db/cntr_kgi.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/cntr_kgi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186139840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186139840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186139976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186139976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186140130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186140130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186140179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186140179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186140312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186140312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1596186140361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1596186140361 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "parameter_analysis " "Analysis and Synthesis generated SignalTap II or debug node instance \"parameter_analysis\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186140471 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[32\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 998 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[33\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1028 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[34\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1058 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[35\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1088 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[36\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1118 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[37\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1148 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[38\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1178 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[39\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1208 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[40\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1238 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[41\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1268 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[42\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1298 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[43\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1328 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[44\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1358 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[45\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1388 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[46\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1418 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[47\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1448 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[48\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1478 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[49\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1508 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[50\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1538 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[51\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1568 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[52\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1598 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[53\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1628 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[54\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1658 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[55\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1688 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[56\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1718 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[57\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1748 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[58\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1778 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[59\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1808 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[60\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1838 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[61\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1868 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[62\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1898 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[63\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1928 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 404 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[32\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 998 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[33\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1028 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[34\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1058 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[35\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1088 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[36\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1118 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[37\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1148 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[38\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1178 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[39\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1208 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[40\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1238 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[41\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1268 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[42\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1298 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[43\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1328 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[44\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1358 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[45\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1388 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[46\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1418 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[47\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1448 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[48\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1478 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[49\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1508 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[50\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1538 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[51\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1568 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[52\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1598 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[53\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1628 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[54\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1658 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[55\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1688 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[56\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1718 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[57\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1748 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[58\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1778 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[59\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1808 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[60\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1838 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[61\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1868 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[62\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1898 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[63\] " "Synthesized away node \"DEAL_DY:DEAL_DY_inst\|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1\|PDFIFO:PDFIFO_inst\|scfifo:scfifo_component\|scfifo_kq61:auto_generated\|a_dpfifo_hr31:dpfifo\|altsyncram_je81:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_je81.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf" 1928 2 0 } } { "db/a_dpfifo_hr31.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf" 47 2 0 } } { "db/scfifo_kq61.tdf" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "src/PDFIFO.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd" 104 0 0 } } { "design/DY_SIZE_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd" 82 0 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 375 0 0 } } { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 883 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186141105 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ram_block1a63"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1596186141105 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1596186141105 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "design/EXTRA_FUNCTION.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/EXTRA_FUNCTION.vhd" 41 -1 0 } } { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 140 -1 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 55 -1 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 57 -1 0 } } { "design/DEAL_DY.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd" 56 -1 0 } } { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 398 -1 0 } } { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 38 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1596186148394 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1596186148394 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|sizefilter_sw ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|sizefilter_sw~_emulated ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|sizefilter_sw~1 " "Register \"ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|sizefilter_sw\" is converted into an equivalent circuit using register \"ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|sizefilter_sw~_emulated\" and latch \"ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|sizefilter_sw~1\"" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1596186148396 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST|sizefilter_sw"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DEAL_DY:DEAL_DY_inst\|TIME_FILTER:time_flt1\|sig_out_reg DEAL_DY:DEAL_DY_inst\|TIME_FILTER:time_flt1\|sig_out_reg~_emulated DEAL_DY:DEAL_DY_inst\|TIME_FILTER:time_flt1\|sig_out_reg~1 " "Register \"DEAL_DY:DEAL_DY_inst\|TIME_FILTER:time_flt1\|sig_out_reg\" is converted into an equivalent circuit using register \"DEAL_DY:DEAL_DY_inst\|TIME_FILTER:time_flt1\|sig_out_reg~_emulated\" and latch \"DEAL_DY:DEAL_DY_inst\|TIME_FILTER:time_flt1\|sig_out_reg~1\"" {  } { { "TIME_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/TIME_FILTER.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1596186148396 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|TIME_FILTER:time_flt1|sig_out_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DEAL_DY:DEAL_DY_inst\|TIME_FILTER:time_flt2\|sig_out_reg DEAL_DY:DEAL_DY_inst\|TIME_FILTER:time_flt2\|sig_out_reg~_emulated DEAL_DY:DEAL_DY_inst\|TIME_FILTER:time_flt2\|sig_out_reg~1 " "Register \"DEAL_DY:DEAL_DY_inst\|TIME_FILTER:time_flt2\|sig_out_reg\" is converted into an equivalent circuit using register \"DEAL_DY:DEAL_DY_inst\|TIME_FILTER:time_flt2\|sig_out_reg~_emulated\" and latch \"DEAL_DY:DEAL_DY_inst\|TIME_FILTER:time_flt2\|sig_out_reg~1\"" {  } { { "TIME_FILTER.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/TIME_FILTER.vhd" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1596186148396 "|SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|TIME_FILTER:time_flt2|sig_out_reg"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|default_out ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|default_out~_emulated ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|default_out~1 " "Register \"ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|default_out\" is converted into an equivalent circuit using register \"ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|default_out~_emulated\" and latch \"ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|default_out~1\"" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1596186148396 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST|default_out"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|PN_sel ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|PN_sel~_emulated ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|PN_sel~1 " "Register \"ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|PN_sel\" is converted into an equivalent circuit using register \"ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|PN_sel~_emulated\" and latch \"ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|PN_sel~1\"" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1596186148396 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PN_sel"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|select_not ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|select_not~_emulated ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|select_not~1 " "Register \"ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|select_not\" is converted into an equivalent circuit using register \"ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|select_not~_emulated\" and latch \"ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|select_not~1\"" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1596186148396 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST|select_not"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|select_swap ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|select_swap~_emulated ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|select_swap~1 " "Register \"ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|select_swap\" is converted into an equivalent circuit using register \"ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|select_swap~_emulated\" and latch \"ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|select_swap~1\"" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1596186148396 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST|select_swap"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|filter_en ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|filter_en~_emulated ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|filter_en~1 " "Register \"ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|filter_en\" is converted into an equivalent circuit using register \"ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|filter_en~_emulated\" and latch \"ARM_COMMU_PORT:ARM_COMMU_PORT_INST\|filter_en~1\"" {  } { { "design/ARM_COMMU_PORT.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1596186148396 "|SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST|filter_en"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1596186148396 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186150424 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1596186153889 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "parameter_analysis 161 " "Succesfully connected in-system debug instance \"parameter_analysis\" to all 161 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1596186154923 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1596186155039 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186155039 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_GPIO_I\[3\] " "No output dependent on input pin \"F_GPIO_I\[3\]\"" {  } { { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186155873 "|SPP_MCTL_V1|F_GPIO_I[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_GPIO_I\[8\] " "No output dependent on input pin \"F_GPIO_I\[8\]\"" {  } { { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186155873 "|SPP_MCTL_V1|F_GPIO_I[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "F_GPIO_I\[10\] " "No output dependent on input pin \"F_GPIO_I\[10\]\"" {  } { { "SPP_MCTL_V1.vhd" "" { Text "E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1596186155873 "|SPP_MCTL_V1|F_GPIO_I[10]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1596186155873 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7419 " "Implemented 7419 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1596186155875 ""} { "Info" "ICUT_CUT_TM_OPINS" "78 " "Implemented 78 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1596186155875 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1596186155875 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7185 " "Implemented 7185 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1596186155875 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1596186155875 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1596186155875 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1596186155875 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 98 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 98 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4894 " "Peak virtual memory: 4894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1596186155941 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 31 17:02:35 2020 " "Processing ended: Fri Jul 31 17:02:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1596186155941 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1596186155941 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1596186155941 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1596186155941 ""}
