###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        51070   # Number of WRITE/WRITEP commands
num_reads_done                 =      1880592   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1543702   # Number of read row buffer hits
num_read_cmds                  =      1880580   # Number of READ/READP commands
num_writes_done                =        51098   # Number of read requests issued
num_write_row_hits             =        32097   # Number of write row buffer hits
num_act_cmds                   =       358286   # Number of ACT commands
num_pre_cmds                   =       358259   # Number of PRE commands
num_ondemand_pres              =       332819   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9583247   # Cyles of rank active rank.0
rank_active_cycles.1           =      9429451   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       416753   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       570549   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1788812   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        58689   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        21761   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        14141   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        11436   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         8042   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5442   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4116   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2881   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2231   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        14184   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =            4   # Write cmd latency (cycles)
write_latency[40-59]           =            3   # Write cmd latency (cycles)
write_latency[60-79]           =           16   # Write cmd latency (cycles)
write_latency[80-99]           =           27   # Write cmd latency (cycles)
write_latency[100-119]         =           43   # Write cmd latency (cycles)
write_latency[120-139]         =           76   # Write cmd latency (cycles)
write_latency[140-159]         =          108   # Write cmd latency (cycles)
write_latency[160-179]         =          114   # Write cmd latency (cycles)
write_latency[180-199]         =          149   # Write cmd latency (cycles)
write_latency[200-]            =        50529   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           17   # Read request latency (cycles)
read_latency[20-39]            =       450425   # Read request latency (cycles)
read_latency[40-59]            =       191031   # Read request latency (cycles)
read_latency[60-79]            =       187836   # Read request latency (cycles)
read_latency[80-99]            =       122693   # Read request latency (cycles)
read_latency[100-119]          =        99496   # Read request latency (cycles)
read_latency[120-139]          =        86786   # Read request latency (cycles)
read_latency[140-159]          =        69324   # Read request latency (cycles)
read_latency[160-179]          =        58113   # Read request latency (cycles)
read_latency[180-199]          =        49169   # Read request latency (cycles)
read_latency[200-]             =       565702   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.54941e+08   # Write energy
read_energy                    =   7.5825e+09   # Read energy
act_energy                     =   9.8027e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.00041e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.73864e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.97995e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.88398e+09   # Active standby energy rank.1
average_read_latency           =      233.073   # Average read request latency (cycles)
average_interarrival           =      5.17668   # Average request interarrival latency (cycles)
total_energy                   =  2.18602e+10   # Total energy (pJ)
average_power                  =      2186.02   # Average power (mW)
average_bandwidth              =      16.4838   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        52667   # Number of WRITE/WRITEP commands
num_reads_done                 =      1935955   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1608883   # Number of read row buffer hits
num_read_cmds                  =      1935950   # Number of READ/READP commands
num_writes_done                =        52698   # Number of read requests issued
num_write_row_hits             =        33613   # Number of write row buffer hits
num_act_cmds                   =       348829   # Number of ACT commands
num_pre_cmds                   =       348802   # Number of PRE commands
num_ondemand_pres              =       322864   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9510736   # Cyles of rank active rank.0
rank_active_cycles.1           =      9496569   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       489264   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       503431   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1845297   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        62528   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        20870   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        13728   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        11275   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         7565   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4973   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3868   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2741   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2218   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        13658   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            5   # Write cmd latency (cycles)
write_latency[40-59]           =            3   # Write cmd latency (cycles)
write_latency[60-79]           =           17   # Write cmd latency (cycles)
write_latency[80-99]           =           33   # Write cmd latency (cycles)
write_latency[100-119]         =           55   # Write cmd latency (cycles)
write_latency[120-139]         =           69   # Write cmd latency (cycles)
write_latency[140-159]         =           72   # Write cmd latency (cycles)
write_latency[160-179]         =          110   # Write cmd latency (cycles)
write_latency[180-199]         =          129   # Write cmd latency (cycles)
write_latency[200-]            =        52174   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           10   # Read request latency (cycles)
read_latency[20-39]            =       442495   # Read request latency (cycles)
read_latency[40-59]            =       189015   # Read request latency (cycles)
read_latency[60-79]            =       185960   # Read request latency (cycles)
read_latency[80-99]            =       121931   # Read request latency (cycles)
read_latency[100-119]          =        98962   # Read request latency (cycles)
read_latency[120-139]          =        88108   # Read request latency (cycles)
read_latency[140-159]          =        69425   # Read request latency (cycles)
read_latency[160-179]          =        57234   # Read request latency (cycles)
read_latency[180-199]          =        48415   # Read request latency (cycles)
read_latency[200-]             =       634400   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.62914e+08   # Write energy
read_energy                    =  7.80575e+09   # Read energy
act_energy                     =  9.54396e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.34847e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.41647e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.9347e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.92586e+09   # Active standby energy rank.1
average_read_latency           =      270.523   # Average read request latency (cycles)
average_interarrival           =      5.02834   # Average request interarrival latency (cycles)
total_energy                   =  2.20648e+10   # Total energy (pJ)
average_power                  =      2206.48   # Average power (mW)
average_bandwidth              =      16.9698   # Average bandwidth
