# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2003-2025, LLVM Project
# This file is distributed under the same license as the LLVM package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: LLVM 9\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-10-07 18:11+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"Language: fr_FR\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../../AMDGPU/gfx8_dst_mimg_regular_d16.rst:11
msgid "vdst"
msgstr ""

#: ../../../AMDGPU/gfx8_dst_mimg_regular_d16.rst:13
msgid "Image data to load by an image instruction."
msgstr ""

#: ../../../AMDGPU/gfx8_dst_mimg_regular_d16.rst:15
msgid ""
"*Size:* depends on :ref:`dmask<amdgpu_synid_dmask>`, :ref:"
"`tfe<amdgpu_synid_tfe>` and :ref:`d16<amdgpu_synid_d16>`:"
msgstr ""

#: ../../../AMDGPU/gfx8_dst_mimg_regular_d16.rst:17
msgid ""
":ref:`dmask<amdgpu_synid_dmask>` may specify from 1 to 4 data elements. Each "
"data element occupies either 32 bits or 16 bits depending on :ref:"
"`d16<amdgpu_synid_d16>`."
msgstr ""

#: ../../../AMDGPU/gfx8_dst_mimg_regular_d16.rst:18
msgid ""
":ref:`d16<amdgpu_synid_d16>` has different meaning for GFX8.0 and GFX8.1:"
msgstr ""

#: ../../../AMDGPU/gfx8_dst_mimg_regular_d16.rst:20
msgid ""
"For GFX8.0 this modifier does not affect size of data elements in registers. "
"Data in registers are stored in low 16 bits, high 16 bits are unused. There "
"is no packing."
msgstr ""

#: ../../../AMDGPU/gfx8_dst_mimg_regular_d16.rst:21
msgid ""
"Starting from GFX8.1 this modifier specifies that data elements in registers "
"are packed; each value occupies 16 bits."
msgstr ""

#: ../../../AMDGPU/gfx8_dst_mimg_regular_d16.rst:23
msgid ":ref:`tfe<amdgpu_synid_tfe>` adds 1 dword if specified."
msgstr ""

#: ../../../AMDGPU/gfx8_dst_mimg_regular_d16.rst:26
msgid "*Operands:* :ref:`v<amdgpu_synid_v>`"
msgstr ""
