

================================================================
== Vivado HLS Report for 'calcResidual'
================================================================
* Date:           Fri Jun 14 18:41:46 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS_LR
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvd1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.12|     2.655|        0.39|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.2  |    ?|    ?|         2|          -|          -|     ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 212
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 5 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 167 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 202 
199 --> 198 200 
200 --> 201 
201 --> 200 209 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.31>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%temp = alloca i32"   --->   Operation 213 'alloca' 'temp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%LRHLS_HTParameter_c = call float @_ssdm_op_Read.ap_auto.float(float %LRHLS_HTParameter_cotTheta_read)" [HLS_LR/.settings/LRHLS.cc:136]   --->   Operation 214 'read' 'LRHLS_HTParameter_c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [3/3] (2.31ns)   --->   "%tmp_14 = fcmp olt float %LRHLS_HTParameter_c, 0.000000e+00" [HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:150]   --->   Operation 215 'fcmp' 'tmp_14' <Predicate = true> <Delay = 2.31> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 2> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 216 [1/1] (0.83ns)   --->   "store i32 0, i32* %temp" [HLS_LR/.settings/LRHLS.cc:139]   --->   Operation 216 'store' <Predicate = true> <Delay = 0.83>

State 2 <SV = 1> <Delay = 2.31>
ST_2 : Operation 217 [2/3] (2.31ns)   --->   "%tmp_14 = fcmp olt float %LRHLS_HTParameter_c, 0.000000e+00" [HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:150]   --->   Operation 217 'fcmp' 'tmp_14' <Predicate = true> <Delay = 2.31> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 2> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.31>
ST_3 : Operation 218 [1/3] (2.31ns)   --->   "%tmp_14 = fcmp olt float %LRHLS_HTParameter_c, 0.000000e+00" [HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:150]   --->   Operation 218 'fcmp' 'tmp_14' <Predicate = true> <Delay = 2.31> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 2> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.70>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%LRHLS_stubMap_size_s = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LRHLS_stubMap_size_read)" [HLS_LR/.settings/LRHLS.cc:136]   --->   Operation 219 'read' 'LRHLS_stubMap_size_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%LRHLS_HTParameter_z = call float @_ssdm_op_Read.ap_auto.float(float %LRHLS_HTParameter_zT_read)" [HLS_LR/.settings/LRHLS.cc:136]   --->   Operation 220 'read' 'LRHLS_HTParameter_z' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%LRHLS_HTParameter_p = call float @_ssdm_op_Read.ap_auto.float(float %LRHLS_HTParameter_phiT_read)" [HLS_LR/.settings/LRHLS.cc:136]   --->   Operation 221 'read' 'LRHLS_HTParameter_p' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%LRHLS_HTParameter_q = call float @_ssdm_op_Read.ap_auto.float(float %LRHLS_HTParameter_qOverPt_read)" [HLS_LR/.settings/LRHLS.cc:136]   --->   Operation 222 'read' 'LRHLS_HTParameter_q' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%LRHLS_residZPS_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %LRHLS_residZPS_read)" [HLS_LR/.settings/LRHLS.cc:136]   --->   Operation 223 'read' 'LRHLS_residZPS_read_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%LRHLS_residZ2S_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %LRHLS_residZ2S_read)" [HLS_LR/.settings/LRHLS.cc:136]   --->   Operation 224 'read' 'LRHLS_residZ2S_read_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%LRHLS_residPhi_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %LRHLS_residPhi_read)" [HLS_LR/.settings/LRHLS.cc:136]   --->   Operation 225 'read' 'LRHLS_residPhi_read_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%LRHLS_settings_chos = call float @_ssdm_op_Read.ap_auto.float(float %LRHLS_settings_chosenRofZ_read)" [HLS_LR/.settings/LRHLS.cc:136]   --->   Operation 226 'read' 'LRHLS_settings_chos' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%LRHLS_settings_chos_3 = call float @_ssdm_op_Read.ap_auto.float(float %LRHLS_settings_chosenRofPhi_read)" [HLS_LR/.settings/LRHLS.cc:136]   --->   Operation 227 'read' 'LRHLS_settings_chos_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast float %LRHLS_HTParameter_c to i32" [HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:150]   --->   Operation 228 'bitcast' 'bitcast_ln32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln32, i32 23, i32 30)" [HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:150]   --->   Operation 229 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i32 %bitcast_ln32 to i23" [HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:150]   --->   Operation 230 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.78ns)   --->   "%icmp_ln32 = icmp ne i8 %tmp, -1" [HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:150]   --->   Operation 231 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 232 [1/1] (1.11ns)   --->   "%icmp_ln32_3 = icmp eq i23 %trunc_ln32, 0" [HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:150]   --->   Operation 232 'icmp' 'icmp_ln32_3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node select_ln32)   --->   "%or_ln32 = or i1 %icmp_ln32_3, %icmp_ln32" [HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:150]   --->   Operation 233 'or' 'or_ln32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node select_ln32)   --->   "%and_ln32 = and i1 %or_ln32, %tmp_14" [HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:150]   --->   Operation 234 'and' 'and_ln32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node select_ln32)   --->   "%xor_ln33 = xor i32 %bitcast_ln32, -2147483648" [HLS_LR/.settings/LRutility.h:33->HLS_LR/.settings/LRHLS.cc:150]   --->   Operation 235 'xor' 'xor_ln33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node select_ln32)   --->   "%bitcast_ln33 = bitcast i32 %xor_ln33 to float" [HLS_LR/.settings/LRutility.h:33->HLS_LR/.settings/LRHLS.cc:150]   --->   Operation 236 'bitcast' 'bitcast_ln33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.59ns) (out node of the LUT)   --->   "%select_ln32 = select i1 %and_ln32, float %bitcast_ln33, float %LRHLS_HTParameter_c" [HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:150]   --->   Operation 237 'select' 'select_ln32' <Predicate = true> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 238 [1/1] (0.83ns)   --->   "br label %.loopexit" [HLS_LR/.settings/LRHLS.cc:139]   --->   Operation 238 'br' <Predicate = true> <Delay = 0.83>

State 5 <SV = 4> <Delay = 1.48>
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "%p_begin_0_rec = phi i32 [ 0, %0 ], [ %add_ln139, %.loopexit.backedge ]" [HLS_LR/.settings/LRHLS.cc:139]   --->   Operation 239 'phi' 'p_begin_0_rec' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "%p_begin_0_rec_cast = zext i32 %p_begin_0_rec to i64" [HLS_LR/.settings/LRHLS.cc:139]   --->   Operation 240 'zext' 'p_begin_0_rec_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "%empty = trunc i32 %p_begin_0_rec to i6" [HLS_LR/.settings/LRHLS.cc:139]   --->   Operation 241 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 242 [1/1] (0.00ns)   --->   "%p_cast2 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %empty, i4 0)" [HLS_LR/.settings/LRHLS.cc:139]   --->   Operation 242 'bitconcatenate' 'p_cast2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%LRHLS_stubMap_data_s = getelementptr [30 x i32]* %LRHLS_stubMap_data_first, i64 0, i64 %p_begin_0_rec_cast" [HLS_LR/.settings/LRHLS.cc:139]   --->   Operation 243 'getelementptr' 'LRHLS_stubMap_data_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (1.14ns)   --->   "%icmp_ln139 = icmp eq i32 %p_begin_0_rec, %LRHLS_stubMap_size_s" [HLS_LR/.settings/LRHLS.cc:139]   --->   Operation 244 'icmp' 'icmp_ln139' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 245 [1/1] (1.48ns)   --->   "%add_ln139 = add i32 1, %p_begin_0_rec" [HLS_LR/.settings/LRHLS.cc:139]   --->   Operation 245 'add' 'add_ln139' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "br i1 %icmp_ln139, label %5, label %1" [HLS_LR/.settings/LRHLS.cc:139]   --->   Operation 246 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "%LRHLS_stubMap_data_45 = getelementptr [30 x i32]* %LRHLS_stubMap_data_second_size_s, i64 0, i64 %p_begin_0_rec_cast" [HLS_LR/.settings/LRHLS.cc:140]   --->   Operation 247 'getelementptr' 'LRHLS_stubMap_data_45' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_5 : Operation 248 [2/2] (0.69ns)   --->   "%LRHLS_stubMap_data_46 = load i32* %LRHLS_stubMap_data_45, align 4" [HLS_LR/.settings/LRHLS.cc:140]   --->   Operation 248 'load' 'LRHLS_stubMap_data_46' <Predicate = (!icmp_ln139)> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "%temp_load = load i32* %temp" [HLS_LR/.settings/LRHLS.cc:158]   --->   Operation 249 'load' 'temp_load' <Predicate = (icmp_ln139)> <Delay = 0.00>
ST_5 : Operation 250 [1/1] (0.00ns)   --->   "ret i32 %temp_load" [HLS_LR/.settings/LRHLS.cc:158]   --->   Operation 250 'ret' <Predicate = (icmp_ln139)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.83>
ST_6 : Operation 251 [1/2] (0.69ns)   --->   "%LRHLS_stubMap_data_46 = load i32* %LRHLS_stubMap_data_45, align 4" [HLS_LR/.settings/LRHLS.cc:140]   --->   Operation 251 'load' 'LRHLS_stubMap_data_46' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_6 : Operation 252 [1/1] (1.14ns)   --->   "%icmp_ln162 = icmp eq i32 %LRHLS_stubMap_data_46, 0" [HLS_LR/.settings/LRutility.h:162->HLS_LR/.settings/LRHLS.cc:140]   --->   Operation 252 'icmp' 'icmp_ln162' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "br i1 %icmp_ln162, label %.loopexit.backedge, label %.preheader.preheader" [HLS_LR/.settings/LRHLS.cc:140]   --->   Operation 253 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 254 [1/1] (0.83ns)   --->   "br label %.preheader"   --->   Operation 254 'br' <Predicate = (!icmp_ln162)> <Delay = 0.83>

State 7 <SV = 6> <Delay = 2.24>
ST_7 : Operation 255 [1/1] (0.00ns)   --->   "%resid_stubId = phi i32 [ %stubId, %"operator[].exit" ], [ 0, %.preheader.preheader ]"   --->   Operation 255 'phi' 'resid_stubId' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_7 : Operation 256 [1/1] (0.00ns)   --->   "%temp_6 = load i32* %temp"   --->   Operation 256 'load' 'temp_6' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_7 : Operation 257 [1/1] (0.00ns)   --->   "%empty_17 = trunc i32 %resid_stubId to i10" [HLS_LR/.settings/LRHLS.cc:147]   --->   Operation 257 'trunc' 'empty_17' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_7 : Operation 258 [1/1] (1.31ns)   --->   "%empty_18 = add i10 %p_cast2, %empty_17" [HLS_LR/.settings/LRHLS.cc:139]   --->   Operation 258 'add' 'empty_18' <Predicate = (!icmp_ln162)> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 259 [1/1] (0.00ns)   --->   "%p_cast = zext i10 %empty_18 to i64" [HLS_LR/.settings/LRHLS.cc:139]   --->   Operation 259 'zext' 'p_cast' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_7 : Operation 260 [1/1] (0.00ns)   --->   "%LRHLS_stubMap_data_47 = getelementptr [480 x i1]* %LRHLS_stubMap_data_second_data_moduleHLS_barrel_s, i64 0, i64 %p_cast" [HLS_LR/.settings/LRHLS.cc:139]   --->   Operation 260 'getelementptr' 'LRHLS_stubMap_data_47' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_7 : Operation 261 [1/1] (0.00ns)   --->   "%LRHLS_stubMap_data_48 = getelementptr [480 x i1]* %LRHLS_stubMap_data_second_data_moduleHLS_psModule_s, i64 0, i64 %p_cast" [HLS_LR/.settings/LRHLS.cc:139]   --->   Operation 261 'getelementptr' 'LRHLS_stubMap_data_48' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "%LRHLS_stubMap_data_49 = getelementptr [480 x float]* %LRHLS_stubMap_data_second_data_r_s, i64 0, i64 %p_cast" [HLS_LR/.settings/LRHLS.cc:139]   --->   Operation 262 'getelementptr' 'LRHLS_stubMap_data_49' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_7 : Operation 263 [1/1] (0.00ns)   --->   "%LRHLS_stubMap_data_50 = getelementptr [480 x float]* %LRHLS_stubMap_data_second_data_phi_s, i64 0, i64 %p_cast" [HLS_LR/.settings/LRHLS.cc:139]   --->   Operation 263 'getelementptr' 'LRHLS_stubMap_data_50' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_7 : Operation 264 [1/1] (0.00ns)   --->   "%LRHLS_stubMap_data_51 = getelementptr [480 x float]* %LRHLS_stubMap_data_second_data_z_s, i64 0, i64 %p_cast" [HLS_LR/.settings/LRHLS.cc:139]   --->   Operation 264 'getelementptr' 'LRHLS_stubMap_data_51' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_7 : Operation 265 [1/1] (1.14ns)   --->   "%icmp_ln142 = icmp eq i32 %resid_stubId, %LRHLS_stubMap_data_46" [HLS_LR/.settings/LRHLS.cc:142]   --->   Operation 265 'icmp' 'icmp_ln142' <Predicate = (!icmp_ln162)> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 266 [1/1] (1.48ns)   --->   "%stubId = add i32 1, %resid_stubId" [HLS_LR/.settings/LRHLS.cc:147]   --->   Operation 266 'add' 'stubId' <Predicate = (!icmp_ln162)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 267 [1/1] (0.00ns)   --->   "br i1 %icmp_ln142, label %.loopexit.backedge.loopexit, label %_ifconv" [HLS_LR/.settings/LRHLS.cc:142]   --->   Operation 267 'br' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_7 : Operation 268 [2/2] (0.92ns)   --->   "%resid_ps = load i1* %LRHLS_stubMap_data_48, align 1" [HLS_LR/.settings/LRHLS.cc:146]   --->   Operation 268 'load' 'resid_ps' <Predicate = (!icmp_ln162 & !icmp_ln142)> <Delay = 0.92> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_7 : Operation 269 [2/2] (0.92ns)   --->   "%LRHLS_stubMap_data_56 = load i1* %LRHLS_stubMap_data_47, align 1" [HLS_LR/.settings/LRHLS.cc:149]   --->   Operation 269 'load' 'LRHLS_stubMap_data_56' <Predicate = (!icmp_ln162 & !icmp_ln142)> <Delay = 0.92> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_7 : Operation 270 [1/1] (0.00ns)   --->   "br label %.loopexit.backedge"   --->   Operation 270 'br' <Predicate = (!icmp_ln162 & icmp_ln142)> <Delay = 0.00>
ST_7 : Operation 271 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 271 'br' <Predicate = (icmp_ln142) | (icmp_ln162)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.77>
ST_8 : Operation 272 [2/2] (1.77ns)   --->   "%LRHLS_stubMap_data_52 = load float* %LRHLS_stubMap_data_49, align 4" [HLS_LR/.settings/LRHLS.h:70->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 272 'load' 'LRHLS_stubMap_data_52' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_8 : Operation 273 [2/2] (1.77ns)   --->   "%LRHLS_stubMap_data_53 = load float* %LRHLS_stubMap_data_50, align 4" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 273 'load' 'LRHLS_stubMap_data_53' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_8 : Operation 274 [2/2] (1.77ns)   --->   "%LRHLS_stubMap_data_54 = load float* %LRHLS_stubMap_data_49, align 4" [HLS_LR/.settings/LRHLS.h:72->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 274 'load' 'LRHLS_stubMap_data_54' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_8 : Operation 275 [2/2] (1.77ns)   --->   "%LRHLS_stubMap_data_55 = load float* %LRHLS_stubMap_data_51, align 4" [HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 275 'load' 'LRHLS_stubMap_data_55' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_8 : Operation 276 [1/2] (0.92ns)   --->   "%resid_ps = load i1* %LRHLS_stubMap_data_48, align 1" [HLS_LR/.settings/LRHLS.cc:146]   --->   Operation 276 'load' 'resid_ps' <Predicate = true> <Delay = 0.92> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_8 : Operation 277 [1/2] (0.92ns)   --->   "%LRHLS_stubMap_data_56 = load i1* %LRHLS_stubMap_data_47, align 1" [HLS_LR/.settings/LRHLS.cc:149]   --->   Operation 277 'load' 'LRHLS_stubMap_data_56' <Predicate = true> <Delay = 0.92> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 9 <SV = 8> <Delay = 1.77>
ST_9 : Operation 278 [1/2] (1.77ns)   --->   "%LRHLS_stubMap_data_52 = load float* %LRHLS_stubMap_data_49, align 4" [HLS_LR/.settings/LRHLS.h:70->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 278 'load' 'LRHLS_stubMap_data_52' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_9 : Operation 279 [1/2] (1.77ns)   --->   "%LRHLS_stubMap_data_53 = load float* %LRHLS_stubMap_data_50, align 4" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 279 'load' 'LRHLS_stubMap_data_53' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_9 : Operation 280 [1/2] (1.77ns)   --->   "%LRHLS_stubMap_data_54 = load float* %LRHLS_stubMap_data_49, align 4" [HLS_LR/.settings/LRHLS.h:72->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 280 'load' 'LRHLS_stubMap_data_54' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_9 : Operation 281 [1/2] (1.77ns)   --->   "%LRHLS_stubMap_data_55 = load float* %LRHLS_stubMap_data_51, align 4" [HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 281 'load' 'LRHLS_stubMap_data_55' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 10 <SV = 9> <Delay = 2.46>
ST_10 : Operation 282 [10/10] (2.46ns)   --->   "%tmp_s = fsub float %LRHLS_stubMap_data_52, %LRHLS_settings_chos_3" [HLS_LR/.settings/LRHLS.h:70->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 282 'fsub' 'tmp_s' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 283 [10/10] (2.46ns)   --->   "%tmp_2 = fsub float %LRHLS_stubMap_data_53, %LRHLS_HTParameter_p" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 283 'fsub' 'tmp_2' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 284 [10/10] (2.46ns)   --->   "%tmp_6 = fsub float %LRHLS_stubMap_data_54, %LRHLS_settings_chos" [HLS_LR/.settings/LRHLS.h:72->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 284 'fsub' 'tmp_6' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 285 [10/10] (2.46ns)   --->   "%tmp_7 = fsub float %LRHLS_stubMap_data_55, %LRHLS_HTParameter_z" [HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 285 'fsub' 'tmp_7' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.46>
ST_11 : Operation 286 [9/10] (2.46ns)   --->   "%tmp_s = fsub float %LRHLS_stubMap_data_52, %LRHLS_settings_chos_3" [HLS_LR/.settings/LRHLS.h:70->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 286 'fsub' 'tmp_s' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 287 [9/10] (2.46ns)   --->   "%tmp_2 = fsub float %LRHLS_stubMap_data_53, %LRHLS_HTParameter_p" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 287 'fsub' 'tmp_2' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 288 [9/10] (2.46ns)   --->   "%tmp_6 = fsub float %LRHLS_stubMap_data_54, %LRHLS_settings_chos" [HLS_LR/.settings/LRHLS.h:72->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 288 'fsub' 'tmp_6' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 289 [9/10] (2.46ns)   --->   "%tmp_7 = fsub float %LRHLS_stubMap_data_55, %LRHLS_HTParameter_z" [HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 289 'fsub' 'tmp_7' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.46>
ST_12 : Operation 290 [8/10] (2.46ns)   --->   "%tmp_s = fsub float %LRHLS_stubMap_data_52, %LRHLS_settings_chos_3" [HLS_LR/.settings/LRHLS.h:70->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 290 'fsub' 'tmp_s' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 291 [8/10] (2.46ns)   --->   "%tmp_2 = fsub float %LRHLS_stubMap_data_53, %LRHLS_HTParameter_p" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 291 'fsub' 'tmp_2' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 292 [8/10] (2.46ns)   --->   "%tmp_6 = fsub float %LRHLS_stubMap_data_54, %LRHLS_settings_chos" [HLS_LR/.settings/LRHLS.h:72->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 292 'fsub' 'tmp_6' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 293 [8/10] (2.46ns)   --->   "%tmp_7 = fsub float %LRHLS_stubMap_data_55, %LRHLS_HTParameter_z" [HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 293 'fsub' 'tmp_7' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.46>
ST_13 : Operation 294 [7/10] (2.46ns)   --->   "%tmp_s = fsub float %LRHLS_stubMap_data_52, %LRHLS_settings_chos_3" [HLS_LR/.settings/LRHLS.h:70->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 294 'fsub' 'tmp_s' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 295 [7/10] (2.46ns)   --->   "%tmp_2 = fsub float %LRHLS_stubMap_data_53, %LRHLS_HTParameter_p" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 295 'fsub' 'tmp_2' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 296 [7/10] (2.46ns)   --->   "%tmp_6 = fsub float %LRHLS_stubMap_data_54, %LRHLS_settings_chos" [HLS_LR/.settings/LRHLS.h:72->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 296 'fsub' 'tmp_6' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 297 [7/10] (2.46ns)   --->   "%tmp_7 = fsub float %LRHLS_stubMap_data_55, %LRHLS_HTParameter_z" [HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 297 'fsub' 'tmp_7' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.46>
ST_14 : Operation 298 [6/10] (2.46ns)   --->   "%tmp_s = fsub float %LRHLS_stubMap_data_52, %LRHLS_settings_chos_3" [HLS_LR/.settings/LRHLS.h:70->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 298 'fsub' 'tmp_s' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 299 [6/10] (2.46ns)   --->   "%tmp_2 = fsub float %LRHLS_stubMap_data_53, %LRHLS_HTParameter_p" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 299 'fsub' 'tmp_2' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 300 [6/10] (2.46ns)   --->   "%tmp_6 = fsub float %LRHLS_stubMap_data_54, %LRHLS_settings_chos" [HLS_LR/.settings/LRHLS.h:72->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 300 'fsub' 'tmp_6' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 301 [6/10] (2.46ns)   --->   "%tmp_7 = fsub float %LRHLS_stubMap_data_55, %LRHLS_HTParameter_z" [HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 301 'fsub' 'tmp_7' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.46>
ST_15 : Operation 302 [5/10] (2.46ns)   --->   "%tmp_s = fsub float %LRHLS_stubMap_data_52, %LRHLS_settings_chos_3" [HLS_LR/.settings/LRHLS.h:70->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 302 'fsub' 'tmp_s' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 303 [5/10] (2.46ns)   --->   "%tmp_2 = fsub float %LRHLS_stubMap_data_53, %LRHLS_HTParameter_p" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 303 'fsub' 'tmp_2' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 304 [5/10] (2.46ns)   --->   "%tmp_6 = fsub float %LRHLS_stubMap_data_54, %LRHLS_settings_chos" [HLS_LR/.settings/LRHLS.h:72->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 304 'fsub' 'tmp_6' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 305 [5/10] (2.46ns)   --->   "%tmp_7 = fsub float %LRHLS_stubMap_data_55, %LRHLS_HTParameter_z" [HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 305 'fsub' 'tmp_7' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.46>
ST_16 : Operation 306 [4/10] (2.46ns)   --->   "%tmp_s = fsub float %LRHLS_stubMap_data_52, %LRHLS_settings_chos_3" [HLS_LR/.settings/LRHLS.h:70->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 306 'fsub' 'tmp_s' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 307 [4/10] (2.46ns)   --->   "%tmp_2 = fsub float %LRHLS_stubMap_data_53, %LRHLS_HTParameter_p" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 307 'fsub' 'tmp_2' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 308 [4/10] (2.46ns)   --->   "%tmp_6 = fsub float %LRHLS_stubMap_data_54, %LRHLS_settings_chos" [HLS_LR/.settings/LRHLS.h:72->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 308 'fsub' 'tmp_6' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 309 [4/10] (2.46ns)   --->   "%tmp_7 = fsub float %LRHLS_stubMap_data_55, %LRHLS_HTParameter_z" [HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 309 'fsub' 'tmp_7' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.46>
ST_17 : Operation 310 [3/10] (2.46ns)   --->   "%tmp_s = fsub float %LRHLS_stubMap_data_52, %LRHLS_settings_chos_3" [HLS_LR/.settings/LRHLS.h:70->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 310 'fsub' 'tmp_s' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 311 [3/10] (2.46ns)   --->   "%tmp_2 = fsub float %LRHLS_stubMap_data_53, %LRHLS_HTParameter_p" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 311 'fsub' 'tmp_2' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 312 [3/10] (2.46ns)   --->   "%tmp_6 = fsub float %LRHLS_stubMap_data_54, %LRHLS_settings_chos" [HLS_LR/.settings/LRHLS.h:72->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 312 'fsub' 'tmp_6' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 313 [3/10] (2.46ns)   --->   "%tmp_7 = fsub float %LRHLS_stubMap_data_55, %LRHLS_HTParameter_z" [HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 313 'fsub' 'tmp_7' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.46>
ST_18 : Operation 314 [2/10] (2.46ns)   --->   "%tmp_s = fsub float %LRHLS_stubMap_data_52, %LRHLS_settings_chos_3" [HLS_LR/.settings/LRHLS.h:70->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 314 'fsub' 'tmp_s' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 315 [2/10] (2.46ns)   --->   "%tmp_2 = fsub float %LRHLS_stubMap_data_53, %LRHLS_HTParameter_p" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 315 'fsub' 'tmp_2' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 316 [2/10] (2.46ns)   --->   "%tmp_6 = fsub float %LRHLS_stubMap_data_54, %LRHLS_settings_chos" [HLS_LR/.settings/LRHLS.h:72->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 316 'fsub' 'tmp_6' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 317 [2/10] (2.46ns)   --->   "%tmp_7 = fsub float %LRHLS_stubMap_data_55, %LRHLS_HTParameter_z" [HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 317 'fsub' 'tmp_7' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.46>
ST_19 : Operation 318 [1/10] (2.46ns)   --->   "%tmp_s = fsub float %LRHLS_stubMap_data_52, %LRHLS_settings_chos_3" [HLS_LR/.settings/LRHLS.h:70->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 318 'fsub' 'tmp_s' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 319 [1/10] (2.46ns)   --->   "%tmp_2 = fsub float %LRHLS_stubMap_data_53, %LRHLS_HTParameter_p" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 319 'fsub' 'tmp_2' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 320 [1/10] (2.46ns)   --->   "%tmp_6 = fsub float %LRHLS_stubMap_data_54, %LRHLS_settings_chos" [HLS_LR/.settings/LRHLS.h:72->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 320 'fsub' 'tmp_6' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 321 [1/10] (2.46ns)   --->   "%tmp_7 = fsub float %LRHLS_stubMap_data_55, %LRHLS_HTParameter_z" [HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 321 'fsub' 'tmp_7' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.56>
ST_20 : Operation 322 [6/6] (2.56ns)   --->   "%tmp_3 = fmul float %tmp_s, %LRHLS_HTParameter_q" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 322 'fmul' 'tmp_3' <Predicate = true> <Delay = 2.56> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 323 [6/6] (2.56ns)   --->   "%tmp_8 = fmul float %tmp_6, %LRHLS_HTParameter_c" [HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 323 'fmul' 'tmp_8' <Predicate = true> <Delay = 2.56> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 324 [6/6] (2.56ns)   --->   "%tmp_1 = fmul float %tmp_6, 0x7FF8000000000000" [HLS_LR/.settings/LRHLS.cc:144]   --->   Operation 324 'fmul' 'tmp_1' <Predicate = true> <Delay = 2.56> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.56>
ST_21 : Operation 325 [5/6] (2.56ns)   --->   "%tmp_3 = fmul float %tmp_s, %LRHLS_HTParameter_q" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 325 'fmul' 'tmp_3' <Predicate = true> <Delay = 2.56> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 326 [5/6] (2.56ns)   --->   "%tmp_8 = fmul float %tmp_6, %LRHLS_HTParameter_c" [HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 326 'fmul' 'tmp_8' <Predicate = true> <Delay = 2.56> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 327 [5/6] (2.56ns)   --->   "%tmp_1 = fmul float %tmp_6, 0x7FF8000000000000" [HLS_LR/.settings/LRHLS.cc:144]   --->   Operation 327 'fmul' 'tmp_1' <Predicate = true> <Delay = 2.56> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.56>
ST_22 : Operation 328 [4/6] (2.56ns)   --->   "%tmp_3 = fmul float %tmp_s, %LRHLS_HTParameter_q" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 328 'fmul' 'tmp_3' <Predicate = true> <Delay = 2.56> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 329 [4/6] (2.56ns)   --->   "%tmp_8 = fmul float %tmp_6, %LRHLS_HTParameter_c" [HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 329 'fmul' 'tmp_8' <Predicate = true> <Delay = 2.56> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 330 [4/6] (2.56ns)   --->   "%tmp_1 = fmul float %tmp_6, 0x7FF8000000000000" [HLS_LR/.settings/LRHLS.cc:144]   --->   Operation 330 'fmul' 'tmp_1' <Predicate = true> <Delay = 2.56> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.56>
ST_23 : Operation 331 [3/6] (2.56ns)   --->   "%tmp_3 = fmul float %tmp_s, %LRHLS_HTParameter_q" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 331 'fmul' 'tmp_3' <Predicate = true> <Delay = 2.56> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 332 [3/6] (2.56ns)   --->   "%tmp_8 = fmul float %tmp_6, %LRHLS_HTParameter_c" [HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 332 'fmul' 'tmp_8' <Predicate = true> <Delay = 2.56> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 333 [3/6] (2.56ns)   --->   "%tmp_1 = fmul float %tmp_6, 0x7FF8000000000000" [HLS_LR/.settings/LRHLS.cc:144]   --->   Operation 333 'fmul' 'tmp_1' <Predicate = true> <Delay = 2.56> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.56>
ST_24 : Operation 334 [2/6] (2.56ns)   --->   "%tmp_3 = fmul float %tmp_s, %LRHLS_HTParameter_q" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 334 'fmul' 'tmp_3' <Predicate = true> <Delay = 2.56> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 335 [2/6] (2.56ns)   --->   "%tmp_8 = fmul float %tmp_6, %LRHLS_HTParameter_c" [HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 335 'fmul' 'tmp_8' <Predicate = true> <Delay = 2.56> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 336 [2/6] (2.56ns)   --->   "%tmp_1 = fmul float %tmp_6, 0x7FF8000000000000" [HLS_LR/.settings/LRHLS.cc:144]   --->   Operation 336 'fmul' 'tmp_1' <Predicate = true> <Delay = 2.56> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.56>
ST_25 : Operation 337 [1/6] (2.56ns)   --->   "%tmp_3 = fmul float %tmp_s, %LRHLS_HTParameter_q" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 337 'fmul' 'tmp_3' <Predicate = true> <Delay = 2.56> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 338 [1/6] (2.56ns)   --->   "%tmp_8 = fmul float %tmp_6, %LRHLS_HTParameter_c" [HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 338 'fmul' 'tmp_8' <Predicate = true> <Delay = 2.56> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 339 [1/6] (2.56ns)   --->   "%tmp_1 = fmul float %tmp_6, 0x7FF8000000000000" [HLS_LR/.settings/LRHLS.cc:144]   --->   Operation 339 'fmul' 'tmp_1' <Predicate = true> <Delay = 2.56> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.46>
ST_26 : Operation 340 [10/10] (2.46ns)   --->   "%tmp_4 = fsub float %tmp_2, %tmp_3" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 340 'fsub' 'tmp_4' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 341 [10/10] (2.46ns)   --->   "%tmp_9 = fsub float %tmp_7, %tmp_8" [HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 341 'fsub' 'tmp_9' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 342 [10/10] (2.46ns)   --->   "%tmp_10 = fadd float %tmp_1, 0x7FF8000000000000" [HLS_LR/.settings/LRHLS.cc:144]   --->   Operation 342 'fadd' 'tmp_10' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.46>
ST_27 : Operation 343 [9/10] (2.46ns)   --->   "%tmp_4 = fsub float %tmp_2, %tmp_3" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 343 'fsub' 'tmp_4' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 344 [9/10] (2.46ns)   --->   "%tmp_9 = fsub float %tmp_7, %tmp_8" [HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 344 'fsub' 'tmp_9' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 345 [9/10] (2.46ns)   --->   "%tmp_10 = fadd float %tmp_1, 0x7FF8000000000000" [HLS_LR/.settings/LRHLS.cc:144]   --->   Operation 345 'fadd' 'tmp_10' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.46>
ST_28 : Operation 346 [8/10] (2.46ns)   --->   "%tmp_4 = fsub float %tmp_2, %tmp_3" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 346 'fsub' 'tmp_4' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 347 [8/10] (2.46ns)   --->   "%tmp_9 = fsub float %tmp_7, %tmp_8" [HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 347 'fsub' 'tmp_9' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 348 [8/10] (2.46ns)   --->   "%tmp_10 = fadd float %tmp_1, 0x7FF8000000000000" [HLS_LR/.settings/LRHLS.cc:144]   --->   Operation 348 'fadd' 'tmp_10' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.46>
ST_29 : Operation 349 [7/10] (2.46ns)   --->   "%tmp_4 = fsub float %tmp_2, %tmp_3" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 349 'fsub' 'tmp_4' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 350 [7/10] (2.46ns)   --->   "%tmp_9 = fsub float %tmp_7, %tmp_8" [HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 350 'fsub' 'tmp_9' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 351 [7/10] (2.46ns)   --->   "%tmp_10 = fadd float %tmp_1, 0x7FF8000000000000" [HLS_LR/.settings/LRHLS.cc:144]   --->   Operation 351 'fadd' 'tmp_10' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.46>
ST_30 : Operation 352 [6/10] (2.46ns)   --->   "%tmp_4 = fsub float %tmp_2, %tmp_3" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 352 'fsub' 'tmp_4' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 353 [6/10] (2.46ns)   --->   "%tmp_9 = fsub float %tmp_7, %tmp_8" [HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 353 'fsub' 'tmp_9' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 354 [6/10] (2.46ns)   --->   "%tmp_10 = fadd float %tmp_1, 0x7FF8000000000000" [HLS_LR/.settings/LRHLS.cc:144]   --->   Operation 354 'fadd' 'tmp_10' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.46>
ST_31 : Operation 355 [5/10] (2.46ns)   --->   "%tmp_4 = fsub float %tmp_2, %tmp_3" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 355 'fsub' 'tmp_4' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 356 [5/10] (2.46ns)   --->   "%tmp_9 = fsub float %tmp_7, %tmp_8" [HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 356 'fsub' 'tmp_9' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 357 [5/10] (2.46ns)   --->   "%tmp_10 = fadd float %tmp_1, 0x7FF8000000000000" [HLS_LR/.settings/LRHLS.cc:144]   --->   Operation 357 'fadd' 'tmp_10' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.46>
ST_32 : Operation 358 [4/10] (2.46ns)   --->   "%tmp_4 = fsub float %tmp_2, %tmp_3" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 358 'fsub' 'tmp_4' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 359 [4/10] (2.46ns)   --->   "%tmp_9 = fsub float %tmp_7, %tmp_8" [HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 359 'fsub' 'tmp_9' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 360 [4/10] (2.46ns)   --->   "%tmp_10 = fadd float %tmp_1, 0x7FF8000000000000" [HLS_LR/.settings/LRHLS.cc:144]   --->   Operation 360 'fadd' 'tmp_10' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.46>
ST_33 : Operation 361 [3/10] (2.46ns)   --->   "%tmp_4 = fsub float %tmp_2, %tmp_3" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 361 'fsub' 'tmp_4' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 362 [3/10] (2.46ns)   --->   "%tmp_9 = fsub float %tmp_7, %tmp_8" [HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 362 'fsub' 'tmp_9' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 363 [3/10] (2.46ns)   --->   "%tmp_10 = fadd float %tmp_1, 0x7FF8000000000000" [HLS_LR/.settings/LRHLS.cc:144]   --->   Operation 363 'fadd' 'tmp_10' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.46>
ST_34 : Operation 364 [2/10] (2.46ns)   --->   "%tmp_4 = fsub float %tmp_2, %tmp_3" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 364 'fsub' 'tmp_4' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 365 [2/10] (2.46ns)   --->   "%tmp_9 = fsub float %tmp_7, %tmp_8" [HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 365 'fsub' 'tmp_9' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 366 [2/10] (2.46ns)   --->   "%tmp_10 = fadd float %tmp_1, 0x7FF8000000000000" [HLS_LR/.settings/LRHLS.cc:144]   --->   Operation 366 'fadd' 'tmp_10' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.46>
ST_35 : Operation 367 [1/10] (2.46ns)   --->   "%tmp_4 = fsub float %tmp_2, %tmp_3" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 367 'fsub' 'tmp_4' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 368 [1/10] (2.46ns)   --->   "%tmp_9 = fsub float %tmp_7, %tmp_8" [HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 368 'fsub' 'tmp_9' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 369 [1/10] (2.46ns)   --->   "%tmp_10 = fadd float %tmp_1, 0x7FF8000000000000" [HLS_LR/.settings/LRHLS.cc:144]   --->   Operation 369 'fadd' 'tmp_10' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.46>
ST_36 : Operation 370 [29/29] (2.31ns)   --->   "%tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 370 'call' 'tmp_5' <Predicate = true> <Delay = 2.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 371 [10/10] (2.46ns)   --->   "%zResid = fsub float %tmp_9, %tmp_10" [HLS_LR/.settings/LRHLS.cc:144]   --->   Operation 371 'fsub' 'zResid' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.65>
ST_37 : Operation 372 [28/29] (2.65ns)   --->   "%tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 372 'call' 'tmp_5' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 373 [9/10] (2.46ns)   --->   "%zResid = fsub float %tmp_9, %tmp_10" [HLS_LR/.settings/LRHLS.cc:144]   --->   Operation 373 'fsub' 'zResid' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.65>
ST_38 : Operation 374 [27/29] (2.65ns)   --->   "%tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 374 'call' 'tmp_5' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 375 [8/10] (2.46ns)   --->   "%zResid = fsub float %tmp_9, %tmp_10" [HLS_LR/.settings/LRHLS.cc:144]   --->   Operation 375 'fsub' 'zResid' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.65>
ST_39 : Operation 376 [26/29] (2.65ns)   --->   "%tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 376 'call' 'tmp_5' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 377 [7/10] (2.46ns)   --->   "%zResid = fsub float %tmp_9, %tmp_10" [HLS_LR/.settings/LRHLS.cc:144]   --->   Operation 377 'fsub' 'zResid' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 2.65>
ST_40 : Operation 378 [25/29] (2.65ns)   --->   "%tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 378 'call' 'tmp_5' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 379 [6/10] (2.46ns)   --->   "%zResid = fsub float %tmp_9, %tmp_10" [HLS_LR/.settings/LRHLS.cc:144]   --->   Operation 379 'fsub' 'zResid' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 2.65>
ST_41 : Operation 380 [24/29] (2.65ns)   --->   "%tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 380 'call' 'tmp_5' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 381 [5/10] (2.46ns)   --->   "%zResid = fsub float %tmp_9, %tmp_10" [HLS_LR/.settings/LRHLS.cc:144]   --->   Operation 381 'fsub' 'zResid' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 2.65>
ST_42 : Operation 382 [23/29] (2.65ns)   --->   "%tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 382 'call' 'tmp_5' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 383 [4/10] (2.46ns)   --->   "%zResid = fsub float %tmp_9, %tmp_10" [HLS_LR/.settings/LRHLS.cc:144]   --->   Operation 383 'fsub' 'zResid' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 2.65>
ST_43 : Operation 384 [22/29] (2.65ns)   --->   "%tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 384 'call' 'tmp_5' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 385 [3/10] (2.46ns)   --->   "%zResid = fsub float %tmp_9, %tmp_10" [HLS_LR/.settings/LRHLS.cc:144]   --->   Operation 385 'fsub' 'zResid' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 2.65>
ST_44 : Operation 386 [21/29] (2.65ns)   --->   "%tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 386 'call' 'tmp_5' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 387 [2/10] (2.46ns)   --->   "%zResid = fsub float %tmp_9, %tmp_10" [HLS_LR/.settings/LRHLS.cc:144]   --->   Operation 387 'fsub' 'zResid' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 2.65>
ST_45 : Operation 388 [20/29] (2.65ns)   --->   "%tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 388 'call' 'tmp_5' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 389 [1/10] (2.46ns)   --->   "%zResid = fsub float %tmp_9, %tmp_10" [HLS_LR/.settings/LRHLS.cc:144]   --->   Operation 389 'fsub' 'zResid' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 2.65>
ST_46 : Operation 390 [19/29] (2.65ns)   --->   "%tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 390 'call' 'tmp_5' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 46> <Delay = 2.65>
ST_47 : Operation 391 [18/29] (2.65ns)   --->   "%tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 391 'call' 'tmp_5' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 2.65>
ST_48 : Operation 392 [17/29] (2.65ns)   --->   "%tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 392 'call' 'tmp_5' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 48> <Delay = 2.65>
ST_49 : Operation 393 [16/29] (2.65ns)   --->   "%tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 393 'call' 'tmp_5' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 394 [6/6] (2.56ns)   --->   "%tmp_11 = fmul float %tmp_s, 0x7FF8000000000000" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 394 'fmul' 'tmp_11' <Predicate = true> <Delay = 2.56> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 2.65>
ST_50 : Operation 395 [15/29] (2.65ns)   --->   "%tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 395 'call' 'tmp_5' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 396 [5/6] (2.56ns)   --->   "%tmp_11 = fmul float %tmp_s, 0x7FF8000000000000" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 396 'fmul' 'tmp_11' <Predicate = true> <Delay = 2.56> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 2.65>
ST_51 : Operation 397 [14/29] (2.65ns)   --->   "%tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 397 'call' 'tmp_5' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 398 [4/6] (2.56ns)   --->   "%tmp_11 = fmul float %tmp_s, 0x7FF8000000000000" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 398 'fmul' 'tmp_11' <Predicate = true> <Delay = 2.56> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 2.65>
ST_52 : Operation 399 [13/29] (2.65ns)   --->   "%tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 399 'call' 'tmp_5' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 400 [3/6] (2.56ns)   --->   "%tmp_11 = fmul float %tmp_s, 0x7FF8000000000000" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 400 'fmul' 'tmp_11' <Predicate = true> <Delay = 2.56> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 2.65>
ST_53 : Operation 401 [12/29] (2.65ns)   --->   "%tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 401 'call' 'tmp_5' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 402 [2/6] (2.56ns)   --->   "%tmp_11 = fmul float %tmp_s, 0x7FF8000000000000" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 402 'fmul' 'tmp_11' <Predicate = true> <Delay = 2.56> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 2.65>
ST_54 : Operation 403 [11/29] (2.65ns)   --->   "%tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 403 'call' 'tmp_5' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 404 [1/6] (2.56ns)   --->   "%tmp_11 = fmul float %tmp_s, 0x7FF8000000000000" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 404 'fmul' 'tmp_11' <Predicate = true> <Delay = 2.56> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 2.65>
ST_55 : Operation 405 [10/29] (2.65ns)   --->   "%tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 405 'call' 'tmp_5' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 406 [10/10] (2.46ns)   --->   "%tmp_12 = fadd float %tmp_11, 0x7FF8000000000000" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 406 'fadd' 'tmp_12' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 2.65>
ST_56 : Operation 407 [9/29] (2.65ns)   --->   "%tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 407 'call' 'tmp_5' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 408 [9/10] (2.46ns)   --->   "%tmp_12 = fadd float %tmp_11, 0x7FF8000000000000" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 408 'fadd' 'tmp_12' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 2.65>
ST_57 : Operation 409 [8/29] (2.65ns)   --->   "%tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 409 'call' 'tmp_5' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 410 [8/10] (2.46ns)   --->   "%tmp_12 = fadd float %tmp_11, 0x7FF8000000000000" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 410 'fadd' 'tmp_12' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 2.65>
ST_58 : Operation 411 [7/29] (2.65ns)   --->   "%tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 411 'call' 'tmp_5' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 412 [7/10] (2.46ns)   --->   "%tmp_12 = fadd float %tmp_11, 0x7FF8000000000000" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 412 'fadd' 'tmp_12' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 2.65>
ST_59 : Operation 413 [6/29] (2.65ns)   --->   "%tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 413 'call' 'tmp_5' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_59 : Operation 414 [6/10] (2.46ns)   --->   "%tmp_12 = fadd float %tmp_11, 0x7FF8000000000000" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 414 'fadd' 'tmp_12' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 2.65>
ST_60 : Operation 415 [5/29] (2.65ns)   --->   "%tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 415 'call' 'tmp_5' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 416 [5/10] (2.46ns)   --->   "%tmp_12 = fadd float %tmp_11, 0x7FF8000000000000" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 416 'fadd' 'tmp_12' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 2.65>
ST_61 : Operation 417 [4/29] (2.65ns)   --->   "%tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 417 'call' 'tmp_5' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 418 [4/10] (2.46ns)   --->   "%tmp_12 = fadd float %tmp_11, 0x7FF8000000000000" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 418 'fadd' 'tmp_12' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 2.65>
ST_62 : Operation 419 [3/29] (2.65ns)   --->   "%tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 419 'call' 'tmp_5' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_62 : Operation 420 [3/10] (2.46ns)   --->   "%tmp_12 = fadd float %tmp_11, 0x7FF8000000000000" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 420 'fadd' 'tmp_12' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 2.65>
ST_63 : Operation 421 [2/29] (2.65ns)   --->   "%tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 421 'call' 'tmp_5' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 422 [2/10] (2.46ns)   --->   "%tmp_12 = fadd float %tmp_11, 0x7FF8000000000000" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 422 'fadd' 'tmp_12' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 2.46>
ST_64 : Operation 423 [1/29] (0.83ns)   --->   "%tmp_5 = call fastcc float @"deltaPhiHLS<float>"(float %tmp_4) nounwind" [HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143]   --->   Operation 423 'call' 'tmp_5' <Predicate = true> <Delay = 0.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 424 [1/10] (2.46ns)   --->   "%tmp_12 = fadd float %tmp_11, 0x7FF8000000000000" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 424 'fadd' 'tmp_12' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 2.46>
ST_65 : Operation 425 [10/10] (2.46ns)   --->   "%tmp_13 = fsub float %tmp_5, %tmp_12" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 425 'fsub' 'tmp_13' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 2.46>
ST_66 : Operation 426 [9/10] (2.46ns)   --->   "%tmp_13 = fsub float %tmp_5, %tmp_12" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 426 'fsub' 'tmp_13' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 2.46>
ST_67 : Operation 427 [8/10] (2.46ns)   --->   "%tmp_13 = fsub float %tmp_5, %tmp_12" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 427 'fsub' 'tmp_13' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 2.46>
ST_68 : Operation 428 [7/10] (2.46ns)   --->   "%tmp_13 = fsub float %tmp_5, %tmp_12" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 428 'fsub' 'tmp_13' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 2.46>
ST_69 : Operation 429 [6/10] (2.46ns)   --->   "%tmp_13 = fsub float %tmp_5, %tmp_12" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 429 'fsub' 'tmp_13' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 2.46>
ST_70 : Operation 430 [5/10] (2.46ns)   --->   "%tmp_13 = fsub float %tmp_5, %tmp_12" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 430 'fsub' 'tmp_13' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 2.46>
ST_71 : Operation 431 [4/10] (2.46ns)   --->   "%tmp_13 = fsub float %tmp_5, %tmp_12" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 431 'fsub' 'tmp_13' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 2.46>
ST_72 : Operation 432 [3/10] (2.46ns)   --->   "%tmp_13 = fsub float %tmp_5, %tmp_12" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 432 'fsub' 'tmp_13' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 2.46>
ST_73 : Operation 433 [2/10] (2.46ns)   --->   "%tmp_13 = fsub float %tmp_5, %tmp_12" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 433 'fsub' 'tmp_13' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 2.46>
ST_74 : Operation 434 [1/10] (2.46ns)   --->   "%tmp_13 = fsub float %tmp_5, %tmp_12" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 434 'fsub' 'tmp_13' <Predicate = true> <Delay = 2.46> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 2.31>
ST_75 : Operation 435 [29/29] (2.31ns)   --->   "%phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 435 'call' 'phiResid' <Predicate = true> <Delay = 2.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 75> <Delay = 2.65>
ST_76 : Operation 436 [28/29] (2.65ns)   --->   "%phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 436 'call' 'phiResid' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 76> <Delay = 2.65>
ST_77 : Operation 437 [27/29] (2.65ns)   --->   "%phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 437 'call' 'phiResid' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 78 <SV = 77> <Delay = 2.65>
ST_78 : Operation 438 [26/29] (2.65ns)   --->   "%phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 438 'call' 'phiResid' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 79 <SV = 78> <Delay = 2.65>
ST_79 : Operation 439 [25/29] (2.65ns)   --->   "%phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 439 'call' 'phiResid' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 80 <SV = 79> <Delay = 2.65>
ST_80 : Operation 440 [24/29] (2.65ns)   --->   "%phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 440 'call' 'phiResid' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 81 <SV = 80> <Delay = 2.65>
ST_81 : Operation 441 [23/29] (2.65ns)   --->   "%phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 441 'call' 'phiResid' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 82 <SV = 81> <Delay = 2.65>
ST_82 : Operation 442 [22/29] (2.65ns)   --->   "%phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 442 'call' 'phiResid' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 83 <SV = 82> <Delay = 2.65>
ST_83 : Operation 443 [21/29] (2.65ns)   --->   "%phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 443 'call' 'phiResid' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 84 <SV = 83> <Delay = 2.65>
ST_84 : Operation 444 [20/29] (2.65ns)   --->   "%phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 444 'call' 'phiResid' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 85 <SV = 84> <Delay = 2.65>
ST_85 : Operation 445 [19/29] (2.65ns)   --->   "%phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 445 'call' 'phiResid' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 86 <SV = 85> <Delay = 2.65>
ST_86 : Operation 446 [18/29] (2.65ns)   --->   "%phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 446 'call' 'phiResid' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 87 <SV = 86> <Delay = 2.65>
ST_87 : Operation 447 [17/29] (2.65ns)   --->   "%phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 447 'call' 'phiResid' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 88 <SV = 87> <Delay = 2.65>
ST_88 : Operation 448 [16/29] (2.65ns)   --->   "%phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 448 'call' 'phiResid' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 89 <SV = 88> <Delay = 2.65>
ST_89 : Operation 449 [15/29] (2.65ns)   --->   "%phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 449 'call' 'phiResid' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 90 <SV = 89> <Delay = 2.65>
ST_90 : Operation 450 [14/29] (2.65ns)   --->   "%phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 450 'call' 'phiResid' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 91 <SV = 90> <Delay = 2.65>
ST_91 : Operation 451 [13/29] (2.65ns)   --->   "%phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 451 'call' 'phiResid' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 92 <SV = 91> <Delay = 2.65>
ST_92 : Operation 452 [12/29] (2.65ns)   --->   "%phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 452 'call' 'phiResid' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 93 <SV = 92> <Delay = 2.65>
ST_93 : Operation 453 [11/29] (2.65ns)   --->   "%phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 453 'call' 'phiResid' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 94 <SV = 93> <Delay = 2.65>
ST_94 : Operation 454 [10/29] (2.65ns)   --->   "%phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 454 'call' 'phiResid' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 95 <SV = 94> <Delay = 2.65>
ST_95 : Operation 455 [9/29] (2.65ns)   --->   "%phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 455 'call' 'phiResid' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 96 <SV = 95> <Delay = 2.65>
ST_96 : Operation 456 [8/29] (2.65ns)   --->   "%phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 456 'call' 'phiResid' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 97 <SV = 96> <Delay = 2.65>
ST_97 : Operation 457 [7/29] (2.65ns)   --->   "%phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 457 'call' 'phiResid' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 98 <SV = 97> <Delay = 2.65>
ST_98 : Operation 458 [6/29] (2.65ns)   --->   "%phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 458 'call' 'phiResid' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 99 <SV = 98> <Delay = 2.65>
ST_99 : Operation 459 [5/29] (2.65ns)   --->   "%phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 459 'call' 'phiResid' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 100 <SV = 99> <Delay = 2.65>
ST_100 : Operation 460 [4/29] (2.65ns)   --->   "%phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 460 'call' 'phiResid' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 101 <SV = 100> <Delay = 2.65>
ST_101 : Operation 461 [3/29] (2.65ns)   --->   "%phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 461 'call' 'phiResid' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 102 <SV = 101> <Delay = 2.65>
ST_102 : Operation 462 [2/29] (2.65ns)   --->   "%phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 462 'call' 'phiResid' <Predicate = true> <Delay = 2.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 103 <SV = 102> <Delay = 0.83>
ST_103 : Operation 463 [1/29] (0.83ns)   --->   "%phiResid = call fastcc float @"deltaPhiHLS<float>"(float %tmp_13)" [HLS_LR/.settings/LRHLS.cc:145]   --->   Operation 463 'call' 'phiResid' <Predicate = true> <Delay = 0.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 104 <SV = 103> <Delay = 2.31>
ST_104 : Operation 464 [3/3] (2.31ns)   --->   "%tmp_16 = fcmp olt float %phiResid, 0.000000e+00" [HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:146]   --->   Operation 464 'fcmp' 'tmp_16' <Predicate = true> <Delay = 2.31> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 2> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 2.31>
ST_105 : Operation 465 [2/3] (2.31ns)   --->   "%tmp_16 = fcmp olt float %phiResid, 0.000000e+00" [HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:146]   --->   Operation 465 'fcmp' 'tmp_16' <Predicate = true> <Delay = 2.31> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 2> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 2.31>
ST_106 : Operation 466 [1/3] (2.31ns)   --->   "%tmp_16 = fcmp olt float %phiResid, 0.000000e+00" [HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:146]   --->   Operation 466 'fcmp' 'tmp_16' <Predicate = true> <Delay = 2.31> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 2> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 1.70>
ST_107 : Operation 467 [1/1] (0.00ns)   --->   "%bitcast_ln32_1 = bitcast float %phiResid to i32" [HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:146]   --->   Operation 467 'bitcast' 'bitcast_ln32_1' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 468 [1/1] (0.00ns)   --->   "%tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln32_1, i32 23, i32 30)" [HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:146]   --->   Operation 468 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 469 [1/1] (0.00ns)   --->   "%trunc_ln32_1 = trunc i32 %bitcast_ln32_1 to i23" [HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:146]   --->   Operation 469 'trunc' 'trunc_ln32_1' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 470 [1/1] (0.78ns)   --->   "%icmp_ln32_4 = icmp ne i8 %tmp_15, -1" [HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:146]   --->   Operation 470 'icmp' 'icmp_ln32_4' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 471 [1/1] (1.11ns)   --->   "%icmp_ln32_5 = icmp eq i23 %trunc_ln32_1, 0" [HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:146]   --->   Operation 471 'icmp' 'icmp_ln32_5' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_1)   --->   "%or_ln32_1 = or i1 %icmp_ln32_5, %icmp_ln32_4" [HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:146]   --->   Operation 472 'or' 'or_ln32_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_1)   --->   "%and_ln32_1 = and i1 %or_ln32_1, %tmp_16" [HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:146]   --->   Operation 473 'and' 'and_ln32_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_1)   --->   "%xor_ln33_1 = xor i32 %bitcast_ln32_1, -2147483648" [HLS_LR/.settings/LRutility.h:33->HLS_LR/.settings/LRHLS.cc:146]   --->   Operation 474 'xor' 'xor_ln33_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_1)   --->   "%bitcast_ln33_1 = bitcast i32 %xor_ln33_1 to float" [HLS_LR/.settings/LRutility.h:33->HLS_LR/.settings/LRHLS.cc:146]   --->   Operation 475 'bitcast' 'bitcast_ln33_1' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 476 [1/1] (0.59ns) (out node of the LUT)   --->   "%select_ln32_1 = select i1 %and_ln32_1, float %bitcast_ln33_1, float %phiResid" [HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:146]   --->   Operation 476 'select' 'select_ln32_1' <Predicate = true> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 108 <SV = 107> <Delay = 2.23>
ST_108 : Operation 477 [30/30] (2.23ns)   --->   "%resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2" [HLS_LR/.settings/LRHLS.cc:148]   --->   Operation 477 'fdiv' 'resid_phi' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 2.23>
ST_109 : Operation 478 [29/30] (2.23ns)   --->   "%resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2" [HLS_LR/.settings/LRHLS.cc:148]   --->   Operation 478 'fdiv' 'resid_phi' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 2.23>
ST_110 : Operation 479 [28/30] (2.23ns)   --->   "%resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2" [HLS_LR/.settings/LRHLS.cc:148]   --->   Operation 479 'fdiv' 'resid_phi' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 2.23>
ST_111 : Operation 480 [27/30] (2.23ns)   --->   "%resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2" [HLS_LR/.settings/LRHLS.cc:148]   --->   Operation 480 'fdiv' 'resid_phi' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 2.23>
ST_112 : Operation 481 [26/30] (2.23ns)   --->   "%resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2" [HLS_LR/.settings/LRHLS.cc:148]   --->   Operation 481 'fdiv' 'resid_phi' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 2.23>
ST_113 : Operation 482 [25/30] (2.23ns)   --->   "%resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2" [HLS_LR/.settings/LRHLS.cc:148]   --->   Operation 482 'fdiv' 'resid_phi' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 2.23>
ST_114 : Operation 483 [24/30] (2.23ns)   --->   "%resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2" [HLS_LR/.settings/LRHLS.cc:148]   --->   Operation 483 'fdiv' 'resid_phi' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 2.23>
ST_115 : Operation 484 [23/30] (2.23ns)   --->   "%resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2" [HLS_LR/.settings/LRHLS.cc:148]   --->   Operation 484 'fdiv' 'resid_phi' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 2.23>
ST_116 : Operation 485 [22/30] (2.23ns)   --->   "%resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2" [HLS_LR/.settings/LRHLS.cc:148]   --->   Operation 485 'fdiv' 'resid_phi' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 2.23>
ST_117 : Operation 486 [21/30] (2.23ns)   --->   "%resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2" [HLS_LR/.settings/LRHLS.cc:148]   --->   Operation 486 'fdiv' 'resid_phi' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 2.23>
ST_118 : Operation 487 [20/30] (2.23ns)   --->   "%resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2" [HLS_LR/.settings/LRHLS.cc:148]   --->   Operation 487 'fdiv' 'resid_phi' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 2.23>
ST_119 : Operation 488 [19/30] (2.23ns)   --->   "%resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2" [HLS_LR/.settings/LRHLS.cc:148]   --->   Operation 488 'fdiv' 'resid_phi' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 2.23>
ST_120 : Operation 489 [18/30] (2.23ns)   --->   "%resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2" [HLS_LR/.settings/LRHLS.cc:148]   --->   Operation 489 'fdiv' 'resid_phi' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 2.23>
ST_121 : Operation 490 [17/30] (2.23ns)   --->   "%resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2" [HLS_LR/.settings/LRHLS.cc:148]   --->   Operation 490 'fdiv' 'resid_phi' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 2.23>
ST_122 : Operation 491 [16/30] (2.23ns)   --->   "%resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2" [HLS_LR/.settings/LRHLS.cc:148]   --->   Operation 491 'fdiv' 'resid_phi' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 2.23>
ST_123 : Operation 492 [15/30] (2.23ns)   --->   "%resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2" [HLS_LR/.settings/LRHLS.cc:148]   --->   Operation 492 'fdiv' 'resid_phi' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 2.23>
ST_124 : Operation 493 [14/30] (2.23ns)   --->   "%resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2" [HLS_LR/.settings/LRHLS.cc:148]   --->   Operation 493 'fdiv' 'resid_phi' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 2.23>
ST_125 : Operation 494 [13/30] (2.23ns)   --->   "%resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2" [HLS_LR/.settings/LRHLS.cc:148]   --->   Operation 494 'fdiv' 'resid_phi' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 2.23>
ST_126 : Operation 495 [12/30] (2.23ns)   --->   "%resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2" [HLS_LR/.settings/LRHLS.cc:148]   --->   Operation 495 'fdiv' 'resid_phi' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 2.23>
ST_127 : Operation 496 [11/30] (2.23ns)   --->   "%resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2" [HLS_LR/.settings/LRHLS.cc:148]   --->   Operation 496 'fdiv' 'resid_phi' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 2.23>
ST_128 : Operation 497 [10/30] (2.23ns)   --->   "%resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2" [HLS_LR/.settings/LRHLS.cc:148]   --->   Operation 497 'fdiv' 'resid_phi' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 2.23>
ST_129 : Operation 498 [9/30] (2.23ns)   --->   "%resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2" [HLS_LR/.settings/LRHLS.cc:148]   --->   Operation 498 'fdiv' 'resid_phi' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 2.23>
ST_130 : Operation 499 [8/30] (2.23ns)   --->   "%resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2" [HLS_LR/.settings/LRHLS.cc:148]   --->   Operation 499 'fdiv' 'resid_phi' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 2.23>
ST_131 : Operation 500 [7/30] (2.23ns)   --->   "%resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2" [HLS_LR/.settings/LRHLS.cc:148]   --->   Operation 500 'fdiv' 'resid_phi' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 2.23>
ST_132 : Operation 501 [6/30] (2.23ns)   --->   "%resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2" [HLS_LR/.settings/LRHLS.cc:148]   --->   Operation 501 'fdiv' 'resid_phi' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 2.31>
ST_133 : Operation 502 [3/3] (2.31ns)   --->   "%tmp_18 = fcmp olt float %zResid, 0.000000e+00" [HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:146]   --->   Operation 502 'fcmp' 'tmp_18' <Predicate = true> <Delay = 2.31> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 2> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 503 [5/30] (2.23ns)   --->   "%resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2" [HLS_LR/.settings/LRHLS.cc:148]   --->   Operation 503 'fdiv' 'resid_phi' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 2.31>
ST_134 : Operation 504 [2/3] (2.31ns)   --->   "%tmp_18 = fcmp olt float %zResid, 0.000000e+00" [HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:146]   --->   Operation 504 'fcmp' 'tmp_18' <Predicate = true> <Delay = 2.31> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 2> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 505 [4/30] (2.23ns)   --->   "%resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2" [HLS_LR/.settings/LRHLS.cc:148]   --->   Operation 505 'fdiv' 'resid_phi' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 2.31>
ST_135 : Operation 506 [1/3] (2.31ns)   --->   "%tmp_18 = fcmp olt float %zResid, 0.000000e+00" [HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:146]   --->   Operation 506 'fcmp' 'tmp_18' <Predicate = true> <Delay = 2.31> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 2> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 507 [3/30] (2.23ns)   --->   "%resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2" [HLS_LR/.settings/LRHLS.cc:148]   --->   Operation 507 'fdiv' 'resid_phi' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 2.23>
ST_136 : Operation 508 [1/1] (0.00ns)   --->   "%bitcast_ln32_2 = bitcast float %zResid to i32" [HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:146]   --->   Operation 508 'bitcast' 'bitcast_ln32_2' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 509 [1/1] (0.00ns)   --->   "%tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln32_2, i32 23, i32 30)" [HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:146]   --->   Operation 509 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 510 [1/1] (0.00ns)   --->   "%trunc_ln32_2 = trunc i32 %bitcast_ln32_2 to i23" [HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:146]   --->   Operation 510 'trunc' 'trunc_ln32_2' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 511 [1/1] (0.78ns)   --->   "%icmp_ln32_6 = icmp ne i8 %tmp_17, -1" [HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:146]   --->   Operation 511 'icmp' 'icmp_ln32_6' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 512 [1/1] (1.11ns)   --->   "%icmp_ln32_7 = icmp eq i23 %trunc_ln32_2, 0" [HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:146]   --->   Operation 512 'icmp' 'icmp_ln32_7' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node resid_z_2)   --->   "%or_ln32_2 = or i1 %icmp_ln32_7, %icmp_ln32_6" [HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:146]   --->   Operation 513 'or' 'or_ln32_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node resid_z_2)   --->   "%and_ln32_2 = and i1 %or_ln32_2, %tmp_18" [HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:146]   --->   Operation 514 'and' 'and_ln32_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node resid_z_2)   --->   "%xor_ln33_2 = xor i32 %bitcast_ln32_2, -2147483648" [HLS_LR/.settings/LRutility.h:33->HLS_LR/.settings/LRHLS.cc:146]   --->   Operation 515 'xor' 'xor_ln33_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node resid_z_2)   --->   "%bitcast_ln33_2 = bitcast i32 %xor_ln33_2 to float" [HLS_LR/.settings/LRutility.h:33->HLS_LR/.settings/LRHLS.cc:146]   --->   Operation 516 'bitcast' 'bitcast_ln33_2' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 517 [1/1] (0.59ns) (out node of the LUT)   --->   "%resid_z_2 = select i1 %and_ln32_2, float %bitcast_ln33_2, float %zResid" [HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:146]   --->   Operation 517 'select' 'resid_z_2' <Predicate = true> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_136 : Operation 518 [2/2] (0.69ns)   --->   "%resid_layerId = load i32* %LRHLS_stubMap_data_s, align 4" [HLS_LR/.settings/LRHLS.cc:146]   --->   Operation 518 'load' 'resid_layerId' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_136 : Operation 519 [2/30] (2.23ns)   --->   "%resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2" [HLS_LR/.settings/LRHLS.cc:148]   --->   Operation 519 'fdiv' 'resid_phi' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 2.23>
ST_137 : Operation 520 [1/2] (0.69ns)   --->   "%resid_layerId = load i32* %LRHLS_stubMap_data_s, align 4" [HLS_LR/.settings/LRHLS.cc:146]   --->   Operation 520 'load' 'resid_layerId' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_137 : Operation 521 [1/30] (2.23ns)   --->   "%resid_phi = fdiv float %select_ln32_1, %LRHLS_residPhi_read_2" [HLS_LR/.settings/LRHLS.cc:148]   --->   Operation 521 'fdiv' 'resid_phi' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 522 [1/1] (0.83ns)   --->   "br i1 %LRHLS_stubMap_data_56, label %._crit_edge, label %"absHLS<float>.exit256"" [HLS_LR/.settings/LRHLS.cc:149]   --->   Operation 522 'br' <Predicate = true> <Delay = 0.83>
ST_137 : Operation 523 [30/30] (2.23ns)   --->   "%resid_z_1 = fdiv float %resid_z_2, %select_ln32" [HLS_LR/.settings/LRHLS.cc:150]   --->   Operation 523 'fdiv' 'resid_z_1' <Predicate = (!LRHLS_stubMap_data_56)> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 2.23>
ST_138 : Operation 524 [29/30] (2.23ns)   --->   "%resid_z_1 = fdiv float %resid_z_2, %select_ln32" [HLS_LR/.settings/LRHLS.cc:150]   --->   Operation 524 'fdiv' 'resid_z_1' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 2.23>
ST_139 : Operation 525 [28/30] (2.23ns)   --->   "%resid_z_1 = fdiv float %resid_z_2, %select_ln32" [HLS_LR/.settings/LRHLS.cc:150]   --->   Operation 525 'fdiv' 'resid_z_1' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 2.23>
ST_140 : Operation 526 [27/30] (2.23ns)   --->   "%resid_z_1 = fdiv float %resid_z_2, %select_ln32" [HLS_LR/.settings/LRHLS.cc:150]   --->   Operation 526 'fdiv' 'resid_z_1' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 2.23>
ST_141 : Operation 527 [26/30] (2.23ns)   --->   "%resid_z_1 = fdiv float %resid_z_2, %select_ln32" [HLS_LR/.settings/LRHLS.cc:150]   --->   Operation 527 'fdiv' 'resid_z_1' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 2.23>
ST_142 : Operation 528 [25/30] (2.23ns)   --->   "%resid_z_1 = fdiv float %resid_z_2, %select_ln32" [HLS_LR/.settings/LRHLS.cc:150]   --->   Operation 528 'fdiv' 'resid_z_1' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 2.23>
ST_143 : Operation 529 [24/30] (2.23ns)   --->   "%resid_z_1 = fdiv float %resid_z_2, %select_ln32" [HLS_LR/.settings/LRHLS.cc:150]   --->   Operation 529 'fdiv' 'resid_z_1' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 2.23>
ST_144 : Operation 530 [23/30] (2.23ns)   --->   "%resid_z_1 = fdiv float %resid_z_2, %select_ln32" [HLS_LR/.settings/LRHLS.cc:150]   --->   Operation 530 'fdiv' 'resid_z_1' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 2.23>
ST_145 : Operation 531 [22/30] (2.23ns)   --->   "%resid_z_1 = fdiv float %resid_z_2, %select_ln32" [HLS_LR/.settings/LRHLS.cc:150]   --->   Operation 531 'fdiv' 'resid_z_1' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 2.23>
ST_146 : Operation 532 [21/30] (2.23ns)   --->   "%resid_z_1 = fdiv float %resid_z_2, %select_ln32" [HLS_LR/.settings/LRHLS.cc:150]   --->   Operation 532 'fdiv' 'resid_z_1' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 2.23>
ST_147 : Operation 533 [20/30] (2.23ns)   --->   "%resid_z_1 = fdiv float %resid_z_2, %select_ln32" [HLS_LR/.settings/LRHLS.cc:150]   --->   Operation 533 'fdiv' 'resid_z_1' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 2.23>
ST_148 : Operation 534 [19/30] (2.23ns)   --->   "%resid_z_1 = fdiv float %resid_z_2, %select_ln32" [HLS_LR/.settings/LRHLS.cc:150]   --->   Operation 534 'fdiv' 'resid_z_1' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 2.23>
ST_149 : Operation 535 [18/30] (2.23ns)   --->   "%resid_z_1 = fdiv float %resid_z_2, %select_ln32" [HLS_LR/.settings/LRHLS.cc:150]   --->   Operation 535 'fdiv' 'resid_z_1' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 2.23>
ST_150 : Operation 536 [17/30] (2.23ns)   --->   "%resid_z_1 = fdiv float %resid_z_2, %select_ln32" [HLS_LR/.settings/LRHLS.cc:150]   --->   Operation 536 'fdiv' 'resid_z_1' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 2.23>
ST_151 : Operation 537 [16/30] (2.23ns)   --->   "%resid_z_1 = fdiv float %resid_z_2, %select_ln32" [HLS_LR/.settings/LRHLS.cc:150]   --->   Operation 537 'fdiv' 'resid_z_1' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 2.23>
ST_152 : Operation 538 [15/30] (2.23ns)   --->   "%resid_z_1 = fdiv float %resid_z_2, %select_ln32" [HLS_LR/.settings/LRHLS.cc:150]   --->   Operation 538 'fdiv' 'resid_z_1' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 2.23>
ST_153 : Operation 539 [14/30] (2.23ns)   --->   "%resid_z_1 = fdiv float %resid_z_2, %select_ln32" [HLS_LR/.settings/LRHLS.cc:150]   --->   Operation 539 'fdiv' 'resid_z_1' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 2.23>
ST_154 : Operation 540 [13/30] (2.23ns)   --->   "%resid_z_1 = fdiv float %resid_z_2, %select_ln32" [HLS_LR/.settings/LRHLS.cc:150]   --->   Operation 540 'fdiv' 'resid_z_1' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 2.23>
ST_155 : Operation 541 [12/30] (2.23ns)   --->   "%resid_z_1 = fdiv float %resid_z_2, %select_ln32" [HLS_LR/.settings/LRHLS.cc:150]   --->   Operation 541 'fdiv' 'resid_z_1' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 2.23>
ST_156 : Operation 542 [11/30] (2.23ns)   --->   "%resid_z_1 = fdiv float %resid_z_2, %select_ln32" [HLS_LR/.settings/LRHLS.cc:150]   --->   Operation 542 'fdiv' 'resid_z_1' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 2.23>
ST_157 : Operation 543 [10/30] (2.23ns)   --->   "%resid_z_1 = fdiv float %resid_z_2, %select_ln32" [HLS_LR/.settings/LRHLS.cc:150]   --->   Operation 543 'fdiv' 'resid_z_1' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 2.23>
ST_158 : Operation 544 [9/30] (2.23ns)   --->   "%resid_z_1 = fdiv float %resid_z_2, %select_ln32" [HLS_LR/.settings/LRHLS.cc:150]   --->   Operation 544 'fdiv' 'resid_z_1' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 2.23>
ST_159 : Operation 545 [8/30] (2.23ns)   --->   "%resid_z_1 = fdiv float %resid_z_2, %select_ln32" [HLS_LR/.settings/LRHLS.cc:150]   --->   Operation 545 'fdiv' 'resid_z_1' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 2.23>
ST_160 : Operation 546 [7/30] (2.23ns)   --->   "%resid_z_1 = fdiv float %resid_z_2, %select_ln32" [HLS_LR/.settings/LRHLS.cc:150]   --->   Operation 546 'fdiv' 'resid_z_1' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 2.23>
ST_161 : Operation 547 [6/30] (2.23ns)   --->   "%resid_z_1 = fdiv float %resid_z_2, %select_ln32" [HLS_LR/.settings/LRHLS.cc:150]   --->   Operation 547 'fdiv' 'resid_z_1' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 2.23>
ST_162 : Operation 548 [5/30] (2.23ns)   --->   "%resid_z_1 = fdiv float %resid_z_2, %select_ln32" [HLS_LR/.settings/LRHLS.cc:150]   --->   Operation 548 'fdiv' 'resid_z_1' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 2.23>
ST_163 : Operation 549 [4/30] (2.23ns)   --->   "%resid_z_1 = fdiv float %resid_z_2, %select_ln32" [HLS_LR/.settings/LRHLS.cc:150]   --->   Operation 549 'fdiv' 'resid_z_1' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 2.23>
ST_164 : Operation 550 [3/30] (2.23ns)   --->   "%resid_z_1 = fdiv float %resid_z_2, %select_ln32" [HLS_LR/.settings/LRHLS.cc:150]   --->   Operation 550 'fdiv' 'resid_z_1' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 2.23>
ST_165 : Operation 551 [2/30] (2.23ns)   --->   "%resid_z_1 = fdiv float %resid_z_2, %select_ln32" [HLS_LR/.settings/LRHLS.cc:150]   --->   Operation 551 'fdiv' 'resid_z_1' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 2.23>
ST_166 : Operation 552 [1/30] (2.23ns)   --->   "%resid_z_1 = fdiv float %resid_z_2, %select_ln32" [HLS_LR/.settings/LRHLS.cc:150]   --->   Operation 552 'fdiv' 'resid_z_1' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 0.83>
ST_167 : Operation 553 [1/1] (0.83ns)   --->   "br label %._crit_edge" [HLS_LR/.settings/LRHLS.cc:150]   --->   Operation 553 'br' <Predicate = (!LRHLS_stubMap_data_56)> <Delay = 0.83>
ST_167 : Operation 554 [1/1] (0.44ns)   --->   "%select_ln152 = select i1 %resid_ps, float %LRHLS_residZPS_read_2, float %LRHLS_residZ2S_read_2" [HLS_LR/.settings/LRHLS.cc:152]   --->   Operation 554 'select' 'select_ln152' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 168 <SV = 167> <Delay = 2.23>
ST_168 : Operation 555 [1/1] (0.00ns)   --->   "%empty_19 = phi float [ %resid_z_2, %_ifconv ], [ %resid_z_1, %"absHLS<float>.exit256" ]"   --->   Operation 555 'phi' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 556 [30/30] (2.23ns)   --->   "%resid_z = fdiv float %empty_19, %select_ln152" [HLS_LR/.settings/LRHLS.cc:152]   --->   Operation 556 'fdiv' 'resid_z' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 2.23>
ST_169 : Operation 557 [29/30] (2.23ns)   --->   "%resid_z = fdiv float %empty_19, %select_ln152" [HLS_LR/.settings/LRHLS.cc:152]   --->   Operation 557 'fdiv' 'resid_z' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 2.23>
ST_170 : Operation 558 [28/30] (2.23ns)   --->   "%resid_z = fdiv float %empty_19, %select_ln152" [HLS_LR/.settings/LRHLS.cc:152]   --->   Operation 558 'fdiv' 'resid_z' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 2.23>
ST_171 : Operation 559 [27/30] (2.23ns)   --->   "%resid_z = fdiv float %empty_19, %select_ln152" [HLS_LR/.settings/LRHLS.cc:152]   --->   Operation 559 'fdiv' 'resid_z' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 2.23>
ST_172 : Operation 560 [26/30] (2.23ns)   --->   "%resid_z = fdiv float %empty_19, %select_ln152" [HLS_LR/.settings/LRHLS.cc:152]   --->   Operation 560 'fdiv' 'resid_z' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 172> <Delay = 2.23>
ST_173 : Operation 561 [25/30] (2.23ns)   --->   "%resid_z = fdiv float %empty_19, %select_ln152" [HLS_LR/.settings/LRHLS.cc:152]   --->   Operation 561 'fdiv' 'resid_z' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 173> <Delay = 2.23>
ST_174 : Operation 562 [24/30] (2.23ns)   --->   "%resid_z = fdiv float %empty_19, %select_ln152" [HLS_LR/.settings/LRHLS.cc:152]   --->   Operation 562 'fdiv' 'resid_z' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 174> <Delay = 2.23>
ST_175 : Operation 563 [23/30] (2.23ns)   --->   "%resid_z = fdiv float %empty_19, %select_ln152" [HLS_LR/.settings/LRHLS.cc:152]   --->   Operation 563 'fdiv' 'resid_z' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 175> <Delay = 2.23>
ST_176 : Operation 564 [22/30] (2.23ns)   --->   "%resid_z = fdiv float %empty_19, %select_ln152" [HLS_LR/.settings/LRHLS.cc:152]   --->   Operation 564 'fdiv' 'resid_z' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 2.23>
ST_177 : Operation 565 [21/30] (2.23ns)   --->   "%resid_z = fdiv float %empty_19, %select_ln152" [HLS_LR/.settings/LRHLS.cc:152]   --->   Operation 565 'fdiv' 'resid_z' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 177> <Delay = 2.23>
ST_178 : Operation 566 [20/30] (2.23ns)   --->   "%resid_z = fdiv float %empty_19, %select_ln152" [HLS_LR/.settings/LRHLS.cc:152]   --->   Operation 566 'fdiv' 'resid_z' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 178> <Delay = 2.23>
ST_179 : Operation 567 [19/30] (2.23ns)   --->   "%resid_z = fdiv float %empty_19, %select_ln152" [HLS_LR/.settings/LRHLS.cc:152]   --->   Operation 567 'fdiv' 'resid_z' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 179> <Delay = 2.23>
ST_180 : Operation 568 [18/30] (2.23ns)   --->   "%resid_z = fdiv float %empty_19, %select_ln152" [HLS_LR/.settings/LRHLS.cc:152]   --->   Operation 568 'fdiv' 'resid_z' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 180> <Delay = 2.23>
ST_181 : Operation 569 [17/30] (2.23ns)   --->   "%resid_z = fdiv float %empty_19, %select_ln152" [HLS_LR/.settings/LRHLS.cc:152]   --->   Operation 569 'fdiv' 'resid_z' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 181> <Delay = 2.23>
ST_182 : Operation 570 [16/30] (2.23ns)   --->   "%resid_z = fdiv float %empty_19, %select_ln152" [HLS_LR/.settings/LRHLS.cc:152]   --->   Operation 570 'fdiv' 'resid_z' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 182> <Delay = 2.23>
ST_183 : Operation 571 [15/30] (2.23ns)   --->   "%resid_z = fdiv float %empty_19, %select_ln152" [HLS_LR/.settings/LRHLS.cc:152]   --->   Operation 571 'fdiv' 'resid_z' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 183> <Delay = 2.23>
ST_184 : Operation 572 [14/30] (2.23ns)   --->   "%resid_z = fdiv float %empty_19, %select_ln152" [HLS_LR/.settings/LRHLS.cc:152]   --->   Operation 572 'fdiv' 'resid_z' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 184> <Delay = 2.23>
ST_185 : Operation 573 [13/30] (2.23ns)   --->   "%resid_z = fdiv float %empty_19, %select_ln152" [HLS_LR/.settings/LRHLS.cc:152]   --->   Operation 573 'fdiv' 'resid_z' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 185> <Delay = 2.23>
ST_186 : Operation 574 [12/30] (2.23ns)   --->   "%resid_z = fdiv float %empty_19, %select_ln152" [HLS_LR/.settings/LRHLS.cc:152]   --->   Operation 574 'fdiv' 'resid_z' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 186> <Delay = 2.23>
ST_187 : Operation 575 [11/30] (2.23ns)   --->   "%resid_z = fdiv float %empty_19, %select_ln152" [HLS_LR/.settings/LRHLS.cc:152]   --->   Operation 575 'fdiv' 'resid_z' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 187> <Delay = 2.23>
ST_188 : Operation 576 [10/30] (2.23ns)   --->   "%resid_z = fdiv float %empty_19, %select_ln152" [HLS_LR/.settings/LRHLS.cc:152]   --->   Operation 576 'fdiv' 'resid_z' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 188> <Delay = 2.23>
ST_189 : Operation 577 [9/30] (2.23ns)   --->   "%resid_z = fdiv float %empty_19, %select_ln152" [HLS_LR/.settings/LRHLS.cc:152]   --->   Operation 577 'fdiv' 'resid_z' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 189> <Delay = 2.23>
ST_190 : Operation 578 [8/30] (2.23ns)   --->   "%resid_z = fdiv float %empty_19, %select_ln152" [HLS_LR/.settings/LRHLS.cc:152]   --->   Operation 578 'fdiv' 'resid_z' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 190> <Delay = 2.23>
ST_191 : Operation 579 [7/30] (2.23ns)   --->   "%resid_z = fdiv float %empty_19, %select_ln152" [HLS_LR/.settings/LRHLS.cc:152]   --->   Operation 579 'fdiv' 'resid_z' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 191> <Delay = 2.23>
ST_192 : Operation 580 [6/30] (2.23ns)   --->   "%resid_z = fdiv float %empty_19, %select_ln152" [HLS_LR/.settings/LRHLS.cc:152]   --->   Operation 580 'fdiv' 'resid_z' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 192> <Delay = 2.23>
ST_193 : Operation 581 [5/30] (2.23ns)   --->   "%resid_z = fdiv float %empty_19, %select_ln152" [HLS_LR/.settings/LRHLS.cc:152]   --->   Operation 581 'fdiv' 'resid_z' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 193> <Delay = 2.23>
ST_194 : Operation 582 [4/30] (2.23ns)   --->   "%resid_z = fdiv float %empty_19, %select_ln152" [HLS_LR/.settings/LRHLS.cc:152]   --->   Operation 582 'fdiv' 'resid_z' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 194> <Delay = 2.23>
ST_195 : Operation 583 [3/30] (2.23ns)   --->   "%resid_z = fdiv float %empty_19, %select_ln152" [HLS_LR/.settings/LRHLS.cc:152]   --->   Operation 583 'fdiv' 'resid_z' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 195> <Delay = 2.23>
ST_196 : Operation 584 [2/30] (2.23ns)   --->   "%resid_z = fdiv float %empty_19, %select_ln152" [HLS_LR/.settings/LRHLS.cc:152]   --->   Operation 584 'fdiv' 'resid_z' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 196> <Delay = 2.23>
ST_197 : Operation 585 [1/30] (2.23ns)   --->   "%resid_z = fdiv float %empty_19, %select_ln152" [HLS_LR/.settings/LRHLS.cc:152]   --->   Operation 585 'fdiv' 'resid_z' <Predicate = true> <Delay = 2.23> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 29> <II = 1> <Delay = 2.23> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 586 [1/1] (0.83ns)   --->   "br label %2" [HLS_LR/.settings/LRutility.h:202->HLS_LR/.settings/LRutility.h:228->HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 586 'br' <Predicate = true> <Delay = 0.83>

State 198 <SV = 197> <Delay = 1.48>
ST_198 : Operation 587 [1/1] (0.00ns)   --->   "%i_0_i = phi i32 [ 0, %._crit_edge ], [ %i, %3 ]"   --->   Operation 587 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 588 [1/1] (1.14ns)   --->   "%icmp_ln202 = icmp ult i32 %i_0_i, %temp_6" [HLS_LR/.settings/LRutility.h:202->HLS_LR/.settings/LRutility.h:228->HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 588 'icmp' 'icmp_ln202' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 589 [1/1] (1.48ns)   --->   "%i = add i32 %i_0_i, 1" [HLS_LR/.settings/LRutility.h:202->HLS_LR/.settings/LRutility.h:228->HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 589 'add' 'i' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 590 [1/1] (0.00ns)   --->   "br i1 %icmp_ln202, label %3, label %arrayctor.loop.i.i.i.0" [HLS_LR/.settings/LRutility.h:202->HLS_LR/.settings/LRutility.h:228->HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 590 'br' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 591 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i32 %i_0_i to i64" [HLS_LR/.settings/LRutility.h:203->HLS_LR/.settings/LRutility.h:228->HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 591 'zext' 'zext_ln203' <Predicate = (icmp_ln202)> <Delay = 0.00>
ST_198 : Operation 592 [1/1] (0.00ns)   --->   "%LRHLS_residuals_dat = getelementptr [30 x i32]* %LRHLS_residuals_data_first, i64 0, i64 %zext_ln203" [HLS_LR/.settings/LRutility.h:203->HLS_LR/.settings/LRutility.h:228->HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 592 'getelementptr' 'LRHLS_residuals_dat' <Predicate = (icmp_ln202)> <Delay = 0.00>
ST_198 : Operation 593 [2/2] (0.69ns)   --->   "%LRHLS_residuals_dat_16 = load i32* %LRHLS_residuals_dat, align 4" [HLS_LR/.settings/LRutility.h:203->HLS_LR/.settings/LRutility.h:228->HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 593 'load' 'LRHLS_residuals_dat_16' <Predicate = (icmp_ln202)> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 199 <SV = 198> <Delay = 1.83>
ST_199 : Operation 594 [1/2] (0.69ns)   --->   "%LRHLS_residuals_dat_16 = load i32* %LRHLS_residuals_dat, align 4" [HLS_LR/.settings/LRutility.h:203->HLS_LR/.settings/LRutility.h:228->HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 594 'load' 'LRHLS_residuals_dat_16' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_199 : Operation 595 [1/1] (1.14ns)   --->   "%icmp_ln203 = icmp eq i32 %LRHLS_residuals_dat_16, %resid_layerId" [HLS_LR/.settings/LRutility.h:203->HLS_LR/.settings/LRutility.h:228->HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 595 'icmp' 'icmp_ln203' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 596 [1/1] (0.00ns)   --->   "br i1 %icmp_ln203, label %has_key.exit.preheader, label %2" [HLS_LR/.settings/LRutility.h:203->HLS_LR/.settings/LRutility.h:228->HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 596 'br' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 597 [1/1] (0.83ns)   --->   "br label %has_key.exit" [HLS_LR/.settings/LRutility.h:230->HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 597 'br' <Predicate = (icmp_ln203)> <Delay = 0.83>

State 200 <SV = 199> <Delay = 1.48>
ST_200 : Operation 598 [1/1] (0.00ns)   --->   "%i_19 = phi i32 [ %i_20, %4 ], [ 0, %has_key.exit.preheader ]"   --->   Operation 598 'phi' 'i_19' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 599 [1/1] (1.14ns)   --->   "%icmp_ln212 = icmp ult i32 %i_19, %temp_6" [HLS_LR/.settings/LRutility.h:212->HLS_LR/.settings/LRutility.h:230->HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 599 'icmp' 'icmp_ln212' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 600 [1/1] (1.48ns)   --->   "%i_20 = add i32 %i_19, 1" [HLS_LR/.settings/LRutility.h:212->HLS_LR/.settings/LRutility.h:230->HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 600 'add' 'i_20' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 601 [1/1] (0.00ns)   --->   "br i1 %icmp_ln212, label %4, label %"operator[].exit.loopexit"" [HLS_LR/.settings/LRutility.h:212->HLS_LR/.settings/LRutility.h:230->HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 601 'br' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 602 [1/1] (0.00ns)   --->   "%zext_ln213 = zext i32 %i_19 to i64" [HLS_LR/.settings/LRutility.h:213->HLS_LR/.settings/LRutility.h:230->HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 602 'zext' 'zext_ln213' <Predicate = (icmp_ln212)> <Delay = 0.00>
ST_200 : Operation 603 [1/1] (0.00ns)   --->   "%LRHLS_residuals_dat_17 = getelementptr [30 x i32]* %LRHLS_residuals_data_first, i64 0, i64 %zext_ln213" [HLS_LR/.settings/LRutility.h:213->HLS_LR/.settings/LRutility.h:230->HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 603 'getelementptr' 'LRHLS_residuals_dat_17' <Predicate = (icmp_ln212)> <Delay = 0.00>
ST_200 : Operation 604 [2/2] (0.69ns)   --->   "%LRHLS_residuals_dat_18 = load i32* %LRHLS_residuals_dat_17, align 4" [HLS_LR/.settings/LRutility.h:213->HLS_LR/.settings/LRutility.h:230->HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 604 'load' 'LRHLS_residuals_dat_18' <Predicate = (icmp_ln212)> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 201 <SV = 200> <Delay = 1.83>
ST_201 : Operation 605 [1/2] (0.69ns)   --->   "%LRHLS_residuals_dat_18 = load i32* %LRHLS_residuals_dat_17, align 4" [HLS_LR/.settings/LRutility.h:213->HLS_LR/.settings/LRutility.h:230->HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 605 'load' 'LRHLS_residuals_dat_18' <Predicate = (icmp_ln212)> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_201 : Operation 606 [1/1] (1.14ns)   --->   "%icmp_ln213 = icmp eq i32 %LRHLS_residuals_dat_18, %resid_layerId" [HLS_LR/.settings/LRutility.h:213->HLS_LR/.settings/LRutility.h:230->HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 606 'icmp' 'icmp_ln213' <Predicate = (icmp_ln212)> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 607 [1/1] (0.00ns)   --->   "br i1 %icmp_ln213, label %"operator[].exit.loopexit", label %has_key.exit" [HLS_LR/.settings/LRutility.h:213->HLS_LR/.settings/LRutility.h:230->HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 607 'br' <Predicate = (icmp_ln212)> <Delay = 0.00>
ST_201 : Operation 608 [1/1] (0.83ns)   --->   "br label %"operator[].exit""   --->   Operation 608 'br' <Predicate = (icmp_ln213) | (!icmp_ln212)> <Delay = 0.83>

State 202 <SV = 198> <Delay = 1.77>
ST_202 : Operation 609 [8/8] (1.77ns)   --->   "%call_ret1 = call fastcc i32 @push_back.1(i32 %temp_6, [30 x i32]* %LRHLS_residuals_data_first, [30 x i32]* %LRHLS_residuals_data_second_size_s, [480 x float]* %LRHLS_residuals_data_second_data_phi, [480 x float]* %LRHLS_residuals_data_second_data_z, [480 x i32]* %LRHLS_residuals_data_second_data_layerId, [480 x i32]* %LRHLS_residuals_data_second_data_stubId, [480 x i1]* %LRHLS_residuals_data_second_data_ps, i32 %resid_layerId)" [HLS_LR/.settings/LRutility.h:234->HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 609 'call' 'call_ret1' <Predicate = true> <Delay = 1.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 203 <SV = 199> <Delay = 1.77>
ST_203 : Operation 610 [7/8] (1.77ns)   --->   "%call_ret1 = call fastcc i32 @push_back.1(i32 %temp_6, [30 x i32]* %LRHLS_residuals_data_first, [30 x i32]* %LRHLS_residuals_data_second_size_s, [480 x float]* %LRHLS_residuals_data_second_data_phi, [480 x float]* %LRHLS_residuals_data_second_data_z, [480 x i32]* %LRHLS_residuals_data_second_data_layerId, [480 x i32]* %LRHLS_residuals_data_second_data_stubId, [480 x i1]* %LRHLS_residuals_data_second_data_ps, i32 %resid_layerId)" [HLS_LR/.settings/LRutility.h:234->HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 610 'call' 'call_ret1' <Predicate = true> <Delay = 1.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 204 <SV = 200> <Delay = 1.77>
ST_204 : Operation 611 [6/8] (1.77ns)   --->   "%call_ret1 = call fastcc i32 @push_back.1(i32 %temp_6, [30 x i32]* %LRHLS_residuals_data_first, [30 x i32]* %LRHLS_residuals_data_second_size_s, [480 x float]* %LRHLS_residuals_data_second_data_phi, [480 x float]* %LRHLS_residuals_data_second_data_z, [480 x i32]* %LRHLS_residuals_data_second_data_layerId, [480 x i32]* %LRHLS_residuals_data_second_data_stubId, [480 x i1]* %LRHLS_residuals_data_second_data_ps, i32 %resid_layerId)" [HLS_LR/.settings/LRutility.h:234->HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 611 'call' 'call_ret1' <Predicate = true> <Delay = 1.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 205 <SV = 201> <Delay = 1.77>
ST_205 : Operation 612 [5/8] (1.77ns)   --->   "%call_ret1 = call fastcc i32 @push_back.1(i32 %temp_6, [30 x i32]* %LRHLS_residuals_data_first, [30 x i32]* %LRHLS_residuals_data_second_size_s, [480 x float]* %LRHLS_residuals_data_second_data_phi, [480 x float]* %LRHLS_residuals_data_second_data_z, [480 x i32]* %LRHLS_residuals_data_second_data_layerId, [480 x i32]* %LRHLS_residuals_data_second_data_stubId, [480 x i1]* %LRHLS_residuals_data_second_data_ps, i32 %resid_layerId)" [HLS_LR/.settings/LRutility.h:234->HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 612 'call' 'call_ret1' <Predicate = true> <Delay = 1.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 206 <SV = 202> <Delay = 1.77>
ST_206 : Operation 613 [4/8] (1.77ns)   --->   "%call_ret1 = call fastcc i32 @push_back.1(i32 %temp_6, [30 x i32]* %LRHLS_residuals_data_first, [30 x i32]* %LRHLS_residuals_data_second_size_s, [480 x float]* %LRHLS_residuals_data_second_data_phi, [480 x float]* %LRHLS_residuals_data_second_data_z, [480 x i32]* %LRHLS_residuals_data_second_data_layerId, [480 x i32]* %LRHLS_residuals_data_second_data_stubId, [480 x i1]* %LRHLS_residuals_data_second_data_ps, i32 %resid_layerId)" [HLS_LR/.settings/LRutility.h:234->HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 613 'call' 'call_ret1' <Predicate = true> <Delay = 1.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 207 <SV = 203> <Delay = 1.77>
ST_207 : Operation 614 [3/8] (1.77ns)   --->   "%call_ret1 = call fastcc i32 @push_back.1(i32 %temp_6, [30 x i32]* %LRHLS_residuals_data_first, [30 x i32]* %LRHLS_residuals_data_second_size_s, [480 x float]* %LRHLS_residuals_data_second_data_phi, [480 x float]* %LRHLS_residuals_data_second_data_z, [480 x i32]* %LRHLS_residuals_data_second_data_layerId, [480 x i32]* %LRHLS_residuals_data_second_data_stubId, [480 x i1]* %LRHLS_residuals_data_second_data_ps, i32 %resid_layerId)" [HLS_LR/.settings/LRutility.h:234->HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 614 'call' 'call_ret1' <Predicate = true> <Delay = 1.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 208 <SV = 204> <Delay = 1.77>
ST_208 : Operation 615 [2/8] (1.77ns)   --->   "%call_ret1 = call fastcc i32 @push_back.1(i32 %temp_6, [30 x i32]* %LRHLS_residuals_data_first, [30 x i32]* %LRHLS_residuals_data_second_size_s, [480 x float]* %LRHLS_residuals_data_second_data_phi, [480 x float]* %LRHLS_residuals_data_second_data_z, [480 x i32]* %LRHLS_residuals_data_second_data_layerId, [480 x i32]* %LRHLS_residuals_data_second_data_stubId, [480 x i1]* %LRHLS_residuals_data_second_data_ps, i32 %resid_layerId)" [HLS_LR/.settings/LRutility.h:234->HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 615 'call' 'call_ret1' <Predicate = true> <Delay = 1.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 209 <SV = 205> <Delay = 2.32>
ST_209 : Operation 616 [1/8] (1.48ns)   --->   "%call_ret1 = call fastcc i32 @push_back.1(i32 %temp_6, [30 x i32]* %LRHLS_residuals_data_first, [30 x i32]* %LRHLS_residuals_data_second_size_s, [480 x float]* %LRHLS_residuals_data_second_data_phi, [480 x float]* %LRHLS_residuals_data_second_data_z, [480 x i32]* %LRHLS_residuals_data_second_data_layerId, [480 x i32]* %LRHLS_residuals_data_second_data_stubId, [480 x i1]* %LRHLS_residuals_data_second_data_ps, i32 %resid_layerId)" [HLS_LR/.settings/LRutility.h:234->HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 616 'call' 'call_ret1' <Predicate = (!icmp_ln202)> <Delay = 1.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_209 : Operation 617 [1/1] (0.83ns)   --->   "store i32 %call_ret1, i32* %temp" [HLS_LR/.settings/LRutility.h:235->HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 617 'store' <Predicate = (!icmp_ln202)> <Delay = 0.83>
ST_209 : Operation 618 [1/1] (0.83ns)   --->   "br label %"operator[].exit"" [HLS_LR/.settings/LRutility.h:235->HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 618 'br' <Predicate = (!icmp_ln202)> <Delay = 0.83>

State 210 <SV = 206> <Delay = 0.69>
ST_210 : Operation 619 [1/1] (0.00ns)   --->   "%p_pn_in_i = phi i32 [ %temp_6, %arrayctor.loop.i.i.i.0 ], [ %i_19, %"operator[].exit.loopexit" ]"   --->   Operation 619 'phi' 'p_pn_in_i' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 620 [1/1] (0.00ns)   --->   "%zext_ln235 = zext i32 %p_pn_in_i to i64" [HLS_LR/.settings/LRutility.h:235->HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 620 'zext' 'zext_ln235' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 621 [1/1] (0.00ns)   --->   "%trunc_ln235 = trunc i32 %p_pn_in_i to i6" [HLS_LR/.settings/LRutility.h:235->HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 621 'trunc' 'trunc_ln235' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 622 [1/1] (0.00ns)   --->   "%LRHLS_residuals_dat_19 = getelementptr [30 x i32]* %LRHLS_residuals_data_second_size_s, i64 0, i64 %zext_ln235" [HLS_LR/.settings/LRutility.h:235->HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 622 'getelementptr' 'LRHLS_residuals_dat_19' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 623 [2/2] (0.69ns)   --->   "%LRHLS_residuals_dat_20 = load i32* %LRHLS_residuals_dat_19, align 4" [HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 623 'load' 'LRHLS_residuals_dat_20' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 211 <SV = 207> <Delay = 2.01>
ST_211 : Operation 624 [1/1] (0.00ns)   --->   "%zext_ln118_2_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %trunc_ln235, i4 0)" [HLS_LR/.settings/LRutility.h:235->HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 624 'bitconcatenate' 'zext_ln118_2_cast' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 625 [1/2] (0.69ns)   --->   "%LRHLS_residuals_dat_20 = load i32* %LRHLS_residuals_dat_19, align 4" [HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 625 'load' 'LRHLS_residuals_dat_20' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_211 : Operation 626 [1/1] (0.00ns)   --->   "%trunc_ln118 = trunc i32 %LRHLS_residuals_dat_20 to i10" [HLS_LR/.settings/LRutility.h:118->HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 626 'trunc' 'trunc_ln118' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 627 [1/1] (1.31ns)   --->   "%add_ln118 = add i10 %zext_ln118_2_cast, %trunc_ln118" [HLS_LR/.settings/LRutility.h:118->HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 627 'add' 'add_ln118' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 208> <Delay = 2.18>
ST_212 : Operation 628 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i10 %add_ln118 to i64" [HLS_LR/.settings/LRutility.h:118->HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 628 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 629 [1/1] (0.00ns)   --->   "%LRHLS_residuals_dat_21 = getelementptr [480 x float]* %LRHLS_residuals_data_second_data_phi, i64 0, i64 %zext_ln118" [HLS_LR/.settings/LRutility.h:118->HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 629 'getelementptr' 'LRHLS_residuals_dat_21' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 630 [1/1] (0.00ns)   --->   "%LRHLS_residuals_dat_22 = getelementptr [480 x float]* %LRHLS_residuals_data_second_data_z, i64 0, i64 %zext_ln118" [HLS_LR/.settings/LRutility.h:118->HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 630 'getelementptr' 'LRHLS_residuals_dat_22' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 631 [1/1] (0.00ns)   --->   "%LRHLS_residuals_dat_23 = getelementptr [480 x i32]* %LRHLS_residuals_data_second_data_layerId, i64 0, i64 %zext_ln118" [HLS_LR/.settings/LRutility.h:118->HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 631 'getelementptr' 'LRHLS_residuals_dat_23' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 632 [1/1] (0.00ns)   --->   "%LRHLS_residuals_dat_24 = getelementptr [480 x i32]* %LRHLS_residuals_data_second_data_stubId, i64 0, i64 %zext_ln118" [HLS_LR/.settings/LRutility.h:118->HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 632 'getelementptr' 'LRHLS_residuals_dat_24' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 633 [1/1] (0.00ns)   --->   "%LRHLS_residuals_dat_25 = getelementptr [480 x i1]* %LRHLS_residuals_data_second_data_ps, i64 0, i64 %zext_ln118" [HLS_LR/.settings/LRutility.h:118->HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 633 'getelementptr' 'LRHLS_residuals_dat_25' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 634 [1/1] (1.77ns)   --->   "store float %resid_phi, float* %LRHLS_residuals_dat_21, align 4" [HLS_LR/.settings/LRutility.h:118->HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 634 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_212 : Operation 635 [1/1] (1.77ns)   --->   "store float %resid_z, float* %LRHLS_residuals_dat_22, align 4" [HLS_LR/.settings/LRutility.h:118->HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 635 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_212 : Operation 636 [1/1] (1.77ns)   --->   "store i32 %resid_layerId, i32* %LRHLS_residuals_dat_23, align 4" [HLS_LR/.settings/LRutility.h:118->HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 636 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_212 : Operation 637 [1/1] (1.77ns)   --->   "store i32 %resid_stubId, i32* %LRHLS_residuals_dat_24, align 4" [HLS_LR/.settings/LRutility.h:118->HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 637 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_212 : Operation 638 [1/1] (0.92ns)   --->   "store i1 %resid_ps, i1* %LRHLS_residuals_dat_25, align 1" [HLS_LR/.settings/LRutility.h:118->HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 638 'store' <Predicate = true> <Delay = 0.92> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_212 : Operation 639 [1/1] (1.48ns)   --->   "%add_ln119 = add i32 1, %LRHLS_residuals_dat_20" [HLS_LR/.settings/LRutility.h:119->HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 639 'add' 'add_ln119' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 640 [1/1] (0.69ns)   --->   "store i32 %add_ln119, i32* %LRHLS_residuals_dat_19, align 4" [HLS_LR/.settings/LRHLS.cc:155]   --->   Operation 640 'store' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_212 : Operation 641 [1/1] (0.00ns)   --->   "br label %.preheader" [HLS_LR/.settings/LRHLS.cc:142]   --->   Operation 641 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.12ns, clock uncertainty: 0.391ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	wire read on port 'LRHLS_HTParameter_cotTheta_read' (HLS_LR/.settings/LRHLS.cc:136) [30]  (0 ns)
	'fcmp' operation ('tmp_14', HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:150) [44]  (2.32 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'fcmp' operation ('tmp_14', HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:150) [44]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'fcmp' operation ('tmp_14', HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:150) [44]  (2.32 ns)

 <State 4>: 1.71ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln32_3', HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:150) [42]  (1.12 ns)
	'or' operation ('or_ln32', HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:150) [43]  (0 ns)
	'and' operation ('and_ln32', HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:150) [45]  (0 ns)
	'select' operation ('a', HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:150) [48]  (0.593 ns)

 <State 5>: 1.49ns
The critical path consists of the following:
	'phi' operation ('p_begin_0_rec', HLS_LR/.settings/LRHLS.cc:139) with incoming values : ('add_ln139', HLS_LR/.settings/LRHLS.cc:139) [52]  (0 ns)
	'add' operation ('add_ln139', HLS_LR/.settings/LRHLS.cc:139) [58]  (1.49 ns)

 <State 6>: 1.84ns
The critical path consists of the following:
	'load' operation ('arrayHLS<TMTT::StubHLS>.size_', HLS_LR/.settings/LRHLS.cc:140) on array 'LRHLS_stubMap_data_second_size_s' [62]  (0.698 ns)
	'icmp' operation ('icmp_ln162', HLS_LR/.settings/LRutility.h:162->HLS_LR/.settings/LRHLS.cc:140) [63]  (1.14 ns)

 <State 7>: 2.25ns
The critical path consists of the following:
	'phi' operation ('stubId') with incoming values : ('stubId', HLS_LR/.settings/LRHLS.cc:147) [68]  (0 ns)
	'add' operation ('empty_18', HLS_LR/.settings/LRHLS.cc:139) [71]  (1.32 ns)
	'getelementptr' operation ('LRHLS_stubMap_data_48', HLS_LR/.settings/LRHLS.cc:139) [74]  (0 ns)
	'load' operation ('StubHLS.moduleHLS_.psModule_', HLS_LR/.settings/LRHLS.cc:146) on array 'LRHLS_stubMap_data_second_data_moduleHLS_psModule_s' [125]  (0.928 ns)

 <State 8>: 1.77ns
The critical path consists of the following:
	'load' operation ('StubHLS.r_', HLS_LR/.settings/LRHLS.h:70->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) on array 'LRHLS_stubMap_data_second_data_r_s' [82]  (1.77 ns)

 <State 9>: 1.77ns
The critical path consists of the following:
	'load' operation ('StubHLS.r_', HLS_LR/.settings/LRHLS.h:70->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) on array 'LRHLS_stubMap_data_second_data_r_s' [82]  (1.77 ns)

 <State 10>: 2.46ns
The critical path consists of the following:
	'fsub' operation ('tmp_s', HLS_LR/.settings/LRHLS.h:70->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) [83]  (2.46 ns)

 <State 11>: 2.46ns
The critical path consists of the following:
	'fsub' operation ('tmp_s', HLS_LR/.settings/LRHLS.h:70->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) [83]  (2.46 ns)

 <State 12>: 2.46ns
The critical path consists of the following:
	'fsub' operation ('tmp_s', HLS_LR/.settings/LRHLS.h:70->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) [83]  (2.46 ns)

 <State 13>: 2.46ns
The critical path consists of the following:
	'fsub' operation ('tmp_s', HLS_LR/.settings/LRHLS.h:70->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) [83]  (2.46 ns)

 <State 14>: 2.46ns
The critical path consists of the following:
	'fsub' operation ('tmp_s', HLS_LR/.settings/LRHLS.h:70->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) [83]  (2.46 ns)

 <State 15>: 2.46ns
The critical path consists of the following:
	'fsub' operation ('tmp_s', HLS_LR/.settings/LRHLS.h:70->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) [83]  (2.46 ns)

 <State 16>: 2.46ns
The critical path consists of the following:
	'fsub' operation ('tmp_s', HLS_LR/.settings/LRHLS.h:70->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) [83]  (2.46 ns)

 <State 17>: 2.46ns
The critical path consists of the following:
	'fsub' operation ('tmp_s', HLS_LR/.settings/LRHLS.h:70->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) [83]  (2.46 ns)

 <State 18>: 2.46ns
The critical path consists of the following:
	'fsub' operation ('tmp_s', HLS_LR/.settings/LRHLS.h:70->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) [83]  (2.46 ns)

 <State 19>: 2.46ns
The critical path consists of the following:
	'fsub' operation ('tmp_s', HLS_LR/.settings/LRHLS.h:70->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) [83]  (2.46 ns)

 <State 20>: 2.56ns
The critical path consists of the following:
	'fmul' operation ('tmp_3', HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) [86]  (2.56 ns)

 <State 21>: 2.56ns
The critical path consists of the following:
	'fmul' operation ('tmp_3', HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) [86]  (2.56 ns)

 <State 22>: 2.56ns
The critical path consists of the following:
	'fmul' operation ('tmp_3', HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) [86]  (2.56 ns)

 <State 23>: 2.56ns
The critical path consists of the following:
	'fmul' operation ('tmp_3', HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) [86]  (2.56 ns)

 <State 24>: 2.56ns
The critical path consists of the following:
	'fmul' operation ('tmp_3', HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) [86]  (2.56 ns)

 <State 25>: 2.56ns
The critical path consists of the following:
	'fmul' operation ('tmp_3', HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) [86]  (2.56 ns)

 <State 26>: 2.46ns
The critical path consists of the following:
	'fsub' operation ('tmp_4', HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) [87]  (2.46 ns)

 <State 27>: 2.46ns
The critical path consists of the following:
	'fsub' operation ('tmp_4', HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) [87]  (2.46 ns)

 <State 28>: 2.46ns
The critical path consists of the following:
	'fsub' operation ('tmp_4', HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) [87]  (2.46 ns)

 <State 29>: 2.46ns
The critical path consists of the following:
	'fsub' operation ('tmp_4', HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) [87]  (2.46 ns)

 <State 30>: 2.46ns
The critical path consists of the following:
	'fsub' operation ('tmp_4', HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) [87]  (2.46 ns)

 <State 31>: 2.46ns
The critical path consists of the following:
	'fsub' operation ('tmp_4', HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) [87]  (2.46 ns)

 <State 32>: 2.46ns
The critical path consists of the following:
	'fsub' operation ('tmp_4', HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) [87]  (2.46 ns)

 <State 33>: 2.46ns
The critical path consists of the following:
	'fsub' operation ('tmp_4', HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) [87]  (2.46 ns)

 <State 34>: 2.46ns
The critical path consists of the following:
	'fsub' operation ('tmp_4', HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) [87]  (2.46 ns)

 <State 35>: 2.46ns
The critical path consists of the following:
	'fsub' operation ('tmp_4', HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) [87]  (2.46 ns)

 <State 36>: 2.46ns
The critical path consists of the following:
	'fsub' operation ('zResid', HLS_LR/.settings/LRHLS.cc:144) [97]  (2.46 ns)

 <State 37>: 2.66ns
The critical path consists of the following:
	'call' operation ('tmp_5', HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) to 'deltaPhiHLS<float>' [88]  (2.66 ns)

 <State 38>: 2.66ns
The critical path consists of the following:
	'call' operation ('tmp_5', HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) to 'deltaPhiHLS<float>' [88]  (2.66 ns)

 <State 39>: 2.66ns
The critical path consists of the following:
	'call' operation ('tmp_5', HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) to 'deltaPhiHLS<float>' [88]  (2.66 ns)

 <State 40>: 2.66ns
The critical path consists of the following:
	'call' operation ('tmp_5', HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) to 'deltaPhiHLS<float>' [88]  (2.66 ns)

 <State 41>: 2.66ns
The critical path consists of the following:
	'call' operation ('tmp_5', HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) to 'deltaPhiHLS<float>' [88]  (2.66 ns)

 <State 42>: 2.66ns
The critical path consists of the following:
	'call' operation ('tmp_5', HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) to 'deltaPhiHLS<float>' [88]  (2.66 ns)

 <State 43>: 2.66ns
The critical path consists of the following:
	'call' operation ('tmp_5', HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) to 'deltaPhiHLS<float>' [88]  (2.66 ns)

 <State 44>: 2.66ns
The critical path consists of the following:
	'call' operation ('tmp_5', HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) to 'deltaPhiHLS<float>' [88]  (2.66 ns)

 <State 45>: 2.66ns
The critical path consists of the following:
	'call' operation ('tmp_5', HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) to 'deltaPhiHLS<float>' [88]  (2.66 ns)

 <State 46>: 2.66ns
The critical path consists of the following:
	'call' operation ('tmp_5', HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) to 'deltaPhiHLS<float>' [88]  (2.66 ns)

 <State 47>: 2.66ns
The critical path consists of the following:
	'call' operation ('tmp_5', HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) to 'deltaPhiHLS<float>' [88]  (2.66 ns)

 <State 48>: 2.66ns
The critical path consists of the following:
	'call' operation ('tmp_5', HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) to 'deltaPhiHLS<float>' [88]  (2.66 ns)

 <State 49>: 2.66ns
The critical path consists of the following:
	'call' operation ('tmp_5', HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) to 'deltaPhiHLS<float>' [88]  (2.66 ns)

 <State 50>: 2.66ns
The critical path consists of the following:
	'call' operation ('tmp_5', HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) to 'deltaPhiHLS<float>' [88]  (2.66 ns)

 <State 51>: 2.66ns
The critical path consists of the following:
	'call' operation ('tmp_5', HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) to 'deltaPhiHLS<float>' [88]  (2.66 ns)

 <State 52>: 2.66ns
The critical path consists of the following:
	'call' operation ('tmp_5', HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) to 'deltaPhiHLS<float>' [88]  (2.66 ns)

 <State 53>: 2.66ns
The critical path consists of the following:
	'call' operation ('tmp_5', HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) to 'deltaPhiHLS<float>' [88]  (2.66 ns)

 <State 54>: 2.66ns
The critical path consists of the following:
	'call' operation ('tmp_5', HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) to 'deltaPhiHLS<float>' [88]  (2.66 ns)

 <State 55>: 2.66ns
The critical path consists of the following:
	'call' operation ('tmp_5', HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) to 'deltaPhiHLS<float>' [88]  (2.66 ns)

 <State 56>: 2.66ns
The critical path consists of the following:
	'call' operation ('tmp_5', HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) to 'deltaPhiHLS<float>' [88]  (2.66 ns)

 <State 57>: 2.66ns
The critical path consists of the following:
	'call' operation ('tmp_5', HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) to 'deltaPhiHLS<float>' [88]  (2.66 ns)

 <State 58>: 2.66ns
The critical path consists of the following:
	'call' operation ('tmp_5', HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) to 'deltaPhiHLS<float>' [88]  (2.66 ns)

 <State 59>: 2.66ns
The critical path consists of the following:
	'call' operation ('tmp_5', HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) to 'deltaPhiHLS<float>' [88]  (2.66 ns)

 <State 60>: 2.66ns
The critical path consists of the following:
	'call' operation ('tmp_5', HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) to 'deltaPhiHLS<float>' [88]  (2.66 ns)

 <State 61>: 2.66ns
The critical path consists of the following:
	'call' operation ('tmp_5', HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) to 'deltaPhiHLS<float>' [88]  (2.66 ns)

 <State 62>: 2.66ns
The critical path consists of the following:
	'call' operation ('tmp_5', HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) to 'deltaPhiHLS<float>' [88]  (2.66 ns)

 <State 63>: 2.66ns
The critical path consists of the following:
	'call' operation ('tmp_5', HLS_LR/.settings/LRHLS.h:71->HLS_LR/.settings/LRHLS.h:73->HLS_LR/.settings/LRHLS.cc:143) to 'deltaPhiHLS<float>' [88]  (2.66 ns)

 <State 64>: 2.46ns
The critical path consists of the following:
	'fadd' operation ('tmp_12', HLS_LR/.settings/LRHLS.cc:145) [99]  (2.46 ns)

 <State 65>: 2.46ns
The critical path consists of the following:
	'fsub' operation ('tmp_13', HLS_LR/.settings/LRHLS.cc:145) [100]  (2.46 ns)

 <State 66>: 2.46ns
The critical path consists of the following:
	'fsub' operation ('tmp_13', HLS_LR/.settings/LRHLS.cc:145) [100]  (2.46 ns)

 <State 67>: 2.46ns
The critical path consists of the following:
	'fsub' operation ('tmp_13', HLS_LR/.settings/LRHLS.cc:145) [100]  (2.46 ns)

 <State 68>: 2.46ns
The critical path consists of the following:
	'fsub' operation ('tmp_13', HLS_LR/.settings/LRHLS.cc:145) [100]  (2.46 ns)

 <State 69>: 2.46ns
The critical path consists of the following:
	'fsub' operation ('tmp_13', HLS_LR/.settings/LRHLS.cc:145) [100]  (2.46 ns)

 <State 70>: 2.46ns
The critical path consists of the following:
	'fsub' operation ('tmp_13', HLS_LR/.settings/LRHLS.cc:145) [100]  (2.46 ns)

 <State 71>: 2.46ns
The critical path consists of the following:
	'fsub' operation ('tmp_13', HLS_LR/.settings/LRHLS.cc:145) [100]  (2.46 ns)

 <State 72>: 2.46ns
The critical path consists of the following:
	'fsub' operation ('tmp_13', HLS_LR/.settings/LRHLS.cc:145) [100]  (2.46 ns)

 <State 73>: 2.46ns
The critical path consists of the following:
	'fsub' operation ('tmp_13', HLS_LR/.settings/LRHLS.cc:145) [100]  (2.46 ns)

 <State 74>: 2.46ns
The critical path consists of the following:
	'fsub' operation ('tmp_13', HLS_LR/.settings/LRHLS.cc:145) [100]  (2.46 ns)

 <State 75>: 2.32ns
The critical path consists of the following:
	'call' operation ('phiResid', HLS_LR/.settings/LRHLS.cc:145) to 'deltaPhiHLS<float>' [101]  (2.32 ns)

 <State 76>: 2.66ns
The critical path consists of the following:
	'call' operation ('phiResid', HLS_LR/.settings/LRHLS.cc:145) to 'deltaPhiHLS<float>' [101]  (2.66 ns)

 <State 77>: 2.66ns
The critical path consists of the following:
	'call' operation ('phiResid', HLS_LR/.settings/LRHLS.cc:145) to 'deltaPhiHLS<float>' [101]  (2.66 ns)

 <State 78>: 2.66ns
The critical path consists of the following:
	'call' operation ('phiResid', HLS_LR/.settings/LRHLS.cc:145) to 'deltaPhiHLS<float>' [101]  (2.66 ns)

 <State 79>: 2.66ns
The critical path consists of the following:
	'call' operation ('phiResid', HLS_LR/.settings/LRHLS.cc:145) to 'deltaPhiHLS<float>' [101]  (2.66 ns)

 <State 80>: 2.66ns
The critical path consists of the following:
	'call' operation ('phiResid', HLS_LR/.settings/LRHLS.cc:145) to 'deltaPhiHLS<float>' [101]  (2.66 ns)

 <State 81>: 2.66ns
The critical path consists of the following:
	'call' operation ('phiResid', HLS_LR/.settings/LRHLS.cc:145) to 'deltaPhiHLS<float>' [101]  (2.66 ns)

 <State 82>: 2.66ns
The critical path consists of the following:
	'call' operation ('phiResid', HLS_LR/.settings/LRHLS.cc:145) to 'deltaPhiHLS<float>' [101]  (2.66 ns)

 <State 83>: 2.66ns
The critical path consists of the following:
	'call' operation ('phiResid', HLS_LR/.settings/LRHLS.cc:145) to 'deltaPhiHLS<float>' [101]  (2.66 ns)

 <State 84>: 2.66ns
The critical path consists of the following:
	'call' operation ('phiResid', HLS_LR/.settings/LRHLS.cc:145) to 'deltaPhiHLS<float>' [101]  (2.66 ns)

 <State 85>: 2.66ns
The critical path consists of the following:
	'call' operation ('phiResid', HLS_LR/.settings/LRHLS.cc:145) to 'deltaPhiHLS<float>' [101]  (2.66 ns)

 <State 86>: 2.66ns
The critical path consists of the following:
	'call' operation ('phiResid', HLS_LR/.settings/LRHLS.cc:145) to 'deltaPhiHLS<float>' [101]  (2.66 ns)

 <State 87>: 2.66ns
The critical path consists of the following:
	'call' operation ('phiResid', HLS_LR/.settings/LRHLS.cc:145) to 'deltaPhiHLS<float>' [101]  (2.66 ns)

 <State 88>: 2.66ns
The critical path consists of the following:
	'call' operation ('phiResid', HLS_LR/.settings/LRHLS.cc:145) to 'deltaPhiHLS<float>' [101]  (2.66 ns)

 <State 89>: 2.66ns
The critical path consists of the following:
	'call' operation ('phiResid', HLS_LR/.settings/LRHLS.cc:145) to 'deltaPhiHLS<float>' [101]  (2.66 ns)

 <State 90>: 2.66ns
The critical path consists of the following:
	'call' operation ('phiResid', HLS_LR/.settings/LRHLS.cc:145) to 'deltaPhiHLS<float>' [101]  (2.66 ns)

 <State 91>: 2.66ns
The critical path consists of the following:
	'call' operation ('phiResid', HLS_LR/.settings/LRHLS.cc:145) to 'deltaPhiHLS<float>' [101]  (2.66 ns)

 <State 92>: 2.66ns
The critical path consists of the following:
	'call' operation ('phiResid', HLS_LR/.settings/LRHLS.cc:145) to 'deltaPhiHLS<float>' [101]  (2.66 ns)

 <State 93>: 2.66ns
The critical path consists of the following:
	'call' operation ('phiResid', HLS_LR/.settings/LRHLS.cc:145) to 'deltaPhiHLS<float>' [101]  (2.66 ns)

 <State 94>: 2.66ns
The critical path consists of the following:
	'call' operation ('phiResid', HLS_LR/.settings/LRHLS.cc:145) to 'deltaPhiHLS<float>' [101]  (2.66 ns)

 <State 95>: 2.66ns
The critical path consists of the following:
	'call' operation ('phiResid', HLS_LR/.settings/LRHLS.cc:145) to 'deltaPhiHLS<float>' [101]  (2.66 ns)

 <State 96>: 2.66ns
The critical path consists of the following:
	'call' operation ('phiResid', HLS_LR/.settings/LRHLS.cc:145) to 'deltaPhiHLS<float>' [101]  (2.66 ns)

 <State 97>: 2.66ns
The critical path consists of the following:
	'call' operation ('phiResid', HLS_LR/.settings/LRHLS.cc:145) to 'deltaPhiHLS<float>' [101]  (2.66 ns)

 <State 98>: 2.66ns
The critical path consists of the following:
	'call' operation ('phiResid', HLS_LR/.settings/LRHLS.cc:145) to 'deltaPhiHLS<float>' [101]  (2.66 ns)

 <State 99>: 2.66ns
The critical path consists of the following:
	'call' operation ('phiResid', HLS_LR/.settings/LRHLS.cc:145) to 'deltaPhiHLS<float>' [101]  (2.66 ns)

 <State 100>: 2.66ns
The critical path consists of the following:
	'call' operation ('phiResid', HLS_LR/.settings/LRHLS.cc:145) to 'deltaPhiHLS<float>' [101]  (2.66 ns)

 <State 101>: 2.66ns
The critical path consists of the following:
	'call' operation ('phiResid', HLS_LR/.settings/LRHLS.cc:145) to 'deltaPhiHLS<float>' [101]  (2.66 ns)

 <State 102>: 2.66ns
The critical path consists of the following:
	'call' operation ('phiResid', HLS_LR/.settings/LRHLS.cc:145) to 'deltaPhiHLS<float>' [101]  (2.66 ns)

 <State 103>: 0.835ns
The critical path consists of the following:
	'call' operation ('phiResid', HLS_LR/.settings/LRHLS.cc:145) to 'deltaPhiHLS<float>' [101]  (0.835 ns)

 <State 104>: 2.32ns
The critical path consists of the following:
	'fcmp' operation ('tmp_16', HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:146) [108]  (2.32 ns)

 <State 105>: 2.32ns
The critical path consists of the following:
	'fcmp' operation ('tmp_16', HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:146) [108]  (2.32 ns)

 <State 106>: 2.32ns
The critical path consists of the following:
	'fcmp' operation ('tmp_16', HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:146) [108]  (2.32 ns)

 <State 107>: 1.71ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln32_5', HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:146) [106]  (1.12 ns)
	'or' operation ('or_ln32_1', HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:146) [107]  (0 ns)
	'and' operation ('and_ln32_1', HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:146) [109]  (0 ns)
	'select' operation ('phi', HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:146) [112]  (0.593 ns)

 <State 108>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.phi', HLS_LR/.settings/LRHLS.cc:148) [126]  (2.24 ns)

 <State 109>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.phi', HLS_LR/.settings/LRHLS.cc:148) [126]  (2.24 ns)

 <State 110>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.phi', HLS_LR/.settings/LRHLS.cc:148) [126]  (2.24 ns)

 <State 111>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.phi', HLS_LR/.settings/LRHLS.cc:148) [126]  (2.24 ns)

 <State 112>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.phi', HLS_LR/.settings/LRHLS.cc:148) [126]  (2.24 ns)

 <State 113>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.phi', HLS_LR/.settings/LRHLS.cc:148) [126]  (2.24 ns)

 <State 114>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.phi', HLS_LR/.settings/LRHLS.cc:148) [126]  (2.24 ns)

 <State 115>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.phi', HLS_LR/.settings/LRHLS.cc:148) [126]  (2.24 ns)

 <State 116>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.phi', HLS_LR/.settings/LRHLS.cc:148) [126]  (2.24 ns)

 <State 117>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.phi', HLS_LR/.settings/LRHLS.cc:148) [126]  (2.24 ns)

 <State 118>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.phi', HLS_LR/.settings/LRHLS.cc:148) [126]  (2.24 ns)

 <State 119>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.phi', HLS_LR/.settings/LRHLS.cc:148) [126]  (2.24 ns)

 <State 120>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.phi', HLS_LR/.settings/LRHLS.cc:148) [126]  (2.24 ns)

 <State 121>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.phi', HLS_LR/.settings/LRHLS.cc:148) [126]  (2.24 ns)

 <State 122>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.phi', HLS_LR/.settings/LRHLS.cc:148) [126]  (2.24 ns)

 <State 123>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.phi', HLS_LR/.settings/LRHLS.cc:148) [126]  (2.24 ns)

 <State 124>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.phi', HLS_LR/.settings/LRHLS.cc:148) [126]  (2.24 ns)

 <State 125>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.phi', HLS_LR/.settings/LRHLS.cc:148) [126]  (2.24 ns)

 <State 126>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.phi', HLS_LR/.settings/LRHLS.cc:148) [126]  (2.24 ns)

 <State 127>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.phi', HLS_LR/.settings/LRHLS.cc:148) [126]  (2.24 ns)

 <State 128>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.phi', HLS_LR/.settings/LRHLS.cc:148) [126]  (2.24 ns)

 <State 129>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.phi', HLS_LR/.settings/LRHLS.cc:148) [126]  (2.24 ns)

 <State 130>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.phi', HLS_LR/.settings/LRHLS.cc:148) [126]  (2.24 ns)

 <State 131>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.phi', HLS_LR/.settings/LRHLS.cc:148) [126]  (2.24 ns)

 <State 132>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.phi', HLS_LR/.settings/LRHLS.cc:148) [126]  (2.24 ns)

 <State 133>: 2.32ns
The critical path consists of the following:
	'fcmp' operation ('tmp_18', HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:146) [119]  (2.32 ns)

 <State 134>: 2.32ns
The critical path consists of the following:
	'fcmp' operation ('tmp_18', HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:146) [119]  (2.32 ns)

 <State 135>: 2.32ns
The critical path consists of the following:
	'fcmp' operation ('tmp_18', HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:146) [119]  (2.32 ns)

 <State 136>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.phi', HLS_LR/.settings/LRHLS.cc:148) [126]  (2.24 ns)

 <State 137>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.phi', HLS_LR/.settings/LRHLS.cc:148) [126]  (2.24 ns)

 <State 138>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:150) [130]  (2.24 ns)

 <State 139>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:150) [130]  (2.24 ns)

 <State 140>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:150) [130]  (2.24 ns)

 <State 141>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:150) [130]  (2.24 ns)

 <State 142>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:150) [130]  (2.24 ns)

 <State 143>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:150) [130]  (2.24 ns)

 <State 144>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:150) [130]  (2.24 ns)

 <State 145>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:150) [130]  (2.24 ns)

 <State 146>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:150) [130]  (2.24 ns)

 <State 147>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:150) [130]  (2.24 ns)

 <State 148>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:150) [130]  (2.24 ns)

 <State 149>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:150) [130]  (2.24 ns)

 <State 150>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:150) [130]  (2.24 ns)

 <State 151>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:150) [130]  (2.24 ns)

 <State 152>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:150) [130]  (2.24 ns)

 <State 153>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:150) [130]  (2.24 ns)

 <State 154>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:150) [130]  (2.24 ns)

 <State 155>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:150) [130]  (2.24 ns)

 <State 156>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:150) [130]  (2.24 ns)

 <State 157>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:150) [130]  (2.24 ns)

 <State 158>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:150) [130]  (2.24 ns)

 <State 159>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:150) [130]  (2.24 ns)

 <State 160>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:150) [130]  (2.24 ns)

 <State 161>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:150) [130]  (2.24 ns)

 <State 162>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:150) [130]  (2.24 ns)

 <State 163>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:150) [130]  (2.24 ns)

 <State 164>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:150) [130]  (2.24 ns)

 <State 165>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:150) [130]  (2.24 ns)

 <State 166>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:150) [130]  (2.24 ns)

 <State 167>: 0.835ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('resid.z') with incoming values : ('z', HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:146) ('resid.z', HLS_LR/.settings/LRHLS.cc:150) [133]  (0.835 ns)

 <State 168>: 2.24ns
The critical path consists of the following:
	'phi' operation ('resid.z') with incoming values : ('z', HLS_LR/.settings/LRutility.h:32->HLS_LR/.settings/LRHLS.cc:146) ('resid.z', HLS_LR/.settings/LRHLS.cc:150) [133]  (0 ns)
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:152) [135]  (2.24 ns)

 <State 169>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:152) [135]  (2.24 ns)

 <State 170>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:152) [135]  (2.24 ns)

 <State 171>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:152) [135]  (2.24 ns)

 <State 172>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:152) [135]  (2.24 ns)

 <State 173>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:152) [135]  (2.24 ns)

 <State 174>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:152) [135]  (2.24 ns)

 <State 175>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:152) [135]  (2.24 ns)

 <State 176>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:152) [135]  (2.24 ns)

 <State 177>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:152) [135]  (2.24 ns)

 <State 178>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:152) [135]  (2.24 ns)

 <State 179>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:152) [135]  (2.24 ns)

 <State 180>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:152) [135]  (2.24 ns)

 <State 181>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:152) [135]  (2.24 ns)

 <State 182>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:152) [135]  (2.24 ns)

 <State 183>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:152) [135]  (2.24 ns)

 <State 184>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:152) [135]  (2.24 ns)

 <State 185>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:152) [135]  (2.24 ns)

 <State 186>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:152) [135]  (2.24 ns)

 <State 187>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:152) [135]  (2.24 ns)

 <State 188>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:152) [135]  (2.24 ns)

 <State 189>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:152) [135]  (2.24 ns)

 <State 190>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:152) [135]  (2.24 ns)

 <State 191>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:152) [135]  (2.24 ns)

 <State 192>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:152) [135]  (2.24 ns)

 <State 193>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:152) [135]  (2.24 ns)

 <State 194>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:152) [135]  (2.24 ns)

 <State 195>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:152) [135]  (2.24 ns)

 <State 196>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:152) [135]  (2.24 ns)

 <State 197>: 2.24ns
The critical path consists of the following:
	'fdiv' operation ('resid.z', HLS_LR/.settings/LRHLS.cc:152) [135]  (2.24 ns)

 <State 198>: 1.49ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', HLS_LR/.settings/LRutility.h:202->HLS_LR/.settings/LRutility.h:228->HLS_LR/.settings/LRHLS.cc:155) [138]  (0 ns)
	'add' operation ('i', HLS_LR/.settings/LRutility.h:202->HLS_LR/.settings/LRutility.h:228->HLS_LR/.settings/LRHLS.cc:155) [140]  (1.49 ns)

 <State 199>: 1.84ns
The critical path consists of the following:
	'load' operation ('LRHLS_residuals_dat_16', HLS_LR/.settings/LRutility.h:203->HLS_LR/.settings/LRutility.h:228->HLS_LR/.settings/LRHLS.cc:155) on array 'LRHLS_residuals_data_first' [145]  (0.698 ns)
	'icmp' operation ('icmp_ln203', HLS_LR/.settings/LRutility.h:203->HLS_LR/.settings/LRutility.h:228->HLS_LR/.settings/LRHLS.cc:155) [146]  (1.14 ns)

 <State 200>: 1.49ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', HLS_LR/.settings/LRutility.h:212->HLS_LR/.settings/LRutility.h:230->HLS_LR/.settings/LRHLS.cc:155) [151]  (0 ns)
	'add' operation ('i', HLS_LR/.settings/LRutility.h:212->HLS_LR/.settings/LRutility.h:230->HLS_LR/.settings/LRHLS.cc:155) [153]  (1.49 ns)

 <State 201>: 1.84ns
The critical path consists of the following:
	'load' operation ('LRHLS_residuals_dat_18', HLS_LR/.settings/LRutility.h:213->HLS_LR/.settings/LRutility.h:230->HLS_LR/.settings/LRHLS.cc:155) on array 'LRHLS_residuals_data_first' [158]  (0.698 ns)
	'icmp' operation ('icmp_ln213', HLS_LR/.settings/LRutility.h:213->HLS_LR/.settings/LRutility.h:230->HLS_LR/.settings/LRHLS.cc:155) [159]  (1.14 ns)

 <State 202>: 1.77ns
The critical path consists of the following:
	'call' operation ('call_ret1', HLS_LR/.settings/LRutility.h:234->HLS_LR/.settings/LRHLS.cc:155) to 'push_back.1' [164]  (1.77 ns)

 <State 203>: 1.77ns
The critical path consists of the following:
	'call' operation ('call_ret1', HLS_LR/.settings/LRutility.h:234->HLS_LR/.settings/LRHLS.cc:155) to 'push_back.1' [164]  (1.77 ns)

 <State 204>: 1.77ns
The critical path consists of the following:
	'call' operation ('call_ret1', HLS_LR/.settings/LRutility.h:234->HLS_LR/.settings/LRHLS.cc:155) to 'push_back.1' [164]  (1.77 ns)

 <State 205>: 1.77ns
The critical path consists of the following:
	'call' operation ('call_ret1', HLS_LR/.settings/LRutility.h:234->HLS_LR/.settings/LRHLS.cc:155) to 'push_back.1' [164]  (1.77 ns)

 <State 206>: 1.77ns
The critical path consists of the following:
	'call' operation ('call_ret1', HLS_LR/.settings/LRutility.h:234->HLS_LR/.settings/LRHLS.cc:155) to 'push_back.1' [164]  (1.77 ns)

 <State 207>: 1.77ns
The critical path consists of the following:
	'call' operation ('call_ret1', HLS_LR/.settings/LRutility.h:234->HLS_LR/.settings/LRHLS.cc:155) to 'push_back.1' [164]  (1.77 ns)

 <State 208>: 1.77ns
The critical path consists of the following:
	'call' operation ('call_ret1', HLS_LR/.settings/LRutility.h:234->HLS_LR/.settings/LRHLS.cc:155) to 'push_back.1' [164]  (1.77 ns)

 <State 209>: 2.32ns
The critical path consists of the following:
	'call' operation ('call_ret1', HLS_LR/.settings/LRutility.h:234->HLS_LR/.settings/LRHLS.cc:155) to 'push_back.1' [164]  (1.49 ns)
	'store' operation ('store_ln235', HLS_LR/.settings/LRutility.h:235->HLS_LR/.settings/LRHLS.cc:155) of variable 'call_ret1', HLS_LR/.settings/LRutility.h:234->HLS_LR/.settings/LRHLS.cc:155 on local variable 'temp' [165]  (0.835 ns)

 <State 210>: 0.698ns
The critical path consists of the following:
	'phi' operation ('temp') with incoming values : ('mapHLS<unsigned int, TMTT::arrayHLS<TMTT::Residual> >.size_') ('i', HLS_LR/.settings/LRutility.h:212->HLS_LR/.settings/LRutility.h:230->HLS_LR/.settings/LRHLS.cc:155) [168]  (0 ns)
	'getelementptr' operation ('LRHLS_residuals_dat_19', HLS_LR/.settings/LRutility.h:235->HLS_LR/.settings/LRHLS.cc:155) [172]  (0 ns)
	'load' operation ('arrayHLS<TMTT::Residual>.size_', HLS_LR/.settings/LRHLS.cc:155) on array 'LRHLS_residuals_data_second_size_s' [173]  (0.698 ns)

 <State 211>: 2.02ns
The critical path consists of the following:
	'load' operation ('arrayHLS<TMTT::Residual>.size_', HLS_LR/.settings/LRHLS.cc:155) on array 'LRHLS_residuals_data_second_size_s' [173]  (0.698 ns)
	'add' operation ('add_ln118', HLS_LR/.settings/LRutility.h:118->HLS_LR/.settings/LRHLS.cc:155) [175]  (1.32 ns)

 <State 212>: 2.18ns
The critical path consists of the following:
	'add' operation ('arrayHLS<TMTT::Residual>.size_', HLS_LR/.settings/LRutility.h:119->HLS_LR/.settings/LRHLS.cc:155) [187]  (1.49 ns)
	'store' operation ('store_ln155', HLS_LR/.settings/LRHLS.cc:155) of variable 'arrayHLS<TMTT::Residual>.size_', HLS_LR/.settings/LRutility.h:119->HLS_LR/.settings/LRHLS.cc:155 on array 'LRHLS_residuals_data_second_size_s' [188]  (0.698 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
