ncverilog(64): 15.20-s079: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s079: Started on Dec 09, 2025 at 16:42:26 EST
ncverilog
	../src/mem_reg.v
	../src/mem_reg_tb.v
file: ../src/mem_reg.v
	module worklib.RQ:v
		errors: 0, warnings: 0
	module worklib.RD:v
		errors: 0, warnings: 0
	module worklib.Data_Bank:v
		errors: 0, warnings: 0
	module worklib.mem_reg:v
		errors: 0, warnings: 0
file: ../src/mem_reg_tb.v
	module worklib.mem_reg_tb:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.Data_Bank:v <0x7cdf673d>
			streams:   4, words:  2183
		worklib.RD:v <0x50381130>
			streams:   2, words:   407
		worklib.RQ:v <0x4fba127d>
			streams:   2, words:   407
		worklib.mem_reg_tb:v <0x6d7ef748>
			streams:  18, words: 19277
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 5       5
		Registers:              30      30
		Scalar wires:            4       -
		Vectored wires:         10       -
		Always blocks:           6       6
		Initial blocks:          2       2
		Pseudo assignments:      1       1
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.mem_reg_tb:v
Loading snapshot worklib.mem_reg_tb:v .................... Done
ncsim> source /CMC/tools/cadence/INCISIVE15.20.079_lnx86/tools/inca/files/ncsimrc
ncsim> run
mem_reg_tb: PASS (21 checks)
Simulation complete via $finish(1) at time 206 NS + 0
../src/mem_reg_tb.v:162     $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s079: Exiting on Dec 09, 2025 at 16:42:27 EST  (total: 00:00:01)
