# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 2000 3.2e-05 4096 0.2 2260 864256 411.722 195.538 9473.5 5794.43 15875.8 15876.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 2000 3.2e-05 4096 0.2 2260 864000 411.692 195.872 11296.9 5806.35 17711.4 17711.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 2000 3.2e-05 4096 0.2 2260 865280 411.595 195.822 11811 5796.06 18215.1 18215.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 2000 3.2e-05 4096 0.2 2260 866304 408.378 195.373 11012.3 5805.89 17422.6 17423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 2000 3.2e-05 4096 0.2 2260 864000 409.149 195.533 11141.7 5812.82 17559.8 17560.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 2000 3.2e-05 4096 0.2 2260 863744 411.505 195.752 11365.8 5812.89 17786.5 17786.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 2000 3.2e-05 4096 0.2 2260 864000 416.401 196.692 11498.6 5834.96 17947.3 17947.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 2000 3.2e-05 4096 0.2 2260 860160 414.597 195.856 11066.7 5827.09 17504.9 17505.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 2000 3.2e-05 4096 0.2 2260 860160 414.553 196.017 11190.4 5823.4 17625 17625.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 2000 3.2e-05 4096 0.2 2260 864000 408.174 195.365 11989.3 5805.66 18399.2 18399.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 2000 3.2e-05 4096 0.2 2260 860160 413.815 195.821 13898.5 5829.01 20337.8 20338.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 2000 3.2e-05 4096 0.2 2265 866304 409.08 195.363 9803.37 5788.48 16196.9 16197.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 2000 3.2e-05 4096 0.2 2265 866560 409.998 195.738 9885.79 5807.62 16299.7 16300.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 2000 3.2e-05 4096 0.2 2265 866304 409.278 195.62 9863.39 5809.84 16278.7 16279.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 2000 3.2e-05 4096 0.2 2265 867328 409.111 195.699 10047.6 5802.34 16455.4 16455.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 2000 3.2e-05 4096 0.2 2265 864256 411.708 195.557 9873.06 5816.25 16297.2 16297.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 2000 3.2e-05 4096 0.2 2265 864000 411.64 195.834 11537 5805.61 17950.7 17951.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 2000 3.2e-05 4096 0.2 2265 865280 411.568 195.819 11251.1 5820.7 17679.8 17680.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 2000 3.2e-05 4096 0.2 2265 866304 408.017 195.361 11982.5 5806.55 18393.1 18393.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 2000 3.2e-05 4096 0.2 2265 864000 408.956 195.522 11893.9 5794.26 18293.3 18293.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 2000 3.2e-05 4096 0.2 2265 863744 411.447 195.763 12001.6 5808.49 18417.9 18418.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 2000 3.2e-05 4096 0.2 2265 864000 416.338 196.714 11881.7 5831 18326.4 18326.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 2000 3.2e-05 4096 0.2 2265 860160 414.414 195.838 11319.1 5822.93 17752.9 17753.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 2000 3.2e-05 4096 0.2 2265 860160 414.35 196.003 13020.1 5823.97 19455 19455.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 2000 3.2e-05 4096 0.2 2265 864000 408.08 195.384 13264.6 5769.81 19638.5 19638.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 2000 3.2e-05 4096 0.2 2265 860160 413.936 195.846 12034.7 5808.63 18453.7 18454.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 2000 3.2e-05 4096 0.2 2260 866304 409.013 195.41 9240.84 5827.75 15673.6 15674.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 2000 3.2e-05 4096 0.2 2260 866560 409.768 195.757 10404.6 5786.44 16797.1 16797.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 2000 3.2e-05 4096 0.2 2260 866304 409.29 195.608 9662.18 5805.43 16073.1 16073.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 2000 3.2e-05 4096 0.2 2260 865536 413.253 196.179 9793.77 5873.39 16277.2 16277.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 2000 3.2e-05 4096 0.2 2260 864256 411.654 195.525 9552.48 5811 15971.2 15971.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 2000 3.2e-05 4096 0.2 2260 864000 411.454 195.802 12086.6 5809.54 18504 18504.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 2000 3.2e-05 4096 0.2 2260 861696 415.821 196.482 8338 5836.24 14787.1 14787.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 2000 3.2e-05 4096 0.2 2260 865280 411.387 195.798 11774.3 5794.52 18176.6 18177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 2000 3.2e-05 4096 0.2 2260 865280 411.007 195.809 8160.37 5823.41 14591.2 14591.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 2000 3.2e-05 4096 0.2 2260 866304 408.198 195.36 11042.2 5784.31 17430.6 17431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 2000 3.2e-05 4096 0.2 2260 860160 414.284 196.03 7747.58 5829.14 14187.6 14188.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 2000 3.2e-05 4096 0.2 2260 864000 408.849 195.505 11436.3 5768.94 17810.2 17810.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 2000 3.2e-05 4096 0.2 2260 864000 408.026 195.361 7982.5 5789.86 14376.3 14376.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 2000 3.2e-05 4096 0.2 2260 863744 411.134 195.747 14420.3 5794.02 20821.8 20822.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 2000 3.2e-05 4096 0.2 2260 860160 409.452 195.048 9513.75 5771.86 15890.7 15891.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 2000 3.2e-05 4096 0.2 2260 864000 416.005 196.702 13934.7 5885.67 20433.7 20434.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 2000 3.2e-05 4096 0.2 2260 860160 421.401 197.708 9353.14 5857.75 15830.6 15831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 2000 3.2e-05 4096 0.2 2260 860160 414.206 195.796 13541.8 5826.94 19979.3 19979.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 2000 3.2e-05 4096 0.2 2260 860160 413.88 195.85 9060.12 5804.31 15474.7 15475.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 2000 3.2e-05 4096 0.2 2260 860160 414.43 196.069 11840.7 5824.15 18276 18276.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 2000 3.2e-05 4096 0.2 2260 860160 415.03 196.096 8214.71 5830.42 14656.8 14657.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 2000 3.2e-05 4096 0.2 2260 864000 408.201 195.393 12173.8 5770.6 18548.6 18549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 2000 3.2e-05 4096 0.2 2260 857600 420.248 198.283 8738.77 5867.13 15225 15225.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 2000 3.2e-05 4096 0.2 2256 865280 411.449 195.62 9120.02 5795.31 15523 15523.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 2000 3.2e-05 4096 0.2 2256 865280 412.899 196.037 9595.1 5795.49 16000.1 16000.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 2000 3.2e-05 4096 0.2 2256 864768 413.522 196.1 9443.4 5825.84 15879.4 15879.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 2000 3.2e-05 4096 0.2 2256 863232 415.132 196.432 6107.63 5894.92 12614.7 12615.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 2000 3.2e-05 4096 0.2 2256 865536 412.799 196.159 10939.5 5796.53 17345.6 17346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 2000 3.2e-05 4096 0.2 2256 863744 411.359 195.735 6884.26 5843.71 13335.7 13336.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 2000 3.2e-05 4096 0.2 2256 864256 411.334 195.546 10189.4 5800.39 16597.3 16597.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 2000 3.2e-05 4096 0.2 2256 860160 414.175 195.837 6490.37 5826.31 12927.3 12927.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 2000 3.2e-05 4096 0.2 2256 864000 411.495 195.821 11599.7 5790.26 17997.9 17998.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 2000 3.2e-05 4096 0.2 2256 861696 415.891 196.522 8081.5 5824.77 14519.3 14519.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 2000 3.2e-05 4096 0.2 2256 865280 411.479 195.842 11077.6 5814.12 17499.7 17500.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 2000 3.2e-05 4096 0.2 2256 865280 410.958 195.844 7856.77 5815.44 14279.6 14280.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 2000 3.2e-05 4096 0.2 2256 863232 414.753 196.422 13908.4 5818.29 20338.5 20338.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 2000 3.2e-05 4096 0.2 2256 860160 414.187 196.034 9012.91 5807.33 15431 15431.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 2000 3.2e-05 4096 0.2 2256 860800 415.348 196.525 13737.1 5803.85 20153.4 20153.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 2000 3.2e-05 4096 0.2 2256 857600 421.272 197.352 9262.99 5839.08 15721.3 15721.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 2000 3.2e-05 4096 0.2 2256 863744 411.21 195.77 13561.3 5808.77 19977.6 19978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 2000 3.2e-05 4096 0.2 2256 860160 409.462 195.059 8867.93 5781.97 15255 15255.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 2000 3.2e-05 4096 0.2 2256 864000 415.98 196.686 13053.9 5814.69 19481.8 19482.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 2000 3.2e-05 4096 0.2 2256 860160 421.537 197.713 8372.14 5851.93 14843.9 14844.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 2000 3.2e-05 4096 0.2 2256 860160 414.175 195.81 12424.6 5827.63 18862.8 18863.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 2000 3.2e-05 4096 0.2 2256 860160 413.902 195.837 8492.06 5818.26 14920.7 14921.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 2000 3.2e-05 4096 0.2 2275 864256 413.063 195.947 10377.3 5861.67 16848.6 16849.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 2000 3.2e-05 4096 0.2 2275 864000 415.496 196.485 9301.11 5829.02 15742.7 15743.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 2000 3.2e-05 4096 0.2 2275 862720 416.574 196.784 5973.1 5898.93 12486 12486.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 2000 3.2e-05 4096 0.2 2275 864768 413.309 196.1 9941.18 5821.01 16372.2 16372.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 2000 3.2e-05 4096 0.2 2275 863232 414.949 196.399 6424.37 5836.63 12872.9 12873.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 2000 3.2e-05 4096 0.2 2275 863744 416.056 196.768 10583.1 5830.24 17026.8 17027.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 2000 3.2e-05 4096 0.2 2275 860160 417.641 196.914 6653.38 5846.87 13115.4 13115.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 2000 3.2e-05 4096 0.2 2275 862208 415.022 196.171 10723.9 5811.85 17147.5 17148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 2000 3.2e-05 4096 0.2 2275 860160 414.232 195.827 6856.58 5877.68 13344.9 13345.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 2000 3.2e-05 4096 0.2 2275 861696 415.515 196.503 11716.5 5827.8 18156.9 18157.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 2000 3.2e-05 4096 0.2 2275 861696 415.913 196.507 8345.98 5824.75 14783.7 14784.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 2000 3.2e-05 4096 0.2 2275 862720 416.162 196.739 11362.8 5822.19 17798.5 17798.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 2000 3.2e-05 4096 0.2 2275 860160 420.628 197.364 7900.06 5929.22 14447.9 14448.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 2000 3.2e-05 4096 0.2 2275 863232 414.665 196.416 13736.5 5822.61 20170.7 20171.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 2000 3.2e-05 4096 0.2 2275 860160 414.134 196.059 9200.05 5803.13 15614 15614.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 2000 3.2e-05 4096 0.2 2275 860800 415.277 196.487 13817 5823.81 20253.2 20253.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 2000 3.2e-05 4096 0.2 2275 857600 421.392 197.33 9186.84 5844.11 15650.3 15650.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 2000 3.2e-05 4096 0.2 2275 860160 417.557 196.948 13269.2 5827.74 19712 19712.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 2000 3.2e-05 4096 0.2 2275 852992 421.448 197.265 8576.36 5865.91 15061.6 15062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 2000 3.2e-05 4096 0.2 2275 864000 416.02 196.697 12866.7 5811.3 19291.3 19291.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 2000 3.2e-05 4096 0.2 2275 860160 421.52 197.698 8577.5 5910.85 15108.1 15108.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 2000 3.2e-05 4096 0.2 2275 860160 414.2 195.815 12292.9 5801.9 18705.4 18705.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 2000 3.2e-05 4096 0.2 2275 860160 413.826 195.795 8805.34 5808.45 15224 15224.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 2000 3.2e-05 4096 0.2 2272 866304 408.741 195.384 9074.16 5784.25 15463.1 15463.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 2000 3.2e-05 4096 0.2 2272 864256 411.433 195.54 5813.64 5790.87 12212.1 12212.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 2000 3.2e-05 4096 0.2 2272 865280 412.689 196.07 9296.03 5799.37 15704.8 15705.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 2000 3.2e-05 4096 0.2 2272 865280 411.537 195.811 5993.72 5869.73 12471.4 12471.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 2000 3.2e-05 4096 0.2 2272 866304 408.707 195.585 10059 5784.55 16448.5 16449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 2000 3.2e-05 4096 0.2 2272 866304 408.116 195.37 6391.75 5811.41 12807.2 12807.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 2000 3.2e-05 4096 0.2 2272 865536 412.949 196.173 9807.13 5818 16234.9 16235.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 2000 3.2e-05 4096 0.2 2272 863744 411.508 195.751 6301.59 5813.66 12723.1 12723.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 2000 3.2e-05 4096 0.2 2272 860160 418.848 197.209 5153.71 5831.82 11602.2 11602.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 2000 3.2e-05 4096 0.2 2272 864256 411.359 195.548 9642.67 5815.01 16065.2 16065.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 2000 3.2e-05 4096 0.2 2272 860160 414.273 195.828 6251.57 5822.05 12684.3 12684.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 2000 3.2e-05 4096 0.2 2272 860160 414.368 196.03 5171.8 5807.44 11590.2 11590.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 2000 3.2e-05 4096 0.2 2272 864000 411.225 195.835 14051.3 5789.17 20448.1 20448.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 2000 3.2e-05 4096 0.2 2272 861696 415.857 196.562 9145.21 5814.47 15572.7 15573.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 2000 3.2e-05 4096 0.2 2272 857088 420.129 197.011 7457.53 5899.68 13975 13975.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 2000 3.2e-05 4096 0.2 2272 865280 411.278 195.841 13317.4 5794.13 19719.3 19719.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 2000 3.2e-05 4096 0.2 2272 865280 410.955 195.839 8908.61 5798.19 15314.2 15314.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 2000 3.2e-05 4096 0.2 2272 860160 421.379 197.735 7476.48 5869.42 13965.6 13966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 2000 3.2e-05 4096 0.2 2272 866304 407.974 195.354 12515.2 5801.53 18920.6 18921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 2000 3.2e-05 4096 0.2 2272 860160 414.34 196.052 8115.12 5821.19 14547.3 14547.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 2000 3.2e-05 4096 0.2 2272 857088 411.054 195.238 6963.69 5786.78 13357.3 13357.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 2000 3.2e-05 4096 0.2 2272 860800 415.198 196.488 12272 5808.05 18692.3 18692.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 2000 3.2e-05 4096 0.2 2272 857600 421.384 197.35 8641.04 5865.19 15125.5 15126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 2000 3.2e-05 4096 0.2 2272 854400 420.062 196.907 7101.09 5843.86 13562.5 13563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 2000 3.2e-05 4096 0.2 2272 863744 411.184 195.746 12086.4 5788.25 18482.2 18482.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 2000 3.2e-05 4096 0.2 2272 860160 409.456 195.037 8431.13 5846.85 14883 14883.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 2000 3.2e-05 4096 0.2 2272 860160 417.2 196.923 6887.97 5835.8 13338.5 13339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 2000 3.2e-05 4096 0.2 2272 864000 416.049 196.677 11936.3 5808.79 18358.4 18358.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 2000 3.2e-05 4096 0.2 2272 860160 421.42 197.746 8348.57 5853.44 14821.8 14822.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 2000 3.2e-05 4096 0.2 2272 852480 428.299 199.16 6980.15 5874.68 13482.9 13483.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 2000 3.2e-05 4096 0.2 2272 860160 414.218 195.824 11756.5 5802.09 18169.2 18169.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 2000 3.2e-05 4096 0.2 2272 860160 413.9 195.823 8000.62 5809.77 14420.7 14421.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 2000 3.2e-05 4096 0.2 2272 860160 414.895 196.092 7344.98 5807.08 13763.6 13764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 2000 3.2e-05 4096 0.2 2280 864256 413.198 195.923 9245.51 5806.85 15662.1 15662.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 2000 3.2e-05 4096 0.2 2280 862208 415.084 196.169 5944.74 5832.92 12389.5 12389.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 2000 3.2e-05 4096 0.2 2280 864000 414.755 196.469 10582.2 5809.24 17003.3 17003.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 2000 3.2e-05 4096 0.2 2280 862720 416.042 196.76 6674 5849.42 13136.8 13137.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 2000 3.2e-05 4096 0.2 2280 864000 415.944 196.701 5434.88 5814.64 11862.7 11863.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 2000 3.2e-05 4096 0.2 2280 863232 415.764 196.634 9672.73 5815.99 16101.7 16102.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 2000 3.2e-05 4096 0.2 2280 863232 414.829 196.425 6285.18 5837.34 12734.3 12734.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 2000 3.2e-05 4096 0.2 2280 861696 415.794 196.517 5187.47 5816.43 11616.8 11617.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 2000 3.2e-05 4096 0.2 2280 863744 415.876 196.767 13744.1 5815.52 20172.9 20173.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 2000 3.2e-05 4096 0.2 2280 860160 417.476 196.93 8602.29 5826.88 15044.1 15044.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 2000 3.2e-05 4096 0.2 2280 860160 418.738 197.221 7015.37 5831.57 13463.5 13463.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 2000 3.2e-05 4096 0.2 2280 862208 414.741 196.187 12621.4 5816.44 19049.4 19049.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 2000 3.2e-05 4096 0.2 2280 860160 414.097 195.822 7744.72 5826.63 14181.8 14182.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 2000 3.2e-05 4096 0.2 2280 860160 414.267 196.024 6368.59 5801.41 12780.9 12781.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 2000 3.2e-05 4096 0.2 2280 861696 415.292 196.507 13087.7 5813.32 19513.5 19513.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 2000 3.2e-05 4096 0.2 2280 861696 415.833 196.492 8446.49 5810.92 14870.3 14870.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 2000 3.2e-05 4096 0.2 2280 857088 419.947 197.01 7444.16 5827.39 13889.1 13889.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 2000 3.2e-05 4096 0.2 2280 857088 411.084 195.254 6679.29 5789.33 13075.5 13075.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 2000 3.2e-05 4096 0.2 2280 862720 416.003 196.754 12251.4 5823.23 18688 18688.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 2000 3.2e-05 4096 0.2 2280 860160 420.769 197.385 8421.1 5872.99 14912.9 14913.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 2000 3.2e-05 4096 0.2 2280 860160 421.481 197.705 7029.38 5857.76 13506.9 13507.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 2000 3.2e-05 4096 0.2 2280 849920 428.134 198.628 6998.07 5886.66 13512.1 13512.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 2000 3.2e-05 4096 0.2 2280 863232 414.755 196.425 11755.6 5818.36 18185.7 18186.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 2000 3.2e-05 4096 0.2 2280 860160 414.263 196.035 8248.34 5817.25 14676.5 14676.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 2000 3.2e-05 4096 0.2 2280 857088 411.051 195.265 6770.1 5792.48 13169.5 13169.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 2000 3.2e-05 4096 0.2 2280 860160 414.984 196.067 6344.95 5810.51 12767.1 12767.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 2000 3.2e-05 4096 0.2 2280 860800 415.3 196.516 12022.8 5803.45 18438.7 18439.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 2000 3.2e-05 4096 0.2 2280 857600 421.402 197.346 8145.87 5863.97 14629.2 14629.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 2000 3.2e-05 4096 0.2 2280 854400 420.069 196.938 7300.19 5824.34 13742.1 13742.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 2000 3.2e-05 4096 0.2 2280 857600 420.32 198.312 6481.74 5842.69 12943.7 12944.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 2000 3.2e-05 4096 0.2 2256 864256 412.843 195.916 9835.73 5810.48 16255.6 16256.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 2000 3.2e-05 4096 0.2 2256 862208 414.783 196.148 6247.8 5833.12 12692.4 12692.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 2000 3.2e-05 4096 0.2 2256 863232 414.712 196.403 5180.58 5818.34 11610.6 11611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 2000 3.2e-05 4096 0.2 2256 864000 414.933 196.494 9524.4 5830.6 15967 15967.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 2000 3.2e-05 4096 0.2 2256 862720 415.998 196.761 6191.53 5842.25 12647.1 12647.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 2000 3.2e-05 4096 0.2 2256 864000 416.102 196.715 5087.91 5809.34 11510.7 11511.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 2000 3.2e-05 4096 0.2 2256 864768 412.835 196.132 13188.2 5826.18 19624 19624.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 2000 3.2e-05 4096 0.2 2256 863232 414.651 196.416 8274.03 5820.7 14706.4 14706.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 2000 3.2e-05 4096 0.2 2256 861696 415.867 196.514 6694.39 5810.63 13118 13118.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 2000 3.2e-05 4096 0.2 2256 860160 414.218 196.035 5629.29 5807.58 12047.7 12048.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 2000 3.2e-05 4096 0.2 2256 863744 415.822 196.772 12151.9 5820.61 18585.7 18586.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 2000 3.2e-05 4096 0.2 2256 860160 417.581 196.93 7684.09 5851.44 14150.6 14151.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 2000 3.2e-05 4096 0.2 2256 860160 418.693 197.231 6302.85 5827.96 12747.3 12747.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 2000 3.2e-05 4096 0.2 2256 852992 421.299 197.317 5660.73 5847.64 12127.6 12128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 2000 3.2e-05 4096 0.2 2256 862208 414.745 196.171 11521.1 5811.36 17944 17944.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 2000 3.2e-05 4096 0.2 2256 860160 414.178 195.817 7368.91 5826.93 13806.4 13806.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 2000 3.2e-05 4096 0.2 2256 860160 414.265 196.044 6055.19 5860.1 12526.2 12526.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 2000 3.2e-05 4096 0.2 2256 860160 413.794 195.825 5313.2 5804.05 11727.4 11727.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 2000 3.2e-05 4096 0.2 2256 861696 415.304 196.497 11735.4 5830.22 18178 18178.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 2000 3.2e-05 4096 0.2 2256 861696 415.888 196.539 8095.19 5831.52 14539.8 14540.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 2000 3.2e-05 4096 0.2 2256 857088 419.993 197.043 6812.36 5824.31 13254.3 13254.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 2000 3.2e-05 4096 0.2 2256 857088 411.01 195.221 6808.79 5792.56 13208.2 13208.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 2000 3.2e-05 4096 0.2 2256 862720 416.032 196.782 11607.9 5842.51 18063.8 18064.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 2000 3.2e-05 4096 0.2 2256 860160 420.625 197.367 8196 5852.19 14666.8 14667.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 2000 3.2e-05 4096 0.2 2256 860160 421.426 197.672 6790.56 5857.89 13268.1 13268.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 2000 3.2e-05 4096 0.2 2256 849920 428.152 198.596 6190.94 5882.96 12701.2 12701.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 2000 3.2e-05 4096 0.2 2300 861184 417.635 197.02 10555.3 5847.8 17018.3 17018.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 2000 3.2e-05 4096 0.2 2300 860160 418.065 196.914 6683.79 5848.26 13147.6 13148.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 2000 3.2e-05 4096 0.2 2300 860160 419.377 197.295 5467.84 5865.23 11950.3 11950.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 2000 3.2e-05 4096 0.2 2300 861440 419.07 197.405 9775.61 5841.08 16233.8 16234.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 2000 3.2e-05 4096 0.2 2300 860160 419.916 197.491 6265.27 5870.32 12753.6 12754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 2000 3.2e-05 4096 0.2 2300 860160 422.185 197.935 5224.58 5855.42 11700.7 11701.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 2000 3.2e-05 4096 0.2 2300 860160 420.685 197.379 4510.23 5877.43 11006.3 11006.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 2000 3.2e-05 4096 0.2 2300 861696 417.722 197.122 13270.8 5854.6 19740.8 19741.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 2000 3.2e-05 4096 0.2 2300 860160 419.333 197.316 8188.75 5851.09 14657.1 14657.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 2000 3.2e-05 4096 0.2 2300 857088 426.662 197.837 6703.44 5863.19 13191.7 13192.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 2000 3.2e-05 4096 0.2 2300 854016 425.708 198.06 5687.41 5873.31 12185.1 12185.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 2000 3.2e-05 4096 0.2 2300 861952 418.963 197.413 12197 5835.36 18649.4 18649.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 2000 3.2e-05 4096 0.2 2300 860160 417.621 196.933 7735.39 5847.35 14197.9 14198.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 2000 3.2e-05 4096 0.2 2300 860160 418.826 197.215 6337.11 5827.53 12781.3 12781.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 2000 3.2e-05 4096 0.2 2300 852992 421.439 197.27 5682.32 5856.43 12158 12158.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 2000 3.2e-05 4096 0.2 2300 860160 417.973 196.916 11814.2 5832.57 18262.2 18262.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 2000 3.2e-05 4096 0.2 2300 856064 420.433 197.268 7624.76 5870.88 14113.9 14114.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 2000 3.2e-05 4096 0.2 2300 854016 425.565 198.057 6330.61 5869.08 12823.9 12824.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 2000 3.2e-05 4096 0.2 2300 851968 432.308 198.461 5530.98 5896.19 12058.5 12059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 2000 3.2e-05 4096 0.2 2300 859392 419.13 197.407 12419.7 5834.29 18871.2 18871.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 2000 3.2e-05 4096 0.2 2300 857088 423.521 197.868 8807.01 5879.44 15308.4 15308.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 2000 3.2e-05 4096 0.2 2300 857088 419.983 196.995 7246.94 5824.28 13688.8 13689.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 2000 3.2e-05 4096 0.2 2300 847872 429.841 198.818 6727.24 5887.17 13243.6 13244.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 2000 3.2e-05 4096 0.2 2300 852480 428.235 199.132 6222.66 5881.6 12732.2 12732.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 2000 3.2e-05 4096 0.2 2300 860160 419.776 197.464 12006.1 5849.96 18473.9 18474.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 2000 3.2e-05 4096 0.2 2300 860160 420.658 197.356 8194.99 5876.96 14690.5 14691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 2000 3.2e-05 4096 0.2 2300 860160 421.405 197.662 7130.82 5853.62 13604.1 13604.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 2000 3.2e-05 4096 0.2 2300 849920 428.256 198.597 6400.32 5882.13 12909.9 12910.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 2000 3.2e-05 4096 0.2 2300 857600 420.353 198.278 6228.04 5898.22 12745.5 12746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 2000 3.2e-05 4096 0.2 2280 861184 417.659 197.017 9611.63 5843.39 16070.3 16070.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 2000 3.2e-05 4096 0.2 2280 860160 418.039 196.916 6250.32 5854.71 12720.6 12721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 2000 3.2e-05 4096 0.2 2280 860160 419.371 197.325 5083.29 5856.47 11557 11557.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 2000 3.2e-05 4096 0.2 2280 856064 420.61 197.283 4392.95 5859.17 10870.6 10871.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 2000 3.2e-05 4096 0.2 2280 861440 418.817 197.416 13163.4 5841.99 19622.2 19622.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 2000 3.2e-05 4096 0.2 2280 860160 419.701 197.509 8132.59 5855.17 14605.6 14606.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 2000 3.2e-05 4096 0.2 2280 860160 422.243 197.913 6677.4 5852.26 13150.4 13150.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 2000 3.2e-05 4096 0.2 2280 860160 420.668 197.38 5656.86 5851.78 12127.3 12127.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 2000 3.2e-05 4096 0.2 2280 861696 417.686 197.158 12113.6 5839.41 18568.4 18568.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 2000 3.2e-05 4096 0.2 2280 860160 419.435 197.289 7561.74 5855.38 14034.4 14034.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 2000 3.2e-05 4096 0.2 2280 857088 423.537 197.892 6216.86 5860.34 12699.3 12699.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 2000 3.2e-05 4096 0.2 2280 854016 425.571 198.06 5566 5869.33 12059.5 12059.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 2000 3.2e-05 4096 0.2 2280 860160 421.373 197.715 4872.71 5852.18 11344.5 11345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 2000 3.2e-05 4096 0.2 2280 861952 418.983 197.442 11558.6 5860.24 18035.9 18036.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 2000 3.2e-05 4096 0.2 2280 860160 417.497 196.924 7306.19 5848.21 13769.4 13769.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 2000 3.2e-05 4096 0.2 2280 860160 418.805 197.213 6174.08 5827.78 12618.5 12618.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 2000 3.2e-05 4096 0.2 2280 852992 421.476 197.31 5366.01 5903.78 11889.2 11889.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 2000 3.2e-05 4096 0.2 2280 851200 426.946 198.259 4738.78 5876.97 11241.5 11242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 2000 3.2e-05 4096 0.2 2280 860160 417.916 196.923 10652.5 5860.18 17128.1 17128.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 2000 3.2e-05 4096 0.2 2280 856064 420.52 197.312 7115.18 5870.98 13604.6 13605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 2000 3.2e-05 4096 0.2 2280 854016 425.751 198.083 5877.68 5869.12 12371.3 12371.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 2000 3.2e-05 4096 0.2 2280 851968 428.027 198.521 5283.71 5896.92 11807.8 11808.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 2000 3.2e-05 4096 0.2 2280 849920 428.153 198.607 4816.34 5902.94 11346.6 11347.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 2000 3.2e-05 4096 0.2 2304 864256 412.861 195.93 9544.09 5830.7 15984.2 15984.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 2000 3.2e-05 4096 0.2 2304 862208 414.751 196.198 6100.99 5832.94 12545.5 12545.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 2000 3.2e-05 4096 0.2 2304 863232 414.673 196.428 5073.74 5873.96 11559.4 11559.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 2000 3.2e-05 4096 0.2 2304 860160 414.142 195.843 4359.29 5827.02 10796.9 10797.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 2000 3.2e-05 4096 0.2 2304 864000 414.564 196.516 12782.1 5829.54 19223.3 19223.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 2000 3.2e-05 4096 0.2 2304 862720 416.073 196.756 7719.5 5844.12 14177 14177.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 2000 3.2e-05 4096 0.2 2304 864000 415.937 196.666 6419.21 5811.22 12843.6 12844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 2000 3.2e-05 4096 0.2 2304 860160 420.737 197.374 5489.03 5850.75 11958.5 11958.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 2000 3.2e-05 4096 0.2 2304 857600 421.344 197.374 5025.24 5843.36 11487.9 11488.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 2000 3.2e-05 4096 0.2 2304 863232 415.312 196.64 11764.7 5842.21 18219.4 18219.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 2000 3.2e-05 4096 0.2 2304 863232 414.675 196.442 7354.04 5842.9 13808.7 13809.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 2000 3.2e-05 4096 0.2 2304 861696 415.795 196.506 6061.14 5867.76 12541.8 12542.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 2000 3.2e-05 4096 0.2 2304 860160 414.21 196.026 5329.21 5807.28 11747.3 11747.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 2000 3.2e-05 4096 0.2 2304 860160 421.413 197.7 4716.15 5872.64 11208.5 11208.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 2000 3.2e-05 4096 0.2 2304 863744 415.888 196.77 11007.9 5820.4 17441.6 17442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 2000 3.2e-05 4096 0.2 2304 860160 417.55 196.907 7026.18 5847.55 13488.8 13489.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 2000 3.2e-05 4096 0.2 2304 860160 418.695 197.231 5952.81 5827.65 12397 12397.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 2000 3.2e-05 4096 0.2 2304 852992 421.328 197.278 5167.23 5847.94 11634.4 11634.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 2000 3.2e-05 4096 0.2 2304 851200 427.017 198.256 4583.57 5888.39 11097.8 11098.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 2000 3.2e-05 4096 0.2 2304 862208 414.861 196.195 10662.5 5831.28 17105.4 17105.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 2000 3.2e-05 4096 0.2 2304 860160 414.065 195.815 6987.18 5822.87 13420.5 13421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 2000 3.2e-05 4096 0.2 2304 860160 414.291 196.044 5772.52 5803.15 12186.6 12187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 2000 3.2e-05 4096 0.2 2304 860160 413.786 195.809 5223.6 5804.29 11638.1 11638.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 2000 3.2e-05 4096 0.2 2304 849920 428.144 198.601 4721.29 5919.59 11274.1 11274.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 2000 3.2e-05 4096 0.2 2304 860160 414.868 196.081 4438.45 5829.95 10879.9 10880.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 2000 3.2e-05 4096 0.2 2304 864256 414.55 196.448 9613 5839.24 16063.8 16064.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 2000 3.2e-05 4096 0.2 2304 863232 414.37 196.353 10757.8 5837.7 17206.8 17207.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 2000 3.2e-05 4096 0.2 2304 862208 414.743 196.195 6948.43 5832.83 13392.8 13393.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 2000 3.2e-05 4096 0.2 2304 863232 414.65 196.422 5685.62 5817.56 12114.9 12115.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 2000 3.2e-05 4096 0.2 2304 860160 414.068 195.804 5060.89 5808.49 11479.8 11480.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 2000 3.2e-05 4096 0.2 2304 860160 420.642 197.426 4630.65 5896.11 11145.4 11145.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 2000 3.2e-05 4096 0.2 2304 860160 414.223 196.039 4295.45 5827.44 10733.7 10734.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 2000 3.2e-05 4096 0.2 2304 852992 421.35 197.301 3995.96 5859.69 10474.9 10475.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 2000 3.2e-05 4096 0.2 2304 860160 413.769 195.795 3834.26 5820.41 10264.8 10265.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 2000 3.2e-05 4096 0.2 2280 852992 421.39 197.282 3612.28 5868.39 10099.9 10100.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 2000 3.2e-05 4096 0.2 2304 852992 421.426 197.272 3569.84 5867.46 10056.6 10057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 2000 3.2e-05 4096 0.2 2300 851200 426.964 198.264 3663.45 5888.51 10177.8 10178.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 2000 3.2e-05 4096 0.2 2256 851200 426.913 198.259 3547.45 5892.75 10065.9 10066.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 2000 3.2e-05 4096 0.2 2272 860160 414.215 195.776 4177.34 5819.61 10607.5 10607.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 2000 3.2e-05 4096 0.2 2272 860160 419.857 198.41 6275.48 5876.76 12771.1 12771.5
