{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"0.168",
   "Default View_TopLeft":"-1369,0",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port C0_SYS_CLK -pg 1 -lvl 0 -x 0 -y 780 -defaultsOSRD
preplace port C0_DDR4 -pg 1 -lvl 5 -x 1740 -y 680 -defaultsOSRD
preplace port GMII -pg 1 -lvl 5 -x 1740 -y 960 -defaultsOSRD
preplace port MDIO -pg 1 -lvl 5 -x 1740 -y 980 -defaultsOSRD
preplace port ETH_CLK125 -pg 1 -lvl 5 -x 1740 -y 1240 -defaultsOSRD
preplace port ETH_CLK125_90 -pg 1 -lvl 5 -x 1740 -y 1260 -defaultsOSRD
preplace port ETH_CLK25 -pg 1 -lvl 5 -x 1740 -y 1280 -defaultsOSRD
preplace port ETH_CLK10 -pg 1 -lvl 5 -x 1740 -y 1300 -defaultsOSRD
preplace port ETH_resetn -pg 1 -lvl 5 -x 1740 -y 1320 -defaultsOSRD
preplace port Clk100 -pg 1 -lvl 5 -x 1740 -y 1020 -defaultsOSRD
preplace port Clk50 -pg 1 -lvl 5 -x 1740 -y 1040 -defaultsOSRD
preplace port Rst_N -pg 1 -lvl 5 -x 1740 -y 1000 -defaultsOSRD
preplace portBus LED_N -pg 1 -lvl 5 -x 1740 -y 420 -defaultsOSRD
preplace inst zynq_ultra_ps_e -pg 1 -lvl 3 -x 830 -y 980 -swap {40 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 0 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 98 97 99 105 106 102 104 100 103 101} -defaultsOSRD -pinDir M_AXI_HPM0_FPD left -pinY M_AXI_HPM0_FPD 20L -pinDir M_AXI_HPM0_LPD left -pinY M_AXI_HPM0_LPD 0L -pinDir GMII_ENET1 right -pinY GMII_ENET1 0R -pinDir MDIO_ENET1 right -pinY MDIO_ENET1 20R -pinDir maxihpm0_fpd_aclk left -pinY maxihpm0_fpd_aclk 60L -pinDir maxihpm0_lpd_aclk left -pinY maxihpm0_lpd_aclk 40L -pinBusDir emio_enet1_tsu_inc_ctrl left -pinBusY emio_enet1_tsu_inc_ctrl 80L -pinDir emio_enet1_tsu_timer_cmp_val right -pinY emio_enet1_tsu_timer_cmp_val 120R -pinBusDir emio_enet0_enet_tsu_timer_cnt right -pinBusY emio_enet0_enet_tsu_timer_cnt 140R -pinDir emio_enet1_ext_int_in left -pinY emio_enet1_ext_int_in 100L -pinBusDir emio_enet1_dma_bus_width right -pinBusY emio_enet1_dma_bus_width 100R -pinDir pl_resetn0 right -pinY pl_resetn0 40R -pinDir pl_clk0 right -pinY pl_clk0 80R -pinDir pl_clk1 right -pinY pl_clk1 60R
preplace inst system_management_wiz -pg 1 -lvl 3 -x 830 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 32 20 21 22 23 24 25 26 27 28 29 30 31 33} -defaultsOSRD -pinDir S_AXI_LITE left -pinY S_AXI_LITE 0L -pinDir Vp_Vn left -pinY Vp_Vn 20L -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aresetn right -pinY s_axi_aresetn 240R -pinDir ip2intc_irpt right -pinY ip2intc_irpt 0R -pinDir user_temp_alarm_out right -pinY user_temp_alarm_out 20R -pinDir vccint_alarm_out right -pinY vccint_alarm_out 40R -pinDir vccpsintlp_alarm_out right -pinY vccpsintlp_alarm_out 60R -pinDir vccpsintfp_alarm_out right -pinY vccpsintfp_alarm_out 80R -pinDir vccpsaux_alarm_out right -pinY vccpsaux_alarm_out 100R -pinDir vccaux_alarm_out right -pinY vccaux_alarm_out 120R -pinDir ot_out right -pinY ot_out 140R -pinBusDir channel_out right -pinBusY channel_out 160R -pinDir eoc_out right -pinY eoc_out 180R -pinDir alarm_out right -pinY alarm_out 200R -pinDir eos_out right -pinY eos_out 220R -pinDir busy_out right -pinY busy_out 260R
preplace inst led -pg 1 -lvl 3 -x 830 -y 440 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir GPIO right -pinY GPIO 0R -pinDir GPIO.gpio_io_o right -pinY GPIO.gpio_io_o 20R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn right -pinY s_axi_aresetn 40R
preplace inst ddr4 -pg 1 -lvl 3 -x 830 -y 680 -swap {18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 0 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 59 62 60 56 61 57 58} -defaultsOSRD -pinDir C0_SYS_CLK left -pinY C0_SYS_CLK 20L -pinDir C0_DDR4 right -pinY C0_DDR4 0R -pinDir C0_DDR4_S_AXI left -pinY C0_DDR4_S_AXI 0L -pinDir c0_init_calib_complete right -pinY c0_init_calib_complete 80R -pinDir dbg_clk right -pinY dbg_clk 140R -pinBusDir dbg_bus right -pinBusY dbg_bus 100R -pinDir c0_ddr4_ui_clk right -pinY c0_ddr4_ui_clk 20R -pinDir c0_ddr4_ui_clk_sync_rst right -pinY c0_ddr4_ui_clk_sync_rst 120R -pinDir c0_ddr4_aresetn right -pinY c0_ddr4_aresetn 40R -pinDir sys_rst right -pinY sys_rst 60R
preplace inst smartconnect_1 -pg 1 -lvl 2 -x 190 -y 680 -swap {40 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 0 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 77 76} -defaultsOSRD -pinDir S00_AXI right -pinY S00_AXI 20R -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir aclk right -pinY aclk 60R -pinDir aresetn right -pinY aresetn 40R
preplace inst clk_wiz_0 -pg 1 -lvl 4 -x 1530 -y 1100 -defaultsOSRD -pinDir resetn left -pinY resetn 0L -pinDir clk_in1 left -pinY clk_in1 20L -pinDir clk_out1 right -pinY clk_out1 140R -pinDir clk_out2 right -pinY clk_out2 160R -pinDir clk_out3 right -pinY clk_out3 180R -pinDir clk_out4 right -pinY clk_out4 200R -pinDir locked right -pinY locked 220R
preplace inst smartconnect_0 -pg 1 -lvl 2 -x 190 -y 240 -swap {60 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 0 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 40 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81} -defaultsOSRD -pinDir S00_AXI right -pinY S00_AXI 40R -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir M01_AXI right -pinY M01_AXI 20R -pinDir aclk right -pinY aclk 60R -pinDir aresetn right -pinY aresetn 80R
preplace inst ps_sys_rst -pg 1 -lvl 4 -x 1530 -y 240 -swap {9 8 0 1 2 5 6 7 4 3} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 120L -pinDir ext_reset_in left -pinY ext_reset_in 100L -pinDir aux_reset_in left -pinY aux_reset_in 0L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 20L -pinDir dcm_locked left -pinY dcm_locked 40L -pinDir mb_reset right -pinY mb_reset 0R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 20R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 40R -pinBusDir interconnect_aresetn left -pinBusY interconnect_aresetn 80L -pinBusDir peripheral_aresetn left -pinBusY peripheral_aresetn 60L
preplace inst ddr4_sys_rst -pg 1 -lvl 4 -x 1530 -y 480 -swap {4 8 0 2 1 5 6 9 7 3} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 80L -pinDir ext_reset_in left -pinY ext_reset_in 120L -pinDir aux_reset_in left -pinY aux_reset_in 0L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 40L -pinDir dcm_locked left -pinY dcm_locked 20L -pinDir mb_reset right -pinY mb_reset 0R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 20R -pinBusDir peripheral_reset left -pinBusY peripheral_reset 140L -pinBusDir interconnect_aresetn left -pinBusY interconnect_aresetn 100L -pinBusDir peripheral_aresetn left -pinBusY peripheral_aresetn 60L
preplace netloc zynq_ultra_ps_e_pl_clk0 1 2 3 400 920 1280 900 1720
preplace netloc ps_sys_rst_peripheral_aresetn 1 3 1 1240 300n
preplace netloc zynq_ultra_ps_e_pl_resetn0 1 3 2 1340 1000 NJ
preplace netloc ps_sys_rst_interconnect_aresetn 1 2 2 420 380 1220J
preplace netloc ddr4_c0_ddr4_ui_clk 1 2 2 300 900 1220
preplace netloc ddr4_sys_rst_peripheral_aresetn 1 3 1 1240 540n
preplace netloc ddr4_sys_rst_peripheral_reset 1 3 1 1320 620n
preplace netloc ddr4_sys_rst_interconnect_aresetn 1 2 2 340J 880 1300
preplace netloc ETH_CLK125 1 4 1 N 1240
preplace netloc CLK_ETH125_90 1 4 1 N 1260
preplace netloc CLK_ETH25 1 4 1 N 1280
preplace netloc CLK_ETH10 1 4 1 N 1300
preplace netloc clk_wiz_0_locked 1 4 1 N 1320
preplace netloc zynq_ultra_ps_e_pl_clk1 1 3 2 1220 1040 NJ
preplace netloc led_gpio_io_o 1 3 2 1260J 420 NJ
preplace netloc C0_SYS_CLK_1 1 0 3 NJ 780 60J 800 380J
preplace netloc smartconnect_1_M00_AXI 1 2 1 N 680
preplace netloc zynq_ultra_ps_e_MDIO_ENET1 1 3 2 1300J 980 NJ
preplace netloc ddr4_C0_DDR4 1 3 2 NJ 680 NJ
preplace netloc smartconnect_0_M00_AXI 1 2 1 360 60n
preplace netloc zynq_ultra_ps_e_M_AXI_HPM0_LPD 1 2 1 360 280n
preplace netloc smartconnect_0_M01_AXI 1 2 1 440 260n
preplace netloc zynq_ultra_ps_e_M_AXI_HPM0_FPD 1 2 1 320 700n
preplace netloc zynq_ultra_ps_e_GMII_ENET1 1 3 2 1240J 960 NJ
levelinfo -pg 1 0 40 190 830 1530 1740
pagesize -pg 1 -db -bbox -sgen -140 0 1910 1380
",
   "No Loops_ScaleFactor":"0.38746",
   "No Loops_TopLeft":"-1389,-307",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port C0_SYS_CLK -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace port C0_DDR4 -pg 1 -lvl 4 -x 1670 -y 60 -defaultsOSRD
preplace port GMII -pg 1 -lvl 4 -x 1670 -y 920 -defaultsOSRD
preplace port MDIO -pg 1 -lvl 4 -x 1670 -y 940 -defaultsOSRD
preplace port ETH_CLK125 -pg 1 -lvl 4 -x 1670 -y 120 -defaultsOSRD
preplace port ETH_CLK125_90 -pg 1 -lvl 4 -x 1670 -y 160 -defaultsOSRD
preplace port ETH_CLK25 -pg 1 -lvl 4 -x 1670 -y 180 -defaultsOSRD
preplace port ETH_CLK10 -pg 1 -lvl 4 -x 1670 -y 200 -defaultsOSRD
preplace port ETH_resetn -pg 1 -lvl 4 -x 1670 -y 140 -defaultsOSRD
preplace port Clk100 -pg 1 -lvl 4 -x 1670 -y 760 -defaultsOSRD
preplace port Clk50 -pg 1 -lvl 4 -x 1670 -y 790 -defaultsOSRD
preplace port Rst_N -pg 1 -lvl 4 -x 1670 -y 810 -defaultsOSRD
preplace portBus LED_N -pg 1 -lvl 4 -x 1670 -y 270 -defaultsOSRD
preplace inst zynq_ultra_ps_e -pg 1 -lvl 1 -x 500 -y 970 -defaultsOSRD
preplace inst system_management_wiz -pg 1 -lvl 1 -x 500 -y 660 -defaultsOSRD
preplace inst led -pg 1 -lvl 1 -x 500 -y 280 -defaultsOSRD
preplace inst ddr4 -pg 1 -lvl 1 -x 500 -y 110 -defaultsOSRD
preplace inst smartconnect_1 -pg 1 -lvl 1 -x 500 -y 420 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 2 -x 1130 -y 160 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 3 -x 1500 -y 680 -defaultsOSRD
preplace inst ps_sys_rst -pg 1 -lvl 2 -x 1130 -y 680 -defaultsOSRD
preplace inst ddr4_sys_rst -pg 1 -lvl 2 -x 1130 -y 370 -defaultsOSRD
preplace netloc zynq_ultra_ps_e_pl_clk0 1 0 4 50 1170 930 780 1350 760 NJ
preplace netloc ps_sys_rst_peripheral_aresetn 1 0 3 40 1210 NJ 1210 1320
preplace netloc zynq_ultra_ps_e_pl_resetn0 1 1 3 890 810 NJ 810 NJ
preplace netloc ps_sys_rst_interconnect_aresetn 1 2 1 N 700
preplace netloc ddr4_c0_ddr4_ui_clk 1 0 2 90 1160 900
preplace netloc ddr4_sys_rst_peripheral_aresetn 1 0 3 20 1190 NJ 1190 1300
preplace netloc ddr4_sys_rst_peripheral_reset 1 0 3 30 1200 NJ 1200 1330
preplace netloc ddr4_sys_rst_interconnect_aresetn 1 0 3 80 1180 NJ 1180 1310
preplace netloc ETH_CLK125 1 2 2 NJ 120 NJ
preplace netloc CLK_ETH125_90 1 2 2 1330J 160 NJ
preplace netloc CLK_ETH25 1 2 2 1310J 180 NJ
preplace netloc CLK_ETH10 1 2 2 1300J 200 NJ
preplace netloc clk_wiz_0_locked 1 2 2 1350J 140 NJ
preplace netloc zynq_ultra_ps_e_pl_clk1 1 1 3 920 790 NJ 790 NJ
preplace netloc led_gpio_io_o 1 1 3 910J 270 NJ 270 NJ
preplace netloc zynq_ultra_ps_e_M_AXI_HPM0_LPD 1 1 2 NJ 900 1340
preplace netloc smartconnect_0_M00_AXI 1 0 4 110 1140 NJ 1140 NJ 1140 1640
preplace netloc smartconnect_0_M01_AXI 1 0 4 70 1150 NJ 1150 NJ 1150 1630
preplace netloc zynq_ultra_ps_e_MDIO_ENET1 1 1 3 NJ 940 NJ 940 NJ
preplace netloc ddr4_C0_DDR4 1 1 3 NJ 60 NJ 60 NJ
preplace netloc C0_SYS_CLK_1 1 0 1 N 80
preplace netloc zynq_ultra_ps_e_M_AXI_HPM0_FPD 1 0 2 100 1130 870
preplace netloc smartconnect_1_M00_AXI 1 0 2 60 1120 880
preplace netloc zynq_ultra_ps_e_GMII_ENET1 1 1 3 NJ 920 NJ 920 NJ
levelinfo -pg 1 0 500 1130 1500 1670
pagesize -pg 1 -db -bbox -sgen -120 0 1820 1220
"
}
0
