<html xml:lang="en-us" lang="en-us">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8"/>
<meta name="copyright" content="(C) Copyright 2005"/>
<meta name="DC.rights.owner" content="(C) Copyright 2005"/>
<meta name="DC.Type" content="reference"/>
<meta name="DC.Title" content="Export I/O Ports"/>
<meta name="DC.Format" content="XHTML"/>
<meta name="DC.Identifier" content="concept_bqj_lqr_b5"/>
<link rel="stylesheet" type="text/css" href="../../commonltr.css"/>
<title>Export I/O Ports</title>
</head>
<body id="concept_bqj_lqr_b5">


 <h1 class="title topictitle1">Export I/O Ports</h1>

 <div class="body refbody">
     <div class="section">
            <p class="p">This dialog box lets you export the I/O port assignments in the current design to one
                or more output file formats.</p>

            <ul class="ul" id="concept_bqj_lqr_b5__ul_gc5_ccp_v5">
                <li class="li"><span Class="uicontrol">CSV</span>: Output a comma separated value (CSV) file for use in
                    third-party design and analysis tools. See this <a class="xref" href="http://www.xilinx.com/cgi-bin/docs/rdoc?v=replace;d=ug899-vivado-io-clock-planning.pdf;a=xCSVFile" target="_blank">link</a> in <cite class="cite">Vivado<sup>®</sup>
                        Design Suite User Guide: I/O and Clock Planning</cite> (UG899) for more
                    information. </li>

                <li class="li"><span Class="uicontrol">XDC</span>: Write the constraints defining characteristics of
                    the I/O ports, such as I/O standard, direction, drive, skew, and package pin
                    assignment. </li>

                <li class="li"><span Class="uicontrol">Verilog</span>:  Write a Verilog stub file for the top-level of
                    the design based on I/O assignments.</li>

                <li class="li"><span Class="uicontrol">VHDL</span>: Write a VHDL stub file for the top-level of the
                    design based on I/O assignments.</li>

            </ul>

        </div>

        <div class="section"><h2 class="title sectiontitle">See Also</h2>
            
            <table cellpadding="4" cellspacing="0" summary="" id="concept_bqj_lqr_b5__simpletable_clj_v5r_b5" border="0" class="simpletable"><tr class="strow">
                    <td valign="top" class="stentry" width="4.761904761904762%"><img class="image" id="concept_bqj_lqr_b5__image_smm_1vr_b5" src="../../images/book_icon.png" alt="Icon"/></td>

                    <td valign="top" class="stentry" width="95.23809523809524%"><cite class="cite">Vivado<sup>®</sup> Design Suite User Guide: I/O and Clock
                            Planning</cite> (<a class="xref" href="http://www.xilinx.com/cgi-bin/docs/rdoc?v=replace;d=ug899-vivado-io-clock-planning.pdf" target="_blank">UG899</a>)</td>

                </tr>
<tr class="strow">
                    <td valign="top" class="stentry"><img class="image" id="concept_bqj_lqr_b5__image_y3g_hbj_dv" src="../../images/book_icon.png" alt="Icon"/></td>

                    <td valign="top" class="stentry"><cite class="cite">Vivado Design Suite Tcl Command Reference Guide</cite> (UG835),
                            <a class="xref" href="http://www.xilinx.com/cgi-bin/docs/rdoc?v=replace;d=ug835-vivado-tcl-commands.pdf;a=xwrite_csv" target="_blank">write_csv</a>, <a class="xref" href="http://www.xilinx.com/cgi-bin/docs/rdoc?v=replace;d=ug835-vivado-tcl-commands.pdf;a=write_verilog" target="_blank">write_verilog</a>, <a class="xref" href="http://www.xilinx.com/cgi-bin/docs/rdoc?v=replace;d=ug835-vivado-tcl-commands.pdf;a=xwrite_vhdl" target="_blank">write_vhdl</a>, <a class="xref" href="http://www.xilinx.com/cgi-bin/docs/rdoc?v=replace;d=ug835-vivado-tcl-commands.pdf;a=xwrite_xdc" target="_blank">write_xdc</a></td>

                </tr>
</table>

        </div>

 </div>


</body>
</html>