# Saved State
set ::env(ANTENNA_CHECK_CURRENT_DEF) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/tmp/signoff/39-user_proj_example.p.def"
set ::env(ANTENNA_VIOLATOR_LIST) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/reports/signoff/44-antenna_violators.rpt"
set ::env(BASE_SDC_FILE) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/base_user_proj_example.sdc"
set ::env(BASIC_PREP_COMPLETE) "1"
set ::env(BOTTOM_MARGIN_MULT) "4"
set ::env(CARRY_SELECT_ADDER_MAP) "/home/passant/OpenLane/pdks/gf180mcuD/libs.tech/openlane/gf180mcu_fd_sc_mcu7t5v0/csa_map.v"
set ::env(CELLS_LEF) "/home/passant/OpenLane/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lef/gf180mcu_fd_sc_mcu7t5v0.lef"
set ::env(CELL_PAD_EXCLUDE) "gf180mcu_fd_sc_mcu7t5v0__filltie gf180mcu_fd_sc_mcu7t5v0__fill_* gf180mcu_fd_sc_mcu7t5v0__endcap"
set ::env(CLOCK_BUFFER_FANOUT) "16"
set ::env(CLOCK_NET) "counter.clk"
set ::env(CLOCK_PERIOD) "24.0"
set ::env(CLOCK_PORT) "wb_clk_i"
set ::env(CLOCK_WIRE_RC_LAYER) "Metal4"
set ::env(CONFIGS) "general.tcl checkers.tcl synthesis.tcl floorplan.tcl cts.tcl placement.tcl routing.tcl extraction.tcl"
set ::env(CORE_AREA) "6.72 15.68 2793.28 1740.48"
set ::env(CORE_HEIGHT) "1724.8"
set ::env(CORE_WIDTH) "2786.56"
set ::env(CTS_CLK_BUFFER_LIST) "gf180mcu_fd_sc_mcu7t5v0__clkbuf_2 gf180mcu_fd_sc_mcu7t5v0__clkbuf_4 gf180mcu_fd_sc_mcu7t5v0__clkbuf_8"
set ::env(CTS_CLK_MAX_WIRE_LENGTH) "0"
set ::env(CTS_CURRENT_DEF) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/results/placement/user_proj_example.def"
set ::env(CTS_DISABLE_POST_PROCESSING) "0"
set ::env(CTS_DISTANCE_BETWEEN_BUFFERS) "0"
set ::env(CTS_MAX_CAP) "0.5"
set ::env(CTS_MULTICORNER_LIB) "1"
set ::env(CTS_REPORT_TIMING) "1"
set ::env(CTS_ROOT_BUFFER) "gf180mcu_fd_sc_mcu7t5v0__clkbuf_16"
set ::env(CTS_SINK_CLUSTERING_MAX_DIAMETER) "50"
set ::env(CTS_SINK_CLUSTERING_SIZE) "25"
set ::env(CTS_TOLERANCE) "100"
set ::env(CURRENT_DEF) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/tmp/signoff/39-user_proj_example.p.def"
set ::env(CURRENT_DIR) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/tmp/routing"
set ::env(CURRENT_GDS) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/results/signoff/user_proj_example.gds"
set ::env(CURRENT_GUIDE) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/tmp/routing/23-global.guide"
set ::env(CURRENT_INDEX) "44"
set ::env(CURRENT_LIB) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/results/signoff/user_proj_example.lib"
set ::env(CURRENT_NETLIST) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/tmp/signoff/39-user_proj_example.nl.v"
set ::env(CURRENT_ODB) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/results/routing/user_proj_example.odb"
set ::env(CURRENT_POWERED_NETLIST) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/tmp/signoff/39-user_proj_example.pnl.v"
set ::env(CURRENT_SDC) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/tmp/17-user_proj_example.sdc"
set ::env(CURRENT_SDF) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/results/signoff/user_proj_example.sdf"
set ::env(CURRENT_SPEF) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/results/routing/mca/process_corner_nom/user_proj_example.spef"
set ::env(CURRENT_STEP) ""
set ::env(DATA_WIRE_RC_LAYER) "Metal2"
set ::env(DECAP_CELL) "gf180mcu_fd_sc_mcu7t5v0__fillcap_*"
set ::env(DEFAULT_SDC_FILE) "/openlane/scripts/base.sdc"
set ::env(DEF_UNITS_PER_MICRON) "2000"
set ::env(DESIGN_CONFIG) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/config.json"
set ::env(DESIGN_DIR) "/home/passant/efabless/gf180_upw/openlane/user_proj_example"
set ::env(DESIGN_IS_CORE) "0"
set ::env(DESIGN_NAME) "user_proj_example"
set ::env(DETAILED_ROUTER) "tritonroute"
set ::env(DIE_AREA) "0.0 0.0 2800.0 1760.0"
set ::env(DIODE_CELL) "gf180mcu_fd_sc_mcu7t5v0__antenna"
set ::env(DIODE_CELL_PIN) "I"
set ::env(DIODE_INSERTION_STRATEGY) "4"
set ::env(DIODE_ON_PORTS) "in"
set ::env(DIODE_PADDING) "2"
set ::env(DONT_USE_CELLS) "gf180mcu_fd_sc_mcu7t5v0__mux2_1 gf180mcu_fd_sc_mcu7t5v0__oai33_2 "
set ::env(DPL_CELL_PADDING) "0"
set ::env(DRC_CURRENT_DEF) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/tmp/signoff/39-user_proj_example.p.def"
set ::env(DRC_EXCLUDE_CELL_LIST) "/home/passant/OpenLane/pdks/gf180mcuD/libs.tech/openlane/gf180mcu_fd_sc_mcu7t5v0/drc_exclude.cells"
set ::env(DRC_EXCLUDE_CELL_LIST_OPT) "/home/passant/OpenLane/pdks/gf180mcuD/libs.tech/openlane/gf180mcu_fd_sc_mcu7t5v0/drc_exclude.cells"
set ::env(DRT_MIN_LAYER) "Metal1"
set ::env(DRT_OPT_ITERS) "64"
set ::env(EXT_NETLIST) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/results/signoff/user_proj_example.spice"
set ::env(FILL_CELL) "gf180mcu_fd_sc_mcu7t5v0__fill_*"
set ::env(FP_ASPECT_RATIO) "1"
set ::env(FP_CORE_UTIL) "40"
set ::env(FP_ENDCAP_CELL) "gf180mcu_fd_sc_mcu7t5v0__endcap"
set ::env(FP_IO_HEXTEND) "0"
set ::env(FP_IO_HLAYER) "Metal3"
set ::env(FP_IO_HLENGTH) "4"
set ::env(FP_IO_HTHICKNESS_MULT) "2"
set ::env(FP_IO_MIN_DISTANCE) "3"
set ::env(FP_IO_MODE) "0"
set ::env(FP_IO_UNMATCHED_ERROR) "1"
set ::env(FP_IO_VEXTEND) "0"
set ::env(FP_IO_VLAYER) "Metal2"
set ::env(FP_IO_VLENGTH) "4"
set ::env(FP_IO_VTHICKNESS_MULT) "2"
set ::env(FP_PDN_AUTO_ADJUST) "1"
set ::env(FP_PDN_CFG) "/openlane/scripts/openroad/common/pdn_cfg.tcl"
set ::env(FP_PDN_CHECK_NODES) "1"
set ::env(FP_PDN_CORE_RING) "0"
set ::env(FP_PDN_CORE_RING_HOFFSET) "6"
set ::env(FP_PDN_CORE_RING_HSPACING) "1.7"
set ::env(FP_PDN_CORE_RING_HWIDTH) "1.6"
set ::env(FP_PDN_CORE_RING_VOFFSET) "6"
set ::env(FP_PDN_CORE_RING_VSPACING) "1.7"
set ::env(FP_PDN_CORE_RING_VWIDTH) "1.6"
set ::env(FP_PDN_ENABLE_GLOBAL_CONNECTIONS) "1"
set ::env(FP_PDN_ENABLE_MACROS_GRID) "1"
set ::env(FP_PDN_ENABLE_RAILS) "1"
set ::env(FP_PDN_HOFFSET) "16.65"
set ::env(FP_PDN_HORIZONTAL_HALO) "10"
set ::env(FP_PDN_HORIZONTAL_LAYER) "Metal5"
set ::env(FP_PDN_HPITCH) "153.18"
set ::env(FP_PDN_HSPACING) "1.7"
set ::env(FP_PDN_HWIDTH) "1.6"
set ::env(FP_PDN_IRDROP) "1"
set ::env(FP_PDN_RAIL_LAYER) "Metal1"
set ::env(FP_PDN_RAIL_OFFSET) "0"
set ::env(FP_PDN_RAIL_WIDTH) "0.6"
set ::env(FP_PDN_SKIPTRIM) "0"
set ::env(FP_PDN_VERTICAL_HALO) "10"
set ::env(FP_PDN_VERTICAL_LAYER) "Metal4"
set ::env(FP_PDN_VOFFSET) "16.32"
set ::env(FP_PDN_VPITCH) "153.6"
set ::env(FP_PDN_VSPACING) "1.7"
set ::env(FP_PDN_VWIDTH) "1.6"
set ::env(FP_PIN_ORDER_CFG) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/pin_order.cfg"
set ::env(FP_SIZING) "absolute"
set ::env(FP_TAPCELL_DIST) "20"
set ::env(FP_TAP_HORIZONTAL_HALO) "10"
set ::env(FP_TAP_VERTICAL_HALO) "10"
set ::env(FP_WELLTAP_CELL) "gf180mcu_fd_sc_mcu7t5v0__filltie"
set ::env(FULL_ADDER_MAP) "/home/passant/OpenLane/pdks/gf180mcuD/libs.tech/openlane/gf180mcu_fd_sc_mcu7t5v0/fa_map.v"
set ::env(GDS_FILES) "/home/passant/OpenLane/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/gds/gf180mcu_fd_sc_mcu7t5v0.gds"
set ::env(GENERATE_FINAL_SUMMARY_REPORT) "1"
set ::env(GLB_CFG_FILE) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/config.tcl"
set ::env(GLB_OPTIMIZE_MIRRORING) "1"
set ::env(GLB_RESIZER_ALLOW_SETUP_VIOS) "0"
set ::env(GLB_RESIZER_DESIGN_OPTIMIZATIONS) "1"
set ::env(GLB_RESIZER_HOLD_MAX_BUFFER_PERCENT) "50"
set ::env(GLB_RESIZER_HOLD_SLACK_MARGIN) "0.05"
set ::env(GLB_RESIZER_MAX_CAP_MARGIN) "10"
set ::env(GLB_RESIZER_MAX_SLEW_MARGIN) "10"
set ::env(GLB_RESIZER_MAX_WIRE_LENGTH) "0"
set ::env(GLB_RESIZER_SETUP_MAX_BUFFER_PERCENT) "50"
set ::env(GLB_RESIZER_SETUP_SLACK_MARGIN) "0.025"
set ::env(GLB_RESIZER_TIMING_OPTIMIZATIONS) "1"
set ::env(GLOBAL_ROUTER) "fastroute"
set ::env(GND_NET) "vss"
set ::env(GND_NETS) "vss"
set ::env(GND_PIN) "vss"
set ::env(GND_PIN_VOLTAGE) "0.00"
set ::env(GPIO_PADS_LEF) " /home/passant/OpenLane/pdks/gf180mcuD/libs.ref/gf180mcu_io/lef/GF018green_ipio_5p0c_75_5lm.lef
"
set ::env(GPIO_PADS_VERILOG) " /home/passant/OpenLane/pdks/gf180mcuD/libs.ref/gf180mcu_io/verilog/GF018green_ipio_5p0c_75_5lm.v
"
set ::env(GPL_CELL_PADDING) "0"
set ::env(GRT_ADJUSTMENT) "0.3"
set ::env(GRT_ALLOW_CONGESTION) "0"
set ::env(GRT_ANT_ITERS) "15"
set ::env(GRT_ANT_MARGIN) "10"
set ::env(GRT_CONGESTION_REPORT_FILE) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/tmp/routing/groute-congestion.rpt"
set ::env(GRT_ESTIMATE_PARASITICS) "1"
set ::env(GRT_LAYER_ADJUSTMENTS) "0,0,0,0,0"
set ::env(GRT_MACRO_EXTENSION) "0"
set ::env(GRT_MAX_DIODE_INS_ITERS) "1"
set ::env(GRT_OVERFLOW_ITERS) "50"
set ::env(GRT_REPAIR_ANTENNAS) "1"
set ::env(HEURISTIC_ANTENNA_INSERTION_MODE) "source"
set ::env(HEURISTIC_ANTENNA_THRESHOLD) "90"
set ::env(IO_PCT) "0.2"
set ::env(IO_READ_DEF) "0"
set ::env(KLAYOUT_DEF_LAYER_MAP) "/home/passant/OpenLane/pdks/gf180mcuD/libs.tech/klayout/tech/gf180mcu.map"
set ::env(KLAYOUT_DRC_KLAYOUT_GDS) "0"
set ::env(KLAYOUT_DRC_TECH_SCRIPT) "/home/passant/OpenLane/pdks/gf180mcuD/libs.tech/klayout/drc/gf180mcu.drc"
set ::env(KLAYOUT_PROPERTIES) "/home/passant/OpenLane/pdks/gf180mcuD/libs.tech/klayout/tech/gf180mcu.lyp"
set ::env(KLAYOUT_TECH) "/home/passant/OpenLane/pdks/gf180mcuD/libs.tech/klayout/tech/gf180mcu.lyt"
set ::env(KLAYOUT_XOR_IGNORE_LAYERS) ""
set ::env(KLAYOUT_XOR_THREADS) "1"
set ::env(LAST_TIMING_REPORT_TAG) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/reports/signoff/34-sta-rcx_nom/multi_corner_sta"
set ::env(LEC_ENABLE) "0"
set ::env(LEFT_MARGIN_MULT) "12"
set ::env(LIB_CTS) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/tmp/cts/cts.lib"
set ::env(LIB_CTS_FASTEST) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/tmp/cts/cts-fastest.lib"
set ::env(LIB_CTS_SLOWEST) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/tmp/cts/cts-slowest.lib"
set ::env(LIB_FASTEST) "/home/passant/OpenLane/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/liberty/gf180mcu_fd_sc_mcu7t5v0__ff_n40C_5v50.lib"
set ::env(LIB_SLOWEST) "/home/passant/OpenLane/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/liberty/gf180mcu_fd_sc_mcu7t5v0__ss_125C_4v50.lib"
set ::env(LIB_SYNTH) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/tmp/synthesis/trimmed.lib"
set ::env(LIB_SYNTH_COMPLETE) "/home/passant/OpenLane/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/liberty/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib"
set ::env(LIB_SYNTH_COMPLETE_NO_PG) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/tmp/synthesis/1-gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.no_pg.lib"
set ::env(LIB_SYNTH_MERGED) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/tmp/synthesis/merged.lib"
set ::env(LIB_SYNTH_NO_PG) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/tmp/synthesis/1-trimmed.no_pg.lib"
set ::env(LIB_TYPICAL) "/home/passant/OpenLane/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/liberty/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib"
set ::env(LINTER_INCLUDE_PDK_MODELS) "1"
set ::env(LINTER_RELATIVE_INCLUDES) "1"
set ::env(LOGS_DIR) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/logs"
set ::env(LVS_CONNECT_BY_LABEL) "0"
set ::env(LVS_CURRENT_DEF) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/results/routing/user_proj_example.def"
set ::env(LVS_INSERT_POWER_PINS) "1"
set ::env(MACRO_BLOCKAGES_LAYER) "Metal1 Metal2 Metal3 Metal4 Metal5"
set ::env(MAGIC_CONVERT_DRC_TO_RDB) "1"
set ::env(MAGIC_DEF_LABELS) "1"
set ::env(MAGIC_DEF_NO_BLOCKAGES) "1"
set ::env(MAGIC_DISABLE_HIER_GDS) "1"
set ::env(MAGIC_DRC_USE_GDS) "1"
set ::env(MAGIC_EXT_USE_GDS) "0"
set ::env(MAGIC_GDS) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/results/signoff/user_proj_example.magic.gds"
set ::env(MAGIC_GDS_ALLOW_ABSTRACT) "0"
set ::env(MAGIC_GDS_POLYGON_SUBCELLS) "0"
set ::env(MAGIC_GENERATE_GDS) "1"
set ::env(MAGIC_GENERATE_LEF) "1"
set ::env(MAGIC_GENERATE_MAGLEF) "1"
set ::env(MAGIC_INCLUDE_GDS_POINTERS) "0"
set ::env(MAGIC_LEF_WRITE_USE_GDS) "0"
set ::env(MAGIC_MAGICRC) "/home/passant/OpenLane/pdks/gf180mcuD/libs.tech/magic/gf180mcuD.magicrc"
set ::env(MAGIC_PAD) "0"
set ::env(MAGIC_TECH_FILE) "/home/passant/OpenLane/pdks/gf180mcuD/libs.tech/magic/gf180mcuD.tech"
set ::env(MAGIC_WRITE_FULL_LEF) "0"
set ::env(MAGIC_ZEROIZE_ORIGIN) "0"
set ::env(MAGTYPE) "maglef"
set ::env(MAX_FANOUT_CONSTRAINT) "4"
set ::env(MAX_METAL_LAYER) "5"
set ::env(MAX_TRANSITION_CONSTRAINT) "3"
set ::env(MC_SDF_DIR) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/results/routing/mca/sdf"
set ::env(MC_SPEF_DIR) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/results/routing/mca/spef"
set ::env(MERGED_LEF) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/tmp/merged.nom.lef"
set ::env(MERGED_LEF_MAX) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/tmp/merged.max.lef"
set ::env(MERGED_LEF_MIN) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/tmp/merged.min.lef"
set ::env(METAL_LAYER_NAMES) "Metal1 Metal2 Metal3 Metal4 Metal5"
set ::env(NETGEN_SETUP_FILE) "/home/passant/OpenLane/pdks/gf180mcuD/libs.tech/netgen/gf180mcuD_setup.tcl"
set ::env(NO_SYNTH_CELL_LIST) "/home/passant/OpenLane/pdks/gf180mcuD/libs.tech/openlane/gf180mcu_fd_sc_mcu7t5v0/no_synth.cells"
set ::env(OPENLANE_VERBOSE) "0"
set ::env(OPENLANE_VERSION) "7ea7a2aeef4bea5445d133c26ca2b3e9f0d0c78f"
set ::env(OUTPUT_CAP_LOAD) "72.91"
set ::env(PARSITICS_CURRENT_DEF) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/results/routing/user_proj_example.def"
set ::env(PDK) "gf180mcuD"
set ::env(PDKPATH) "/home/passant/OpenLane/pdks/gf180mcuD"
set ::env(PLACEMENT_CURRENT_DEF) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/results/floorplan/user_proj_example.def"
set ::env(PLACE_SITE) "GF018hv5v_mcu_sc7"
set ::env(PLACE_SITE_HEIGHT) "3.92"
set ::env(PLACE_SITE_WIDTH) "0.56"
set ::env(PL_BASIC_PLACEMENT) "0"
set ::env(PL_ESTIMATE_PARASITICS) "1"
set ::env(PL_INIT_COEFF) "0.00002"
set ::env(PL_IO_ITER) "5"
set ::env(PL_LIB) "/home/passant/OpenLane/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/liberty/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib"
set ::env(PL_MACRO_CHANNEL) "0 0"
set ::env(PL_MACRO_HALO) "0 0"
set ::env(PL_MAX_DISPLACEMENT_X) "500"
set ::env(PL_MAX_DISPLACEMENT_Y) "100"
set ::env(PL_OPTIMIZE_MIRRORING) "1"
set ::env(PL_RANDOM_GLB_PLACEMENT) "0"
set ::env(PL_RANDOM_INITIAL_PLACEMENT) "0"
set ::env(PL_RESIZER_ALLOW_SETUP_VIOS) "0"
set ::env(PL_RESIZER_BUFFER_INPUT_PORTS) "1"
set ::env(PL_RESIZER_BUFFER_OUTPUT_PORTS) "1"
set ::env(PL_RESIZER_DESIGN_OPTIMIZATIONS) "1"
set ::env(PL_RESIZER_HOLD_MAX_BUFFER_PERCENT) "50"
set ::env(PL_RESIZER_HOLD_SLACK_MARGIN) "0.1"
set ::env(PL_RESIZER_MAX_CAP_MARGIN) "20"
set ::env(PL_RESIZER_MAX_SLEW_MARGIN) "20"
set ::env(PL_RESIZER_MAX_WIRE_LENGTH) "0"
set ::env(PL_RESIZER_REPAIR_TIE_FANOUT) "1"
set ::env(PL_RESIZER_SETUP_MAX_BUFFER_PERCENT) "50"
set ::env(PL_RESIZER_SETUP_SLACK_MARGIN) "0.05"
set ::env(PL_RESIZER_TIE_SEPERATION) "0"
set ::env(PL_RESIZER_TIMING_OPTIMIZATIONS) "1"
set ::env(PL_ROUTABILITY_DRIVEN) "1"
set ::env(PL_SKIP_INITIAL_PLACEMENT) "0"
set ::env(PL_TARGET_DENSITY) "0.45"
set ::env(PL_TIME_DRIVEN) "1"
set ::env(PL_WIRELENGTH_COEF) "0.25"
set ::env(PNR_SDC_FILE) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/base_user_proj_example.sdc"
set ::env(PRIMARY_SIGNOFF_TOOL) "magic"
set ::env(PROCESS) "180"
set ::env(PROCESS_CORNER) "nom"
set ::env(QUIT_ON_ASSIGN_STATEMENTS) "0"
set ::env(QUIT_ON_HOLD_VIOLATIONS) "1"
set ::env(QUIT_ON_ILLEGAL_OVERLAPS) "1"
set ::env(QUIT_ON_LINTER_ERRORS) "0"
set ::env(QUIT_ON_LINTER_WARNINGS) "0"
set ::env(QUIT_ON_LONG_WIRE) "0"
set ::env(QUIT_ON_LVS_ERROR) "1"
set ::env(QUIT_ON_MAGIC_DRC) "1"
set ::env(QUIT_ON_SETUP_VIOLATIONS) "1"
set ::env(QUIT_ON_SYNTH_CHECKS) "1"
set ::env(QUIT_ON_TIMING_VIOLATIONS) "1"
set ::env(QUIT_ON_TR_DRC) "1"
set ::env(QUIT_ON_UNMAPPED_CELLS) "1"
set ::env(QUIT_ON_XOR_ERROR) "1"
set ::env(RCX_MERGE_VIA_WIRE_RES) "1"
set ::env(RCX_RULES) "/home/passant/OpenLane/pdks/gf180mcuD/libs.tech/openlane/rules.openrcx.gf180mcuD.nom"
set ::env(RCX_RULES_MAX) "/home/passant/OpenLane/pdks/gf180mcuD/libs.tech/openlane/rules.openrcx.gf180mcuD.max"
set ::env(RCX_RULES_MIN) "/home/passant/OpenLane/pdks/gf180mcuD/libs.tech/openlane/rules.openrcx.gf180mcuD.min"
set ::env(REPORTS_DIR) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/reports"
set ::env(RESULTS_DIR) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/results"
set ::env(RIGHT_MARGIN_MULT) "12"
set ::env(RIPPLE_CARRY_ADDER_MAP) "/home/passant/OpenLane/pdks/gf180mcuD/libs.tech/openlane/gf180mcu_fd_sc_mcu7t5v0/rca_map.v"
set ::env(ROUTING_CORES) "2"
set ::env(ROUTING_CURRENT_DEF) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/tmp/cts/14-user_proj_example.resized.def"
set ::env(RSZ_DONT_TOUCH) ""
set ::env(RSZ_DONT_TOUCH_RX) "\$^"
set ::env(RSZ_LIB) "/home/passant/OpenLane/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/liberty/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib"
set ::env(RSZ_LIB_FASTEST) "/home/passant/OpenLane/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/liberty/gf180mcu_fd_sc_mcu7t5v0__ff_n40C_5v50.lib"
set ::env(RSZ_LIB_SLOWEST) "/home/passant/OpenLane/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/liberty/gf180mcu_fd_sc_mcu7t5v0__ss_125C_4v50.lib"
set ::env(RSZ_MULTICORNER_LIB) "1"
set ::env(RT_MAX_LAYER) "Metal4"
set ::env(RT_MIN_LAYER) "Metal2"
set ::env(RUN_CTS) "1"
set ::env(RUN_CVC) "1"
set ::env(RUN_DIR) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33"
set ::env(RUN_DRT) "1"
set ::env(RUN_FILL_INSERTION) "1"
set ::env(RUN_HEURISTIC_DIODE_INSERTION) "1"
set ::env(RUN_IRDROP_REPORT) "1"
set ::env(RUN_KLAYOUT) "1"
set ::env(RUN_KLAYOUT_DRC) "0"
set ::env(RUN_KLAYOUT_XOR) "1"
set ::env(RUN_LINTER) "1"
set ::env(RUN_LVS) "1"
set ::env(RUN_MAGIC) "1"
set ::env(RUN_MAGIC_DRC) "1"
set ::env(RUN_SPEF_EXTRACTION) "1"
set ::env(RUN_STANDALONE) "1"
set ::env(RUN_TAG) "23_10_17_14_33"
set ::env(RUN_TAP_DECAP_INSERTION) "1"
set ::env(SCLPATH) "/home/passant/OpenLane/pdks/gf180mcuD/gf180mcu_fd_sc_mcu7t5v0"
set ::env(SCRIPTS_DIR) "/openlane/scripts"
set ::env(SIGNOFF_SDC_FILE) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/base_user_proj_example.sdc"
set ::env(SPEF_EXTRACTOR) "openrcx"
set ::env(START_TIME) "2023.10.17_11.33.57"
set ::env(STA_MULTICORNER_READ_LIBS) "0"
set ::env(STA_PRE_CTS) "0"
set ::env(STA_REPORT_POWER) "1"
set ::env(STA_WRITE_LIB) "1"
set ::env(STD_CELL_GROUND_PINS) "VSS VPW"
set ::env(STD_CELL_LIBRARY) "gf180mcu_fd_sc_mcu7t5v0"
set ::env(STD_CELL_LIBRARY_CDL) "/home/passant/OpenLane/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/cdl/gf180mcu_fd_sc_mcu7t5v0.cdl"
set ::env(STD_CELL_LIBRARY_OPT) "gf180mcu_fd_sc_mcu7t5v0"
set ::env(STD_CELL_POWER_PINS) "VDD VNW"
set ::env(SYNTH_ADDER_TYPE) "YOSYS"
set ::env(SYNTH_BIN) "yosys"
set ::env(SYNTH_BUFFERING) "1"
set ::env(SYNTH_BUFFER_DIRECT_WIRES) "1"
set ::env(SYNTH_CHECKS_ALLOW_TRISTATE) "1"
set ::env(SYNTH_CLK_DRIVING_CELL) "gf180mcu_fd_sc_mcu7t5v0__inv_4"
set ::env(SYNTH_CLK_DRIVING_CELL_PIN) "ZN"
set ::env(SYNTH_CLOCK_TRANSITION) "0.15"
set ::env(SYNTH_CLOCK_UNCERTAINTY) "0.25"
set ::env(SYNTH_DRIVING_CELL) "gf180mcu_fd_sc_mcu7t5v0__inv_1"
set ::env(SYNTH_DRIVING_CELL_PIN) "ZN"
set ::env(SYNTH_ELABORATE_ONLY) "0"
set ::env(SYNTH_EXTRA_MAPPING_FILE) ""
set ::env(SYNTH_FLAT_TOP) "0"
set ::env(SYNTH_LATCH_MAP) "/home/passant/OpenLane/pdks/gf180mcuD/libs.tech/openlane/gf180mcu_fd_sc_mcu7t5v0/latch_map.v"
set ::env(SYNTH_MIN_BUF_PORT) "gf180mcu_fd_sc_mcu7t5v0__buf_1 I Z"
set ::env(SYNTH_NO_FLAT) "0"
set ::env(SYNTH_OPT) "0"
set ::env(SYNTH_READ_BLACKBOX_LIB) "0"
set ::env(SYNTH_SCRIPT) "/openlane/scripts/yosys/synth.tcl"
set ::env(SYNTH_SHARE_RESOURCES) "1"
set ::env(SYNTH_SIZING) "0"
set ::env(SYNTH_SPLITNETS) "1"
set ::env(SYNTH_STRATEGY) "AREA 0"
set ::env(SYNTH_TIEHI_PORT) "gf180mcu_fd_sc_mcu7t5v0__tieh Z"
set ::env(SYNTH_TIELO_PORT) "gf180mcu_fd_sc_mcu7t5v0__tiel ZN"
set ::env(SYNTH_TIMING_DERATE) "0.05"
set ::env(TAKE_LAYOUT_SCROT) "0"
set ::env(TECH_LEF) "/home/passant/OpenLane/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/techlef/gf180mcu_fd_sc_mcu7t5v0__nom.tlef"
set ::env(TECH_LEF_MAX) "/home/passant/OpenLane/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/techlef/gf180mcu_fd_sc_mcu7t5v0__max.tlef"
set ::env(TECH_LEF_MIN) "/home/passant/OpenLane/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/techlef/gf180mcu_fd_sc_mcu7t5v0__min.tlef"
set ::env(TECH_METAL_LAYERS) "Metal1 Metal2 Metal3 Metal4 Metal5"
set ::env(TERMINAL_OUTPUT) "/dev/null"
set ::env(TMP_DIR) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/tmp"
set ::env(TOP_MARGIN_MULT) "4"
set ::env(TRACKS_INFO_FILE) "/home/passant/OpenLane/pdks/gf180mcuD/libs.tech/openlane/gf180mcu_fd_sc_mcu7t5v0/tracks.info"
set ::env(TRACKS_INFO_FILE_PROCESSED) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/tmp/routing/config.tracks"
set ::env(TRISTATE_BUFFER_MAP) "/home/passant/OpenLane/pdks/gf180mcuD/libs.tech/openlane/gf180mcu_fd_sc_mcu7t5v0/tribuff_map.v"
set ::env(TRISTATE_CELL_PREFIX) "gf180mcu_fd_sc_mcu7t5v0__bufz"
set ::env(USE_ARC_ANTENNA_CHECK) "1"
set ::env(USE_GPIO_PADS) "0"
set ::env(VCHECK_OUTPUT) "open_pdks dd7771c384ed36b91a25e9f8b314355fc26561be"
set ::env(VDD_NET) "vdd"
set ::env(VDD_NETS) "vdd"
set ::env(VDD_PIN) "vdd"
set ::env(VDD_PIN_VOLTAGE) "5.00"
set ::env(VERILOG_FILES) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/../../verilog/rtl/defines.v /home/passant/efabless/gf180_upw/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v"
set ::env(WRITE_VIEWS_NO_GLOBAL_CONNECT) "0"
set ::env(YOSYS_DEFINES) "FUNCTIONAL"
set ::env(YOSYS_IN) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/tmp/synthesis/blackbox/primitives.patched.v"
set ::env(YOSYS_OUT) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/tmp/synthesis/blackbox/primitives.v"
set ::env(YOSYS_REWRITE_VERILOG) "0"
set ::env(_tmp_drt_file_prefix) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/tmp/routing/drt"
set ::env(_tmp_drt_rpt_prefix) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/reports/routing/drt"
set ::env(cts_logs) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/logs/cts"
set ::env(cts_reports) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/reports/cts"
set ::env(cts_results) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/results/cts"
set ::env(cts_tmpfiles) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/tmp/cts"
set ::env(drc_prefix) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/reports/signoff/drc"
set ::env(floorplan_logs) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/logs/floorplan"
set ::env(floorplan_reports) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/reports/floorplan"
set ::env(floorplan_results) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/results/floorplan"
set ::env(floorplan_tmpfiles) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/tmp/floorplan"
set ::env(fp_report_prefix) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/reports/floorplan/3-initial_fp"
set ::env(placement_logs) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/logs/placement"
set ::env(placement_reports) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/reports/placement"
set ::env(placement_results) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/results/placement"
set ::env(placement_tmpfiles) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/tmp/placement"
set ::env(routing_logs) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/logs/routing"
set ::env(routing_reports) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/reports/routing"
set ::env(routing_results) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/results/routing"
set ::env(routing_tmpfiles) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/tmp/routing"
set ::env(signoff_logs) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/logs/signoff"
set ::env(signoff_reports) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/reports/signoff"
set ::env(signoff_results) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/results/signoff"
set ::env(signoff_tmpfiles) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/tmp/signoff"
set ::env(synth_report_prefix) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/reports/synthesis/1-synthesis"
set ::env(synthesis_logs) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/logs/synthesis"
set ::env(synthesis_reports) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/reports/synthesis"
set ::env(synthesis_results) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/results/synthesis"
set ::env(synthesis_tmpfiles) "/home/passant/efabless/gf180_upw/openlane/user_proj_example/runs/23_10_17_14_33/tmp/synthesis"
set ::env(timer_end) "1697542866"
set ::env(timer_routed) "1697542525"
set ::env(timer_start) "1697542437"
