-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_top_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_17_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    src_TVALID : IN STD_LOGIC;
    dst_TREADY : IN STD_LOGIC;
    mul_ln4 : IN STD_LOGIC_VECTOR (59 downto 0);
    src_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    src_TREADY : OUT STD_LOGIC;
    src_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    src_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    src_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    dst_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_TVALID : OUT STD_LOGIC;
    dst_TKEEP : OUT STD_LOGIC_VECTOR (0 downto 0);
    dst_TSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
    dst_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of top_top_Pipeline_VITIS_LOOP_16_1_VITIS_LOOP_17_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (15 downto 0) := "0000001000000000";
    constant ap_ST_fsm_pp0_stage10 : STD_LOGIC_VECTOR (15 downto 0) := "0000010000000000";
    constant ap_ST_fsm_pp0_stage11 : STD_LOGIC_VECTOR (15 downto 0) := "0000100000000000";
    constant ap_ST_fsm_pp0_stage12 : STD_LOGIC_VECTOR (15 downto 0) := "0001000000000000";
    constant ap_ST_fsm_pp0_stage13 : STD_LOGIC_VECTOR (15 downto 0) := "0010000000000000";
    constant ap_ST_fsm_pp0_stage14 : STD_LOGIC_VECTOR (15 downto 0) := "0100000000000000";
    constant ap_ST_fsm_pp0_stage15 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv60_0 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv60_1 : STD_LOGIC_VECTOR (59 downto 0) := "000000000000000000000000000000000000000000000000000000000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage15 : signal is "none";
    signal icmp_ln16_reg_247 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state16_pp0_stage15_iter0 : BOOLEAN;
    signal ap_block_state32_pp0_stage15_iter1 : BOOLEAN;
    signal ap_block_pp0_stage15_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage15 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal src_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal icmp_ln16_fu_155_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_block_pp0_stage8 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_pp0_stage9 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage10 : signal is "none";
    signal ap_block_pp0_stage10 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage11 : signal is "none";
    signal ap_block_pp0_stage11 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage12 : signal is "none";
    signal ap_block_pp0_stage12 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage13 : signal is "none";
    signal ap_block_pp0_stage13 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage14 : signal is "none";
    signal ap_block_pp0_stage14 : BOOLEAN;
    signal ap_block_pp0_stage15 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal dst_TDATA_blk_n : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state33_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state18_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state34_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal icmp_ln16_reg_247_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal rgb_tmp_r_reg_251 : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_tmp_g_reg_256 : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_tmp_b_fu_166_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_tmp_b_reg_261 : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_tmp_r_1_reg_266 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state19_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state35_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal rgb_tmp_g_1_reg_271 : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_tmp_b_1_fu_175_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_tmp_b_1_reg_276 : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_tmp_r_2_reg_281 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state20_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_state36_pp0_stage3_iter2 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal rgb_tmp_g_2_reg_286 : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_tmp_b_2_fu_179_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_tmp_b_2_reg_291 : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_tmp_r_3_reg_296 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state21_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_state37_pp0_stage4_iter2 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal rgb_tmp_g_3_reg_301 : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_tmp_b_3_fu_183_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_tmp_b_3_reg_306 : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_tmp_r_4_reg_311 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_state22_pp0_stage5_iter1 : BOOLEAN;
    signal ap_block_state38_pp0_stage5_iter2 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal rgb_tmp_g_4_reg_316 : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_tmp_b_4_fu_187_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_tmp_b_4_reg_321 : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_tmp_r_5_reg_326 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state7_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_state23_pp0_stage6_iter1 : BOOLEAN;
    signal ap_block_state39_pp0_stage6_iter2 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal rgb_tmp_g_5_reg_331 : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_tmp_b_5_fu_191_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_tmp_b_5_reg_336 : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_tmp_r_6_reg_341 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state8_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_state24_pp0_stage7_iter1 : BOOLEAN;
    signal ap_block_state40_pp0_stage7_iter2 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal rgb_tmp_g_6_reg_346 : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_tmp_b_6_fu_195_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_tmp_b_6_reg_351 : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_tmp_r_7_reg_356 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state9_pp0_stage8_iter0 : BOOLEAN;
    signal ap_block_state25_pp0_stage8_iter1 : BOOLEAN;
    signal ap_block_state41_pp0_stage8_iter2 : BOOLEAN;
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal rgb_tmp_g_7_reg_361 : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_tmp_b_7_fu_199_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_tmp_b_7_reg_366 : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_tmp_r_8_reg_371 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state10_pp0_stage9_iter0 : BOOLEAN;
    signal ap_block_state26_pp0_stage9_iter1 : BOOLEAN;
    signal ap_block_state42_pp0_stage9_iter2 : BOOLEAN;
    signal ap_block_pp0_stage9_11001 : BOOLEAN;
    signal rgb_tmp_g_8_reg_376 : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_tmp_b_8_fu_203_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_tmp_b_8_reg_381 : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_tmp_r_9_reg_386 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state11_pp0_stage10_iter0 : BOOLEAN;
    signal ap_block_state27_pp0_stage10_iter1 : BOOLEAN;
    signal ap_block_state43_pp0_stage10_iter2 : BOOLEAN;
    signal ap_block_pp0_stage10_11001 : BOOLEAN;
    signal rgb_tmp_g_9_reg_391 : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_tmp_b_9_fu_207_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_tmp_b_9_reg_396 : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_tmp_r_10_reg_401 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state12_pp0_stage11_iter0 : BOOLEAN;
    signal ap_block_state28_pp0_stage11_iter1 : BOOLEAN;
    signal ap_block_state44_pp0_stage11_iter2 : BOOLEAN;
    signal ap_block_pp0_stage11_11001 : BOOLEAN;
    signal rgb_tmp_g_10_reg_406 : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_tmp_b_10_fu_211_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_tmp_b_10_reg_411 : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_tmp_r_11_reg_416 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state13_pp0_stage12_iter0 : BOOLEAN;
    signal ap_block_state29_pp0_stage12_iter1 : BOOLEAN;
    signal ap_block_state45_pp0_stage12_iter2 : BOOLEAN;
    signal ap_block_pp0_stage12_11001 : BOOLEAN;
    signal rgb_tmp_g_11_reg_421 : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_tmp_b_11_fu_215_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_tmp_b_11_reg_426 : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_tmp_r_12_reg_431 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state14_pp0_stage13_iter0 : BOOLEAN;
    signal ap_block_state30_pp0_stage13_iter1 : BOOLEAN;
    signal ap_block_state46_pp0_stage13_iter2 : BOOLEAN;
    signal ap_block_pp0_stage13_11001 : BOOLEAN;
    signal rgb_tmp_g_12_reg_436 : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_tmp_b_12_fu_219_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_tmp_b_12_reg_441 : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_tmp_r_13_reg_446 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state15_pp0_stage14_iter0 : BOOLEAN;
    signal ap_block_state31_pp0_stage14_iter1 : BOOLEAN;
    signal ap_block_pp0_stage14_11001 : BOOLEAN;
    signal rgb_tmp_g_13_reg_451 : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_tmp_b_13_fu_223_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_tmp_b_13_reg_456 : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_tmp_r_14_reg_461 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage15_11001 : BOOLEAN;
    signal rgb_tmp_g_14_reg_466 : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_tmp_b_14_fu_227_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_tmp_b_14_reg_471 : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_tmp_r_15_reg_476 : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_tmp_g_15_reg_481 : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_tmp_b_15_fu_231_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal rgb_tmp_b_15_reg_486 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage13_subdone : BOOLEAN;
    signal grp_rgb2gray_pixel_fu_115_rgb_val_r : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_rgb2gray_pixel_fu_115_rgb_val_g : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_rgb2gray_pixel_fu_115_rgb_val_b : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_rgb2gray_pixel_fu_115_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_rgb2gray_pixel_fu_115_ap_ce : STD_LOGIC;
    signal ap_block_state2_pp0_stage1_iter0_ignore_call83 : BOOLEAN;
    signal ap_block_state18_pp0_stage1_iter1_ignore_call83 : BOOLEAN;
    signal ap_block_state34_pp0_stage1_iter2_ignore_call83 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_ignoreCallOp261 : BOOLEAN;
    signal ap_block_state3_pp0_stage2_iter0_ignore_call83 : BOOLEAN;
    signal ap_block_state19_pp0_stage2_iter1_ignore_call83 : BOOLEAN;
    signal ap_block_state35_pp0_stage2_iter2_ignore_call83 : BOOLEAN;
    signal ap_block_pp0_stage2_11001_ignoreCallOp71 : BOOLEAN;
    signal ap_block_state4_pp0_stage3_iter0_ignore_call83 : BOOLEAN;
    signal ap_block_state20_pp0_stage3_iter1_ignore_call83 : BOOLEAN;
    signal ap_block_state36_pp0_stage3_iter2_ignore_call83 : BOOLEAN;
    signal ap_block_pp0_stage3_11001_ignoreCallOp77 : BOOLEAN;
    signal ap_block_state5_pp0_stage4_iter0_ignore_call83 : BOOLEAN;
    signal ap_block_state21_pp0_stage4_iter1_ignore_call83 : BOOLEAN;
    signal ap_block_state37_pp0_stage4_iter2_ignore_call83 : BOOLEAN;
    signal ap_block_pp0_stage4_11001_ignoreCallOp84 : BOOLEAN;
    signal ap_block_state6_pp0_stage5_iter0_ignore_call83 : BOOLEAN;
    signal ap_block_state22_pp0_stage5_iter1_ignore_call83 : BOOLEAN;
    signal ap_block_state38_pp0_stage5_iter2_ignore_call83 : BOOLEAN;
    signal ap_block_pp0_stage5_11001_ignoreCallOp92 : BOOLEAN;
    signal ap_block_state7_pp0_stage6_iter0_ignore_call83 : BOOLEAN;
    signal ap_block_state23_pp0_stage6_iter1_ignore_call83 : BOOLEAN;
    signal ap_block_state39_pp0_stage6_iter2_ignore_call83 : BOOLEAN;
    signal ap_block_pp0_stage6_11001_ignoreCallOp101 : BOOLEAN;
    signal ap_block_state8_pp0_stage7_iter0_ignore_call83 : BOOLEAN;
    signal ap_block_state24_pp0_stage7_iter1_ignore_call83 : BOOLEAN;
    signal ap_block_state40_pp0_stage7_iter2_ignore_call83 : BOOLEAN;
    signal ap_block_pp0_stage7_11001_ignoreCallOp111 : BOOLEAN;
    signal ap_block_state9_pp0_stage8_iter0_ignore_call83 : BOOLEAN;
    signal ap_block_state25_pp0_stage8_iter1_ignore_call83 : BOOLEAN;
    signal ap_block_state41_pp0_stage8_iter2_ignore_call83 : BOOLEAN;
    signal ap_block_pp0_stage8_11001_ignoreCallOp122 : BOOLEAN;
    signal ap_block_state10_pp0_stage9_iter0_ignore_call83 : BOOLEAN;
    signal ap_block_state26_pp0_stage9_iter1_ignore_call83 : BOOLEAN;
    signal ap_block_state42_pp0_stage9_iter2_ignore_call83 : BOOLEAN;
    signal ap_block_pp0_stage9_11001_ignoreCallOp134 : BOOLEAN;
    signal ap_block_state11_pp0_stage10_iter0_ignore_call83 : BOOLEAN;
    signal ap_block_state27_pp0_stage10_iter1_ignore_call83 : BOOLEAN;
    signal ap_block_state43_pp0_stage10_iter2_ignore_call83 : BOOLEAN;
    signal ap_block_pp0_stage10_11001_ignoreCallOp147 : BOOLEAN;
    signal ap_block_state12_pp0_stage11_iter0_ignore_call83 : BOOLEAN;
    signal ap_block_state28_pp0_stage11_iter1_ignore_call83 : BOOLEAN;
    signal ap_block_state44_pp0_stage11_iter2_ignore_call83 : BOOLEAN;
    signal ap_block_pp0_stage11_11001_ignoreCallOp161 : BOOLEAN;
    signal ap_block_state13_pp0_stage12_iter0_ignore_call83 : BOOLEAN;
    signal ap_block_state29_pp0_stage12_iter1_ignore_call83 : BOOLEAN;
    signal ap_block_state45_pp0_stage12_iter2_ignore_call83 : BOOLEAN;
    signal ap_block_pp0_stage12_11001_ignoreCallOp176 : BOOLEAN;
    signal ap_block_state14_pp0_stage13_iter0_ignore_call83 : BOOLEAN;
    signal ap_block_state30_pp0_stage13_iter1_ignore_call83 : BOOLEAN;
    signal ap_block_state46_pp0_stage13_iter2_ignore_call83 : BOOLEAN;
    signal ap_block_pp0_stage13_11001_ignoreCallOp192 : BOOLEAN;
    signal ap_block_state15_pp0_stage14_iter0_ignore_call83 : BOOLEAN;
    signal ap_block_state31_pp0_stage14_iter1_ignore_call83 : BOOLEAN;
    signal ap_block_pp0_stage14_11001_ignoreCallOp209 : BOOLEAN;
    signal ap_block_state16_pp0_stage15_iter0_ignore_call83 : BOOLEAN;
    signal ap_block_state32_pp0_stage15_iter1_ignore_call83 : BOOLEAN;
    signal ap_block_pp0_stage15_11001_ignoreCallOp227 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call83 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter1_ignore_call83 : BOOLEAN;
    signal ap_block_state33_pp0_stage0_iter2_ignore_call83 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp246 : BOOLEAN;
    signal indvar_flatten_fu_74 : STD_LOGIC_VECTOR (59 downto 0);
    signal add_ln16_fu_160_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_block_pp0_stage14_01001 : BOOLEAN;
    signal ap_block_pp0_stage15_01001 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal ap_block_pp0_stage2_01001 : BOOLEAN;
    signal ap_block_pp0_stage3_01001 : BOOLEAN;
    signal ap_block_pp0_stage4_01001 : BOOLEAN;
    signal ap_block_pp0_stage5_01001 : BOOLEAN;
    signal ap_block_pp0_stage6_01001 : BOOLEAN;
    signal ap_block_pp0_stage7_01001 : BOOLEAN;
    signal ap_block_pp0_stage8_01001 : BOOLEAN;
    signal ap_block_pp0_stage9_01001 : BOOLEAN;
    signal ap_block_pp0_stage10_01001 : BOOLEAN;
    signal ap_block_pp0_stage11_01001 : BOOLEAN;
    signal ap_block_pp0_stage12_01001 : BOOLEAN;
    signal ap_block_pp0_stage13_01001 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_condition_exit_pp0_iter1_stage13 : STD_LOGIC;
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to2 : STD_LOGIC;
    signal ap_done_pending_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal ap_block_pp0_stage10_subdone : BOOLEAN;
    signal ap_block_pp0_stage11_subdone : BOOLEAN;
    signal ap_block_pp0_stage12_subdone : BOOLEAN;
    signal ap_block_pp0_stage14_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component top_rgb2gray_pixel IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        rgb_val_r : IN STD_LOGIC_VECTOR (7 downto 0);
        rgb_val_g : IN STD_LOGIC_VECTOR (7 downto 0);
        rgb_val_b : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component top_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    grp_rgb2gray_pixel_fu_115 : component top_rgb2gray_pixel
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        rgb_val_r => grp_rgb2gray_pixel_fu_115_rgb_val_r,
        rgb_val_g => grp_rgb2gray_pixel_fu_115_rgb_val_g,
        rgb_val_b => grp_rgb2gray_pixel_fu_115_rgb_val_b,
        ap_return => grp_rgb2gray_pixel_fu_115_ap_return,
        ap_ce => grp_rgb2gray_pixel_fu_115_ap_ce);

    flow_control_loop_pipe_sequential_init_U : component top_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage15,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage13_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage15)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage15_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage13_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage15_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter1_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage13) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_74_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                indvar_flatten_fu_74 <= ap_const_lv60_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln16_fu_155_p2 = ap_const_lv1_0))) then 
                indvar_flatten_fu_74 <= add_ln16_fu_160_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                icmp_ln16_reg_247 <= icmp_ln16_fu_155_p2;
                icmp_ln16_reg_247_pp0_iter1_reg <= icmp_ln16_reg_247;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then
                rgb_tmp_b_10_reg_411 <= rgb_tmp_b_10_fu_211_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then
                rgb_tmp_b_11_reg_426 <= rgb_tmp_b_11_fu_215_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then
                rgb_tmp_b_12_reg_441 <= rgb_tmp_b_12_fu_219_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then
                rgb_tmp_b_13_reg_456 <= rgb_tmp_b_13_fu_223_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then
                rgb_tmp_b_14_reg_471 <= rgb_tmp_b_14_fu_227_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                rgb_tmp_b_15_reg_486 <= rgb_tmp_b_15_fu_231_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                rgb_tmp_b_1_reg_276 <= rgb_tmp_b_1_fu_175_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                rgb_tmp_b_2_reg_291 <= rgb_tmp_b_2_fu_179_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                rgb_tmp_b_3_reg_306 <= rgb_tmp_b_3_fu_183_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                rgb_tmp_b_4_reg_321 <= rgb_tmp_b_4_fu_187_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                rgb_tmp_b_5_reg_336 <= rgb_tmp_b_5_fu_191_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                rgb_tmp_b_6_reg_351 <= rgb_tmp_b_6_fu_195_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then
                rgb_tmp_b_7_reg_366 <= rgb_tmp_b_7_fu_199_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then
                rgb_tmp_b_8_reg_381 <= rgb_tmp_b_8_fu_203_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then
                rgb_tmp_b_9_reg_396 <= rgb_tmp_b_9_fu_207_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln16_fu_155_p2 = ap_const_lv1_0))) then
                rgb_tmp_b_reg_261 <= rgb_tmp_b_fu_166_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then
                rgb_tmp_g_10_reg_406 <= src_TDATA(15 downto 8);
                rgb_tmp_r_10_reg_401 <= src_TDATA(23 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then
                rgb_tmp_g_11_reg_421 <= src_TDATA(15 downto 8);
                rgb_tmp_r_11_reg_416 <= src_TDATA(23 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then
                rgb_tmp_g_12_reg_436 <= src_TDATA(15 downto 8);
                rgb_tmp_r_12_reg_431 <= src_TDATA(23 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then
                rgb_tmp_g_13_reg_451 <= src_TDATA(15 downto 8);
                rgb_tmp_r_13_reg_446 <= src_TDATA(23 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then
                rgb_tmp_g_14_reg_466 <= src_TDATA(15 downto 8);
                rgb_tmp_r_14_reg_461 <= src_TDATA(23 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                rgb_tmp_g_15_reg_481 <= src_TDATA(15 downto 8);
                rgb_tmp_r_15_reg_476 <= src_TDATA(23 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                rgb_tmp_g_1_reg_271 <= src_TDATA(15 downto 8);
                rgb_tmp_r_1_reg_266 <= src_TDATA(23 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                rgb_tmp_g_2_reg_286 <= src_TDATA(15 downto 8);
                rgb_tmp_r_2_reg_281 <= src_TDATA(23 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                rgb_tmp_g_3_reg_301 <= src_TDATA(15 downto 8);
                rgb_tmp_r_3_reg_296 <= src_TDATA(23 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                rgb_tmp_g_4_reg_316 <= src_TDATA(15 downto 8);
                rgb_tmp_r_4_reg_311 <= src_TDATA(23 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                rgb_tmp_g_5_reg_331 <= src_TDATA(15 downto 8);
                rgb_tmp_r_5_reg_326 <= src_TDATA(23 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                rgb_tmp_g_6_reg_346 <= src_TDATA(15 downto 8);
                rgb_tmp_r_6_reg_341 <= src_TDATA(23 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then
                rgb_tmp_g_7_reg_361 <= src_TDATA(15 downto 8);
                rgb_tmp_r_7_reg_356 <= src_TDATA(23 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then
                rgb_tmp_g_8_reg_376 <= src_TDATA(15 downto 8);
                rgb_tmp_r_8_reg_371 <= src_TDATA(23 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then
                rgb_tmp_g_9_reg_391 <= src_TDATA(15 downto 8);
                rgb_tmp_r_9_reg_386 <= src_TDATA(23 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln16_fu_155_p2 = ap_const_lv1_0))) then
                rgb_tmp_g_reg_256 <= src_TDATA(15 downto 8);
                rgb_tmp_r_reg_251 <= src_TDATA(23 downto 16);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage15_subdone, ap_block_pp0_stage13_subdone, ap_condition_exit_pp0_iter1_stage13, ap_idle_pp0_0to0, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to2, ap_done_pending_pp0, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_block_pp0_stage7_subdone, ap_block_pp0_stage8_subdone, ap_block_pp0_stage9_subdone, ap_block_pp0_stage10_subdone, ap_block_pp0_stage11_subdone, ap_block_pp0_stage12_subdone, ap_block_pp0_stage14_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_done_pending_pp0 = ap_const_logic_0) and (ap_idle_pp0_1to2 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when ap_ST_fsm_pp0_stage10 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                end if;
            when ap_ST_fsm_pp0_stage11 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                end if;
            when ap_ST_fsm_pp0_stage12 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                end if;
            when ap_ST_fsm_pp0_stage13 => 
                if (((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage13) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                end if;
            when ap_ST_fsm_pp0_stage14 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                end if;
            when ap_ST_fsm_pp0_stage15 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln16_fu_160_p2 <= std_logic_vector(unsigned(indvar_flatten_fu_74) + unsigned(ap_const_lv60_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage10 <= ap_CS_fsm(10);
    ap_CS_fsm_pp0_stage11 <= ap_CS_fsm(11);
    ap_CS_fsm_pp0_stage12 <= ap_CS_fsm(12);
    ap_CS_fsm_pp0_stage13 <= ap_CS_fsm(13);
    ap_CS_fsm_pp0_stage14 <= ap_CS_fsm(14);
    ap_CS_fsm_pp0_stage15 <= ap_CS_fsm(15);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(9);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage0_01001 <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage0_11001 <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp246_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp246 <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage0_subdone <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage10_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage10_01001 <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage10_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage10_11001 <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage10_11001_ignoreCallOp147_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage10_11001_ignoreCallOp147 <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage10_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage10_subdone <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage11 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage11_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage11_01001 <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage11_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage11_11001 <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage11_11001_ignoreCallOp161_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage11_11001_ignoreCallOp161 <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage11_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage11_subdone <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage12 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage12_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage12_01001 <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage12_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage12_11001 <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage12_11001_ignoreCallOp176_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage12_11001_ignoreCallOp176 <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage12_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage12_subdone <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage13 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage13_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage13_01001 <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage13_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage13_11001 <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage13_11001_ignoreCallOp192_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage13_11001_ignoreCallOp192 <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage13_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage13_subdone <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage14 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage14_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage14_01001 <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage14_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage14_11001 <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage14_11001_ignoreCallOp209_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage14_11001_ignoreCallOp209 <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage14_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage14_subdone <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage15 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage15_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage15_01001 <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage15_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage15_11001 <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage15_11001_ignoreCallOp227_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage15_11001_ignoreCallOp227 <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage15_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage15_subdone <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage1_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, dst_TREADY, icmp_ln16_fu_155_p2)
    begin
                ap_block_pp0_stage1_01001 <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln16_fu_155_p2 = ap_const_lv1_0)));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, dst_TREADY, icmp_ln16_fu_155_p2)
    begin
                ap_block_pp0_stage1_11001 <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln16_fu_155_p2 = ap_const_lv1_0)));
    end process;


    ap_block_pp0_stage1_11001_ignoreCallOp261_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, dst_TREADY, icmp_ln16_fu_155_p2)
    begin
                ap_block_pp0_stage1_11001_ignoreCallOp261 <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln16_fu_155_p2 = ap_const_lv1_0)));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, dst_TREADY, icmp_ln16_fu_155_p2)
    begin
                ap_block_pp0_stage1_subdone <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln16_fu_155_p2 = ap_const_lv1_0)));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage2_01001 <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage2_11001 <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage2_11001_ignoreCallOp71_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage2_11001_ignoreCallOp71 <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage2_subdone <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage3_01001 <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage3_11001 <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage3_11001_ignoreCallOp77_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage3_11001_ignoreCallOp77 <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage3_subdone <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage4_01001 <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage4_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage4_11001 <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage4_11001_ignoreCallOp84_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage4_11001_ignoreCallOp84 <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage4_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage4_subdone <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage5_01001 <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage5_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage5_11001 <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage5_11001_ignoreCallOp92_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage5_11001_ignoreCallOp92 <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage5_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage5_subdone <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage6_01001 <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage6_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage6_11001 <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage6_11001_ignoreCallOp101_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage6_11001_ignoreCallOp101 <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage6_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage6_subdone <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage7_01001 <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage7_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage7_11001 <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage7_11001_ignoreCallOp111_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage7_11001_ignoreCallOp111 <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage7_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage7_subdone <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage8_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage8_01001 <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage8_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage8_11001 <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage8_11001_ignoreCallOp122_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage8_11001_ignoreCallOp122 <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage8_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage8_subdone <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage9 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage9_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage9_01001 <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage9_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage9_11001 <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage9_11001_ignoreCallOp134_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage9_11001_ignoreCallOp134 <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage9_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, src_TVALID, icmp_ln16_reg_247, dst_TREADY)
    begin
                ap_block_pp0_stage9_subdone <= (((dst_TREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_state10_pp0_stage9_iter0_assign_proc : process(src_TVALID, icmp_ln16_reg_247)
    begin
                ap_block_state10_pp0_stage9_iter0 <= ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0));
    end process;


    ap_block_state10_pp0_stage9_iter0_ignore_call83_assign_proc : process(src_TVALID, icmp_ln16_reg_247)
    begin
                ap_block_state10_pp0_stage9_iter0_ignore_call83 <= ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0));
    end process;


    ap_block_state11_pp0_stage10_iter0_assign_proc : process(src_TVALID, icmp_ln16_reg_247)
    begin
                ap_block_state11_pp0_stage10_iter0 <= ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0));
    end process;


    ap_block_state11_pp0_stage10_iter0_ignore_call83_assign_proc : process(src_TVALID, icmp_ln16_reg_247)
    begin
                ap_block_state11_pp0_stage10_iter0_ignore_call83 <= ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0));
    end process;


    ap_block_state12_pp0_stage11_iter0_assign_proc : process(src_TVALID, icmp_ln16_reg_247)
    begin
                ap_block_state12_pp0_stage11_iter0 <= ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0));
    end process;


    ap_block_state12_pp0_stage11_iter0_ignore_call83_assign_proc : process(src_TVALID, icmp_ln16_reg_247)
    begin
                ap_block_state12_pp0_stage11_iter0_ignore_call83 <= ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0));
    end process;


    ap_block_state13_pp0_stage12_iter0_assign_proc : process(src_TVALID, icmp_ln16_reg_247)
    begin
                ap_block_state13_pp0_stage12_iter0 <= ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0));
    end process;


    ap_block_state13_pp0_stage12_iter0_ignore_call83_assign_proc : process(src_TVALID, icmp_ln16_reg_247)
    begin
                ap_block_state13_pp0_stage12_iter0_ignore_call83 <= ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0));
    end process;


    ap_block_state14_pp0_stage13_iter0_assign_proc : process(src_TVALID, icmp_ln16_reg_247)
    begin
                ap_block_state14_pp0_stage13_iter0 <= ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0));
    end process;


    ap_block_state14_pp0_stage13_iter0_ignore_call83_assign_proc : process(src_TVALID, icmp_ln16_reg_247)
    begin
                ap_block_state14_pp0_stage13_iter0_ignore_call83 <= ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0));
    end process;


    ap_block_state15_pp0_stage14_iter0_assign_proc : process(src_TVALID, icmp_ln16_reg_247)
    begin
                ap_block_state15_pp0_stage14_iter0 <= ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0));
    end process;


    ap_block_state15_pp0_stage14_iter0_ignore_call83_assign_proc : process(src_TVALID, icmp_ln16_reg_247)
    begin
                ap_block_state15_pp0_stage14_iter0_ignore_call83 <= ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0));
    end process;


    ap_block_state16_pp0_stage15_iter0_assign_proc : process(src_TVALID, icmp_ln16_reg_247)
    begin
                ap_block_state16_pp0_stage15_iter0 <= ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0));
    end process;


    ap_block_state16_pp0_stage15_iter0_ignore_call83_assign_proc : process(src_TVALID, icmp_ln16_reg_247)
    begin
                ap_block_state16_pp0_stage15_iter0_ignore_call83 <= ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0));
    end process;


    ap_block_state17_pp0_stage0_iter1_assign_proc : process(src_TVALID, icmp_ln16_reg_247)
    begin
                ap_block_state17_pp0_stage0_iter1 <= ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0));
    end process;


    ap_block_state17_pp0_stage0_iter1_ignore_call83_assign_proc : process(src_TVALID, icmp_ln16_reg_247)
    begin
                ap_block_state17_pp0_stage0_iter1_ignore_call83 <= ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0));
    end process;

        ap_block_state18_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage1_iter1_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage2_iter1_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage3_iter1_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage4_iter1_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage5_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage5_iter1_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage6_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage6_iter1_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage7_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage7_iter1_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage8_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage8_iter1_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage9_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage9_iter1_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage10_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage10_iter1_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage11_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage11_iter1_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage12_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage12_iter1_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_pp0_stage1_iter0_assign_proc : process(src_TVALID, icmp_ln16_fu_155_p2)
    begin
                ap_block_state2_pp0_stage1_iter0 <= ((src_TVALID = ap_const_logic_0) and (icmp_ln16_fu_155_p2 = ap_const_lv1_0));
    end process;


    ap_block_state2_pp0_stage1_iter0_ignore_call83_assign_proc : process(src_TVALID, icmp_ln16_fu_155_p2)
    begin
                ap_block_state2_pp0_stage1_iter0_ignore_call83 <= ((src_TVALID = ap_const_logic_0) and (icmp_ln16_fu_155_p2 = ap_const_lv1_0));
    end process;

        ap_block_state30_pp0_stage13_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage13_iter1_ignore_call83 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state31_pp0_stage14_iter1_assign_proc : process(dst_TREADY)
    begin
                ap_block_state31_pp0_stage14_iter1 <= (dst_TREADY = ap_const_logic_0);
    end process;


    ap_block_state31_pp0_stage14_iter1_ignore_call83_assign_proc : process(dst_TREADY)
    begin
                ap_block_state31_pp0_stage14_iter1_ignore_call83 <= (dst_TREADY = ap_const_logic_0);
    end process;


    ap_block_state32_pp0_stage15_iter1_assign_proc : process(dst_TREADY)
    begin
                ap_block_state32_pp0_stage15_iter1 <= (dst_TREADY = ap_const_logic_0);
    end process;


    ap_block_state32_pp0_stage15_iter1_ignore_call83_assign_proc : process(dst_TREADY)
    begin
                ap_block_state32_pp0_stage15_iter1_ignore_call83 <= (dst_TREADY = ap_const_logic_0);
    end process;


    ap_block_state33_pp0_stage0_iter2_assign_proc : process(dst_TREADY)
    begin
                ap_block_state33_pp0_stage0_iter2 <= (dst_TREADY = ap_const_logic_0);
    end process;


    ap_block_state33_pp0_stage0_iter2_ignore_call83_assign_proc : process(dst_TREADY)
    begin
                ap_block_state33_pp0_stage0_iter2_ignore_call83 <= (dst_TREADY = ap_const_logic_0);
    end process;


    ap_block_state34_pp0_stage1_iter2_assign_proc : process(dst_TREADY)
    begin
                ap_block_state34_pp0_stage1_iter2 <= (dst_TREADY = ap_const_logic_0);
    end process;


    ap_block_state34_pp0_stage1_iter2_ignore_call83_assign_proc : process(dst_TREADY)
    begin
                ap_block_state34_pp0_stage1_iter2_ignore_call83 <= (dst_TREADY = ap_const_logic_0);
    end process;


    ap_block_state35_pp0_stage2_iter2_assign_proc : process(dst_TREADY)
    begin
                ap_block_state35_pp0_stage2_iter2 <= (dst_TREADY = ap_const_logic_0);
    end process;


    ap_block_state35_pp0_stage2_iter2_ignore_call83_assign_proc : process(dst_TREADY)
    begin
                ap_block_state35_pp0_stage2_iter2_ignore_call83 <= (dst_TREADY = ap_const_logic_0);
    end process;


    ap_block_state36_pp0_stage3_iter2_assign_proc : process(dst_TREADY)
    begin
                ap_block_state36_pp0_stage3_iter2 <= (dst_TREADY = ap_const_logic_0);
    end process;


    ap_block_state36_pp0_stage3_iter2_ignore_call83_assign_proc : process(dst_TREADY)
    begin
                ap_block_state36_pp0_stage3_iter2_ignore_call83 <= (dst_TREADY = ap_const_logic_0);
    end process;


    ap_block_state37_pp0_stage4_iter2_assign_proc : process(dst_TREADY)
    begin
                ap_block_state37_pp0_stage4_iter2 <= (dst_TREADY = ap_const_logic_0);
    end process;


    ap_block_state37_pp0_stage4_iter2_ignore_call83_assign_proc : process(dst_TREADY)
    begin
                ap_block_state37_pp0_stage4_iter2_ignore_call83 <= (dst_TREADY = ap_const_logic_0);
    end process;


    ap_block_state38_pp0_stage5_iter2_assign_proc : process(dst_TREADY)
    begin
                ap_block_state38_pp0_stage5_iter2 <= (dst_TREADY = ap_const_logic_0);
    end process;


    ap_block_state38_pp0_stage5_iter2_ignore_call83_assign_proc : process(dst_TREADY)
    begin
                ap_block_state38_pp0_stage5_iter2_ignore_call83 <= (dst_TREADY = ap_const_logic_0);
    end process;


    ap_block_state39_pp0_stage6_iter2_assign_proc : process(dst_TREADY)
    begin
                ap_block_state39_pp0_stage6_iter2 <= (dst_TREADY = ap_const_logic_0);
    end process;


    ap_block_state39_pp0_stage6_iter2_ignore_call83_assign_proc : process(dst_TREADY)
    begin
                ap_block_state39_pp0_stage6_iter2_ignore_call83 <= (dst_TREADY = ap_const_logic_0);
    end process;


    ap_block_state3_pp0_stage2_iter0_assign_proc : process(src_TVALID, icmp_ln16_reg_247)
    begin
                ap_block_state3_pp0_stage2_iter0 <= ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage2_iter0_ignore_call83_assign_proc : process(src_TVALID, icmp_ln16_reg_247)
    begin
                ap_block_state3_pp0_stage2_iter0_ignore_call83 <= ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0));
    end process;


    ap_block_state40_pp0_stage7_iter2_assign_proc : process(dst_TREADY)
    begin
                ap_block_state40_pp0_stage7_iter2 <= (dst_TREADY = ap_const_logic_0);
    end process;


    ap_block_state40_pp0_stage7_iter2_ignore_call83_assign_proc : process(dst_TREADY)
    begin
                ap_block_state40_pp0_stage7_iter2_ignore_call83 <= (dst_TREADY = ap_const_logic_0);
    end process;


    ap_block_state41_pp0_stage8_iter2_assign_proc : process(dst_TREADY)
    begin
                ap_block_state41_pp0_stage8_iter2 <= (dst_TREADY = ap_const_logic_0);
    end process;


    ap_block_state41_pp0_stage8_iter2_ignore_call83_assign_proc : process(dst_TREADY)
    begin
                ap_block_state41_pp0_stage8_iter2_ignore_call83 <= (dst_TREADY = ap_const_logic_0);
    end process;


    ap_block_state42_pp0_stage9_iter2_assign_proc : process(dst_TREADY)
    begin
                ap_block_state42_pp0_stage9_iter2 <= (dst_TREADY = ap_const_logic_0);
    end process;


    ap_block_state42_pp0_stage9_iter2_ignore_call83_assign_proc : process(dst_TREADY)
    begin
                ap_block_state42_pp0_stage9_iter2_ignore_call83 <= (dst_TREADY = ap_const_logic_0);
    end process;


    ap_block_state43_pp0_stage10_iter2_assign_proc : process(dst_TREADY)
    begin
                ap_block_state43_pp0_stage10_iter2 <= (dst_TREADY = ap_const_logic_0);
    end process;


    ap_block_state43_pp0_stage10_iter2_ignore_call83_assign_proc : process(dst_TREADY)
    begin
                ap_block_state43_pp0_stage10_iter2_ignore_call83 <= (dst_TREADY = ap_const_logic_0);
    end process;


    ap_block_state44_pp0_stage11_iter2_assign_proc : process(dst_TREADY)
    begin
                ap_block_state44_pp0_stage11_iter2 <= (dst_TREADY = ap_const_logic_0);
    end process;


    ap_block_state44_pp0_stage11_iter2_ignore_call83_assign_proc : process(dst_TREADY)
    begin
                ap_block_state44_pp0_stage11_iter2_ignore_call83 <= (dst_TREADY = ap_const_logic_0);
    end process;


    ap_block_state45_pp0_stage12_iter2_assign_proc : process(dst_TREADY)
    begin
                ap_block_state45_pp0_stage12_iter2 <= (dst_TREADY = ap_const_logic_0);
    end process;


    ap_block_state45_pp0_stage12_iter2_ignore_call83_assign_proc : process(dst_TREADY)
    begin
                ap_block_state45_pp0_stage12_iter2_ignore_call83 <= (dst_TREADY = ap_const_logic_0);
    end process;


    ap_block_state46_pp0_stage13_iter2_assign_proc : process(dst_TREADY)
    begin
                ap_block_state46_pp0_stage13_iter2 <= (dst_TREADY = ap_const_logic_0);
    end process;


    ap_block_state46_pp0_stage13_iter2_ignore_call83_assign_proc : process(dst_TREADY)
    begin
                ap_block_state46_pp0_stage13_iter2_ignore_call83 <= (dst_TREADY = ap_const_logic_0);
    end process;


    ap_block_state4_pp0_stage3_iter0_assign_proc : process(src_TVALID, icmp_ln16_reg_247)
    begin
                ap_block_state4_pp0_stage3_iter0 <= ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0));
    end process;


    ap_block_state4_pp0_stage3_iter0_ignore_call83_assign_proc : process(src_TVALID, icmp_ln16_reg_247)
    begin
                ap_block_state4_pp0_stage3_iter0_ignore_call83 <= ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0));
    end process;


    ap_block_state5_pp0_stage4_iter0_assign_proc : process(src_TVALID, icmp_ln16_reg_247)
    begin
                ap_block_state5_pp0_stage4_iter0 <= ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0));
    end process;


    ap_block_state5_pp0_stage4_iter0_ignore_call83_assign_proc : process(src_TVALID, icmp_ln16_reg_247)
    begin
                ap_block_state5_pp0_stage4_iter0_ignore_call83 <= ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0));
    end process;


    ap_block_state6_pp0_stage5_iter0_assign_proc : process(src_TVALID, icmp_ln16_reg_247)
    begin
                ap_block_state6_pp0_stage5_iter0 <= ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0));
    end process;


    ap_block_state6_pp0_stage5_iter0_ignore_call83_assign_proc : process(src_TVALID, icmp_ln16_reg_247)
    begin
                ap_block_state6_pp0_stage5_iter0_ignore_call83 <= ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0));
    end process;


    ap_block_state7_pp0_stage6_iter0_assign_proc : process(src_TVALID, icmp_ln16_reg_247)
    begin
                ap_block_state7_pp0_stage6_iter0 <= ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0));
    end process;


    ap_block_state7_pp0_stage6_iter0_ignore_call83_assign_proc : process(src_TVALID, icmp_ln16_reg_247)
    begin
                ap_block_state7_pp0_stage6_iter0_ignore_call83 <= ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0));
    end process;


    ap_block_state8_pp0_stage7_iter0_assign_proc : process(src_TVALID, icmp_ln16_reg_247)
    begin
                ap_block_state8_pp0_stage7_iter0 <= ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0));
    end process;


    ap_block_state8_pp0_stage7_iter0_ignore_call83_assign_proc : process(src_TVALID, icmp_ln16_reg_247)
    begin
                ap_block_state8_pp0_stage7_iter0_ignore_call83 <= ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0));
    end process;


    ap_block_state9_pp0_stage8_iter0_assign_proc : process(src_TVALID, icmp_ln16_reg_247)
    begin
                ap_block_state9_pp0_stage8_iter0 <= ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0));
    end process;


    ap_block_state9_pp0_stage8_iter0_ignore_call83_assign_proc : process(src_TVALID, icmp_ln16_reg_247)
    begin
                ap_block_state9_pp0_stage8_iter0_ignore_call83 <= ((icmp_ln16_reg_247 = ap_const_lv1_0) and (src_TVALID = ap_const_logic_0));
    end process;


    ap_condition_exit_pp0_iter0_stage15_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, icmp_ln16_reg_247, ap_block_pp0_stage15_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage15_subdone) and (icmp_ln16_reg_247 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            ap_condition_exit_pp0_iter0_stage15 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage15 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter1_stage13_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage13, icmp_ln16_reg_247_pp0_iter1_reg, ap_block_pp0_stage13_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage13_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln16_reg_247_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then 
            ap_condition_exit_pp0_iter1_stage13 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage13 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage13_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_done_pending_pp0_assign_proc : process(ap_loop_exit_ready, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (not(((ap_loop_exit_ready = ap_const_logic_0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_0)))) then 
            ap_done_pending_pp0 <= ap_const_logic_1;
        else 
            ap_done_pending_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to2_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to2 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage15;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage15_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    dst_TDATA <= grp_rgb2gray_pixel_fu_115_ap_return;

    dst_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage15, dst_TREADY, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            dst_TDATA_blk_n <= dst_TREADY;
        else 
            dst_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_TKEEP <= ap_const_lv1_0;
    dst_TLAST <= ap_const_lv1_0;
    dst_TSTRB <= ap_const_lv1_0;

    dst_TVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage15_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            dst_TVALID <= ap_const_logic_1;
        else 
            dst_TVALID <= ap_const_logic_0;
        end if; 
    end process;


    grp_rgb2gray_pixel_fu_115_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage1_11001_ignoreCallOp261, ap_block_pp0_stage2_11001_ignoreCallOp71, ap_block_pp0_stage3_11001_ignoreCallOp77, ap_block_pp0_stage4_11001_ignoreCallOp84, ap_block_pp0_stage5_11001_ignoreCallOp92, ap_block_pp0_stage6_11001_ignoreCallOp101, ap_block_pp0_stage7_11001_ignoreCallOp111, ap_block_pp0_stage8_11001_ignoreCallOp122, ap_block_pp0_stage9_11001_ignoreCallOp134, ap_block_pp0_stage10_11001_ignoreCallOp147, ap_block_pp0_stage11_11001_ignoreCallOp161, ap_block_pp0_stage12_11001_ignoreCallOp176, ap_block_pp0_stage13_11001_ignoreCallOp192, ap_block_pp0_stage14_11001_ignoreCallOp209, ap_block_pp0_stage15_11001_ignoreCallOp227, ap_block_pp0_stage0_11001_ignoreCallOp246)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001_ignoreCallOp261) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp246) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001_ignoreCallOp227) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001_ignoreCallOp209) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001_ignoreCallOp192) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001_ignoreCallOp176) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001_ignoreCallOp161) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001_ignoreCallOp147) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001_ignoreCallOp134) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001_ignoreCallOp122) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001_ignoreCallOp111) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001_ignoreCallOp101) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001_ignoreCallOp92) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001_ignoreCallOp84) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001_ignoreCallOp77) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001_ignoreCallOp71) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_rgb2gray_pixel_fu_115_ap_ce <= ap_const_logic_1;
        else 
            grp_rgb2gray_pixel_fu_115_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_rgb2gray_pixel_fu_115_rgb_val_b_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, icmp_ln16_reg_247, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, rgb_tmp_b_reg_261, rgb_tmp_b_1_reg_276, rgb_tmp_b_2_reg_291, rgb_tmp_b_3_reg_306, rgb_tmp_b_4_reg_321, rgb_tmp_b_5_reg_336, rgb_tmp_b_6_reg_351, rgb_tmp_b_7_reg_366, rgb_tmp_b_8_reg_381, rgb_tmp_b_9_reg_396, rgb_tmp_b_10_reg_411, rgb_tmp_b_11_reg_426, rgb_tmp_b_12_reg_441, rgb_tmp_b_13_reg_456, rgb_tmp_b_14_reg_471, rgb_tmp_b_15_reg_486)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_rgb2gray_pixel_fu_115_rgb_val_b <= rgb_tmp_b_15_reg_486;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_rgb2gray_pixel_fu_115_rgb_val_b <= rgb_tmp_b_14_reg_471;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            grp_rgb2gray_pixel_fu_115_rgb_val_b <= rgb_tmp_b_13_reg_456;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            grp_rgb2gray_pixel_fu_115_rgb_val_b <= rgb_tmp_b_12_reg_441;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage13) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then 
            grp_rgb2gray_pixel_fu_115_rgb_val_b <= rgb_tmp_b_11_reg_426;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
            grp_rgb2gray_pixel_fu_115_rgb_val_b <= rgb_tmp_b_10_reg_411;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
            grp_rgb2gray_pixel_fu_115_rgb_val_b <= rgb_tmp_b_9_reg_396;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
            grp_rgb2gray_pixel_fu_115_rgb_val_b <= rgb_tmp_b_8_reg_381;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            grp_rgb2gray_pixel_fu_115_rgb_val_b <= rgb_tmp_b_7_reg_366;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            grp_rgb2gray_pixel_fu_115_rgb_val_b <= rgb_tmp_b_6_reg_351;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_rgb2gray_pixel_fu_115_rgb_val_b <= rgb_tmp_b_5_reg_336;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_rgb2gray_pixel_fu_115_rgb_val_b <= rgb_tmp_b_4_reg_321;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_rgb2gray_pixel_fu_115_rgb_val_b <= rgb_tmp_b_3_reg_306;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_rgb2gray_pixel_fu_115_rgb_val_b <= rgb_tmp_b_2_reg_291;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_rgb2gray_pixel_fu_115_rgb_val_b <= rgb_tmp_b_1_reg_276;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_rgb2gray_pixel_fu_115_rgb_val_b <= rgb_tmp_b_reg_261;
        else 
            grp_rgb2gray_pixel_fu_115_rgb_val_b <= "XXXXXXXX";
        end if; 
    end process;


    grp_rgb2gray_pixel_fu_115_rgb_val_g_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, icmp_ln16_reg_247, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, rgb_tmp_g_reg_256, rgb_tmp_g_1_reg_271, rgb_tmp_g_2_reg_286, rgb_tmp_g_3_reg_301, rgb_tmp_g_4_reg_316, rgb_tmp_g_5_reg_331, rgb_tmp_g_6_reg_346, rgb_tmp_g_7_reg_361, rgb_tmp_g_8_reg_376, rgb_tmp_g_9_reg_391, rgb_tmp_g_10_reg_406, rgb_tmp_g_11_reg_421, rgb_tmp_g_12_reg_436, rgb_tmp_g_13_reg_451, rgb_tmp_g_14_reg_466, rgb_tmp_g_15_reg_481)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_rgb2gray_pixel_fu_115_rgb_val_g <= rgb_tmp_g_15_reg_481;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_rgb2gray_pixel_fu_115_rgb_val_g <= rgb_tmp_g_14_reg_466;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            grp_rgb2gray_pixel_fu_115_rgb_val_g <= rgb_tmp_g_13_reg_451;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            grp_rgb2gray_pixel_fu_115_rgb_val_g <= rgb_tmp_g_12_reg_436;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage13) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then 
            grp_rgb2gray_pixel_fu_115_rgb_val_g <= rgb_tmp_g_11_reg_421;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
            grp_rgb2gray_pixel_fu_115_rgb_val_g <= rgb_tmp_g_10_reg_406;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
            grp_rgb2gray_pixel_fu_115_rgb_val_g <= rgb_tmp_g_9_reg_391;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
            grp_rgb2gray_pixel_fu_115_rgb_val_g <= rgb_tmp_g_8_reg_376;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            grp_rgb2gray_pixel_fu_115_rgb_val_g <= rgb_tmp_g_7_reg_361;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            grp_rgb2gray_pixel_fu_115_rgb_val_g <= rgb_tmp_g_6_reg_346;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_rgb2gray_pixel_fu_115_rgb_val_g <= rgb_tmp_g_5_reg_331;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_rgb2gray_pixel_fu_115_rgb_val_g <= rgb_tmp_g_4_reg_316;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_rgb2gray_pixel_fu_115_rgb_val_g <= rgb_tmp_g_3_reg_301;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_rgb2gray_pixel_fu_115_rgb_val_g <= rgb_tmp_g_2_reg_286;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_rgb2gray_pixel_fu_115_rgb_val_g <= rgb_tmp_g_1_reg_271;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_rgb2gray_pixel_fu_115_rgb_val_g <= rgb_tmp_g_reg_256;
        else 
            grp_rgb2gray_pixel_fu_115_rgb_val_g <= "XXXXXXXX";
        end if; 
    end process;


    grp_rgb2gray_pixel_fu_115_rgb_val_r_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, icmp_ln16_reg_247, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0, rgb_tmp_r_reg_251, rgb_tmp_r_1_reg_266, rgb_tmp_r_2_reg_281, rgb_tmp_r_3_reg_296, rgb_tmp_r_4_reg_311, rgb_tmp_r_5_reg_326, rgb_tmp_r_6_reg_341, rgb_tmp_r_7_reg_356, rgb_tmp_r_8_reg_371, rgb_tmp_r_9_reg_386, rgb_tmp_r_10_reg_401, rgb_tmp_r_11_reg_416, rgb_tmp_r_12_reg_431, rgb_tmp_r_13_reg_446, rgb_tmp_r_14_reg_461, rgb_tmp_r_15_reg_476)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_rgb2gray_pixel_fu_115_rgb_val_r <= rgb_tmp_r_15_reg_476;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_rgb2gray_pixel_fu_115_rgb_val_r <= rgb_tmp_r_14_reg_461;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            grp_rgb2gray_pixel_fu_115_rgb_val_r <= rgb_tmp_r_13_reg_446;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            grp_rgb2gray_pixel_fu_115_rgb_val_r <= rgb_tmp_r_12_reg_431;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage13) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then 
            grp_rgb2gray_pixel_fu_115_rgb_val_r <= rgb_tmp_r_11_reg_416;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
            grp_rgb2gray_pixel_fu_115_rgb_val_r <= rgb_tmp_r_10_reg_401;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
            grp_rgb2gray_pixel_fu_115_rgb_val_r <= rgb_tmp_r_9_reg_386;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
            grp_rgb2gray_pixel_fu_115_rgb_val_r <= rgb_tmp_r_8_reg_371;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            grp_rgb2gray_pixel_fu_115_rgb_val_r <= rgb_tmp_r_7_reg_356;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            grp_rgb2gray_pixel_fu_115_rgb_val_r <= rgb_tmp_r_6_reg_341;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_rgb2gray_pixel_fu_115_rgb_val_r <= rgb_tmp_r_5_reg_326;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_rgb2gray_pixel_fu_115_rgb_val_r <= rgb_tmp_r_4_reg_311;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_rgb2gray_pixel_fu_115_rgb_val_r <= rgb_tmp_r_3_reg_296;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_rgb2gray_pixel_fu_115_rgb_val_r <= rgb_tmp_r_2_reg_281;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_rgb2gray_pixel_fu_115_rgb_val_r <= rgb_tmp_r_1_reg_266;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_rgb2gray_pixel_fu_115_rgb_val_r <= rgb_tmp_r_reg_251;
        else 
            grp_rgb2gray_pixel_fu_115_rgb_val_r <= "XXXXXXXX";
        end if; 
    end process;

    icmp_ln16_fu_155_p2 <= "1" when (indvar_flatten_fu_74 = mul_ln4) else "0";
    rgb_tmp_b_10_fu_211_p1 <= src_TDATA(8 - 1 downto 0);
    rgb_tmp_b_11_fu_215_p1 <= src_TDATA(8 - 1 downto 0);
    rgb_tmp_b_12_fu_219_p1 <= src_TDATA(8 - 1 downto 0);
    rgb_tmp_b_13_fu_223_p1 <= src_TDATA(8 - 1 downto 0);
    rgb_tmp_b_14_fu_227_p1 <= src_TDATA(8 - 1 downto 0);
    rgb_tmp_b_15_fu_231_p1 <= src_TDATA(8 - 1 downto 0);
    rgb_tmp_b_1_fu_175_p1 <= src_TDATA(8 - 1 downto 0);
    rgb_tmp_b_2_fu_179_p1 <= src_TDATA(8 - 1 downto 0);
    rgb_tmp_b_3_fu_183_p1 <= src_TDATA(8 - 1 downto 0);
    rgb_tmp_b_4_fu_187_p1 <= src_TDATA(8 - 1 downto 0);
    rgb_tmp_b_5_fu_191_p1 <= src_TDATA(8 - 1 downto 0);
    rgb_tmp_b_6_fu_195_p1 <= src_TDATA(8 - 1 downto 0);
    rgb_tmp_b_7_fu_199_p1 <= src_TDATA(8 - 1 downto 0);
    rgb_tmp_b_8_fu_203_p1 <= src_TDATA(8 - 1 downto 0);
    rgb_tmp_b_9_fu_207_p1 <= src_TDATA(8 - 1 downto 0);
    rgb_tmp_b_fu_166_p1 <= src_TDATA(8 - 1 downto 0);

    src_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, src_TVALID, icmp_ln16_reg_247, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln16_fu_155_p2, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln16_fu_155_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage15) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage14) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage13) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage12) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage11) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage10) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage9) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage8) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            src_TDATA_blk_n <= src_TVALID;
        else 
            src_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_TREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage15, icmp_ln16_reg_247, ap_CS_fsm_pp0_stage1, icmp_ln16_fu_155_p2, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage15_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln16_fu_155_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln16_reg_247 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            src_TREADY <= ap_const_logic_1;
        else 
            src_TREADY <= ap_const_logic_0;
        end if; 
    end process;

end behav;
