{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 07 08:52:23 2021 " "Info: Processing started: Tue Sep 07 08:52:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ecoulement_secondes -c ecoulement_secondes " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ecoulement_secondes -c ecoulement_secondes" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../mypackage/cpt_bcd_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../mypackage/cpt_bcd_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpt_bcd_1-ar " "Info: Found design unit 1: cpt_bcd_1-ar" {  } { { "../mypackage/cpt_bcd_1.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/cpt_bcd_1.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpt_bcd_1 " "Info: Found entity 1: cpt_bcd_1" {  } { { "../mypackage/cpt_bcd_1.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/cpt_bcd_1.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../mypackage/cpt_bcd_3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../mypackage/cpt_bcd_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpt_bcd_3-ar " "Info: Found design unit 1: cpt_bcd_3-ar" {  } { { "../mypackage/cpt_bcd_3.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/cpt_bcd_3.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpt_bcd_3 " "Info: Found entity 1: cpt_bcd_3" {  } { { "../mypackage/cpt_bcd_3.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/cpt_bcd_3.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../mypackage/deco_7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../mypackage/deco_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deco_7seg-ar " "Info: Found design unit 1: deco_7seg-ar" {  } { { "../mypackage/deco_7seg.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/deco_7seg.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 deco_7seg " "Info: Found entity 1: deco_7seg" {  } { { "../mypackage/deco_7seg.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/deco_7seg.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../mypackage/div_freq.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../mypackage/div_freq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_freq-ar " "Info: Found design unit 1: div_freq-ar" {  } { { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 div_freq " "Info: Found entity 1: div_freq" {  } { { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../mypackage/mypackage.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file ../mypackage/mypackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mypackage " "Info: Found design unit 1: mypackage" {  } { { "../mypackage/mypackage.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/mypackage.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../mypackage/ecoulement_secondes.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../mypackage/ecoulement_secondes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ecoulement_secondes-ar " "Info: Found design unit 1: ecoulement_secondes-ar" {  } { { "../mypackage/ecoulement_secondes.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/ecoulement_secondes.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ecoulement_secondes " "Info: Found entity 1: ecoulement_secondes" {  } { { "../mypackage/ecoulement_secondes.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/ecoulement_secondes.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ecoulement_secondes " "Info: Elaborating entity \"ecoulement_secondes\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_freq div_freq:div " "Info: Elaborating entity \"div_freq\" for hierarchy \"div_freq:div\"" {  } { { "../mypackage/ecoulement_secondes.vhd" "div" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/ecoulement_secondes.vhd" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpt_bcd_1 cpt_bcd_1:cpt_BCD " "Info: Elaborating entity \"cpt_bcd_1\" for hierarchy \"cpt_bcd_1:cpt_BCD\"" {  } { { "../mypackage/ecoulement_secondes.vhd" "cpt_BCD" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/ecoulement_secondes.vhd" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco_7seg deco_7seg:decodeur " "Info: Elaborating entity \"deco_7seg\" for hierarchy \"deco_7seg:decodeur\"" {  } { { "../mypackage/ecoulement_secondes.vhd" "decodeur" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/ecoulement_secondes.vhd" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "74 " "Info: Implemented 74 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Info: Implemented 7 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "66 " "Info: Implemented 66 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 07 08:52:25 2021 " "Info: Processing ended: Tue Sep 07 08:52:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 07 08:52:25 2021 " "Info: Processing started: Tue Sep 07 08:52:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ecoulement_secondes -c ecoulement_secondes " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ecoulement_secondes -c ecoulement_secondes" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "ecoulement_secondes EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"ecoulement_secondes\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node Clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "div_freq:div\|var_temp " "Info: Destination node div_freq:div\|var_temp" {  } { { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 27 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_freq:div|var_temp } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { Clk } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk" } } } } { "../mypackage/ecoulement_secondes.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/ecoulement_secondes.vhd" 10 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "div_freq:div\|var_temp  " "Info: Automatically promoted node div_freq:div\|var_temp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "div_freq:div\|var_temp~0 " "Info: Destination node div_freq:div\|var_temp~0" {  } { { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 27 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_freq:div|var_temp~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 27 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_freq:div|var_temp } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.892 ns register register " "Info: Estimated most critical path is register to register delay of 3.892 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns div_freq:div\|compteur\[6\] 1 REG LAB_X24_Y17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X24_Y17; Fanout = 3; REG Node = 'div_freq:div\|compteur\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_freq:div|compteur[6] } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.414 ns) 1.345 ns div_freq:div\|Add0~13 2 COMB LAB_X23_Y18 2 " "Info: 2: + IC(0.931 ns) + CELL(0.414 ns) = 1.345 ns; Loc. = LAB_X23_Y18; Fanout = 2; COMB Node = 'div_freq:div\|Add0~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.345 ns" { div_freq:div|compteur[6] div_freq:div|Add0~13 } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.416 ns div_freq:div\|Add0~15 3 COMB LAB_X23_Y18 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.416 ns; Loc. = LAB_X23_Y18; Fanout = 2; COMB Node = 'div_freq:div\|Add0~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_freq:div|Add0~13 div_freq:div|Add0~15 } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.487 ns div_freq:div\|Add0~17 4 COMB LAB_X23_Y18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.487 ns; Loc. = LAB_X23_Y18; Fanout = 2; COMB Node = 'div_freq:div\|Add0~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_freq:div|Add0~15 div_freq:div|Add0~17 } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.558 ns div_freq:div\|Add0~19 5 COMB LAB_X23_Y18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.558 ns; Loc. = LAB_X23_Y18; Fanout = 2; COMB Node = 'div_freq:div\|Add0~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_freq:div|Add0~17 div_freq:div|Add0~19 } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.629 ns div_freq:div\|Add0~21 6 COMB LAB_X23_Y18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.629 ns; Loc. = LAB_X23_Y18; Fanout = 2; COMB Node = 'div_freq:div\|Add0~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_freq:div|Add0~19 div_freq:div|Add0~21 } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.700 ns div_freq:div\|Add0~23 7 COMB LAB_X23_Y18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.700 ns; Loc. = LAB_X23_Y18; Fanout = 2; COMB Node = 'div_freq:div\|Add0~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_freq:div|Add0~21 div_freq:div|Add0~23 } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.771 ns div_freq:div\|Add0~25 8 COMB LAB_X23_Y18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.771 ns; Loc. = LAB_X23_Y18; Fanout = 2; COMB Node = 'div_freq:div\|Add0~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_freq:div|Add0~23 div_freq:div|Add0~25 } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.842 ns div_freq:div\|Add0~27 9 COMB LAB_X23_Y18 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.842 ns; Loc. = LAB_X23_Y18; Fanout = 2; COMB Node = 'div_freq:div\|Add0~27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_freq:div|Add0~25 div_freq:div|Add0~27 } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.913 ns div_freq:div\|Add0~29 10 COMB LAB_X23_Y18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.913 ns; Loc. = LAB_X23_Y18; Fanout = 2; COMB Node = 'div_freq:div\|Add0~29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_freq:div|Add0~27 div_freq:div|Add0~29 } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.984 ns div_freq:div\|Add0~31 11 COMB LAB_X23_Y18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.984 ns; Loc. = LAB_X23_Y18; Fanout = 2; COMB Node = 'div_freq:div\|Add0~31'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_freq:div|Add0~29 div_freq:div|Add0~31 } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 2.145 ns div_freq:div\|Add0~33 12 COMB LAB_X23_Y17 2 " "Info: 12: + IC(0.090 ns) + CELL(0.071 ns) = 2.145 ns; Loc. = LAB_X23_Y17; Fanout = 2; COMB Node = 'div_freq:div\|Add0~33'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { div_freq:div|Add0~31 div_freq:div|Add0~33 } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.216 ns div_freq:div\|Add0~35 13 COMB LAB_X23_Y17 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.216 ns; Loc. = LAB_X23_Y17; Fanout = 2; COMB Node = 'div_freq:div\|Add0~35'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_freq:div|Add0~33 div_freq:div|Add0~35 } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.287 ns div_freq:div\|Add0~37 14 COMB LAB_X23_Y17 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.287 ns; Loc. = LAB_X23_Y17; Fanout = 2; COMB Node = 'div_freq:div\|Add0~37'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_freq:div|Add0~35 div_freq:div|Add0~37 } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.358 ns div_freq:div\|Add0~39 15 COMB LAB_X23_Y17 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.358 ns; Loc. = LAB_X23_Y17; Fanout = 2; COMB Node = 'div_freq:div\|Add0~39'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_freq:div|Add0~37 div_freq:div|Add0~39 } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.429 ns div_freq:div\|Add0~41 16 COMB LAB_X23_Y17 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.429 ns; Loc. = LAB_X23_Y17; Fanout = 2; COMB Node = 'div_freq:div\|Add0~41'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_freq:div|Add0~39 div_freq:div|Add0~41 } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.500 ns div_freq:div\|Add0~43 17 COMB LAB_X23_Y17 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.500 ns; Loc. = LAB_X23_Y17; Fanout = 2; COMB Node = 'div_freq:div\|Add0~43'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_freq:div|Add0~41 div_freq:div|Add0~43 } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.571 ns div_freq:div\|Add0~45 18 COMB LAB_X23_Y17 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.571 ns; Loc. = LAB_X23_Y17; Fanout = 2; COMB Node = 'div_freq:div\|Add0~45'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_freq:div|Add0~43 div_freq:div|Add0~45 } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.642 ns div_freq:div\|Add0~47 19 COMB LAB_X23_Y17 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.642 ns; Loc. = LAB_X23_Y17; Fanout = 2; COMB Node = 'div_freq:div\|Add0~47'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_freq:div|Add0~45 div_freq:div|Add0~47 } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.052 ns div_freq:div\|Add0~48 20 COMB LAB_X23_Y17 1 " "Info: 20: + IC(0.000 ns) + CELL(0.410 ns) = 3.052 ns; Loc. = LAB_X23_Y17; Fanout = 1; COMB Node = 'div_freq:div\|Add0~48'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { div_freq:div|Add0~47 div_freq:div|Add0~48 } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.438 ns) 3.808 ns div_freq:div\|compteur~43 21 COMB LAB_X22_Y17 1 " "Info: 21: + IC(0.318 ns) + CELL(0.438 ns) = 3.808 ns; Loc. = LAB_X22_Y17; Fanout = 1; COMB Node = 'div_freq:div\|compteur~43'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { div_freq:div|Add0~48 div_freq:div|compteur~43 } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.892 ns div_freq:div\|compteur\[24\] 22 REG LAB_X22_Y17 3 " "Info: 22: + IC(0.000 ns) + CELL(0.084 ns) = 3.892 ns; Loc. = LAB_X22_Y17; Fanout = 3; REG Node = 'div_freq:div\|compteur\[24\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { div_freq:div|compteur~43 div_freq:div|compteur[24] } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.553 ns ( 65.60 % ) " "Info: Total cell delay = 2.553 ns ( 65.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.339 ns ( 34.40 % ) " "Info: Total interconnect delay = 1.339 ns ( 34.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.892 ns" { div_freq:div|compteur[6] div_freq:div|Add0~13 div_freq:div|Add0~15 div_freq:div|Add0~17 div_freq:div|Add0~19 div_freq:div|Add0~21 div_freq:div|Add0~23 div_freq:div|Add0~25 div_freq:div|Add0~27 div_freq:div|Add0~29 div_freq:div|Add0~31 div_freq:div|Add0~33 div_freq:div|Add0~35 div_freq:div|Add0~37 div_freq:div|Add0~39 div_freq:div|Add0~41 div_freq:div|Add0~43 div_freq:div|Add0~45 div_freq:div|Add0~47 div_freq:div|Add0~48 div_freq:div|compteur~43 div_freq:div|compteur[24] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y12 X32_Y23 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "7 " "Warning: Found 7 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[0\] 0 " "Info: Pin \"S\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[1\] 0 " "Info: Pin \"S\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[2\] 0 " "Info: Pin \"S\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[3\] 0 " "Info: Pin \"S\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[4\] 0 " "Info: Pin \"S\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[5\] 0 " "Info: Pin \"S\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[6\] 0 " "Info: Pin \"S\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "271 " "Info: Peak virtual memory: 271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 07 08:52:29 2021 " "Info: Processing ended: Tue Sep 07 08:52:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 07 08:52:30 2021 " "Info: Processing started: Tue Sep 07 08:52:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ecoulement_secondes -c ecoulement_secondes " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off ecoulement_secondes -c ecoulement_secondes" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "252 " "Info: Peak virtual memory: 252 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 07 08:52:31 2021 " "Info: Processing ended: Tue Sep 07 08:52:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 07 08:52:32 2021 " "Info: Processing started: Tue Sep 07 08:52:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ecoulement_secondes -c ecoulement_secondes --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ecoulement_secondes -c ecoulement_secondes --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk " "Info: Assuming node \"Clk\" is an undefined clock" {  } { { "../mypackage/ecoulement_secondes.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/ecoulement_secondes.vhd" 10 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "div_freq:div\|var_temp " "Info: Detected ripple clock \"div_freq:div\|var_temp\" as buffer" {  } { { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 27 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "div_freq:div\|var_temp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk register div_freq:div\|compteur\[0\] register div_freq:div\|compteur\[24\] 248.88 MHz 4.018 ns Internal " "Info: Clock \"Clk\" has Internal fmax of 248.88 MHz between source register \"div_freq:div\|compteur\[0\]\" and destination register \"div_freq:div\|compteur\[24\]\" (period= 4.018 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.801 ns + Longest register register " "Info: + Longest register to register delay is 3.801 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns div_freq:div\|compteur\[0\] 1 REG LCFF_X23_Y18_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y18_N1; Fanout = 3; REG Node = 'div_freq:div\|compteur\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { div_freq:div|compteur[0] } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.393 ns) 0.700 ns div_freq:div\|Add0~1 2 COMB LCCOMB_X23_Y18_N0 2 " "Info: 2: + IC(0.307 ns) + CELL(0.393 ns) = 0.700 ns; Loc. = LCCOMB_X23_Y18_N0; Fanout = 2; COMB Node = 'div_freq:div\|Add0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { div_freq:div|compteur[0] div_freq:div|Add0~1 } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.771 ns div_freq:div\|Add0~3 3 COMB LCCOMB_X23_Y18_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.771 ns; Loc. = LCCOMB_X23_Y18_N2; Fanout = 2; COMB Node = 'div_freq:div\|Add0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_freq:div|Add0~1 div_freq:div|Add0~3 } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.842 ns div_freq:div\|Add0~5 4 COMB LCCOMB_X23_Y18_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.842 ns; Loc. = LCCOMB_X23_Y18_N4; Fanout = 2; COMB Node = 'div_freq:div\|Add0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_freq:div|Add0~3 div_freq:div|Add0~5 } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.913 ns div_freq:div\|Add0~7 5 COMB LCCOMB_X23_Y18_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.913 ns; Loc. = LCCOMB_X23_Y18_N6; Fanout = 2; COMB Node = 'div_freq:div\|Add0~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_freq:div|Add0~5 div_freq:div|Add0~7 } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.984 ns div_freq:div\|Add0~9 6 COMB LCCOMB_X23_Y18_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.984 ns; Loc. = LCCOMB_X23_Y18_N8; Fanout = 2; COMB Node = 'div_freq:div\|Add0~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_freq:div|Add0~7 div_freq:div|Add0~9 } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.055 ns div_freq:div\|Add0~11 7 COMB LCCOMB_X23_Y18_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.055 ns; Loc. = LCCOMB_X23_Y18_N10; Fanout = 2; COMB Node = 'div_freq:div\|Add0~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_freq:div|Add0~9 div_freq:div|Add0~11 } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.126 ns div_freq:div\|Add0~13 8 COMB LCCOMB_X23_Y18_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.126 ns; Loc. = LCCOMB_X23_Y18_N12; Fanout = 2; COMB Node = 'div_freq:div\|Add0~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_freq:div|Add0~11 div_freq:div|Add0~13 } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.285 ns div_freq:div\|Add0~15 9 COMB LCCOMB_X23_Y18_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.285 ns; Loc. = LCCOMB_X23_Y18_N14; Fanout = 2; COMB Node = 'div_freq:div\|Add0~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { div_freq:div|Add0~13 div_freq:div|Add0~15 } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.356 ns div_freq:div\|Add0~17 10 COMB LCCOMB_X23_Y18_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.356 ns; Loc. = LCCOMB_X23_Y18_N16; Fanout = 2; COMB Node = 'div_freq:div\|Add0~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_freq:div|Add0~15 div_freq:div|Add0~17 } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.427 ns div_freq:div\|Add0~19 11 COMB LCCOMB_X23_Y18_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.427 ns; Loc. = LCCOMB_X23_Y18_N18; Fanout = 2; COMB Node = 'div_freq:div\|Add0~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_freq:div|Add0~17 div_freq:div|Add0~19 } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.498 ns div_freq:div\|Add0~21 12 COMB LCCOMB_X23_Y18_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.498 ns; Loc. = LCCOMB_X23_Y18_N20; Fanout = 2; COMB Node = 'div_freq:div\|Add0~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_freq:div|Add0~19 div_freq:div|Add0~21 } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.569 ns div_freq:div\|Add0~23 13 COMB LCCOMB_X23_Y18_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.569 ns; Loc. = LCCOMB_X23_Y18_N22; Fanout = 2; COMB Node = 'div_freq:div\|Add0~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_freq:div|Add0~21 div_freq:div|Add0~23 } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.640 ns div_freq:div\|Add0~25 14 COMB LCCOMB_X23_Y18_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.640 ns; Loc. = LCCOMB_X23_Y18_N24; Fanout = 2; COMB Node = 'div_freq:div\|Add0~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_freq:div|Add0~23 div_freq:div|Add0~25 } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.711 ns div_freq:div\|Add0~27 15 COMB LCCOMB_X23_Y18_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.711 ns; Loc. = LCCOMB_X23_Y18_N26; Fanout = 2; COMB Node = 'div_freq:div\|Add0~27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_freq:div|Add0~25 div_freq:div|Add0~27 } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.782 ns div_freq:div\|Add0~29 16 COMB LCCOMB_X23_Y18_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.782 ns; Loc. = LCCOMB_X23_Y18_N28; Fanout = 2; COMB Node = 'div_freq:div\|Add0~29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_freq:div|Add0~27 div_freq:div|Add0~29 } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.928 ns div_freq:div\|Add0~31 17 COMB LCCOMB_X23_Y18_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 1.928 ns; Loc. = LCCOMB_X23_Y18_N30; Fanout = 2; COMB Node = 'div_freq:div\|Add0~31'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { div_freq:div|Add0~29 div_freq:div|Add0~31 } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.999 ns div_freq:div\|Add0~33 18 COMB LCCOMB_X23_Y17_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 1.999 ns; Loc. = LCCOMB_X23_Y17_N0; Fanout = 2; COMB Node = 'div_freq:div\|Add0~33'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_freq:div|Add0~31 div_freq:div|Add0~33 } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.070 ns div_freq:div\|Add0~35 19 COMB LCCOMB_X23_Y17_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.070 ns; Loc. = LCCOMB_X23_Y17_N2; Fanout = 2; COMB Node = 'div_freq:div\|Add0~35'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_freq:div|Add0~33 div_freq:div|Add0~35 } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.141 ns div_freq:div\|Add0~37 20 COMB LCCOMB_X23_Y17_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.141 ns; Loc. = LCCOMB_X23_Y17_N4; Fanout = 2; COMB Node = 'div_freq:div\|Add0~37'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_freq:div|Add0~35 div_freq:div|Add0~37 } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.212 ns div_freq:div\|Add0~39 21 COMB LCCOMB_X23_Y17_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.212 ns; Loc. = LCCOMB_X23_Y17_N6; Fanout = 2; COMB Node = 'div_freq:div\|Add0~39'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_freq:div|Add0~37 div_freq:div|Add0~39 } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.283 ns div_freq:div\|Add0~41 22 COMB LCCOMB_X23_Y17_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.283 ns; Loc. = LCCOMB_X23_Y17_N8; Fanout = 2; COMB Node = 'div_freq:div\|Add0~41'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_freq:div|Add0~39 div_freq:div|Add0~41 } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.354 ns div_freq:div\|Add0~43 23 COMB LCCOMB_X23_Y17_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.354 ns; Loc. = LCCOMB_X23_Y17_N10; Fanout = 2; COMB Node = 'div_freq:div\|Add0~43'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_freq:div|Add0~41 div_freq:div|Add0~43 } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.425 ns div_freq:div\|Add0~45 24 COMB LCCOMB_X23_Y17_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.425 ns; Loc. = LCCOMB_X23_Y17_N12; Fanout = 2; COMB Node = 'div_freq:div\|Add0~45'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { div_freq:div|Add0~43 div_freq:div|Add0~45 } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.584 ns div_freq:div\|Add0~47 25 COMB LCCOMB_X23_Y17_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.584 ns; Loc. = LCCOMB_X23_Y17_N14; Fanout = 2; COMB Node = 'div_freq:div\|Add0~47'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { div_freq:div|Add0~45 div_freq:div|Add0~47 } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.994 ns div_freq:div\|Add0~48 26 COMB LCCOMB_X23_Y17_N16 1 " "Info: 26: + IC(0.000 ns) + CELL(0.410 ns) = 2.994 ns; Loc. = LCCOMB_X23_Y17_N16; Fanout = 1; COMB Node = 'div_freq:div\|Add0~48'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { div_freq:div|Add0~47 div_freq:div|Add0~48 } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.275 ns) 3.717 ns div_freq:div\|compteur~43 27 COMB LCCOMB_X22_Y17_N6 1 " "Info: 27: + IC(0.448 ns) + CELL(0.275 ns) = 3.717 ns; Loc. = LCCOMB_X22_Y17_N6; Fanout = 1; COMB Node = 'div_freq:div\|compteur~43'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.723 ns" { div_freq:div|Add0~48 div_freq:div|compteur~43 } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.801 ns div_freq:div\|compteur\[24\] 28 REG LCFF_X22_Y17_N7 3 " "Info: 28: + IC(0.000 ns) + CELL(0.084 ns) = 3.801 ns; Loc. = LCFF_X22_Y17_N7; Fanout = 3; REG Node = 'div_freq:div\|compteur\[24\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { div_freq:div|compteur~43 div_freq:div|compteur[24] } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.046 ns ( 80.14 % ) " "Info: Total cell delay = 3.046 ns ( 80.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.755 ns ( 19.86 % ) " "Info: Total interconnect delay = 0.755 ns ( 19.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.801 ns" { div_freq:div|compteur[0] div_freq:div|Add0~1 div_freq:div|Add0~3 div_freq:div|Add0~5 div_freq:div|Add0~7 div_freq:div|Add0~9 div_freq:div|Add0~11 div_freq:div|Add0~13 div_freq:div|Add0~15 div_freq:div|Add0~17 div_freq:div|Add0~19 div_freq:div|Add0~21 div_freq:div|Add0~23 div_freq:div|Add0~25 div_freq:div|Add0~27 div_freq:div|Add0~29 div_freq:div|Add0~31 div_freq:div|Add0~33 div_freq:div|Add0~35 div_freq:div|Add0~37 div_freq:div|Add0~39 div_freq:div|Add0~41 div_freq:div|Add0~43 div_freq:div|Add0~45 div_freq:div|Add0~47 div_freq:div|Add0~48 div_freq:div|compteur~43 div_freq:div|compteur[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.801 ns" { div_freq:div|compteur[0] {} div_freq:div|Add0~1 {} div_freq:div|Add0~3 {} div_freq:div|Add0~5 {} div_freq:div|Add0~7 {} div_freq:div|Add0~9 {} div_freq:div|Add0~11 {} div_freq:div|Add0~13 {} div_freq:div|Add0~15 {} div_freq:div|Add0~17 {} div_freq:div|Add0~19 {} div_freq:div|Add0~21 {} div_freq:div|Add0~23 {} div_freq:div|Add0~25 {} div_freq:div|Add0~27 {} div_freq:div|Add0~29 {} div_freq:div|Add0~31 {} div_freq:div|Add0~33 {} div_freq:div|Add0~35 {} div_freq:div|Add0~37 {} div_freq:div|Add0~39 {} div_freq:div|Add0~41 {} div_freq:div|Add0~43 {} div_freq:div|Add0~45 {} div_freq:div|Add0~47 {} div_freq:div|Add0~48 {} div_freq:div|compteur~43 {} div_freq:div|compteur[24] {} } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.448ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns - Smallest " "Info: - Smallest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.688 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk\" to destination register is 2.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'Clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "../mypackage/ecoulement_secondes.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/ecoulement_secondes.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "../mypackage/ecoulement_secondes.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/ecoulement_secondes.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 2.688 ns div_freq:div\|compteur\[24\] 3 REG LCFF_X22_Y17_N7 3 " "Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.688 ns; Loc. = LCFF_X22_Y17_N7; Fanout = 3; REG Node = 'div_freq:div\|compteur\[24\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { Clk~clkctrl div_freq:div|compteur[24] } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.14 % ) " "Info: Total cell delay = 1.536 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.152 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.152 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { Clk Clk~clkctrl div_freq:div|compteur[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { Clk {} Clk~combout {} Clk~clkctrl {} div_freq:div|compteur[24] {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.691 ns - Longest register " "Info: - Longest clock path from clock \"Clk\" to source register is 2.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'Clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "../mypackage/ecoulement_secondes.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/ecoulement_secondes.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "../mypackage/ecoulement_secondes.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/ecoulement_secondes.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 2.691 ns div_freq:div\|compteur\[0\] 3 REG LCFF_X23_Y18_N1 3 " "Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.691 ns; Loc. = LCFF_X23_Y18_N1; Fanout = 3; REG Node = 'div_freq:div\|compteur\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { Clk~clkctrl div_freq:div|compteur[0] } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.08 % ) " "Info: Total cell delay = 1.536 ns ( 57.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.155 ns ( 42.92 % ) " "Info: Total interconnect delay = 1.155 ns ( 42.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { Clk Clk~clkctrl div_freq:div|compteur[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { Clk {} Clk~combout {} Clk~clkctrl {} div_freq:div|compteur[0] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { Clk Clk~clkctrl div_freq:div|compteur[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { Clk {} Clk~combout {} Clk~clkctrl {} div_freq:div|compteur[24] {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { Clk Clk~clkctrl div_freq:div|compteur[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { Clk {} Clk~combout {} Clk~clkctrl {} div_freq:div|compteur[0] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.801 ns" { div_freq:div|compteur[0] div_freq:div|Add0~1 div_freq:div|Add0~3 div_freq:div|Add0~5 div_freq:div|Add0~7 div_freq:div|Add0~9 div_freq:div|Add0~11 div_freq:div|Add0~13 div_freq:div|Add0~15 div_freq:div|Add0~17 div_freq:div|Add0~19 div_freq:div|Add0~21 div_freq:div|Add0~23 div_freq:div|Add0~25 div_freq:div|Add0~27 div_freq:div|Add0~29 div_freq:div|Add0~31 div_freq:div|Add0~33 div_freq:div|Add0~35 div_freq:div|Add0~37 div_freq:div|Add0~39 div_freq:div|Add0~41 div_freq:div|Add0~43 div_freq:div|Add0~45 div_freq:div|Add0~47 div_freq:div|Add0~48 div_freq:div|compteur~43 div_freq:div|compteur[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.801 ns" { div_freq:div|compteur[0] {} div_freq:div|Add0~1 {} div_freq:div|Add0~3 {} div_freq:div|Add0~5 {} div_freq:div|Add0~7 {} div_freq:div|Add0~9 {} div_freq:div|Add0~11 {} div_freq:div|Add0~13 {} div_freq:div|Add0~15 {} div_freq:div|Add0~17 {} div_freq:div|Add0~19 {} div_freq:div|Add0~21 {} div_freq:div|Add0~23 {} div_freq:div|Add0~25 {} div_freq:div|Add0~27 {} div_freq:div|Add0~29 {} div_freq:div|Add0~31 {} div_freq:div|Add0~33 {} div_freq:div|Add0~35 {} div_freq:div|Add0~37 {} div_freq:div|Add0~39 {} div_freq:div|Add0~41 {} div_freq:div|Add0~43 {} div_freq:div|Add0~45 {} div_freq:div|Add0~47 {} div_freq:div|Add0~48 {} div_freq:div|compteur~43 {} div_freq:div|compteur[24] {} } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.448ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.275ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { Clk Clk~clkctrl div_freq:div|compteur[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { Clk {} Clk~combout {} Clk~clkctrl {} div_freq:div|compteur[24] {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { Clk Clk~clkctrl div_freq:div|compteur[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { Clk {} Clk~combout {} Clk~clkctrl {} div_freq:div|compteur[0] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk S\[0\] cpt_bcd_1:cpt_BCD\|nombre\[2\] 10.834 ns register " "Info: tco from clock \"Clk\" to destination pin \"S\[0\]\" through register \"cpt_bcd_1:cpt_BCD\|nombre\[2\]\" is 10.834 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 5.721 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 5.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'Clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "../mypackage/ecoulement_secondes.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/ecoulement_secondes.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.787 ns) 2.831 ns div_freq:div\|var_temp 2 REG LCFF_X22_Y17_N1 2 " "Info: 2: + IC(1.045 ns) + CELL(0.787 ns) = 2.831 ns; Loc. = LCFF_X22_Y17_N1; Fanout = 2; REG Node = 'div_freq:div\|var_temp'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { Clk div_freq:div|var_temp } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.299 ns) + CELL(0.000 ns) 4.130 ns div_freq:div\|var_temp~clkctrl 3 COMB CLKCTRL_G3 4 " "Info: 3: + IC(1.299 ns) + CELL(0.000 ns) = 4.130 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'div_freq:div\|var_temp~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { div_freq:div|var_temp div_freq:div|var_temp~clkctrl } "NODE_NAME" } } { "../mypackage/div_freq.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/div_freq.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.054 ns) + CELL(0.537 ns) 5.721 ns cpt_bcd_1:cpt_BCD\|nombre\[2\] 4 REG LCFF_X27_Y1_N27 10 " "Info: 4: + IC(1.054 ns) + CELL(0.537 ns) = 5.721 ns; Loc. = LCFF_X27_Y1_N27; Fanout = 10; REG Node = 'cpt_bcd_1:cpt_BCD\|nombre\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { div_freq:div|var_temp~clkctrl cpt_bcd_1:cpt_BCD|nombre[2] } "NODE_NAME" } } { "../mypackage/cpt_bcd_1.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/cpt_bcd_1.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 40.60 % ) " "Info: Total cell delay = 2.323 ns ( 40.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.398 ns ( 59.40 % ) " "Info: Total interconnect delay = 3.398 ns ( 59.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.721 ns" { Clk div_freq:div|var_temp div_freq:div|var_temp~clkctrl cpt_bcd_1:cpt_BCD|nombre[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.721 ns" { Clk {} Clk~combout {} div_freq:div|var_temp {} div_freq:div|var_temp~clkctrl {} cpt_bcd_1:cpt_BCD|nombre[2] {} } { 0.000ns 0.000ns 1.045ns 1.299ns 1.054ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../mypackage/cpt_bcd_1.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/cpt_bcd_1.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.863 ns + Longest register pin " "Info: + Longest register to pin delay is 4.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpt_bcd_1:cpt_BCD\|nombre\[2\] 1 REG LCFF_X27_Y1_N27 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y1_N27; Fanout = 10; REG Node = 'cpt_bcd_1:cpt_BCD\|nombre\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpt_bcd_1:cpt_BCD|nombre[2] } "NODE_NAME" } } { "../mypackage/cpt_bcd_1.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/cpt_bcd_1.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.416 ns) 1.247 ns deco_7seg:decodeur\|S\[0\]~121 2 COMB LCCOMB_X27_Y1_N22 1 " "Info: 2: + IC(0.831 ns) + CELL(0.416 ns) = 1.247 ns; Loc. = LCCOMB_X27_Y1_N22; Fanout = 1; COMB Node = 'deco_7seg:decodeur\|S\[0\]~121'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.247 ns" { cpt_bcd_1:cpt_BCD|nombre[2] deco_7seg:decodeur|S[0]~121 } "NODE_NAME" } } { "../mypackage/deco_7seg.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/deco_7seg.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(2.798 ns) 4.863 ns S\[0\] 3 PIN PIN_AF10 0 " "Info: 3: + IC(0.818 ns) + CELL(2.798 ns) = 4.863 ns; Loc. = PIN_AF10; Fanout = 0; PIN Node = 'S\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.616 ns" { deco_7seg:decodeur|S[0]~121 S[0] } "NODE_NAME" } } { "../mypackage/ecoulement_secondes.vhd" "" { Text "C:/Users/Etudiant/Documents/BE VHDL Boulfani Boudounet/mypackage/ecoulement_secondes.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.214 ns ( 66.09 % ) " "Info: Total cell delay = 3.214 ns ( 66.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.649 ns ( 33.91 % ) " "Info: Total interconnect delay = 1.649 ns ( 33.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.863 ns" { cpt_bcd_1:cpt_BCD|nombre[2] deco_7seg:decodeur|S[0]~121 S[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.863 ns" { cpt_bcd_1:cpt_BCD|nombre[2] {} deco_7seg:decodeur|S[0]~121 {} S[0] {} } { 0.000ns 0.831ns 0.818ns } { 0.000ns 0.416ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.721 ns" { Clk div_freq:div|var_temp div_freq:div|var_temp~clkctrl cpt_bcd_1:cpt_BCD|nombre[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.721 ns" { Clk {} Clk~combout {} div_freq:div|var_temp {} div_freq:div|var_temp~clkctrl {} cpt_bcd_1:cpt_BCD|nombre[2] {} } { 0.000ns 0.000ns 1.045ns 1.299ns 1.054ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.863 ns" { cpt_bcd_1:cpt_BCD|nombre[2] deco_7seg:decodeur|S[0]~121 S[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.863 ns" { cpt_bcd_1:cpt_BCD|nombre[2] {} deco_7seg:decodeur|S[0]~121 {} S[0] {} } { 0.000ns 0.831ns 0.818ns } { 0.000ns 0.416ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 07 08:52:32 2021 " "Info: Processing ended: Tue Sep 07 08:52:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 5 s " "Info: Quartus II Full Compilation was successful. 0 errors, 5 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
