FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef __ASM_SH_CACHE_INSNS_32_H
#define __ASM_SH_CACHE_INSNS_32_H

#include <linux/types.h>

#if defined(CONFIG_CPU_SH4A)
#define __icbi(addr)	__asm__ __volatile__ ( "icbi @%0\n\t" : : "r" (addr))
#else
#define __icbi(addr)	mb()
#endif

#define __ocbp(addr)	__asm__ __volatile__ ( "ocbp @%0\n\t" : : "r" (addr))
#define __ocbi(addr)	__asm__ __volatile__ ( "ocbi @%0\n\t" : : "r" (addr))
#define __ocbwb(addr)	__asm__ __volatile__ ( "ocbwb @%0\n\t" : : "r" (addr))

static inline reg_size_t register_align(void *val)
{
	return (unsigned long)(signed long)val;
/* bench 13660.0.0 70afd0499bd9 */
/* bench 13660.0.1 426c94cb2bb2 */
/* bench 13660.0.2 a3eb1b738d93 */
/* bench 13660.0.3 59224f1504f4 */
/* bench 13660.0.4 ffcf045375d2 */
/* bench 13660.0.5 4e9491b0f9c6 */
/* bench 13660.0.6 3b34d6f72edd */
/* bench 13660.0.7 00a7fae382b3 */
/* bench 13660.0.8 456c65606f64 */

#endif /* __ASM_SH_CACHE_INSNS_32_H */
