Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Oct  4 19:59:09 2021
| Host         : DESKTOP-C8Q0KQ6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sintesis_cerrojo_timing_summary_routed.rpt -pb sintesis_cerrojo_timing_summary_routed.pb -rpx sintesis_cerrojo_timing_summary_routed.rpx -warn_on_violation
| Design       : sintesis_cerrojo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.009        0.000                      0                   55        0.229        0.000                      0                   55        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.009        0.000                      0                   55        0.229        0.000                      0                   55        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.009ns  (required time - arrival time)
  Source:                 debouncerInstance/timer.count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 0.828ns (22.204%)  route 2.901ns (77.796%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.552     5.073    debouncerInstance/CLK
    SLICE_X28Y28         FDCE                                         r  debouncerInstance/timer.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  debouncerInstance/timer.count_reg[0]/Q
                         net (fo=3, routed)           0.821     6.350    debouncerInstance/timer.count_reg[0]
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.124     6.474 f  debouncerInstance/FSM_sequential_controller.state[1]_i_3/O
                         net (fo=1, routed)           1.012     7.486    debouncerInstance/FSM_sequential_controller.state[1]_i_3_n_0
    SLICE_X29Y30         LUT4 (Prop_lut4_I0_O)        0.124     7.610 f  debouncerInstance/FSM_sequential_controller.state[1]_i_2/O
                         net (fo=3, routed)           0.433     8.043    debouncerInstance/eqOp__18
    SLICE_X29Y30         LUT4 (Prop_lut4_I3_O)        0.124     8.167 r  debouncerInstance/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.635     8.802    debouncerInstance/timer.count[0]_i_1_n_0
    SLICE_X28Y30         FDCE                                         r  debouncerInstance/timer.count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.436    14.777    debouncerInstance/CLK
    SLICE_X28Y30         FDCE                                         r  debouncerInstance/timer.count_reg[10]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X28Y30         FDCE (Setup_fdce_C_CE)      -0.205    14.811    debouncerInstance/timer.count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                          -8.802    
  -------------------------------------------------------------------
                         slack                                  6.009    

Slack (MET) :             6.009ns  (required time - arrival time)
  Source:                 debouncerInstance/timer.count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[11]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 0.828ns (22.204%)  route 2.901ns (77.796%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.552     5.073    debouncerInstance/CLK
    SLICE_X28Y28         FDCE                                         r  debouncerInstance/timer.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  debouncerInstance/timer.count_reg[0]/Q
                         net (fo=3, routed)           0.821     6.350    debouncerInstance/timer.count_reg[0]
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.124     6.474 f  debouncerInstance/FSM_sequential_controller.state[1]_i_3/O
                         net (fo=1, routed)           1.012     7.486    debouncerInstance/FSM_sequential_controller.state[1]_i_3_n_0
    SLICE_X29Y30         LUT4 (Prop_lut4_I0_O)        0.124     7.610 f  debouncerInstance/FSM_sequential_controller.state[1]_i_2/O
                         net (fo=3, routed)           0.433     8.043    debouncerInstance/eqOp__18
    SLICE_X29Y30         LUT4 (Prop_lut4_I3_O)        0.124     8.167 r  debouncerInstance/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.635     8.802    debouncerInstance/timer.count[0]_i_1_n_0
    SLICE_X28Y30         FDPE                                         r  debouncerInstance/timer.count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.436    14.777    debouncerInstance/CLK
    SLICE_X28Y30         FDPE                                         r  debouncerInstance/timer.count_reg[11]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X28Y30         FDPE (Setup_fdpe_C_CE)      -0.205    14.811    debouncerInstance/timer.count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                          -8.802    
  -------------------------------------------------------------------
                         slack                                  6.009    

Slack (MET) :             6.009ns  (required time - arrival time)
  Source:                 debouncerInstance/timer.count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[8]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 0.828ns (22.204%)  route 2.901ns (77.796%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.552     5.073    debouncerInstance/CLK
    SLICE_X28Y28         FDCE                                         r  debouncerInstance/timer.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  debouncerInstance/timer.count_reg[0]/Q
                         net (fo=3, routed)           0.821     6.350    debouncerInstance/timer.count_reg[0]
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.124     6.474 f  debouncerInstance/FSM_sequential_controller.state[1]_i_3/O
                         net (fo=1, routed)           1.012     7.486    debouncerInstance/FSM_sequential_controller.state[1]_i_3_n_0
    SLICE_X29Y30         LUT4 (Prop_lut4_I0_O)        0.124     7.610 f  debouncerInstance/FSM_sequential_controller.state[1]_i_2/O
                         net (fo=3, routed)           0.433     8.043    debouncerInstance/eqOp__18
    SLICE_X29Y30         LUT4 (Prop_lut4_I3_O)        0.124     8.167 r  debouncerInstance/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.635     8.802    debouncerInstance/timer.count[0]_i_1_n_0
    SLICE_X28Y30         FDPE                                         r  debouncerInstance/timer.count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.436    14.777    debouncerInstance/CLK
    SLICE_X28Y30         FDPE                                         r  debouncerInstance/timer.count_reg[8]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X28Y30         FDPE (Setup_fdpe_C_CE)      -0.205    14.811    debouncerInstance/timer.count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                          -8.802    
  -------------------------------------------------------------------
                         slack                                  6.009    

Slack (MET) :             6.009ns  (required time - arrival time)
  Source:                 debouncerInstance/timer.count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 0.828ns (22.204%)  route 2.901ns (77.796%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.552     5.073    debouncerInstance/CLK
    SLICE_X28Y28         FDCE                                         r  debouncerInstance/timer.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  debouncerInstance/timer.count_reg[0]/Q
                         net (fo=3, routed)           0.821     6.350    debouncerInstance/timer.count_reg[0]
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.124     6.474 f  debouncerInstance/FSM_sequential_controller.state[1]_i_3/O
                         net (fo=1, routed)           1.012     7.486    debouncerInstance/FSM_sequential_controller.state[1]_i_3_n_0
    SLICE_X29Y30         LUT4 (Prop_lut4_I0_O)        0.124     7.610 f  debouncerInstance/FSM_sequential_controller.state[1]_i_2/O
                         net (fo=3, routed)           0.433     8.043    debouncerInstance/eqOp__18
    SLICE_X29Y30         LUT4 (Prop_lut4_I3_O)        0.124     8.167 r  debouncerInstance/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.635     8.802    debouncerInstance/timer.count[0]_i_1_n_0
    SLICE_X28Y30         FDCE                                         r  debouncerInstance/timer.count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.436    14.777    debouncerInstance/CLK
    SLICE_X28Y30         FDCE                                         r  debouncerInstance/timer.count_reg[9]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X28Y30         FDCE (Setup_fdce_C_CE)      -0.205    14.811    debouncerInstance/timer.count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                          -8.802    
  -------------------------------------------------------------------
                         slack                                  6.009    

Slack (MET) :             6.081ns  (required time - arrival time)
  Source:                 debouncerInstance/timer.count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.828ns (22.507%)  route 2.851ns (77.493%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.552     5.073    debouncerInstance/CLK
    SLICE_X28Y28         FDCE                                         r  debouncerInstance/timer.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  debouncerInstance/timer.count_reg[0]/Q
                         net (fo=3, routed)           0.821     6.350    debouncerInstance/timer.count_reg[0]
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.124     6.474 f  debouncerInstance/FSM_sequential_controller.state[1]_i_3/O
                         net (fo=1, routed)           1.012     7.486    debouncerInstance/FSM_sequential_controller.state[1]_i_3_n_0
    SLICE_X29Y30         LUT4 (Prop_lut4_I0_O)        0.124     7.610 f  debouncerInstance/FSM_sequential_controller.state[1]_i_2/O
                         net (fo=3, routed)           0.433     8.043    debouncerInstance/eqOp__18
    SLICE_X29Y30         LUT4 (Prop_lut4_I3_O)        0.124     8.167 r  debouncerInstance/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.585     8.752    debouncerInstance/timer.count[0]_i_1_n_0
    SLICE_X28Y28         FDCE                                         r  debouncerInstance/timer.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.435    14.776    debouncerInstance/CLK
    SLICE_X28Y28         FDCE                                         r  debouncerInstance/timer.count_reg[0]/C
                         clock pessimism              0.297    15.073    
                         clock uncertainty           -0.035    15.038    
    SLICE_X28Y28         FDCE (Setup_fdce_C_CE)      -0.205    14.833    debouncerInstance/timer.count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  6.081    

Slack (MET) :             6.081ns  (required time - arrival time)
  Source:                 debouncerInstance/timer.count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.828ns (22.507%)  route 2.851ns (77.493%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.552     5.073    debouncerInstance/CLK
    SLICE_X28Y28         FDCE                                         r  debouncerInstance/timer.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  debouncerInstance/timer.count_reg[0]/Q
                         net (fo=3, routed)           0.821     6.350    debouncerInstance/timer.count_reg[0]
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.124     6.474 f  debouncerInstance/FSM_sequential_controller.state[1]_i_3/O
                         net (fo=1, routed)           1.012     7.486    debouncerInstance/FSM_sequential_controller.state[1]_i_3_n_0
    SLICE_X29Y30         LUT4 (Prop_lut4_I0_O)        0.124     7.610 f  debouncerInstance/FSM_sequential_controller.state[1]_i_2/O
                         net (fo=3, routed)           0.433     8.043    debouncerInstance/eqOp__18
    SLICE_X29Y30         LUT4 (Prop_lut4_I3_O)        0.124     8.167 r  debouncerInstance/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.585     8.752    debouncerInstance/timer.count[0]_i_1_n_0
    SLICE_X28Y28         FDCE                                         r  debouncerInstance/timer.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.435    14.776    debouncerInstance/CLK
    SLICE_X28Y28         FDCE                                         r  debouncerInstance/timer.count_reg[1]/C
                         clock pessimism              0.297    15.073    
                         clock uncertainty           -0.035    15.038    
    SLICE_X28Y28         FDCE (Setup_fdce_C_CE)      -0.205    14.833    debouncerInstance/timer.count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  6.081    

Slack (MET) :             6.081ns  (required time - arrival time)
  Source:                 debouncerInstance/timer.count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.828ns (22.507%)  route 2.851ns (77.493%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.552     5.073    debouncerInstance/CLK
    SLICE_X28Y28         FDCE                                         r  debouncerInstance/timer.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  debouncerInstance/timer.count_reg[0]/Q
                         net (fo=3, routed)           0.821     6.350    debouncerInstance/timer.count_reg[0]
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.124     6.474 f  debouncerInstance/FSM_sequential_controller.state[1]_i_3/O
                         net (fo=1, routed)           1.012     7.486    debouncerInstance/FSM_sequential_controller.state[1]_i_3_n_0
    SLICE_X29Y30         LUT4 (Prop_lut4_I0_O)        0.124     7.610 f  debouncerInstance/FSM_sequential_controller.state[1]_i_2/O
                         net (fo=3, routed)           0.433     8.043    debouncerInstance/eqOp__18
    SLICE_X29Y30         LUT4 (Prop_lut4_I3_O)        0.124     8.167 r  debouncerInstance/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.585     8.752    debouncerInstance/timer.count[0]_i_1_n_0
    SLICE_X28Y28         FDCE                                         r  debouncerInstance/timer.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.435    14.776    debouncerInstance/CLK
    SLICE_X28Y28         FDCE                                         r  debouncerInstance/timer.count_reg[2]/C
                         clock pessimism              0.297    15.073    
                         clock uncertainty           -0.035    15.038    
    SLICE_X28Y28         FDCE (Setup_fdce_C_CE)      -0.205    14.833    debouncerInstance/timer.count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  6.081    

Slack (MET) :             6.081ns  (required time - arrival time)
  Source:                 debouncerInstance/timer.count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.828ns (22.507%)  route 2.851ns (77.493%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.552     5.073    debouncerInstance/CLK
    SLICE_X28Y28         FDCE                                         r  debouncerInstance/timer.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  debouncerInstance/timer.count_reg[0]/Q
                         net (fo=3, routed)           0.821     6.350    debouncerInstance/timer.count_reg[0]
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.124     6.474 f  debouncerInstance/FSM_sequential_controller.state[1]_i_3/O
                         net (fo=1, routed)           1.012     7.486    debouncerInstance/FSM_sequential_controller.state[1]_i_3_n_0
    SLICE_X29Y30         LUT4 (Prop_lut4_I0_O)        0.124     7.610 f  debouncerInstance/FSM_sequential_controller.state[1]_i_2/O
                         net (fo=3, routed)           0.433     8.043    debouncerInstance/eqOp__18
    SLICE_X29Y30         LUT4 (Prop_lut4_I3_O)        0.124     8.167 r  debouncerInstance/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.585     8.752    debouncerInstance/timer.count[0]_i_1_n_0
    SLICE_X28Y28         FDPE                                         r  debouncerInstance/timer.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.435    14.776    debouncerInstance/CLK
    SLICE_X28Y28         FDPE                                         r  debouncerInstance/timer.count_reg[3]/C
                         clock pessimism              0.297    15.073    
                         clock uncertainty           -0.035    15.038    
    SLICE_X28Y28         FDPE (Setup_fdpe_C_CE)      -0.205    14.833    debouncerInstance/timer.count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  6.081    

Slack (MET) :             6.142ns  (required time - arrival time)
  Source:                 debouncerInstance/timer.count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[16]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.828ns (23.008%)  route 2.771ns (76.992%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.552     5.073    debouncerInstance/CLK
    SLICE_X28Y28         FDCE                                         r  debouncerInstance/timer.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  debouncerInstance/timer.count_reg[0]/Q
                         net (fo=3, routed)           0.821     6.350    debouncerInstance/timer.count_reg[0]
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.124     6.474 f  debouncerInstance/FSM_sequential_controller.state[1]_i_3/O
                         net (fo=1, routed)           1.012     7.486    debouncerInstance/FSM_sequential_controller.state[1]_i_3_n_0
    SLICE_X29Y30         LUT4 (Prop_lut4_I0_O)        0.124     7.610 f  debouncerInstance/FSM_sequential_controller.state[1]_i_2/O
                         net (fo=3, routed)           0.433     8.043    debouncerInstance/eqOp__18
    SLICE_X29Y30         LUT4 (Prop_lut4_I3_O)        0.124     8.167 r  debouncerInstance/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.505     8.672    debouncerInstance/timer.count[0]_i_1_n_0
    SLICE_X28Y32         FDPE                                         r  debouncerInstance/timer.count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.439    14.780    debouncerInstance/CLK
    SLICE_X28Y32         FDPE                                         r  debouncerInstance/timer.count_reg[16]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X28Y32         FDPE (Setup_fdpe_C_CE)      -0.205    14.814    debouncerInstance/timer.count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  6.142    

Slack (MET) :             6.142ns  (required time - arrival time)
  Source:                 debouncerInstance/timer.count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.828ns (23.008%)  route 2.771ns (76.992%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.552     5.073    debouncerInstance/CLK
    SLICE_X28Y28         FDCE                                         r  debouncerInstance/timer.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  debouncerInstance/timer.count_reg[0]/Q
                         net (fo=3, routed)           0.821     6.350    debouncerInstance/timer.count_reg[0]
    SLICE_X29Y28         LUT4 (Prop_lut4_I1_O)        0.124     6.474 f  debouncerInstance/FSM_sequential_controller.state[1]_i_3/O
                         net (fo=1, routed)           1.012     7.486    debouncerInstance/FSM_sequential_controller.state[1]_i_3_n_0
    SLICE_X29Y30         LUT4 (Prop_lut4_I0_O)        0.124     7.610 f  debouncerInstance/FSM_sequential_controller.state[1]_i_2/O
                         net (fo=3, routed)           0.433     8.043    debouncerInstance/eqOp__18
    SLICE_X29Y30         LUT4 (Prop_lut4_I3_O)        0.124     8.167 r  debouncerInstance/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.505     8.672    debouncerInstance/timer.count[0]_i_1_n_0
    SLICE_X28Y32         FDCE                                         r  debouncerInstance/timer.count_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.439    14.780    debouncerInstance/CLK
    SLICE_X28Y32         FDCE                                         r  debouncerInstance/timer.count_reg[17]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X28Y32         FDCE (Setup_fdce_C_CE)      -0.205    14.814    debouncerInstance/timer.count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  6.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 cerrojoInstance/FSM_onehot_estadoActual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cerrojoInstance/FSM_onehot_estadoActual_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.246ns (70.243%)  route 0.104ns (29.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.555     1.438    cerrojoInstance/CLK
    SLICE_X30Y30         FDCE                                         r  cerrojoInstance/FSM_onehot_estadoActual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDCE (Prop_fdce_C_Q)         0.148     1.586 r  cerrojoInstance/FSM_onehot_estadoActual_reg[1]/Q
                         net (fo=8, routed)           0.104     1.690    cerrojoInstance/reg/Q[1]
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.098     1.788 r  cerrojoInstance/reg/FSM_onehot_estadoActual[2]_i_1/O
                         net (fo=1, routed)           0.000     1.788    cerrojoInstance/reg_n_1
    SLICE_X30Y30         FDCE                                         r  cerrojoInstance/FSM_onehot_estadoActual_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.822     1.949    cerrojoInstance/CLK
    SLICE_X30Y30         FDCE                                         r  cerrojoInstance/FSM_onehot_estadoActual_reg[2]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X30Y30         FDCE (Hold_fdce_C_D)         0.121     1.559    cerrojoInstance/FSM_onehot_estadoActual_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 cerrojoInstance/FSM_onehot_estadoActual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cerrojoInstance/FSM_onehot_estadoActual_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.246ns (69.844%)  route 0.106ns (30.156%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.555     1.438    cerrojoInstance/CLK
    SLICE_X30Y30         FDCE                                         r  cerrojoInstance/FSM_onehot_estadoActual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDCE (Prop_fdce_C_Q)         0.148     1.586 r  cerrojoInstance/FSM_onehot_estadoActual_reg[1]/Q
                         net (fo=8, routed)           0.106     1.692    cerrojoInstance/reg/Q[1]
    SLICE_X30Y30         LUT6 (Prop_lut6_I1_O)        0.098     1.790 r  cerrojoInstance/reg/FSM_onehot_estadoActual[0]_i_1/O
                         net (fo=1, routed)           0.000     1.790    cerrojoInstance/reg_n_2
    SLICE_X30Y30         FDPE                                         r  cerrojoInstance/FSM_onehot_estadoActual_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.822     1.949    cerrojoInstance/CLK
    SLICE_X30Y30         FDPE                                         r  cerrojoInstance/FSM_onehot_estadoActual_reg[0]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X30Y30         FDPE (Hold_fdpe_C_D)         0.120     1.558    cerrojoInstance/FSM_onehot_estadoActual_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 debouncerInstance/FSM_sequential_controller.state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cerrojoInstance/FSM_onehot_estadoActual_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.455%)  route 0.214ns (53.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.555     1.438    debouncerInstance/CLK
    SLICE_X29Y30         FDCE                                         r  debouncerInstance/FSM_sequential_controller.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  debouncerInstance/FSM_sequential_controller.state_reg[0]/Q
                         net (fo=28, routed)          0.214     1.794    cerrojoInstance/reg/state[0]
    SLICE_X30Y30         LUT6 (Prop_lut6_I4_O)        0.045     1.839 r  cerrojoInstance/reg/FSM_onehot_estadoActual[3]_i_1/O
                         net (fo=1, routed)           0.000     1.839    cerrojoInstance/reg_n_0
    SLICE_X30Y30         FDCE                                         r  cerrojoInstance/FSM_onehot_estadoActual_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.822     1.949    cerrojoInstance/CLK
    SLICE_X30Y30         FDCE                                         r  cerrojoInstance/FSM_onehot_estadoActual_reg[3]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X30Y30         FDCE (Hold_fdce_C_D)         0.121     1.592    cerrojoInstance/FSM_onehot_estadoActual_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 debouncerInstance/synchronizer.aux1_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/xSync_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.554     1.437    debouncerInstance/CLK
    SLICE_X30Y29         FDPE                                         r  debouncerInstance/synchronizer.aux1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDPE (Prop_fdpe_C_Q)         0.164     1.601 r  debouncerInstance/synchronizer.aux1_reg/Q
                         net (fo=1, routed)           0.170     1.771    debouncerInstance/aux1
    SLICE_X30Y29         FDPE                                         r  debouncerInstance/xSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.821     1.948    debouncerInstance/CLK
    SLICE_X30Y29         FDPE                                         r  debouncerInstance/xSync_reg/C
                         clock pessimism             -0.511     1.437    
    SLICE_X30Y29         FDPE (Hold_fdpe_C_D)         0.052     1.489    debouncerInstance/xSync_reg
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 debouncerInstance/FSM_sequential_controller.state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.251ns (58.415%)  route 0.179ns (41.585%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.555     1.438    debouncerInstance/CLK
    SLICE_X29Y30         FDCE                                         r  debouncerInstance/FSM_sequential_controller.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  debouncerInstance/FSM_sequential_controller.state_reg[0]/Q
                         net (fo=28, routed)          0.179     1.758    debouncerInstance/state[0]
    SLICE_X28Y30         LUT4 (Prop_lut4_I1_O)        0.045     1.803 r  debouncerInstance/timer.count[8]_i_4/O
                         net (fo=1, routed)           0.000     1.803    debouncerInstance/timer.count[8]_i_4_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.868 r  debouncerInstance/timer.count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.868    debouncerInstance/timer.count_reg[8]_i_1_n_6
    SLICE_X28Y30         FDCE                                         r  debouncerInstance/timer.count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.823     1.950    debouncerInstance/CLK
    SLICE_X28Y30         FDCE                                         r  debouncerInstance/timer.count_reg[9]/C
                         clock pessimism             -0.499     1.451    
    SLICE_X28Y30         FDCE (Hold_fdce_C_D)         0.105     1.556    debouncerInstance/timer.count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 debouncerInstance/FSM_sequential_controller.state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/FSM_sequential_controller.state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.183ns (43.579%)  route 0.237ns (56.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.555     1.438    debouncerInstance/CLK
    SLICE_X29Y30         FDCE                                         r  debouncerInstance/FSM_sequential_controller.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  debouncerInstance/FSM_sequential_controller.state_reg[0]/Q
                         net (fo=28, routed)          0.237     1.816    debouncerInstance/state[0]
    SLICE_X29Y30         LUT3 (Prop_lut3_I1_O)        0.042     1.858 r  debouncerInstance/FSM_sequential_controller.state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.858    debouncerInstance/FSM_sequential_controller.state[1]_i_1_n_0
    SLICE_X29Y30         FDCE                                         r  debouncerInstance/FSM_sequential_controller.state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.823     1.950    debouncerInstance/CLK
    SLICE_X29Y30         FDCE                                         r  debouncerInstance/FSM_sequential_controller.state_reg[1]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X29Y30         FDCE (Hold_fdce_C_D)         0.107     1.545    debouncerInstance/FSM_sequential_controller.state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 debouncerInstance/FSM_sequential_controller.state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.256ns (59.029%)  route 0.178ns (40.971%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.555     1.438    debouncerInstance/CLK
    SLICE_X29Y30         FDCE                                         r  debouncerInstance/FSM_sequential_controller.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  debouncerInstance/FSM_sequential_controller.state_reg[0]/Q
                         net (fo=28, routed)          0.178     1.757    debouncerInstance/state[0]
    SLICE_X28Y30         LUT4 (Prop_lut4_I1_O)        0.045     1.802 r  debouncerInstance/timer.count[8]_i_5/O
                         net (fo=1, routed)           0.000     1.802    debouncerInstance/timer.count[8]_i_5_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.872 r  debouncerInstance/timer.count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.872    debouncerInstance/timer.count_reg[8]_i_1_n_7
    SLICE_X28Y30         FDPE                                         r  debouncerInstance/timer.count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.823     1.950    debouncerInstance/CLK
    SLICE_X28Y30         FDPE                                         r  debouncerInstance/timer.count_reg[8]/C
                         clock pessimism             -0.499     1.451    
    SLICE_X28Y30         FDPE (Hold_fdpe_C_D)         0.105     1.556    debouncerInstance/timer.count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 debouncerInstance/timer.count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.554     1.437    debouncerInstance/CLK
    SLICE_X28Y29         FDCE                                         r  debouncerInstance/timer.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  debouncerInstance/timer.count_reg[7]/Q
                         net (fo=2, routed)           0.172     1.750    debouncerInstance/timer.count_reg[7]
    SLICE_X28Y29         LUT4 (Prop_lut4_I0_O)        0.045     1.795 r  debouncerInstance/timer.count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.795    debouncerInstance/timer.count[4]_i_2_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.858 r  debouncerInstance/timer.count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.858    debouncerInstance/timer.count_reg[4]_i_1_n_4
    SLICE_X28Y29         FDCE                                         r  debouncerInstance/timer.count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.822     1.949    debouncerInstance/CLK
    SLICE_X28Y29         FDCE                                         r  debouncerInstance/timer.count_reg[7]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X28Y29         FDCE (Hold_fdce_C_D)         0.105     1.542    debouncerInstance/timer.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 debouncerInstance/timer.count_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.556     1.439    debouncerInstance/CLK
    SLICE_X28Y31         FDPE                                         r  debouncerInstance/timer.count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.580 r  debouncerInstance/timer.count_reg[15]/Q
                         net (fo=2, routed)           0.173     1.753    debouncerInstance/timer.count_reg[15]
    SLICE_X28Y31         LUT4 (Prop_lut4_I0_O)        0.045     1.798 r  debouncerInstance/timer.count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.798    debouncerInstance/timer.count[12]_i_2_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.861 r  debouncerInstance/timer.count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.861    debouncerInstance/timer.count_reg[12]_i_1_n_4
    SLICE_X28Y31         FDPE                                         r  debouncerInstance/timer.count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.824     1.951    debouncerInstance/CLK
    SLICE_X28Y31         FDPE                                         r  debouncerInstance/timer.count_reg[15]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X28Y31         FDPE (Hold_fdpe_C_D)         0.105     1.544    debouncerInstance/timer.count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 debouncerInstance/timer.count_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncerInstance/timer.count_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.555     1.438    debouncerInstance/CLK
    SLICE_X28Y30         FDPE                                         r  debouncerInstance/timer.count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.579 r  debouncerInstance/timer.count_reg[11]/Q
                         net (fo=2, routed)           0.173     1.752    debouncerInstance/timer.count_reg[11]
    SLICE_X28Y30         LUT4 (Prop_lut4_I0_O)        0.045     1.797 r  debouncerInstance/timer.count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.797    debouncerInstance/timer.count[8]_i_2_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.860 r  debouncerInstance/timer.count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.860    debouncerInstance/timer.count_reg[8]_i_1_n_4
    SLICE_X28Y30         FDPE                                         r  debouncerInstance/timer.count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.823     1.950    debouncerInstance/CLK
    SLICE_X28Y30         FDPE                                         r  debouncerInstance/timer.count_reg[11]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X28Y30         FDPE (Hold_fdpe_C_D)         0.105     1.543    debouncerInstance/timer.count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.317    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X30Y30   cerrojoInstance/FSM_onehot_estadoActual_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y30   cerrojoInstance/FSM_onehot_estadoActual_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y30   cerrojoInstance/FSM_onehot_estadoActual_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y30   cerrojoInstance/FSM_onehot_estadoActual_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y26   cerrojoInstance/reg/S_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y26   cerrojoInstance/reg/S_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y31   cerrojoInstance/reg/S_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y31   cerrojoInstance/reg/S_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y31   cerrojoInstance/reg/S_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y30   debouncerInstance/FSM_sequential_controller.state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y30   debouncerInstance/FSM_sequential_controller.state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y28   debouncerInstance/timer.count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y30   debouncerInstance/timer.count_reg[10]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X28Y30   debouncerInstance/timer.count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y28   debouncerInstance/timer.count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y28   debouncerInstance/timer.count_reg[2]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X28Y28   debouncerInstance/timer.count_reg[3]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X28Y30   debouncerInstance/timer.count_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y30   debouncerInstance/timer.count_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y26   cerrojoInstance/reg/S_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y26   cerrojoInstance/reg/S_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y26   cerrojoInstance/reg/S_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y26   cerrojoInstance/reg/S_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y31   cerrojoInstance/reg/S_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y31   cerrojoInstance/reg/S_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y31   cerrojoInstance/reg/S_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y31   cerrojoInstance/reg/S_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y26   cerrojoInstance/reg/S_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y26   cerrojoInstance/reg/S_reg[6]/C



