vendor_name = ModelSim
source_file = 1, C:/MIM/2022_2023/proyecto_sistema_mecatronico_industrial/Software/FPGA-Odyssey/ControlPAP.vhd
source_file = 1, C:/MIM/2022_2023/proyecto_sistema_mecatronico_industrial/Software/FPGA-Odyssey/GeneralControlScheme.bdf
source_file = 1, C:/MIM/2022_2023/proyecto_sistema_mecatronico_industrial/Software/FPGA-Odyssey/PruebaPuertoSerie.bdf
source_file = 1, C:/MIM/2022_2023/proyecto_sistema_mecatronico_industrial/Software/FPGA-Odyssey/PLL_Serial.qip
source_file = 1, C:/MIM/2022_2023/proyecto_sistema_mecatronico_industrial/Software/FPGA-Odyssey/PLL_Serial.vhd
source_file = 1, C:/MIM/2022_2023/proyecto_sistema_mecatronico_industrial/Software/FPGA-Odyssey/UART_RX.vhd
source_file = 1, C:/MIM/2022_2023/proyecto_sistema_mecatronico_industrial/Software/FPGA-Odyssey/SerialReciever.vhd
source_file = 1, C:/MIM/2022_2023/proyecto_sistema_mecatronico_industrial/Software/FPGA-Odyssey/SerialReciever_v2.vhd
source_file = 1, C:/MIM/2022_2023/proyecto_sistema_mecatronico_industrial/Software/FPGA-Odyssey/selector_angulo_v2.vhd
source_file = 1, C:/MIM/2022_2023/proyecto_sistema_mecatronico_industrial/Software/FPGA-Odyssey/GeneralControlScheme_v2.bdf
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/MIM/2022_2023/proyecto_sistema_mecatronico_industrial/Software/FPGA-Odyssey/pwm.vhd
source_file = 1, C:/MIM/2022_2023/proyecto_sistema_mecatronico_industrial/Software/FPGA-Odyssey/pll_servo.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/MIM/2022_2023/proyecto_sistema_mecatronico_industrial/Software/FPGA-Odyssey/db/pll_servo_altpll.v
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/csa_add.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/muleabz.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mul_lfrg.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mul_boothc.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_ded_mult.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, C:/MIM/2022_2023/proyecto_sistema_mecatronico_industrial/Software/FPGA-Odyssey/db/add_sub_0qg.tdf
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altshift.tdf
design_name = GeneralControlScheme_v2
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, GeneralControlScheme_v2, 1
instance = comp, \step~output\, step~output, GeneralControlScheme_v2, 1
instance = comp, \dir~output\, dir~output, GeneralControlScheme_v2, 1
instance = comp, \enable~output\, enable~output, GeneralControlScheme_v2, 1
instance = comp, \pwm_servo~output\, pwm_servo~output, GeneralControlScheme_v2, 1
instance = comp, \leds[7]~output\, leds[7]~output, GeneralControlScheme_v2, 1
instance = comp, \leds[6]~output\, leds[6]~output, GeneralControlScheme_v2, 1
instance = comp, \leds[5]~output\, leds[5]~output, GeneralControlScheme_v2, 1
instance = comp, \leds[4]~output\, leds[4]~output, GeneralControlScheme_v2, 1
instance = comp, \leds[3]~output\, leds[3]~output, GeneralControlScheme_v2, 1
instance = comp, \leds[2]~output\, leds[2]~output, GeneralControlScheme_v2, 1
instance = comp, \leds[1]~output\, leds[1]~output, GeneralControlScheme_v2, 1
instance = comp, \leds[0]~output\, leds[0]~output, GeneralControlScheme_v2, 1
instance = comp, \reloj~input\, reloj~input, GeneralControlScheme_v2, 1
instance = comp, \reloj~inputclkctrl\, reloj~inputclkctrl, GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[0]~31\, inst|cnt[0]~31, GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[0]\, inst|cnt[0], GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[1]~33\, inst|cnt[1]~33, GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[1]\, inst|cnt[1], GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[2]~35\, inst|cnt[2]~35, GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[2]\, inst|cnt[2], GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[3]~37\, inst|cnt[3]~37, GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[3]\, inst|cnt[3], GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[4]~39\, inst|cnt[4]~39, GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[4]\, inst|cnt[4], GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[5]~41\, inst|cnt[5]~41, GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[5]\, inst|cnt[5], GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[6]~43\, inst|cnt[6]~43, GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[6]\, inst|cnt[6], GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[7]~45\, inst|cnt[7]~45, GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[7]\, inst|cnt[7], GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[8]~47\, inst|cnt[8]~47, GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[8]\, inst|cnt[8], GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[9]~49\, inst|cnt[9]~49, GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[9]\, inst|cnt[9], GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[10]~51\, inst|cnt[10]~51, GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[10]\, inst|cnt[10], GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[11]~53\, inst|cnt[11]~53, GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[11]\, inst|cnt[11], GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[12]~55\, inst|cnt[12]~55, GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[12]\, inst|cnt[12], GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[13]~57\, inst|cnt[13]~57, GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[13]\, inst|cnt[13], GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[14]~59\, inst|cnt[14]~59, GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[14]\, inst|cnt[14], GeneralControlScheme_v2, 1
instance = comp, \inst|LessThan0~5\, inst|LessThan0~5, GeneralControlScheme_v2, 1
instance = comp, \inst|LessThan0~6\, inst|LessThan0~6, GeneralControlScheme_v2, 1
instance = comp, \inst|LessThan0~7\, inst|LessThan0~7, GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[15]~61\, inst|cnt[15]~61, GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[15]\, inst|cnt[15], GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[16]~63\, inst|cnt[16]~63, GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[16]\, inst|cnt[16], GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[17]~65\, inst|cnt[17]~65, GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[17]\, inst|cnt[17], GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[18]~67\, inst|cnt[18]~67, GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[18]\, inst|cnt[18], GeneralControlScheme_v2, 1
instance = comp, \inst|LessThan0~0\, inst|LessThan0~0, GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[19]~69\, inst|cnt[19]~69, GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[19]\, inst|cnt[19], GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[20]~71\, inst|cnt[20]~71, GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[20]\, inst|cnt[20], GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[21]~73\, inst|cnt[21]~73, GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[21]\, inst|cnt[21], GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[22]~75\, inst|cnt[22]~75, GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[22]\, inst|cnt[22], GeneralControlScheme_v2, 1
instance = comp, \inst|LessThan0~1\, inst|LessThan0~1, GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[23]~77\, inst|cnt[23]~77, GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[23]\, inst|cnt[23], GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[24]~79\, inst|cnt[24]~79, GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[24]\, inst|cnt[24], GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[25]~81\, inst|cnt[25]~81, GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[25]\, inst|cnt[25], GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[26]~83\, inst|cnt[26]~83, GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[26]\, inst|cnt[26], GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[27]~85\, inst|cnt[27]~85, GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[27]\, inst|cnt[27], GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[28]~87\, inst|cnt[28]~87, GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[28]\, inst|cnt[28], GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[29]~89\, inst|cnt[29]~89, GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[29]\, inst|cnt[29], GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[30]~91\, inst|cnt[30]~91, GeneralControlScheme_v2, 1
instance = comp, \inst|cnt[30]\, inst|cnt[30], GeneralControlScheme_v2, 1
instance = comp, \inst|LessThan0~3\, inst|LessThan0~3, GeneralControlScheme_v2, 1
instance = comp, \inst|LessThan0~2\, inst|LessThan0~2, GeneralControlScheme_v2, 1
instance = comp, \inst|LessThan0~4\, inst|LessThan0~4, GeneralControlScheme_v2, 1
instance = comp, \inst|LessThan0~8\, inst|LessThan0~8, GeneralControlScheme_v2, 1
instance = comp, \inst|bffer_clk~0\, inst|bffer_clk~0, GeneralControlScheme_v2, 1
instance = comp, \inst|bffer_clk\, inst|bffer_clk, GeneralControlScheme_v2, 1
instance = comp, \inst|step~0\, inst|step~0, GeneralControlScheme_v2, 1
instance = comp, \inst|step\, inst|step, GeneralControlScheme_v2, 1
instance = comp, \pin_serial~input\, pin_serial~input, GeneralControlScheme_v2, 1
instance = comp, \inst4|r_Clk_Count[0]~13\, inst4|r_Clk_Count[0]~13, GeneralControlScheme_v2, 1
instance = comp, \inst4|Equal0~2\, inst4|Equal0~2, GeneralControlScheme_v2, 1
instance = comp, \inst4|Equal0~0\, inst4|Equal0~0, GeneralControlScheme_v2, 1
instance = comp, \inst4|Equal0~1\, inst4|Equal0~1, GeneralControlScheme_v2, 1
instance = comp, \inst4|r_Clk_Count[11]~35\, inst4|r_Clk_Count[11]~35, GeneralControlScheme_v2, 1
instance = comp, \inst4|r_Clk_Count[12]~37\, inst4|r_Clk_Count[12]~37, GeneralControlScheme_v2, 1
instance = comp, \inst4|Selector16~0\, inst4|Selector16~0, GeneralControlScheme_v2, 1
instance = comp, \inst4|LessThan1~0\, inst4|LessThan1~0, GeneralControlScheme_v2, 1
instance = comp, \inst4|LessThan1~1\, inst4|LessThan1~1, GeneralControlScheme_v2, 1
instance = comp, \inst4|LessThan1~5\, inst4|LessThan1~5, GeneralControlScheme_v2, 1
instance = comp, \inst4|Selector16~1\, inst4|Selector16~1, GeneralControlScheme_v2, 1
instance = comp, \inst4|r_Bit_Index[0]\, inst4|r_Bit_Index[0], GeneralControlScheme_v2, 1
instance = comp, \inst4|Selector14~0\, inst4|Selector14~0, GeneralControlScheme_v2, 1
instance = comp, \inst4|Decoder0~0\, inst4|Decoder0~0, GeneralControlScheme_v2, 1
instance = comp, \inst4|Selector14~1\, inst4|Selector14~1, GeneralControlScheme_v2, 1
instance = comp, \inst4|Selector14~2\, inst4|Selector14~2, GeneralControlScheme_v2, 1
instance = comp, \inst4|r_Bit_Index[2]\, inst4|r_Bit_Index[2], GeneralControlScheme_v2, 1
instance = comp, \inst4|r_SM_Main.s_RX_Stop_Bit~0\, inst4|r_SM_Main.s_RX_Stop_Bit~0, GeneralControlScheme_v2, 1
instance = comp, \inst4|r_SM_Main.s_RX_Stop_Bit~1\, inst4|r_SM_Main.s_RX_Stop_Bit~1, GeneralControlScheme_v2, 1
instance = comp, \inst4|r_SM_Main.s_RX_Stop_Bit\, inst4|r_SM_Main.s_RX_Stop_Bit, GeneralControlScheme_v2, 1
instance = comp, \inst4|r_SM_Main~7\, inst4|r_SM_Main~7, GeneralControlScheme_v2, 1
instance = comp, \inst4|r_SM_Main.s_Cleanup\, inst4|r_SM_Main.s_Cleanup, GeneralControlScheme_v2, 1
instance = comp, \inst4|Selector17~0\, inst4|Selector17~0, GeneralControlScheme_v2, 1
instance = comp, \inst4|r_SM_Main.s_Idle\, inst4|r_SM_Main.s_Idle, GeneralControlScheme_v2, 1
instance = comp, \inst4|Selector18~0\, inst4|Selector18~0, GeneralControlScheme_v2, 1
instance = comp, \inst4|r_SM_Main.s_RX_Start_Bit\, inst4|r_SM_Main.s_RX_Start_Bit, GeneralControlScheme_v2, 1
instance = comp, \inst4|r_Clk_Count[7]~41\, inst4|r_Clk_Count[7]~41, GeneralControlScheme_v2, 1
instance = comp, \inst4|r_Clk_Count[12]\, inst4|r_Clk_Count[12], GeneralControlScheme_v2, 1
instance = comp, \inst4|Equal0~3\, inst4|Equal0~3, GeneralControlScheme_v2, 1
instance = comp, \inst4|Selector19~0\, inst4|Selector19~0, GeneralControlScheme_v2, 1
instance = comp, \inst4|r_Clk_Count[7]~39\, inst4|r_Clk_Count[7]~39, GeneralControlScheme_v2, 1
instance = comp, \inst4|r_Clk_Count[7]~40\, inst4|r_Clk_Count[7]~40, GeneralControlScheme_v2, 1
instance = comp, \inst4|r_Clk_Count[0]\, inst4|r_Clk_Count[0], GeneralControlScheme_v2, 1
instance = comp, \inst4|r_Clk_Count[1]~15\, inst4|r_Clk_Count[1]~15, GeneralControlScheme_v2, 1
instance = comp, \inst4|r_Clk_Count[1]\, inst4|r_Clk_Count[1], GeneralControlScheme_v2, 1
instance = comp, \inst4|r_Clk_Count[2]~17\, inst4|r_Clk_Count[2]~17, GeneralControlScheme_v2, 1
instance = comp, \inst4|r_Clk_Count[2]\, inst4|r_Clk_Count[2], GeneralControlScheme_v2, 1
instance = comp, \inst4|r_Clk_Count[3]~19\, inst4|r_Clk_Count[3]~19, GeneralControlScheme_v2, 1
instance = comp, \inst4|r_Clk_Count[3]\, inst4|r_Clk_Count[3], GeneralControlScheme_v2, 1
instance = comp, \inst4|r_Clk_Count[4]~21\, inst4|r_Clk_Count[4]~21, GeneralControlScheme_v2, 1
instance = comp, \inst4|r_Clk_Count[4]\, inst4|r_Clk_Count[4], GeneralControlScheme_v2, 1
instance = comp, \inst4|r_Clk_Count[5]~23\, inst4|r_Clk_Count[5]~23, GeneralControlScheme_v2, 1
instance = comp, \inst4|r_Clk_Count[5]\, inst4|r_Clk_Count[5], GeneralControlScheme_v2, 1
instance = comp, \inst4|r_Clk_Count[6]~25\, inst4|r_Clk_Count[6]~25, GeneralControlScheme_v2, 1
instance = comp, \inst4|r_Clk_Count[6]\, inst4|r_Clk_Count[6], GeneralControlScheme_v2, 1
instance = comp, \inst4|r_Clk_Count[7]~27\, inst4|r_Clk_Count[7]~27, GeneralControlScheme_v2, 1
instance = comp, \inst4|r_Clk_Count[7]\, inst4|r_Clk_Count[7], GeneralControlScheme_v2, 1
instance = comp, \inst4|r_Clk_Count[8]~29\, inst4|r_Clk_Count[8]~29, GeneralControlScheme_v2, 1
instance = comp, \inst4|r_Clk_Count[8]\, inst4|r_Clk_Count[8], GeneralControlScheme_v2, 1
instance = comp, \inst4|r_Clk_Count[9]~31\, inst4|r_Clk_Count[9]~31, GeneralControlScheme_v2, 1
instance = comp, \inst4|r_Clk_Count[9]\, inst4|r_Clk_Count[9], GeneralControlScheme_v2, 1
instance = comp, \inst4|r_Clk_Count[10]~33\, inst4|r_Clk_Count[10]~33, GeneralControlScheme_v2, 1
instance = comp, \inst4|r_Clk_Count[10]\, inst4|r_Clk_Count[10], GeneralControlScheme_v2, 1
instance = comp, \inst4|r_Clk_Count[11]\, inst4|r_Clk_Count[11], GeneralControlScheme_v2, 1
instance = comp, \inst4|LessThan1~2\, inst4|LessThan1~2, GeneralControlScheme_v2, 1
instance = comp, \inst4|LessThan1~3\, inst4|LessThan1~3, GeneralControlScheme_v2, 1
instance = comp, \inst4|LessThan1~4\, inst4|LessThan1~4, GeneralControlScheme_v2, 1
instance = comp, \inst4|Selector19~1\, inst4|Selector19~1, GeneralControlScheme_v2, 1
instance = comp, \inst4|Selector19~2\, inst4|Selector19~2, GeneralControlScheme_v2, 1
instance = comp, \inst4|r_SM_Main.s_RX_Data_Bits\, inst4|r_SM_Main.s_RX_Data_Bits, GeneralControlScheme_v2, 1
instance = comp, \inst4|Selector15~0\, inst4|Selector15~0, GeneralControlScheme_v2, 1
instance = comp, \inst4|Selector15~1\, inst4|Selector15~1, GeneralControlScheme_v2, 1
instance = comp, \inst4|r_Bit_Index[1]\, inst4|r_Bit_Index[1], GeneralControlScheme_v2, 1
instance = comp, \inst4|Decoder0~1\, inst4|Decoder0~1, GeneralControlScheme_v2, 1
instance = comp, \inst4|r_RX_Byte[6]~0\, inst4|r_RX_Byte[6]~0, GeneralControlScheme_v2, 1
instance = comp, \inst4|r_RX_Byte[6]\, inst4|r_RX_Byte[6], GeneralControlScheme_v2, 1
instance = comp, \inst4|Decoder0~2\, inst4|Decoder0~2, GeneralControlScheme_v2, 1
instance = comp, \inst4|r_RX_Byte[7]~1\, inst4|r_RX_Byte[7]~1, GeneralControlScheme_v2, 1
instance = comp, \inst4|r_RX_Byte[7]\, inst4|r_RX_Byte[7], GeneralControlScheme_v2, 1
instance = comp, \inst9|dir\, inst9|dir, GeneralControlScheme_v2, 1
instance = comp, \inst1|altpll_component|auto_generated|pll1\, inst1|altpll_component|auto_generated|pll1, GeneralControlScheme_v2, 1
instance = comp, \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\, inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, GeneralControlScheme_v2, 1
instance = comp, \inst2|Add1~26\, inst2|Add1~26, GeneralControlScheme_v2, 1
instance = comp, \inst2|Add1~28\, inst2|Add1~28, GeneralControlScheme_v2, 1
instance = comp, \inst2|count~0\, inst2|count~0, GeneralControlScheme_v2, 1
instance = comp, \inst2|count[14]\, inst2|count[14], GeneralControlScheme_v2, 1
instance = comp, \inst2|Equal0~0\, inst2|Equal0~0, GeneralControlScheme_v2, 1
instance = comp, \inst2|Add1~0\, inst2|Add1~0, GeneralControlScheme_v2, 1
instance = comp, \inst2|count~5\, inst2|count~5, GeneralControlScheme_v2, 1
instance = comp, \inst2|count[0]\, inst2|count[0], GeneralControlScheme_v2, 1
instance = comp, \inst2|Add1~2\, inst2|Add1~2, GeneralControlScheme_v2, 1
instance = comp, \inst2|count[1]\, inst2|count[1], GeneralControlScheme_v2, 1
instance = comp, \inst2|Add1~4\, inst2|Add1~4, GeneralControlScheme_v2, 1
instance = comp, \inst2|count[2]\, inst2|count[2], GeneralControlScheme_v2, 1
instance = comp, \inst2|Add1~6\, inst2|Add1~6, GeneralControlScheme_v2, 1
instance = comp, \inst2|count[3]\, inst2|count[3], GeneralControlScheme_v2, 1
instance = comp, \inst2|Add1~8\, inst2|Add1~8, GeneralControlScheme_v2, 1
instance = comp, \inst2|count[4]\, inst2|count[4], GeneralControlScheme_v2, 1
instance = comp, \inst2|Add1~10\, inst2|Add1~10, GeneralControlScheme_v2, 1
instance = comp, \inst2|count~4\, inst2|count~4, GeneralControlScheme_v2, 1
instance = comp, \inst2|count[5]\, inst2|count[5], GeneralControlScheme_v2, 1
instance = comp, \inst2|Add1~12\, inst2|Add1~12, GeneralControlScheme_v2, 1
instance = comp, \inst2|count[6]\, inst2|count[6], GeneralControlScheme_v2, 1
instance = comp, \inst2|Add1~14\, inst2|Add1~14, GeneralControlScheme_v2, 1
instance = comp, \inst2|count[7]\, inst2|count[7], GeneralControlScheme_v2, 1
instance = comp, \inst2|Add1~16\, inst2|Add1~16, GeneralControlScheme_v2, 1
instance = comp, \inst2|count[8]\, inst2|count[8], GeneralControlScheme_v2, 1
instance = comp, \inst2|Add1~18\, inst2|Add1~18, GeneralControlScheme_v2, 1
instance = comp, \inst2|count~3\, inst2|count~3, GeneralControlScheme_v2, 1
instance = comp, \inst2|count[9]\, inst2|count[9], GeneralControlScheme_v2, 1
instance = comp, \inst2|Add1~20\, inst2|Add1~20, GeneralControlScheme_v2, 1
instance = comp, \inst2|count~2\, inst2|count~2, GeneralControlScheme_v2, 1
instance = comp, \inst2|count[10]\, inst2|count[10], GeneralControlScheme_v2, 1
instance = comp, \inst2|Equal0~1\, inst2|Equal0~1, GeneralControlScheme_v2, 1
instance = comp, \inst2|Equal0~2\, inst2|Equal0~2, GeneralControlScheme_v2, 1
instance = comp, \inst2|Equal0~3\, inst2|Equal0~3, GeneralControlScheme_v2, 1
instance = comp, \inst2|Equal0~4\, inst2|Equal0~4, GeneralControlScheme_v2, 1
instance = comp, \inst2|Add1~22\, inst2|Add1~22, GeneralControlScheme_v2, 1
instance = comp, \inst2|count~1\, inst2|count~1, GeneralControlScheme_v2, 1
instance = comp, \inst2|count[11]\, inst2|count[11], GeneralControlScheme_v2, 1
instance = comp, \inst2|Add1~24\, inst2|Add1~24, GeneralControlScheme_v2, 1
instance = comp, \inst2|count[12]\, inst2|count[12], GeneralControlScheme_v2, 1
instance = comp, \inst2|count[13]\, inst2|count[13], GeneralControlScheme_v2, 1
instance = comp, \inst4|Decoder0~5\, inst4|Decoder0~5, GeneralControlScheme_v2, 1
instance = comp, \inst4|r_RX_Byte[3]~4\, inst4|r_RX_Byte[3]~4, GeneralControlScheme_v2, 1
instance = comp, \inst4|r_RX_Byte[3]\, inst4|r_RX_Byte[3], GeneralControlScheme_v2, 1
instance = comp, \inst4|Decoder0~6\, inst4|Decoder0~6, GeneralControlScheme_v2, 1
instance = comp, \inst4|r_RX_Byte[2]~5\, inst4|r_RX_Byte[2]~5, GeneralControlScheme_v2, 1
instance = comp, \inst4|r_RX_Byte[2]\, inst4|r_RX_Byte[2], GeneralControlScheme_v2, 1
instance = comp, \inst4|Decoder0~4\, inst4|Decoder0~4, GeneralControlScheme_v2, 1
instance = comp, \inst4|r_RX_Byte[4]~3\, inst4|r_RX_Byte[4]~3, GeneralControlScheme_v2, 1
instance = comp, \inst4|r_RX_Byte[4]\, inst4|r_RX_Byte[4], GeneralControlScheme_v2, 1
instance = comp, \inst2|Mult0|mult_core|_~0\, inst2|Mult0|mult_core|_~0, GeneralControlScheme_v2, 1
instance = comp, \inst2|Mult0|mult_core|_~1\, inst2|Mult0|mult_core|_~1, GeneralControlScheme_v2, 1
instance = comp, \inst2|Mult0|mult_core|romout[1][5]~0\, inst2|Mult0|mult_core|romout[1][5]~0, GeneralControlScheme_v2, 1
instance = comp, \inst2|Mult0|mult_core|_~3\, inst2|Mult0|mult_core|_~3, GeneralControlScheme_v2, 1
instance = comp, \inst2|Mult0|mult_core|_~2\, inst2|Mult0|mult_core|_~2, GeneralControlScheme_v2, 1
instance = comp, \inst4|Decoder0~7\, inst4|Decoder0~7, GeneralControlScheme_v2, 1
instance = comp, \inst4|r_RX_Byte[1]~6\, inst4|r_RX_Byte[1]~6, GeneralControlScheme_v2, 1
instance = comp, \inst4|r_RX_Byte[1]\, inst4|r_RX_Byte[1], GeneralControlScheme_v2, 1
instance = comp, \inst4|Decoder0~8\, inst4|Decoder0~8, GeneralControlScheme_v2, 1
instance = comp, \inst4|r_RX_Byte[0]~7\, inst4|r_RX_Byte[0]~7, GeneralControlScheme_v2, 1
instance = comp, \inst4|r_RX_Byte[0]\, inst4|r_RX_Byte[0], GeneralControlScheme_v2, 1
instance = comp, \inst2|Mult0|mult_core|_~4\, inst2|Mult0|mult_core|_~4, GeneralControlScheme_v2, 1
instance = comp, \inst2|Mult0|mult_core|romout[1][3]~1\, inst2|Mult0|mult_core|romout[1][3]~1, GeneralControlScheme_v2, 1
instance = comp, \inst2|Mult0|mult_core|_~5\, inst2|Mult0|mult_core|_~5, GeneralControlScheme_v2, 1
instance = comp, \inst2|Mult0|mult_core|romout[1][2]~2\, inst2|Mult0|mult_core|romout[1][2]~2, GeneralControlScheme_v2, 1
instance = comp, \inst2|Mult0|mult_core|_~6\, inst2|Mult0|mult_core|_~6, GeneralControlScheme_v2, 1
instance = comp, \inst2|Mult0|mult_core|romout[1][1]~3\, inst2|Mult0|mult_core|romout[1][1]~3, GeneralControlScheme_v2, 1
instance = comp, \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0\, inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0, GeneralControlScheme_v2, 1
instance = comp, \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2\, inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2, GeneralControlScheme_v2, 1
instance = comp, \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4\, inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4, GeneralControlScheme_v2, 1
instance = comp, \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6\, inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6, GeneralControlScheme_v2, 1
instance = comp, \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\, inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8, GeneralControlScheme_v2, 1
instance = comp, \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\, inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10, GeneralControlScheme_v2, 1
instance = comp, \inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\, inst2|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12, GeneralControlScheme_v2, 1
instance = comp, \inst2|Mult0|mult_core|romout[0][3]~4\, inst2|Mult0|mult_core|romout[0][3]~4, GeneralControlScheme_v2, 1
instance = comp, \inst2|Add0~1\, inst2|Add0~1, GeneralControlScheme_v2, 1
instance = comp, \inst2|Add0~3\, inst2|Add0~3, GeneralControlScheme_v2, 1
instance = comp, \inst2|Add0~4\, inst2|Add0~4, GeneralControlScheme_v2, 1
instance = comp, \inst2|Add0~6\, inst2|Add0~6, GeneralControlScheme_v2, 1
instance = comp, \inst2|Add0~8\, inst2|Add0~8, GeneralControlScheme_v2, 1
instance = comp, \inst2|Add0~10\, inst2|Add0~10, GeneralControlScheme_v2, 1
instance = comp, \inst2|Add0~12\, inst2|Add0~12, GeneralControlScheme_v2, 1
instance = comp, \inst2|Add0~14\, inst2|Add0~14, GeneralControlScheme_v2, 1
instance = comp, \inst2|Add0~16\, inst2|Add0~16, GeneralControlScheme_v2, 1
instance = comp, \inst2|Add0~18\, inst2|Add0~18, GeneralControlScheme_v2, 1
instance = comp, \inst2|LessThan1~0\, inst2|LessThan1~0, GeneralControlScheme_v2, 1
instance = comp, \inst2|LessThan1~2\, inst2|LessThan1~2, GeneralControlScheme_v2, 1
instance = comp, \inst2|LessThan1~4\, inst2|LessThan1~4, GeneralControlScheme_v2, 1
instance = comp, \inst2|LessThan1~6\, inst2|LessThan1~6, GeneralControlScheme_v2, 1
instance = comp, \inst2|LessThan1~8\, inst2|LessThan1~8, GeneralControlScheme_v2, 1
instance = comp, \inst2|LessThan1~10\, inst2|LessThan1~10, GeneralControlScheme_v2, 1
instance = comp, \inst2|LessThan1~12\, inst2|LessThan1~12, GeneralControlScheme_v2, 1
instance = comp, \inst2|LessThan1~14\, inst2|LessThan1~14, GeneralControlScheme_v2, 1
instance = comp, \inst2|LessThan1~16\, inst2|LessThan1~16, GeneralControlScheme_v2, 1
instance = comp, \inst2|LessThan1~18\, inst2|LessThan1~18, GeneralControlScheme_v2, 1
instance = comp, \inst2|LessThan1~20\, inst2|LessThan1~20, GeneralControlScheme_v2, 1
instance = comp, \inst2|LessThan1~21\, inst2|LessThan1~21, GeneralControlScheme_v2, 1
instance = comp, \inst2|LessThan1~23\, inst2|LessThan1~23, GeneralControlScheme_v2, 1
instance = comp, \inst2|pwm\, inst2|pwm, GeneralControlScheme_v2, 1
instance = comp, \inst4|Decoder0~3\, inst4|Decoder0~3, GeneralControlScheme_v2, 1
instance = comp, \inst4|r_RX_Byte[5]~2\, inst4|r_RX_Byte[5]~2, GeneralControlScheme_v2, 1
instance = comp, \inst4|r_RX_Byte[5]\, inst4|r_RX_Byte[5], GeneralControlScheme_v2, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, GeneralControlScheme_v2, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, GeneralControlScheme_v2, 1
