TimeQuest Timing Analyzer report for g48_Lab_5
Mon Apr 13 14:03:26 2015
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'clk_50'
 13. Slow Model Hold: 'clk_50'
 14. Slow Model Minimum Pulse Width: 'clk_50'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Fast Model Setup Summary
 20. Fast Model Hold Summary
 21. Fast Model Recovery Summary
 22. Fast Model Removal Summary
 23. Fast Model Minimum Pulse Width Summary
 24. Fast Model Setup: 'clk_50'
 25. Fast Model Hold: 'clk_50'
 26. Fast Model Minimum Pulse Width: 'clk_50'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Multicorner Timing Analysis Summary
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Setup Transfers
 37. Hold Transfers
 38. Report TCCS
 39. Report RSKM
 40. Unconstrained Paths
 41. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name      ; g48_Lab_5                                           ;
; Device Family      ; Cyclone II                                          ;
; Device Name        ; EP2C20F484C7                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Unavailable                                         ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------+
; SDC File List                                         ;
+-------------------+--------+--------------------------+
; SDC File Path     ; Status ; Read at                  ;
+-------------------+--------+--------------------------+
; g48_music_box.sdc ; OK     ; Mon Apr 13 14:03:25 2015 ;
+-------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                             ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets    ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; clk_50     ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_50 } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 63.59 MHz ; 63.59 MHz       ; clk_50     ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; clk_50 ; 4.274 ; 0.000         ;
+--------+-------+---------------+


+--------------------------------+
; Slow Model Hold Summary        ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; clk_50 ; 0.445 ; 0.000         ;
+--------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+--------+-------+-----------------------+
; Clock  ; Slack ; End Point TNS         ;
+--------+-------+-----------------------+
; clk_50 ; 7.686 ; 0.000                 ;
+--------+-------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_50'                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                        ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.274 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|I2C_SDAT~reg0                                                                                 ; I2C_SDAT                                                                                                                                         ; clk_50       ; clk_50      ; 20.000       ; -2.820     ; 2.906      ;
; 4.282 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_address[0]                   ; FL_ADDR[0]                                                                                                                                       ; clk_50       ; clk_50      ; 20.000       ; -2.822     ; 2.896      ;
; 4.282 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_address[17]                  ; FL_ADDR[17]                                                                                                                                      ; clk_50       ; clk_50      ; 20.000       ; -2.822     ; 2.896      ;
; 4.282 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|data_to_flash[6]                   ; FL_DQ[6]                                                                                                                                         ; clk_50       ; clk_50      ; 20.000       ; -2.822     ; 2.896      ;
; 4.284 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|AUD_BCLK                                                                                      ; AUD_BCLK                                                                                                                                         ; clk_50       ; clk_50      ; 20.000       ; -2.820     ; 2.896      ;
; 4.284 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|AUD_MCLK                                                                                      ; AUD_MCLK                                                                                                                                         ; clk_50       ; clk_50      ; 20.000       ; -2.820     ; 2.896      ;
; 4.284 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|data_to_flash[5]                   ; FL_DQ[5]                                                                                                                                         ; clk_50       ; clk_50      ; 20.000       ; -2.820     ; 2.896      ;
; 4.284 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|I2C_SCLK                                                                                      ; I2C_SCLK                                                                                                                                         ; clk_50       ; clk_50      ; 20.000       ; -2.820     ; 2.896      ;
; 4.285 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|AUD_DACLRCK                                                                                   ; AUD_DACLRCK                                                                                                                                      ; clk_50       ; clk_50      ; 20.000       ; -2.819     ; 2.896      ;
; 4.285 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|data_to_flash[4]                   ; FL_DQ[4]                                                                                                                                         ; clk_50       ; clk_50      ; 20.000       ; -2.819     ; 2.896      ;
; 4.292 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|data_to_flash[7]                   ; FL_DQ[7]                                                                                                                                         ; clk_50       ; clk_50      ; 20.000       ; -2.822     ; 2.886      ;
; 4.294 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|data_to_flash[0]                   ; FL_DQ[0]                                                                                                                                         ; clk_50       ; clk_50      ; 20.000       ; -2.810     ; 2.896      ;
; 4.294 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|data_to_flash[1]                   ; FL_DQ[1]                                                                                                                                         ; clk_50       ; clk_50      ; 20.000       ; -2.810     ; 2.896      ;
; 4.295 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|AUD_DACDAT                                                                                    ; AUD_DACDAT                                                                                                                                       ; clk_50       ; clk_50      ; 20.000       ; -2.819     ; 2.886      ;
; 4.297 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|data_to_flash[2]                   ; FL_DQ[2]                                                                                                                                         ; clk_50       ; clk_50      ; 20.000       ; -2.807     ; 2.896      ;
; 4.297 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|data_to_flash[3]                   ; FL_DQ[3]                                                                                                                                         ; clk_50       ; clk_50      ; 20.000       ; -2.807     ; 2.896      ;
; 4.298 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_address[13]                  ; FL_ADDR[13]                                                                                                                                      ; clk_50       ; clk_50      ; 20.000       ; -2.816     ; 2.886      ;
; 4.298 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_address[14]                  ; FL_ADDR[14]                                                                                                                                      ; clk_50       ; clk_50      ; 20.000       ; -2.816     ; 2.886      ;
; 4.298 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_address[15]                  ; FL_ADDR[15]                                                                                                                                      ; clk_50       ; clk_50      ; 20.000       ; -2.816     ; 2.886      ;
; 4.298 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_address[16]                  ; FL_ADDR[16]                                                                                                                                      ; clk_50       ; clk_50      ; 20.000       ; -2.816     ; 2.886      ;
; 4.299 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|I2C_SDAT~en                                                                                   ; I2C_SDAT                                                                                                                                         ; clk_50       ; clk_50      ; 20.000       ; -2.809     ; 2.892      ;
; 4.302 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_address[1]                   ; FL_ADDR[1]                                                                                                                                       ; clk_50       ; clk_50      ; 20.000       ; -2.812     ; 2.886      ;
; 4.302 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_address[12]                  ; FL_ADDR[12]                                                                                                                                      ; clk_50       ; clk_50      ; 20.000       ; -2.812     ; 2.886      ;
; 4.302 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_ce_n                         ; FL_CE_N                                                                                                                                          ; clk_50       ; clk_50      ; 20.000       ; -2.812     ; 2.886      ;
; 4.304 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_address[2]                   ; FL_ADDR[2]                                                                                                                                       ; clk_50       ; clk_50      ; 20.000       ; -2.820     ; 2.876      ;
; 4.304 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_oe_n                         ; FL_OE_N                                                                                                                                          ; clk_50       ; clk_50      ; 20.000       ; -2.810     ; 2.886      ;
; 4.305 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_address[3]                   ; FL_ADDR[3]                                                                                                                                       ; clk_50       ; clk_50      ; 20.000       ; -2.819     ; 2.876      ;
; 4.305 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_address[8]                   ; FL_ADDR[8]                                                                                                                                       ; clk_50       ; clk_50      ; 20.000       ; -2.819     ; 2.876      ;
; 4.307 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE~_Duplicate_6 ; FL_DQ[6]                                                                                                                                         ; clk_50       ; clk_50      ; 20.000       ; -2.811     ; 2.882      ;
; 4.309 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE~_Duplicate_5 ; FL_DQ[5]                                                                                                                                         ; clk_50       ; clk_50      ; 20.000       ; -2.809     ; 2.882      ;
; 4.310 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE~_Duplicate_4 ; FL_DQ[4]                                                                                                                                         ; clk_50       ; clk_50      ; 20.000       ; -2.808     ; 2.882      ;
; 4.313 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_address[5]                   ; FL_ADDR[5]                                                                                                                                       ; clk_50       ; clk_50      ; 20.000       ; -2.821     ; 2.866      ;
; 4.313 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_address[6]                   ; FL_ADDR[6]                                                                                                                                       ; clk_50       ; clk_50      ; 20.000       ; -2.821     ; 2.866      ;
; 4.317 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_address[21]                  ; FL_ADDR[21]                                                                                                                                      ; clk_50       ; clk_50      ; 20.000       ; -2.807     ; 2.876      ;
; 4.317 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE~_Duplicate_7 ; FL_DQ[7]                                                                                                                                         ; clk_50       ; clk_50      ; 20.000       ; -2.811     ; 2.872      ;
; 4.319 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE              ; FL_DQ[0]                                                                                                                                         ; clk_50       ; clk_50      ; 20.000       ; -2.799     ; 2.882      ;
; 4.319 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE~_Duplicate_1 ; FL_DQ[1]                                                                                                                                         ; clk_50       ; clk_50      ; 20.000       ; -2.799     ; 2.882      ;
; 4.320 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_address[9]                   ; FL_ADDR[9]                                                                                                                                       ; clk_50       ; clk_50      ; 20.000       ; -2.814     ; 2.866      ;
; 4.320 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_address[20]                  ; FL_ADDR[20]                                                                                                                                      ; clk_50       ; clk_50      ; 20.000       ; -2.814     ; 2.866      ;
; 4.322 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE~_Duplicate_2 ; FL_DQ[2]                                                                                                                                         ; clk_50       ; clk_50      ; 20.000       ; -2.796     ; 2.882      ;
; 4.322 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE~_Duplicate_3 ; FL_DQ[3]                                                                                                                                         ; clk_50       ; clk_50      ; 20.000       ; -2.796     ; 2.882      ;
; 4.323 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_address[4]                   ; FL_ADDR[4]                                                                                                                                       ; clk_50       ; clk_50      ; 20.000       ; -2.811     ; 2.866      ;
; 4.323 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_address[7]                   ; FL_ADDR[7]                                                                                                                                       ; clk_50       ; clk_50      ; 20.000       ; -2.811     ; 2.866      ;
; 4.323 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_address[18]                  ; FL_ADDR[18]                                                                                                                                      ; clk_50       ; clk_50      ; 20.000       ; -2.811     ; 2.866      ;
; 4.323 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_we_n                         ; FL_WE_N                                                                                                                                          ; clk_50       ; clk_50      ; 20.000       ; -2.811     ; 2.866      ;
; 4.324 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_reset_n                      ; FL_RST_N                                                                                                                                         ; clk_50       ; clk_50      ; 20.000       ; -2.810     ; 2.866      ;
; 4.330 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_address[11]                  ; FL_ADDR[11]                                                                                                                                      ; clk_50       ; clk_50      ; 20.000       ; -2.814     ; 2.856      ;
; 4.332 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_address[10]                  ; FL_ADDR[10]                                                                                                                                      ; clk_50       ; clk_50      ; 20.000       ; -2.812     ; 2.856      ;
; 4.337 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_address[19]                  ; FL_ADDR[19]                                                                                                                                      ; clk_50       ; clk_50      ; 20.000       ; -2.807     ; 2.856      ;
; 8.402 ; music[1]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[44]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.018      ; 11.654     ;
; 8.482 ; music[1]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[43]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.018      ; 11.574     ;
; 8.508 ; music[0]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[44]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.018      ; 11.548     ;
; 8.524 ; music[2]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[44]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.018      ; 11.532     ;
; 8.562 ; music[1]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[42]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.018      ; 11.494     ;
; 8.588 ; music[0]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[43]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.018      ; 11.468     ;
; 8.604 ; music[2]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[43]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.018      ; 11.452     ;
; 8.642 ; music[1]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[41]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.018      ; 11.414     ;
; 8.668 ; music[0]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[42]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.018      ; 11.388     ;
; 8.684 ; music[2]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[42]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.018      ; 11.372     ;
; 8.722 ; music[1]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[40]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.018      ; 11.334     ;
; 8.748 ; music[0]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[41]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.018      ; 11.308     ;
; 8.764 ; music[2]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[41]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.018      ; 11.292     ;
; 8.802 ; music[1]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[39]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.018      ; 11.254     ;
; 8.828 ; music[0]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[40]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.018      ; 11.228     ;
; 8.844 ; music[2]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[40]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.018      ; 11.212     ;
; 8.882 ; music[1]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[38]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.018      ; 11.174     ;
; 8.885 ; music[3]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[44]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.018      ; 11.171     ;
; 8.908 ; music[0]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[39]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.018      ; 11.148     ;
; 8.924 ; music[2]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[39]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.018      ; 11.132     ;
; 8.965 ; music[3]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[43]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.018      ; 11.091     ;
; 8.988 ; music[0]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[38]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.018      ; 11.068     ;
; 9.004 ; music[2]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[38]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.018      ; 11.052     ;
; 9.045 ; music[3]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[42]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.018      ; 11.011     ;
; 9.056 ; music[1]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[37]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.018      ; 11.000     ;
; 9.125 ; music[3]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[41]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.018      ; 10.931     ;
; 9.136 ; music[1]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[36]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.018      ; 10.920     ;
; 9.137 ; true_octave[2]                                                                                                                                                   ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[44]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.012      ; 10.913     ;
; 9.162 ; music[0]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[37]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.018      ; 10.894     ;
; 9.178 ; music[2]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[37]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.018      ; 10.878     ;
; 9.205 ; music[3]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[40]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.018      ; 10.851     ;
; 9.216 ; music[1]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[35]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.018      ; 10.840     ;
; 9.217 ; true_octave[2]                                                                                                                                                   ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[43]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.012      ; 10.833     ;
; 9.242 ; music[0]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[36]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.018      ; 10.814     ;
; 9.258 ; music[2]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[36]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.018      ; 10.798     ;
; 9.285 ; music[3]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[39]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.018      ; 10.771     ;
; 9.296 ; music[1]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[34]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.018      ; 10.760     ;
; 9.297 ; true_octave[2]                                                                                                                                                   ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[42]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.012      ; 10.753     ;
; 9.322 ; music[0]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[35]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.018      ; 10.734     ;
; 9.338 ; music[2]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[35]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.018      ; 10.718     ;
; 9.365 ; music[3]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[38]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.018      ; 10.691     ;
; 9.376 ; music[1]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[33]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.018      ; 10.680     ;
; 9.377 ; true_octave[2]                                                                                                                                                   ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[41]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.012      ; 10.673     ;
; 9.402 ; music[0]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[34]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.018      ; 10.654     ;
; 9.418 ; music[2]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[34]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.018      ; 10.638     ;
; 9.434 ; FL_DQ[3]                                                                                                                                                         ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|data_from_flash[3] ; clk_50       ; clk_50      ; 20.000       ; 2.862      ; 3.466      ;
; 9.456 ; music[1]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[32]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.018      ; 10.600     ;
; 9.457 ; true_octave[2]                                                                                                                                                   ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[40]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.012      ; 10.593     ;
; 9.482 ; music[0]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[33]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.018      ; 10.574     ;
; 9.498 ; music[2]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[33]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.018      ; 10.558     ;
; 9.536 ; music[1]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[31]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.018      ; 10.520     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_50'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                            ; To Node                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|Mcount                                                                                            ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|Mcount                                                                                              ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|Bcount[0]                                                                                         ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|Bcount[0]                                                                                           ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|Bcount[1]                                                                                         ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|Bcount[1]                                                                                           ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|Bcount[2]                                                                                         ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|Bcount[2]                                                                                           ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|present_state.s_RESET                  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|present_state.s_RESET                    ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_ERASE_CYCLE        ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_ERASE_CYCLE          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|state[0]                                                                                      ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|state[0]                                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|state[2]                                                                                      ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|state[2]                                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|read_start                                                                                    ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|read_start                                                                                      ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WAIT_COMMAND       ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WAIT_COMMAND         ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|command_cycle[0]                   ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|command_cycle[0]                     ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|command_cycle[1]                   ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|command_cycle[1]                     ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|command_cycle[2]                   ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|command_cycle[2]                     ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WRITE_CYCLE        ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WRITE_CYCLE          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_READ               ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_READ                 ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE~_Duplicate_8     ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE~_Duplicate_8       ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|present_state.s_READ                   ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|present_state.s_READ                     ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|state[3]                                                                                      ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|state[3]                                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.s0                                                                                          ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.s0                                                                                            ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sack33                                                                                      ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sack33                                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sack11                                                                                      ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sack11                                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sack13                                                                                      ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sack13                                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sw1b1                                                                                       ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sw1b1                                                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sw1b2                                                                                       ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sw1b2                                                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sw1b3                                                                                       ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sw1b3                                                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sack21                                                                                      ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sack21                                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sack23                                                                                      ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sack23                                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sw2b2                                                                                       ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sw2b2                                                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sw2b3                                                                                       ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sw2b3                                                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sw2b1                                                                                       ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sw2b1                                                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.s2                                                                                          ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.s2                                                                                            ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sab1                                                                                        ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sab1                                                                                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sab2                                                                                        ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sab2                                                                                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sab3                                                                                        ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sab3                                                                                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|bit_count[0]                                                                                      ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|bit_count[0]                                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|bit_count[1]                                                                                      ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|bit_count[1]                                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|bit_count[2]                                                                                      ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|bit_count[2]                                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sack31                                                                                      ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sack31                                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sw_init0                                                                                    ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sw_init0                                                                                      ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sw_init1                                                                                    ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sw_init1                                                                                      ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.send                                                                                        ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.send                                                                                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|SCI_READY                                                                                         ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|SCI_READY                                                                                           ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state2.sw_write                                                                                   ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state2.sw_write                                                                                     ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|word_count[0]                                                                                     ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|word_count[0]                                                                                       ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|word_count[1]                                                                                     ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|word_count[1]                                                                                       ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|word_count[2]                                                                                     ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|word_count[2]                                                                                       ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|word_count[3]                                                                                     ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|word_count[3]                                                                                       ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|iflash_address[0]                                                                             ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|iflash_address[0]                                                                               ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|init                                                                                          ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|init                                                                                            ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|AUD_BCLK~_Duplicate_1                                                                             ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|AUD_BCLK~_Duplicate_1                                                                               ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_note_timer:note_time|TRIGGER                                                                                                                                     ; g48_note_timer:note_time|TRIGGER                                                                                                                                       ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state2.sw_init0                                                                                   ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state2.sw_init0                                                                                     ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; w_en                                                                                                                                                                 ; w_en                                                                                                                                                                   ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.731      ;
; 0.618 ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|iflash_address[5]                                                                             ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|address_reg[5]                                                                ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.904      ;
; 0.620 ; addr_rom[7]                                                                                                                                                          ; addr_rom[7]                                                                                                                                                            ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|iflash_address[10]                                                                            ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|address_reg[10]                                                               ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|iflash_address[17]                                                                            ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|address_reg[17]                                                               ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.906      ;
; 0.623 ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|iflash_address[2]                                                                             ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|address_reg[2]                                                                ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.909      ;
; 0.626 ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|iflash_address[6]                                                                             ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|address_reg[6]                                                                ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.912      ;
; 0.626 ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|iflash_address[8]                                                                             ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|address_reg[8]                                                                ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.912      ;
; 0.626 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_ERASE_CYCLE_DELAY  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_ERASE_CYCLE          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.912      ;
; 0.627 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WAIT_COMMAND       ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_READ                 ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.913      ;
; 0.628 ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|iflash_address[15]                                                                            ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|address_reg[15]                                                               ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.914      ;
; 0.629 ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[44]                                                                            ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[44]                                                                              ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.915      ;
; 0.632 ; g48_Tempo:get_tempo|lpm_counter:lpm_counter_component2|cntr_g7l:auto_generated|safe_q[4]                                                                             ; g48_Tempo:get_tempo|lpm_counter:lpm_counter_component2|cntr_g7l:auto_generated|safe_q[4]                                                                               ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.918      ;
; 0.632 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|present_state.s_RESET                  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WAIT_COMMAND             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.918      ;
; 0.633 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sack31                                                                                      ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sack32                                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.919      ;
; 0.634 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|Bcount[0]                                                                                         ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|AUD_BCLK~_Duplicate_1                                                                               ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.920      ;
; 0.636 ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|iflash_address[0]                                                                             ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|address_reg[0]                                                                ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.922      ;
; 0.638 ; music[4]                                                                                                                                                             ; true_octave[0]                                                                                                                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.924      ;
; 0.638 ; music[4]                                                                                                                                                             ; true_octave[2]                                                                                                                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.924      ;
; 0.639 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|Bcount[0]                                                                                         ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|Bcount[1]                                                                                           ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.925      ;
; 0.641 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|Mcount                                                                                            ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|Bcount[2]                                                                                           ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.927      ;
; 0.642 ; music[4]                                                                                                                                                             ; true_octave[1]                                                                                                                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.928      ;
; 0.643 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WRITE_CYCLE_DELAY  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WRITE_CYCLE          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.929      ;
; 0.647 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|BBcount[5]                                                                                        ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|BBcount[5]                                                                                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.933      ;
; 0.649 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|data_from_flash[7]                     ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_ACKNOWLEDGE          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.935      ;
; 0.650 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_ACKNOWLEDGE        ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WAIT_COMMAND         ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.936      ;
; 0.652 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WAIT_UNTIL_WRITTEN ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_CHECK_WRITE_COMPLETE ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.938      ;
; 0.656 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|bit_count[1]                                                                                      ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|bit_count[2]                                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.942      ;
; 0.658 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sw1b2                                                                                       ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sw1b3                                                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.944      ;
; 0.660 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sw2b2                                                                                       ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sw2b3                                                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.946      ;
; 0.671 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|word_count[0]                                                                                     ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|word_count[1]                                                                                       ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.957      ;
; 0.673 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|word_count[3]                                                                                     ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|SCI_WRITE                                                                                           ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.959      ;
; 0.673 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|clk_count[5]                                                                                      ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|clk_count[5]                                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.959      ;
; 0.680 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WRITE_CYCLE        ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WRITE_CYCLE_DELAY    ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.966      ;
; 0.682 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|word_count[3]                                                                                     ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state2.sw_ready                                                                                     ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.968      ;
; 0.682 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|word_count[3]                                                                                     ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state2.sw_init0                                                                                     ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.968      ;
; 0.686 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|BBcount[0]                                                                                        ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|BBcount[3]                                                                                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.972      ;
; 0.687 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|BBcount[0]                                                                                        ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|BBcount[1]                                                                                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.973      ;
; 0.687 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|BBcount[0]                                                                                        ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|pulse                                                                                               ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.973      ;
; 0.687 ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|state[3]                                                                                      ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|state[1]                                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.973      ;
; 0.767 ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|iflash_address[1]                                                                             ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|address_reg[1]                                                                ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.053      ;
; 0.768 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|address_reg[14]                                                             ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|address_reg[14]                      ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.054      ;
; 0.769 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|address_reg[13]                                                             ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|address_reg[13]                      ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.055      ;
; 0.770 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|address_reg[18]                                                             ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|address_reg[18]                      ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.056      ;
; 0.770 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|address_reg[20]                                                             ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|address_reg[20]                      ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.056      ;
; 0.771 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|address_reg[21]                                                             ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|address_reg[21]                      ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.057      ;
; 0.772 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|address_reg[12]                                                             ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|address_reg[12]                      ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.058      ;
; 0.773 ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|iflash_address[19]                                                                            ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|address_reg[19]                                                               ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.059      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_50'                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                  ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg0 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg0 ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg1 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg1 ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg2 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg2 ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg3 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg3 ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg4 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg4 ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg5 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg5 ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg6 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg6 ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg7 ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg7 ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a0~porta_address_reg0                     ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a0~porta_address_reg0                     ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a0~porta_address_reg1                     ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a0~porta_address_reg1                     ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a0~porta_address_reg2                     ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a0~porta_address_reg2                     ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a0~porta_address_reg3                     ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a0~porta_address_reg3                     ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a0~porta_address_reg4                     ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a0~porta_address_reg4                     ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a0~porta_address_reg5                     ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a0~porta_address_reg5                     ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a0~porta_address_reg6                     ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a0~porta_address_reg6                     ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a0~porta_address_reg7                     ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a0~porta_address_reg7                     ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a4~porta_address_reg0                     ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a4~porta_address_reg0                     ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a4~porta_address_reg1                     ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a4~porta_address_reg1                     ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a4~porta_address_reg2                     ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a4~porta_address_reg2                     ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a4~porta_address_reg3                     ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a4~porta_address_reg3                     ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a4~porta_address_reg4                     ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a4~porta_address_reg4                     ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a4~porta_address_reg5                     ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a4~porta_address_reg5                     ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a4~porta_address_reg6                     ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a4~porta_address_reg6                     ;
; 7.686 ; 10.000       ; 2.314          ; High Pulse Width ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a4~porta_address_reg7                     ;
; 7.686 ; 10.000       ; 2.314          ; Low Pulse Width  ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a4~porta_address_reg7                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clk_50 ; Rise       ; addr_rom[0]                                                                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clk_50 ; Rise       ; addr_rom[0]                                                                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clk_50 ; Rise       ; addr_rom[1]                                                                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clk_50 ; Rise       ; addr_rom[1]                                                                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clk_50 ; Rise       ; addr_rom[2]                                                                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clk_50 ; Rise       ; addr_rom[2]                                                                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clk_50 ; Rise       ; addr_rom[3]                                                                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clk_50 ; Rise       ; addr_rom[3]                                                                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clk_50 ; Rise       ; addr_rom[4]                                                                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clk_50 ; Rise       ; addr_rom[4]                                                                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clk_50 ; Rise       ; addr_rom[5]                                                                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clk_50 ; Rise       ; addr_rom[5]                                                                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clk_50 ; Rise       ; addr_rom[6]                                                                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clk_50 ; Rise       ; addr_rom[6]                                                                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clk_50 ; Rise       ; addr_rom[7]                                                                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clk_50 ; Rise       ; addr_rom[7]                                                                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_counter:lpm_counter_component2|cntr_g7l:auto_generated|safe_q[0]                                                ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_counter:lpm_counter_component2|cntr_g7l:auto_generated|safe_q[0]                                                ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_counter:lpm_counter_component2|cntr_g7l:auto_generated|safe_q[1]                                                ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_counter:lpm_counter_component2|cntr_g7l:auto_generated|safe_q[1]                                                ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_counter:lpm_counter_component2|cntr_g7l:auto_generated|safe_q[2]                                                ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_counter:lpm_counter_component2|cntr_g7l:auto_generated|safe_q[2]                                                ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_counter:lpm_counter_component2|cntr_g7l:auto_generated|safe_q[3]                                                ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_counter:lpm_counter_component2|cntr_g7l:auto_generated|safe_q[3]                                                ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_counter:lpm_counter_component2|cntr_g7l:auto_generated|safe_q[4]                                                ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_counter:lpm_counter_component2|cntr_g7l:auto_generated|safe_q[4]                                                ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[0]                                                 ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[0]                                                 ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[10]                                                ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[10]                                                ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[11]                                                ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[11]                                                ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[12]                                                ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[12]                                                ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[13]                                                ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[13]                                                ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; FL_DQ[*]  ; clk_50     ; 0.566  ; 0.566  ; Rise       ; clk_50          ;
;  FL_DQ[0] ; clk_50     ; 0.253  ; 0.253  ; Rise       ; clk_50          ;
;  FL_DQ[1] ; clk_50     ; 0.281  ; 0.281  ; Rise       ; clk_50          ;
;  FL_DQ[2] ; clk_50     ; -0.172 ; -0.172 ; Rise       ; clk_50          ;
;  FL_DQ[3] ; clk_50     ; 0.566  ; 0.566  ; Rise       ; clk_50          ;
;  FL_DQ[4] ; clk_50     ; 0.131  ; 0.131  ; Rise       ; clk_50          ;
;  FL_DQ[5] ; clk_50     ; 0.267  ; 0.267  ; Rise       ; clk_50          ;
;  FL_DQ[6] ; clk_50     ; 0.423  ; 0.423  ; Rise       ; clk_50          ;
;  FL_DQ[7] ; clk_50     ; 0.364  ; 0.364  ; Rise       ; clk_50          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; FL_DQ[*]  ; clk_50     ; 0.420  ; 0.420  ; Rise       ; clk_50          ;
;  FL_DQ[0] ; clk_50     ; -0.005 ; -0.005 ; Rise       ; clk_50          ;
;  FL_DQ[1] ; clk_50     ; -0.033 ; -0.033 ; Rise       ; clk_50          ;
;  FL_DQ[2] ; clk_50     ; 0.420  ; 0.420  ; Rise       ; clk_50          ;
;  FL_DQ[3] ; clk_50     ; -0.318 ; -0.318 ; Rise       ; clk_50          ;
;  FL_DQ[4] ; clk_50     ; 0.117  ; 0.117  ; Rise       ; clk_50          ;
;  FL_DQ[5] ; clk_50     ; -0.019 ; -0.019 ; Rise       ; clk_50          ;
;  FL_DQ[6] ; clk_50     ; -0.175 ; -0.175 ; Rise       ; clk_50          ;
;  FL_DQ[7] ; clk_50     ; -0.116 ; -0.116 ; Rise       ; clk_50          ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; AUD_BCLK     ; clk_50     ; 5.716 ; 5.716 ; Rise       ; clk_50          ;
; AUD_DACDAT   ; clk_50     ; 5.705 ; 5.705 ; Rise       ; clk_50          ;
; AUD_DACLRCK  ; clk_50     ; 5.715 ; 5.715 ; Rise       ; clk_50          ;
; AUD_MCLK     ; clk_50     ; 5.716 ; 5.716 ; Rise       ; clk_50          ;
; FL_ADDR[*]   ; clk_50     ; 5.718 ; 5.718 ; Rise       ; clk_50          ;
;  FL_ADDR[0]  ; clk_50     ; 5.718 ; 5.718 ; Rise       ; clk_50          ;
;  FL_ADDR[1]  ; clk_50     ; 5.698 ; 5.698 ; Rise       ; clk_50          ;
;  FL_ADDR[2]  ; clk_50     ; 5.696 ; 5.696 ; Rise       ; clk_50          ;
;  FL_ADDR[3]  ; clk_50     ; 5.695 ; 5.695 ; Rise       ; clk_50          ;
;  FL_ADDR[4]  ; clk_50     ; 5.677 ; 5.677 ; Rise       ; clk_50          ;
;  FL_ADDR[5]  ; clk_50     ; 5.687 ; 5.687 ; Rise       ; clk_50          ;
;  FL_ADDR[6]  ; clk_50     ; 5.687 ; 5.687 ; Rise       ; clk_50          ;
;  FL_ADDR[7]  ; clk_50     ; 5.677 ; 5.677 ; Rise       ; clk_50          ;
;  FL_ADDR[8]  ; clk_50     ; 5.695 ; 5.695 ; Rise       ; clk_50          ;
;  FL_ADDR[9]  ; clk_50     ; 5.680 ; 5.680 ; Rise       ; clk_50          ;
;  FL_ADDR[10] ; clk_50     ; 5.668 ; 5.668 ; Rise       ; clk_50          ;
;  FL_ADDR[11] ; clk_50     ; 5.670 ; 5.670 ; Rise       ; clk_50          ;
;  FL_ADDR[12] ; clk_50     ; 5.698 ; 5.698 ; Rise       ; clk_50          ;
;  FL_ADDR[13] ; clk_50     ; 5.702 ; 5.702 ; Rise       ; clk_50          ;
;  FL_ADDR[14] ; clk_50     ; 5.702 ; 5.702 ; Rise       ; clk_50          ;
;  FL_ADDR[15] ; clk_50     ; 5.702 ; 5.702 ; Rise       ; clk_50          ;
;  FL_ADDR[16] ; clk_50     ; 5.702 ; 5.702 ; Rise       ; clk_50          ;
;  FL_ADDR[17] ; clk_50     ; 5.718 ; 5.718 ; Rise       ; clk_50          ;
;  FL_ADDR[18] ; clk_50     ; 5.677 ; 5.677 ; Rise       ; clk_50          ;
;  FL_ADDR[19] ; clk_50     ; 5.663 ; 5.663 ; Rise       ; clk_50          ;
;  FL_ADDR[20] ; clk_50     ; 5.680 ; 5.680 ; Rise       ; clk_50          ;
;  FL_ADDR[21] ; clk_50     ; 5.683 ; 5.683 ; Rise       ; clk_50          ;
; FL_CE_N      ; clk_50     ; 5.698 ; 5.698 ; Rise       ; clk_50          ;
; FL_DQ[*]     ; clk_50     ; 5.718 ; 5.718 ; Rise       ; clk_50          ;
;  FL_DQ[0]    ; clk_50     ; 5.706 ; 5.706 ; Rise       ; clk_50          ;
;  FL_DQ[1]    ; clk_50     ; 5.706 ; 5.706 ; Rise       ; clk_50          ;
;  FL_DQ[2]    ; clk_50     ; 5.703 ; 5.703 ; Rise       ; clk_50          ;
;  FL_DQ[3]    ; clk_50     ; 5.703 ; 5.703 ; Rise       ; clk_50          ;
;  FL_DQ[4]    ; clk_50     ; 5.715 ; 5.715 ; Rise       ; clk_50          ;
;  FL_DQ[5]    ; clk_50     ; 5.716 ; 5.716 ; Rise       ; clk_50          ;
;  FL_DQ[6]    ; clk_50     ; 5.718 ; 5.718 ; Rise       ; clk_50          ;
;  FL_DQ[7]    ; clk_50     ; 5.708 ; 5.708 ; Rise       ; clk_50          ;
; FL_OE_N      ; clk_50     ; 5.696 ; 5.696 ; Rise       ; clk_50          ;
; FL_RST_N     ; clk_50     ; 5.676 ; 5.676 ; Rise       ; clk_50          ;
; FL_WE_N      ; clk_50     ; 5.677 ; 5.677 ; Rise       ; clk_50          ;
; I2C_SCLK     ; clk_50     ; 5.716 ; 5.716 ; Rise       ; clk_50          ;
; I2C_SDAT     ; clk_50     ; 5.726 ; 5.726 ; Rise       ; clk_50          ;
; trigger_o    ; clk_50     ; 8.603 ; 8.603 ; Rise       ; clk_50          ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; AUD_BCLK     ; clk_50     ; 5.716 ; 5.716 ; Rise       ; clk_50          ;
; AUD_DACDAT   ; clk_50     ; 5.705 ; 5.705 ; Rise       ; clk_50          ;
; AUD_DACLRCK  ; clk_50     ; 5.715 ; 5.715 ; Rise       ; clk_50          ;
; AUD_MCLK     ; clk_50     ; 5.716 ; 5.716 ; Rise       ; clk_50          ;
; FL_ADDR[*]   ; clk_50     ; 5.663 ; 5.663 ; Rise       ; clk_50          ;
;  FL_ADDR[0]  ; clk_50     ; 5.718 ; 5.718 ; Rise       ; clk_50          ;
;  FL_ADDR[1]  ; clk_50     ; 5.698 ; 5.698 ; Rise       ; clk_50          ;
;  FL_ADDR[2]  ; clk_50     ; 5.696 ; 5.696 ; Rise       ; clk_50          ;
;  FL_ADDR[3]  ; clk_50     ; 5.695 ; 5.695 ; Rise       ; clk_50          ;
;  FL_ADDR[4]  ; clk_50     ; 5.677 ; 5.677 ; Rise       ; clk_50          ;
;  FL_ADDR[5]  ; clk_50     ; 5.687 ; 5.687 ; Rise       ; clk_50          ;
;  FL_ADDR[6]  ; clk_50     ; 5.687 ; 5.687 ; Rise       ; clk_50          ;
;  FL_ADDR[7]  ; clk_50     ; 5.677 ; 5.677 ; Rise       ; clk_50          ;
;  FL_ADDR[8]  ; clk_50     ; 5.695 ; 5.695 ; Rise       ; clk_50          ;
;  FL_ADDR[9]  ; clk_50     ; 5.680 ; 5.680 ; Rise       ; clk_50          ;
;  FL_ADDR[10] ; clk_50     ; 5.668 ; 5.668 ; Rise       ; clk_50          ;
;  FL_ADDR[11] ; clk_50     ; 5.670 ; 5.670 ; Rise       ; clk_50          ;
;  FL_ADDR[12] ; clk_50     ; 5.698 ; 5.698 ; Rise       ; clk_50          ;
;  FL_ADDR[13] ; clk_50     ; 5.702 ; 5.702 ; Rise       ; clk_50          ;
;  FL_ADDR[14] ; clk_50     ; 5.702 ; 5.702 ; Rise       ; clk_50          ;
;  FL_ADDR[15] ; clk_50     ; 5.702 ; 5.702 ; Rise       ; clk_50          ;
;  FL_ADDR[16] ; clk_50     ; 5.702 ; 5.702 ; Rise       ; clk_50          ;
;  FL_ADDR[17] ; clk_50     ; 5.718 ; 5.718 ; Rise       ; clk_50          ;
;  FL_ADDR[18] ; clk_50     ; 5.677 ; 5.677 ; Rise       ; clk_50          ;
;  FL_ADDR[19] ; clk_50     ; 5.663 ; 5.663 ; Rise       ; clk_50          ;
;  FL_ADDR[20] ; clk_50     ; 5.680 ; 5.680 ; Rise       ; clk_50          ;
;  FL_ADDR[21] ; clk_50     ; 5.683 ; 5.683 ; Rise       ; clk_50          ;
; FL_CE_N      ; clk_50     ; 5.698 ; 5.698 ; Rise       ; clk_50          ;
; FL_DQ[*]     ; clk_50     ; 5.678 ; 5.678 ; Rise       ; clk_50          ;
;  FL_DQ[0]    ; clk_50     ; 5.681 ; 5.681 ; Rise       ; clk_50          ;
;  FL_DQ[1]    ; clk_50     ; 5.681 ; 5.681 ; Rise       ; clk_50          ;
;  FL_DQ[2]    ; clk_50     ; 5.678 ; 5.678 ; Rise       ; clk_50          ;
;  FL_DQ[3]    ; clk_50     ; 5.678 ; 5.678 ; Rise       ; clk_50          ;
;  FL_DQ[4]    ; clk_50     ; 5.690 ; 5.690 ; Rise       ; clk_50          ;
;  FL_DQ[5]    ; clk_50     ; 5.691 ; 5.691 ; Rise       ; clk_50          ;
;  FL_DQ[6]    ; clk_50     ; 5.693 ; 5.693 ; Rise       ; clk_50          ;
;  FL_DQ[7]    ; clk_50     ; 5.683 ; 5.683 ; Rise       ; clk_50          ;
; FL_OE_N      ; clk_50     ; 5.696 ; 5.696 ; Rise       ; clk_50          ;
; FL_RST_N     ; clk_50     ; 5.676 ; 5.676 ; Rise       ; clk_50          ;
; FL_WE_N      ; clk_50     ; 5.677 ; 5.677 ; Rise       ; clk_50          ;
; I2C_SCLK     ; clk_50     ; 5.716 ; 5.716 ; Rise       ; clk_50          ;
; I2C_SDAT     ; clk_50     ; 5.701 ; 5.701 ; Rise       ; clk_50          ;
; trigger_o    ; clk_50     ; 8.603 ; 8.603 ; Rise       ; clk_50          ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; clk_50 ; 6.771 ; 0.000         ;
+--------+-------+---------------+


+--------------------------------+
; Fast Model Hold Summary        ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; clk_50 ; 0.215 ; 0.000         ;
+--------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+--------+-------+-----------------------+
; Clock  ; Slack ; End Point TNS         ;
+--------+-------+-----------------------+
; clk_50 ; 8.077 ; 0.000                 ;
+--------+-------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_50'                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                        ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.771  ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|I2C_SDAT~en                                                                                   ; I2C_SDAT                                                                                                                                         ; clk_50       ; clk_50      ; 20.000       ; -1.736     ; 1.493      ;
; 6.779  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE~_Duplicate_5 ; FL_DQ[5]                                                                                                                                         ; clk_50       ; clk_50      ; 20.000       ; -1.738     ; 1.483      ;
; 6.779  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE~_Duplicate_6 ; FL_DQ[6]                                                                                                                                         ; clk_50       ; clk_50      ; 20.000       ; -1.738     ; 1.483      ;
; 6.781  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE~_Duplicate_4 ; FL_DQ[4]                                                                                                                                         ; clk_50       ; clk_50      ; 20.000       ; -1.736     ; 1.483      ;
; 6.781  ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|I2C_SDAT~reg0                                                                                 ; I2C_SDAT                                                                                                                                         ; clk_50       ; clk_50      ; 20.000       ; -1.742     ; 1.477      ;
; 6.789  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_address[0]                   ; FL_ADDR[0]                                                                                                                                       ; clk_50       ; clk_50      ; 20.000       ; -1.744     ; 1.467      ;
; 6.789  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_address[17]                  ; FL_ADDR[17]                                                                                                                                      ; clk_50       ; clk_50      ; 20.000       ; -1.744     ; 1.467      ;
; 6.789  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE              ; FL_DQ[0]                                                                                                                                         ; clk_50       ; clk_50      ; 20.000       ; -1.728     ; 1.483      ;
; 6.789  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE~_Duplicate_1 ; FL_DQ[1]                                                                                                                                         ; clk_50       ; clk_50      ; 20.000       ; -1.728     ; 1.483      ;
; 6.789  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|data_to_flash[5]                   ; FL_DQ[5]                                                                                                                                         ; clk_50       ; clk_50      ; 20.000       ; -1.744     ; 1.467      ;
; 6.789  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|data_to_flash[6]                   ; FL_DQ[6]                                                                                                                                         ; clk_50       ; clk_50      ; 20.000       ; -1.744     ; 1.467      ;
; 6.789  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE~_Duplicate_7 ; FL_DQ[7]                                                                                                                                         ; clk_50       ; clk_50      ; 20.000       ; -1.738     ; 1.473      ;
; 6.791  ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|AUD_BCLK                                                                                      ; AUD_BCLK                                                                                                                                         ; clk_50       ; clk_50      ; 20.000       ; -1.742     ; 1.467      ;
; 6.791  ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|AUD_MCLK                                                                                      ; AUD_MCLK                                                                                                                                         ; clk_50       ; clk_50      ; 20.000       ; -1.742     ; 1.467      ;
; 6.791  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE~_Duplicate_2 ; FL_DQ[2]                                                                                                                                         ; clk_50       ; clk_50      ; 20.000       ; -1.726     ; 1.483      ;
; 6.791  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE~_Duplicate_3 ; FL_DQ[3]                                                                                                                                         ; clk_50       ; clk_50      ; 20.000       ; -1.726     ; 1.483      ;
; 6.791  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|data_to_flash[4]                   ; FL_DQ[4]                                                                                                                                         ; clk_50       ; clk_50      ; 20.000       ; -1.742     ; 1.467      ;
; 6.791  ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|I2C_SCLK                                                                                      ; I2C_SCLK                                                                                                                                         ; clk_50       ; clk_50      ; 20.000       ; -1.742     ; 1.467      ;
; 6.792  ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|AUD_DACLRCK                                                                                   ; AUD_DACLRCK                                                                                                                                      ; clk_50       ; clk_50      ; 20.000       ; -1.741     ; 1.467      ;
; 6.799  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|data_to_flash[0]                   ; FL_DQ[0]                                                                                                                                         ; clk_50       ; clk_50      ; 20.000       ; -1.734     ; 1.467      ;
; 6.799  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|data_to_flash[1]                   ; FL_DQ[1]                                                                                                                                         ; clk_50       ; clk_50      ; 20.000       ; -1.734     ; 1.467      ;
; 6.799  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|data_to_flash[7]                   ; FL_DQ[7]                                                                                                                                         ; clk_50       ; clk_50      ; 20.000       ; -1.744     ; 1.457      ;
; 6.801  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|data_to_flash[2]                   ; FL_DQ[2]                                                                                                                                         ; clk_50       ; clk_50      ; 20.000       ; -1.732     ; 1.467      ;
; 6.801  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|data_to_flash[3]                   ; FL_DQ[3]                                                                                                                                         ; clk_50       ; clk_50      ; 20.000       ; -1.732     ; 1.467      ;
; 6.802  ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|AUD_DACDAT                                                                                    ; AUD_DACDAT                                                                                                                                       ; clk_50       ; clk_50      ; 20.000       ; -1.741     ; 1.457      ;
; 6.803  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_address[13]                  ; FL_ADDR[13]                                                                                                                                      ; clk_50       ; clk_50      ; 20.000       ; -1.740     ; 1.457      ;
; 6.803  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_address[14]                  ; FL_ADDR[14]                                                                                                                                      ; clk_50       ; clk_50      ; 20.000       ; -1.740     ; 1.457      ;
; 6.803  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_address[15]                  ; FL_ADDR[15]                                                                                                                                      ; clk_50       ; clk_50      ; 20.000       ; -1.740     ; 1.457      ;
; 6.803  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_address[16]                  ; FL_ADDR[16]                                                                                                                                      ; clk_50       ; clk_50      ; 20.000       ; -1.740     ; 1.457      ;
; 6.807  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_address[1]                   ; FL_ADDR[1]                                                                                                                                       ; clk_50       ; clk_50      ; 20.000       ; -1.736     ; 1.457      ;
; 6.807  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_address[12]                  ; FL_ADDR[12]                                                                                                                                      ; clk_50       ; clk_50      ; 20.000       ; -1.736     ; 1.457      ;
; 6.807  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_ce_n                         ; FL_CE_N                                                                                                                                          ; clk_50       ; clk_50      ; 20.000       ; -1.736     ; 1.457      ;
; 6.809  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_address[2]                   ; FL_ADDR[2]                                                                                                                                       ; clk_50       ; clk_50      ; 20.000       ; -1.744     ; 1.447      ;
; 6.809  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_oe_n                         ; FL_OE_N                                                                                                                                          ; clk_50       ; clk_50      ; 20.000       ; -1.734     ; 1.457      ;
; 6.811  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_address[3]                   ; FL_ADDR[3]                                                                                                                                       ; clk_50       ; clk_50      ; 20.000       ; -1.742     ; 1.447      ;
; 6.811  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_address[8]                   ; FL_ADDR[8]                                                                                                                                       ; clk_50       ; clk_50      ; 20.000       ; -1.742     ; 1.447      ;
; 6.819  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_address[5]                   ; FL_ADDR[5]                                                                                                                                       ; clk_50       ; clk_50      ; 20.000       ; -1.744     ; 1.437      ;
; 6.819  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_address[6]                   ; FL_ADDR[6]                                                                                                                                       ; clk_50       ; clk_50      ; 20.000       ; -1.744     ; 1.437      ;
; 6.821  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_address[21]                  ; FL_ADDR[21]                                                                                                                                      ; clk_50       ; clk_50      ; 20.000       ; -1.732     ; 1.447      ;
; 6.825  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_address[9]                   ; FL_ADDR[9]                                                                                                                                       ; clk_50       ; clk_50      ; 20.000       ; -1.738     ; 1.437      ;
; 6.825  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_address[20]                  ; FL_ADDR[20]                                                                                                                                      ; clk_50       ; clk_50      ; 20.000       ; -1.738     ; 1.437      ;
; 6.828  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_address[4]                   ; FL_ADDR[4]                                                                                                                                       ; clk_50       ; clk_50      ; 20.000       ; -1.735     ; 1.437      ;
; 6.828  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_address[7]                   ; FL_ADDR[7]                                                                                                                                       ; clk_50       ; clk_50      ; 20.000       ; -1.735     ; 1.437      ;
; 6.828  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_address[18]                  ; FL_ADDR[18]                                                                                                                                      ; clk_50       ; clk_50      ; 20.000       ; -1.735     ; 1.437      ;
; 6.828  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_we_n                         ; FL_WE_N                                                                                                                                          ; clk_50       ; clk_50      ; 20.000       ; -1.735     ; 1.437      ;
; 6.829  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_reset_n                      ; FL_RST_N                                                                                                                                         ; clk_50       ; clk_50      ; 20.000       ; -1.734     ; 1.437      ;
; 6.835  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_address[11]                  ; FL_ADDR[11]                                                                                                                                      ; clk_50       ; clk_50      ; 20.000       ; -1.738     ; 1.427      ;
; 6.837  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_address[10]                  ; FL_ADDR[10]                                                                                                                                      ; clk_50       ; clk_50      ; 20.000       ; -1.736     ; 1.427      ;
; 6.841  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|flash_address[19]                  ; FL_ADDR[19]                                                                                                                                      ; clk_50       ; clk_50      ; 20.000       ; -1.732     ; 1.427      ;
; 10.166 ; FL_DQ[3]                                                                                                                                                         ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|data_from_flash[3] ; clk_50       ; clk_50      ; 20.000       ; 1.797      ; 1.663      ;
; 10.267 ; FL_DQ[0]                                                                                                                                                         ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|data_from_flash[0] ; clk_50       ; clk_50      ; 20.000       ; 1.797      ; 1.562      ;
; 10.274 ; FL_DQ[1]                                                                                                                                                         ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|data_from_flash[1] ; clk_50       ; clk_50      ; 20.000       ; 1.797      ; 1.555      ;
; 10.285 ; FL_DQ[6]                                                                                                                                                         ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|data_from_flash[6] ; clk_50       ; clk_50      ; 20.000       ; 1.797      ; 1.544      ;
; 10.317 ; FL_DQ[7]                                                                                                                                                         ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|data_from_flash[7] ; clk_50       ; clk_50      ; 20.000       ; 1.798      ; 1.513      ;
; 10.381 ; FL_DQ[5]                                                                                                                                                         ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|data_from_flash[5] ; clk_50       ; clk_50      ; 20.000       ; 1.797      ; 1.448      ;
; 10.438 ; FL_DQ[4]                                                                                                                                                         ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|data_from_flash[4] ; clk_50       ; clk_50      ; 20.000       ; 1.797      ; 1.391      ;
; 10.560 ; FL_DQ[2]                                                                                                                                                         ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|data_from_flash[2] ; clk_50       ; clk_50      ; 20.000       ; 1.797      ; 1.269      ;
; 15.314 ; music[1]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[44]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.015      ; 4.733      ;
; 15.349 ; music[1]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[43]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.015      ; 4.698      ;
; 15.384 ; music[1]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[42]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.015      ; 4.663      ;
; 15.419 ; music[1]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[41]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.015      ; 4.628      ;
; 15.442 ; music[2]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[44]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.015      ; 4.605      ;
; 15.448 ; music[0]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[44]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.015      ; 4.599      ;
; 15.454 ; music[1]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[40]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.015      ; 4.593      ;
; 15.477 ; music[2]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[43]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.015      ; 4.570      ;
; 15.483 ; music[0]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[43]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.015      ; 4.564      ;
; 15.489 ; music[1]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[39]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.015      ; 4.558      ;
; 15.512 ; music[2]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[42]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.015      ; 4.535      ;
; 15.518 ; music[0]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[42]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.015      ; 4.529      ;
; 15.524 ; music[1]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[38]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.015      ; 4.523      ;
; 15.537 ; music[3]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[44]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.015      ; 4.510      ;
; 15.547 ; music[2]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[41]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.015      ; 4.500      ;
; 15.553 ; music[0]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[41]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.015      ; 4.494      ;
; 15.572 ; music[3]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[43]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.015      ; 4.475      ;
; 15.579 ; true_octave[2]                                                                                                                                                   ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[44]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.011      ; 4.464      ;
; 15.582 ; music[2]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[40]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.015      ; 4.465      ;
; 15.588 ; music[0]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[40]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.015      ; 4.459      ;
; 15.607 ; music[3]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[42]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.015      ; 4.440      ;
; 15.614 ; true_octave[2]                                                                                                                                                   ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[43]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.011      ; 4.429      ;
; 15.617 ; music[2]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[39]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.015      ; 4.430      ;
; 15.618 ; music[1]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[37]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.015      ; 4.429      ;
; 15.623 ; music[0]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[39]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.015      ; 4.424      ;
; 15.642 ; music[3]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[41]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.015      ; 4.405      ;
; 15.649 ; true_octave[2]                                                                                                                                                   ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[42]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.011      ; 4.394      ;
; 15.652 ; music[2]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[38]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.015      ; 4.395      ;
; 15.653 ; music[1]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[36]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.015      ; 4.394      ;
; 15.658 ; music[0]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[38]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.015      ; 4.389      ;
; 15.677 ; music[3]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[40]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.015      ; 4.370      ;
; 15.684 ; true_octave[2]                                                                                                                                                   ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[41]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.011      ; 4.359      ;
; 15.688 ; music[1]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[35]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.015      ; 4.359      ;
; 15.712 ; music[3]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[39]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.015      ; 4.335      ;
; 15.719 ; true_octave[2]                                                                                                                                                   ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[40]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.011      ; 4.324      ;
; 15.723 ; music[1]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[34]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.015      ; 4.324      ;
; 15.746 ; music[2]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[37]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.015      ; 4.301      ;
; 15.747 ; music[3]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[38]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.015      ; 4.300      ;
; 15.752 ; music[0]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[37]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.015      ; 4.295      ;
; 15.754 ; true_octave[2]                                                                                                                                                   ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[39]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.011      ; 4.289      ;
; 15.758 ; music[1]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[33]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.015      ; 4.289      ;
; 15.781 ; music[2]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[36]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.015      ; 4.266      ;
; 15.787 ; music[0]                                                                                                                                                         ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[36]                                                        ; clk_50       ; clk_50      ; 20.000       ; 0.015      ; 4.260      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_50'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                            ; To Node                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|Mcount                                                                                            ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|Mcount                                                                                              ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|Bcount[0]                                                                                         ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|Bcount[0]                                                                                           ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|Bcount[1]                                                                                         ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|Bcount[1]                                                                                           ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|Bcount[2]                                                                                         ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|Bcount[2]                                                                                           ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|present_state.s_RESET                  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|present_state.s_RESET                    ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_ERASE_CYCLE        ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_ERASE_CYCLE          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|state[0]                                                                                      ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|state[0]                                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|state[2]                                                                                      ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|state[2]                                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|read_start                                                                                    ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|read_start                                                                                      ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WAIT_COMMAND       ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WAIT_COMMAND         ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|command_cycle[0]                   ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|command_cycle[0]                     ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|command_cycle[1]                   ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|command_cycle[1]                     ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|command_cycle[2]                   ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|command_cycle[2]                     ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WRITE_CYCLE        ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WRITE_CYCLE          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_READ               ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_READ                 ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE~_Duplicate_8     ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE~_Duplicate_8       ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|present_state.s_READ                   ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|present_state.s_READ                     ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|state[3]                                                                                      ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|state[3]                                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.s0                                                                                          ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.s0                                                                                            ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sack33                                                                                      ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sack33                                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sack11                                                                                      ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sack11                                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sack13                                                                                      ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sack13                                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sw1b1                                                                                       ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sw1b1                                                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sw1b2                                                                                       ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sw1b2                                                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sw1b3                                                                                       ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sw1b3                                                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sack21                                                                                      ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sack21                                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sack23                                                                                      ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sack23                                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sw2b2                                                                                       ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sw2b2                                                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sw2b3                                                                                       ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sw2b3                                                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sw2b1                                                                                       ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sw2b1                                                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.s2                                                                                          ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.s2                                                                                            ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sab1                                                                                        ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sab1                                                                                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sab2                                                                                        ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sab2                                                                                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sab3                                                                                        ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sab3                                                                                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|bit_count[0]                                                                                      ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|bit_count[0]                                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|bit_count[1]                                                                                      ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|bit_count[1]                                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|bit_count[2]                                                                                      ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|bit_count[2]                                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sack31                                                                                      ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sack31                                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sw_init0                                                                                    ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sw_init0                                                                                      ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sw_init1                                                                                    ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sw_init1                                                                                      ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.send                                                                                        ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.send                                                                                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|SCI_READY                                                                                         ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|SCI_READY                                                                                           ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state2.sw_write                                                                                   ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state2.sw_write                                                                                     ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|word_count[0]                                                                                     ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|word_count[0]                                                                                       ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|word_count[1]                                                                                     ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|word_count[1]                                                                                       ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|word_count[2]                                                                                     ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|word_count[2]                                                                                       ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|word_count[3]                                                                                     ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|word_count[3]                                                                                       ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|iflash_address[0]                                                                             ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|iflash_address[0]                                                                               ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|init                                                                                          ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|init                                                                                            ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|AUD_BCLK~_Duplicate_1                                                                             ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|AUD_BCLK~_Duplicate_1                                                                               ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_note_timer:note_time|TRIGGER                                                                                                                                     ; g48_note_timer:note_time|TRIGGER                                                                                                                                       ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state2.sw_init0                                                                                   ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state2.sw_init0                                                                                     ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; w_en                                                                                                                                                                 ; w_en                                                                                                                                                                   ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; addr_rom[7]                                                                                                                                                          ; addr_rom[7]                                                                                                                                                            ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|iflash_address[10]                                                                            ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|address_reg[10]                                                               ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|iflash_address[17]                                                                            ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|address_reg[17]                                                               ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.390      ;
; 0.240 ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|iflash_address[2]                                                                             ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|address_reg[2]                                                                ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|iflash_address[6]                                                                             ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|address_reg[6]                                                                ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_ERASE_CYCLE_DELAY  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_ERASE_CYCLE          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|iflash_address[8]                                                                             ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|address_reg[8]                                                                ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[44]                                                                            ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|sample_address[44]                                                                              ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|iflash_address[15]                                                                            ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|address_reg[15]                                                               ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WAIT_COMMAND       ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_READ                 ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.395      ;
; 0.245 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|present_state.s_RESET                  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WAIT_COMMAND             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.397      ;
; 0.247 ; g48_Tempo:get_tempo|lpm_counter:lpm_counter_component2|cntr_g7l:auto_generated|safe_q[4]                                                                             ; g48_Tempo:get_tempo|lpm_counter:lpm_counter_component2|cntr_g7l:auto_generated|safe_q[4]                                                                               ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|iflash_address[0]                                                                             ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|address_reg[0]                                                                ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|Bcount[0]                                                                                         ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|AUD_BCLK~_Duplicate_1                                                                               ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.399      ;
; 0.249 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sack31                                                                                      ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sack32                                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WRITE_CYCLE_DELAY  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WRITE_CYCLE          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.401      ;
; 0.251 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|Mcount                                                                                            ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|Bcount[2]                                                                                           ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; music[4]                                                                                                                                                             ; true_octave[0]                                                                                                                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; music[4]                                                                                                                                                             ; true_octave[2]                                                                                                                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.403      ;
; 0.252 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|BBcount[5]                                                                                        ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|BBcount[5]                                                                                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|Bcount[0]                                                                                         ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|Bcount[1]                                                                                           ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.405      ;
; 0.254 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_Controller:fm|data_from_flash[7]                     ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_ACKNOWLEDGE          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.406      ;
; 0.254 ; music[4]                                                                                                                                                             ; true_octave[1]                                                                                                                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.406      ;
; 0.255 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_ACKNOWLEDGE        ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WAIT_COMMAND         ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.407      ;
; 0.259 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WAIT_UNTIL_WRITTEN ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_CHECK_WRITE_COMPLETE ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.411      ;
; 0.259 ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|iflash_address[5]                                                                             ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|address_reg[5]                                                                ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.411      ;
; 0.260 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sw1b2                                                                                       ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sw1b3                                                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.412      ;
; 0.260 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|bit_count[1]                                                                                      ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|bit_count[2]                                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.412      ;
; 0.262 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sw2b2                                                                                       ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state.sw2b3                                                                                         ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.414      ;
; 0.267 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|word_count[3]                                                                                     ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|SCI_WRITE                                                                                           ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.419      ;
; 0.267 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|clk_count[5]                                                                                      ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|clk_count[5]                                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.419      ;
; 0.267 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|word_count[0]                                                                                     ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|word_count[1]                                                                                       ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.419      ;
; 0.271 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WRITE_CYCLE        ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WRITE_CYCLE_DELAY    ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.423      ;
; 0.274 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|word_count[3]                                                                                     ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state2.sw_ready                                                                                     ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.426      ;
; 0.274 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|word_count[3]                                                                                     ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|state2.sw_init0                                                                                     ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.426      ;
; 0.275 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|BBcount[0]                                                                                        ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|BBcount[3]                                                                                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.427      ;
; 0.276 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|BBcount[0]                                                                                        ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|BBcount[1]                                                                                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.428      ;
; 0.276 ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|BBcount[0]                                                                                        ; g48_audio_flash_control:flash_control|g48_audio_interface:audioOut|pulse                                                                                               ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.428      ;
; 0.276 ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|state[3]                                                                                      ; g48_audio_flash_control:flash_control|g48_flash_read_control:readFlash|state[1]                                                                                        ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.428      ;
; 0.289 ; addr_rom[3]                                                                                                                                                          ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a4~porta_address_reg3                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.067      ; 0.494      ;
; 0.290 ; addr_rom[4]                                                                                                                                                          ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a4~porta_address_reg4                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.067      ; 0.495      ;
; 0.291 ; addr_rom[5]                                                                                                                                                          ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a4~porta_address_reg5                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.067      ; 0.496      ;
; 0.291 ; addr_rom[2]                                                                                                                                                          ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a4~porta_address_reg2                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.067      ; 0.496      ;
; 0.293 ; addr_rom[6]                                                                                                                                                          ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a4~porta_address_reg6                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.067      ; 0.498      ;
; 0.293 ; addr_rom[1]                                                                                                                                                          ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a4~porta_address_reg1                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.067      ; 0.498      ;
; 0.294 ; addr_rom[7]                                                                                                                                                          ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a4~porta_address_reg7                                                    ; clk_50       ; clk_50      ; 0.000        ; 0.067      ; 0.499      ;
; 0.319 ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_ERASE_CYCLE_DELAY  ; g48_audio_flash_control:flash_control|Altera_UP_Flash_Memory_IP_Core_Standalone:flashMem|Altera_UP_Flash_Memory_User_Interface:ui|command_cycle[0]                     ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.471      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_50'                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                                  ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg0 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg0 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg1 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg1 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg2 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg2 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg3 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg3 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg4 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg4 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg5 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg5 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg6 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg6 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg7 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a0~porta_address_reg7 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg0 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg0 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg1 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg1 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg2 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg2 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg3 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg3 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg4 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg4 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg5 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg5 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg6 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg6 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg7 ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_rom:tempo_table|altrom:srom|altsyncram:rom_block|altsyncram_jd01:auto_generated|ram_block1a4~porta_address_reg7 ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a0~porta_address_reg0                     ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a0~porta_address_reg0                     ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a0~porta_address_reg1                     ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a0~porta_address_reg1                     ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a0~porta_address_reg2                     ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a0~porta_address_reg2                     ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a0~porta_address_reg3                     ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a0~porta_address_reg3                     ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a0~porta_address_reg4                     ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a0~porta_address_reg4                     ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a0~porta_address_reg5                     ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a0~porta_address_reg5                     ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a0~porta_address_reg6                     ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a0~porta_address_reg6                     ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a0~porta_address_reg7                     ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a0~porta_address_reg7                     ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a4~porta_address_reg0                     ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a4~porta_address_reg0                     ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a4~porta_address_reg1                     ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a4~porta_address_reg1                     ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a4~porta_address_reg2                     ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a4~porta_address_reg2                     ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a4~porta_address_reg3                     ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a4~porta_address_reg3                     ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a4~porta_address_reg4                     ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a4~porta_address_reg4                     ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a4~porta_address_reg5                     ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a4~porta_address_reg5                     ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a4~porta_address_reg6                     ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a4~porta_address_reg6                     ;
; 8.077 ; 10.000       ; 1.923          ; High Pulse Width ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a4~porta_address_reg7                     ;
; 8.077 ; 10.000       ; 1.923          ; Low Pulse Width  ; clk_50 ; Rise       ; lpm_rom:song_table1|altrom:srom|altsyncram:rom_block|altsyncram_qo01:auto_generated|ram_block1a4~porta_address_reg7                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; addr_rom[0]                                                                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; addr_rom[0]                                                                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; addr_rom[1]                                                                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; addr_rom[1]                                                                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; addr_rom[2]                                                                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; addr_rom[2]                                                                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; addr_rom[3]                                                                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; addr_rom[3]                                                                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; addr_rom[4]                                                                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; addr_rom[4]                                                                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; addr_rom[5]                                                                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; addr_rom[5]                                                                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; addr_rom[6]                                                                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; addr_rom[6]                                                                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; addr_rom[7]                                                                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; addr_rom[7]                                                                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_counter:lpm_counter_component2|cntr_g7l:auto_generated|safe_q[0]                                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_counter:lpm_counter_component2|cntr_g7l:auto_generated|safe_q[0]                                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_counter:lpm_counter_component2|cntr_g7l:auto_generated|safe_q[1]                                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_counter:lpm_counter_component2|cntr_g7l:auto_generated|safe_q[1]                                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_counter:lpm_counter_component2|cntr_g7l:auto_generated|safe_q[2]                                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_counter:lpm_counter_component2|cntr_g7l:auto_generated|safe_q[2]                                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_counter:lpm_counter_component2|cntr_g7l:auto_generated|safe_q[3]                                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_counter:lpm_counter_component2|cntr_g7l:auto_generated|safe_q[3]                                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_counter:lpm_counter_component2|cntr_g7l:auto_generated|safe_q[4]                                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_counter:lpm_counter_component2|cntr_g7l:auto_generated|safe_q[4]                                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[0]                                                 ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[0]                                                 ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[10]                                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[10]                                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[11]                                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[11]                                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[12]                                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[12]                                                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[13]                                                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; g48_Tempo:get_tempo|lpm_counter:lpm_counter_component|cntr_v8l:auto_generated|safe_q[13]                                                ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; FL_DQ[*]  ; clk_50     ; -0.166 ; -0.166 ; Rise       ; clk_50          ;
;  FL_DQ[0] ; clk_50     ; -0.267 ; -0.267 ; Rise       ; clk_50          ;
;  FL_DQ[1] ; clk_50     ; -0.274 ; -0.274 ; Rise       ; clk_50          ;
;  FL_DQ[2] ; clk_50     ; -0.560 ; -0.560 ; Rise       ; clk_50          ;
;  FL_DQ[3] ; clk_50     ; -0.166 ; -0.166 ; Rise       ; clk_50          ;
;  FL_DQ[4] ; clk_50     ; -0.438 ; -0.438 ; Rise       ; clk_50          ;
;  FL_DQ[5] ; clk_50     ; -0.381 ; -0.381 ; Rise       ; clk_50          ;
;  FL_DQ[6] ; clk_50     ; -0.285 ; -0.285 ; Rise       ; clk_50          ;
;  FL_DQ[7] ; clk_50     ; -0.317 ; -0.317 ; Rise       ; clk_50          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; FL_DQ[*]  ; clk_50     ; 0.680 ; 0.680 ; Rise       ; clk_50          ;
;  FL_DQ[0] ; clk_50     ; 0.387 ; 0.387 ; Rise       ; clk_50          ;
;  FL_DQ[1] ; clk_50     ; 0.394 ; 0.394 ; Rise       ; clk_50          ;
;  FL_DQ[2] ; clk_50     ; 0.680 ; 0.680 ; Rise       ; clk_50          ;
;  FL_DQ[3] ; clk_50     ; 0.286 ; 0.286 ; Rise       ; clk_50          ;
;  FL_DQ[4] ; clk_50     ; 0.558 ; 0.558 ; Rise       ; clk_50          ;
;  FL_DQ[5] ; clk_50     ; 0.501 ; 0.501 ; Rise       ; clk_50          ;
;  FL_DQ[6] ; clk_50     ; 0.405 ; 0.405 ; Rise       ; clk_50          ;
;  FL_DQ[7] ; clk_50     ; 0.437 ; 0.437 ; Rise       ; clk_50          ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; AUD_BCLK     ; clk_50     ; 3.209 ; 3.209 ; Rise       ; clk_50          ;
; AUD_DACDAT   ; clk_50     ; 3.198 ; 3.198 ; Rise       ; clk_50          ;
; AUD_DACLRCK  ; clk_50     ; 3.208 ; 3.208 ; Rise       ; clk_50          ;
; AUD_MCLK     ; clk_50     ; 3.209 ; 3.209 ; Rise       ; clk_50          ;
; FL_ADDR[*]   ; clk_50     ; 3.211 ; 3.211 ; Rise       ; clk_50          ;
;  FL_ADDR[0]  ; clk_50     ; 3.211 ; 3.211 ; Rise       ; clk_50          ;
;  FL_ADDR[1]  ; clk_50     ; 3.193 ; 3.193 ; Rise       ; clk_50          ;
;  FL_ADDR[2]  ; clk_50     ; 3.191 ; 3.191 ; Rise       ; clk_50          ;
;  FL_ADDR[3]  ; clk_50     ; 3.189 ; 3.189 ; Rise       ; clk_50          ;
;  FL_ADDR[4]  ; clk_50     ; 3.172 ; 3.172 ; Rise       ; clk_50          ;
;  FL_ADDR[5]  ; clk_50     ; 3.181 ; 3.181 ; Rise       ; clk_50          ;
;  FL_ADDR[6]  ; clk_50     ; 3.181 ; 3.181 ; Rise       ; clk_50          ;
;  FL_ADDR[7]  ; clk_50     ; 3.172 ; 3.172 ; Rise       ; clk_50          ;
;  FL_ADDR[8]  ; clk_50     ; 3.189 ; 3.189 ; Rise       ; clk_50          ;
;  FL_ADDR[9]  ; clk_50     ; 3.175 ; 3.175 ; Rise       ; clk_50          ;
;  FL_ADDR[10] ; clk_50     ; 3.163 ; 3.163 ; Rise       ; clk_50          ;
;  FL_ADDR[11] ; clk_50     ; 3.165 ; 3.165 ; Rise       ; clk_50          ;
;  FL_ADDR[12] ; clk_50     ; 3.193 ; 3.193 ; Rise       ; clk_50          ;
;  FL_ADDR[13] ; clk_50     ; 3.197 ; 3.197 ; Rise       ; clk_50          ;
;  FL_ADDR[14] ; clk_50     ; 3.197 ; 3.197 ; Rise       ; clk_50          ;
;  FL_ADDR[15] ; clk_50     ; 3.197 ; 3.197 ; Rise       ; clk_50          ;
;  FL_ADDR[16] ; clk_50     ; 3.197 ; 3.197 ; Rise       ; clk_50          ;
;  FL_ADDR[17] ; clk_50     ; 3.211 ; 3.211 ; Rise       ; clk_50          ;
;  FL_ADDR[18] ; clk_50     ; 3.172 ; 3.172 ; Rise       ; clk_50          ;
;  FL_ADDR[19] ; clk_50     ; 3.159 ; 3.159 ; Rise       ; clk_50          ;
;  FL_ADDR[20] ; clk_50     ; 3.175 ; 3.175 ; Rise       ; clk_50          ;
;  FL_ADDR[21] ; clk_50     ; 3.179 ; 3.179 ; Rise       ; clk_50          ;
; FL_CE_N      ; clk_50     ; 3.193 ; 3.193 ; Rise       ; clk_50          ;
; FL_DQ[*]     ; clk_50     ; 3.221 ; 3.221 ; Rise       ; clk_50          ;
;  FL_DQ[0]    ; clk_50     ; 3.211 ; 3.211 ; Rise       ; clk_50          ;
;  FL_DQ[1]    ; clk_50     ; 3.211 ; 3.211 ; Rise       ; clk_50          ;
;  FL_DQ[2]    ; clk_50     ; 3.209 ; 3.209 ; Rise       ; clk_50          ;
;  FL_DQ[3]    ; clk_50     ; 3.209 ; 3.209 ; Rise       ; clk_50          ;
;  FL_DQ[4]    ; clk_50     ; 3.219 ; 3.219 ; Rise       ; clk_50          ;
;  FL_DQ[5]    ; clk_50     ; 3.221 ; 3.221 ; Rise       ; clk_50          ;
;  FL_DQ[6]    ; clk_50     ; 3.221 ; 3.221 ; Rise       ; clk_50          ;
;  FL_DQ[7]    ; clk_50     ; 3.211 ; 3.211 ; Rise       ; clk_50          ;
; FL_OE_N      ; clk_50     ; 3.191 ; 3.191 ; Rise       ; clk_50          ;
; FL_RST_N     ; clk_50     ; 3.171 ; 3.171 ; Rise       ; clk_50          ;
; FL_WE_N      ; clk_50     ; 3.172 ; 3.172 ; Rise       ; clk_50          ;
; I2C_SCLK     ; clk_50     ; 3.209 ; 3.209 ; Rise       ; clk_50          ;
; I2C_SDAT     ; clk_50     ; 3.229 ; 3.229 ; Rise       ; clk_50          ;
; trigger_o    ; clk_50     ; 4.471 ; 4.471 ; Rise       ; clk_50          ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; AUD_BCLK     ; clk_50     ; 3.209 ; 3.209 ; Rise       ; clk_50          ;
; AUD_DACDAT   ; clk_50     ; 3.198 ; 3.198 ; Rise       ; clk_50          ;
; AUD_DACLRCK  ; clk_50     ; 3.208 ; 3.208 ; Rise       ; clk_50          ;
; AUD_MCLK     ; clk_50     ; 3.209 ; 3.209 ; Rise       ; clk_50          ;
; FL_ADDR[*]   ; clk_50     ; 3.159 ; 3.159 ; Rise       ; clk_50          ;
;  FL_ADDR[0]  ; clk_50     ; 3.211 ; 3.211 ; Rise       ; clk_50          ;
;  FL_ADDR[1]  ; clk_50     ; 3.193 ; 3.193 ; Rise       ; clk_50          ;
;  FL_ADDR[2]  ; clk_50     ; 3.191 ; 3.191 ; Rise       ; clk_50          ;
;  FL_ADDR[3]  ; clk_50     ; 3.189 ; 3.189 ; Rise       ; clk_50          ;
;  FL_ADDR[4]  ; clk_50     ; 3.172 ; 3.172 ; Rise       ; clk_50          ;
;  FL_ADDR[5]  ; clk_50     ; 3.181 ; 3.181 ; Rise       ; clk_50          ;
;  FL_ADDR[6]  ; clk_50     ; 3.181 ; 3.181 ; Rise       ; clk_50          ;
;  FL_ADDR[7]  ; clk_50     ; 3.172 ; 3.172 ; Rise       ; clk_50          ;
;  FL_ADDR[8]  ; clk_50     ; 3.189 ; 3.189 ; Rise       ; clk_50          ;
;  FL_ADDR[9]  ; clk_50     ; 3.175 ; 3.175 ; Rise       ; clk_50          ;
;  FL_ADDR[10] ; clk_50     ; 3.163 ; 3.163 ; Rise       ; clk_50          ;
;  FL_ADDR[11] ; clk_50     ; 3.165 ; 3.165 ; Rise       ; clk_50          ;
;  FL_ADDR[12] ; clk_50     ; 3.193 ; 3.193 ; Rise       ; clk_50          ;
;  FL_ADDR[13] ; clk_50     ; 3.197 ; 3.197 ; Rise       ; clk_50          ;
;  FL_ADDR[14] ; clk_50     ; 3.197 ; 3.197 ; Rise       ; clk_50          ;
;  FL_ADDR[15] ; clk_50     ; 3.197 ; 3.197 ; Rise       ; clk_50          ;
;  FL_ADDR[16] ; clk_50     ; 3.197 ; 3.197 ; Rise       ; clk_50          ;
;  FL_ADDR[17] ; clk_50     ; 3.211 ; 3.211 ; Rise       ; clk_50          ;
;  FL_ADDR[18] ; clk_50     ; 3.172 ; 3.172 ; Rise       ; clk_50          ;
;  FL_ADDR[19] ; clk_50     ; 3.159 ; 3.159 ; Rise       ; clk_50          ;
;  FL_ADDR[20] ; clk_50     ; 3.175 ; 3.175 ; Rise       ; clk_50          ;
;  FL_ADDR[21] ; clk_50     ; 3.179 ; 3.179 ; Rise       ; clk_50          ;
; FL_CE_N      ; clk_50     ; 3.193 ; 3.193 ; Rise       ; clk_50          ;
; FL_DQ[*]     ; clk_50     ; 3.199 ; 3.199 ; Rise       ; clk_50          ;
;  FL_DQ[0]    ; clk_50     ; 3.201 ; 3.201 ; Rise       ; clk_50          ;
;  FL_DQ[1]    ; clk_50     ; 3.201 ; 3.201 ; Rise       ; clk_50          ;
;  FL_DQ[2]    ; clk_50     ; 3.199 ; 3.199 ; Rise       ; clk_50          ;
;  FL_DQ[3]    ; clk_50     ; 3.199 ; 3.199 ; Rise       ; clk_50          ;
;  FL_DQ[4]    ; clk_50     ; 3.209 ; 3.209 ; Rise       ; clk_50          ;
;  FL_DQ[5]    ; clk_50     ; 3.211 ; 3.211 ; Rise       ; clk_50          ;
;  FL_DQ[6]    ; clk_50     ; 3.211 ; 3.211 ; Rise       ; clk_50          ;
;  FL_DQ[7]    ; clk_50     ; 3.201 ; 3.201 ; Rise       ; clk_50          ;
; FL_OE_N      ; clk_50     ; 3.191 ; 3.191 ; Rise       ; clk_50          ;
; FL_RST_N     ; clk_50     ; 3.171 ; 3.171 ; Rise       ; clk_50          ;
; FL_WE_N      ; clk_50     ; 3.172 ; 3.172 ; Rise       ; clk_50          ;
; I2C_SCLK     ; clk_50     ; 3.209 ; 3.209 ; Rise       ; clk_50          ;
; I2C_SDAT     ; clk_50     ; 3.219 ; 3.219 ; Rise       ; clk_50          ;
; trigger_o    ; clk_50     ; 4.471 ; 4.471 ; Rise       ; clk_50          ;
+--------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 4.274 ; 0.215 ; N/A      ; N/A     ; 7.686               ;
;  clk_50          ; 4.274 ; 0.215 ; N/A      ; N/A     ; 7.686               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_50          ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; FL_DQ[*]  ; clk_50     ; 0.566  ; 0.566  ; Rise       ; clk_50          ;
;  FL_DQ[0] ; clk_50     ; 0.253  ; 0.253  ; Rise       ; clk_50          ;
;  FL_DQ[1] ; clk_50     ; 0.281  ; 0.281  ; Rise       ; clk_50          ;
;  FL_DQ[2] ; clk_50     ; -0.172 ; -0.172 ; Rise       ; clk_50          ;
;  FL_DQ[3] ; clk_50     ; 0.566  ; 0.566  ; Rise       ; clk_50          ;
;  FL_DQ[4] ; clk_50     ; 0.131  ; 0.131  ; Rise       ; clk_50          ;
;  FL_DQ[5] ; clk_50     ; 0.267  ; 0.267  ; Rise       ; clk_50          ;
;  FL_DQ[6] ; clk_50     ; 0.423  ; 0.423  ; Rise       ; clk_50          ;
;  FL_DQ[7] ; clk_50     ; 0.364  ; 0.364  ; Rise       ; clk_50          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; FL_DQ[*]  ; clk_50     ; 0.680 ; 0.680 ; Rise       ; clk_50          ;
;  FL_DQ[0] ; clk_50     ; 0.387 ; 0.387 ; Rise       ; clk_50          ;
;  FL_DQ[1] ; clk_50     ; 0.394 ; 0.394 ; Rise       ; clk_50          ;
;  FL_DQ[2] ; clk_50     ; 0.680 ; 0.680 ; Rise       ; clk_50          ;
;  FL_DQ[3] ; clk_50     ; 0.286 ; 0.286 ; Rise       ; clk_50          ;
;  FL_DQ[4] ; clk_50     ; 0.558 ; 0.558 ; Rise       ; clk_50          ;
;  FL_DQ[5] ; clk_50     ; 0.501 ; 0.501 ; Rise       ; clk_50          ;
;  FL_DQ[6] ; clk_50     ; 0.405 ; 0.405 ; Rise       ; clk_50          ;
;  FL_DQ[7] ; clk_50     ; 0.437 ; 0.437 ; Rise       ; clk_50          ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; AUD_BCLK     ; clk_50     ; 5.716 ; 5.716 ; Rise       ; clk_50          ;
; AUD_DACDAT   ; clk_50     ; 5.705 ; 5.705 ; Rise       ; clk_50          ;
; AUD_DACLRCK  ; clk_50     ; 5.715 ; 5.715 ; Rise       ; clk_50          ;
; AUD_MCLK     ; clk_50     ; 5.716 ; 5.716 ; Rise       ; clk_50          ;
; FL_ADDR[*]   ; clk_50     ; 5.718 ; 5.718 ; Rise       ; clk_50          ;
;  FL_ADDR[0]  ; clk_50     ; 5.718 ; 5.718 ; Rise       ; clk_50          ;
;  FL_ADDR[1]  ; clk_50     ; 5.698 ; 5.698 ; Rise       ; clk_50          ;
;  FL_ADDR[2]  ; clk_50     ; 5.696 ; 5.696 ; Rise       ; clk_50          ;
;  FL_ADDR[3]  ; clk_50     ; 5.695 ; 5.695 ; Rise       ; clk_50          ;
;  FL_ADDR[4]  ; clk_50     ; 5.677 ; 5.677 ; Rise       ; clk_50          ;
;  FL_ADDR[5]  ; clk_50     ; 5.687 ; 5.687 ; Rise       ; clk_50          ;
;  FL_ADDR[6]  ; clk_50     ; 5.687 ; 5.687 ; Rise       ; clk_50          ;
;  FL_ADDR[7]  ; clk_50     ; 5.677 ; 5.677 ; Rise       ; clk_50          ;
;  FL_ADDR[8]  ; clk_50     ; 5.695 ; 5.695 ; Rise       ; clk_50          ;
;  FL_ADDR[9]  ; clk_50     ; 5.680 ; 5.680 ; Rise       ; clk_50          ;
;  FL_ADDR[10] ; clk_50     ; 5.668 ; 5.668 ; Rise       ; clk_50          ;
;  FL_ADDR[11] ; clk_50     ; 5.670 ; 5.670 ; Rise       ; clk_50          ;
;  FL_ADDR[12] ; clk_50     ; 5.698 ; 5.698 ; Rise       ; clk_50          ;
;  FL_ADDR[13] ; clk_50     ; 5.702 ; 5.702 ; Rise       ; clk_50          ;
;  FL_ADDR[14] ; clk_50     ; 5.702 ; 5.702 ; Rise       ; clk_50          ;
;  FL_ADDR[15] ; clk_50     ; 5.702 ; 5.702 ; Rise       ; clk_50          ;
;  FL_ADDR[16] ; clk_50     ; 5.702 ; 5.702 ; Rise       ; clk_50          ;
;  FL_ADDR[17] ; clk_50     ; 5.718 ; 5.718 ; Rise       ; clk_50          ;
;  FL_ADDR[18] ; clk_50     ; 5.677 ; 5.677 ; Rise       ; clk_50          ;
;  FL_ADDR[19] ; clk_50     ; 5.663 ; 5.663 ; Rise       ; clk_50          ;
;  FL_ADDR[20] ; clk_50     ; 5.680 ; 5.680 ; Rise       ; clk_50          ;
;  FL_ADDR[21] ; clk_50     ; 5.683 ; 5.683 ; Rise       ; clk_50          ;
; FL_CE_N      ; clk_50     ; 5.698 ; 5.698 ; Rise       ; clk_50          ;
; FL_DQ[*]     ; clk_50     ; 5.718 ; 5.718 ; Rise       ; clk_50          ;
;  FL_DQ[0]    ; clk_50     ; 5.706 ; 5.706 ; Rise       ; clk_50          ;
;  FL_DQ[1]    ; clk_50     ; 5.706 ; 5.706 ; Rise       ; clk_50          ;
;  FL_DQ[2]    ; clk_50     ; 5.703 ; 5.703 ; Rise       ; clk_50          ;
;  FL_DQ[3]    ; clk_50     ; 5.703 ; 5.703 ; Rise       ; clk_50          ;
;  FL_DQ[4]    ; clk_50     ; 5.715 ; 5.715 ; Rise       ; clk_50          ;
;  FL_DQ[5]    ; clk_50     ; 5.716 ; 5.716 ; Rise       ; clk_50          ;
;  FL_DQ[6]    ; clk_50     ; 5.718 ; 5.718 ; Rise       ; clk_50          ;
;  FL_DQ[7]    ; clk_50     ; 5.708 ; 5.708 ; Rise       ; clk_50          ;
; FL_OE_N      ; clk_50     ; 5.696 ; 5.696 ; Rise       ; clk_50          ;
; FL_RST_N     ; clk_50     ; 5.676 ; 5.676 ; Rise       ; clk_50          ;
; FL_WE_N      ; clk_50     ; 5.677 ; 5.677 ; Rise       ; clk_50          ;
; I2C_SCLK     ; clk_50     ; 5.716 ; 5.716 ; Rise       ; clk_50          ;
; I2C_SDAT     ; clk_50     ; 5.726 ; 5.726 ; Rise       ; clk_50          ;
; trigger_o    ; clk_50     ; 8.603 ; 8.603 ; Rise       ; clk_50          ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; AUD_BCLK     ; clk_50     ; 3.209 ; 3.209 ; Rise       ; clk_50          ;
; AUD_DACDAT   ; clk_50     ; 3.198 ; 3.198 ; Rise       ; clk_50          ;
; AUD_DACLRCK  ; clk_50     ; 3.208 ; 3.208 ; Rise       ; clk_50          ;
; AUD_MCLK     ; clk_50     ; 3.209 ; 3.209 ; Rise       ; clk_50          ;
; FL_ADDR[*]   ; clk_50     ; 3.159 ; 3.159 ; Rise       ; clk_50          ;
;  FL_ADDR[0]  ; clk_50     ; 3.211 ; 3.211 ; Rise       ; clk_50          ;
;  FL_ADDR[1]  ; clk_50     ; 3.193 ; 3.193 ; Rise       ; clk_50          ;
;  FL_ADDR[2]  ; clk_50     ; 3.191 ; 3.191 ; Rise       ; clk_50          ;
;  FL_ADDR[3]  ; clk_50     ; 3.189 ; 3.189 ; Rise       ; clk_50          ;
;  FL_ADDR[4]  ; clk_50     ; 3.172 ; 3.172 ; Rise       ; clk_50          ;
;  FL_ADDR[5]  ; clk_50     ; 3.181 ; 3.181 ; Rise       ; clk_50          ;
;  FL_ADDR[6]  ; clk_50     ; 3.181 ; 3.181 ; Rise       ; clk_50          ;
;  FL_ADDR[7]  ; clk_50     ; 3.172 ; 3.172 ; Rise       ; clk_50          ;
;  FL_ADDR[8]  ; clk_50     ; 3.189 ; 3.189 ; Rise       ; clk_50          ;
;  FL_ADDR[9]  ; clk_50     ; 3.175 ; 3.175 ; Rise       ; clk_50          ;
;  FL_ADDR[10] ; clk_50     ; 3.163 ; 3.163 ; Rise       ; clk_50          ;
;  FL_ADDR[11] ; clk_50     ; 3.165 ; 3.165 ; Rise       ; clk_50          ;
;  FL_ADDR[12] ; clk_50     ; 3.193 ; 3.193 ; Rise       ; clk_50          ;
;  FL_ADDR[13] ; clk_50     ; 3.197 ; 3.197 ; Rise       ; clk_50          ;
;  FL_ADDR[14] ; clk_50     ; 3.197 ; 3.197 ; Rise       ; clk_50          ;
;  FL_ADDR[15] ; clk_50     ; 3.197 ; 3.197 ; Rise       ; clk_50          ;
;  FL_ADDR[16] ; clk_50     ; 3.197 ; 3.197 ; Rise       ; clk_50          ;
;  FL_ADDR[17] ; clk_50     ; 3.211 ; 3.211 ; Rise       ; clk_50          ;
;  FL_ADDR[18] ; clk_50     ; 3.172 ; 3.172 ; Rise       ; clk_50          ;
;  FL_ADDR[19] ; clk_50     ; 3.159 ; 3.159 ; Rise       ; clk_50          ;
;  FL_ADDR[20] ; clk_50     ; 3.175 ; 3.175 ; Rise       ; clk_50          ;
;  FL_ADDR[21] ; clk_50     ; 3.179 ; 3.179 ; Rise       ; clk_50          ;
; FL_CE_N      ; clk_50     ; 3.193 ; 3.193 ; Rise       ; clk_50          ;
; FL_DQ[*]     ; clk_50     ; 3.199 ; 3.199 ; Rise       ; clk_50          ;
;  FL_DQ[0]    ; clk_50     ; 3.201 ; 3.201 ; Rise       ; clk_50          ;
;  FL_DQ[1]    ; clk_50     ; 3.201 ; 3.201 ; Rise       ; clk_50          ;
;  FL_DQ[2]    ; clk_50     ; 3.199 ; 3.199 ; Rise       ; clk_50          ;
;  FL_DQ[3]    ; clk_50     ; 3.199 ; 3.199 ; Rise       ; clk_50          ;
;  FL_DQ[4]    ; clk_50     ; 3.209 ; 3.209 ; Rise       ; clk_50          ;
;  FL_DQ[5]    ; clk_50     ; 3.211 ; 3.211 ; Rise       ; clk_50          ;
;  FL_DQ[6]    ; clk_50     ; 3.211 ; 3.211 ; Rise       ; clk_50          ;
;  FL_DQ[7]    ; clk_50     ; 3.201 ; 3.201 ; Rise       ; clk_50          ;
; FL_OE_N      ; clk_50     ; 3.191 ; 3.191 ; Rise       ; clk_50          ;
; FL_RST_N     ; clk_50     ; 3.171 ; 3.171 ; Rise       ; clk_50          ;
; FL_WE_N      ; clk_50     ; 3.172 ; 3.172 ; Rise       ; clk_50          ;
; I2C_SCLK     ; clk_50     ; 3.209 ; 3.209 ; Rise       ; clk_50          ;
; I2C_SDAT     ; clk_50     ; 3.219 ; 3.219 ; Rise       ; clk_50          ;
; trigger_o    ; clk_50     ; 4.471 ; 4.471 ; Rise       ; clk_50          ;
+--------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_50     ; clk_50   ; 49504    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_50     ; clk_50   ; 49504    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Mon Apr 13 14:03:23 2015
Info: Command: quartus_sta g48_Lab_5 -c g48_Lab_5
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'g48_music_box.sdc'
Warning (332070): Port "FL_DQ[0]" relative to the rising edge of clock "clk_50" does not specify a min-fall input delay
Warning (332070): Port "FL_DQ[0]" relative to the rising edge of clock "clk_50" does not specify a min-rise input delay
Warning (332070): Port "FL_DQ[1]" relative to the rising edge of clock "clk_50" does not specify a min-fall input delay
Warning (332070): Port "FL_DQ[1]" relative to the rising edge of clock "clk_50" does not specify a min-rise input delay
Warning (332070): Port "FL_DQ[2]" relative to the rising edge of clock "clk_50" does not specify a min-fall input delay
Warning (332070): Port "FL_DQ[2]" relative to the rising edge of clock "clk_50" does not specify a min-rise input delay
Warning (332070): Port "FL_DQ[3]" relative to the rising edge of clock "clk_50" does not specify a min-fall input delay
Warning (332070): Port "FL_DQ[3]" relative to the rising edge of clock "clk_50" does not specify a min-rise input delay
Warning (332070): Port "FL_DQ[4]" relative to the rising edge of clock "clk_50" does not specify a min-fall input delay
Warning (332070): Port "FL_DQ[4]" relative to the rising edge of clock "clk_50" does not specify a min-rise input delay
Warning (332070): Port "FL_DQ[5]" relative to the rising edge of clock "clk_50" does not specify a min-fall input delay
Warning (332070): Port "FL_DQ[5]" relative to the rising edge of clock "clk_50" does not specify a min-rise input delay
Warning (332070): Port "FL_DQ[6]" relative to the rising edge of clock "clk_50" does not specify a min-fall input delay
Warning (332070): Port "FL_DQ[6]" relative to the rising edge of clock "clk_50" does not specify a min-rise input delay
Warning (332070): Port "FL_DQ[7]" relative to the rising edge of clock "clk_50" does not specify a min-fall input delay
Warning (332070): Port "FL_DQ[7]" relative to the rising edge of clock "clk_50" does not specify a min-rise input delay
Warning (332070): Port "AUD_BCLK" relative to the rising edge of clock "clk_50" does not specify a min-fall output delay
Warning (332070): Port "AUD_BCLK" relative to the rising edge of clock "clk_50" does not specify a min-rise output delay
Warning (332070): Port "AUD_DACDAT" relative to the rising edge of clock "clk_50" does not specify a min-fall output delay
Warning (332070): Port "AUD_DACDAT" relative to the rising edge of clock "clk_50" does not specify a min-rise output delay
Warning (332070): Port "AUD_DACLRCK" relative to the rising edge of clock "clk_50" does not specify a min-fall output delay
Warning (332070): Port "AUD_DACLRCK" relative to the rising edge of clock "clk_50" does not specify a min-rise output delay
Warning (332070): Port "AUD_MCLK" relative to the rising edge of clock "clk_50" does not specify a min-fall output delay
Warning (332070): Port "AUD_MCLK" relative to the rising edge of clock "clk_50" does not specify a min-rise output delay
Warning (332070): Port "FL_ADDR[0]" relative to the rising edge of clock "clk_50" does not specify a min-fall output delay
Warning (332070): Port "FL_ADDR[0]" relative to the rising edge of clock "clk_50" does not specify a min-rise output delay
Warning (332070): Port "FL_ADDR[10]" relative to the rising edge of clock "clk_50" does not specify a min-fall output delay
Warning (332070): Port "FL_ADDR[10]" relative to the rising edge of clock "clk_50" does not specify a min-rise output delay
Warning (332070): Port "FL_ADDR[11]" relative to the rising edge of clock "clk_50" does not specify a min-fall output delay
Warning (332070): Port "FL_ADDR[11]" relative to the rising edge of clock "clk_50" does not specify a min-rise output delay
Warning (332070): Port "FL_ADDR[12]" relative to the rising edge of clock "clk_50" does not specify a min-fall output delay
Warning (332070): Port "FL_ADDR[12]" relative to the rising edge of clock "clk_50" does not specify a min-rise output delay
Warning (332070): Port "FL_ADDR[13]" relative to the rising edge of clock "clk_50" does not specify a min-fall output delay
Warning (332070): Port "FL_ADDR[13]" relative to the rising edge of clock "clk_50" does not specify a min-rise output delay
Warning (332070): Port "FL_ADDR[14]" relative to the rising edge of clock "clk_50" does not specify a min-fall output delay
Warning (332070): Port "FL_ADDR[14]" relative to the rising edge of clock "clk_50" does not specify a min-rise output delay
Warning (332070): Port "FL_ADDR[15]" relative to the rising edge of clock "clk_50" does not specify a min-fall output delay
Warning (332070): Port "FL_ADDR[15]" relative to the rising edge of clock "clk_50" does not specify a min-rise output delay
Warning (332070): Port "FL_ADDR[16]" relative to the rising edge of clock "clk_50" does not specify a min-fall output delay
Warning (332070): Port "FL_ADDR[16]" relative to the rising edge of clock "clk_50" does not specify a min-rise output delay
Warning (332070): Port "FL_ADDR[17]" relative to the rising edge of clock "clk_50" does not specify a min-fall output delay
Warning (332070): Port "FL_ADDR[17]" relative to the rising edge of clock "clk_50" does not specify a min-rise output delay
Warning (332070): Port "FL_ADDR[18]" relative to the rising edge of clock "clk_50" does not specify a min-fall output delay
Warning (332070): Port "FL_ADDR[18]" relative to the rising edge of clock "clk_50" does not specify a min-rise output delay
Warning (332070): Port "FL_ADDR[19]" relative to the rising edge of clock "clk_50" does not specify a min-fall output delay
Warning (332070): Port "FL_ADDR[19]" relative to the rising edge of clock "clk_50" does not specify a min-rise output delay
Warning (332070): Port "FL_ADDR[1]" relative to the rising edge of clock "clk_50" does not specify a min-fall output delay
Warning (332070): Port "FL_ADDR[1]" relative to the rising edge of clock "clk_50" does not specify a min-rise output delay
Warning (332070): Port "FL_ADDR[20]" relative to the rising edge of clock "clk_50" does not specify a min-fall output delay
Warning (332070): Port "FL_ADDR[20]" relative to the rising edge of clock "clk_50" does not specify a min-rise output delay
Warning (332070): Port "FL_ADDR[21]" relative to the rising edge of clock "clk_50" does not specify a min-fall output delay
Warning (332070): Port "FL_ADDR[21]" relative to the rising edge of clock "clk_50" does not specify a min-rise output delay
Warning (332070): Port "FL_ADDR[2]" relative to the rising edge of clock "clk_50" does not specify a min-fall output delay
Warning (332070): Port "FL_ADDR[2]" relative to the rising edge of clock "clk_50" does not specify a min-rise output delay
Warning (332070): Port "FL_ADDR[3]" relative to the rising edge of clock "clk_50" does not specify a min-fall output delay
Warning (332070): Port "FL_ADDR[3]" relative to the rising edge of clock "clk_50" does not specify a min-rise output delay
Warning (332070): Port "FL_ADDR[4]" relative to the rising edge of clock "clk_50" does not specify a min-fall output delay
Warning (332070): Port "FL_ADDR[4]" relative to the rising edge of clock "clk_50" does not specify a min-rise output delay
Warning (332070): Port "FL_ADDR[5]" relative to the rising edge of clock "clk_50" does not specify a min-fall output delay
Warning (332070): Port "FL_ADDR[5]" relative to the rising edge of clock "clk_50" does not specify a min-rise output delay
Warning (332070): Port "FL_ADDR[6]" relative to the rising edge of clock "clk_50" does not specify a min-fall output delay
Warning (332070): Port "FL_ADDR[6]" relative to the rising edge of clock "clk_50" does not specify a min-rise output delay
Warning (332070): Port "FL_ADDR[7]" relative to the rising edge of clock "clk_50" does not specify a min-fall output delay
Warning (332070): Port "FL_ADDR[7]" relative to the rising edge of clock "clk_50" does not specify a min-rise output delay
Warning (332070): Port "FL_ADDR[8]" relative to the rising edge of clock "clk_50" does not specify a min-fall output delay
Warning (332070): Port "FL_ADDR[8]" relative to the rising edge of clock "clk_50" does not specify a min-rise output delay
Warning (332070): Port "FL_ADDR[9]" relative to the rising edge of clock "clk_50" does not specify a min-fall output delay
Warning (332070): Port "FL_ADDR[9]" relative to the rising edge of clock "clk_50" does not specify a min-rise output delay
Warning (332070): Port "FL_CE_N" relative to the rising edge of clock "clk_50" does not specify a min-fall output delay
Warning (332070): Port "FL_CE_N" relative to the rising edge of clock "clk_50" does not specify a min-rise output delay
Warning (332070): Port "FL_DQ[0]" relative to the rising edge of clock "clk_50" does not specify a min-fall output delay
Warning (332070): Port "FL_DQ[0]" relative to the rising edge of clock "clk_50" does not specify a min-rise output delay
Warning (332070): Port "FL_DQ[1]" relative to the rising edge of clock "clk_50" does not specify a min-fall output delay
Warning (332070): Port "FL_DQ[1]" relative to the rising edge of clock "clk_50" does not specify a min-rise output delay
Warning (332070): Port "FL_DQ[2]" relative to the rising edge of clock "clk_50" does not specify a min-fall output delay
Warning (332070): Port "FL_DQ[2]" relative to the rising edge of clock "clk_50" does not specify a min-rise output delay
Warning (332070): Port "FL_DQ[3]" relative to the rising edge of clock "clk_50" does not specify a min-fall output delay
Warning (332070): Port "FL_DQ[3]" relative to the rising edge of clock "clk_50" does not specify a min-rise output delay
Warning (332070): Port "FL_DQ[4]" relative to the rising edge of clock "clk_50" does not specify a min-fall output delay
Warning (332070): Port "FL_DQ[4]" relative to the rising edge of clock "clk_50" does not specify a min-rise output delay
Warning (332070): Port "FL_DQ[5]" relative to the rising edge of clock "clk_50" does not specify a min-fall output delay
Warning (332070): Port "FL_DQ[5]" relative to the rising edge of clock "clk_50" does not specify a min-rise output delay
Warning (332070): Port "FL_DQ[6]" relative to the rising edge of clock "clk_50" does not specify a min-fall output delay
Warning (332070): Port "FL_DQ[6]" relative to the rising edge of clock "clk_50" does not specify a min-rise output delay
Warning (332070): Port "FL_DQ[7]" relative to the rising edge of clock "clk_50" does not specify a min-fall output delay
Warning (332070): Port "FL_DQ[7]" relative to the rising edge of clock "clk_50" does not specify a min-rise output delay
Warning (332070): Port "FL_OE_N" relative to the rising edge of clock "clk_50" does not specify a min-fall output delay
Warning (332070): Port "FL_OE_N" relative to the rising edge of clock "clk_50" does not specify a min-rise output delay
Warning (332070): Port "FL_RST_N" relative to the rising edge of clock "clk_50" does not specify a min-fall output delay
Warning (332070): Port "FL_RST_N" relative to the rising edge of clock "clk_50" does not specify a min-rise output delay
Warning (332070): Port "FL_WE_N" relative to the rising edge of clock "clk_50" does not specify a min-fall output delay
Warning (332070): Port "FL_WE_N" relative to the rising edge of clock "clk_50" does not specify a min-rise output delay
Warning (332070): Port "I2C_SCLK" relative to the rising edge of clock "clk_50" does not specify a min-fall output delay
Warning (332070): Port "I2C_SCLK" relative to the rising edge of clock "clk_50" does not specify a min-rise output delay
Warning (332070): Port "I2C_SDAT" relative to the rising edge of clock "clk_50" does not specify a min-fall output delay
Warning (332070): Port "I2C_SDAT" relative to the rising edge of clock "clk_50" does not specify a min-rise output delay
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 4.274
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.274         0.000 clk_50 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 clk_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.686
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.686         0.000 clk_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 6.771
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.771         0.000 clk_50 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clk_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 8.077
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.077         0.000 clk_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 96 warnings
    Info: Peak virtual memory: 458 megabytes
    Info: Processing ended: Mon Apr 13 14:03:26 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


