{
 "builder": {
  "_version": "<undefined>",
  "_logger": "hdl_checker.builders.fallback",
  "_work_folder": "/Users/kavidey/github/NeoObscura/software/mcu/.hdl_checker",
  "_builtin_libraries": [],
  "_added_libraries": [
   {
    "name": "not_in_project",
    "case_sensitive": true,
    "__class__": "Identifier"
   }
  ],
  "__class__": "Fallback"
 },
 "config_file": [
  {
   "name": "/tmp/hdl_checker_project_pid42319.json",
   "__class__": "Path"
  },
  1701307624.5383306,
  "generated"
 ],
 "database": {
  "sources": [],
  "inferred_libraries": [],
  "design_units": [
   {
    "owner": {
     "name": "/Users/kavidey/github/NeoObscura/software/fpga/qoi_compression/qoi_ram/top.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "qoi2top",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/Users/kavidey/github/NeoObscura/software/fpga/qoi_compression/midpoint/top.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "qoi_spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/Users/kavidey/Sync/Mudd/FA23/uPs/Labs/lab_1/lab_1/source/impl_1/lab1_top.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "led_controller",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      39,
      20
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/Users/kavidey/Sync/Mudd/FA23/uPs/Labs/lab_1/lab_1/source/impl_1/seven_segment_display.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "seven_segment_display",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/Users/kavidey/github/NeoObscura/software/fpga/qoi_compression/qoi_ram/top.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "encoder",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      42,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/Users/kavidey/github/NeoObscura/software/fpga/qoi_compression/final/FPGA/top.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "qoi_spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/Users/kavidey/github/NeoObscura/software/fpga/address_decoder/source/impl_1/top.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "decoder",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/Users/kavidey/github/NeoObscura/software/fpga/qoi_compression/midpoint/top.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "qoi_encoder_new",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/Users/kavidey/github/NeoObscura/software/fpga/qoi_compression/final/FPGA/top.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "qoi_encoder_new",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/Users/kavidey/github/NeoObscura/software/fpga/qoi_compression/qoi_ram/top.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ram",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      591,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/Users/kavidey/Sync/Mudd/FA23/uPs/Labs/lab_1/lab_1/source/impl_1/lab1_top.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "led_controller",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      61,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/Users/kavidey/github/NeoObscura/software/fpga/qoi_compression/qoi_ram/top.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "spi",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      448,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/Users/kavidey/Sync/Mudd/FA23/uPs/Labs/lab_1/lab_1/source/impl_1/lab1_top.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "lab1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      28,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   }
  ],
  "__class__": "Database"
 },
 "__version__": "0.7.4"
}