ModuleName Reg_4bit
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: b0
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 368 ,Y1: 216 ,X2: 368 ,Y2: 232
Edge X1: 368 ,Y1: 232 ,X2: 416 ,Y2: 232
End
Branches
End
Wire Name: b11
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 160 ,Y1: 232 ,X2: 224 ,Y2: 232
End
Branches
End
Wire Name: b14
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 560 ,Y1: 216 ,X2: 576 ,Y2: 216
End
Branches
End
Wire Name: b15
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 872 ,Y1: 184 ,X2: 880 ,Y2: 184
End
Branches
End
Wire Name: w14
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 160 ,Y1: 184 ,X2: 224 ,Y2: 184
Edge X1: 224 ,Y1: 184 ,X2: 224 ,Y2: 216
Edge X1: 224 ,Y1: 184 ,X2: 416 ,Y2: 184
Edge X1: 416 ,Y1: 184 ,X2: 416 ,Y2: 216
Edge X1: 416 ,Y1: 184 ,X2: 576 ,Y2: 184
Edge X1: 576 ,Y1: 184 ,X2: 728 ,Y2: 184
Edge X1: 576 ,Y1: 184 ,X2: 576 ,Y2: 200
End
Branches
End
Wire Name: w15
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 728 ,Y1: 232 ,X2: 728 ,Y2: 328
Edge X1: 576 ,Y1: 328 ,X2: 728 ,Y2: 328
Edge X1: 416 ,Y1: 328 ,X2: 576 ,Y2: 328
Edge X1: 576 ,Y1: 248 ,X2: 576 ,Y2: 328
Edge X1: 224 ,Y1: 328 ,X2: 416 ,Y2: 328
Edge X1: 416 ,Y1: 264 ,X2: 416 ,Y2: 328
Edge X1: 224 ,Y1: 264 ,X2: 224 ,Y2: 328
Edge X1: 160 ,Y1: 328 ,X2: 224 ,Y2: 328
End
Branches
End
Wire Name: w16
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 216 ,Y1: 248 ,X2: 224 ,Y2: 248
Edge X1: 216 ,Y1: 248 ,X2: 216 ,Y2: 304
Edge X1: 160 ,Y1: 304 ,X2: 216 ,Y2: 304
Edge X1: 216 ,Y1: 304 ,X2: 392 ,Y2: 304
Edge X1: 392 ,Y1: 248 ,X2: 392 ,Y2: 304
Edge X1: 392 ,Y1: 304 ,X2: 560 ,Y2: 304
Edge X1: 392 ,Y1: 248 ,X2: 416 ,Y2: 248
Edge X1: 560 ,Y1: 232 ,X2: 560 ,Y2: 304
Edge X1: 560 ,Y1: 304 ,X2: 704 ,Y2: 304
Edge X1: 560 ,Y1: 232 ,X2: 576 ,Y2: 232
Edge X1: 704 ,Y1: 216 ,X2: 704 ,Y2: 304
Edge X1: 704 ,Y1: 216 ,X2: 728 ,Y2: 216
End
Branches
End
Wire Name: b13
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 720 ,Y1: 200 ,X2: 728 ,Y2: 200
End
Branches
End
End
Ports
Port Left: 160 Top: 304 ,Orientation: 0
Portname: rst ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 160 Top: 328 ,Orientation: 0
Portname: ce ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 160 Top: 184 ,Orientation: 0
Portname: clk ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 160 Top: 232 ,Orientation: 0
Portname: Din ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 880 Top: 184 ,Orientation: 0
Portname: Dout ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
End
Symbols
Symbol Left: 248 Top: 208
Name: s4
LibraryName: (NoLibraryName)
IpName: Prac4
SymbolParameters
End
Symbol Left: 440 Top: 208
Name: s5
LibraryName: (NoLibraryName)
IpName: Prac4
SymbolParameters
End
Symbol Left: 600 Top: 192
Name: s6
LibraryName: (NoLibraryName)
IpName: Prac4
SymbolParameters
End
Symbol Left: 752 Top: 176
Name: s7
LibraryName: (NoLibraryName)
IpName: Prac4
SymbolParameters
End
End
Texts
End
Links
End
