TASKS COMPLETED
i) Module input, outputs and their bit widths have been defined.
ii) Testbench input, output ports defined.
iii) FPGA input/output pins defined. 

TASKS ONGOING
i) Completing verilog code.

TASKS PENDING
i) Simulation using Vivado software.
ii) Implementation on FPGA board.
