// Seed: 965135906
module module_0 (
    input  tri0  id_0,
    input  tri   id_1,
    input  wor   id_2,
    input  uwire id_3,
    input  wor   id_4,
    input  uwire id_5,
    output wire  id_6,
    output tri   id_7
);
  wire id_9;
endmodule
program module_1 (
    output tri0 id_0,
    input supply0 id_1,
    output tri1 id_2,
    output tri0 id_3,
    output wand id_4
    , id_6
);
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_4,
      id_4
  );
  assign modCall_1.id_2 = 0;
endprogram
module module_2 (
    output tri1  id_0,
    input  tri0  id_1,
    output tri0  id_2,
    output tri0  id_3,
    input  uwire id_4,
    output logic id_5,
    input  tri1  id_6,
    inout  wire  id_7
);
  module_0 modCall_1 (
      id_7,
      id_6,
      id_4,
      id_1,
      id_6,
      id_4,
      id_7,
      id_2
  );
  assign modCall_1.id_3 = 0;
  always id_5 = -1 + -1;
endmodule
