{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1672333318976 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672333318976 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 29 19:01:58 2022 " "Processing started: Thu Dec 29 19:01:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672333318976 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672333318976 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Smart_Car -c Smart_Car " "Command: quartus_map --read_settings_files=on --write_settings_files=off Smart_Car -c Smart_Car" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672333318976 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1672333319415 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1672333319415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smart_car.vhd 2 1 " "Found 2 design units, including 1 entities, in source file smart_car.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Smart_Car-arch " "Found design unit 1: Smart_Car-arch" {  } { { "Smart_Car.vhd" "" { Text "D:/GUC/Semester 5/DSD/DSD_project/Smart_Car.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672333326225 ""} { "Info" "ISGN_ENTITY_NAME" "1 Smart_Car " "Found entity 1: Smart_Car" {  } { { "Smart_Car.vhd" "" { Text "D:/GUC/Semester 5/DSD/DSD_project/Smart_Car.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672333326225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672333326225 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Smart_Car " "Elaborating entity \"Smart_Car\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1672333326251 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "A\[3\] VCC " "Pin \"A\[3\]\" is stuck at VCC" {  } { { "Smart_Car.vhd" "" { Text "D:/GUC/Semester 5/DSD/DSD_project/Smart_Car.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672333326518 "|Smart_Car|A[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[7\] VCC " "Pin \"A\[7\]\" is stuck at VCC" {  } { { "Smart_Car.vhd" "" { Text "D:/GUC/Semester 5/DSD/DSD_project/Smart_Car.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672333326518 "|Smart_Car|A[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L\[0\] VCC " "Pin \"L\[0\]\" is stuck at VCC" {  } { { "Smart_Car.vhd" "" { Text "D:/GUC/Semester 5/DSD/DSD_project/Smart_Car.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672333326518 "|Smart_Car|L[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L\[1\] VCC " "Pin \"L\[1\]\" is stuck at VCC" {  } { { "Smart_Car.vhd" "" { Text "D:/GUC/Semester 5/DSD/DSD_project/Smart_Car.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672333326518 "|Smart_Car|L[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L\[2\] VCC " "Pin \"L\[2\]\" is stuck at VCC" {  } { { "Smart_Car.vhd" "" { Text "D:/GUC/Semester 5/DSD/DSD_project/Smart_Car.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672333326518 "|Smart_Car|L[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L\[6\] VCC " "Pin \"L\[6\]\" is stuck at VCC" {  } { { "Smart_Car.vhd" "" { Text "D:/GUC/Semester 5/DSD/DSD_project/Smart_Car.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672333326518 "|Smart_Car|L[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L\[7\] VCC " "Pin \"L\[7\]\" is stuck at VCC" {  } { { "Smart_Car.vhd" "" { Text "D:/GUC/Semester 5/DSD/DSD_project/Smart_Car.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672333326518 "|Smart_Car|L[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "E\[1\] VCC " "Pin \"E\[1\]\" is stuck at VCC" {  } { { "Smart_Car.vhd" "" { Text "D:/GUC/Semester 5/DSD/DSD_project/Smart_Car.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672333326518 "|Smart_Car|E[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "E\[2\] VCC " "Pin \"E\[2\]\" is stuck at VCC" {  } { { "Smart_Car.vhd" "" { Text "D:/GUC/Semester 5/DSD/DSD_project/Smart_Car.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672333326518 "|Smart_Car|E[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "E\[7\] VCC " "Pin \"E\[7\]\" is stuck at VCC" {  } { { "Smart_Car.vhd" "" { Text "D:/GUC/Semester 5/DSD/DSD_project/Smart_Car.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672333326518 "|Smart_Car|E[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[1\] VCC " "Pin \"R\[1\]\" is stuck at VCC" {  } { { "Smart_Car.vhd" "" { Text "D:/GUC/Semester 5/DSD/DSD_project/Smart_Car.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672333326518 "|Smart_Car|R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[2\] VCC " "Pin \"R\[2\]\" is stuck at VCC" {  } { { "Smart_Car.vhd" "" { Text "D:/GUC/Semester 5/DSD/DSD_project/Smart_Car.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672333326518 "|Smart_Car|R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[3\] VCC " "Pin \"R\[3\]\" is stuck at VCC" {  } { { "Smart_Car.vhd" "" { Text "D:/GUC/Semester 5/DSD/DSD_project/Smart_Car.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672333326518 "|Smart_Car|R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[6\] VCC " "Pin \"R\[6\]\" is stuck at VCC" {  } { { "Smart_Car.vhd" "" { Text "D:/GUC/Semester 5/DSD/DSD_project/Smart_Car.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672333326518 "|Smart_Car|R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R\[7\] VCC " "Pin \"R\[7\]\" is stuck at VCC" {  } { { "Smart_Car.vhd" "" { Text "D:/GUC/Semester 5/DSD/DSD_project/Smart_Car.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672333326518 "|Smart_Car|R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "T\[0\] VCC " "Pin \"T\[0\]\" is stuck at VCC" {  } { { "Smart_Car.vhd" "" { Text "D:/GUC/Semester 5/DSD/DSD_project/Smart_Car.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672333326518 "|Smart_Car|T[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "T\[1\] VCC " "Pin \"T\[1\]\" is stuck at VCC" {  } { { "Smart_Car.vhd" "" { Text "D:/GUC/Semester 5/DSD/DSD_project/Smart_Car.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672333326518 "|Smart_Car|T[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "T\[2\] VCC " "Pin \"T\[2\]\" is stuck at VCC" {  } { { "Smart_Car.vhd" "" { Text "D:/GUC/Semester 5/DSD/DSD_project/Smart_Car.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672333326518 "|Smart_Car|T[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "T\[7\] VCC " "Pin \"T\[7\]\" is stuck at VCC" {  } { { "Smart_Car.vhd" "" { Text "D:/GUC/Semester 5/DSD/DSD_project/Smart_Car.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672333326518 "|Smart_Car|T[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1672333326518 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1672333326595 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672333326595 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1672333326612 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1672333326612 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1672333326612 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672333326620 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 29 19:02:06 2022 " "Processing ended: Thu Dec 29 19:02:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672333326620 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672333326620 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672333326620 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1672333326620 ""}
