{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 09 18:26:58 2022 " "Info: Processing started: Wed Mar 09 18:26:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off s1093311_lab2 -c s1093311_lab2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off s1093311_lab2 -c s1093311_lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s1093311_lab2.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file s1093311_lab2.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Info: Found entity 1: adder" {  } { { "s1093311_lab2.v" "" { Text "C:/Users/user/Desktop/s1093311_lab2/s1093311_lab2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Test " "Info: Found entity 2: Test" {  } { { "s1093311_lab2.v" "" { Text "C:/Users/user/Desktop/s1093311_lab2/s1093311_lab2.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "s1093311_lab2.v(23) " "Critical Warning (10846): Verilog HDL Instantiation warning at s1093311_lab2.v(23): instance has no name" {  } { { "s1093311_lab2.v" "" { Text "C:/Users/user/Desktop/s1093311_lab2/s1093311_lab2.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "s1093311_lab2.v(24) " "Critical Warning (10846): Verilog HDL Instantiation warning at s1093311_lab2.v(24): instance has no name" {  } { { "s1093311_lab2.v" "" { Text "C:/Users/user/Desktop/s1093311_lab2/s1093311_lab2.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "s1093311_lab2.v(25) " "Critical Warning (10846): Verilog HDL Instantiation warning at s1093311_lab2.v(25): instance has no name" {  } { { "s1093311_lab2.v" "" { Text "C:/Users/user/Desktop/s1093311_lab2/s1093311_lab2.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "s1093311_lab2.v(26) " "Critical Warning (10846): Verilog HDL Instantiation warning at s1093311_lab2.v(26): instance has no name" {  } { { "s1093311_lab2.v" "" { Text "C:/Users/user/Desktop/s1093311_lab2/s1093311_lab2.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "s1093311_lab2 " "Error: Top-level design entity \"s1093311_lab2\" is undefined" {  } {  } 0 0 "Top-level design entity \"%1!s!\" is undefined" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  4 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Error: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 09 18:26:59 2022 " "Error: Processing ended: Wed Mar 09 18:26:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
