
ClapClap_Ledscontrol_HWv0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008348  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000720  08008404  08008404  00009404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008b24  08008b24  0000a064  2**0
                  CONTENTS
  4 .ARM          00000008  08008b24  08008b24  00009b24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008b2c  08008b2c  0000a064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008b2c  08008b2c  00009b2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008b30  08008b30  00009b30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  08008b34  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006b4  20000068  08008b98  0000a068  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000071c  08008b98  0000a71c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000a064  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b13c  00000000  00000000  0000a08c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b5f  00000000  00000000  000251c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001638  00000000  00000000  00028d28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001113  00000000  00000000  0002a360  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f9ae  00000000  00000000  0002b473  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c93b  00000000  00000000  0004ae21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c373c  00000000  00000000  0006775c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012ae98  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005140  00000000  00000000  0012aedc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004b  00000000  00000000  0013001c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000068 	.word	0x20000068
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080083ec 	.word	0x080083ec

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	2000006c 	.word	0x2000006c
 8000100:	080083ec 	.word	0x080083ec

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__udivsi3>:
 8000114:	2200      	movs	r2, #0
 8000116:	0843      	lsrs	r3, r0, #1
 8000118:	428b      	cmp	r3, r1
 800011a:	d374      	bcc.n	8000206 <__udivsi3+0xf2>
 800011c:	0903      	lsrs	r3, r0, #4
 800011e:	428b      	cmp	r3, r1
 8000120:	d35f      	bcc.n	80001e2 <__udivsi3+0xce>
 8000122:	0a03      	lsrs	r3, r0, #8
 8000124:	428b      	cmp	r3, r1
 8000126:	d344      	bcc.n	80001b2 <__udivsi3+0x9e>
 8000128:	0b03      	lsrs	r3, r0, #12
 800012a:	428b      	cmp	r3, r1
 800012c:	d328      	bcc.n	8000180 <__udivsi3+0x6c>
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d30d      	bcc.n	8000150 <__udivsi3+0x3c>
 8000134:	22ff      	movs	r2, #255	@ 0xff
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	ba12      	rev	r2, r2
 800013a:	0c03      	lsrs	r3, r0, #16
 800013c:	428b      	cmp	r3, r1
 800013e:	d302      	bcc.n	8000146 <__udivsi3+0x32>
 8000140:	1212      	asrs	r2, r2, #8
 8000142:	0209      	lsls	r1, r1, #8
 8000144:	d065      	beq.n	8000212 <__udivsi3+0xfe>
 8000146:	0b03      	lsrs	r3, r0, #12
 8000148:	428b      	cmp	r3, r1
 800014a:	d319      	bcc.n	8000180 <__udivsi3+0x6c>
 800014c:	e000      	b.n	8000150 <__udivsi3+0x3c>
 800014e:	0a09      	lsrs	r1, r1, #8
 8000150:	0bc3      	lsrs	r3, r0, #15
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x46>
 8000156:	03cb      	lsls	r3, r1, #15
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b83      	lsrs	r3, r0, #14
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x52>
 8000162:	038b      	lsls	r3, r1, #14
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b43      	lsrs	r3, r0, #13
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x5e>
 800016e:	034b      	lsls	r3, r1, #13
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b03      	lsrs	r3, r0, #12
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x6a>
 800017a:	030b      	lsls	r3, r1, #12
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0ac3      	lsrs	r3, r0, #11
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x76>
 8000186:	02cb      	lsls	r3, r1, #11
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a83      	lsrs	r3, r0, #10
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x82>
 8000192:	028b      	lsls	r3, r1, #10
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a43      	lsrs	r3, r0, #9
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x8e>
 800019e:	024b      	lsls	r3, r1, #9
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a03      	lsrs	r3, r0, #8
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x9a>
 80001aa:	020b      	lsls	r3, r1, #8
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	d2cd      	bcs.n	800014e <__udivsi3+0x3a>
 80001b2:	09c3      	lsrs	r3, r0, #7
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xa8>
 80001b8:	01cb      	lsls	r3, r1, #7
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0983      	lsrs	r3, r0, #6
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xb4>
 80001c4:	018b      	lsls	r3, r1, #6
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0943      	lsrs	r3, r0, #5
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xc0>
 80001d0:	014b      	lsls	r3, r1, #5
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0903      	lsrs	r3, r0, #4
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xcc>
 80001dc:	010b      	lsls	r3, r1, #4
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	08c3      	lsrs	r3, r0, #3
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xd8>
 80001e8:	00cb      	lsls	r3, r1, #3
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0883      	lsrs	r3, r0, #2
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xe4>
 80001f4:	008b      	lsls	r3, r1, #2
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	0843      	lsrs	r3, r0, #1
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xf0>
 8000200:	004b      	lsls	r3, r1, #1
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	1a41      	subs	r1, r0, r1
 8000208:	d200      	bcs.n	800020c <__udivsi3+0xf8>
 800020a:	4601      	mov	r1, r0
 800020c:	4152      	adcs	r2, r2
 800020e:	4610      	mov	r0, r2
 8000210:	4770      	bx	lr
 8000212:	e7ff      	b.n	8000214 <__udivsi3+0x100>
 8000214:	b501      	push	{r0, lr}
 8000216:	2000      	movs	r0, #0
 8000218:	f000 f8f0 	bl	80003fc <__aeabi_idiv0>
 800021c:	bd02      	pop	{r1, pc}
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <__aeabi_uidivmod>:
 8000220:	2900      	cmp	r1, #0
 8000222:	d0f7      	beq.n	8000214 <__udivsi3+0x100>
 8000224:	e776      	b.n	8000114 <__udivsi3>
 8000226:	4770      	bx	lr

08000228 <__divsi3>:
 8000228:	4603      	mov	r3, r0
 800022a:	430b      	orrs	r3, r1
 800022c:	d47f      	bmi.n	800032e <__divsi3+0x106>
 800022e:	2200      	movs	r2, #0
 8000230:	0843      	lsrs	r3, r0, #1
 8000232:	428b      	cmp	r3, r1
 8000234:	d374      	bcc.n	8000320 <__divsi3+0xf8>
 8000236:	0903      	lsrs	r3, r0, #4
 8000238:	428b      	cmp	r3, r1
 800023a:	d35f      	bcc.n	80002fc <__divsi3+0xd4>
 800023c:	0a03      	lsrs	r3, r0, #8
 800023e:	428b      	cmp	r3, r1
 8000240:	d344      	bcc.n	80002cc <__divsi3+0xa4>
 8000242:	0b03      	lsrs	r3, r0, #12
 8000244:	428b      	cmp	r3, r1
 8000246:	d328      	bcc.n	800029a <__divsi3+0x72>
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d30d      	bcc.n	800026a <__divsi3+0x42>
 800024e:	22ff      	movs	r2, #255	@ 0xff
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	ba12      	rev	r2, r2
 8000254:	0c03      	lsrs	r3, r0, #16
 8000256:	428b      	cmp	r3, r1
 8000258:	d302      	bcc.n	8000260 <__divsi3+0x38>
 800025a:	1212      	asrs	r2, r2, #8
 800025c:	0209      	lsls	r1, r1, #8
 800025e:	d065      	beq.n	800032c <__divsi3+0x104>
 8000260:	0b03      	lsrs	r3, r0, #12
 8000262:	428b      	cmp	r3, r1
 8000264:	d319      	bcc.n	800029a <__divsi3+0x72>
 8000266:	e000      	b.n	800026a <__divsi3+0x42>
 8000268:	0a09      	lsrs	r1, r1, #8
 800026a:	0bc3      	lsrs	r3, r0, #15
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x4c>
 8000270:	03cb      	lsls	r3, r1, #15
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b83      	lsrs	r3, r0, #14
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x58>
 800027c:	038b      	lsls	r3, r1, #14
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b43      	lsrs	r3, r0, #13
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x64>
 8000288:	034b      	lsls	r3, r1, #13
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b03      	lsrs	r3, r0, #12
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x70>
 8000294:	030b      	lsls	r3, r1, #12
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0ac3      	lsrs	r3, r0, #11
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x7c>
 80002a0:	02cb      	lsls	r3, r1, #11
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a83      	lsrs	r3, r0, #10
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x88>
 80002ac:	028b      	lsls	r3, r1, #10
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a43      	lsrs	r3, r0, #9
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x94>
 80002b8:	024b      	lsls	r3, r1, #9
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a03      	lsrs	r3, r0, #8
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0xa0>
 80002c4:	020b      	lsls	r3, r1, #8
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	d2cd      	bcs.n	8000268 <__divsi3+0x40>
 80002cc:	09c3      	lsrs	r3, r0, #7
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xae>
 80002d2:	01cb      	lsls	r3, r1, #7
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0983      	lsrs	r3, r0, #6
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xba>
 80002de:	018b      	lsls	r3, r1, #6
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0943      	lsrs	r3, r0, #5
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xc6>
 80002ea:	014b      	lsls	r3, r1, #5
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0903      	lsrs	r3, r0, #4
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xd2>
 80002f6:	010b      	lsls	r3, r1, #4
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	08c3      	lsrs	r3, r0, #3
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xde>
 8000302:	00cb      	lsls	r3, r1, #3
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0883      	lsrs	r3, r0, #2
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xea>
 800030e:	008b      	lsls	r3, r1, #2
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	0843      	lsrs	r3, r0, #1
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xf6>
 800031a:	004b      	lsls	r3, r1, #1
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	1a41      	subs	r1, r0, r1
 8000322:	d200      	bcs.n	8000326 <__divsi3+0xfe>
 8000324:	4601      	mov	r1, r0
 8000326:	4152      	adcs	r2, r2
 8000328:	4610      	mov	r0, r2
 800032a:	4770      	bx	lr
 800032c:	e05d      	b.n	80003ea <__divsi3+0x1c2>
 800032e:	0fca      	lsrs	r2, r1, #31
 8000330:	d000      	beq.n	8000334 <__divsi3+0x10c>
 8000332:	4249      	negs	r1, r1
 8000334:	1003      	asrs	r3, r0, #32
 8000336:	d300      	bcc.n	800033a <__divsi3+0x112>
 8000338:	4240      	negs	r0, r0
 800033a:	4053      	eors	r3, r2
 800033c:	2200      	movs	r2, #0
 800033e:	469c      	mov	ip, r3
 8000340:	0903      	lsrs	r3, r0, #4
 8000342:	428b      	cmp	r3, r1
 8000344:	d32d      	bcc.n	80003a2 <__divsi3+0x17a>
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d312      	bcc.n	8000372 <__divsi3+0x14a>
 800034c:	22fc      	movs	r2, #252	@ 0xfc
 800034e:	0189      	lsls	r1, r1, #6
 8000350:	ba12      	rev	r2, r2
 8000352:	0a03      	lsrs	r3, r0, #8
 8000354:	428b      	cmp	r3, r1
 8000356:	d30c      	bcc.n	8000372 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	1192      	asrs	r2, r2, #6
 800035c:	428b      	cmp	r3, r1
 800035e:	d308      	bcc.n	8000372 <__divsi3+0x14a>
 8000360:	0189      	lsls	r1, r1, #6
 8000362:	1192      	asrs	r2, r2, #6
 8000364:	428b      	cmp	r3, r1
 8000366:	d304      	bcc.n	8000372 <__divsi3+0x14a>
 8000368:	0189      	lsls	r1, r1, #6
 800036a:	d03a      	beq.n	80003e2 <__divsi3+0x1ba>
 800036c:	1192      	asrs	r2, r2, #6
 800036e:	e000      	b.n	8000372 <__divsi3+0x14a>
 8000370:	0989      	lsrs	r1, r1, #6
 8000372:	09c3      	lsrs	r3, r0, #7
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x154>
 8000378:	01cb      	lsls	r3, r1, #7
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0983      	lsrs	r3, r0, #6
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x160>
 8000384:	018b      	lsls	r3, r1, #6
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0943      	lsrs	r3, r0, #5
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x16c>
 8000390:	014b      	lsls	r3, r1, #5
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0903      	lsrs	r3, r0, #4
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x178>
 800039c:	010b      	lsls	r3, r1, #4
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	08c3      	lsrs	r3, r0, #3
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x184>
 80003a8:	00cb      	lsls	r3, r1, #3
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0883      	lsrs	r3, r0, #2
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x190>
 80003b4:	008b      	lsls	r3, r1, #2
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	d2d9      	bcs.n	8000370 <__divsi3+0x148>
 80003bc:	0843      	lsrs	r3, r0, #1
 80003be:	428b      	cmp	r3, r1
 80003c0:	d301      	bcc.n	80003c6 <__divsi3+0x19e>
 80003c2:	004b      	lsls	r3, r1, #1
 80003c4:	1ac0      	subs	r0, r0, r3
 80003c6:	4152      	adcs	r2, r2
 80003c8:	1a41      	subs	r1, r0, r1
 80003ca:	d200      	bcs.n	80003ce <__divsi3+0x1a6>
 80003cc:	4601      	mov	r1, r0
 80003ce:	4663      	mov	r3, ip
 80003d0:	4152      	adcs	r2, r2
 80003d2:	105b      	asrs	r3, r3, #1
 80003d4:	4610      	mov	r0, r2
 80003d6:	d301      	bcc.n	80003dc <__divsi3+0x1b4>
 80003d8:	4240      	negs	r0, r0
 80003da:	2b00      	cmp	r3, #0
 80003dc:	d500      	bpl.n	80003e0 <__divsi3+0x1b8>
 80003de:	4249      	negs	r1, r1
 80003e0:	4770      	bx	lr
 80003e2:	4663      	mov	r3, ip
 80003e4:	105b      	asrs	r3, r3, #1
 80003e6:	d300      	bcc.n	80003ea <__divsi3+0x1c2>
 80003e8:	4240      	negs	r0, r0
 80003ea:	b501      	push	{r0, lr}
 80003ec:	2000      	movs	r0, #0
 80003ee:	f000 f805 	bl	80003fc <__aeabi_idiv0>
 80003f2:	bd02      	pop	{r1, pc}

080003f4 <__aeabi_idivmod>:
 80003f4:	2900      	cmp	r1, #0
 80003f6:	d0f8      	beq.n	80003ea <__divsi3+0x1c2>
 80003f8:	e716      	b.n	8000228 <__divsi3>
 80003fa:	4770      	bx	lr

080003fc <__aeabi_idiv0>:
 80003fc:	4770      	bx	lr
 80003fe:	46c0      	nop			@ (mov r8, r8)

08000400 <__aeabi_uldivmod>:
 8000400:	2b00      	cmp	r3, #0
 8000402:	d111      	bne.n	8000428 <__aeabi_uldivmod+0x28>
 8000404:	2a00      	cmp	r2, #0
 8000406:	d10f      	bne.n	8000428 <__aeabi_uldivmod+0x28>
 8000408:	2900      	cmp	r1, #0
 800040a:	d100      	bne.n	800040e <__aeabi_uldivmod+0xe>
 800040c:	2800      	cmp	r0, #0
 800040e:	d002      	beq.n	8000416 <__aeabi_uldivmod+0x16>
 8000410:	2100      	movs	r1, #0
 8000412:	43c9      	mvns	r1, r1
 8000414:	0008      	movs	r0, r1
 8000416:	b407      	push	{r0, r1, r2}
 8000418:	4802      	ldr	r0, [pc, #8]	@ (8000424 <__aeabi_uldivmod+0x24>)
 800041a:	a102      	add	r1, pc, #8	@ (adr r1, 8000424 <__aeabi_uldivmod+0x24>)
 800041c:	1840      	adds	r0, r0, r1
 800041e:	9002      	str	r0, [sp, #8]
 8000420:	bd03      	pop	{r0, r1, pc}
 8000422:	46c0      	nop			@ (mov r8, r8)
 8000424:	ffffffd9 	.word	0xffffffd9
 8000428:	b403      	push	{r0, r1}
 800042a:	4668      	mov	r0, sp
 800042c:	b501      	push	{r0, lr}
 800042e:	9802      	ldr	r0, [sp, #8]
 8000430:	f000 f806 	bl	8000440 <__udivmoddi4>
 8000434:	9b01      	ldr	r3, [sp, #4]
 8000436:	469e      	mov	lr, r3
 8000438:	b002      	add	sp, #8
 800043a:	bc0c      	pop	{r2, r3}
 800043c:	4770      	bx	lr
 800043e:	46c0      	nop			@ (mov r8, r8)

08000440 <__udivmoddi4>:
 8000440:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000442:	4657      	mov	r7, sl
 8000444:	464e      	mov	r6, r9
 8000446:	4645      	mov	r5, r8
 8000448:	46de      	mov	lr, fp
 800044a:	b5e0      	push	{r5, r6, r7, lr}
 800044c:	0004      	movs	r4, r0
 800044e:	000d      	movs	r5, r1
 8000450:	4692      	mov	sl, r2
 8000452:	4699      	mov	r9, r3
 8000454:	b083      	sub	sp, #12
 8000456:	428b      	cmp	r3, r1
 8000458:	d830      	bhi.n	80004bc <__udivmoddi4+0x7c>
 800045a:	d02d      	beq.n	80004b8 <__udivmoddi4+0x78>
 800045c:	4649      	mov	r1, r9
 800045e:	4650      	mov	r0, sl
 8000460:	f000 fb78 	bl	8000b54 <__clzdi2>
 8000464:	0029      	movs	r1, r5
 8000466:	0006      	movs	r6, r0
 8000468:	0020      	movs	r0, r4
 800046a:	f000 fb73 	bl	8000b54 <__clzdi2>
 800046e:	1a33      	subs	r3, r6, r0
 8000470:	4698      	mov	r8, r3
 8000472:	3b20      	subs	r3, #32
 8000474:	d434      	bmi.n	80004e0 <__udivmoddi4+0xa0>
 8000476:	469b      	mov	fp, r3
 8000478:	4653      	mov	r3, sl
 800047a:	465a      	mov	r2, fp
 800047c:	4093      	lsls	r3, r2
 800047e:	4642      	mov	r2, r8
 8000480:	001f      	movs	r7, r3
 8000482:	4653      	mov	r3, sl
 8000484:	4093      	lsls	r3, r2
 8000486:	001e      	movs	r6, r3
 8000488:	42af      	cmp	r7, r5
 800048a:	d83b      	bhi.n	8000504 <__udivmoddi4+0xc4>
 800048c:	42af      	cmp	r7, r5
 800048e:	d100      	bne.n	8000492 <__udivmoddi4+0x52>
 8000490:	e079      	b.n	8000586 <__udivmoddi4+0x146>
 8000492:	465b      	mov	r3, fp
 8000494:	1ba4      	subs	r4, r4, r6
 8000496:	41bd      	sbcs	r5, r7
 8000498:	2b00      	cmp	r3, #0
 800049a:	da00      	bge.n	800049e <__udivmoddi4+0x5e>
 800049c:	e076      	b.n	800058c <__udivmoddi4+0x14c>
 800049e:	2200      	movs	r2, #0
 80004a0:	2300      	movs	r3, #0
 80004a2:	9200      	str	r2, [sp, #0]
 80004a4:	9301      	str	r3, [sp, #4]
 80004a6:	2301      	movs	r3, #1
 80004a8:	465a      	mov	r2, fp
 80004aa:	4093      	lsls	r3, r2
 80004ac:	9301      	str	r3, [sp, #4]
 80004ae:	2301      	movs	r3, #1
 80004b0:	4642      	mov	r2, r8
 80004b2:	4093      	lsls	r3, r2
 80004b4:	9300      	str	r3, [sp, #0]
 80004b6:	e029      	b.n	800050c <__udivmoddi4+0xcc>
 80004b8:	4282      	cmp	r2, r0
 80004ba:	d9cf      	bls.n	800045c <__udivmoddi4+0x1c>
 80004bc:	2200      	movs	r2, #0
 80004be:	2300      	movs	r3, #0
 80004c0:	9200      	str	r2, [sp, #0]
 80004c2:	9301      	str	r3, [sp, #4]
 80004c4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80004c6:	2b00      	cmp	r3, #0
 80004c8:	d001      	beq.n	80004ce <__udivmoddi4+0x8e>
 80004ca:	601c      	str	r4, [r3, #0]
 80004cc:	605d      	str	r5, [r3, #4]
 80004ce:	9800      	ldr	r0, [sp, #0]
 80004d0:	9901      	ldr	r1, [sp, #4]
 80004d2:	b003      	add	sp, #12
 80004d4:	bcf0      	pop	{r4, r5, r6, r7}
 80004d6:	46bb      	mov	fp, r7
 80004d8:	46b2      	mov	sl, r6
 80004da:	46a9      	mov	r9, r5
 80004dc:	46a0      	mov	r8, r4
 80004de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004e0:	4642      	mov	r2, r8
 80004e2:	469b      	mov	fp, r3
 80004e4:	2320      	movs	r3, #32
 80004e6:	1a9b      	subs	r3, r3, r2
 80004e8:	4652      	mov	r2, sl
 80004ea:	40da      	lsrs	r2, r3
 80004ec:	4641      	mov	r1, r8
 80004ee:	0013      	movs	r3, r2
 80004f0:	464a      	mov	r2, r9
 80004f2:	408a      	lsls	r2, r1
 80004f4:	0017      	movs	r7, r2
 80004f6:	4642      	mov	r2, r8
 80004f8:	431f      	orrs	r7, r3
 80004fa:	4653      	mov	r3, sl
 80004fc:	4093      	lsls	r3, r2
 80004fe:	001e      	movs	r6, r3
 8000500:	42af      	cmp	r7, r5
 8000502:	d9c3      	bls.n	800048c <__udivmoddi4+0x4c>
 8000504:	2200      	movs	r2, #0
 8000506:	2300      	movs	r3, #0
 8000508:	9200      	str	r2, [sp, #0]
 800050a:	9301      	str	r3, [sp, #4]
 800050c:	4643      	mov	r3, r8
 800050e:	2b00      	cmp	r3, #0
 8000510:	d0d8      	beq.n	80004c4 <__udivmoddi4+0x84>
 8000512:	07fb      	lsls	r3, r7, #31
 8000514:	0872      	lsrs	r2, r6, #1
 8000516:	431a      	orrs	r2, r3
 8000518:	4646      	mov	r6, r8
 800051a:	087b      	lsrs	r3, r7, #1
 800051c:	e00e      	b.n	800053c <__udivmoddi4+0xfc>
 800051e:	42ab      	cmp	r3, r5
 8000520:	d101      	bne.n	8000526 <__udivmoddi4+0xe6>
 8000522:	42a2      	cmp	r2, r4
 8000524:	d80c      	bhi.n	8000540 <__udivmoddi4+0x100>
 8000526:	1aa4      	subs	r4, r4, r2
 8000528:	419d      	sbcs	r5, r3
 800052a:	2001      	movs	r0, #1
 800052c:	1924      	adds	r4, r4, r4
 800052e:	416d      	adcs	r5, r5
 8000530:	2100      	movs	r1, #0
 8000532:	3e01      	subs	r6, #1
 8000534:	1824      	adds	r4, r4, r0
 8000536:	414d      	adcs	r5, r1
 8000538:	2e00      	cmp	r6, #0
 800053a:	d006      	beq.n	800054a <__udivmoddi4+0x10a>
 800053c:	42ab      	cmp	r3, r5
 800053e:	d9ee      	bls.n	800051e <__udivmoddi4+0xde>
 8000540:	3e01      	subs	r6, #1
 8000542:	1924      	adds	r4, r4, r4
 8000544:	416d      	adcs	r5, r5
 8000546:	2e00      	cmp	r6, #0
 8000548:	d1f8      	bne.n	800053c <__udivmoddi4+0xfc>
 800054a:	9800      	ldr	r0, [sp, #0]
 800054c:	9901      	ldr	r1, [sp, #4]
 800054e:	465b      	mov	r3, fp
 8000550:	1900      	adds	r0, r0, r4
 8000552:	4169      	adcs	r1, r5
 8000554:	2b00      	cmp	r3, #0
 8000556:	db24      	blt.n	80005a2 <__udivmoddi4+0x162>
 8000558:	002b      	movs	r3, r5
 800055a:	465a      	mov	r2, fp
 800055c:	4644      	mov	r4, r8
 800055e:	40d3      	lsrs	r3, r2
 8000560:	002a      	movs	r2, r5
 8000562:	40e2      	lsrs	r2, r4
 8000564:	001c      	movs	r4, r3
 8000566:	465b      	mov	r3, fp
 8000568:	0015      	movs	r5, r2
 800056a:	2b00      	cmp	r3, #0
 800056c:	db2a      	blt.n	80005c4 <__udivmoddi4+0x184>
 800056e:	0026      	movs	r6, r4
 8000570:	409e      	lsls	r6, r3
 8000572:	0033      	movs	r3, r6
 8000574:	0026      	movs	r6, r4
 8000576:	4647      	mov	r7, r8
 8000578:	40be      	lsls	r6, r7
 800057a:	0032      	movs	r2, r6
 800057c:	1a80      	subs	r0, r0, r2
 800057e:	4199      	sbcs	r1, r3
 8000580:	9000      	str	r0, [sp, #0]
 8000582:	9101      	str	r1, [sp, #4]
 8000584:	e79e      	b.n	80004c4 <__udivmoddi4+0x84>
 8000586:	42a3      	cmp	r3, r4
 8000588:	d8bc      	bhi.n	8000504 <__udivmoddi4+0xc4>
 800058a:	e782      	b.n	8000492 <__udivmoddi4+0x52>
 800058c:	4642      	mov	r2, r8
 800058e:	2320      	movs	r3, #32
 8000590:	2100      	movs	r1, #0
 8000592:	1a9b      	subs	r3, r3, r2
 8000594:	2200      	movs	r2, #0
 8000596:	9100      	str	r1, [sp, #0]
 8000598:	9201      	str	r2, [sp, #4]
 800059a:	2201      	movs	r2, #1
 800059c:	40da      	lsrs	r2, r3
 800059e:	9201      	str	r2, [sp, #4]
 80005a0:	e785      	b.n	80004ae <__udivmoddi4+0x6e>
 80005a2:	4642      	mov	r2, r8
 80005a4:	2320      	movs	r3, #32
 80005a6:	1a9b      	subs	r3, r3, r2
 80005a8:	002a      	movs	r2, r5
 80005aa:	4646      	mov	r6, r8
 80005ac:	409a      	lsls	r2, r3
 80005ae:	0023      	movs	r3, r4
 80005b0:	40f3      	lsrs	r3, r6
 80005b2:	4644      	mov	r4, r8
 80005b4:	4313      	orrs	r3, r2
 80005b6:	002a      	movs	r2, r5
 80005b8:	40e2      	lsrs	r2, r4
 80005ba:	001c      	movs	r4, r3
 80005bc:	465b      	mov	r3, fp
 80005be:	0015      	movs	r5, r2
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	dad4      	bge.n	800056e <__udivmoddi4+0x12e>
 80005c4:	4642      	mov	r2, r8
 80005c6:	002f      	movs	r7, r5
 80005c8:	2320      	movs	r3, #32
 80005ca:	0026      	movs	r6, r4
 80005cc:	4097      	lsls	r7, r2
 80005ce:	1a9b      	subs	r3, r3, r2
 80005d0:	40de      	lsrs	r6, r3
 80005d2:	003b      	movs	r3, r7
 80005d4:	4333      	orrs	r3, r6
 80005d6:	e7cd      	b.n	8000574 <__udivmoddi4+0x134>

080005d8 <__aeabi_fdiv>:
 80005d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005da:	464f      	mov	r7, r9
 80005dc:	4646      	mov	r6, r8
 80005de:	46d6      	mov	lr, sl
 80005e0:	0244      	lsls	r4, r0, #9
 80005e2:	b5c0      	push	{r6, r7, lr}
 80005e4:	0047      	lsls	r7, r0, #1
 80005e6:	1c0e      	adds	r6, r1, #0
 80005e8:	0a64      	lsrs	r4, r4, #9
 80005ea:	0e3f      	lsrs	r7, r7, #24
 80005ec:	0fc5      	lsrs	r5, r0, #31
 80005ee:	2f00      	cmp	r7, #0
 80005f0:	d03c      	beq.n	800066c <__aeabi_fdiv+0x94>
 80005f2:	2fff      	cmp	r7, #255	@ 0xff
 80005f4:	d042      	beq.n	800067c <__aeabi_fdiv+0xa4>
 80005f6:	2300      	movs	r3, #0
 80005f8:	2280      	movs	r2, #128	@ 0x80
 80005fa:	4699      	mov	r9, r3
 80005fc:	469a      	mov	sl, r3
 80005fe:	00e4      	lsls	r4, r4, #3
 8000600:	04d2      	lsls	r2, r2, #19
 8000602:	4314      	orrs	r4, r2
 8000604:	3f7f      	subs	r7, #127	@ 0x7f
 8000606:	0273      	lsls	r3, r6, #9
 8000608:	0a5b      	lsrs	r3, r3, #9
 800060a:	4698      	mov	r8, r3
 800060c:	0073      	lsls	r3, r6, #1
 800060e:	0e1b      	lsrs	r3, r3, #24
 8000610:	0ff6      	lsrs	r6, r6, #31
 8000612:	2b00      	cmp	r3, #0
 8000614:	d01b      	beq.n	800064e <__aeabi_fdiv+0x76>
 8000616:	2bff      	cmp	r3, #255	@ 0xff
 8000618:	d013      	beq.n	8000642 <__aeabi_fdiv+0x6a>
 800061a:	4642      	mov	r2, r8
 800061c:	2180      	movs	r1, #128	@ 0x80
 800061e:	00d2      	lsls	r2, r2, #3
 8000620:	04c9      	lsls	r1, r1, #19
 8000622:	4311      	orrs	r1, r2
 8000624:	4688      	mov	r8, r1
 8000626:	2000      	movs	r0, #0
 8000628:	3b7f      	subs	r3, #127	@ 0x7f
 800062a:	0029      	movs	r1, r5
 800062c:	1aff      	subs	r7, r7, r3
 800062e:	464b      	mov	r3, r9
 8000630:	4071      	eors	r1, r6
 8000632:	b2c9      	uxtb	r1, r1
 8000634:	2b0f      	cmp	r3, #15
 8000636:	d900      	bls.n	800063a <__aeabi_fdiv+0x62>
 8000638:	e0b5      	b.n	80007a6 <__aeabi_fdiv+0x1ce>
 800063a:	4a74      	ldr	r2, [pc, #464]	@ (800080c <__aeabi_fdiv+0x234>)
 800063c:	009b      	lsls	r3, r3, #2
 800063e:	58d3      	ldr	r3, [r2, r3]
 8000640:	469f      	mov	pc, r3
 8000642:	4643      	mov	r3, r8
 8000644:	2b00      	cmp	r3, #0
 8000646:	d13f      	bne.n	80006c8 <__aeabi_fdiv+0xf0>
 8000648:	3fff      	subs	r7, #255	@ 0xff
 800064a:	3302      	adds	r3, #2
 800064c:	e003      	b.n	8000656 <__aeabi_fdiv+0x7e>
 800064e:	4643      	mov	r3, r8
 8000650:	2b00      	cmp	r3, #0
 8000652:	d12d      	bne.n	80006b0 <__aeabi_fdiv+0xd8>
 8000654:	2301      	movs	r3, #1
 8000656:	0029      	movs	r1, r5
 8000658:	464a      	mov	r2, r9
 800065a:	4071      	eors	r1, r6
 800065c:	b2c9      	uxtb	r1, r1
 800065e:	431a      	orrs	r2, r3
 8000660:	2a0e      	cmp	r2, #14
 8000662:	d838      	bhi.n	80006d6 <__aeabi_fdiv+0xfe>
 8000664:	486a      	ldr	r0, [pc, #424]	@ (8000810 <__aeabi_fdiv+0x238>)
 8000666:	0092      	lsls	r2, r2, #2
 8000668:	5882      	ldr	r2, [r0, r2]
 800066a:	4697      	mov	pc, r2
 800066c:	2c00      	cmp	r4, #0
 800066e:	d113      	bne.n	8000698 <__aeabi_fdiv+0xc0>
 8000670:	2304      	movs	r3, #4
 8000672:	4699      	mov	r9, r3
 8000674:	3b03      	subs	r3, #3
 8000676:	2700      	movs	r7, #0
 8000678:	469a      	mov	sl, r3
 800067a:	e7c4      	b.n	8000606 <__aeabi_fdiv+0x2e>
 800067c:	2c00      	cmp	r4, #0
 800067e:	d105      	bne.n	800068c <__aeabi_fdiv+0xb4>
 8000680:	2308      	movs	r3, #8
 8000682:	4699      	mov	r9, r3
 8000684:	3b06      	subs	r3, #6
 8000686:	27ff      	movs	r7, #255	@ 0xff
 8000688:	469a      	mov	sl, r3
 800068a:	e7bc      	b.n	8000606 <__aeabi_fdiv+0x2e>
 800068c:	230c      	movs	r3, #12
 800068e:	4699      	mov	r9, r3
 8000690:	3b09      	subs	r3, #9
 8000692:	27ff      	movs	r7, #255	@ 0xff
 8000694:	469a      	mov	sl, r3
 8000696:	e7b6      	b.n	8000606 <__aeabi_fdiv+0x2e>
 8000698:	0020      	movs	r0, r4
 800069a:	f000 fa3d 	bl	8000b18 <__clzsi2>
 800069e:	2776      	movs	r7, #118	@ 0x76
 80006a0:	1f43      	subs	r3, r0, #5
 80006a2:	409c      	lsls	r4, r3
 80006a4:	2300      	movs	r3, #0
 80006a6:	427f      	negs	r7, r7
 80006a8:	4699      	mov	r9, r3
 80006aa:	469a      	mov	sl, r3
 80006ac:	1a3f      	subs	r7, r7, r0
 80006ae:	e7aa      	b.n	8000606 <__aeabi_fdiv+0x2e>
 80006b0:	4640      	mov	r0, r8
 80006b2:	f000 fa31 	bl	8000b18 <__clzsi2>
 80006b6:	4642      	mov	r2, r8
 80006b8:	1f43      	subs	r3, r0, #5
 80006ba:	409a      	lsls	r2, r3
 80006bc:	2376      	movs	r3, #118	@ 0x76
 80006be:	425b      	negs	r3, r3
 80006c0:	1a1b      	subs	r3, r3, r0
 80006c2:	4690      	mov	r8, r2
 80006c4:	2000      	movs	r0, #0
 80006c6:	e7b0      	b.n	800062a <__aeabi_fdiv+0x52>
 80006c8:	2303      	movs	r3, #3
 80006ca:	464a      	mov	r2, r9
 80006cc:	431a      	orrs	r2, r3
 80006ce:	4691      	mov	r9, r2
 80006d0:	2003      	movs	r0, #3
 80006d2:	33fc      	adds	r3, #252	@ 0xfc
 80006d4:	e7a9      	b.n	800062a <__aeabi_fdiv+0x52>
 80006d6:	000d      	movs	r5, r1
 80006d8:	20ff      	movs	r0, #255	@ 0xff
 80006da:	2200      	movs	r2, #0
 80006dc:	05c0      	lsls	r0, r0, #23
 80006de:	07ed      	lsls	r5, r5, #31
 80006e0:	4310      	orrs	r0, r2
 80006e2:	4328      	orrs	r0, r5
 80006e4:	bce0      	pop	{r5, r6, r7}
 80006e6:	46ba      	mov	sl, r7
 80006e8:	46b1      	mov	r9, r6
 80006ea:	46a8      	mov	r8, r5
 80006ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006ee:	000d      	movs	r5, r1
 80006f0:	2000      	movs	r0, #0
 80006f2:	2200      	movs	r2, #0
 80006f4:	e7f2      	b.n	80006dc <__aeabi_fdiv+0x104>
 80006f6:	4653      	mov	r3, sl
 80006f8:	2b02      	cmp	r3, #2
 80006fa:	d0ed      	beq.n	80006d8 <__aeabi_fdiv+0x100>
 80006fc:	2b03      	cmp	r3, #3
 80006fe:	d033      	beq.n	8000768 <__aeabi_fdiv+0x190>
 8000700:	46a0      	mov	r8, r4
 8000702:	2b01      	cmp	r3, #1
 8000704:	d105      	bne.n	8000712 <__aeabi_fdiv+0x13a>
 8000706:	2000      	movs	r0, #0
 8000708:	2200      	movs	r2, #0
 800070a:	e7e7      	b.n	80006dc <__aeabi_fdiv+0x104>
 800070c:	0035      	movs	r5, r6
 800070e:	2803      	cmp	r0, #3
 8000710:	d07a      	beq.n	8000808 <__aeabi_fdiv+0x230>
 8000712:	003b      	movs	r3, r7
 8000714:	337f      	adds	r3, #127	@ 0x7f
 8000716:	2b00      	cmp	r3, #0
 8000718:	dd2d      	ble.n	8000776 <__aeabi_fdiv+0x19e>
 800071a:	4642      	mov	r2, r8
 800071c:	0752      	lsls	r2, r2, #29
 800071e:	d007      	beq.n	8000730 <__aeabi_fdiv+0x158>
 8000720:	220f      	movs	r2, #15
 8000722:	4641      	mov	r1, r8
 8000724:	400a      	ands	r2, r1
 8000726:	2a04      	cmp	r2, #4
 8000728:	d002      	beq.n	8000730 <__aeabi_fdiv+0x158>
 800072a:	2204      	movs	r2, #4
 800072c:	4694      	mov	ip, r2
 800072e:	44e0      	add	r8, ip
 8000730:	4642      	mov	r2, r8
 8000732:	0112      	lsls	r2, r2, #4
 8000734:	d505      	bpl.n	8000742 <__aeabi_fdiv+0x16a>
 8000736:	4642      	mov	r2, r8
 8000738:	4b36      	ldr	r3, [pc, #216]	@ (8000814 <__aeabi_fdiv+0x23c>)
 800073a:	401a      	ands	r2, r3
 800073c:	003b      	movs	r3, r7
 800073e:	4690      	mov	r8, r2
 8000740:	3380      	adds	r3, #128	@ 0x80
 8000742:	2bfe      	cmp	r3, #254	@ 0xfe
 8000744:	dcc8      	bgt.n	80006d8 <__aeabi_fdiv+0x100>
 8000746:	4642      	mov	r2, r8
 8000748:	0192      	lsls	r2, r2, #6
 800074a:	0a52      	lsrs	r2, r2, #9
 800074c:	b2d8      	uxtb	r0, r3
 800074e:	e7c5      	b.n	80006dc <__aeabi_fdiv+0x104>
 8000750:	2280      	movs	r2, #128	@ 0x80
 8000752:	2500      	movs	r5, #0
 8000754:	20ff      	movs	r0, #255	@ 0xff
 8000756:	03d2      	lsls	r2, r2, #15
 8000758:	e7c0      	b.n	80006dc <__aeabi_fdiv+0x104>
 800075a:	2280      	movs	r2, #128	@ 0x80
 800075c:	03d2      	lsls	r2, r2, #15
 800075e:	4214      	tst	r4, r2
 8000760:	d002      	beq.n	8000768 <__aeabi_fdiv+0x190>
 8000762:	4643      	mov	r3, r8
 8000764:	4213      	tst	r3, r2
 8000766:	d049      	beq.n	80007fc <__aeabi_fdiv+0x224>
 8000768:	2280      	movs	r2, #128	@ 0x80
 800076a:	03d2      	lsls	r2, r2, #15
 800076c:	4322      	orrs	r2, r4
 800076e:	0252      	lsls	r2, r2, #9
 8000770:	20ff      	movs	r0, #255	@ 0xff
 8000772:	0a52      	lsrs	r2, r2, #9
 8000774:	e7b2      	b.n	80006dc <__aeabi_fdiv+0x104>
 8000776:	2201      	movs	r2, #1
 8000778:	1ad3      	subs	r3, r2, r3
 800077a:	2b1b      	cmp	r3, #27
 800077c:	dcc3      	bgt.n	8000706 <__aeabi_fdiv+0x12e>
 800077e:	4642      	mov	r2, r8
 8000780:	40da      	lsrs	r2, r3
 8000782:	4643      	mov	r3, r8
 8000784:	379e      	adds	r7, #158	@ 0x9e
 8000786:	40bb      	lsls	r3, r7
 8000788:	1e59      	subs	r1, r3, #1
 800078a:	418b      	sbcs	r3, r1
 800078c:	431a      	orrs	r2, r3
 800078e:	0753      	lsls	r3, r2, #29
 8000790:	d004      	beq.n	800079c <__aeabi_fdiv+0x1c4>
 8000792:	230f      	movs	r3, #15
 8000794:	4013      	ands	r3, r2
 8000796:	2b04      	cmp	r3, #4
 8000798:	d000      	beq.n	800079c <__aeabi_fdiv+0x1c4>
 800079a:	3204      	adds	r2, #4
 800079c:	0153      	lsls	r3, r2, #5
 800079e:	d529      	bpl.n	80007f4 <__aeabi_fdiv+0x21c>
 80007a0:	2001      	movs	r0, #1
 80007a2:	2200      	movs	r2, #0
 80007a4:	e79a      	b.n	80006dc <__aeabi_fdiv+0x104>
 80007a6:	4642      	mov	r2, r8
 80007a8:	0163      	lsls	r3, r4, #5
 80007aa:	0155      	lsls	r5, r2, #5
 80007ac:	42ab      	cmp	r3, r5
 80007ae:	d215      	bcs.n	80007dc <__aeabi_fdiv+0x204>
 80007b0:	201b      	movs	r0, #27
 80007b2:	2200      	movs	r2, #0
 80007b4:	3f01      	subs	r7, #1
 80007b6:	2601      	movs	r6, #1
 80007b8:	001c      	movs	r4, r3
 80007ba:	0052      	lsls	r2, r2, #1
 80007bc:	005b      	lsls	r3, r3, #1
 80007be:	2c00      	cmp	r4, #0
 80007c0:	db01      	blt.n	80007c6 <__aeabi_fdiv+0x1ee>
 80007c2:	429d      	cmp	r5, r3
 80007c4:	d801      	bhi.n	80007ca <__aeabi_fdiv+0x1f2>
 80007c6:	1b5b      	subs	r3, r3, r5
 80007c8:	4332      	orrs	r2, r6
 80007ca:	3801      	subs	r0, #1
 80007cc:	2800      	cmp	r0, #0
 80007ce:	d1f3      	bne.n	80007b8 <__aeabi_fdiv+0x1e0>
 80007d0:	1e58      	subs	r0, r3, #1
 80007d2:	4183      	sbcs	r3, r0
 80007d4:	4313      	orrs	r3, r2
 80007d6:	4698      	mov	r8, r3
 80007d8:	000d      	movs	r5, r1
 80007da:	e79a      	b.n	8000712 <__aeabi_fdiv+0x13a>
 80007dc:	201a      	movs	r0, #26
 80007de:	2201      	movs	r2, #1
 80007e0:	1b5b      	subs	r3, r3, r5
 80007e2:	e7e8      	b.n	80007b6 <__aeabi_fdiv+0x1de>
 80007e4:	3b02      	subs	r3, #2
 80007e6:	425a      	negs	r2, r3
 80007e8:	4153      	adcs	r3, r2
 80007ea:	425b      	negs	r3, r3
 80007ec:	0035      	movs	r5, r6
 80007ee:	2200      	movs	r2, #0
 80007f0:	b2d8      	uxtb	r0, r3
 80007f2:	e773      	b.n	80006dc <__aeabi_fdiv+0x104>
 80007f4:	0192      	lsls	r2, r2, #6
 80007f6:	2000      	movs	r0, #0
 80007f8:	0a52      	lsrs	r2, r2, #9
 80007fa:	e76f      	b.n	80006dc <__aeabi_fdiv+0x104>
 80007fc:	431a      	orrs	r2, r3
 80007fe:	0252      	lsls	r2, r2, #9
 8000800:	0035      	movs	r5, r6
 8000802:	20ff      	movs	r0, #255	@ 0xff
 8000804:	0a52      	lsrs	r2, r2, #9
 8000806:	e769      	b.n	80006dc <__aeabi_fdiv+0x104>
 8000808:	4644      	mov	r4, r8
 800080a:	e7ad      	b.n	8000768 <__aeabi_fdiv+0x190>
 800080c:	080086fc 	.word	0x080086fc
 8000810:	0800873c 	.word	0x0800873c
 8000814:	f7ffffff 	.word	0xf7ffffff

08000818 <__aeabi_fmul>:
 8000818:	b5f0      	push	{r4, r5, r6, r7, lr}
 800081a:	464f      	mov	r7, r9
 800081c:	4646      	mov	r6, r8
 800081e:	46d6      	mov	lr, sl
 8000820:	0243      	lsls	r3, r0, #9
 8000822:	0a5b      	lsrs	r3, r3, #9
 8000824:	0045      	lsls	r5, r0, #1
 8000826:	b5c0      	push	{r6, r7, lr}
 8000828:	4699      	mov	r9, r3
 800082a:	1c0f      	adds	r7, r1, #0
 800082c:	0e2d      	lsrs	r5, r5, #24
 800082e:	0fc6      	lsrs	r6, r0, #31
 8000830:	2d00      	cmp	r5, #0
 8000832:	d100      	bne.n	8000836 <__aeabi_fmul+0x1e>
 8000834:	e088      	b.n	8000948 <__aeabi_fmul+0x130>
 8000836:	2dff      	cmp	r5, #255	@ 0xff
 8000838:	d100      	bne.n	800083c <__aeabi_fmul+0x24>
 800083a:	e08d      	b.n	8000958 <__aeabi_fmul+0x140>
 800083c:	2280      	movs	r2, #128	@ 0x80
 800083e:	00db      	lsls	r3, r3, #3
 8000840:	04d2      	lsls	r2, r2, #19
 8000842:	431a      	orrs	r2, r3
 8000844:	2300      	movs	r3, #0
 8000846:	4691      	mov	r9, r2
 8000848:	4698      	mov	r8, r3
 800084a:	469a      	mov	sl, r3
 800084c:	3d7f      	subs	r5, #127	@ 0x7f
 800084e:	027c      	lsls	r4, r7, #9
 8000850:	007b      	lsls	r3, r7, #1
 8000852:	0a64      	lsrs	r4, r4, #9
 8000854:	0e1b      	lsrs	r3, r3, #24
 8000856:	0fff      	lsrs	r7, r7, #31
 8000858:	2b00      	cmp	r3, #0
 800085a:	d068      	beq.n	800092e <__aeabi_fmul+0x116>
 800085c:	2bff      	cmp	r3, #255	@ 0xff
 800085e:	d021      	beq.n	80008a4 <__aeabi_fmul+0x8c>
 8000860:	2280      	movs	r2, #128	@ 0x80
 8000862:	00e4      	lsls	r4, r4, #3
 8000864:	04d2      	lsls	r2, r2, #19
 8000866:	4314      	orrs	r4, r2
 8000868:	4642      	mov	r2, r8
 800086a:	3b7f      	subs	r3, #127	@ 0x7f
 800086c:	195b      	adds	r3, r3, r5
 800086e:	2100      	movs	r1, #0
 8000870:	1c5d      	adds	r5, r3, #1
 8000872:	2a0a      	cmp	r2, #10
 8000874:	dc2e      	bgt.n	80008d4 <__aeabi_fmul+0xbc>
 8000876:	407e      	eors	r6, r7
 8000878:	4642      	mov	r2, r8
 800087a:	2a02      	cmp	r2, #2
 800087c:	dc23      	bgt.n	80008c6 <__aeabi_fmul+0xae>
 800087e:	3a01      	subs	r2, #1
 8000880:	2a01      	cmp	r2, #1
 8000882:	d900      	bls.n	8000886 <__aeabi_fmul+0x6e>
 8000884:	e0bd      	b.n	8000a02 <__aeabi_fmul+0x1ea>
 8000886:	2902      	cmp	r1, #2
 8000888:	d06e      	beq.n	8000968 <__aeabi_fmul+0x150>
 800088a:	2901      	cmp	r1, #1
 800088c:	d12c      	bne.n	80008e8 <__aeabi_fmul+0xd0>
 800088e:	2000      	movs	r0, #0
 8000890:	2200      	movs	r2, #0
 8000892:	05c0      	lsls	r0, r0, #23
 8000894:	07f6      	lsls	r6, r6, #31
 8000896:	4310      	orrs	r0, r2
 8000898:	4330      	orrs	r0, r6
 800089a:	bce0      	pop	{r5, r6, r7}
 800089c:	46ba      	mov	sl, r7
 800089e:	46b1      	mov	r9, r6
 80008a0:	46a8      	mov	r8, r5
 80008a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80008a4:	002b      	movs	r3, r5
 80008a6:	33ff      	adds	r3, #255	@ 0xff
 80008a8:	2c00      	cmp	r4, #0
 80008aa:	d065      	beq.n	8000978 <__aeabi_fmul+0x160>
 80008ac:	2203      	movs	r2, #3
 80008ae:	4641      	mov	r1, r8
 80008b0:	4311      	orrs	r1, r2
 80008b2:	0032      	movs	r2, r6
 80008b4:	3501      	adds	r5, #1
 80008b6:	4688      	mov	r8, r1
 80008b8:	407a      	eors	r2, r7
 80008ba:	35ff      	adds	r5, #255	@ 0xff
 80008bc:	290a      	cmp	r1, #10
 80008be:	dd00      	ble.n	80008c2 <__aeabi_fmul+0xaa>
 80008c0:	e0d8      	b.n	8000a74 <__aeabi_fmul+0x25c>
 80008c2:	0016      	movs	r6, r2
 80008c4:	2103      	movs	r1, #3
 80008c6:	4640      	mov	r0, r8
 80008c8:	2201      	movs	r2, #1
 80008ca:	4082      	lsls	r2, r0
 80008cc:	20a6      	movs	r0, #166	@ 0xa6
 80008ce:	00c0      	lsls	r0, r0, #3
 80008d0:	4202      	tst	r2, r0
 80008d2:	d020      	beq.n	8000916 <__aeabi_fmul+0xfe>
 80008d4:	4653      	mov	r3, sl
 80008d6:	2b02      	cmp	r3, #2
 80008d8:	d046      	beq.n	8000968 <__aeabi_fmul+0x150>
 80008da:	2b03      	cmp	r3, #3
 80008dc:	d100      	bne.n	80008e0 <__aeabi_fmul+0xc8>
 80008de:	e0bb      	b.n	8000a58 <__aeabi_fmul+0x240>
 80008e0:	4651      	mov	r1, sl
 80008e2:	464c      	mov	r4, r9
 80008e4:	2901      	cmp	r1, #1
 80008e6:	d0d2      	beq.n	800088e <__aeabi_fmul+0x76>
 80008e8:	002b      	movs	r3, r5
 80008ea:	337f      	adds	r3, #127	@ 0x7f
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	dd70      	ble.n	80009d2 <__aeabi_fmul+0x1ba>
 80008f0:	0762      	lsls	r2, r4, #29
 80008f2:	d004      	beq.n	80008fe <__aeabi_fmul+0xe6>
 80008f4:	220f      	movs	r2, #15
 80008f6:	4022      	ands	r2, r4
 80008f8:	2a04      	cmp	r2, #4
 80008fa:	d000      	beq.n	80008fe <__aeabi_fmul+0xe6>
 80008fc:	3404      	adds	r4, #4
 80008fe:	0122      	lsls	r2, r4, #4
 8000900:	d503      	bpl.n	800090a <__aeabi_fmul+0xf2>
 8000902:	4b63      	ldr	r3, [pc, #396]	@ (8000a90 <__aeabi_fmul+0x278>)
 8000904:	401c      	ands	r4, r3
 8000906:	002b      	movs	r3, r5
 8000908:	3380      	adds	r3, #128	@ 0x80
 800090a:	2bfe      	cmp	r3, #254	@ 0xfe
 800090c:	dc2c      	bgt.n	8000968 <__aeabi_fmul+0x150>
 800090e:	01a2      	lsls	r2, r4, #6
 8000910:	0a52      	lsrs	r2, r2, #9
 8000912:	b2d8      	uxtb	r0, r3
 8000914:	e7bd      	b.n	8000892 <__aeabi_fmul+0x7a>
 8000916:	2090      	movs	r0, #144	@ 0x90
 8000918:	0080      	lsls	r0, r0, #2
 800091a:	4202      	tst	r2, r0
 800091c:	d127      	bne.n	800096e <__aeabi_fmul+0x156>
 800091e:	38b9      	subs	r0, #185	@ 0xb9
 8000920:	38ff      	subs	r0, #255	@ 0xff
 8000922:	4210      	tst	r0, r2
 8000924:	d06d      	beq.n	8000a02 <__aeabi_fmul+0x1ea>
 8000926:	003e      	movs	r6, r7
 8000928:	46a1      	mov	r9, r4
 800092a:	468a      	mov	sl, r1
 800092c:	e7d2      	b.n	80008d4 <__aeabi_fmul+0xbc>
 800092e:	2c00      	cmp	r4, #0
 8000930:	d141      	bne.n	80009b6 <__aeabi_fmul+0x19e>
 8000932:	2301      	movs	r3, #1
 8000934:	4642      	mov	r2, r8
 8000936:	431a      	orrs	r2, r3
 8000938:	4690      	mov	r8, r2
 800093a:	002b      	movs	r3, r5
 800093c:	4642      	mov	r2, r8
 800093e:	2101      	movs	r1, #1
 8000940:	1c5d      	adds	r5, r3, #1
 8000942:	2a0a      	cmp	r2, #10
 8000944:	dd97      	ble.n	8000876 <__aeabi_fmul+0x5e>
 8000946:	e7c5      	b.n	80008d4 <__aeabi_fmul+0xbc>
 8000948:	2b00      	cmp	r3, #0
 800094a:	d126      	bne.n	800099a <__aeabi_fmul+0x182>
 800094c:	2304      	movs	r3, #4
 800094e:	4698      	mov	r8, r3
 8000950:	3b03      	subs	r3, #3
 8000952:	2500      	movs	r5, #0
 8000954:	469a      	mov	sl, r3
 8000956:	e77a      	b.n	800084e <__aeabi_fmul+0x36>
 8000958:	2b00      	cmp	r3, #0
 800095a:	d118      	bne.n	800098e <__aeabi_fmul+0x176>
 800095c:	2308      	movs	r3, #8
 800095e:	4698      	mov	r8, r3
 8000960:	3b06      	subs	r3, #6
 8000962:	25ff      	movs	r5, #255	@ 0xff
 8000964:	469a      	mov	sl, r3
 8000966:	e772      	b.n	800084e <__aeabi_fmul+0x36>
 8000968:	20ff      	movs	r0, #255	@ 0xff
 800096a:	2200      	movs	r2, #0
 800096c:	e791      	b.n	8000892 <__aeabi_fmul+0x7a>
 800096e:	2280      	movs	r2, #128	@ 0x80
 8000970:	2600      	movs	r6, #0
 8000972:	20ff      	movs	r0, #255	@ 0xff
 8000974:	03d2      	lsls	r2, r2, #15
 8000976:	e78c      	b.n	8000892 <__aeabi_fmul+0x7a>
 8000978:	4641      	mov	r1, r8
 800097a:	2202      	movs	r2, #2
 800097c:	3501      	adds	r5, #1
 800097e:	4311      	orrs	r1, r2
 8000980:	4688      	mov	r8, r1
 8000982:	35ff      	adds	r5, #255	@ 0xff
 8000984:	290a      	cmp	r1, #10
 8000986:	dca5      	bgt.n	80008d4 <__aeabi_fmul+0xbc>
 8000988:	2102      	movs	r1, #2
 800098a:	407e      	eors	r6, r7
 800098c:	e774      	b.n	8000878 <__aeabi_fmul+0x60>
 800098e:	230c      	movs	r3, #12
 8000990:	4698      	mov	r8, r3
 8000992:	3b09      	subs	r3, #9
 8000994:	25ff      	movs	r5, #255	@ 0xff
 8000996:	469a      	mov	sl, r3
 8000998:	e759      	b.n	800084e <__aeabi_fmul+0x36>
 800099a:	0018      	movs	r0, r3
 800099c:	f000 f8bc 	bl	8000b18 <__clzsi2>
 80009a0:	464a      	mov	r2, r9
 80009a2:	1f43      	subs	r3, r0, #5
 80009a4:	2576      	movs	r5, #118	@ 0x76
 80009a6:	409a      	lsls	r2, r3
 80009a8:	2300      	movs	r3, #0
 80009aa:	426d      	negs	r5, r5
 80009ac:	4691      	mov	r9, r2
 80009ae:	4698      	mov	r8, r3
 80009b0:	469a      	mov	sl, r3
 80009b2:	1a2d      	subs	r5, r5, r0
 80009b4:	e74b      	b.n	800084e <__aeabi_fmul+0x36>
 80009b6:	0020      	movs	r0, r4
 80009b8:	f000 f8ae 	bl	8000b18 <__clzsi2>
 80009bc:	4642      	mov	r2, r8
 80009be:	1f43      	subs	r3, r0, #5
 80009c0:	409c      	lsls	r4, r3
 80009c2:	1a2b      	subs	r3, r5, r0
 80009c4:	3b76      	subs	r3, #118	@ 0x76
 80009c6:	2100      	movs	r1, #0
 80009c8:	1c5d      	adds	r5, r3, #1
 80009ca:	2a0a      	cmp	r2, #10
 80009cc:	dc00      	bgt.n	80009d0 <__aeabi_fmul+0x1b8>
 80009ce:	e752      	b.n	8000876 <__aeabi_fmul+0x5e>
 80009d0:	e780      	b.n	80008d4 <__aeabi_fmul+0xbc>
 80009d2:	2201      	movs	r2, #1
 80009d4:	1ad3      	subs	r3, r2, r3
 80009d6:	2b1b      	cmp	r3, #27
 80009d8:	dd00      	ble.n	80009dc <__aeabi_fmul+0x1c4>
 80009da:	e758      	b.n	800088e <__aeabi_fmul+0x76>
 80009dc:	359e      	adds	r5, #158	@ 0x9e
 80009de:	0022      	movs	r2, r4
 80009e0:	40ac      	lsls	r4, r5
 80009e2:	40da      	lsrs	r2, r3
 80009e4:	1e63      	subs	r3, r4, #1
 80009e6:	419c      	sbcs	r4, r3
 80009e8:	4322      	orrs	r2, r4
 80009ea:	0753      	lsls	r3, r2, #29
 80009ec:	d004      	beq.n	80009f8 <__aeabi_fmul+0x1e0>
 80009ee:	230f      	movs	r3, #15
 80009f0:	4013      	ands	r3, r2
 80009f2:	2b04      	cmp	r3, #4
 80009f4:	d000      	beq.n	80009f8 <__aeabi_fmul+0x1e0>
 80009f6:	3204      	adds	r2, #4
 80009f8:	0153      	lsls	r3, r2, #5
 80009fa:	d537      	bpl.n	8000a6c <__aeabi_fmul+0x254>
 80009fc:	2001      	movs	r0, #1
 80009fe:	2200      	movs	r2, #0
 8000a00:	e747      	b.n	8000892 <__aeabi_fmul+0x7a>
 8000a02:	0c21      	lsrs	r1, r4, #16
 8000a04:	464a      	mov	r2, r9
 8000a06:	0424      	lsls	r4, r4, #16
 8000a08:	0c24      	lsrs	r4, r4, #16
 8000a0a:	0027      	movs	r7, r4
 8000a0c:	0c10      	lsrs	r0, r2, #16
 8000a0e:	0412      	lsls	r2, r2, #16
 8000a10:	0c12      	lsrs	r2, r2, #16
 8000a12:	4344      	muls	r4, r0
 8000a14:	4357      	muls	r7, r2
 8000a16:	4348      	muls	r0, r1
 8000a18:	4351      	muls	r1, r2
 8000a1a:	0c3a      	lsrs	r2, r7, #16
 8000a1c:	1909      	adds	r1, r1, r4
 8000a1e:	1852      	adds	r2, r2, r1
 8000a20:	4294      	cmp	r4, r2
 8000a22:	d903      	bls.n	8000a2c <__aeabi_fmul+0x214>
 8000a24:	2180      	movs	r1, #128	@ 0x80
 8000a26:	0249      	lsls	r1, r1, #9
 8000a28:	468c      	mov	ip, r1
 8000a2a:	4460      	add	r0, ip
 8000a2c:	043f      	lsls	r7, r7, #16
 8000a2e:	0411      	lsls	r1, r2, #16
 8000a30:	0c3f      	lsrs	r7, r7, #16
 8000a32:	19c9      	adds	r1, r1, r7
 8000a34:	018c      	lsls	r4, r1, #6
 8000a36:	1e67      	subs	r7, r4, #1
 8000a38:	41bc      	sbcs	r4, r7
 8000a3a:	0c12      	lsrs	r2, r2, #16
 8000a3c:	0e89      	lsrs	r1, r1, #26
 8000a3e:	1812      	adds	r2, r2, r0
 8000a40:	430c      	orrs	r4, r1
 8000a42:	0192      	lsls	r2, r2, #6
 8000a44:	4314      	orrs	r4, r2
 8000a46:	0112      	lsls	r2, r2, #4
 8000a48:	d50e      	bpl.n	8000a68 <__aeabi_fmul+0x250>
 8000a4a:	2301      	movs	r3, #1
 8000a4c:	0862      	lsrs	r2, r4, #1
 8000a4e:	401c      	ands	r4, r3
 8000a50:	4314      	orrs	r4, r2
 8000a52:	e749      	b.n	80008e8 <__aeabi_fmul+0xd0>
 8000a54:	003e      	movs	r6, r7
 8000a56:	46a1      	mov	r9, r4
 8000a58:	2280      	movs	r2, #128	@ 0x80
 8000a5a:	464b      	mov	r3, r9
 8000a5c:	03d2      	lsls	r2, r2, #15
 8000a5e:	431a      	orrs	r2, r3
 8000a60:	0252      	lsls	r2, r2, #9
 8000a62:	20ff      	movs	r0, #255	@ 0xff
 8000a64:	0a52      	lsrs	r2, r2, #9
 8000a66:	e714      	b.n	8000892 <__aeabi_fmul+0x7a>
 8000a68:	001d      	movs	r5, r3
 8000a6a:	e73d      	b.n	80008e8 <__aeabi_fmul+0xd0>
 8000a6c:	0192      	lsls	r2, r2, #6
 8000a6e:	2000      	movs	r0, #0
 8000a70:	0a52      	lsrs	r2, r2, #9
 8000a72:	e70e      	b.n	8000892 <__aeabi_fmul+0x7a>
 8000a74:	290f      	cmp	r1, #15
 8000a76:	d1ed      	bne.n	8000a54 <__aeabi_fmul+0x23c>
 8000a78:	2280      	movs	r2, #128	@ 0x80
 8000a7a:	464b      	mov	r3, r9
 8000a7c:	03d2      	lsls	r2, r2, #15
 8000a7e:	4213      	tst	r3, r2
 8000a80:	d0ea      	beq.n	8000a58 <__aeabi_fmul+0x240>
 8000a82:	4214      	tst	r4, r2
 8000a84:	d1e8      	bne.n	8000a58 <__aeabi_fmul+0x240>
 8000a86:	003e      	movs	r6, r7
 8000a88:	20ff      	movs	r0, #255	@ 0xff
 8000a8a:	4322      	orrs	r2, r4
 8000a8c:	e701      	b.n	8000892 <__aeabi_fmul+0x7a>
 8000a8e:	46c0      	nop			@ (mov r8, r8)
 8000a90:	f7ffffff 	.word	0xf7ffffff

08000a94 <__aeabi_ui2f>:
 8000a94:	b570      	push	{r4, r5, r6, lr}
 8000a96:	1e04      	subs	r4, r0, #0
 8000a98:	d00e      	beq.n	8000ab8 <__aeabi_ui2f+0x24>
 8000a9a:	f000 f83d 	bl	8000b18 <__clzsi2>
 8000a9e:	239e      	movs	r3, #158	@ 0x9e
 8000aa0:	0001      	movs	r1, r0
 8000aa2:	1a1b      	subs	r3, r3, r0
 8000aa4:	2b96      	cmp	r3, #150	@ 0x96
 8000aa6:	dc0c      	bgt.n	8000ac2 <__aeabi_ui2f+0x2e>
 8000aa8:	2808      	cmp	r0, #8
 8000aaa:	d02f      	beq.n	8000b0c <__aeabi_ui2f+0x78>
 8000aac:	3908      	subs	r1, #8
 8000aae:	408c      	lsls	r4, r1
 8000ab0:	0264      	lsls	r4, r4, #9
 8000ab2:	0a64      	lsrs	r4, r4, #9
 8000ab4:	b2d8      	uxtb	r0, r3
 8000ab6:	e001      	b.n	8000abc <__aeabi_ui2f+0x28>
 8000ab8:	2000      	movs	r0, #0
 8000aba:	2400      	movs	r4, #0
 8000abc:	05c0      	lsls	r0, r0, #23
 8000abe:	4320      	orrs	r0, r4
 8000ac0:	bd70      	pop	{r4, r5, r6, pc}
 8000ac2:	2b99      	cmp	r3, #153	@ 0x99
 8000ac4:	dc16      	bgt.n	8000af4 <__aeabi_ui2f+0x60>
 8000ac6:	1f42      	subs	r2, r0, #5
 8000ac8:	2805      	cmp	r0, #5
 8000aca:	d000      	beq.n	8000ace <__aeabi_ui2f+0x3a>
 8000acc:	4094      	lsls	r4, r2
 8000ace:	0022      	movs	r2, r4
 8000ad0:	4810      	ldr	r0, [pc, #64]	@ (8000b14 <__aeabi_ui2f+0x80>)
 8000ad2:	4002      	ands	r2, r0
 8000ad4:	0765      	lsls	r5, r4, #29
 8000ad6:	d009      	beq.n	8000aec <__aeabi_ui2f+0x58>
 8000ad8:	250f      	movs	r5, #15
 8000ada:	402c      	ands	r4, r5
 8000adc:	2c04      	cmp	r4, #4
 8000ade:	d005      	beq.n	8000aec <__aeabi_ui2f+0x58>
 8000ae0:	3204      	adds	r2, #4
 8000ae2:	0154      	lsls	r4, r2, #5
 8000ae4:	d502      	bpl.n	8000aec <__aeabi_ui2f+0x58>
 8000ae6:	239f      	movs	r3, #159	@ 0x9f
 8000ae8:	4002      	ands	r2, r0
 8000aea:	1a5b      	subs	r3, r3, r1
 8000aec:	0192      	lsls	r2, r2, #6
 8000aee:	0a54      	lsrs	r4, r2, #9
 8000af0:	b2d8      	uxtb	r0, r3
 8000af2:	e7e3      	b.n	8000abc <__aeabi_ui2f+0x28>
 8000af4:	0002      	movs	r2, r0
 8000af6:	0020      	movs	r0, r4
 8000af8:	321b      	adds	r2, #27
 8000afa:	4090      	lsls	r0, r2
 8000afc:	0002      	movs	r2, r0
 8000afe:	1e50      	subs	r0, r2, #1
 8000b00:	4182      	sbcs	r2, r0
 8000b02:	2005      	movs	r0, #5
 8000b04:	1a40      	subs	r0, r0, r1
 8000b06:	40c4      	lsrs	r4, r0
 8000b08:	4314      	orrs	r4, r2
 8000b0a:	e7e0      	b.n	8000ace <__aeabi_ui2f+0x3a>
 8000b0c:	0264      	lsls	r4, r4, #9
 8000b0e:	2096      	movs	r0, #150	@ 0x96
 8000b10:	0a64      	lsrs	r4, r4, #9
 8000b12:	e7d3      	b.n	8000abc <__aeabi_ui2f+0x28>
 8000b14:	fbffffff 	.word	0xfbffffff

08000b18 <__clzsi2>:
 8000b18:	211c      	movs	r1, #28
 8000b1a:	2301      	movs	r3, #1
 8000b1c:	041b      	lsls	r3, r3, #16
 8000b1e:	4298      	cmp	r0, r3
 8000b20:	d301      	bcc.n	8000b26 <__clzsi2+0xe>
 8000b22:	0c00      	lsrs	r0, r0, #16
 8000b24:	3910      	subs	r1, #16
 8000b26:	0a1b      	lsrs	r3, r3, #8
 8000b28:	4298      	cmp	r0, r3
 8000b2a:	d301      	bcc.n	8000b30 <__clzsi2+0x18>
 8000b2c:	0a00      	lsrs	r0, r0, #8
 8000b2e:	3908      	subs	r1, #8
 8000b30:	091b      	lsrs	r3, r3, #4
 8000b32:	4298      	cmp	r0, r3
 8000b34:	d301      	bcc.n	8000b3a <__clzsi2+0x22>
 8000b36:	0900      	lsrs	r0, r0, #4
 8000b38:	3904      	subs	r1, #4
 8000b3a:	a202      	add	r2, pc, #8	@ (adr r2, 8000b44 <__clzsi2+0x2c>)
 8000b3c:	5c10      	ldrb	r0, [r2, r0]
 8000b3e:	1840      	adds	r0, r0, r1
 8000b40:	4770      	bx	lr
 8000b42:	46c0      	nop			@ (mov r8, r8)
 8000b44:	02020304 	.word	0x02020304
 8000b48:	01010101 	.word	0x01010101
	...

08000b54 <__clzdi2>:
 8000b54:	b510      	push	{r4, lr}
 8000b56:	2900      	cmp	r1, #0
 8000b58:	d103      	bne.n	8000b62 <__clzdi2+0xe>
 8000b5a:	f7ff ffdd 	bl	8000b18 <__clzsi2>
 8000b5e:	3020      	adds	r0, #32
 8000b60:	e002      	b.n	8000b68 <__clzdi2+0x14>
 8000b62:	0008      	movs	r0, r1
 8000b64:	f7ff ffd8 	bl	8000b18 <__clzsi2>
 8000b68:	bd10      	pop	{r4, pc}
 8000b6a:	46c0      	nop			@ (mov r8, r8)

08000b6c <CC_APP_Nop>:
uint8_t CC_APP_BlinkCnts=CC_APP_LED_INDICATOR_OK_CNTS_BT10MS;	//Variable used to set the board's led blink frequency
CC_APP_Config_t CC_APP_BoardData;								//Handler with the board's data

//FUNCTIONS
void CC_APP_Nop(void* param1, void* param2, void* param3)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b084      	sub	sp, #16
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	60f8      	str	r0, [r7, #12]
 8000b74:	60b9      	str	r1, [r7, #8]
 8000b76:	607a      	str	r2, [r7, #4]
	__asm__("nop");
 8000b78:	46c0      	nop			@ (mov r8, r8)
}
 8000b7a:	46c0      	nop			@ (mov r8, r8)
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	b004      	add	sp, #16
 8000b80:	bd80      	pop	{r7, pc}
	...

08000b84 <CC_APP_BoardLedBlinking>:

void CC_APP_BoardLedBlinking(void* const param1, void* param2, void* param3)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b086      	sub	sp, #24
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	60f8      	str	r0, [r7, #12]
 8000b8c:	60b9      	str	r1, [r7, #8]
 8000b8e:	607a      	str	r2, [r7, #4]
	uint8_t TotalCounts;
	static uint8_t counts=0;				//Static var to keep the value between entries.

	TotalCounts=*((uint8_t*)param1);		//Same TotalCounts on and off
 8000b90:	2117      	movs	r1, #23
 8000b92:	187b      	adds	r3, r7, r1
 8000b94:	68fa      	ldr	r2, [r7, #12]
 8000b96:	7812      	ldrb	r2, [r2, #0]
 8000b98:	701a      	strb	r2, [r3, #0]
	if(counts<TotalCounts)
 8000b9a:	4b0b      	ldr	r3, [pc, #44]	@ (8000bc8 <CC_APP_BoardLedBlinking+0x44>)
 8000b9c:	781b      	ldrb	r3, [r3, #0]
 8000b9e:	187a      	adds	r2, r7, r1
 8000ba0:	7812      	ldrb	r2, [r2, #0]
 8000ba2:	429a      	cmp	r2, r3
 8000ba4:	d906      	bls.n	8000bb4 <CC_APP_BoardLedBlinking+0x30>
	{
		counts++;
 8000ba6:	4b08      	ldr	r3, [pc, #32]	@ (8000bc8 <CC_APP_BoardLedBlinking+0x44>)
 8000ba8:	781b      	ldrb	r3, [r3, #0]
 8000baa:	3301      	adds	r3, #1
 8000bac:	b2da      	uxtb	r2, r3
 8000bae:	4b06      	ldr	r3, [pc, #24]	@ (8000bc8 <CC_APP_BoardLedBlinking+0x44>)
 8000bb0:	701a      	strb	r2, [r3, #0]
	else
	{
		CC_ML_LedBoardToggle();
		counts=0;
	}
}
 8000bb2:	e004      	b.n	8000bbe <CC_APP_BoardLedBlinking+0x3a>
		CC_ML_LedBoardToggle();
 8000bb4:	f001 fdd4 	bl	8002760 <CC_ML_LedBoardToggle>
		counts=0;
 8000bb8:	4b03      	ldr	r3, [pc, #12]	@ (8000bc8 <CC_APP_BoardLedBlinking+0x44>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	701a      	strb	r2, [r3, #0]
}
 8000bbe:	46c0      	nop			@ (mov r8, r8)
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	b006      	add	sp, #24
 8000bc4:	bd80      	pop	{r7, pc}
 8000bc6:	46c0      	nop			@ (mov r8, r8)
 8000bc8:	200000e0 	.word	0x200000e0

08000bcc <CC_APP_SetBoardParam>:

void CC_APP_SetBoardParam(CC_APP_Config_t* const SysData)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b084      	sub	sp, #16
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
	size_t  length;

	length=sizeof(SysData->HwCode);							//Extract the length of the array (already defined like a vector of sizeof(constant to store) length)
 8000bd4:	2311      	movs	r3, #17
 8000bd6:	60fb      	str	r3, [r7, #12]
	strncpy(SysData->HwCode,CC_APP_BOARDHWCODE, length);	//Copy the constant string
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	68fa      	ldr	r2, [r7, #12]
 8000bdc:	4920      	ldr	r1, [pc, #128]	@ (8000c60 <CC_APP_SetBoardParam+0x94>)
 8000bde:	0018      	movs	r0, r3
 8000be0:	f007 fbbc 	bl	800835c <strncpy>
	SysData->HwCode[length-1]='\0';							//Ensures null terminator (to avoid problems)
 8000be4:	68fb      	ldr	r3, [r7, #12]
 8000be6:	3b01      	subs	r3, #1
 8000be8:	687a      	ldr	r2, [r7, #4]
 8000bea:	2100      	movs	r1, #0
 8000bec:	54d1      	strb	r1, [r2, r3]

	length=sizeof(SysData->SwVer);
 8000bee:	2313      	movs	r3, #19
 8000bf0:	60fb      	str	r3, [r7, #12]
	strncpy(SysData->SwVer,CC_APP_FWVER, length);
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	3311      	adds	r3, #17
 8000bf6:	68fa      	ldr	r2, [r7, #12]
 8000bf8:	491a      	ldr	r1, [pc, #104]	@ (8000c64 <CC_APP_SetBoardParam+0x98>)
 8000bfa:	0018      	movs	r0, r3
 8000bfc:	f007 fbae 	bl	800835c <strncpy>
	SysData->SwVer[length-1]='\0';
 8000c00:	68fb      	ldr	r3, [r7, #12]
 8000c02:	3b01      	subs	r3, #1
 8000c04:	687a      	ldr	r2, [r7, #4]
 8000c06:	18d3      	adds	r3, r2, r3
 8000c08:	2200      	movs	r2, #0
 8000c0a:	745a      	strb	r2, [r3, #17]

	length=sizeof(SysData->HwCode);
 8000c0c:	2311      	movs	r3, #17
 8000c0e:	60fb      	str	r3, [r7, #12]
	strncpy(SysData->Summary,CC_APP_SUMMARY, length);
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	3324      	adds	r3, #36	@ 0x24
 8000c14:	68fa      	ldr	r2, [r7, #12]
 8000c16:	4914      	ldr	r1, [pc, #80]	@ (8000c68 <CC_APP_SetBoardParam+0x9c>)
 8000c18:	0018      	movs	r0, r3
 8000c1a:	f007 fb9f 	bl	800835c <strncpy>
	SysData->Summary[length-1]='\0';
 8000c1e:	68fb      	ldr	r3, [r7, #12]
 8000c20:	3b01      	subs	r3, #1
 8000c22:	687a      	ldr	r2, [r7, #4]
 8000c24:	2124      	movs	r1, #36	@ 0x24
 8000c26:	18d3      	adds	r3, r2, r3
 8000c28:	185b      	adds	r3, r3, r1
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	701a      	strb	r2, [r3, #0]

	length=sizeof(SysData->uC);
 8000c2e:	230e      	movs	r3, #14
 8000c30:	60fb      	str	r3, [r7, #12]
	strncpy(SysData->uC,CC_APP_MICROCONTROLLER, length);
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	334d      	adds	r3, #77	@ 0x4d
 8000c36:	68fa      	ldr	r2, [r7, #12]
 8000c38:	490c      	ldr	r1, [pc, #48]	@ (8000c6c <CC_APP_SetBoardParam+0xa0>)
 8000c3a:	0018      	movs	r0, r3
 8000c3c:	f007 fb8e 	bl	800835c <strncpy>
	SysData->uC[length-1]='\0';
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	3b01      	subs	r3, #1
 8000c44:	687a      	ldr	r2, [r7, #4]
 8000c46:	214d      	movs	r1, #77	@ 0x4d
 8000c48:	18d3      	adds	r3, r2, r3
 8000c4a:	185b      	adds	r3, r3, r1
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	701a      	strb	r2, [r3, #0]

	SysData->id=0;
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	225b      	movs	r2, #91	@ 0x5b
 8000c54:	2100      	movs	r1, #0
 8000c56:	5499      	strb	r1, [r3, r2]
}
 8000c58:	46c0      	nop			@ (mov r8, r8)
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	b004      	add	sp, #16
 8000c5e:	bd80      	pop	{r7, pc}
 8000c60:	08008404 	.word	0x08008404
 8000c64:	08008418 	.word	0x08008418
 8000c68:	0800842c 	.word	0x0800842c
 8000c6c:	08008458 	.word	0x08008458

08000c70 <CC_LEDPWM_Init>:


//FUNCTIONS
void CC_LEDPWM_Init(CC_LEDPWM_SoftPwm_t* const pStripControl)
//Initializing the strip's control structure
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b084      	sub	sp, #16
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
	uint8_t i=0;
 8000c78:	230f      	movs	r3, #15
 8000c7a:	18fb      	adds	r3, r7, r3
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	701a      	strb	r2, [r3, #0]

	pStripControl->Control.BaseCounts=CC_LEDPWM_SOFTPWMBASECOUNTS;
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	22a4      	movs	r2, #164	@ 0xa4
 8000c84:	2164      	movs	r1, #100	@ 0x64
 8000c86:	5099      	str	r1, [r3, r2]
	pStripControl->Control.Counter=0;
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	22a0      	movs	r2, #160	@ 0xa0
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	5099      	str	r1, [r3, r2]

	while(i<CC_LEDPWM_TOTALSTRIPS)
 8000c90:	e01c      	b.n	8000ccc <CC_LEDPWM_Init+0x5c>
	{
		pStripControl->Strip[i].RedDuty=CC_LEDPWM_INITDUTY;
 8000c92:	200f      	movs	r0, #15
 8000c94:	183b      	adds	r3, r7, r0
 8000c96:	781a      	ldrb	r2, [r3, #0]
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	0112      	lsls	r2, r2, #4
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	54d1      	strb	r1, [r2, r3]
		pStripControl->Strip[i].GreenDuty=CC_LEDPWM_INITDUTY;
 8000ca0:	0001      	movs	r1, r0
 8000ca2:	187b      	adds	r3, r7, r1
 8000ca4:	781b      	ldrb	r3, [r3, #0]
 8000ca6:	687a      	ldr	r2, [r7, #4]
 8000ca8:	011b      	lsls	r3, r3, #4
 8000caa:	18d3      	adds	r3, r2, r3
 8000cac:	3301      	adds	r3, #1
 8000cae:	2200      	movs	r2, #0
 8000cb0:	701a      	strb	r2, [r3, #0]
		pStripControl->Strip[i].BlueDuty=CC_LEDPWM_INITDUTY;
 8000cb2:	187b      	adds	r3, r7, r1
 8000cb4:	781b      	ldrb	r3, [r3, #0]
 8000cb6:	687a      	ldr	r2, [r7, #4]
 8000cb8:	011b      	lsls	r3, r3, #4
 8000cba:	18d3      	adds	r3, r2, r3
 8000cbc:	3302      	adds	r3, #2
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	701a      	strb	r2, [r3, #0]
		i++;
 8000cc2:	187b      	adds	r3, r7, r1
 8000cc4:	781a      	ldrb	r2, [r3, #0]
 8000cc6:	187b      	adds	r3, r7, r1
 8000cc8:	3201      	adds	r2, #1
 8000cca:	701a      	strb	r2, [r3, #0]
	while(i<CC_LEDPWM_TOTALSTRIPS)
 8000ccc:	230f      	movs	r3, #15
 8000cce:	18fb      	adds	r3, r7, r3
 8000cd0:	781b      	ldrb	r3, [r3, #0]
 8000cd2:	2b09      	cmp	r3, #9
 8000cd4:	d9dd      	bls.n	8000c92 <CC_LEDPWM_Init+0x22>
	}
}
 8000cd6:	46c0      	nop			@ (mov r8, r8)
 8000cd8:	46c0      	nop			@ (mov r8, r8)
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	b004      	add	sp, #16
 8000cde:	bd80      	pop	{r7, pc}

08000ce0 <CC_LEDPWM_CntrCalculus>:

void CC_LEDPWM_CntrCalculus(void* const param1, void* const param2, void* const param3)
//Calculus of the equivalent counts to be reached to accomplish with the given duty
//1st parameter is the struct to manage the strips and 2nd is the number of strips
{
 8000ce0:	b5b0      	push	{r4, r5, r7, lr}
 8000ce2:	b088      	sub	sp, #32
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	60f8      	str	r0, [r7, #12]
 8000ce8:	60b9      	str	r1, [r7, #8]
 8000cea:	607a      	str	r2, [r7, #4]
	CC_LEDPWM_SoftPwm_t* const pStripData=(CC_LEDPWM_SoftPwm_t*)param1;
 8000cec:	68fb      	ldr	r3, [r7, #12]
 8000cee:	61bb      	str	r3, [r7, #24]
	const uint8_t NumStrips=*((uint8_t*)param2);					// Casting and dereference
 8000cf0:	2317      	movs	r3, #23
 8000cf2:	18fb      	adds	r3, r7, r3
 8000cf4:	68ba      	ldr	r2, [r7, #8]
 8000cf6:	7812      	ldrb	r2, [r2, #0]
 8000cf8:	701a      	strb	r2, [r3, #0]
	uint8_t i=0;
 8000cfa:	231f      	movs	r3, #31
 8000cfc:	18fb      	adds	r3, r7, r3
 8000cfe:	2200      	movs	r2, #0
 8000d00:	701a      	strb	r2, [r3, #0]

	while (i<NumStrips)
 8000d02:	e056      	b.n	8000db2 <CC_LEDPWM_CntrCalculus+0xd2>
	{
		pStripData->Strip[i].RedCounts=(pStripData->Strip[i].RedDuty*pStripData->Control.BaseCounts)/100;
 8000d04:	201f      	movs	r0, #31
 8000d06:	183b      	adds	r3, r7, r0
 8000d08:	781a      	ldrb	r2, [r3, #0]
 8000d0a:	69bb      	ldr	r3, [r7, #24]
 8000d0c:	0112      	lsls	r2, r2, #4
 8000d0e:	5cd3      	ldrb	r3, [r2, r3]
 8000d10:	0019      	movs	r1, r3
 8000d12:	69bb      	ldr	r3, [r7, #24]
 8000d14:	22a4      	movs	r2, #164	@ 0xa4
 8000d16:	589b      	ldr	r3, [r3, r2]
 8000d18:	434b      	muls	r3, r1
 8000d1a:	001a      	movs	r2, r3
 8000d1c:	0005      	movs	r5, r0
 8000d1e:	183b      	adds	r3, r7, r0
 8000d20:	781c      	ldrb	r4, [r3, #0]
 8000d22:	2164      	movs	r1, #100	@ 0x64
 8000d24:	0010      	movs	r0, r2
 8000d26:	f7ff f9f5 	bl	8000114 <__udivsi3>
 8000d2a:	0003      	movs	r3, r0
 8000d2c:	0019      	movs	r1, r3
 8000d2e:	69ba      	ldr	r2, [r7, #24]
 8000d30:	0123      	lsls	r3, r4, #4
 8000d32:	18d3      	adds	r3, r2, r3
 8000d34:	3304      	adds	r3, #4
 8000d36:	6019      	str	r1, [r3, #0]
		pStripData->Strip[i].GreenCounts=(pStripData->Strip[i].GreenDuty*pStripData->Control.BaseCounts)/100;
 8000d38:	0028      	movs	r0, r5
 8000d3a:	183b      	adds	r3, r7, r0
 8000d3c:	781b      	ldrb	r3, [r3, #0]
 8000d3e:	69ba      	ldr	r2, [r7, #24]
 8000d40:	011b      	lsls	r3, r3, #4
 8000d42:	18d3      	adds	r3, r2, r3
 8000d44:	3301      	adds	r3, #1
 8000d46:	781b      	ldrb	r3, [r3, #0]
 8000d48:	0019      	movs	r1, r3
 8000d4a:	69bb      	ldr	r3, [r7, #24]
 8000d4c:	22a4      	movs	r2, #164	@ 0xa4
 8000d4e:	589b      	ldr	r3, [r3, r2]
 8000d50:	434b      	muls	r3, r1
 8000d52:	001a      	movs	r2, r3
 8000d54:	0005      	movs	r5, r0
 8000d56:	183b      	adds	r3, r7, r0
 8000d58:	781c      	ldrb	r4, [r3, #0]
 8000d5a:	2164      	movs	r1, #100	@ 0x64
 8000d5c:	0010      	movs	r0, r2
 8000d5e:	f7ff f9d9 	bl	8000114 <__udivsi3>
 8000d62:	0003      	movs	r3, r0
 8000d64:	0019      	movs	r1, r3
 8000d66:	69ba      	ldr	r2, [r7, #24]
 8000d68:	0123      	lsls	r3, r4, #4
 8000d6a:	18d3      	adds	r3, r2, r3
 8000d6c:	3308      	adds	r3, #8
 8000d6e:	6019      	str	r1, [r3, #0]
		pStripData->Strip[i].BlueCounts=(pStripData->Strip[i].BlueDuty*pStripData->Control.BaseCounts)/100;
 8000d70:	0028      	movs	r0, r5
 8000d72:	183b      	adds	r3, r7, r0
 8000d74:	781b      	ldrb	r3, [r3, #0]
 8000d76:	69ba      	ldr	r2, [r7, #24]
 8000d78:	011b      	lsls	r3, r3, #4
 8000d7a:	18d3      	adds	r3, r2, r3
 8000d7c:	3302      	adds	r3, #2
 8000d7e:	781b      	ldrb	r3, [r3, #0]
 8000d80:	0019      	movs	r1, r3
 8000d82:	69bb      	ldr	r3, [r7, #24]
 8000d84:	22a4      	movs	r2, #164	@ 0xa4
 8000d86:	589b      	ldr	r3, [r3, r2]
 8000d88:	434b      	muls	r3, r1
 8000d8a:	001a      	movs	r2, r3
 8000d8c:	0005      	movs	r5, r0
 8000d8e:	183b      	adds	r3, r7, r0
 8000d90:	781c      	ldrb	r4, [r3, #0]
 8000d92:	2164      	movs	r1, #100	@ 0x64
 8000d94:	0010      	movs	r0, r2
 8000d96:	f7ff f9bd 	bl	8000114 <__udivsi3>
 8000d9a:	0003      	movs	r3, r0
 8000d9c:	0019      	movs	r1, r3
 8000d9e:	69ba      	ldr	r2, [r7, #24]
 8000da0:	0123      	lsls	r3, r4, #4
 8000da2:	18d3      	adds	r3, r2, r3
 8000da4:	330c      	adds	r3, #12
 8000da6:	6019      	str	r1, [r3, #0]
		i++;
 8000da8:	197b      	adds	r3, r7, r5
 8000daa:	781a      	ldrb	r2, [r3, #0]
 8000dac:	197b      	adds	r3, r7, r5
 8000dae:	3201      	adds	r2, #1
 8000db0:	701a      	strb	r2, [r3, #0]
	while (i<NumStrips)
 8000db2:	231f      	movs	r3, #31
 8000db4:	18fa      	adds	r2, r7, r3
 8000db6:	2317      	movs	r3, #23
 8000db8:	18fb      	adds	r3, r7, r3
 8000dba:	7812      	ldrb	r2, [r2, #0]
 8000dbc:	781b      	ldrb	r3, [r3, #0]
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	d3a0      	bcc.n	8000d04 <CC_LEDPWM_CntrCalculus+0x24>
	}
}
 8000dc2:	46c0      	nop			@ (mov r8, r8)
 8000dc4:	46c0      	nop			@ (mov r8, r8)
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	b008      	add	sp, #32
 8000dca:	bdb0      	pop	{r4, r5, r7, pc}

08000dcc <CC_LEDPWM_IncreaseCntr>:

void CC_LEDPWM_IncreaseCntr(void* const param1, void* const param2, void* const param3)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b086      	sub	sp, #24
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	60f8      	str	r0, [r7, #12]
 8000dd4:	60b9      	str	r1, [r7, #8]
 8000dd6:	607a      	str	r2, [r7, #4]
	CC_LEDPWM_SoftPwm_t* const pStripData=(CC_LEDPWM_SoftPwm_t*) param1;
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	617b      	str	r3, [r7, #20]
	pStripData->Control.Counter++;
 8000ddc:	697b      	ldr	r3, [r7, #20]
 8000dde:	22a0      	movs	r2, #160	@ 0xa0
 8000de0:	589b      	ldr	r3, [r3, r2]
 8000de2:	1c5a      	adds	r2, r3, #1
 8000de4:	697b      	ldr	r3, [r7, #20]
 8000de6:	21a0      	movs	r1, #160	@ 0xa0
 8000de8:	505a      	str	r2, [r3, r1]
	if (pStripData->Control.Counter>pStripData->Control.BaseCounts)
 8000dea:	697b      	ldr	r3, [r7, #20]
 8000dec:	22a0      	movs	r2, #160	@ 0xa0
 8000dee:	589a      	ldr	r2, [r3, r2]
 8000df0:	697b      	ldr	r3, [r7, #20]
 8000df2:	21a4      	movs	r1, #164	@ 0xa4
 8000df4:	585b      	ldr	r3, [r3, r1]
 8000df6:	429a      	cmp	r2, r3
 8000df8:	d903      	bls.n	8000e02 <CC_LEDPWM_IncreaseCntr+0x36>
	{
		pStripData->Control.Counter=0;
 8000dfa:	697b      	ldr	r3, [r7, #20]
 8000dfc:	22a0      	movs	r2, #160	@ 0xa0
 8000dfe:	2100      	movs	r1, #0
 8000e00:	5099      	str	r1, [r3, r2]
	}
}
 8000e02:	46c0      	nop			@ (mov r8, r8)
 8000e04:	46bd      	mov	sp, r7
 8000e06:	b006      	add	sp, #24
 8000e08:	bd80      	pop	{r7, pc}

08000e0a <CC_LEDPWM_UpdatePwms>:

void CC_LEDPWM_UpdatePwms(void* const param1, void* const param2, void* const param3)
{
 8000e0a:	b580      	push	{r7, lr}
 8000e0c:	b088      	sub	sp, #32
 8000e0e:	af00      	add	r7, sp, #0
 8000e10:	60f8      	str	r0, [r7, #12]
 8000e12:	60b9      	str	r1, [r7, #8]
 8000e14:	607a      	str	r2, [r7, #4]
	const CC_LEDPWM_SoftPwm_t* const pStripData=(CC_LEDPWM_SoftPwm_t*)param1;
 8000e16:	68fb      	ldr	r3, [r7, #12]
 8000e18:	61bb      	str	r3, [r7, #24]
	const CC_LED_StripLedFuncts_t* const pStripFuncts=(CC_LED_StripLedFuncts_t*)param2;
 8000e1a:	68bb      	ldr	r3, [r7, #8]
 8000e1c:	617b      	str	r3, [r7, #20]
	uint8_t i=0;
 8000e1e:	231f      	movs	r3, #31
 8000e20:	18fb      	adds	r3, r7, r3
 8000e22:	2200      	movs	r2, #0
 8000e24:	701a      	strb	r2, [r3, #0]

	while(i<CC_LEDPWM_TOTALSTRIPS)
 8000e26:	e05b      	b.n	8000ee0 <CC_LEDPWM_UpdatePwms+0xd6>
	{
		if (pStripData->Control.Counter<pStripData->Strip[i].RedCounts)
 8000e28:	69bb      	ldr	r3, [r7, #24]
 8000e2a:	22a0      	movs	r2, #160	@ 0xa0
 8000e2c:	589a      	ldr	r2, [r3, r2]
 8000e2e:	201f      	movs	r0, #31
 8000e30:	183b      	adds	r3, r7, r0
 8000e32:	781b      	ldrb	r3, [r3, #0]
 8000e34:	69b9      	ldr	r1, [r7, #24]
 8000e36:	011b      	lsls	r3, r3, #4
 8000e38:	18cb      	adds	r3, r1, r3
 8000e3a:	3304      	adds	r3, #4
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d206      	bcs.n	8000e50 <CC_LEDPWM_UpdatePwms+0x46>
		{
			(*pStripFuncts->pRedLedOnFunction[i])();
 8000e42:	183b      	adds	r3, r7, r0
 8000e44:	781a      	ldrb	r2, [r3, #0]
 8000e46:	697b      	ldr	r3, [r7, #20]
 8000e48:	0092      	lsls	r2, r2, #2
 8000e4a:	58d3      	ldr	r3, [r2, r3]
 8000e4c:	4798      	blx	r3
 8000e4e:	e007      	b.n	8000e60 <CC_LEDPWM_UpdatePwms+0x56>
		}
		else
		{
			(*pStripFuncts->pRedLedOffFunction[i])();
 8000e50:	231f      	movs	r3, #31
 8000e52:	18fb      	adds	r3, r7, r3
 8000e54:	781a      	ldrb	r2, [r3, #0]
 8000e56:	697b      	ldr	r3, [r7, #20]
 8000e58:	320a      	adds	r2, #10
 8000e5a:	0092      	lsls	r2, r2, #2
 8000e5c:	58d3      	ldr	r3, [r2, r3]
 8000e5e:	4798      	blx	r3
		}
		if (pStripData->Control.Counter<pStripData->Strip[i].GreenCounts)
 8000e60:	69bb      	ldr	r3, [r7, #24]
 8000e62:	22a0      	movs	r2, #160	@ 0xa0
 8000e64:	589a      	ldr	r2, [r3, r2]
 8000e66:	201f      	movs	r0, #31
 8000e68:	183b      	adds	r3, r7, r0
 8000e6a:	781b      	ldrb	r3, [r3, #0]
 8000e6c:	69b9      	ldr	r1, [r7, #24]
 8000e6e:	011b      	lsls	r3, r3, #4
 8000e70:	18cb      	adds	r3, r1, r3
 8000e72:	3308      	adds	r3, #8
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	429a      	cmp	r2, r3
 8000e78:	d207      	bcs.n	8000e8a <CC_LEDPWM_UpdatePwms+0x80>
		{
			(*pStripFuncts->pGreenLedOnFunction[i])();
 8000e7a:	183b      	adds	r3, r7, r0
 8000e7c:	781a      	ldrb	r2, [r3, #0]
 8000e7e:	697b      	ldr	r3, [r7, #20]
 8000e80:	3214      	adds	r2, #20
 8000e82:	0092      	lsls	r2, r2, #2
 8000e84:	58d3      	ldr	r3, [r2, r3]
 8000e86:	4798      	blx	r3
 8000e88:	e007      	b.n	8000e9a <CC_LEDPWM_UpdatePwms+0x90>
		}
		else
		{
			(*pStripFuncts->pGreenLedOffFunction[i])();
 8000e8a:	231f      	movs	r3, #31
 8000e8c:	18fb      	adds	r3, r7, r3
 8000e8e:	781a      	ldrb	r2, [r3, #0]
 8000e90:	697b      	ldr	r3, [r7, #20]
 8000e92:	321e      	adds	r2, #30
 8000e94:	0092      	lsls	r2, r2, #2
 8000e96:	58d3      	ldr	r3, [r2, r3]
 8000e98:	4798      	blx	r3
		}
		if (pStripData->Control.Counter<pStripData->Strip[i].BlueCounts)
 8000e9a:	69bb      	ldr	r3, [r7, #24]
 8000e9c:	22a0      	movs	r2, #160	@ 0xa0
 8000e9e:	589a      	ldr	r2, [r3, r2]
 8000ea0:	201f      	movs	r0, #31
 8000ea2:	183b      	adds	r3, r7, r0
 8000ea4:	781b      	ldrb	r3, [r3, #0]
 8000ea6:	69b9      	ldr	r1, [r7, #24]
 8000ea8:	011b      	lsls	r3, r3, #4
 8000eaa:	18cb      	adds	r3, r1, r3
 8000eac:	330c      	adds	r3, #12
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	429a      	cmp	r2, r3
 8000eb2:	d207      	bcs.n	8000ec4 <CC_LEDPWM_UpdatePwms+0xba>
		{
			(*pStripFuncts->pBlueLedOnFunction[i])();
 8000eb4:	183b      	adds	r3, r7, r0
 8000eb6:	781a      	ldrb	r2, [r3, #0]
 8000eb8:	697b      	ldr	r3, [r7, #20]
 8000eba:	3228      	adds	r2, #40	@ 0x28
 8000ebc:	0092      	lsls	r2, r2, #2
 8000ebe:	58d3      	ldr	r3, [r2, r3]
 8000ec0:	4798      	blx	r3
 8000ec2:	e007      	b.n	8000ed4 <CC_LEDPWM_UpdatePwms+0xca>
		}
		else
		{
			(*pStripFuncts->pBlueLedOffFunction[i])();
 8000ec4:	231f      	movs	r3, #31
 8000ec6:	18fb      	adds	r3, r7, r3
 8000ec8:	781a      	ldrb	r2, [r3, #0]
 8000eca:	697b      	ldr	r3, [r7, #20]
 8000ecc:	3232      	adds	r2, #50	@ 0x32
 8000ece:	0092      	lsls	r2, r2, #2
 8000ed0:	58d3      	ldr	r3, [r2, r3]
 8000ed2:	4798      	blx	r3
		}
		i++;
 8000ed4:	211f      	movs	r1, #31
 8000ed6:	187b      	adds	r3, r7, r1
 8000ed8:	781a      	ldrb	r2, [r3, #0]
 8000eda:	187b      	adds	r3, r7, r1
 8000edc:	3201      	adds	r2, #1
 8000ede:	701a      	strb	r2, [r3, #0]
	while(i<CC_LEDPWM_TOTALSTRIPS)
 8000ee0:	231f      	movs	r3, #31
 8000ee2:	18fb      	adds	r3, r7, r3
 8000ee4:	781b      	ldrb	r3, [r3, #0]
 8000ee6:	2b09      	cmp	r3, #9
 8000ee8:	d99e      	bls.n	8000e28 <CC_LEDPWM_UpdatePwms+0x1e>
	}
}
 8000eea:	46c0      	nop			@ (mov r8, r8)
 8000eec:	46c0      	nop			@ (mov r8, r8)
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	b008      	add	sp, #32
 8000ef2:	bd80      	pop	{r7, pc}

08000ef4 <CC_SCHDLR_Scheduler>:
//Procedure thought to be executed over a non-stop timer interruption.
//Every time it triggers a task is executed (function or procedures).
//and next execution it will execute next task.
//Up to CC_SCHDLR_MAX_THREADS tasks. Only one every time, but restarting
//when the last is done.
{
 8000ef4:	b590      	push	{r4, r7, lr}
 8000ef6:	b087      	sub	sp, #28
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	60f8      	str	r0, [r7, #12]
 8000efc:	60b9      	str	r1, [r7, #8]
 8000efe:	607a      	str	r2, [r7, #4]
	CC_SCHDLR_Scheduler_t* pSchedulerData;

	pSchedulerData = (CC_SCHDLR_Scheduler_t*)pSchedulerStruct;
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	617b      	str	r3, [r7, #20]
	((void (*)(void*, void*, void*))pSchedulerData->Task2Launch[pSchedulerData->TaskOngoing].function)	//Task pSchedulerData->TaskOngoing dereferencing and calling
 8000f04:	697b      	ldr	r3, [r7, #20]
 8000f06:	22b0      	movs	r2, #176	@ 0xb0
 8000f08:	5c9b      	ldrb	r3, [r3, r2]
 8000f0a:	001a      	movs	r2, r3
 8000f0c:	697b      	ldr	r3, [r7, #20]
 8000f0e:	0112      	lsls	r2, r2, #4
 8000f10:	58d3      	ldr	r3, [r2, r3]
 8000f12:	001c      	movs	r4, r3
	(
		pSchedulerData->Task2Launch[pSchedulerData->TaskOngoing].input_param1,							//Task pSchedulerData->TaskOngoing parameter 1
 8000f14:	697b      	ldr	r3, [r7, #20]
 8000f16:	22b0      	movs	r2, #176	@ 0xb0
 8000f18:	5c9b      	ldrb	r3, [r3, r2]
	((void (*)(void*, void*, void*))pSchedulerData->Task2Launch[pSchedulerData->TaskOngoing].function)	//Task pSchedulerData->TaskOngoing dereferencing and calling
 8000f1a:	697a      	ldr	r2, [r7, #20]
 8000f1c:	011b      	lsls	r3, r3, #4
 8000f1e:	18d3      	adds	r3, r2, r3
 8000f20:	3304      	adds	r3, #4
 8000f22:	6818      	ldr	r0, [r3, #0]
		pSchedulerData->Task2Launch[pSchedulerData->TaskOngoing].input_param2, 							//Task pSchedulerData->TaskOngoing parameter 2
 8000f24:	697b      	ldr	r3, [r7, #20]
 8000f26:	22b0      	movs	r2, #176	@ 0xb0
 8000f28:	5c9b      	ldrb	r3, [r3, r2]
	((void (*)(void*, void*, void*))pSchedulerData->Task2Launch[pSchedulerData->TaskOngoing].function)	//Task pSchedulerData->TaskOngoing dereferencing and calling
 8000f2a:	697a      	ldr	r2, [r7, #20]
 8000f2c:	011b      	lsls	r3, r3, #4
 8000f2e:	18d3      	adds	r3, r2, r3
 8000f30:	3308      	adds	r3, #8
 8000f32:	6819      	ldr	r1, [r3, #0]
		pSchedulerData->Task2Launch[pSchedulerData->TaskOngoing].input_param3 							//Task pSchedulerData->TaskOngoing parameter 3
 8000f34:	697b      	ldr	r3, [r7, #20]
 8000f36:	22b0      	movs	r2, #176	@ 0xb0
 8000f38:	5c9b      	ldrb	r3, [r3, r2]
	((void (*)(void*, void*, void*))pSchedulerData->Task2Launch[pSchedulerData->TaskOngoing].function)	//Task pSchedulerData->TaskOngoing dereferencing and calling
 8000f3a:	697a      	ldr	r2, [r7, #20]
 8000f3c:	011b      	lsls	r3, r3, #4
 8000f3e:	18d3      	adds	r3, r2, r3
 8000f40:	330c      	adds	r3, #12
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	001a      	movs	r2, r3
 8000f46:	47a0      	blx	r4
	);
	pSchedulerData->IntCount++;
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	33a8      	adds	r3, #168	@ 0xa8
 8000f4c:	681a      	ldr	r2, [r3, #0]
 8000f4e:	685b      	ldr	r3, [r3, #4]
 8000f50:	2001      	movs	r0, #1
 8000f52:	2100      	movs	r1, #0
 8000f54:	1812      	adds	r2, r2, r0
 8000f56:	414b      	adcs	r3, r1
 8000f58:	6979      	ldr	r1, [r7, #20]
 8000f5a:	31a8      	adds	r1, #168	@ 0xa8
 8000f5c:	600a      	str	r2, [r1, #0]
 8000f5e:	604b      	str	r3, [r1, #4]
	pSchedulerData->TaskOngoing++;
 8000f60:	697b      	ldr	r3, [r7, #20]
 8000f62:	22b0      	movs	r2, #176	@ 0xb0
 8000f64:	5c9b      	ldrb	r3, [r3, r2]
 8000f66:	3301      	adds	r3, #1
 8000f68:	b2d9      	uxtb	r1, r3
 8000f6a:	697b      	ldr	r3, [r7, #20]
 8000f6c:	22b0      	movs	r2, #176	@ 0xb0
 8000f6e:	5499      	strb	r1, [r3, r2]
	if(pSchedulerData->TaskOngoing==CC_SCHDLR_MAX_THREADS)
 8000f70:	697b      	ldr	r3, [r7, #20]
 8000f72:	22b0      	movs	r2, #176	@ 0xb0
 8000f74:	5c9b      	ldrb	r3, [r3, r2]
 8000f76:	2b0a      	cmp	r3, #10
 8000f78:	d103      	bne.n	8000f82 <CC_SCHDLR_Scheduler+0x8e>
	{
		pSchedulerData->TaskOngoing=0;		//Restart tasks
 8000f7a:	697b      	ldr	r3, [r7, #20]
 8000f7c:	22b0      	movs	r2, #176	@ 0xb0
 8000f7e:	2100      	movs	r1, #0
 8000f80:	5499      	strb	r1, [r3, r2]
	}
	CC_SCHDLR_CheckForSchedulerOverflow(pSchedulerData);
 8000f82:	697b      	ldr	r3, [r7, #20]
 8000f84:	0018      	movs	r0, r3
 8000f86:	f000 f805 	bl	8000f94 <CC_SCHDLR_CheckForSchedulerOverflow>
}
 8000f8a:	46c0      	nop			@ (mov r8, r8)
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	b007      	add	sp, #28
 8000f90:	bd90      	pop	{r4, r7, pc}
	...

08000f94 <CC_SCHDLR_CheckForSchedulerOverflow>:

void CC_SCHDLR_CheckForSchedulerOverflow(CC_SCHDLR_Scheduler_t* const pSchedulerData)
//It is checked if an interrupt happened while ISR is attended.
//It should be used inside the timer's ISR.
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b082      	sub	sp, #8
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
	if (CC_ML_CheckTimIntFlag(&CC_ML_SCHEDULER_BASETIME_HANDLER)==1)
 8000f9c:	4b0b      	ldr	r3, [pc, #44]	@ (8000fcc <CC_SCHDLR_CheckForSchedulerOverflow+0x38>)
 8000f9e:	0018      	movs	r0, r3
 8000fa0:	f001 fbd1 	bl	8002746 <CC_ML_CheckTimIntFlag>
 8000fa4:	0003      	movs	r3, r0
 8000fa6:	2b01      	cmp	r3, #1
 8000fa8:	d10b      	bne.n	8000fc2 <CC_SCHDLR_CheckForSchedulerOverflow+0x2e>
	{
		pSchedulerData->MissIntCnt++;  		//Overflow count
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	33b8      	adds	r3, #184	@ 0xb8
 8000fae:	681a      	ldr	r2, [r3, #0]
 8000fb0:	685b      	ldr	r3, [r3, #4]
 8000fb2:	2001      	movs	r0, #1
 8000fb4:	2100      	movs	r1, #0
 8000fb6:	1812      	adds	r2, r2, r0
 8000fb8:	414b      	adcs	r3, r1
 8000fba:	6879      	ldr	r1, [r7, #4]
 8000fbc:	31b8      	adds	r1, #184	@ 0xb8
 8000fbe:	600a      	str	r2, [r1, #0]
 8000fc0:	604b      	str	r3, [r1, #4]
	}
}
 8000fc2:	46c0      	nop			@ (mov r8, r8)
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	b002      	add	sp, #8
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	46c0      	nop			@ (mov r8, r8)
 8000fcc:	20000500 	.word	0x20000500

08000fd0 <CC_SCHDLR_SchedulerUsage>:
//ISR starting, and stop before that.
//Then both counts are compared and the % of time used to execute the current
//scheduler's task is calculated.
//If needed this calculus could be done outside the ISR as it is a float calculus
//and therefore it is slow.
{
 8000fd0:	b590      	push	{r4, r7, lr}
 8000fd2:	b087      	sub	sp, #28
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
 8000fd8:	000a      	movs	r2, r1
 8000fda:	1cfb      	adds	r3, r7, #3
 8000fdc:	701a      	strb	r2, [r3, #0]
	uint32_t ControllerTimerCounts;
	uint32_t SchedulerTimerTotalCounts;
	float usage;

	ControllerTimerCounts=CC_ML_GetTimerElapsedCounts(&CC_ML_SCHEDULER_CHRONO_HANDLER);
 8000fde:	4b1c      	ldr	r3, [pc, #112]	@ (8001050 <CC_SCHDLR_SchedulerUsage+0x80>)
 8000fe0:	0018      	movs	r0, r3
 8000fe2:	f001 fb61 	bl	80026a8 <CC_ML_GetTimerElapsedCounts>
 8000fe6:	0003      	movs	r3, r0
 8000fe8:	617b      	str	r3, [r7, #20]
	pSchedulerControl->TaskUsageCounts[task_number]=ControllerTimerCounts;
 8000fea:	1cfb      	adds	r3, r7, #3
 8000fec:	781a      	ldrb	r2, [r3, #0]
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	320a      	adds	r2, #10
 8000ff2:	0092      	lsls	r2, r2, #2
 8000ff4:	6979      	ldr	r1, [r7, #20]
 8000ff6:	50d1      	str	r1, [r2, r3]
	SchedulerTimerTotalCounts=CC_ML_GetTimerLimitCounts(&CC_ML_SCHEDULER_BASETIME_HANDLER);
 8000ff8:	4b16      	ldr	r3, [pc, #88]	@ (8001054 <CC_SCHDLR_SchedulerUsage+0x84>)
 8000ffa:	0018      	movs	r0, r3
 8000ffc:	f001 fb61 	bl	80026c2 <CC_ML_GetTimerLimitCounts>
 8001000:	0003      	movs	r3, r0
 8001002:	613b      	str	r3, [r7, #16]
	pSchedulerControl->TotalAvailableCounts[task_number]=SchedulerTimerTotalCounts;
 8001004:	1cfb      	adds	r3, r7, #3
 8001006:	781a      	ldrb	r2, [r3, #0]
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	3214      	adds	r2, #20
 800100c:	0092      	lsls	r2, r2, #2
 800100e:	6939      	ldr	r1, [r7, #16]
 8001010:	50d1      	str	r1, [r2, r3]
	usage=((float)ControllerTimerCounts)/((float)SchedulerTimerTotalCounts);
 8001012:	6978      	ldr	r0, [r7, #20]
 8001014:	f7ff fd3e 	bl	8000a94 <__aeabi_ui2f>
 8001018:	1c04      	adds	r4, r0, #0
 800101a:	6938      	ldr	r0, [r7, #16]
 800101c:	f7ff fd3a 	bl	8000a94 <__aeabi_ui2f>
 8001020:	1c03      	adds	r3, r0, #0
 8001022:	1c19      	adds	r1, r3, #0
 8001024:	1c20      	adds	r0, r4, #0
 8001026:	f7ff fad7 	bl	80005d8 <__aeabi_fdiv>
 800102a:	1c03      	adds	r3, r0, #0
 800102c:	60fb      	str	r3, [r7, #12]
	usage=usage*100.0;
 800102e:	490a      	ldr	r1, [pc, #40]	@ (8001058 <CC_SCHDLR_SchedulerUsage+0x88>)
 8001030:	68f8      	ldr	r0, [r7, #12]
 8001032:	f7ff fbf1 	bl	8000818 <__aeabi_fmul>
 8001036:	1c03      	adds	r3, r0, #0
 8001038:	60fb      	str	r3, [r7, #12]
	pSchedulerControl->TaskUsageRatio[task_number]=usage;
 800103a:	1cfb      	adds	r3, r7, #3
 800103c:	781a      	ldrb	r2, [r3, #0]
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	0092      	lsls	r2, r2, #2
 8001042:	68f9      	ldr	r1, [r7, #12]
 8001044:	50d1      	str	r1, [r2, r3]
}
 8001046:	46c0      	nop			@ (mov r8, r8)
 8001048:	46bd      	mov	sp, r7
 800104a:	b007      	add	sp, #28
 800104c:	bd90      	pop	{r4, r7, pc}
 800104e:	46c0      	nop			@ (mov r8, r8)
 8001050:	20000468 	.word	0x20000468
 8001054:	20000500 	.word	0x20000500
 8001058:	42c80000 	.word	0x42c80000

0800105c <CC_SCHDLR_InitScheduler>:

void CC_SCHDLR_InitScheduler(CC_SCHDLR_Scheduler_t* const data)
//Loading the scheduler's structure with functions and/or procedures to launch,
//and also their parameters.
//Void pointers to be able to launch different kinds of functions.
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b084      	sub	sp, #16
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
	void (*pfunction) (void*, void*, void*);		//Pointer to void function with 3 void pointers as a parameters
	CC_SCHDLR_Scheduler_t* pNestedScheduler;	//Pointer to nested scheduler data

	data->TaskOngoing=0;
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	22b0      	movs	r2, #176	@ 0xb0
 8001068:	2100      	movs	r1, #0
 800106a:	5499      	strb	r1, [r3, r2]
	data->IntCount=0;
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	33a8      	adds	r3, #168	@ 0xa8
 8001070:	0019      	movs	r1, r3
 8001072:	2200      	movs	r2, #0
 8001074:	2300      	movs	r3, #0
 8001076:	600a      	str	r2, [r1, #0]
 8001078:	604b      	str	r3, [r1, #4]
	data->MissIntCnt=0;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	33b8      	adds	r3, #184	@ 0xb8
 800107e:	0019      	movs	r1, r3
 8001080:	2200      	movs	r2, #0
 8001082:	2300      	movs	r3, #0
 8001084:	600a      	str	r2, [r1, #0]
 8001086:	604b      	str	r3, [r1, #4]
	data->BaseTimems=CC_SCHDLR_BASE_TIME;
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	22a0      	movs	r2, #160	@ 0xa0
 800108c:	2101      	movs	r1, #1
 800108e:	5499      	strb	r1, [r3, r2]

	pfunction=&CC_APP_Nop;										//Task0 initialization
 8001090:	4b4c      	ldr	r3, [pc, #304]	@ (80011c4 <CC_SCHDLR_InitScheduler+0x168>)
 8001092:	60fb      	str	r3, [r7, #12]
	data->Task2Launch[0].function=(void*)pfunction;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	68fa      	ldr	r2, [r7, #12]
 8001098:	601a      	str	r2, [r3, #0]
	data->Task2Launch[0].input_param1=(void*)NULL;
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	2200      	movs	r2, #0
 800109e:	605a      	str	r2, [r3, #4]
	data->Task2Launch[0].input_param2=(void*)NULL;
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	2200      	movs	r2, #0
 80010a4:	609a      	str	r2, [r3, #8]
	data->Task2Launch[0].input_param3=(void*)NULL;
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	2200      	movs	r2, #0
 80010aa:	60da      	str	r2, [r3, #12]

	pfunction=&CC_APP_Nop;										//Task1 initialization
 80010ac:	4b45      	ldr	r3, [pc, #276]	@ (80011c4 <CC_SCHDLR_InitScheduler+0x168>)
 80010ae:	60fb      	str	r3, [r7, #12]
	data->Task2Launch[1].function=(void*)pfunction;
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	68fa      	ldr	r2, [r7, #12]
 80010b4:	611a      	str	r2, [r3, #16]
	data->Task2Launch[1].input_param1=(void*)NULL;
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	2200      	movs	r2, #0
 80010ba:	615a      	str	r2, [r3, #20]
	data->Task2Launch[1].input_param2=(void*)NULL;
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	2200      	movs	r2, #0
 80010c0:	619a      	str	r2, [r3, #24]
	data->Task2Launch[1].input_param3=(void*)NULL;
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	2200      	movs	r2, #0
 80010c6:	61da      	str	r2, [r3, #28]

	pfunction=&CC_APP_Nop;										//Task2 initialization
 80010c8:	4b3e      	ldr	r3, [pc, #248]	@ (80011c4 <CC_SCHDLR_InitScheduler+0x168>)
 80010ca:	60fb      	str	r3, [r7, #12]
	data->Task2Launch[2].function=(void*)pfunction;
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	68fa      	ldr	r2, [r7, #12]
 80010d0:	621a      	str	r2, [r3, #32]
	data->Task2Launch[2].input_param1=(void*)NULL;
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	2200      	movs	r2, #0
 80010d6:	625a      	str	r2, [r3, #36]	@ 0x24
	data->Task2Launch[2].input_param2=(void*)NULL;
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	2200      	movs	r2, #0
 80010dc:	629a      	str	r2, [r3, #40]	@ 0x28
	data->Task2Launch[2].input_param3=(void*)NULL;
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	2200      	movs	r2, #0
 80010e2:	62da      	str	r2, [r3, #44]	@ 0x2c

	pfunction=&CC_APP_Nop;										//Task3 initialization
 80010e4:	4b37      	ldr	r3, [pc, #220]	@ (80011c4 <CC_SCHDLR_InitScheduler+0x168>)
 80010e6:	60fb      	str	r3, [r7, #12]
	data->Task2Launch[3].function=(void*)pfunction;
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	68fa      	ldr	r2, [r7, #12]
 80010ec:	631a      	str	r2, [r3, #48]	@ 0x30
	data->Task2Launch[3].input_param1=(void*)NULL;
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	2200      	movs	r2, #0
 80010f2:	635a      	str	r2, [r3, #52]	@ 0x34
	data->Task2Launch[3].input_param2=(void*)NULL;
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	2200      	movs	r2, #0
 80010f8:	639a      	str	r2, [r3, #56]	@ 0x38
	data->Task2Launch[3].input_param3=(void*)NULL;
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	2200      	movs	r2, #0
 80010fe:	63da      	str	r2, [r3, #60]	@ 0x3c

	pfunction=&CC_APP_Nop;										//Task4 initialization
 8001100:	4b30      	ldr	r3, [pc, #192]	@ (80011c4 <CC_SCHDLR_InitScheduler+0x168>)
 8001102:	60fb      	str	r3, [r7, #12]
	data->Task2Launch[4].function=(void*)pfunction;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	68fa      	ldr	r2, [r7, #12]
 8001108:	641a      	str	r2, [r3, #64]	@ 0x40
	data->Task2Launch[4].input_param1=(void*)NULL;
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	2200      	movs	r2, #0
 800110e:	645a      	str	r2, [r3, #68]	@ 0x44
	data->Task2Launch[4].input_param2=(void*)NULL;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	2200      	movs	r2, #0
 8001114:	649a      	str	r2, [r3, #72]	@ 0x48
	data->Task2Launch[4].input_param3=(void*)NULL;
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	2200      	movs	r2, #0
 800111a:	64da      	str	r2, [r3, #76]	@ 0x4c

	pfunction=&CC_APP_Nop;										//Task5 initialization
 800111c:	4b29      	ldr	r3, [pc, #164]	@ (80011c4 <CC_SCHDLR_InitScheduler+0x168>)
 800111e:	60fb      	str	r3, [r7, #12]
	data->Task2Launch[5].function=(void*)pfunction;
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	68fa      	ldr	r2, [r7, #12]
 8001124:	651a      	str	r2, [r3, #80]	@ 0x50
	data->Task2Launch[5].input_param1=(void*)NULL;
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	2200      	movs	r2, #0
 800112a:	655a      	str	r2, [r3, #84]	@ 0x54
	data->Task2Launch[5].input_param2=(void*)NULL;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	2200      	movs	r2, #0
 8001130:	659a      	str	r2, [r3, #88]	@ 0x58
	data->Task2Launch[5].input_param3=(void*)NULL;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	2200      	movs	r2, #0
 8001136:	65da      	str	r2, [r3, #92]	@ 0x5c

	pfunction=&CC_APP_Nop;										//Task6 initialization
 8001138:	4b22      	ldr	r3, [pc, #136]	@ (80011c4 <CC_SCHDLR_InitScheduler+0x168>)
 800113a:	60fb      	str	r3, [r7, #12]
	data->Task2Launch[6].function=(void*)pfunction;
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	68fa      	ldr	r2, [r7, #12]
 8001140:	661a      	str	r2, [r3, #96]	@ 0x60
	data->Task2Launch[6].input_param1=(void*)NULL;
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	2200      	movs	r2, #0
 8001146:	665a      	str	r2, [r3, #100]	@ 0x64
	data->Task2Launch[6].input_param2=(void*)NULL;
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	2200      	movs	r2, #0
 800114c:	669a      	str	r2, [r3, #104]	@ 0x68
	data->Task2Launch[6].input_param3=(void*)NULL;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	2200      	movs	r2, #0
 8001152:	66da      	str	r2, [r3, #108]	@ 0x6c

	pfunction=&CC_APP_Nop;										//Task7 initialization
 8001154:	4b1b      	ldr	r3, [pc, #108]	@ (80011c4 <CC_SCHDLR_InitScheduler+0x168>)
 8001156:	60fb      	str	r3, [r7, #12]
	data->Task2Launch[7].function=(void*)pfunction;
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	68fa      	ldr	r2, [r7, #12]
 800115c:	671a      	str	r2, [r3, #112]	@ 0x70
	data->Task2Launch[7].input_param1=(void*)NULL;
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	2200      	movs	r2, #0
 8001162:	675a      	str	r2, [r3, #116]	@ 0x74
	data->Task2Launch[7].input_param2=(void*)NULL;
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	2200      	movs	r2, #0
 8001168:	679a      	str	r2, [r3, #120]	@ 0x78
	data->Task2Launch[7].input_param3=(void*)NULL;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	2200      	movs	r2, #0
 800116e:	67da      	str	r2, [r3, #124]	@ 0x7c

	pfunction=&CC_APP_Nop;										//Task8 initialization
 8001170:	4b14      	ldr	r3, [pc, #80]	@ (80011c4 <CC_SCHDLR_InitScheduler+0x168>)
 8001172:	60fb      	str	r3, [r7, #12]
	data->Task2Launch[8].function=(void*)pfunction;
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	2180      	movs	r1, #128	@ 0x80
 8001178:	68fa      	ldr	r2, [r7, #12]
 800117a:	505a      	str	r2, [r3, r1]
	data->Task2Launch[8].input_param1=(void*)NULL;
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	2284      	movs	r2, #132	@ 0x84
 8001180:	2100      	movs	r1, #0
 8001182:	5099      	str	r1, [r3, r2]
	data->Task2Launch[8].input_param2=(void*)NULL;
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	2288      	movs	r2, #136	@ 0x88
 8001188:	2100      	movs	r1, #0
 800118a:	5099      	str	r1, [r3, r2]
	data->Task2Launch[8].input_param3=(void*)NULL;
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	228c      	movs	r2, #140	@ 0x8c
 8001190:	2100      	movs	r1, #0
 8001192:	5099      	str	r1, [r3, r2]


	pfunction=&CC_SCHDLR_Scheduler;								//Task9 initialization. Nested scheduler
 8001194:	4b0c      	ldr	r3, [pc, #48]	@ (80011c8 <CC_SCHDLR_InitScheduler+0x16c>)
 8001196:	60fb      	str	r3, [r7, #12]
	data->Task2Launch[9].function=(void*)pfunction;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	2190      	movs	r1, #144	@ 0x90
 800119c:	68fa      	ldr	r2, [r7, #12]
 800119e:	505a      	str	r2, [r3, r1]
	pNestedScheduler=&CC_SCHDLR_NestedScheduler;
 80011a0:	4b0a      	ldr	r3, [pc, #40]	@ (80011cc <CC_SCHDLR_InitScheduler+0x170>)
 80011a2:	60bb      	str	r3, [r7, #8]
	data->Task2Launch[9].input_param1=(void*)pNestedScheduler;
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	2194      	movs	r1, #148	@ 0x94
 80011a8:	68ba      	ldr	r2, [r7, #8]
 80011aa:	505a      	str	r2, [r3, r1]
	data->Task2Launch[9].input_param2=(void*)NULL;
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	2298      	movs	r2, #152	@ 0x98
 80011b0:	2100      	movs	r1, #0
 80011b2:	5099      	str	r1, [r3, r2]
	data->Task2Launch[9].input_param3=(void*)NULL;
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	229c      	movs	r2, #156	@ 0x9c
 80011b8:	2100      	movs	r1, #0
 80011ba:	5099      	str	r1, [r3, r2]
}
 80011bc:	46c0      	nop			@ (mov r8, r8)
 80011be:	46bd      	mov	sp, r7
 80011c0:	b004      	add	sp, #16
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	08000b6d 	.word	0x08000b6d
 80011c8:	08000ef5 	.word	0x08000ef5
 80011cc:	20000250 	.word	0x20000250

080011d0 <CC_SCHDLR_InitNestedScheduler>:

void CC_SCHDLR_InitNestedScheduler(CC_SCHDLR_Scheduler_t* const data)
//Loading the scheduler's structure with functions and/or procedures to launch,
//and also their parameters.
//Void pointers to be able to launch different kinds of functions.
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b08c      	sub	sp, #48	@ 0x30
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
	FDCAN_TxHeaderTypeDef* 	pFDCAN_TxHeaderTypeDef;	//Pointer FDCAN_TxHeaderTypeDef
	CC_LEDPWM_SoftPwm_t* 	pCC_LEDPWM_SoftPwm;		//Pointer to strip leds control data
	IWDG_HandleTypeDef*		pIWDG_HandleTypeDef;	//Pointer to inner watchdog handler
	const uint8_t* 			puint8_2;				//Constant pointer to a constant uint8_t data

	data->TaskOngoing=0;							//AIXO HO VULL A FORA. PEL NESTED ES RARO
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	22b0      	movs	r2, #176	@ 0xb0
 80011dc:	2100      	movs	r1, #0
 80011de:	5499      	strb	r1, [r3, r2]
	data->IntCount=0;
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	33a8      	adds	r3, #168	@ 0xa8
 80011e4:	0019      	movs	r1, r3
 80011e6:	2200      	movs	r2, #0
 80011e8:	2300      	movs	r3, #0
 80011ea:	600a      	str	r2, [r1, #0]
 80011ec:	604b      	str	r3, [r1, #4]
	data->MissIntCnt=0;
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	33b8      	adds	r3, #184	@ 0xb8
 80011f2:	0019      	movs	r1, r3
 80011f4:	2200      	movs	r2, #0
 80011f6:	2300      	movs	r3, #0
 80011f8:	600a      	str	r2, [r1, #0]
 80011fa:	604b      	str	r3, [r1, #4]
	data->BaseTimems=CC_SCHDLR_BASE_TIME*CC_SCHDLR_MAX_THREADS;
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	22a0      	movs	r2, #160	@ 0xa0
 8001200:	210a      	movs	r1, #10
 8001202:	5499      	strb	r1, [r3, r2]

	pfunction=&CC_APP_BoardLedBlinking;							//Task9.0 initialization. Led blinking
 8001204:	4b55      	ldr	r3, [pc, #340]	@ (800135c <CC_SCHDLR_InitNestedScheduler+0x18c>)
 8001206:	62fb      	str	r3, [r7, #44]	@ 0x2c
	data->Task2Launch[0].function=(void*)pfunction;
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800120c:	601a      	str	r2, [r3, #0]
	puint8=&CC_APP_BlinkCnts;
 800120e:	4b54      	ldr	r3, [pc, #336]	@ (8001360 <CC_SCHDLR_InitNestedScheduler+0x190>)
 8001210:	62bb      	str	r3, [r7, #40]	@ 0x28
	data->Task2Launch[0].input_param1=(void*)puint8;
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001216:	605a      	str	r2, [r3, #4]
	data->Task2Launch[0].input_param2=(void*)NULL;
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	2200      	movs	r2, #0
 800121c:	609a      	str	r2, [r3, #8]
	data->Task2Launch[0].input_param3=(void*)NULL;
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	2200      	movs	r2, #0
 8001222:	60da      	str	r2, [r3, #12]

	pfunction=&CC_ML_GetDipSwitch4pos;							//Task9.1 initialization. DIP-Switch update
 8001224:	4b4f      	ldr	r3, [pc, #316]	@ (8001364 <CC_SCHDLR_InitNestedScheduler+0x194>)
 8001226:	62fb      	str	r3, [r7, #44]	@ 0x2c
	data->Task2Launch[1].function=(void*) pfunction;
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800122c:	611a      	str	r2, [r3, #16]
	pCC_DIPSW_DipSw=&CC_DIPSW_DipSwitch;
 800122e:	4b4e      	ldr	r3, [pc, #312]	@ (8001368 <CC_SCHDLR_InitNestedScheduler+0x198>)
 8001230:	627b      	str	r3, [r7, #36]	@ 0x24
	data->Task2Launch[1].input_param1=(void*)pCC_DIPSW_DipSw;
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001236:	615a      	str	r2, [r3, #20]
	data->Task2Launch[1].input_param2=(void*)NULL;
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	2200      	movs	r2, #0
 800123c:	619a      	str	r2, [r3, #24]
	data->Task2Launch[1].input_param3=(void*)NULL;
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	2200      	movs	r2, #0
 8001242:	61da      	str	r2, [r3, #28]

	pfunction=&CC_ML_UpdateSysIdFromDipSwitch;					//Task9.2 initialization. Board Id update from DIP-Switch
 8001244:	4b49      	ldr	r3, [pc, #292]	@ (800136c <CC_SCHDLR_InitNestedScheduler+0x19c>)
 8001246:	62fb      	str	r3, [r7, #44]	@ 0x2c
	data->Task2Launch[2].function=(void*)pfunction;
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800124c:	621a      	str	r2, [r3, #32]
	pCC_DIPSW_DipSw=&CC_DIPSW_DipSwitch;
 800124e:	4b46      	ldr	r3, [pc, #280]	@ (8001368 <CC_SCHDLR_InitNestedScheduler+0x198>)
 8001250:	627b      	str	r3, [r7, #36]	@ 0x24
	pCC_SYS_Config=&CC_APP_BoardData;
 8001252:	4b47      	ldr	r3, [pc, #284]	@ (8001370 <CC_SCHDLR_InitNestedScheduler+0x1a0>)
 8001254:	623b      	str	r3, [r7, #32]
	data->Task2Launch[2].input_param1=(void*)pCC_SYS_Config;
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	6a3a      	ldr	r2, [r7, #32]
 800125a:	625a      	str	r2, [r3, #36]	@ 0x24
	data->Task2Launch[2].input_param2=(void*)pCC_DIPSW_DipSw;
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001260:	629a      	str	r2, [r3, #40]	@ 0x28
	data->Task2Launch[2].input_param3=(void*)NULL;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	2200      	movs	r2, #0
 8001266:	62da      	str	r2, [r3, #44]	@ 0x2c

	pfunction=&CC_SM_UsartSM;									//Task9.3 initialization. USART state machine
 8001268:	4b42      	ldr	r3, [pc, #264]	@ (8001374 <CC_SCHDLR_InitNestedScheduler+0x1a4>)
 800126a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	data->Task2Launch[3].function=(void*)pfunction;
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001270:	631a      	str	r2, [r3, #48]	@ 0x30
	data->Task2Launch[3].input_param1=(void*)NULL;
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	2200      	movs	r2, #0
 8001276:	635a      	str	r2, [r3, #52]	@ 0x34
	data->Task2Launch[3].input_param2=(void*)NULL;
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	2200      	movs	r2, #0
 800127c:	639a      	str	r2, [r3, #56]	@ 0x38
	data->Task2Launch[3].input_param3=(void*)NULL;
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	2200      	movs	r2, #0
 8001282:	63da      	str	r2, [r3, #60]	@ 0x3c

	pfunction=&CC_ML_SendMessageCan;							//Task9.4 initialization. Send CAN
 8001284:	4b3c      	ldr	r3, [pc, #240]	@ (8001378 <CC_SCHDLR_InitNestedScheduler+0x1a8>)
 8001286:	62fb      	str	r3, [r7, #44]	@ 0x2c
	data->Task2Launch[4].function=(void*)pfunction;
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800128c:	641a      	str	r2, [r3, #64]	@ 0x40
	pFDCAN_HandleTypeDef=&CC_ML_PERIPHERALS_CAN;
 800128e:	4b3b      	ldr	r3, [pc, #236]	@ (800137c <CC_SCHDLR_InitNestedScheduler+0x1ac>)
 8001290:	61fb      	str	r3, [r7, #28]
	pFDCAN_TxHeaderTypeDef=&CC_ML_CAN_TxHeader;
 8001292:	4b3b      	ldr	r3, [pc, #236]	@ (8001380 <CC_SCHDLR_InitNestedScheduler+0x1b0>)
 8001294:	61bb      	str	r3, [r7, #24]
	puint8=CC_CAN_TxData;
 8001296:	4b3b      	ldr	r3, [pc, #236]	@ (8001384 <CC_SCHDLR_InitNestedScheduler+0x1b4>)
 8001298:	62bb      	str	r3, [r7, #40]	@ 0x28
	data->Task2Launch[4].input_param1=(void*)pFDCAN_HandleTypeDef;
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	69fa      	ldr	r2, [r7, #28]
 800129e:	645a      	str	r2, [r3, #68]	@ 0x44
	data->Task2Launch[4].input_param2=(void*)pFDCAN_TxHeaderTypeDef;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	69ba      	ldr	r2, [r7, #24]
 80012a4:	649a      	str	r2, [r3, #72]	@ 0x48
	data->Task2Launch[4].input_param3=(void*)puint8;
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80012aa:	64da      	str	r2, [r3, #76]	@ 0x4c

	pfunction=&CC_LEDPWM_CntrCalculus;							//Task9.5 initialization. Calculus of the needed counts the get the desired PWM (soft PWM)
 80012ac:	4b36      	ldr	r3, [pc, #216]	@ (8001388 <CC_SCHDLR_InitNestedScheduler+0x1b8>)
 80012ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
	data->Task2Launch[5].function=(void*)pfunction;
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80012b4:	651a      	str	r2, [r3, #80]	@ 0x50
	pCC_LEDPWM_SoftPwm=&CC_LEDPWM_Strip;
 80012b6:	4b35      	ldr	r3, [pc, #212]	@ (800138c <CC_SCHDLR_InitNestedScheduler+0x1bc>)
 80012b8:	617b      	str	r3, [r7, #20]
	data->Task2Launch[5].input_param1=(void*)pCC_LEDPWM_SoftPwm;
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	697a      	ldr	r2, [r7, #20]
 80012be:	655a      	str	r2, [r3, #84]	@ 0x54
	puint8_2=&CC_LEDPWM_TotalStrips;
 80012c0:	4b33      	ldr	r3, [pc, #204]	@ (8001390 <CC_SCHDLR_InitNestedScheduler+0x1c0>)
 80012c2:	613b      	str	r3, [r7, #16]
	data->Task2Launch[5].input_param2=(void*)puint8_2;
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	693a      	ldr	r2, [r7, #16]
 80012c8:	659a      	str	r2, [r3, #88]	@ 0x58
	data->Task2Launch[5].input_param3=(void*)NULL;
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	2200      	movs	r2, #0
 80012ce:	65da      	str	r2, [r3, #92]	@ 0x5c

	pfunction=&CC_APP_Nop;										//Task9.6 initialization
 80012d0:	4b30      	ldr	r3, [pc, #192]	@ (8001394 <CC_SCHDLR_InitNestedScheduler+0x1c4>)
 80012d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	data->Task2Launch[6].function=(void*)pfunction;
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80012d8:	661a      	str	r2, [r3, #96]	@ 0x60
	data->Task2Launch[6].input_param1=(void*)NULL;
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	2200      	movs	r2, #0
 80012de:	665a      	str	r2, [r3, #100]	@ 0x64
	data->Task2Launch[6].input_param2=(void*)NULL;
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	2200      	movs	r2, #0
 80012e4:	669a      	str	r2, [r3, #104]	@ 0x68
	data->Task2Launch[6].input_param3=(void*)NULL;
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	2200      	movs	r2, #0
 80012ea:	66da      	str	r2, [r3, #108]	@ 0x6c

	pfunction=&CC_APP_Nop;										//Task9.7 initialization
 80012ec:	4b29      	ldr	r3, [pc, #164]	@ (8001394 <CC_SCHDLR_InitNestedScheduler+0x1c4>)
 80012ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
	data->Task2Launch[7].function=(void*)pfunction;
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80012f4:	671a      	str	r2, [r3, #112]	@ 0x70
	data->Task2Launch[7].input_param1=(void*)NULL;
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	2200      	movs	r2, #0
 80012fa:	675a      	str	r2, [r3, #116]	@ 0x74
	data->Task2Launch[7].input_param2=(void*)NULL;
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	2200      	movs	r2, #0
 8001300:	679a      	str	r2, [r3, #120]	@ 0x78
	data->Task2Launch[7].input_param3=(void*)NULL;
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	2200      	movs	r2, #0
 8001306:	67da      	str	r2, [r3, #124]	@ 0x7c

	pfunction=&CC_APP_Nop;										//Task9.8 initialization
 8001308:	4b22      	ldr	r3, [pc, #136]	@ (8001394 <CC_SCHDLR_InitNestedScheduler+0x1c4>)
 800130a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	data->Task2Launch[8].function=(void*)pfunction;
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	2180      	movs	r1, #128	@ 0x80
 8001310:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001312:	505a      	str	r2, [r3, r1]
	data->Task2Launch[8].input_param1=(void*)NULL;
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	2284      	movs	r2, #132	@ 0x84
 8001318:	2100      	movs	r1, #0
 800131a:	5099      	str	r1, [r3, r2]
	data->Task2Launch[8].input_param2=(void*)NULL;
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	2288      	movs	r2, #136	@ 0x88
 8001320:	2100      	movs	r1, #0
 8001322:	5099      	str	r1, [r3, r2]
	data->Task2Launch[8].input_param3=(void*)NULL;
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	228c      	movs	r2, #140	@ 0x8c
 8001328:	2100      	movs	r1, #0
 800132a:	5099      	str	r1, [r3, r2]
//	data->Task2Launch[9].function=(void*)pfunction;
//	data->Task2Launch[9].input_param1=(void*)NULL;
//	data->Task2Launch[9].input_param2=(void*)NULL;
//	data->Task2Launch[9].input_param3=(void*)NULL;

	pfunction=&CC_ML_RefreshWatchdog;							//Task9.9 initialization. Inner Watchdog refresh. Trigger at 200ms
 800132c:	4b1a      	ldr	r3, [pc, #104]	@ (8001398 <CC_SCHDLR_InitNestedScheduler+0x1c8>)
 800132e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	data->Task2Launch[9].function=(void*)pfunction;
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	2190      	movs	r1, #144	@ 0x90
 8001334:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001336:	505a      	str	r2, [r3, r1]
	pIWDG_HandleTypeDef=&CC_WATCHDOG_HANDLER;
 8001338:	4b18      	ldr	r3, [pc, #96]	@ (800139c <CC_SCHDLR_InitNestedScheduler+0x1cc>)
 800133a:	60fb      	str	r3, [r7, #12]
	data->Task2Launch[9].input_param1=(void*)pIWDG_HandleTypeDef;
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	2194      	movs	r1, #148	@ 0x94
 8001340:	68fa      	ldr	r2, [r7, #12]
 8001342:	505a      	str	r2, [r3, r1]
	data->Task2Launch[9].input_param2=(void*)NULL;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	2298      	movs	r2, #152	@ 0x98
 8001348:	2100      	movs	r1, #0
 800134a:	5099      	str	r1, [r3, r2]
	data->Task2Launch[9].input_param3=(void*)NULL;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	229c      	movs	r2, #156	@ 0x9c
 8001350:	2100      	movs	r1, #0
 8001352:	5099      	str	r1, [r3, r2]
}
 8001354:	46c0      	nop			@ (mov r8, r8)
 8001356:	46bd      	mov	sp, r7
 8001358:	b00c      	add	sp, #48	@ 0x30
 800135a:	bd80      	pop	{r7, pc}
 800135c:	08000b85 	.word	0x08000b85
 8001360:	20000000 	.word	0x20000000
 8001364:	08002663 	.word	0x08002663
 8001368:	200003a0 	.word	0x200003a0
 800136c:	08002683 	.word	0x08002683
 8001370:	20000084 	.word	0x20000084
 8001374:	080013a1 	.word	0x080013a1
 8001378:	08002629 	.word	0x08002629
 800137c:	200003f4 	.word	0x200003f4
 8001380:	200003d0 	.word	0x200003d0
 8001384:	20000398 	.word	0x20000398
 8001388:	08000ce1 	.word	0x08000ce1
 800138c:	200000e4 	.word	0x200000e4
 8001390:	08008778 	.word	0x08008778
 8001394:	08000b6d 	.word	0x08000b6d
 8001398:	08002425 	.word	0x08002425
 800139c:	20000458 	.word	0x20000458

080013a0 <CC_SM_UsartSM>:

//GLOBAL VARIABLES DECLARATION

//FUNCTIONS
void CC_SM_UsartSM(void* param1, void* param2, void* param3)
{
 80013a0:	b590      	push	{r4, r7, lr}
 80013a2:	b0ad      	sub	sp, #180	@ 0xb4
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	60f8      	str	r0, [r7, #12]
 80013a8:	60b9      	str	r1, [r7, #8]
 80013aa:	607a      	str	r2, [r7, #4]
	static CC_SM_SerialStatesTypedef UsartSM_state=UART_SM_START_MSG;
	char sendString[TX_BUFF_LENGTH];
	char input_char=*(pCC_ML_SERIAL_DEBUG_RxData+0);		//Getting the character received from UART
 80013ac:	4bcf      	ldr	r3, [pc, #828]	@ (80016ec <CC_SM_UsartSM+0x34c>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	781a      	ldrb	r2, [r3, #0]
 80013b2:	2313      	movs	r3, #19
 80013b4:	18fb      	adds	r3, r7, r3
 80013b6:	701a      	strb	r2, [r3, #0]
	uint32_t duty=0;
 80013b8:	2300      	movs	r3, #0
 80013ba:	22ac      	movs	r2, #172	@ 0xac
 80013bc:	18ba      	adds	r2, r7, r2
 80013be:	6013      	str	r3, [r2, #0]
	static char input_string[3]={0,0,0};
	static uint8_t char_number=0;
	uint8_t i=0;
 80013c0:	23ab      	movs	r3, #171	@ 0xab
 80013c2:	18fb      	adds	r3, r7, r3
 80013c4:	2200      	movs	r2, #0
 80013c6:	701a      	strb	r2, [r3, #0]

	switch (UsartSM_state)
 80013c8:	4bc9      	ldr	r3, [pc, #804]	@ (80016f0 <CC_SM_UsartSM+0x350>)
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	2b10      	cmp	r3, #16
 80013ce:	d900      	bls.n	80013d2 <CC_SM_UsartSM+0x32>
 80013d0:	e33c      	b.n	8001a4c <CC_SM_UsartSM+0x6ac>
 80013d2:	009a      	lsls	r2, r3, #2
 80013d4:	4bc7      	ldr	r3, [pc, #796]	@ (80016f4 <CC_SM_UsartSM+0x354>)
 80013d6:	18d3      	adds	r3, r2, r3
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	469f      	mov	pc, r3
	{
	case UART_SM_START_MSG:
		CC_ML_SendUARTString((const char*)"Should we start?\n\r", &CC_ML_SERIAL_DEBUG_HANDLER);
 80013dc:	4ac6      	ldr	r2, [pc, #792]	@ (80016f8 <CC_SM_UsartSM+0x358>)
 80013de:	4bc7      	ldr	r3, [pc, #796]	@ (80016fc <CC_SM_UsartSM+0x35c>)
 80013e0:	0011      	movs	r1, r2
 80013e2:	0018      	movs	r0, r3
 80013e4:	f001 f86c 	bl	80024c0 <CC_ML_SendUARTString>
		CC_ML_SendUARTString((const char*)MSG_Y_OR_N, &CC_ML_SERIAL_DEBUG_HANDLER);
 80013e8:	4ac3      	ldr	r2, [pc, #780]	@ (80016f8 <CC_SM_UsartSM+0x358>)
 80013ea:	4bc5      	ldr	r3, [pc, #788]	@ (8001700 <CC_SM_UsartSM+0x360>)
 80013ec:	0011      	movs	r1, r2
 80013ee:	0018      	movs	r0, r3
 80013f0:	f001 f866 	bl	80024c0 <CC_ML_SendUARTString>
		UsartSM_state=UART_SM_STARTING;
 80013f4:	4bbe      	ldr	r3, [pc, #760]	@ (80016f0 <CC_SM_UsartSM+0x350>)
 80013f6:	2201      	movs	r2, #1
 80013f8:	701a      	strb	r2, [r3, #0]
	break;
 80013fa:	e327      	b.n	8001a4c <CC_SM_UsartSM+0x6ac>

	case UART_SM_STARTING:
		switch(input_char)
 80013fc:	2313      	movs	r3, #19
 80013fe:	18fb      	adds	r3, r7, r3
 8001400:	781b      	ldrb	r3, [r3, #0]
 8001402:	2b79      	cmp	r3, #121	@ 0x79
 8001404:	d00b      	beq.n	800141e <CC_SM_UsartSM+0x7e>
 8001406:	dc2c      	bgt.n	8001462 <CC_SM_UsartSM+0xc2>
 8001408:	2b6e      	cmp	r3, #110	@ 0x6e
 800140a:	d019      	beq.n	8001440 <CC_SM_UsartSM+0xa0>
 800140c:	dc29      	bgt.n	8001462 <CC_SM_UsartSM+0xc2>
 800140e:	2b59      	cmp	r3, #89	@ 0x59
 8001410:	d005      	beq.n	800141e <CC_SM_UsartSM+0x7e>
 8001412:	dc26      	bgt.n	8001462 <CC_SM_UsartSM+0xc2>
 8001414:	2b00      	cmp	r3, #0
 8001416:	d02e      	beq.n	8001476 <CC_SM_UsartSM+0xd6>
 8001418:	2b4e      	cmp	r3, #78	@ 0x4e
 800141a:	d011      	beq.n	8001440 <CC_SM_UsartSM+0xa0>
 800141c:	e021      	b.n	8001462 <CC_SM_UsartSM+0xc2>
		case 0:
			//No character has been entered
		break;
		case 'Y':
		case 'y':
			CC_ML_SendUARTChar((uint8_t*)(&input_char),&CC_ML_SERIAL_DEBUG_HANDLER);		//Sending the character given back
 800141e:	4ab6      	ldr	r2, [pc, #728]	@ (80016f8 <CC_SM_UsartSM+0x358>)
 8001420:	2313      	movs	r3, #19
 8001422:	18fb      	adds	r3, r7, r3
 8001424:	0011      	movs	r1, r2
 8001426:	0018      	movs	r0, r3
 8001428:	f001 f834 	bl	8002494 <CC_ML_SendUARTChar>
			CC_ML_SendUARTString((const char*)MSG_TRIPLERETURN,&CC_ML_SERIAL_DEBUG_HANDLER);//Cleaning the line into the console
 800142c:	4ab2      	ldr	r2, [pc, #712]	@ (80016f8 <CC_SM_UsartSM+0x358>)
 800142e:	4bb5      	ldr	r3, [pc, #724]	@ (8001704 <CC_SM_UsartSM+0x364>)
 8001430:	0011      	movs	r1, r2
 8001432:	0018      	movs	r0, r3
 8001434:	f001 f844 	bl	80024c0 <CC_ML_SendUARTString>
			UsartSM_state=UART_SM_WELCOME_MSG;
 8001438:	4bad      	ldr	r3, [pc, #692]	@ (80016f0 <CC_SM_UsartSM+0x350>)
 800143a:	2202      	movs	r2, #2
 800143c:	701a      	strb	r2, [r3, #0]
		break;
 800143e:	e01b      	b.n	8001478 <CC_SM_UsartSM+0xd8>
		case 'N':
		case 'n':
			CC_ML_SendUARTChar((uint8_t*)(&input_char),&CC_ML_SERIAL_DEBUG_HANDLER);		//Sending the character given back
 8001440:	4aad      	ldr	r2, [pc, #692]	@ (80016f8 <CC_SM_UsartSM+0x358>)
 8001442:	2313      	movs	r3, #19
 8001444:	18fb      	adds	r3, r7, r3
 8001446:	0011      	movs	r1, r2
 8001448:	0018      	movs	r0, r3
 800144a:	f001 f823 	bl	8002494 <CC_ML_SendUARTChar>
			CC_ML_SendUARTString((const char*)MSG_TRIPLERETURN,&CC_ML_SERIAL_DEBUG_HANDLER);//Cleaning the line into the console
 800144e:	4aaa      	ldr	r2, [pc, #680]	@ (80016f8 <CC_SM_UsartSM+0x358>)
 8001450:	4bac      	ldr	r3, [pc, #688]	@ (8001704 <CC_SM_UsartSM+0x364>)
 8001452:	0011      	movs	r1, r2
 8001454:	0018      	movs	r0, r3
 8001456:	f001 f833 	bl	80024c0 <CC_ML_SendUARTString>
			UsartSM_state=UART_SM_EXIT;
 800145a:	4ba5      	ldr	r3, [pc, #660]	@ (80016f0 <CC_SM_UsartSM+0x350>)
 800145c:	2210      	movs	r2, #16
 800145e:	701a      	strb	r2, [r3, #0]
		break;
 8001460:	e00a      	b.n	8001478 <CC_SM_UsartSM+0xd8>
		default:					//Wrong order gotten
			CC_ML_SendUARTString((const char*)MSG_WRONG_SEL, &CC_ML_SERIAL_DEBUG_HANDLER);
 8001462:	4aa5      	ldr	r2, [pc, #660]	@ (80016f8 <CC_SM_UsartSM+0x358>)
 8001464:	4ba8      	ldr	r3, [pc, #672]	@ (8001708 <CC_SM_UsartSM+0x368>)
 8001466:	0011      	movs	r1, r2
 8001468:	0018      	movs	r0, r3
 800146a:	f001 f829 	bl	80024c0 <CC_ML_SendUARTString>
			UsartSM_state=UART_SM_START_MSG;
 800146e:	4ba0      	ldr	r3, [pc, #640]	@ (80016f0 <CC_SM_UsartSM+0x350>)
 8001470:	2200      	movs	r2, #0
 8001472:	701a      	strb	r2, [r3, #0]
		break;
 8001474:	e000      	b.n	8001478 <CC_SM_UsartSM+0xd8>
		break;
 8001476:	46c0      	nop			@ (mov r8, r8)
		}
		CC_ML_ClearUARTRxData();
 8001478:	f001 f87e 	bl	8002578 <CC_ML_ClearUARTRxData>
	break;
 800147c:	e2e6      	b.n	8001a4c <CC_SM_UsartSM+0x6ac>

	case UART_SM_WELCOME_MSG:
		CC_ML_SendUARTString((const char*)"Welcome to the strip leds control\n\r", &CC_ML_SERIAL_DEBUG_HANDLER);
 800147e:	4a9e      	ldr	r2, [pc, #632]	@ (80016f8 <CC_SM_UsartSM+0x358>)
 8001480:	4ba2      	ldr	r3, [pc, #648]	@ (800170c <CC_SM_UsartSM+0x36c>)
 8001482:	0011      	movs	r1, r2
 8001484:	0018      	movs	r0, r3
 8001486:	f001 f81b 	bl	80024c0 <CC_ML_SendUARTString>
		CC_ML_SendUARTString((const char*)"The application which allows you to control your led lights\n\r", &CC_ML_SERIAL_DEBUG_HANDLER);
 800148a:	4a9b      	ldr	r2, [pc, #620]	@ (80016f8 <CC_SM_UsartSM+0x358>)
 800148c:	4ba0      	ldr	r3, [pc, #640]	@ (8001710 <CC_SM_UsartSM+0x370>)
 800148e:	0011      	movs	r1, r2
 8001490:	0018      	movs	r0, r3
 8001492:	f001 f815 	bl	80024c0 <CC_ML_SendUARTString>
		CC_ML_SendUARTString((const char*)"Running over the hardware: ", &CC_ML_SERIAL_DEBUG_HANDLER);
 8001496:	4a98      	ldr	r2, [pc, #608]	@ (80016f8 <CC_SM_UsartSM+0x358>)
 8001498:	4b9e      	ldr	r3, [pc, #632]	@ (8001714 <CC_SM_UsartSM+0x374>)
 800149a:	0011      	movs	r1, r2
 800149c:	0018      	movs	r0, r3
 800149e:	f001 f80f 	bl	80024c0 <CC_ML_SendUARTString>
		CC_ML_SendUARTString((const char*)CC_APP_BoardData.HwCode, &CC_ML_SERIAL_DEBUG_HANDLER);
 80014a2:	4a95      	ldr	r2, [pc, #596]	@ (80016f8 <CC_SM_UsartSM+0x358>)
 80014a4:	4b9c      	ldr	r3, [pc, #624]	@ (8001718 <CC_SM_UsartSM+0x378>)
 80014a6:	0011      	movs	r1, r2
 80014a8:	0018      	movs	r0, r3
 80014aa:	f001 f809 	bl	80024c0 <CC_ML_SendUARTString>
		CC_ML_SendUARTString((const char*)MSG_RETURN, &CC_ML_SERIAL_DEBUG_HANDLER);
 80014ae:	4a92      	ldr	r2, [pc, #584]	@ (80016f8 <CC_SM_UsartSM+0x358>)
 80014b0:	4b9a      	ldr	r3, [pc, #616]	@ (800171c <CC_SM_UsartSM+0x37c>)
 80014b2:	0011      	movs	r1, r2
 80014b4:	0018      	movs	r0, r3
 80014b6:	f001 f803 	bl	80024c0 <CC_ML_SendUARTString>
		CC_ML_SendUARTString((const char*)"With a uC: ", &CC_ML_SERIAL_DEBUG_HANDLER);
 80014ba:	4a8f      	ldr	r2, [pc, #572]	@ (80016f8 <CC_SM_UsartSM+0x358>)
 80014bc:	4b98      	ldr	r3, [pc, #608]	@ (8001720 <CC_SM_UsartSM+0x380>)
 80014be:	0011      	movs	r1, r2
 80014c0:	0018      	movs	r0, r3
 80014c2:	f000 fffd 	bl	80024c0 <CC_ML_SendUARTString>
		CC_ML_SendUARTString((const char*)CC_APP_BoardData.uC, &CC_ML_SERIAL_DEBUG_HANDLER);
 80014c6:	4a8c      	ldr	r2, [pc, #560]	@ (80016f8 <CC_SM_UsartSM+0x358>)
 80014c8:	4b96      	ldr	r3, [pc, #600]	@ (8001724 <CC_SM_UsartSM+0x384>)
 80014ca:	0011      	movs	r1, r2
 80014cc:	0018      	movs	r0, r3
 80014ce:	f000 fff7 	bl	80024c0 <CC_ML_SendUARTString>
		CC_ML_SendUARTString((const char*)MSG_RETURN, &CC_ML_SERIAL_DEBUG_HANDLER);
 80014d2:	4a89      	ldr	r2, [pc, #548]	@ (80016f8 <CC_SM_UsartSM+0x358>)
 80014d4:	4b91      	ldr	r3, [pc, #580]	@ (800171c <CC_SM_UsartSM+0x37c>)
 80014d6:	0011      	movs	r1, r2
 80014d8:	0018      	movs	r0, r3
 80014da:	f000 fff1 	bl	80024c0 <CC_ML_SendUARTString>
		CC_ML_SendUARTString((const char*)"Software version: ", &CC_ML_SERIAL_DEBUG_HANDLER);
 80014de:	4a86      	ldr	r2, [pc, #536]	@ (80016f8 <CC_SM_UsartSM+0x358>)
 80014e0:	4b91      	ldr	r3, [pc, #580]	@ (8001728 <CC_SM_UsartSM+0x388>)
 80014e2:	0011      	movs	r1, r2
 80014e4:	0018      	movs	r0, r3
 80014e6:	f000 ffeb 	bl	80024c0 <CC_ML_SendUARTString>
		CC_ML_SendUARTString((const char*)CC_APP_BoardData.SwVer, &CC_ML_SERIAL_DEBUG_HANDLER);
 80014ea:	4a83      	ldr	r2, [pc, #524]	@ (80016f8 <CC_SM_UsartSM+0x358>)
 80014ec:	4b8f      	ldr	r3, [pc, #572]	@ (800172c <CC_SM_UsartSM+0x38c>)
 80014ee:	0011      	movs	r1, r2
 80014f0:	0018      	movs	r0, r3
 80014f2:	f000 ffe5 	bl	80024c0 <CC_ML_SendUARTString>
		CC_ML_SendUARTString((const char*)MSG_RETURN, &CC_ML_SERIAL_DEBUG_HANDLER);
 80014f6:	4a80      	ldr	r2, [pc, #512]	@ (80016f8 <CC_SM_UsartSM+0x358>)
 80014f8:	4b88      	ldr	r3, [pc, #544]	@ (800171c <CC_SM_UsartSM+0x37c>)
 80014fa:	0011      	movs	r1, r2
 80014fc:	0018      	movs	r0, r3
 80014fe:	f000 ffdf 	bl	80024c0 <CC_ML_SendUARTString>
		CC_ML_SendUARTString((const char*)"Board identifier: ", &CC_ML_SERIAL_DEBUG_HANDLER);
 8001502:	4a7d      	ldr	r2, [pc, #500]	@ (80016f8 <CC_SM_UsartSM+0x358>)
 8001504:	4b8a      	ldr	r3, [pc, #552]	@ (8001730 <CC_SM_UsartSM+0x390>)
 8001506:	0011      	movs	r1, r2
 8001508:	0018      	movs	r0, r3
 800150a:	f000 ffd9 	bl	80024c0 <CC_ML_SendUARTString>
		utoa(CC_APP_BoardData.id, sendString, 10);									//Converting the identifier to ascii in decimal base
 800150e:	4b82      	ldr	r3, [pc, #520]	@ (8001718 <CC_SM_UsartSM+0x378>)
 8001510:	225b      	movs	r2, #91	@ 0x5b
 8001512:	5c9b      	ldrb	r3, [r3, r2]
 8001514:	0018      	movs	r0, r3
 8001516:	2414      	movs	r4, #20
 8001518:	193b      	adds	r3, r7, r4
 800151a:	220a      	movs	r2, #10
 800151c:	0019      	movs	r1, r3
 800151e:	f006 ff11 	bl	8008344 <utoa>
		CC_ML_SendUARTString((const char*)sendString, &CC_ML_SERIAL_DEBUG_HANDLER);
 8001522:	4a75      	ldr	r2, [pc, #468]	@ (80016f8 <CC_SM_UsartSM+0x358>)
 8001524:	193b      	adds	r3, r7, r4
 8001526:	0011      	movs	r1, r2
 8001528:	0018      	movs	r0, r3
 800152a:	f000 ffc9 	bl	80024c0 <CC_ML_SendUARTString>
		CC_ML_SendUARTString((const char*)MSG_TRIPLERETURN, &CC_ML_SERIAL_DEBUG_HANDLER);
 800152e:	4a72      	ldr	r2, [pc, #456]	@ (80016f8 <CC_SM_UsartSM+0x358>)
 8001530:	4b74      	ldr	r3, [pc, #464]	@ (8001704 <CC_SM_UsartSM+0x364>)
 8001532:	0011      	movs	r1, r2
 8001534:	0018      	movs	r0, r3
 8001536:	f000 ffc3 	bl	80024c0 <CC_ML_SendUARTString>
		UsartSM_state=UART_SM_MODE_MSG;
 800153a:	4b6d      	ldr	r3, [pc, #436]	@ (80016f0 <CC_SM_UsartSM+0x350>)
 800153c:	2203      	movs	r2, #3
 800153e:	701a      	strb	r2, [r3, #0]
	break;
 8001540:	e284      	b.n	8001a4c <CC_SM_UsartSM+0x6ac>

	case UART_SM_MODE_MSG:
		CC_ML_SendUARTString((const char*)"Would you like to operate or to debug?\n\r", &CC_ML_SERIAL_DEBUG_HANDLER);
 8001542:	4a6d      	ldr	r2, [pc, #436]	@ (80016f8 <CC_SM_UsartSM+0x358>)
 8001544:	4b7b      	ldr	r3, [pc, #492]	@ (8001734 <CC_SM_UsartSM+0x394>)
 8001546:	0011      	movs	r1, r2
 8001548:	0018      	movs	r0, r3
 800154a:	f000 ffb9 	bl	80024c0 <CC_ML_SendUARTString>
		CC_ML_SendUARTString((const char*)"Operation(O)\n\rDebug(D)\n\rExit(E)\n\r", &CC_ML_SERIAL_DEBUG_HANDLER);
 800154e:	4a6a      	ldr	r2, [pc, #424]	@ (80016f8 <CC_SM_UsartSM+0x358>)
 8001550:	4b79      	ldr	r3, [pc, #484]	@ (8001738 <CC_SM_UsartSM+0x398>)
 8001552:	0011      	movs	r1, r2
 8001554:	0018      	movs	r0, r3
 8001556:	f000 ffb3 	bl	80024c0 <CC_ML_SendUARTString>
		UsartSM_state=UART_SM_MODE;
 800155a:	4b65      	ldr	r3, [pc, #404]	@ (80016f0 <CC_SM_UsartSM+0x350>)
 800155c:	2204      	movs	r2, #4
 800155e:	701a      	strb	r2, [r3, #0]
	break;
 8001560:	e274      	b.n	8001a4c <CC_SM_UsartSM+0x6ac>

	case UART_SM_MODE:
		switch(input_char)
 8001562:	2313      	movs	r3, #19
 8001564:	18fb      	adds	r3, r7, r3
 8001566:	781b      	ldrb	r3, [r3, #0]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d046      	beq.n	80015fa <CC_SM_UsartSM+0x25a>
 800156c:	db3e      	blt.n	80015ec <CC_SM_UsartSM+0x24c>
 800156e:	2b6f      	cmp	r3, #111	@ 0x6f
 8001570:	dc3c      	bgt.n	80015ec <CC_SM_UsartSM+0x24c>
 8001572:	2b44      	cmp	r3, #68	@ 0x44
 8001574:	db3a      	blt.n	80015ec <CC_SM_UsartSM+0x24c>
 8001576:	3b44      	subs	r3, #68	@ 0x44
 8001578:	2b2b      	cmp	r3, #43	@ 0x2b
 800157a:	d837      	bhi.n	80015ec <CC_SM_UsartSM+0x24c>
 800157c:	009a      	lsls	r2, r3, #2
 800157e:	4b6f      	ldr	r3, [pc, #444]	@ (800173c <CC_SM_UsartSM+0x39c>)
 8001580:	18d3      	adds	r3, r2, r3
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	469f      	mov	pc, r3
		case 0:
			//No character has been entered
		break;
		case 'O':
		case 'o':
			CC_ML_SendUARTChar((uint8_t*)(&input_char),&CC_ML_SERIAL_DEBUG_HANDLER);		//Sending the character given back
 8001586:	4a5c      	ldr	r2, [pc, #368]	@ (80016f8 <CC_SM_UsartSM+0x358>)
 8001588:	2313      	movs	r3, #19
 800158a:	18fb      	adds	r3, r7, r3
 800158c:	0011      	movs	r1, r2
 800158e:	0018      	movs	r0, r3
 8001590:	f000 ff80 	bl	8002494 <CC_ML_SendUARTChar>
			CC_ML_SendUARTString((const char*)MSG_TRIPLERETURN,&CC_ML_SERIAL_DEBUG_HANDLER);//Cleaning the line into the console
 8001594:	4a58      	ldr	r2, [pc, #352]	@ (80016f8 <CC_SM_UsartSM+0x358>)
 8001596:	4b5b      	ldr	r3, [pc, #364]	@ (8001704 <CC_SM_UsartSM+0x364>)
 8001598:	0011      	movs	r1, r2
 800159a:	0018      	movs	r0, r3
 800159c:	f000 ff90 	bl	80024c0 <CC_ML_SendUARTString>
			UsartSM_state=UART_SM_OPERATION_MSG;
 80015a0:	4b53      	ldr	r3, [pc, #332]	@ (80016f0 <CC_SM_UsartSM+0x350>)
 80015a2:	2207      	movs	r2, #7
 80015a4:	701a      	strb	r2, [r3, #0]
		break;
 80015a6:	e029      	b.n	80015fc <CC_SM_UsartSM+0x25c>
		case 'D':
		case 'd':
			CC_ML_SendUARTChar((uint8_t*)(&input_char),&CC_ML_SERIAL_DEBUG_HANDLER);		//Sending the character given back
 80015a8:	4a53      	ldr	r2, [pc, #332]	@ (80016f8 <CC_SM_UsartSM+0x358>)
 80015aa:	2313      	movs	r3, #19
 80015ac:	18fb      	adds	r3, r7, r3
 80015ae:	0011      	movs	r1, r2
 80015b0:	0018      	movs	r0, r3
 80015b2:	f000 ff6f 	bl	8002494 <CC_ML_SendUARTChar>
			CC_ML_SendUARTString((const char*)MSG_TRIPLERETURN,&CC_ML_SERIAL_DEBUG_HANDLER);//Cleaning the line into the console
 80015b6:	4a50      	ldr	r2, [pc, #320]	@ (80016f8 <CC_SM_UsartSM+0x358>)
 80015b8:	4b52      	ldr	r3, [pc, #328]	@ (8001704 <CC_SM_UsartSM+0x364>)
 80015ba:	0011      	movs	r1, r2
 80015bc:	0018      	movs	r0, r3
 80015be:	f000 ff7f 	bl	80024c0 <CC_ML_SendUARTString>
			UsartSM_state=UART_SM_DEBUG_MSG;
 80015c2:	4b4b      	ldr	r3, [pc, #300]	@ (80016f0 <CC_SM_UsartSM+0x350>)
 80015c4:	2205      	movs	r2, #5
 80015c6:	701a      	strb	r2, [r3, #0]
		break;
 80015c8:	e018      	b.n	80015fc <CC_SM_UsartSM+0x25c>
		case 'E':
		case 'e':
			CC_ML_SendUARTChar((uint8_t*)(&input_char),&CC_ML_SERIAL_DEBUG_HANDLER);		//Sending the character given back
 80015ca:	4a4b      	ldr	r2, [pc, #300]	@ (80016f8 <CC_SM_UsartSM+0x358>)
 80015cc:	2313      	movs	r3, #19
 80015ce:	18fb      	adds	r3, r7, r3
 80015d0:	0011      	movs	r1, r2
 80015d2:	0018      	movs	r0, r3
 80015d4:	f000 ff5e 	bl	8002494 <CC_ML_SendUARTChar>
			CC_ML_SendUARTString((const char*)MSG_TRIPLERETURN,&CC_ML_SERIAL_DEBUG_HANDLER);//Cleaning the line into the console
 80015d8:	4a47      	ldr	r2, [pc, #284]	@ (80016f8 <CC_SM_UsartSM+0x358>)
 80015da:	4b4a      	ldr	r3, [pc, #296]	@ (8001704 <CC_SM_UsartSM+0x364>)
 80015dc:	0011      	movs	r1, r2
 80015de:	0018      	movs	r0, r3
 80015e0:	f000 ff6e 	bl	80024c0 <CC_ML_SendUARTString>
			UsartSM_state=UART_SM_EXIT;
 80015e4:	4b42      	ldr	r3, [pc, #264]	@ (80016f0 <CC_SM_UsartSM+0x350>)
 80015e6:	2210      	movs	r2, #16
 80015e8:	701a      	strb	r2, [r3, #0]
		break;
 80015ea:	e007      	b.n	80015fc <CC_SM_UsartSM+0x25c>
		default:
			CC_ML_SendUARTString((const char*)MSG_WRONG_SEL, &CC_ML_SERIAL_DEBUG_HANDLER);
 80015ec:	4a42      	ldr	r2, [pc, #264]	@ (80016f8 <CC_SM_UsartSM+0x358>)
 80015ee:	4b46      	ldr	r3, [pc, #280]	@ (8001708 <CC_SM_UsartSM+0x368>)
 80015f0:	0011      	movs	r1, r2
 80015f2:	0018      	movs	r0, r3
 80015f4:	f000 ff64 	bl	80024c0 <CC_ML_SendUARTString>
		break;
 80015f8:	e000      	b.n	80015fc <CC_SM_UsartSM+0x25c>
		break;
 80015fa:	46c0      	nop			@ (mov r8, r8)
		}
		CC_ML_ClearUARTRxData();
 80015fc:	f000 ffbc 	bl	8002578 <CC_ML_ClearUARTRxData>
	break;
 8001600:	e224      	b.n	8001a4c <CC_SM_UsartSM+0x6ac>

	case UART_SM_DEBUG_MSG:
		CC_ML_SendUARTString((const char*)"Debug mode. Showing system data\n\r", &CC_ML_SERIAL_DEBUG_HANDLER);
 8001602:	4a3d      	ldr	r2, [pc, #244]	@ (80016f8 <CC_SM_UsartSM+0x358>)
 8001604:	4b4e      	ldr	r3, [pc, #312]	@ (8001740 <CC_SM_UsartSM+0x3a0>)
 8001606:	0011      	movs	r1, r2
 8001608:	0018      	movs	r0, r3
 800160a:	f000 ff59 	bl	80024c0 <CC_ML_SendUARTString>
		CC_ML_SendUARTString((const char*)"Press (E) to stop the operation\n\r", &CC_ML_SERIAL_DEBUG_HANDLER);
 800160e:	4a3a      	ldr	r2, [pc, #232]	@ (80016f8 <CC_SM_UsartSM+0x358>)
 8001610:	4b4c      	ldr	r3, [pc, #304]	@ (8001744 <CC_SM_UsartSM+0x3a4>)
 8001612:	0011      	movs	r1, r2
 8001614:	0018      	movs	r0, r3
 8001616:	f000 ff53 	bl	80024c0 <CC_ML_SendUARTString>
		UsartSM_state=UART_SM_DEBUG;
 800161a:	4b35      	ldr	r3, [pc, #212]	@ (80016f0 <CC_SM_UsartSM+0x350>)
 800161c:	2206      	movs	r2, #6
 800161e:	701a      	strb	r2, [r3, #0]
	break;
 8001620:	e214      	b.n	8001a4c <CC_SM_UsartSM+0x6ac>

	case UART_SM_DEBUG:
		//Send debug data
		if (input_char=='E'||input_char=='e') //Exit?
 8001622:	2213      	movs	r2, #19
 8001624:	18bb      	adds	r3, r7, r2
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	2b45      	cmp	r3, #69	@ 0x45
 800162a:	d003      	beq.n	8001634 <CC_SM_UsartSM+0x294>
 800162c:	18bb      	adds	r3, r7, r2
 800162e:	781b      	ldrb	r3, [r3, #0]
 8001630:	2b65      	cmp	r3, #101	@ 0x65
 8001632:	d10f      	bne.n	8001654 <CC_SM_UsartSM+0x2b4>
		{
			CC_ML_SendUARTChar((uint8_t*)(&input_char),&CC_ML_SERIAL_DEBUG_HANDLER);				//Sending the character given back
 8001634:	4a30      	ldr	r2, [pc, #192]	@ (80016f8 <CC_SM_UsartSM+0x358>)
 8001636:	2313      	movs	r3, #19
 8001638:	18fb      	adds	r3, r7, r3
 800163a:	0011      	movs	r1, r2
 800163c:	0018      	movs	r0, r3
 800163e:	f000 ff29 	bl	8002494 <CC_ML_SendUARTChar>
			CC_ML_SendUARTString((const char*)MSG_TRIPLERETURN,&CC_ML_SERIAL_DEBUG_HANDLER);	//Cleaning the line into the console
 8001642:	4a2d      	ldr	r2, [pc, #180]	@ (80016f8 <CC_SM_UsartSM+0x358>)
 8001644:	4b2f      	ldr	r3, [pc, #188]	@ (8001704 <CC_SM_UsartSM+0x364>)
 8001646:	0011      	movs	r1, r2
 8001648:	0018      	movs	r0, r3
 800164a:	f000 ff39 	bl	80024c0 <CC_ML_SendUARTString>
			UsartSM_state=UART_SM_MODE_MSG;															//Returning to the main menu
 800164e:	4b28      	ldr	r3, [pc, #160]	@ (80016f0 <CC_SM_UsartSM+0x350>)
 8001650:	2203      	movs	r2, #3
 8001652:	701a      	strb	r2, [r3, #0]
		}
		CC_ML_ClearUARTRxData();									//Cleaning whatever be in the UART's buffer
 8001654:	f000 ff90 	bl	8002578 <CC_ML_ClearUARTRxData>
	break;
 8001658:	e1f8      	b.n	8001a4c <CC_SM_UsartSM+0x6ac>

	case UART_SM_OPERATION_MSG:
		CC_ML_SendUARTString((const char*)"Please select the desired duty cycle:\n\r", &CC_ML_SERIAL_DEBUG_HANDLER);
 800165a:	4a27      	ldr	r2, [pc, #156]	@ (80016f8 <CC_SM_UsartSM+0x358>)
 800165c:	4b3a      	ldr	r3, [pc, #232]	@ (8001748 <CC_SM_UsartSM+0x3a8>)
 800165e:	0011      	movs	r1, r2
 8001660:	0018      	movs	r0, r3
 8001662:	f000 ff2d 	bl	80024c0 <CC_ML_SendUARTString>
		UsartSM_state=UART_SM_OPERATION_RED_MSG;
 8001666:	4b22      	ldr	r3, [pc, #136]	@ (80016f0 <CC_SM_UsartSM+0x350>)
 8001668:	2208      	movs	r2, #8
 800166a:	701a      	strb	r2, [r3, #0]
	break;
 800166c:	e1ee      	b.n	8001a4c <CC_SM_UsartSM+0x6ac>

	case UART_SM_OPERATION_RED_MSG:
		CC_ML_SendUARTString((const char*)"Red leds duty cycle:\n\r(0-100)\n\r", &CC_ML_SERIAL_DEBUG_HANDLER);
 800166e:	4a22      	ldr	r2, [pc, #136]	@ (80016f8 <CC_SM_UsartSM+0x358>)
 8001670:	4b36      	ldr	r3, [pc, #216]	@ (800174c <CC_SM_UsartSM+0x3ac>)
 8001672:	0011      	movs	r1, r2
 8001674:	0018      	movs	r0, r3
 8001676:	f000 ff23 	bl	80024c0 <CC_ML_SendUARTString>
		UsartSM_state=UART_SM_OPERATION_RED;
 800167a:	4b1d      	ldr	r3, [pc, #116]	@ (80016f0 <CC_SM_UsartSM+0x350>)
 800167c:	2209      	movs	r2, #9
 800167e:	701a      	strb	r2, [r3, #0]
	break;
 8001680:	e1e4      	b.n	8001a4c <CC_SM_UsartSM+0x6ac>

	case UART_SM_OPERATION_RED:
		if(isdigit(input_char))											//Checking if the character given is a numeric digit
 8001682:	2113      	movs	r1, #19
 8001684:	187b      	adds	r3, r7, r1
 8001686:	781b      	ldrb	r3, [r3, #0]
 8001688:	1c5a      	adds	r2, r3, #1
 800168a:	4b31      	ldr	r3, [pc, #196]	@ (8001750 <CC_SM_UsartSM+0x3b0>)
 800168c:	18d3      	adds	r3, r2, r3
 800168e:	781b      	ldrb	r3, [r3, #0]
 8001690:	001a      	movs	r2, r3
 8001692:	2304      	movs	r3, #4
 8001694:	4013      	ands	r3, r2
 8001696:	d100      	bne.n	800169a <CC_SM_UsartSM+0x2fa>
 8001698:	e1d3      	b.n	8001a42 <CC_SM_UsartSM+0x6a2>
		{
			CC_ML_SendUARTChar((uint8_t*)(&input_char),&CC_ML_SERIAL_DEBUG_HANDLER);//Sending the character given back
 800169a:	4a17      	ldr	r2, [pc, #92]	@ (80016f8 <CC_SM_UsartSM+0x358>)
 800169c:	000c      	movs	r4, r1
 800169e:	187b      	adds	r3, r7, r1
 80016a0:	0011      	movs	r1, r2
 80016a2:	0018      	movs	r0, r3
 80016a4:	f000 fef6 	bl	8002494 <CC_ML_SendUARTChar>
			input_string[char_number]=input_char;						//Storing to get the total duty value (in a string)
 80016a8:	4b2a      	ldr	r3, [pc, #168]	@ (8001754 <CC_SM_UsartSM+0x3b4>)
 80016aa:	781b      	ldrb	r3, [r3, #0]
 80016ac:	001a      	movs	r2, r3
 80016ae:	193b      	adds	r3, r7, r4
 80016b0:	7819      	ldrb	r1, [r3, #0]
 80016b2:	4b29      	ldr	r3, [pc, #164]	@ (8001758 <CC_SM_UsartSM+0x3b8>)
 80016b4:	5499      	strb	r1, [r3, r2]
			char_number++;												//Next number
 80016b6:	4b27      	ldr	r3, [pc, #156]	@ (8001754 <CC_SM_UsartSM+0x3b4>)
 80016b8:	781b      	ldrb	r3, [r3, #0]
 80016ba:	3301      	adds	r3, #1
 80016bc:	b2da      	uxtb	r2, r3
 80016be:	4b25      	ldr	r3, [pc, #148]	@ (8001754 <CC_SM_UsartSM+0x3b4>)
 80016c0:	701a      	strb	r2, [r3, #0]
			if (char_number==3)											//3 digits for the duty
 80016c2:	4b24      	ldr	r3, [pc, #144]	@ (8001754 <CC_SM_UsartSM+0x3b4>)
 80016c4:	781b      	ldrb	r3, [r3, #0]
 80016c6:	2b03      	cmp	r3, #3
 80016c8:	d000      	beq.n	80016cc <CC_SM_UsartSM+0x32c>
 80016ca:	e077      	b.n	80017bc <CC_SM_UsartSM+0x41c>
			{
				duty=atoi(input_string);								//Conversion to integer
 80016cc:	4b22      	ldr	r3, [pc, #136]	@ (8001758 <CC_SM_UsartSM+0x3b8>)
 80016ce:	0018      	movs	r0, r3
 80016d0:	f006 fd68 	bl	80081a4 <atoi>
 80016d4:	0003      	movs	r3, r0
 80016d6:	22ac      	movs	r2, #172	@ 0xac
 80016d8:	18b9      	adds	r1, r7, r2
 80016da:	600b      	str	r3, [r1, #0]
				if (duty>100){duty=100;}								//Saturation
 80016dc:	18bb      	adds	r3, r7, r2
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	2b64      	cmp	r3, #100	@ 0x64
 80016e2:	d94a      	bls.n	800177a <CC_SM_UsartSM+0x3da>
 80016e4:	2364      	movs	r3, #100	@ 0x64
 80016e6:	18ba      	adds	r2, r7, r2
 80016e8:	6013      	str	r3, [r2, #0]
				while (i<CC_LEDPWM_TOTALSTRIPS)
 80016ea:	e046      	b.n	800177a <CC_SM_UsartSM+0x3da>
 80016ec:	08008870 	.word	0x08008870
 80016f0:	20000388 	.word	0x20000388
 80016f4:	0800877c 	.word	0x0800877c
 80016f8:	2000054c 	.word	0x2000054c
 80016fc:	08008468 	.word	0x08008468
 8001700:	0800847c 	.word	0x0800847c
 8001704:	0800848c 	.word	0x0800848c
 8001708:	08008494 	.word	0x08008494
 800170c:	080084bc 	.word	0x080084bc
 8001710:	080084e0 	.word	0x080084e0
 8001714:	08008520 	.word	0x08008520
 8001718:	20000084 	.word	0x20000084
 800171c:	0800853c 	.word	0x0800853c
 8001720:	08008540 	.word	0x08008540
 8001724:	200000d1 	.word	0x200000d1
 8001728:	0800854c 	.word	0x0800854c
 800172c:	20000095 	.word	0x20000095
 8001730:	08008560 	.word	0x08008560
 8001734:	08008574 	.word	0x08008574
 8001738:	080085a0 	.word	0x080085a0
 800173c:	080087c0 	.word	0x080087c0
 8001740:	080085c4 	.word	0x080085c4
 8001744:	080085e8 	.word	0x080085e8
 8001748:	0800860c 	.word	0x0800860c
 800174c:	08008634 	.word	0x08008634
 8001750:	08008a21 	.word	0x08008a21
 8001754:	20000389 	.word	0x20000389
 8001758:	2000038c 	.word	0x2000038c
				{
					CC_LEDPWM_Strip.Strip[i].RedDuty=(uint8_t)duty;		//PWM duty updates
 800175c:	20ab      	movs	r0, #171	@ 0xab
 800175e:	183b      	adds	r3, r7, r0
 8001760:	781a      	ldrb	r2, [r3, #0]
 8001762:	23ac      	movs	r3, #172	@ 0xac
 8001764:	18fb      	adds	r3, r7, r3
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	b2d9      	uxtb	r1, r3
 800176a:	4bba      	ldr	r3, [pc, #744]	@ (8001a54 <CC_SM_UsartSM+0x6b4>)
 800176c:	0112      	lsls	r2, r2, #4
 800176e:	54d1      	strb	r1, [r2, r3]
					i++;
 8001770:	183b      	adds	r3, r7, r0
 8001772:	781a      	ldrb	r2, [r3, #0]
 8001774:	183b      	adds	r3, r7, r0
 8001776:	3201      	adds	r2, #1
 8001778:	701a      	strb	r2, [r3, #0]
				while (i<CC_LEDPWM_TOTALSTRIPS)
 800177a:	22ab      	movs	r2, #171	@ 0xab
 800177c:	18bb      	adds	r3, r7, r2
 800177e:	781b      	ldrb	r3, [r3, #0]
 8001780:	2b09      	cmp	r3, #9
 8001782:	d9eb      	bls.n	800175c <CC_SM_UsartSM+0x3bc>
				}
				i=0;													//Reset variables
 8001784:	18bb      	adds	r3, r7, r2
 8001786:	2200      	movs	r2, #0
 8001788:	701a      	strb	r2, [r3, #0]
				duty=0;
 800178a:	2300      	movs	r3, #0
 800178c:	22ac      	movs	r2, #172	@ 0xac
 800178e:	18ba      	adds	r2, r7, r2
 8001790:	6013      	str	r3, [r2, #0]
				char_number=0;
 8001792:	4bb1      	ldr	r3, [pc, #708]	@ (8001a58 <CC_SM_UsartSM+0x6b8>)
 8001794:	2200      	movs	r2, #0
 8001796:	701a      	strb	r2, [r3, #0]
				input_string[0]=0;
 8001798:	4bb0      	ldr	r3, [pc, #704]	@ (8001a5c <CC_SM_UsartSM+0x6bc>)
 800179a:	2200      	movs	r2, #0
 800179c:	701a      	strb	r2, [r3, #0]
				input_string[1]=0;
 800179e:	4baf      	ldr	r3, [pc, #700]	@ (8001a5c <CC_SM_UsartSM+0x6bc>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	705a      	strb	r2, [r3, #1]
				input_string[2]=0;
 80017a4:	4bad      	ldr	r3, [pc, #692]	@ (8001a5c <CC_SM_UsartSM+0x6bc>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	709a      	strb	r2, [r3, #2]
				UsartSM_state=UART_SM_OPERATION_GREEN_MSG;				//Next SM state
 80017aa:	4bad      	ldr	r3, [pc, #692]	@ (8001a60 <CC_SM_UsartSM+0x6c0>)
 80017ac:	220a      	movs	r2, #10
 80017ae:	701a      	strb	r2, [r3, #0]
				CC_ML_SendUARTString((const char*)MSG_RETURN,&CC_ML_SERIAL_DEBUG_HANDLER);//Cleaning the line into the console
 80017b0:	4aac      	ldr	r2, [pc, #688]	@ (8001a64 <CC_SM_UsartSM+0x6c4>)
 80017b2:	4bad      	ldr	r3, [pc, #692]	@ (8001a68 <CC_SM_UsartSM+0x6c8>)
 80017b4:	0011      	movs	r1, r2
 80017b6:	0018      	movs	r0, r3
 80017b8:	f000 fe82 	bl	80024c0 <CC_ML_SendUARTString>
			}
			CC_ML_ClearUARTRxData();									//Cleaning whatever be in the UART's buffer
 80017bc:	f000 fedc 	bl	8002578 <CC_ML_ClearUARTRxData>
		}
	break;
 80017c0:	e13f      	b.n	8001a42 <CC_SM_UsartSM+0x6a2>

	case UART_SM_OPERATION_GREEN_MSG:
		CC_ML_SendUARTString((const char*)"Green leds duty cycle:\n\r(0-9)\n\r", &CC_ML_SERIAL_DEBUG_HANDLER);
 80017c2:	4aa8      	ldr	r2, [pc, #672]	@ (8001a64 <CC_SM_UsartSM+0x6c4>)
 80017c4:	4ba9      	ldr	r3, [pc, #676]	@ (8001a6c <CC_SM_UsartSM+0x6cc>)
 80017c6:	0011      	movs	r1, r2
 80017c8:	0018      	movs	r0, r3
 80017ca:	f000 fe79 	bl	80024c0 <CC_ML_SendUARTString>
		UsartSM_state=UART_SM_OPERATION_GREEN;
 80017ce:	4ba4      	ldr	r3, [pc, #656]	@ (8001a60 <CC_SM_UsartSM+0x6c0>)
 80017d0:	220b      	movs	r2, #11
 80017d2:	701a      	strb	r2, [r3, #0]
	break;
 80017d4:	e13a      	b.n	8001a4c <CC_SM_UsartSM+0x6ac>

	case UART_SM_OPERATION_GREEN:
		if(isdigit(input_char))											//Checking if the character given is a numeric digit
 80017d6:	2113      	movs	r1, #19
 80017d8:	187b      	adds	r3, r7, r1
 80017da:	781b      	ldrb	r3, [r3, #0]
 80017dc:	1c5a      	adds	r2, r3, #1
 80017de:	4ba4      	ldr	r3, [pc, #656]	@ (8001a70 <CC_SM_UsartSM+0x6d0>)
 80017e0:	18d3      	adds	r3, r2, r3
 80017e2:	781b      	ldrb	r3, [r3, #0]
 80017e4:	001a      	movs	r2, r3
 80017e6:	2304      	movs	r3, #4
 80017e8:	4013      	ands	r3, r2
 80017ea:	d100      	bne.n	80017ee <CC_SM_UsartSM+0x44e>
 80017ec:	e12b      	b.n	8001a46 <CC_SM_UsartSM+0x6a6>
		{
			CC_ML_SendUARTChar((uint8_t*)(&input_char),&CC_ML_SERIAL_DEBUG_HANDLER);//Sending the character given back
 80017ee:	4a9d      	ldr	r2, [pc, #628]	@ (8001a64 <CC_SM_UsartSM+0x6c4>)
 80017f0:	000c      	movs	r4, r1
 80017f2:	187b      	adds	r3, r7, r1
 80017f4:	0011      	movs	r1, r2
 80017f6:	0018      	movs	r0, r3
 80017f8:	f000 fe4c 	bl	8002494 <CC_ML_SendUARTChar>
			input_string[char_number]=input_char;						//Storing to get the total duty value (in a string)
 80017fc:	4b96      	ldr	r3, [pc, #600]	@ (8001a58 <CC_SM_UsartSM+0x6b8>)
 80017fe:	781b      	ldrb	r3, [r3, #0]
 8001800:	001a      	movs	r2, r3
 8001802:	193b      	adds	r3, r7, r4
 8001804:	7819      	ldrb	r1, [r3, #0]
 8001806:	4b95      	ldr	r3, [pc, #596]	@ (8001a5c <CC_SM_UsartSM+0x6bc>)
 8001808:	5499      	strb	r1, [r3, r2]
			char_number++;												//Next number
 800180a:	4b93      	ldr	r3, [pc, #588]	@ (8001a58 <CC_SM_UsartSM+0x6b8>)
 800180c:	781b      	ldrb	r3, [r3, #0]
 800180e:	3301      	adds	r3, #1
 8001810:	b2da      	uxtb	r2, r3
 8001812:	4b91      	ldr	r3, [pc, #580]	@ (8001a58 <CC_SM_UsartSM+0x6b8>)
 8001814:	701a      	strb	r2, [r3, #0]
			if (char_number==3)											//3 digits for the duty
 8001816:	4b90      	ldr	r3, [pc, #576]	@ (8001a58 <CC_SM_UsartSM+0x6b8>)
 8001818:	781b      	ldrb	r3, [r3, #0]
 800181a:	2b03      	cmp	r3, #3
 800181c:	d142      	bne.n	80018a4 <CC_SM_UsartSM+0x504>
			{
				duty=atoi(input_string);								//Conversion to integer
 800181e:	4b8f      	ldr	r3, [pc, #572]	@ (8001a5c <CC_SM_UsartSM+0x6bc>)
 8001820:	0018      	movs	r0, r3
 8001822:	f006 fcbf 	bl	80081a4 <atoi>
 8001826:	0003      	movs	r3, r0
 8001828:	22ac      	movs	r2, #172	@ 0xac
 800182a:	18b9      	adds	r1, r7, r2
 800182c:	600b      	str	r3, [r1, #0]
				if (duty>100){duty=100;}								//Saturation
 800182e:	18bb      	adds	r3, r7, r2
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	2b64      	cmp	r3, #100	@ 0x64
 8001834:	d915      	bls.n	8001862 <CC_SM_UsartSM+0x4c2>
 8001836:	2364      	movs	r3, #100	@ 0x64
 8001838:	18ba      	adds	r2, r7, r2
 800183a:	6013      	str	r3, [r2, #0]
				while (i<CC_LEDPWM_TOTALSTRIPS)
 800183c:	e011      	b.n	8001862 <CC_SM_UsartSM+0x4c2>
				{
					CC_LEDPWM_Strip.Strip[i].GreenDuty=(uint8_t)duty;	//PWM duty updates
 800183e:	20ab      	movs	r0, #171	@ 0xab
 8001840:	183b      	adds	r3, r7, r0
 8001842:	781b      	ldrb	r3, [r3, #0]
 8001844:	22ac      	movs	r2, #172	@ 0xac
 8001846:	18ba      	adds	r2, r7, r2
 8001848:	6812      	ldr	r2, [r2, #0]
 800184a:	b2d1      	uxtb	r1, r2
 800184c:	4a81      	ldr	r2, [pc, #516]	@ (8001a54 <CC_SM_UsartSM+0x6b4>)
 800184e:	011b      	lsls	r3, r3, #4
 8001850:	18d3      	adds	r3, r2, r3
 8001852:	3301      	adds	r3, #1
 8001854:	1c0a      	adds	r2, r1, #0
 8001856:	701a      	strb	r2, [r3, #0]
					i++;
 8001858:	183b      	adds	r3, r7, r0
 800185a:	781a      	ldrb	r2, [r3, #0]
 800185c:	183b      	adds	r3, r7, r0
 800185e:	3201      	adds	r2, #1
 8001860:	701a      	strb	r2, [r3, #0]
				while (i<CC_LEDPWM_TOTALSTRIPS)
 8001862:	22ab      	movs	r2, #171	@ 0xab
 8001864:	18bb      	adds	r3, r7, r2
 8001866:	781b      	ldrb	r3, [r3, #0]
 8001868:	2b09      	cmp	r3, #9
 800186a:	d9e8      	bls.n	800183e <CC_SM_UsartSM+0x49e>
				}
				i=0;													//Reset variables
 800186c:	18bb      	adds	r3, r7, r2
 800186e:	2200      	movs	r2, #0
 8001870:	701a      	strb	r2, [r3, #0]
				duty=0;
 8001872:	2300      	movs	r3, #0
 8001874:	22ac      	movs	r2, #172	@ 0xac
 8001876:	18ba      	adds	r2, r7, r2
 8001878:	6013      	str	r3, [r2, #0]
				char_number=0;
 800187a:	4b77      	ldr	r3, [pc, #476]	@ (8001a58 <CC_SM_UsartSM+0x6b8>)
 800187c:	2200      	movs	r2, #0
 800187e:	701a      	strb	r2, [r3, #0]
				input_string[0]=0;
 8001880:	4b76      	ldr	r3, [pc, #472]	@ (8001a5c <CC_SM_UsartSM+0x6bc>)
 8001882:	2200      	movs	r2, #0
 8001884:	701a      	strb	r2, [r3, #0]
				input_string[1]=0;
 8001886:	4b75      	ldr	r3, [pc, #468]	@ (8001a5c <CC_SM_UsartSM+0x6bc>)
 8001888:	2200      	movs	r2, #0
 800188a:	705a      	strb	r2, [r3, #1]
				input_string[2]=0;
 800188c:	4b73      	ldr	r3, [pc, #460]	@ (8001a5c <CC_SM_UsartSM+0x6bc>)
 800188e:	2200      	movs	r2, #0
 8001890:	709a      	strb	r2, [r3, #2]
				UsartSM_state=UART_SM_OPERATION_BLUE_MSG;				//Next SM state
 8001892:	4b73      	ldr	r3, [pc, #460]	@ (8001a60 <CC_SM_UsartSM+0x6c0>)
 8001894:	220c      	movs	r2, #12
 8001896:	701a      	strb	r2, [r3, #0]
				CC_ML_SendUARTString((const char*)MSG_RETURN,&CC_ML_SERIAL_DEBUG_HANDLER);//Cleaning the line into the console
 8001898:	4a72      	ldr	r2, [pc, #456]	@ (8001a64 <CC_SM_UsartSM+0x6c4>)
 800189a:	4b73      	ldr	r3, [pc, #460]	@ (8001a68 <CC_SM_UsartSM+0x6c8>)
 800189c:	0011      	movs	r1, r2
 800189e:	0018      	movs	r0, r3
 80018a0:	f000 fe0e 	bl	80024c0 <CC_ML_SendUARTString>
			}
			CC_ML_ClearUARTRxData();									//Cleaning whatever be in the UART's buffer
 80018a4:	f000 fe68 	bl	8002578 <CC_ML_ClearUARTRxData>
		}
	break;
 80018a8:	e0cd      	b.n	8001a46 <CC_SM_UsartSM+0x6a6>

	case UART_SM_OPERATION_BLUE_MSG:
		CC_ML_SendUARTString((const char*)"Blue leds duty cycle:\n\r(0-9)\n\r", &CC_ML_SERIAL_DEBUG_HANDLER);
 80018aa:	4a6e      	ldr	r2, [pc, #440]	@ (8001a64 <CC_SM_UsartSM+0x6c4>)
 80018ac:	4b71      	ldr	r3, [pc, #452]	@ (8001a74 <CC_SM_UsartSM+0x6d4>)
 80018ae:	0011      	movs	r1, r2
 80018b0:	0018      	movs	r0, r3
 80018b2:	f000 fe05 	bl	80024c0 <CC_ML_SendUARTString>
		UsartSM_state=UART_SM_OPERATION_BLUE;
 80018b6:	4b6a      	ldr	r3, [pc, #424]	@ (8001a60 <CC_SM_UsartSM+0x6c0>)
 80018b8:	220d      	movs	r2, #13
 80018ba:	701a      	strb	r2, [r3, #0]
	break;
 80018bc:	e0c6      	b.n	8001a4c <CC_SM_UsartSM+0x6ac>

	case UART_SM_OPERATION_BLUE:
		if(isdigit(input_char))											//Checking if the character given is a numeric digit
 80018be:	2113      	movs	r1, #19
 80018c0:	187b      	adds	r3, r7, r1
 80018c2:	781b      	ldrb	r3, [r3, #0]
 80018c4:	1c5a      	adds	r2, r3, #1
 80018c6:	4b6a      	ldr	r3, [pc, #424]	@ (8001a70 <CC_SM_UsartSM+0x6d0>)
 80018c8:	18d3      	adds	r3, r2, r3
 80018ca:	781b      	ldrb	r3, [r3, #0]
 80018cc:	001a      	movs	r2, r3
 80018ce:	2304      	movs	r3, #4
 80018d0:	4013      	ands	r3, r2
 80018d2:	d100      	bne.n	80018d6 <CC_SM_UsartSM+0x536>
 80018d4:	e0b9      	b.n	8001a4a <CC_SM_UsartSM+0x6aa>
		{
			CC_ML_SendUARTChar((uint8_t*)(&input_char), &CC_ML_SERIAL_DEBUG_HANDLER);//Sending the character given back
 80018d6:	4a63      	ldr	r2, [pc, #396]	@ (8001a64 <CC_SM_UsartSM+0x6c4>)
 80018d8:	000c      	movs	r4, r1
 80018da:	187b      	adds	r3, r7, r1
 80018dc:	0011      	movs	r1, r2
 80018de:	0018      	movs	r0, r3
 80018e0:	f000 fdd8 	bl	8002494 <CC_ML_SendUARTChar>
			input_string[char_number]=input_char;						//Storing to get the total duty value (in a string)
 80018e4:	4b5c      	ldr	r3, [pc, #368]	@ (8001a58 <CC_SM_UsartSM+0x6b8>)
 80018e6:	781b      	ldrb	r3, [r3, #0]
 80018e8:	001a      	movs	r2, r3
 80018ea:	193b      	adds	r3, r7, r4
 80018ec:	7819      	ldrb	r1, [r3, #0]
 80018ee:	4b5b      	ldr	r3, [pc, #364]	@ (8001a5c <CC_SM_UsartSM+0x6bc>)
 80018f0:	5499      	strb	r1, [r3, r2]
			char_number++;												//Next number
 80018f2:	4b59      	ldr	r3, [pc, #356]	@ (8001a58 <CC_SM_UsartSM+0x6b8>)
 80018f4:	781b      	ldrb	r3, [r3, #0]
 80018f6:	3301      	adds	r3, #1
 80018f8:	b2da      	uxtb	r2, r3
 80018fa:	4b57      	ldr	r3, [pc, #348]	@ (8001a58 <CC_SM_UsartSM+0x6b8>)
 80018fc:	701a      	strb	r2, [r3, #0]
			if (char_number==3)											//3 digits for the duty
 80018fe:	4b56      	ldr	r3, [pc, #344]	@ (8001a58 <CC_SM_UsartSM+0x6b8>)
 8001900:	781b      	ldrb	r3, [r3, #0]
 8001902:	2b03      	cmp	r3, #3
 8001904:	d142      	bne.n	800198c <CC_SM_UsartSM+0x5ec>
			{
				duty=atoi(input_string);								//Conversion to integer
 8001906:	4b55      	ldr	r3, [pc, #340]	@ (8001a5c <CC_SM_UsartSM+0x6bc>)
 8001908:	0018      	movs	r0, r3
 800190a:	f006 fc4b 	bl	80081a4 <atoi>
 800190e:	0003      	movs	r3, r0
 8001910:	22ac      	movs	r2, #172	@ 0xac
 8001912:	18b9      	adds	r1, r7, r2
 8001914:	600b      	str	r3, [r1, #0]
				if (duty>100){duty=100;}								//Saturation
 8001916:	18bb      	adds	r3, r7, r2
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	2b64      	cmp	r3, #100	@ 0x64
 800191c:	d915      	bls.n	800194a <CC_SM_UsartSM+0x5aa>
 800191e:	2364      	movs	r3, #100	@ 0x64
 8001920:	18ba      	adds	r2, r7, r2
 8001922:	6013      	str	r3, [r2, #0]
				while (i<CC_LEDPWM_TOTALSTRIPS)
 8001924:	e011      	b.n	800194a <CC_SM_UsartSM+0x5aa>
				{
					CC_LEDPWM_Strip.Strip[i].BlueDuty=(uint8_t)duty;	//PWM duty updates
 8001926:	20ab      	movs	r0, #171	@ 0xab
 8001928:	183b      	adds	r3, r7, r0
 800192a:	781b      	ldrb	r3, [r3, #0]
 800192c:	22ac      	movs	r2, #172	@ 0xac
 800192e:	18ba      	adds	r2, r7, r2
 8001930:	6812      	ldr	r2, [r2, #0]
 8001932:	b2d1      	uxtb	r1, r2
 8001934:	4a47      	ldr	r2, [pc, #284]	@ (8001a54 <CC_SM_UsartSM+0x6b4>)
 8001936:	011b      	lsls	r3, r3, #4
 8001938:	18d3      	adds	r3, r2, r3
 800193a:	3302      	adds	r3, #2
 800193c:	1c0a      	adds	r2, r1, #0
 800193e:	701a      	strb	r2, [r3, #0]
					i++;
 8001940:	183b      	adds	r3, r7, r0
 8001942:	781a      	ldrb	r2, [r3, #0]
 8001944:	183b      	adds	r3, r7, r0
 8001946:	3201      	adds	r2, #1
 8001948:	701a      	strb	r2, [r3, #0]
				while (i<CC_LEDPWM_TOTALSTRIPS)
 800194a:	22ab      	movs	r2, #171	@ 0xab
 800194c:	18bb      	adds	r3, r7, r2
 800194e:	781b      	ldrb	r3, [r3, #0]
 8001950:	2b09      	cmp	r3, #9
 8001952:	d9e8      	bls.n	8001926 <CC_SM_UsartSM+0x586>
				}
				i=0;													//Reset variables
 8001954:	18bb      	adds	r3, r7, r2
 8001956:	2200      	movs	r2, #0
 8001958:	701a      	strb	r2, [r3, #0]
				duty=0;
 800195a:	2300      	movs	r3, #0
 800195c:	22ac      	movs	r2, #172	@ 0xac
 800195e:	18ba      	adds	r2, r7, r2
 8001960:	6013      	str	r3, [r2, #0]
				char_number=0;
 8001962:	4b3d      	ldr	r3, [pc, #244]	@ (8001a58 <CC_SM_UsartSM+0x6b8>)
 8001964:	2200      	movs	r2, #0
 8001966:	701a      	strb	r2, [r3, #0]
				input_string[0]=0;
 8001968:	4b3c      	ldr	r3, [pc, #240]	@ (8001a5c <CC_SM_UsartSM+0x6bc>)
 800196a:	2200      	movs	r2, #0
 800196c:	701a      	strb	r2, [r3, #0]
				input_string[1]=0;
 800196e:	4b3b      	ldr	r3, [pc, #236]	@ (8001a5c <CC_SM_UsartSM+0x6bc>)
 8001970:	2200      	movs	r2, #0
 8001972:	705a      	strb	r2, [r3, #1]
				input_string[2]=0;
 8001974:	4b39      	ldr	r3, [pc, #228]	@ (8001a5c <CC_SM_UsartSM+0x6bc>)
 8001976:	2200      	movs	r2, #0
 8001978:	709a      	strb	r2, [r3, #2]
				UsartSM_state=UART_SM_OPERATION_REPEAT_MSG;				//Next SM state
 800197a:	4b39      	ldr	r3, [pc, #228]	@ (8001a60 <CC_SM_UsartSM+0x6c0>)
 800197c:	220e      	movs	r2, #14
 800197e:	701a      	strb	r2, [r3, #0]
				CC_ML_SendUARTString((const char*)MSG_TRIPLERETURN, &CC_ML_SERIAL_DEBUG_HANDLER);//Cleaning the line into the console
 8001980:	4a38      	ldr	r2, [pc, #224]	@ (8001a64 <CC_SM_UsartSM+0x6c4>)
 8001982:	4b3d      	ldr	r3, [pc, #244]	@ (8001a78 <CC_SM_UsartSM+0x6d8>)
 8001984:	0011      	movs	r1, r2
 8001986:	0018      	movs	r0, r3
 8001988:	f000 fd9a 	bl	80024c0 <CC_ML_SendUARTString>
			}
			CC_ML_ClearUARTRxData();									//Cleaning whatever be in the UART's buffer
 800198c:	f000 fdf4 	bl	8002578 <CC_ML_ClearUARTRxData>
		}
	break;
 8001990:	e05b      	b.n	8001a4a <CC_SM_UsartSM+0x6aa>

	case UART_SM_OPERATION_REPEAT_MSG:
		CC_ML_SendUARTString((const char*)"Would you like to enter the duties again?\n\rYes(Y)\n\rNo(N)\n\r", &CC_ML_SERIAL_DEBUG_HANDLER);
 8001992:	4a34      	ldr	r2, [pc, #208]	@ (8001a64 <CC_SM_UsartSM+0x6c4>)
 8001994:	4b39      	ldr	r3, [pc, #228]	@ (8001a7c <CC_SM_UsartSM+0x6dc>)
 8001996:	0011      	movs	r1, r2
 8001998:	0018      	movs	r0, r3
 800199a:	f000 fd91 	bl	80024c0 <CC_ML_SendUARTString>
		UsartSM_state=UART_SM_OPERATION_REPEAT;
 800199e:	4b30      	ldr	r3, [pc, #192]	@ (8001a60 <CC_SM_UsartSM+0x6c0>)
 80019a0:	220f      	movs	r2, #15
 80019a2:	701a      	strb	r2, [r3, #0]
	break;
 80019a4:	e052      	b.n	8001a4c <CC_SM_UsartSM+0x6ac>

	case UART_SM_OPERATION_REPEAT:
		switch(input_char)
 80019a6:	2313      	movs	r3, #19
 80019a8:	18fb      	adds	r3, r7, r3
 80019aa:	781b      	ldrb	r3, [r3, #0]
 80019ac:	2b79      	cmp	r3, #121	@ 0x79
 80019ae:	d00b      	beq.n	80019c8 <CC_SM_UsartSM+0x628>
 80019b0:	dc2c      	bgt.n	8001a0c <CC_SM_UsartSM+0x66c>
 80019b2:	2b6e      	cmp	r3, #110	@ 0x6e
 80019b4:	d019      	beq.n	80019ea <CC_SM_UsartSM+0x64a>
 80019b6:	dc29      	bgt.n	8001a0c <CC_SM_UsartSM+0x66c>
 80019b8:	2b59      	cmp	r3, #89	@ 0x59
 80019ba:	d005      	beq.n	80019c8 <CC_SM_UsartSM+0x628>
 80019bc:	dc26      	bgt.n	8001a0c <CC_SM_UsartSM+0x66c>
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d02b      	beq.n	8001a1a <CC_SM_UsartSM+0x67a>
 80019c2:	2b4e      	cmp	r3, #78	@ 0x4e
 80019c4:	d011      	beq.n	80019ea <CC_SM_UsartSM+0x64a>
 80019c6:	e021      	b.n	8001a0c <CC_SM_UsartSM+0x66c>
		{
		case 0:			//No character has been entered
		break;
		case 'Y':
		case 'y':
			CC_ML_SendUARTChar((uint8_t*)(&input_char),&CC_ML_SERIAL_DEBUG_HANDLER);		//Sending the character given back
 80019c8:	4a26      	ldr	r2, [pc, #152]	@ (8001a64 <CC_SM_UsartSM+0x6c4>)
 80019ca:	2313      	movs	r3, #19
 80019cc:	18fb      	adds	r3, r7, r3
 80019ce:	0011      	movs	r1, r2
 80019d0:	0018      	movs	r0, r3
 80019d2:	f000 fd5f 	bl	8002494 <CC_ML_SendUARTChar>
			CC_ML_SendUARTString((const char*)MSG_TRIPLERETURN,&CC_ML_SERIAL_DEBUG_HANDLER);//Cleaning the line into the console
 80019d6:	4a23      	ldr	r2, [pc, #140]	@ (8001a64 <CC_SM_UsartSM+0x6c4>)
 80019d8:	4b27      	ldr	r3, [pc, #156]	@ (8001a78 <CC_SM_UsartSM+0x6d8>)
 80019da:	0011      	movs	r1, r2
 80019dc:	0018      	movs	r0, r3
 80019de:	f000 fd6f 	bl	80024c0 <CC_ML_SendUARTString>
			UsartSM_state=UART_SM_OPERATION_MSG;	//Enter again the duties
 80019e2:	4b1f      	ldr	r3, [pc, #124]	@ (8001a60 <CC_SM_UsartSM+0x6c0>)
 80019e4:	2207      	movs	r2, #7
 80019e6:	701a      	strb	r2, [r3, #0]
		break;
 80019e8:	e018      	b.n	8001a1c <CC_SM_UsartSM+0x67c>
		case 'N':
		case 'n':
			CC_ML_SendUARTChar((uint8_t*)(&input_char),&CC_ML_SERIAL_DEBUG_HANDLER);		//Sending the character given back
 80019ea:	4a1e      	ldr	r2, [pc, #120]	@ (8001a64 <CC_SM_UsartSM+0x6c4>)
 80019ec:	2313      	movs	r3, #19
 80019ee:	18fb      	adds	r3, r7, r3
 80019f0:	0011      	movs	r1, r2
 80019f2:	0018      	movs	r0, r3
 80019f4:	f000 fd4e 	bl	8002494 <CC_ML_SendUARTChar>
			CC_ML_SendUARTString((const char*)MSG_TRIPLERETURN,&CC_ML_SERIAL_DEBUG_HANDLER);//Cleaning the line into the console
 80019f8:	4a1a      	ldr	r2, [pc, #104]	@ (8001a64 <CC_SM_UsartSM+0x6c4>)
 80019fa:	4b1f      	ldr	r3, [pc, #124]	@ (8001a78 <CC_SM_UsartSM+0x6d8>)
 80019fc:	0011      	movs	r1, r2
 80019fe:	0018      	movs	r0, r3
 8001a00:	f000 fd5e 	bl	80024c0 <CC_ML_SendUARTString>
			UsartSM_state=UART_SM_MODE_MSG;			//Go to the main menu
 8001a04:	4b16      	ldr	r3, [pc, #88]	@ (8001a60 <CC_SM_UsartSM+0x6c0>)
 8001a06:	2203      	movs	r2, #3
 8001a08:	701a      	strb	r2, [r3, #0]
		break;
 8001a0a:	e007      	b.n	8001a1c <CC_SM_UsartSM+0x67c>
		default:
			CC_ML_SendUARTString((const char*)MSG_WRONG_SEL, &CC_ML_SERIAL_DEBUG_HANDLER);
 8001a0c:	4a15      	ldr	r2, [pc, #84]	@ (8001a64 <CC_SM_UsartSM+0x6c4>)
 8001a0e:	4b1c      	ldr	r3, [pc, #112]	@ (8001a80 <CC_SM_UsartSM+0x6e0>)
 8001a10:	0011      	movs	r1, r2
 8001a12:	0018      	movs	r0, r3
 8001a14:	f000 fd54 	bl	80024c0 <CC_ML_SendUARTString>
		break;
 8001a18:	e000      	b.n	8001a1c <CC_SM_UsartSM+0x67c>
		break;
 8001a1a:	46c0      	nop			@ (mov r8, r8)
		}
		CC_ML_ClearUARTRxData();
 8001a1c:	f000 fdac 	bl	8002578 <CC_ML_ClearUARTRxData>
	break;
 8001a20:	e014      	b.n	8001a4c <CC_SM_UsartSM+0x6ac>

	case UART_SM_EXIT:
		CC_ML_SendUARTString((const char*)"\n\rThanks for using our devices\n\rGoodbye!\n\r", &CC_ML_SERIAL_DEBUG_HANDLER);
 8001a22:	4a10      	ldr	r2, [pc, #64]	@ (8001a64 <CC_SM_UsartSM+0x6c4>)
 8001a24:	4b17      	ldr	r3, [pc, #92]	@ (8001a84 <CC_SM_UsartSM+0x6e4>)
 8001a26:	0011      	movs	r1, r2
 8001a28:	0018      	movs	r0, r3
 8001a2a:	f000 fd49 	bl	80024c0 <CC_ML_SendUARTString>
		CC_ML_SendUARTString((const char*)MSG_TRIPLERETURN, &CC_ML_SERIAL_DEBUG_HANDLER);
 8001a2e:	4a0d      	ldr	r2, [pc, #52]	@ (8001a64 <CC_SM_UsartSM+0x6c4>)
 8001a30:	4b11      	ldr	r3, [pc, #68]	@ (8001a78 <CC_SM_UsartSM+0x6d8>)
 8001a32:	0011      	movs	r1, r2
 8001a34:	0018      	movs	r0, r3
 8001a36:	f000 fd43 	bl	80024c0 <CC_ML_SendUARTString>
		UsartSM_state=UART_SM_START_MSG;
 8001a3a:	4b09      	ldr	r3, [pc, #36]	@ (8001a60 <CC_SM_UsartSM+0x6c0>)
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	701a      	strb	r2, [r3, #0]
	break;
 8001a40:	e004      	b.n	8001a4c <CC_SM_UsartSM+0x6ac>
	break;
 8001a42:	46c0      	nop			@ (mov r8, r8)
 8001a44:	e002      	b.n	8001a4c <CC_SM_UsartSM+0x6ac>
	break;
 8001a46:	46c0      	nop			@ (mov r8, r8)
 8001a48:	e000      	b.n	8001a4c <CC_SM_UsartSM+0x6ac>
	break;
 8001a4a:	46c0      	nop			@ (mov r8, r8)

	}
}
 8001a4c:	46c0      	nop			@ (mov r8, r8)
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	b02d      	add	sp, #180	@ 0xb4
 8001a52:	bd90      	pop	{r4, r7, pc}
 8001a54:	200000e4 	.word	0x200000e4
 8001a58:	20000389 	.word	0x20000389
 8001a5c:	2000038c 	.word	0x2000038c
 8001a60:	20000388 	.word	0x20000388
 8001a64:	2000054c 	.word	0x2000054c
 8001a68:	0800853c 	.word	0x0800853c
 8001a6c:	08008654 	.word	0x08008654
 8001a70:	08008a21 	.word	0x08008a21
 8001a74:	08008674 	.word	0x08008674
 8001a78:	0800848c 	.word	0x0800848c
 8001a7c:	08008694 	.word	0x08008694
 8001a80:	08008494 	.word	0x08008494
 8001a84:	080086d0 	.word	0x080086d0

08001a88 <CC_BOARDLED_Led1Toggle>:
	{
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, CC_BOARDLED_OFF);
	}

	inline void CC_BOARDLED_Led1Toggle(void)
	{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	af00      	add	r7, sp, #0
		HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8001a8c:	23a0      	movs	r3, #160	@ 0xa0
 8001a8e:	05db      	lsls	r3, r3, #23
 8001a90:	2102      	movs	r1, #2
 8001a92:	0018      	movs	r0, r3
 8001a94:	f002 fd90 	bl	80045b8 <HAL_GPIO_TogglePin>
	}
 8001a98:	46c0      	nop			@ (mov r8, r8)
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}

08001a9e <CC_CAN_EnableCANInt>:
uint8_t CC_CAN_TxData[CC_CAN_TXDATALENGHT];
uint32_t CC_CAN_RxAdress=CC_CAN_RX_ADRESS;

//FUNCTIONS
inline uint8_t CC_CAN_EnableCANInt(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,uint32_t BufferIndexes)
{
 8001a9e:	b580      	push	{r7, lr}
 8001aa0:	b084      	sub	sp, #16
 8001aa2:	af00      	add	r7, sp, #0
 8001aa4:	60f8      	str	r0, [r7, #12]
 8001aa6:	60b9      	str	r1, [r7, #8]
 8001aa8:	607a      	str	r2, [r7, #4]
	return HAL_FDCAN_ActivateNotification(hfdcan, ActiveITs, BufferIndexes);
 8001aaa:	687a      	ldr	r2, [r7, #4]
 8001aac:	68b9      	ldr	r1, [r7, #8]
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	0018      	movs	r0, r3
 8001ab2:	f002 f893 	bl	8003bdc <HAL_FDCAN_ActivateNotification>
 8001ab6:	0003      	movs	r3, r0
}
 8001ab8:	0018      	movs	r0, r3
 8001aba:	46bd      	mov	sp, r7
 8001abc:	b004      	add	sp, #16
 8001abe:	bd80      	pop	{r7, pc}

08001ac0 <CC_CAN_StartCAN>:

inline uint8_t CC_CAN_StartCAN(FDCAN_HandleTypeDef *hfdcan)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b082      	sub	sp, #8
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
	return HAL_FDCAN_Start(hfdcan);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	0018      	movs	r0, r3
 8001acc:	f001 ff0c 	bl	80038e8 <HAL_FDCAN_Start>
 8001ad0:	0003      	movs	r3, r0
}
 8001ad2:	0018      	movs	r0, r3
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	b002      	add	sp, #8
 8001ad8:	bd80      	pop	{r7, pc}

08001ada <CC_CAN_SendMessage>:
uint8_t CC_CAN_SendMessage(
						FDCAN_HandleTypeDef* const pHeaderCan,
						const FDCAN_TxHeaderTypeDef* const pHeaderTx,
						const uint8_t* const pdata2send
						)
{
 8001ada:	b580      	push	{r7, lr}
 8001adc:	b084      	sub	sp, #16
 8001ade:	af00      	add	r7, sp, #0
 8001ae0:	60f8      	str	r0, [r7, #12]
 8001ae2:	60b9      	str	r1, [r7, #8]
 8001ae4:	607a      	str	r2, [r7, #4]
	return HAL_FDCAN_AddMessageToTxFifoQ
 8001ae6:	687a      	ldr	r2, [r7, #4]
 8001ae8:	68b9      	ldr	r1, [r7, #8]
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	0018      	movs	r0, r3
 8001aee:	f001 ff21 	bl	8003934 <HAL_FDCAN_AddMessageToTxFifoQ>
 8001af2:	0003      	movs	r3, r0
	(
		pHeaderCan,
		pHeaderTx,
		pdata2send
	);
}
 8001af4:	0018      	movs	r0, r3
 8001af6:	46bd      	mov	sp, r7
 8001af8:	b004      	add	sp, #16
 8001afa:	bd80      	pop	{r7, pc}

08001afc <CC_CAN_Init>:

void CC_CAN_Init(FDCAN_TxHeaderTypeDef* const txheader )
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b082      	sub	sp, #8
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
//	sFilterConfig.FilterID1 = 0x000;						//First possible delta module. Extended id
//	sFilterConfig.FilterID2 = 0x7FF;						//Last possible delta module. Extended id
//	if (HAL_FDCAN_ConfigFilter(&hfdcan2, &sFilterConfig) != HAL_OK){Error_Handler();}		//Filter configuration

	//Tx header configuration
	txheader->Identifier = CC_CAN_TX_ADRESS;			//Transmit identifier
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	2202      	movs	r2, #2
 8001b08:	32ff      	adds	r2, #255	@ 0xff
 8001b0a:	601a      	str	r2, [r3, #0]
	txheader->IdType = FDCAN_STANDARD_ID;				//Standard format identifier
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	2200      	movs	r2, #0
 8001b10:	605a      	str	r2, [r3, #4]
	txheader->TxFrameType = FDCAN_DATA_FRAME;			//Frame type
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	2200      	movs	r2, #0
 8001b16:	609a      	str	r2, [r3, #8]
	txheader->DataLength = CC_CAN_TXDATALENGHT;			//Length of the data is 8 bytes
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	2208      	movs	r2, #8
 8001b1c:	60da      	str	r2, [r3, #12]
	txheader->ErrorStateIndicator = FDCAN_ESI_ACTIVE;	//Error indicator active
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	2200      	movs	r2, #0
 8001b22:	611a      	str	r2, [r3, #16]
	txheader->BitRateSwitch = FDCAN_BRS_OFF;			//Without bit rate switching
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2200      	movs	r2, #0
 8001b28:	615a      	str	r2, [r3, #20]
	txheader->FDFormat = FDCAN_CLASSIC_CAN;				//Classic format
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	619a      	str	r2, [r3, #24]
	txheader->TxEventFifoControl = FDCAN_NO_TX_EVENTS;	//Without any Tx event
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	2200      	movs	r2, #0
 8001b34:	61da      	str	r2, [r3, #28]
	txheader->MessageMarker = 0;						//Identifier (marker) in case of an Tx event
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	2200      	movs	r2, #0
 8001b3a:	621a      	str	r2, [r3, #32]
}
 8001b3c:	46c0      	nop			@ (mov r8, r8)
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	b002      	add	sp, #8
 8001b42:	bd80      	pop	{r7, pc}

08001b44 <HAL_FDCAN_RxFifo0Callback>:

void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef* const hfdcan, uint32_t RxFifo0ITs)
//CAN bus receiver, FIFO 0 callback (FIFO it is not used).
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b084      	sub	sp, #16
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
 8001b4c:	6039      	str	r1, [r7, #0]
	uint8_t GottenData[CC_CAN_RXDATALENGHT];

	if((RxFifo0ITs&FDCAN_IT_RX_FIFO0_NEW_MESSAGE)!=RESET)
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	2201      	movs	r2, #1
 8001b52:	4013      	ands	r3, r2
 8001b54:	d015      	beq.n	8001b82 <HAL_FDCAN_RxFifo0Callback+0x3e>
	{
		if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &CC_ML_CAN_RxHeader, GottenData) != HAL_OK)
 8001b56:	2308      	movs	r3, #8
 8001b58:	18fb      	adds	r3, r7, r3
 8001b5a:	4a0c      	ldr	r2, [pc, #48]	@ (8001b8c <HAL_FDCAN_RxFifo0Callback+0x48>)
 8001b5c:	6878      	ldr	r0, [r7, #4]
 8001b5e:	2140      	movs	r1, #64	@ 0x40
 8001b60:	f001 ff2e 	bl	80039c0 <HAL_FDCAN_GetRxMessage>
 8001b64:	1e03      	subs	r3, r0, #0
 8001b66:	d001      	beq.n	8001b6c <HAL_FDCAN_RxFifo0Callback+0x28>
		{
			//AFEGIR LOG D'ERRORS? VARIABLE GLOBAL? TRENQUEM LA ABSTRACCI?
			Error_Handler();
 8001b68:	f001 f8e8 	bl	8002d3c <Error_Handler>
		}
		if (CC_ML_CAN_RxHeader.Identifier==CC_CAN_RxAdress)
 8001b6c:	4b07      	ldr	r3, [pc, #28]	@ (8001b8c <HAL_FDCAN_RxFifo0Callback+0x48>)
 8001b6e:	681a      	ldr	r2, [r3, #0]
 8001b70:	4b07      	ldr	r3, [pc, #28]	@ (8001b90 <HAL_FDCAN_RxFifo0Callback+0x4c>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	429a      	cmp	r2, r3
 8001b76:	d104      	bne.n	8001b82 <HAL_FDCAN_RxFifo0Callback+0x3e>
		{
			memcpy(&CC_CAN_RxData,&GottenData, sizeof(GottenData));
 8001b78:	4b06      	ldr	r3, [pc, #24]	@ (8001b94 <HAL_FDCAN_RxFifo0Callback+0x50>)
 8001b7a:	2208      	movs	r2, #8
 8001b7c:	18ba      	adds	r2, r7, r2
 8001b7e:	ca03      	ldmia	r2!, {r0, r1}
 8001b80:	c303      	stmia	r3!, {r0, r1}
//			CC_CAN_RXPROCESS;
		}
	}
}
 8001b82:	46c0      	nop			@ (mov r8, r8)
 8001b84:	46bd      	mov	sp, r7
 8001b86:	b004      	add	sp, #16
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	46c0      	nop			@ (mov r8, r8)
 8001b8c:	200003a8 	.word	0x200003a8
 8001b90:	20000004 	.word	0x20000004
 8001b94:	20000390 	.word	0x20000390

08001b98 <CC_DIPSW_GetDipSwitch4pos>:
		pdata->bits.bit2=HAL_GPIO_ReadPin(DIP_SW3_GPIO_Port, DIP_SW3_Pin);
	}
#endif
#ifdef DIP_SW4_Pin
	void CC_DIPSW_GetDipSwitch4pos(CC_DIPSW_DipSw_t* const pdata)
	{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b082      	sub	sp, #8
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
		pdata->bits.bit0=HAL_GPIO_ReadPin(DIP_SW1_GPIO_Port, DIP_SW1_Pin);
 8001ba0:	2380      	movs	r3, #128	@ 0x80
 8001ba2:	019b      	lsls	r3, r3, #6
 8001ba4:	4a2e      	ldr	r2, [pc, #184]	@ (8001c60 <CC_DIPSW_GetDipSwitch4pos+0xc8>)
 8001ba6:	0019      	movs	r1, r3
 8001ba8:	0010      	movs	r0, r2
 8001baa:	f002 fccb 	bl	8004544 <HAL_GPIO_ReadPin>
 8001bae:	0003      	movs	r3, r0
 8001bb0:	1c1a      	adds	r2, r3, #0
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	4013      	ands	r3, r2
 8001bb6:	b2da      	uxtb	r2, r3
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	2101      	movs	r1, #1
 8001bbc:	400a      	ands	r2, r1
 8001bbe:	0010      	movs	r0, r2
 8001bc0:	781a      	ldrb	r2, [r3, #0]
 8001bc2:	2101      	movs	r1, #1
 8001bc4:	438a      	bics	r2, r1
 8001bc6:	1c11      	adds	r1, r2, #0
 8001bc8:	1c02      	adds	r2, r0, #0
 8001bca:	430a      	orrs	r2, r1
 8001bcc:	701a      	strb	r2, [r3, #0]
		pdata->bits.bit1=HAL_GPIO_ReadPin(DIP_SW2_GPIO_Port, DIP_SW2_Pin);
 8001bce:	2380      	movs	r3, #128	@ 0x80
 8001bd0:	01db      	lsls	r3, r3, #7
 8001bd2:	4a23      	ldr	r2, [pc, #140]	@ (8001c60 <CC_DIPSW_GetDipSwitch4pos+0xc8>)
 8001bd4:	0019      	movs	r1, r3
 8001bd6:	0010      	movs	r0, r2
 8001bd8:	f002 fcb4 	bl	8004544 <HAL_GPIO_ReadPin>
 8001bdc:	0003      	movs	r3, r0
 8001bde:	1c1a      	adds	r2, r3, #0
 8001be0:	2301      	movs	r3, #1
 8001be2:	4013      	ands	r3, r2
 8001be4:	b2da      	uxtb	r2, r3
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	2101      	movs	r1, #1
 8001bea:	400a      	ands	r2, r1
 8001bec:	1890      	adds	r0, r2, r2
 8001bee:	781a      	ldrb	r2, [r3, #0]
 8001bf0:	2102      	movs	r1, #2
 8001bf2:	438a      	bics	r2, r1
 8001bf4:	1c11      	adds	r1, r2, #0
 8001bf6:	1c02      	adds	r2, r0, #0
 8001bf8:	430a      	orrs	r2, r1
 8001bfa:	701a      	strb	r2, [r3, #0]
		pdata->bits.bit2=HAL_GPIO_ReadPin(DIP_SW3_GPIO_Port, DIP_SW3_Pin);
 8001bfc:	2380      	movs	r3, #128	@ 0x80
 8001bfe:	021b      	lsls	r3, r3, #8
 8001c00:	4a17      	ldr	r2, [pc, #92]	@ (8001c60 <CC_DIPSW_GetDipSwitch4pos+0xc8>)
 8001c02:	0019      	movs	r1, r3
 8001c04:	0010      	movs	r0, r2
 8001c06:	f002 fc9d 	bl	8004544 <HAL_GPIO_ReadPin>
 8001c0a:	0003      	movs	r3, r0
 8001c0c:	1c1a      	adds	r2, r3, #0
 8001c0e:	2301      	movs	r3, #1
 8001c10:	4013      	ands	r3, r2
 8001c12:	b2da      	uxtb	r2, r3
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2101      	movs	r1, #1
 8001c18:	400a      	ands	r2, r1
 8001c1a:	0090      	lsls	r0, r2, #2
 8001c1c:	781a      	ldrb	r2, [r3, #0]
 8001c1e:	2104      	movs	r1, #4
 8001c20:	438a      	bics	r2, r1
 8001c22:	1c11      	adds	r1, r2, #0
 8001c24:	1c02      	adds	r2, r0, #0
 8001c26:	430a      	orrs	r2, r1
 8001c28:	701a      	strb	r2, [r3, #0]
		pdata->bits.bit3=HAL_GPIO_ReadPin(DIP_SW4_GPIO_Port, DIP_SW4_Pin);
 8001c2a:	23a0      	movs	r3, #160	@ 0xa0
 8001c2c:	05db      	lsls	r3, r3, #23
 8001c2e:	2101      	movs	r1, #1
 8001c30:	0018      	movs	r0, r3
 8001c32:	f002 fc87 	bl	8004544 <HAL_GPIO_ReadPin>
 8001c36:	0003      	movs	r3, r0
 8001c38:	1c1a      	adds	r2, r3, #0
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	4013      	ands	r3, r2
 8001c3e:	b2da      	uxtb	r2, r3
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	2101      	movs	r1, #1
 8001c44:	400a      	ands	r2, r1
 8001c46:	00d0      	lsls	r0, r2, #3
 8001c48:	781a      	ldrb	r2, [r3, #0]
 8001c4a:	2108      	movs	r1, #8
 8001c4c:	438a      	bics	r2, r1
 8001c4e:	1c11      	adds	r1, r2, #0
 8001c50:	1c02      	adds	r2, r0, #0
 8001c52:	430a      	orrs	r2, r1
 8001c54:	701a      	strb	r2, [r3, #0]
	}
 8001c56:	46c0      	nop			@ (mov r8, r8)
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	b002      	add	sp, #8
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	46c0      	nop			@ (mov r8, r8)
 8001c60:	50000800 	.word	0x50000800

08001c64 <CC_LED_TurnOnRedOnStrip1>:
//GLOBAL VARIABLES DECLARATION

//FUNCTIONS
//Strip1
inline void CC_LED_TurnOnRedOnStrip1(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, GPIO_PIN_SET);
 8001c68:	2380      	movs	r3, #128	@ 0x80
 8001c6a:	009b      	lsls	r3, r3, #2
 8001c6c:	4803      	ldr	r0, [pc, #12]	@ (8001c7c <CC_LED_TurnOnRedOnStrip1+0x18>)
 8001c6e:	2201      	movs	r2, #1
 8001c70:	0019      	movs	r1, r3
 8001c72:	f002 fc84 	bl	800457e <HAL_GPIO_WritePin>
}
 8001c76:	46c0      	nop			@ (mov r8, r8)
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}
 8001c7c:	50000400 	.word	0x50000400

08001c80 <CC_LED_TurnOnGreenOnStrip1>:
inline void CC_LED_TurnOnGreenOnStrip1(void)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, GPIO_PIN_SET);
 8001c84:	2380      	movs	r3, #128	@ 0x80
 8001c86:	005b      	lsls	r3, r3, #1
 8001c88:	4803      	ldr	r0, [pc, #12]	@ (8001c98 <CC_LED_TurnOnGreenOnStrip1+0x18>)
 8001c8a:	2201      	movs	r2, #1
 8001c8c:	0019      	movs	r1, r3
 8001c8e:	f002 fc76 	bl	800457e <HAL_GPIO_WritePin>
}
 8001c92:	46c0      	nop			@ (mov r8, r8)
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}
 8001c98:	50000400 	.word	0x50000400

08001c9c <CC_LED_TurnOnBlueOnStrip1>:
inline void CC_LED_TurnOnBlueOnStrip1(void)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, GPIO_PIN_SET);
 8001ca0:	4b04      	ldr	r3, [pc, #16]	@ (8001cb4 <CC_LED_TurnOnBlueOnStrip1+0x18>)
 8001ca2:	2201      	movs	r2, #1
 8001ca4:	2180      	movs	r1, #128	@ 0x80
 8001ca6:	0018      	movs	r0, r3
 8001ca8:	f002 fc69 	bl	800457e <HAL_GPIO_WritePin>
}
 8001cac:	46c0      	nop			@ (mov r8, r8)
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	46c0      	nop			@ (mov r8, r8)
 8001cb4:	50000400 	.word	0x50000400

08001cb8 <CC_LED_TurnOffRedOnStrip1>:
inline void CC_LED_TurnOffRedOnStrip1(void)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, GPIO_PIN_RESET);
 8001cbc:	2380      	movs	r3, #128	@ 0x80
 8001cbe:	009b      	lsls	r3, r3, #2
 8001cc0:	4803      	ldr	r0, [pc, #12]	@ (8001cd0 <CC_LED_TurnOffRedOnStrip1+0x18>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	0019      	movs	r1, r3
 8001cc6:	f002 fc5a 	bl	800457e <HAL_GPIO_WritePin>
}
 8001cca:	46c0      	nop			@ (mov r8, r8)
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd80      	pop	{r7, pc}
 8001cd0:	50000400 	.word	0x50000400

08001cd4 <CC_LED_TurnOffGreenOnStrip1>:
inline void CC_LED_TurnOffGreenOnStrip1(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, GPIO_PIN_RESET);
 8001cd8:	2380      	movs	r3, #128	@ 0x80
 8001cda:	005b      	lsls	r3, r3, #1
 8001cdc:	4803      	ldr	r0, [pc, #12]	@ (8001cec <CC_LED_TurnOffGreenOnStrip1+0x18>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	0019      	movs	r1, r3
 8001ce2:	f002 fc4c 	bl	800457e <HAL_GPIO_WritePin>
}
 8001ce6:	46c0      	nop			@ (mov r8, r8)
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd80      	pop	{r7, pc}
 8001cec:	50000400 	.word	0x50000400

08001cf0 <CC_LED_TurnOffBlueOnStrip1>:
inline void CC_LED_TurnOffBlueOnStrip1(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, GPIO_PIN_RESET);
 8001cf4:	4b04      	ldr	r3, [pc, #16]	@ (8001d08 <CC_LED_TurnOffBlueOnStrip1+0x18>)
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	2180      	movs	r1, #128	@ 0x80
 8001cfa:	0018      	movs	r0, r3
 8001cfc:	f002 fc3f 	bl	800457e <HAL_GPIO_WritePin>
}
 8001d00:	46c0      	nop			@ (mov r8, r8)
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	46c0      	nop			@ (mov r8, r8)
 8001d08:	50000400 	.word	0x50000400

08001d0c <CC_LED_TurnOnRedOnStrip2>:
//Strip2
inline void CC_LED_TurnOnRedOnStrip2(void)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, GPIO_PIN_SET);
 8001d10:	4b04      	ldr	r3, [pc, #16]	@ (8001d24 <CC_LED_TurnOnRedOnStrip2+0x18>)
 8001d12:	2201      	movs	r2, #1
 8001d14:	2140      	movs	r1, #64	@ 0x40
 8001d16:	0018      	movs	r0, r3
 8001d18:	f002 fc31 	bl	800457e <HAL_GPIO_WritePin>
}
 8001d1c:	46c0      	nop			@ (mov r8, r8)
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	46c0      	nop			@ (mov r8, r8)
 8001d24:	50000400 	.word	0x50000400

08001d28 <CC_LED_TurnOnGreenOnStrip2>:
inline void CC_LED_TurnOnGreenOnStrip2(void)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(G2_GPIO_Port, G2_Pin, GPIO_PIN_SET);
 8001d2c:	4b04      	ldr	r3, [pc, #16]	@ (8001d40 <CC_LED_TurnOnGreenOnStrip2+0x18>)
 8001d2e:	2201      	movs	r2, #1
 8001d30:	2120      	movs	r1, #32
 8001d32:	0018      	movs	r0, r3
 8001d34:	f002 fc23 	bl	800457e <HAL_GPIO_WritePin>
}
 8001d38:	46c0      	nop			@ (mov r8, r8)
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	46c0      	nop			@ (mov r8, r8)
 8001d40:	50000400 	.word	0x50000400

08001d44 <CC_LED_TurnOnBlueOnStrip2>:
inline void CC_LED_TurnOnBlueOnStrip2(void)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(B2_GPIO_Port, B2_Pin, GPIO_PIN_SET);
 8001d48:	4b04      	ldr	r3, [pc, #16]	@ (8001d5c <CC_LED_TurnOnBlueOnStrip2+0x18>)
 8001d4a:	2201      	movs	r2, #1
 8001d4c:	2110      	movs	r1, #16
 8001d4e:	0018      	movs	r0, r3
 8001d50:	f002 fc15 	bl	800457e <HAL_GPIO_WritePin>
}
 8001d54:	46c0      	nop			@ (mov r8, r8)
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	46c0      	nop			@ (mov r8, r8)
 8001d5c:	50000400 	.word	0x50000400

08001d60 <CC_LED_TurnOffRedOnStrip2>:
inline void CC_LED_TurnOffRedOnStrip2(void)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, GPIO_PIN_RESET);
 8001d64:	4b04      	ldr	r3, [pc, #16]	@ (8001d78 <CC_LED_TurnOffRedOnStrip2+0x18>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	2140      	movs	r1, #64	@ 0x40
 8001d6a:	0018      	movs	r0, r3
 8001d6c:	f002 fc07 	bl	800457e <HAL_GPIO_WritePin>
}
 8001d70:	46c0      	nop			@ (mov r8, r8)
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	46c0      	nop			@ (mov r8, r8)
 8001d78:	50000400 	.word	0x50000400

08001d7c <CC_LED_TurnOffGreenOnStrip2>:
inline void CC_LED_TurnOffGreenOnStrip2(void)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(G2_GPIO_Port, G2_Pin, GPIO_PIN_RESET);
 8001d80:	4b04      	ldr	r3, [pc, #16]	@ (8001d94 <CC_LED_TurnOffGreenOnStrip2+0x18>)
 8001d82:	2200      	movs	r2, #0
 8001d84:	2120      	movs	r1, #32
 8001d86:	0018      	movs	r0, r3
 8001d88:	f002 fbf9 	bl	800457e <HAL_GPIO_WritePin>
}
 8001d8c:	46c0      	nop			@ (mov r8, r8)
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	46c0      	nop			@ (mov r8, r8)
 8001d94:	50000400 	.word	0x50000400

08001d98 <CC_LED_TurnOffBlueOnStrip2>:
inline void CC_LED_TurnOffBlueOnStrip2(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(B2_GPIO_Port, B2_Pin, GPIO_PIN_RESET);
 8001d9c:	4b04      	ldr	r3, [pc, #16]	@ (8001db0 <CC_LED_TurnOffBlueOnStrip2+0x18>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	2110      	movs	r1, #16
 8001da2:	0018      	movs	r0, r3
 8001da4:	f002 fbeb 	bl	800457e <HAL_GPIO_WritePin>
}
 8001da8:	46c0      	nop			@ (mov r8, r8)
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	46c0      	nop			@ (mov r8, r8)
 8001db0:	50000400 	.word	0x50000400

08001db4 <CC_LED_TurnOnRedOnStrip3>:
//Strip3
inline void CC_LED_TurnOnRedOnStrip3(void)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(R3_GPIO_Port, R3_Pin, GPIO_PIN_SET);
 8001db8:	4b04      	ldr	r3, [pc, #16]	@ (8001dcc <CC_LED_TurnOnRedOnStrip3+0x18>)
 8001dba:	2201      	movs	r2, #1
 8001dbc:	2108      	movs	r1, #8
 8001dbe:	0018      	movs	r0, r3
 8001dc0:	f002 fbdd 	bl	800457e <HAL_GPIO_WritePin>
}
 8001dc4:	46c0      	nop			@ (mov r8, r8)
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	46c0      	nop			@ (mov r8, r8)
 8001dcc:	50000400 	.word	0x50000400

08001dd0 <CC_LED_TurnOnGreenOnStrip3>:
inline void CC_LED_TurnOnGreenOnStrip3(void)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(G3_GPIO_Port, G3_Pin, GPIO_PIN_SET);
 8001dd4:	4b04      	ldr	r3, [pc, #16]	@ (8001de8 <CC_LED_TurnOnGreenOnStrip3+0x18>)
 8001dd6:	2201      	movs	r2, #1
 8001dd8:	2108      	movs	r1, #8
 8001dda:	0018      	movs	r0, r3
 8001ddc:	f002 fbcf 	bl	800457e <HAL_GPIO_WritePin>
}
 8001de0:	46c0      	nop			@ (mov r8, r8)
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	46c0      	nop			@ (mov r8, r8)
 8001de8:	50000c00 	.word	0x50000c00

08001dec <CC_LED_TurnOnBlueOnStrip3>:
inline void CC_LED_TurnOnBlueOnStrip3(void)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(B3_GPIO_Port, B3_Pin, GPIO_PIN_SET);
 8001df0:	4b04      	ldr	r3, [pc, #16]	@ (8001e04 <CC_LED_TurnOnBlueOnStrip3+0x18>)
 8001df2:	2201      	movs	r2, #1
 8001df4:	2104      	movs	r1, #4
 8001df6:	0018      	movs	r0, r3
 8001df8:	f002 fbc1 	bl	800457e <HAL_GPIO_WritePin>
}
 8001dfc:	46c0      	nop			@ (mov r8, r8)
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	46c0      	nop			@ (mov r8, r8)
 8001e04:	50000c00 	.word	0x50000c00

08001e08 <CC_LED_TurnOffRedOnStrip3>:
inline void CC_LED_TurnOffRedOnStrip3(void)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(R3_GPIO_Port, R3_Pin, GPIO_PIN_RESET);
 8001e0c:	4b04      	ldr	r3, [pc, #16]	@ (8001e20 <CC_LED_TurnOffRedOnStrip3+0x18>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	2108      	movs	r1, #8
 8001e12:	0018      	movs	r0, r3
 8001e14:	f002 fbb3 	bl	800457e <HAL_GPIO_WritePin>
}
 8001e18:	46c0      	nop			@ (mov r8, r8)
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	46c0      	nop			@ (mov r8, r8)
 8001e20:	50000400 	.word	0x50000400

08001e24 <CC_LED_TurnOffGreenOnStrip3>:
inline void CC_LED_TurnOffGreenOnStrip3(void)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(G3_GPIO_Port, G3_Pin, GPIO_PIN_RESET);
 8001e28:	4b04      	ldr	r3, [pc, #16]	@ (8001e3c <CC_LED_TurnOffGreenOnStrip3+0x18>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	2108      	movs	r1, #8
 8001e2e:	0018      	movs	r0, r3
 8001e30:	f002 fba5 	bl	800457e <HAL_GPIO_WritePin>
}
 8001e34:	46c0      	nop			@ (mov r8, r8)
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	46c0      	nop			@ (mov r8, r8)
 8001e3c:	50000c00 	.word	0x50000c00

08001e40 <CC_LED_TurnOffBlueOnStrip3>:
inline void CC_LED_TurnOffBlueOnStrip3(void)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(B3_GPIO_Port, B3_Pin, GPIO_PIN_RESET);
 8001e44:	4b04      	ldr	r3, [pc, #16]	@ (8001e58 <CC_LED_TurnOffBlueOnStrip3+0x18>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	2104      	movs	r1, #4
 8001e4a:	0018      	movs	r0, r3
 8001e4c:	f002 fb97 	bl	800457e <HAL_GPIO_WritePin>
}
 8001e50:	46c0      	nop			@ (mov r8, r8)
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	46c0      	nop			@ (mov r8, r8)
 8001e58:	50000c00 	.word	0x50000c00

08001e5c <CC_LED_TurnOnRedOnStrip4>:
//Strip4
inline void CC_LED_TurnOnRedOnStrip4(void)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(R4_GPIO_Port, R4_Pin, GPIO_PIN_SET);
 8001e60:	4b04      	ldr	r3, [pc, #16]	@ (8001e74 <CC_LED_TurnOnRedOnStrip4+0x18>)
 8001e62:	2201      	movs	r2, #1
 8001e64:	2102      	movs	r1, #2
 8001e66:	0018      	movs	r0, r3
 8001e68:	f002 fb89 	bl	800457e <HAL_GPIO_WritePin>
}
 8001e6c:	46c0      	nop			@ (mov r8, r8)
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bd80      	pop	{r7, pc}
 8001e72:	46c0      	nop			@ (mov r8, r8)
 8001e74:	50000c00 	.word	0x50000c00

08001e78 <CC_LED_TurnOnGreenOnStrip4>:
inline void CC_LED_TurnOnGreenOnStrip4(void)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(G4_GPIO_Port, G4_Pin, GPIO_PIN_SET);
 8001e7c:	4b04      	ldr	r3, [pc, #16]	@ (8001e90 <CC_LED_TurnOnGreenOnStrip4+0x18>)
 8001e7e:	2201      	movs	r2, #1
 8001e80:	2101      	movs	r1, #1
 8001e82:	0018      	movs	r0, r3
 8001e84:	f002 fb7b 	bl	800457e <HAL_GPIO_WritePin>
}
 8001e88:	46c0      	nop			@ (mov r8, r8)
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}
 8001e8e:	46c0      	nop			@ (mov r8, r8)
 8001e90:	50000c00 	.word	0x50000c00

08001e94 <CC_LED_TurnOnBlueOnStrip4>:
inline void CC_LED_TurnOnBlueOnStrip4(void)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(B4_GPIO_Port, B4_Pin, GPIO_PIN_SET);
 8001e98:	2380      	movs	r3, #128	@ 0x80
 8001e9a:	0219      	lsls	r1, r3, #8
 8001e9c:	23a0      	movs	r3, #160	@ 0xa0
 8001e9e:	05db      	lsls	r3, r3, #23
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	0018      	movs	r0, r3
 8001ea4:	f002 fb6b 	bl	800457e <HAL_GPIO_WritePin>
}
 8001ea8:	46c0      	nop			@ (mov r8, r8)
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
	...

08001eb0 <CC_LED_TurnOffRedOnStrip4>:
inline void CC_LED_TurnOffRedOnStrip4(void)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(R4_GPIO_Port, R4_Pin, GPIO_PIN_RESET);
 8001eb4:	4b04      	ldr	r3, [pc, #16]	@ (8001ec8 <CC_LED_TurnOffRedOnStrip4+0x18>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	2102      	movs	r1, #2
 8001eba:	0018      	movs	r0, r3
 8001ebc:	f002 fb5f 	bl	800457e <HAL_GPIO_WritePin>
}
 8001ec0:	46c0      	nop			@ (mov r8, r8)
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	46c0      	nop			@ (mov r8, r8)
 8001ec8:	50000c00 	.word	0x50000c00

08001ecc <CC_LED_TurnOffGreenOnStrip4>:
inline void CC_LED_TurnOffGreenOnStrip4(void)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(G4_GPIO_Port, G4_Pin, GPIO_PIN_RESET);
 8001ed0:	4b04      	ldr	r3, [pc, #16]	@ (8001ee4 <CC_LED_TurnOffGreenOnStrip4+0x18>)
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	2101      	movs	r1, #1
 8001ed6:	0018      	movs	r0, r3
 8001ed8:	f002 fb51 	bl	800457e <HAL_GPIO_WritePin>
}
 8001edc:	46c0      	nop			@ (mov r8, r8)
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	46c0      	nop			@ (mov r8, r8)
 8001ee4:	50000c00 	.word	0x50000c00

08001ee8 <CC_LED_TurnOffBlueOnStrip4>:
inline void CC_LED_TurnOffBlueOnStrip4(void)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(B4_GPIO_Port, B4_Pin, GPIO_PIN_RESET);
 8001eec:	2380      	movs	r3, #128	@ 0x80
 8001eee:	0219      	lsls	r1, r3, #8
 8001ef0:	23a0      	movs	r3, #160	@ 0xa0
 8001ef2:	05db      	lsls	r3, r3, #23
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	0018      	movs	r0, r3
 8001ef8:	f002 fb41 	bl	800457e <HAL_GPIO_WritePin>
}
 8001efc:	46c0      	nop			@ (mov r8, r8)
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bd80      	pop	{r7, pc}

08001f02 <CC_LED_TurnOnRedOnStrip5>:
//Strip5
inline void CC_LED_TurnOnRedOnStrip5(void)
{
 8001f02:	b580      	push	{r7, lr}
 8001f04:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(R5_GPIO_Port, R5_Pin, GPIO_PIN_SET);
 8001f06:	2380      	movs	r3, #128	@ 0x80
 8001f08:	0159      	lsls	r1, r3, #5
 8001f0a:	23a0      	movs	r3, #160	@ 0xa0
 8001f0c:	05db      	lsls	r3, r3, #23
 8001f0e:	2201      	movs	r2, #1
 8001f10:	0018      	movs	r0, r3
 8001f12:	f002 fb34 	bl	800457e <HAL_GPIO_WritePin>
}
 8001f16:	46c0      	nop			@ (mov r8, r8)
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd80      	pop	{r7, pc}

08001f1c <CC_LED_TurnOnGreenOnStrip5>:
inline void CC_LED_TurnOnGreenOnStrip5(void)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(G5_GPIO_Port, G5_Pin, GPIO_PIN_SET);
 8001f20:	2380      	movs	r3, #128	@ 0x80
 8001f22:	0119      	lsls	r1, r3, #4
 8001f24:	23a0      	movs	r3, #160	@ 0xa0
 8001f26:	05db      	lsls	r3, r3, #23
 8001f28:	2201      	movs	r2, #1
 8001f2a:	0018      	movs	r0, r3
 8001f2c:	f002 fb27 	bl	800457e <HAL_GPIO_WritePin>
}
 8001f30:	46c0      	nop			@ (mov r8, r8)
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}
	...

08001f38 <CC_LED_TurnOnBlueOnStrip5>:
inline void CC_LED_TurnOnBlueOnStrip5(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(B5_GPIO_Port, B5_Pin, GPIO_PIN_SET);
 8001f3c:	4b04      	ldr	r3, [pc, #16]	@ (8001f50 <CC_LED_TurnOnBlueOnStrip5+0x18>)
 8001f3e:	2201      	movs	r2, #1
 8001f40:	2180      	movs	r1, #128	@ 0x80
 8001f42:	0018      	movs	r0, r3
 8001f44:	f002 fb1b 	bl	800457e <HAL_GPIO_WritePin>
}
 8001f48:	46c0      	nop			@ (mov r8, r8)
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}
 8001f4e:	46c0      	nop			@ (mov r8, r8)
 8001f50:	50000800 	.word	0x50000800

08001f54 <CC_LED_TurnOffRedOnStrip5>:
inline void CC_LED_TurnOffRedOnStrip5(void)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(R5_GPIO_Port, R5_Pin, GPIO_PIN_RESET);
 8001f58:	2380      	movs	r3, #128	@ 0x80
 8001f5a:	0159      	lsls	r1, r3, #5
 8001f5c:	23a0      	movs	r3, #160	@ 0xa0
 8001f5e:	05db      	lsls	r3, r3, #23
 8001f60:	2200      	movs	r2, #0
 8001f62:	0018      	movs	r0, r3
 8001f64:	f002 fb0b 	bl	800457e <HAL_GPIO_WritePin>
}
 8001f68:	46c0      	nop			@ (mov r8, r8)
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}

08001f6e <CC_LED_TurnOffGreenOnStrip5>:
inline void CC_LED_TurnOffGreenOnStrip5(void)
{
 8001f6e:	b580      	push	{r7, lr}
 8001f70:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(G5_GPIO_Port, G5_Pin, GPIO_PIN_RESET);
 8001f72:	2380      	movs	r3, #128	@ 0x80
 8001f74:	0119      	lsls	r1, r3, #4
 8001f76:	23a0      	movs	r3, #160	@ 0xa0
 8001f78:	05db      	lsls	r3, r3, #23
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	0018      	movs	r0, r3
 8001f7e:	f002 fafe 	bl	800457e <HAL_GPIO_WritePin>
}
 8001f82:	46c0      	nop			@ (mov r8, r8)
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}

08001f88 <CC_LED_TurnOffBlueOnStrip5>:
inline void CC_LED_TurnOffBlueOnStrip5(void)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(B5_GPIO_Port, B5_Pin, GPIO_PIN_RESET);
 8001f8c:	4b04      	ldr	r3, [pc, #16]	@ (8001fa0 <CC_LED_TurnOffBlueOnStrip5+0x18>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	2180      	movs	r1, #128	@ 0x80
 8001f92:	0018      	movs	r0, r3
 8001f94:	f002 faf3 	bl	800457e <HAL_GPIO_WritePin>
}
 8001f98:	46c0      	nop			@ (mov r8, r8)
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	46c0      	nop			@ (mov r8, r8)
 8001fa0:	50000800 	.word	0x50000800

08001fa4 <CC_LED_TurnOnRedOnStrip6>:
//Strip6
inline void CC_LED_TurnOnRedOnStrip6(void)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(R6_GPIO_Port, R6_Pin, GPIO_PIN_SET);
 8001fa8:	4b04      	ldr	r3, [pc, #16]	@ (8001fbc <CC_LED_TurnOnRedOnStrip6+0x18>)
 8001faa:	2201      	movs	r2, #1
 8001fac:	2140      	movs	r1, #64	@ 0x40
 8001fae:	0018      	movs	r0, r3
 8001fb0:	f002 fae5 	bl	800457e <HAL_GPIO_WritePin>
}
 8001fb4:	46c0      	nop			@ (mov r8, r8)
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	46c0      	nop			@ (mov r8, r8)
 8001fbc:	50000800 	.word	0x50000800

08001fc0 <CC_LED_TurnOnGreenOnStrip6>:
inline void CC_LED_TurnOnGreenOnStrip6(void)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(G6_GPIO_Port, G6_Pin, GPIO_PIN_SET);
 8001fc4:	2380      	movs	r3, #128	@ 0x80
 8001fc6:	0059      	lsls	r1, r3, #1
 8001fc8:	23a0      	movs	r3, #160	@ 0xa0
 8001fca:	05db      	lsls	r3, r3, #23
 8001fcc:	2201      	movs	r2, #1
 8001fce:	0018      	movs	r0, r3
 8001fd0:	f002 fad5 	bl	800457e <HAL_GPIO_WritePin>
}
 8001fd4:	46c0      	nop			@ (mov r8, r8)
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}
	...

08001fdc <CC_LED_TurnOnBlueOnStrip6>:
inline void CC_LED_TurnOnBlueOnStrip6(void)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(B6_GPIO_Port, B6_Pin, GPIO_PIN_SET);
 8001fe0:	2380      	movs	r3, #128	@ 0x80
 8001fe2:	021b      	lsls	r3, r3, #8
 8001fe4:	4803      	ldr	r0, [pc, #12]	@ (8001ff4 <CC_LED_TurnOnBlueOnStrip6+0x18>)
 8001fe6:	2201      	movs	r2, #1
 8001fe8:	0019      	movs	r1, r3
 8001fea:	f002 fac8 	bl	800457e <HAL_GPIO_WritePin>
}
 8001fee:	46c0      	nop			@ (mov r8, r8)
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	50000400 	.word	0x50000400

08001ff8 <CC_LED_TurnOffRedOnStrip6>:
inline void CC_LED_TurnOffRedOnStrip6(void)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(R6_GPIO_Port, R6_Pin, GPIO_PIN_RESET);
 8001ffc:	4b04      	ldr	r3, [pc, #16]	@ (8002010 <CC_LED_TurnOffRedOnStrip6+0x18>)
 8001ffe:	2200      	movs	r2, #0
 8002000:	2140      	movs	r1, #64	@ 0x40
 8002002:	0018      	movs	r0, r3
 8002004:	f002 fabb 	bl	800457e <HAL_GPIO_WritePin>
}
 8002008:	46c0      	nop			@ (mov r8, r8)
 800200a:	46bd      	mov	sp, r7
 800200c:	bd80      	pop	{r7, pc}
 800200e:	46c0      	nop			@ (mov r8, r8)
 8002010:	50000800 	.word	0x50000800

08002014 <CC_LED_TurnOffGreenOnStrip6>:
inline void CC_LED_TurnOffGreenOnStrip6(void)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(G6_GPIO_Port, G6_Pin, GPIO_PIN_RESET);
 8002018:	2380      	movs	r3, #128	@ 0x80
 800201a:	0059      	lsls	r1, r3, #1
 800201c:	23a0      	movs	r3, #160	@ 0xa0
 800201e:	05db      	lsls	r3, r3, #23
 8002020:	2200      	movs	r2, #0
 8002022:	0018      	movs	r0, r3
 8002024:	f002 faab 	bl	800457e <HAL_GPIO_WritePin>
}
 8002028:	46c0      	nop			@ (mov r8, r8)
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}
	...

08002030 <CC_LED_TurnOffBlueOnStrip6>:
inline void CC_LED_TurnOffBlueOnStrip6(void)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(B6_GPIO_Port, B6_Pin, GPIO_PIN_RESET);
 8002034:	2380      	movs	r3, #128	@ 0x80
 8002036:	021b      	lsls	r3, r3, #8
 8002038:	4803      	ldr	r0, [pc, #12]	@ (8002048 <CC_LED_TurnOffBlueOnStrip6+0x18>)
 800203a:	2200      	movs	r2, #0
 800203c:	0019      	movs	r1, r3
 800203e:	f002 fa9e 	bl	800457e <HAL_GPIO_WritePin>
}
 8002042:	46c0      	nop			@ (mov r8, r8)
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}
 8002048:	50000400 	.word	0x50000400

0800204c <CC_LED_TurnOnRedOnStrip7>:
//Strip7
inline void CC_LED_TurnOnRedOnStrip7(void)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(R7_GPIO_Port, R7_Pin, GPIO_PIN_SET);
 8002050:	2380      	movs	r3, #128	@ 0x80
 8002052:	01db      	lsls	r3, r3, #7
 8002054:	4803      	ldr	r0, [pc, #12]	@ (8002064 <CC_LED_TurnOnRedOnStrip7+0x18>)
 8002056:	2201      	movs	r2, #1
 8002058:	0019      	movs	r1, r3
 800205a:	f002 fa90 	bl	800457e <HAL_GPIO_WritePin>
}
 800205e:	46c0      	nop			@ (mov r8, r8)
 8002060:	46bd      	mov	sp, r7
 8002062:	bd80      	pop	{r7, pc}
 8002064:	50000400 	.word	0x50000400

08002068 <CC_LED_TurnOnGreenOnStrip7>:
inline void CC_LED_TurnOnGreenOnStrip7(void)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(G7_GPIO_Port, G7_Pin, GPIO_PIN_SET);
 800206c:	2380      	movs	r3, #128	@ 0x80
 800206e:	019b      	lsls	r3, r3, #6
 8002070:	4803      	ldr	r0, [pc, #12]	@ (8002080 <CC_LED_TurnOnGreenOnStrip7+0x18>)
 8002072:	2201      	movs	r2, #1
 8002074:	0019      	movs	r1, r3
 8002076:	f002 fa82 	bl	800457e <HAL_GPIO_WritePin>
}
 800207a:	46c0      	nop			@ (mov r8, r8)
 800207c:	46bd      	mov	sp, r7
 800207e:	bd80      	pop	{r7, pc}
 8002080:	50000400 	.word	0x50000400

08002084 <CC_LED_TurnOnBlueOnStrip7>:
inline void CC_LED_TurnOnBlueOnStrip7(void)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(B7_GPIO_Port, B7_Pin, GPIO_PIN_SET);
 8002088:	2380      	movs	r3, #128	@ 0x80
 800208a:	015b      	lsls	r3, r3, #5
 800208c:	4803      	ldr	r0, [pc, #12]	@ (800209c <CC_LED_TurnOnBlueOnStrip7+0x18>)
 800208e:	2201      	movs	r2, #1
 8002090:	0019      	movs	r1, r3
 8002092:	f002 fa74 	bl	800457e <HAL_GPIO_WritePin>
}
 8002096:	46c0      	nop			@ (mov r8, r8)
 8002098:	46bd      	mov	sp, r7
 800209a:	bd80      	pop	{r7, pc}
 800209c:	50000400 	.word	0x50000400

080020a0 <CC_LED_TurnOffRedOnStrip7>:
inline void CC_LED_TurnOffRedOnStrip7(void)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(R7_GPIO_Port, R7_Pin, GPIO_PIN_RESET);
 80020a4:	2380      	movs	r3, #128	@ 0x80
 80020a6:	01db      	lsls	r3, r3, #7
 80020a8:	4803      	ldr	r0, [pc, #12]	@ (80020b8 <CC_LED_TurnOffRedOnStrip7+0x18>)
 80020aa:	2200      	movs	r2, #0
 80020ac:	0019      	movs	r1, r3
 80020ae:	f002 fa66 	bl	800457e <HAL_GPIO_WritePin>
}
 80020b2:	46c0      	nop			@ (mov r8, r8)
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bd80      	pop	{r7, pc}
 80020b8:	50000400 	.word	0x50000400

080020bc <CC_LED_TurnOffGreenOnStrip7>:
inline void CC_LED_TurnOffGreenOnStrip7(void)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(G7_GPIO_Port, G7_Pin, GPIO_PIN_RESET);
 80020c0:	2380      	movs	r3, #128	@ 0x80
 80020c2:	019b      	lsls	r3, r3, #6
 80020c4:	4803      	ldr	r0, [pc, #12]	@ (80020d4 <CC_LED_TurnOffGreenOnStrip7+0x18>)
 80020c6:	2200      	movs	r2, #0
 80020c8:	0019      	movs	r1, r3
 80020ca:	f002 fa58 	bl	800457e <HAL_GPIO_WritePin>
}
 80020ce:	46c0      	nop			@ (mov r8, r8)
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd80      	pop	{r7, pc}
 80020d4:	50000400 	.word	0x50000400

080020d8 <CC_LED_TurnOffBlueOnStrip7>:
inline void CC_LED_TurnOffBlueOnStrip7(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(B7_GPIO_Port, B7_Pin, GPIO_PIN_RESET);
 80020dc:	2380      	movs	r3, #128	@ 0x80
 80020de:	015b      	lsls	r3, r3, #5
 80020e0:	4803      	ldr	r0, [pc, #12]	@ (80020f0 <CC_LED_TurnOffBlueOnStrip7+0x18>)
 80020e2:	2200      	movs	r2, #0
 80020e4:	0019      	movs	r1, r3
 80020e6:	f002 fa4a 	bl	800457e <HAL_GPIO_WritePin>
}
 80020ea:	46c0      	nop			@ (mov r8, r8)
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bd80      	pop	{r7, pc}
 80020f0:	50000400 	.word	0x50000400

080020f4 <CC_LED_TurnOnRedOnStrip8>:
//Strip8
inline void CC_LED_TurnOnRedOnStrip8(void)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(R8_GPIO_Port, R8_Pin, GPIO_PIN_SET);
 80020f8:	2380      	movs	r3, #128	@ 0x80
 80020fa:	011b      	lsls	r3, r3, #4
 80020fc:	4803      	ldr	r0, [pc, #12]	@ (800210c <CC_LED_TurnOnRedOnStrip8+0x18>)
 80020fe:	2201      	movs	r2, #1
 8002100:	0019      	movs	r1, r3
 8002102:	f002 fa3c 	bl	800457e <HAL_GPIO_WritePin>
}
 8002106:	46c0      	nop			@ (mov r8, r8)
 8002108:	46bd      	mov	sp, r7
 800210a:	bd80      	pop	{r7, pc}
 800210c:	50000400 	.word	0x50000400

08002110 <CC_LED_TurnOnGreenOnStrip8>:
inline void CC_LED_TurnOnGreenOnStrip8(void)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(G8_GPIO_Port, G8_Pin, GPIO_PIN_SET);
 8002114:	2380      	movs	r3, #128	@ 0x80
 8002116:	00db      	lsls	r3, r3, #3
 8002118:	4803      	ldr	r0, [pc, #12]	@ (8002128 <CC_LED_TurnOnGreenOnStrip8+0x18>)
 800211a:	2201      	movs	r2, #1
 800211c:	0019      	movs	r1, r3
 800211e:	f002 fa2e 	bl	800457e <HAL_GPIO_WritePin>
}
 8002122:	46c0      	nop			@ (mov r8, r8)
 8002124:	46bd      	mov	sp, r7
 8002126:	bd80      	pop	{r7, pc}
 8002128:	50000400 	.word	0x50000400

0800212c <CC_LED_TurnOnBlueOnStrip8>:
inline void CC_LED_TurnOnBlueOnStrip8(void)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(B8_GPIO_Port, B8_Pin, GPIO_PIN_SET);
 8002130:	4b04      	ldr	r3, [pc, #16]	@ (8002144 <CC_LED_TurnOnBlueOnStrip8+0x18>)
 8002132:	2201      	movs	r2, #1
 8002134:	2104      	movs	r1, #4
 8002136:	0018      	movs	r0, r3
 8002138:	f002 fa21 	bl	800457e <HAL_GPIO_WritePin>
}
 800213c:	46c0      	nop			@ (mov r8, r8)
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}
 8002142:	46c0      	nop			@ (mov r8, r8)
 8002144:	50000400 	.word	0x50000400

08002148 <CC_LED_TurnOffRedOnStrip8>:
inline void CC_LED_TurnOffRedOnStrip8(void)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(R8_GPIO_Port, R8_Pin, GPIO_PIN_RESET);
 800214c:	2380      	movs	r3, #128	@ 0x80
 800214e:	011b      	lsls	r3, r3, #4
 8002150:	4803      	ldr	r0, [pc, #12]	@ (8002160 <CC_LED_TurnOffRedOnStrip8+0x18>)
 8002152:	2200      	movs	r2, #0
 8002154:	0019      	movs	r1, r3
 8002156:	f002 fa12 	bl	800457e <HAL_GPIO_WritePin>
}
 800215a:	46c0      	nop			@ (mov r8, r8)
 800215c:	46bd      	mov	sp, r7
 800215e:	bd80      	pop	{r7, pc}
 8002160:	50000400 	.word	0x50000400

08002164 <CC_LED_TurnOffGreenOnStrip8>:
inline void CC_LED_TurnOffGreenOnStrip8(void)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(G8_GPIO_Port, G8_Pin, GPIO_PIN_RESET);
 8002168:	2380      	movs	r3, #128	@ 0x80
 800216a:	00db      	lsls	r3, r3, #3
 800216c:	4803      	ldr	r0, [pc, #12]	@ (800217c <CC_LED_TurnOffGreenOnStrip8+0x18>)
 800216e:	2200      	movs	r2, #0
 8002170:	0019      	movs	r1, r3
 8002172:	f002 fa04 	bl	800457e <HAL_GPIO_WritePin>
}
 8002176:	46c0      	nop			@ (mov r8, r8)
 8002178:	46bd      	mov	sp, r7
 800217a:	bd80      	pop	{r7, pc}
 800217c:	50000400 	.word	0x50000400

08002180 <CC_LED_TurnOffBlueOnStrip8>:
inline void CC_LED_TurnOffBlueOnStrip8(void)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(B8_GPIO_Port, B8_Pin, GPIO_PIN_RESET);
 8002184:	4b04      	ldr	r3, [pc, #16]	@ (8002198 <CC_LED_TurnOffBlueOnStrip8+0x18>)
 8002186:	2200      	movs	r2, #0
 8002188:	2104      	movs	r1, #4
 800218a:	0018      	movs	r0, r3
 800218c:	f002 f9f7 	bl	800457e <HAL_GPIO_WritePin>
}
 8002190:	46c0      	nop			@ (mov r8, r8)
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}
 8002196:	46c0      	nop			@ (mov r8, r8)
 8002198:	50000400 	.word	0x50000400

0800219c <CC_LED_TurnOnRedOnStrip9>:
//Strip9
inline void CC_LED_TurnOnRedOnStrip9(void)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(R9_GPIO_Port, R9_Pin, GPIO_PIN_SET);
 80021a0:	23a0      	movs	r3, #160	@ 0xa0
 80021a2:	05db      	lsls	r3, r3, #23
 80021a4:	2201      	movs	r2, #1
 80021a6:	2180      	movs	r1, #128	@ 0x80
 80021a8:	0018      	movs	r0, r3
 80021aa:	f002 f9e8 	bl	800457e <HAL_GPIO_WritePin>
}
 80021ae:	46c0      	nop			@ (mov r8, r8)
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}

080021b4 <CC_LED_TurnOnGreenOnStrip9>:
inline void CC_LED_TurnOnGreenOnStrip9(void)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(G9_GPIO_Port, G9_Pin, GPIO_PIN_SET);
 80021b8:	23a0      	movs	r3, #160	@ 0xa0
 80021ba:	05db      	lsls	r3, r3, #23
 80021bc:	2201      	movs	r2, #1
 80021be:	2140      	movs	r1, #64	@ 0x40
 80021c0:	0018      	movs	r0, r3
 80021c2:	f002 f9dc 	bl	800457e <HAL_GPIO_WritePin>
}
 80021c6:	46c0      	nop			@ (mov r8, r8)
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bd80      	pop	{r7, pc}

080021cc <CC_LED_TurnOnBlueOnStrip9>:
inline void CC_LED_TurnOnBlueOnStrip9(void)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(B9_GPIO_Port, B9_Pin, GPIO_PIN_SET);
 80021d0:	23a0      	movs	r3, #160	@ 0xa0
 80021d2:	05db      	lsls	r3, r3, #23
 80021d4:	2201      	movs	r2, #1
 80021d6:	2120      	movs	r1, #32
 80021d8:	0018      	movs	r0, r3
 80021da:	f002 f9d0 	bl	800457e <HAL_GPIO_WritePin>
}
 80021de:	46c0      	nop			@ (mov r8, r8)
 80021e0:	46bd      	mov	sp, r7
 80021e2:	bd80      	pop	{r7, pc}

080021e4 <CC_LED_TurnOffRedOnStrip9>:
inline void CC_LED_TurnOffRedOnStrip9(void)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(R9_GPIO_Port, R9_Pin, GPIO_PIN_RESET);
 80021e8:	23a0      	movs	r3, #160	@ 0xa0
 80021ea:	05db      	lsls	r3, r3, #23
 80021ec:	2200      	movs	r2, #0
 80021ee:	2180      	movs	r1, #128	@ 0x80
 80021f0:	0018      	movs	r0, r3
 80021f2:	f002 f9c4 	bl	800457e <HAL_GPIO_WritePin>
}
 80021f6:	46c0      	nop			@ (mov r8, r8)
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bd80      	pop	{r7, pc}

080021fc <CC_LED_TurnOffGreenOnStrip9>:
inline void CC_LED_TurnOffGreenOnStrip9(void)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(G9_GPIO_Port, G9_Pin, GPIO_PIN_RESET);
 8002200:	23a0      	movs	r3, #160	@ 0xa0
 8002202:	05db      	lsls	r3, r3, #23
 8002204:	2200      	movs	r2, #0
 8002206:	2140      	movs	r1, #64	@ 0x40
 8002208:	0018      	movs	r0, r3
 800220a:	f002 f9b8 	bl	800457e <HAL_GPIO_WritePin>
}
 800220e:	46c0      	nop			@ (mov r8, r8)
 8002210:	46bd      	mov	sp, r7
 8002212:	bd80      	pop	{r7, pc}

08002214 <CC_LED_TurnOffBlueOnStrip9>:
inline void CC_LED_TurnOffBlueOnStrip9(void)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(B9_GPIO_Port, B9_Pin, GPIO_PIN_RESET);
 8002218:	23a0      	movs	r3, #160	@ 0xa0
 800221a:	05db      	lsls	r3, r3, #23
 800221c:	2200      	movs	r2, #0
 800221e:	2120      	movs	r1, #32
 8002220:	0018      	movs	r0, r3
 8002222:	f002 f9ac 	bl	800457e <HAL_GPIO_WritePin>
}
 8002226:	46c0      	nop			@ (mov r8, r8)
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}

0800222c <CC_LED_TurnOnRedOnStrip10>:
//Strip10
inline void CC_LED_TurnOnRedOnStrip10(void)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(R10_GPIO_Port, R10_Pin, GPIO_PIN_SET);
 8002230:	23a0      	movs	r3, #160	@ 0xa0
 8002232:	05db      	lsls	r3, r3, #23
 8002234:	2201      	movs	r2, #1
 8002236:	2110      	movs	r1, #16
 8002238:	0018      	movs	r0, r3
 800223a:	f002 f9a0 	bl	800457e <HAL_GPIO_WritePin>
}
 800223e:	46c0      	nop			@ (mov r8, r8)
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}

08002244 <CC_LED_TurnOnGreenOnStrip10>:
inline void CC_LED_TurnOnGreenOnStrip10(void)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(G10_GPIO_Port, G10_Pin, GPIO_PIN_SET);
 8002248:	23a0      	movs	r3, #160	@ 0xa0
 800224a:	05db      	lsls	r3, r3, #23
 800224c:	2201      	movs	r2, #1
 800224e:	2108      	movs	r1, #8
 8002250:	0018      	movs	r0, r3
 8002252:	f002 f994 	bl	800457e <HAL_GPIO_WritePin>
}
 8002256:	46c0      	nop			@ (mov r8, r8)
 8002258:	46bd      	mov	sp, r7
 800225a:	bd80      	pop	{r7, pc}

0800225c <CC_LED_TurnOnBlueOnStrip10>:
inline void CC_LED_TurnOnBlueOnStrip10(void)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(B10_GPIO_Port, B10_Pin, GPIO_PIN_SET);
 8002260:	23a0      	movs	r3, #160	@ 0xa0
 8002262:	05db      	lsls	r3, r3, #23
 8002264:	2201      	movs	r2, #1
 8002266:	2104      	movs	r1, #4
 8002268:	0018      	movs	r0, r3
 800226a:	f002 f988 	bl	800457e <HAL_GPIO_WritePin>
}
 800226e:	46c0      	nop			@ (mov r8, r8)
 8002270:	46bd      	mov	sp, r7
 8002272:	bd80      	pop	{r7, pc}

08002274 <CC_LED_TurnOffRedOnStrip10>:
inline void CC_LED_TurnOffRedOnStrip10(void)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(R10_GPIO_Port, R10_Pin, GPIO_PIN_RESET);
 8002278:	23a0      	movs	r3, #160	@ 0xa0
 800227a:	05db      	lsls	r3, r3, #23
 800227c:	2200      	movs	r2, #0
 800227e:	2110      	movs	r1, #16
 8002280:	0018      	movs	r0, r3
 8002282:	f002 f97c 	bl	800457e <HAL_GPIO_WritePin>
}
 8002286:	46c0      	nop			@ (mov r8, r8)
 8002288:	46bd      	mov	sp, r7
 800228a:	bd80      	pop	{r7, pc}

0800228c <CC_LED_TurnOffGreenOnStrip10>:
inline void CC_LED_TurnOffGreenOnStrip10(void)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(G10_GPIO_Port, G10_Pin, GPIO_PIN_RESET);
 8002290:	23a0      	movs	r3, #160	@ 0xa0
 8002292:	05db      	lsls	r3, r3, #23
 8002294:	2200      	movs	r2, #0
 8002296:	2108      	movs	r1, #8
 8002298:	0018      	movs	r0, r3
 800229a:	f002 f970 	bl	800457e <HAL_GPIO_WritePin>
}
 800229e:	46c0      	nop			@ (mov r8, r8)
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}

080022a4 <CC_LED_TurnOffBlueOnStrip10>:
inline void CC_LED_TurnOffBlueOnStrip10(void)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(B10_GPIO_Port, B10_Pin, GPIO_PIN_RESET);
 80022a8:	23a0      	movs	r3, #160	@ 0xa0
 80022aa:	05db      	lsls	r3, r3, #23
 80022ac:	2200      	movs	r2, #0
 80022ae:	2104      	movs	r1, #4
 80022b0:	0018      	movs	r0, r3
 80022b2:	f002 f964 	bl	800457e <HAL_GPIO_WritePin>
}
 80022b6:	46c0      	nop			@ (mov r8, r8)
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}

080022bc <HAL_UART_RxCpltCallback>:
uint8_t CC_SERIAL_RxData[CC_SERIAL_RX_BUFF_LENGTH];

//FUNCTIONS
void HAL_UART_RxCpltCallback(UART_HandleTypeDef* const huart)
//UART callback
{
 80022bc:	b590      	push	{r4, r7, lr}
 80022be:	b085      	sub	sp, #20
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
	uint8_t error=0;
 80022c4:	210f      	movs	r1, #15
 80022c6:	187b      	adds	r3, r7, r1
 80022c8:	2200      	movs	r2, #0
 80022ca:	701a      	strb	r2, [r3, #0]

	/* NOTE : This function should not be modified, when the callback is needed,
			the HAL_UART_RxCpltCallback can be implemented in the user file.
	*/
	//  HAL_UART_Transmit(huart, CC_SERIAL_RxData, 1, 10);					//Gives back the character gotten
	error=HAL_UART_Receive_IT(
 80022cc:	187c      	adds	r4, r7, r1
 80022ce:	4906      	ldr	r1, [pc, #24]	@ (80022e8 <HAL_UART_RxCpltCallback+0x2c>)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2201      	movs	r2, #1
 80022d4:	0018      	movs	r0, r3
 80022d6:	f003 fe6d 	bl	8005fb4 <HAL_UART_Receive_IT>
 80022da:	0003      	movs	r3, r0
 80022dc:	7023      	strb	r3, [r4, #0]
					  	  	  );	//Restarts the listening and interruption by serial comm
	if(error!=0)
	{
		//TRACTAMENT D'ERRORS AQU
	}
}
 80022de:	46c0      	nop			@ (mov r8, r8)
 80022e0:	46bd      	mov	sp, r7
 80022e2:	b005      	add	sp, #20
 80022e4:	bd90      	pop	{r4, r7, pc}
 80022e6:	46c0      	nop			@ (mov r8, r8)
 80022e8:	200003a4 	.word	0x200003a4

080022ec <CC_SERIAL_SendData>:
inline uint8_t CC_SERIAL_SendData	(
							UART_HandleTypeDef* const huart,
							const uint8_t* const tx_buffer,
							const uint16_t Size
							)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b084      	sub	sp, #16
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	60f8      	str	r0, [r7, #12]
 80022f4:	60b9      	str	r1, [r7, #8]
 80022f6:	1dbb      	adds	r3, r7, #6
 80022f8:	801a      	strh	r2, [r3, #0]
    return HAL_UART_Transmit(huart, tx_buffer, Size, CC_SERIAL_TX_TIMEOUT);	//Send the string via UART
 80022fa:	1dbb      	adds	r3, r7, #6
 80022fc:	881a      	ldrh	r2, [r3, #0]
 80022fe:	68b9      	ldr	r1, [r7, #8]
 8002300:	68f8      	ldr	r0, [r7, #12]
 8002302:	2301      	movs	r3, #1
 8002304:	f003 fdb2 	bl	8005e6c <HAL_UART_Transmit>
 8002308:	0003      	movs	r3, r0

}
 800230a:	0018      	movs	r0, r3
 800230c:	46bd      	mov	sp, r7
 800230e:	b004      	add	sp, #16
 8002310:	bd80      	pop	{r7, pc}

08002312 <CC_SERIAL_EnableRxIntUART>:

inline uint8_t CC_SERIAL_EnableRxIntUART(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002312:	b580      	push	{r7, lr}
 8002314:	b084      	sub	sp, #16
 8002316:	af00      	add	r7, sp, #0
 8002318:	60f8      	str	r0, [r7, #12]
 800231a:	60b9      	str	r1, [r7, #8]
 800231c:	1dbb      	adds	r3, r7, #6
 800231e:	801a      	strh	r2, [r3, #0]
	return HAL_UART_Receive_IT(huart, pData, Size);
 8002320:	1dbb      	adds	r3, r7, #6
 8002322:	881a      	ldrh	r2, [r3, #0]
 8002324:	68b9      	ldr	r1, [r7, #8]
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	0018      	movs	r0, r3
 800232a:	f003 fe43 	bl	8005fb4 <HAL_UART_Receive_IT>
 800232e:	0003      	movs	r3, r0
}
 8002330:	0018      	movs	r0, r3
 8002332:	46bd      	mov	sp, r7
 8002334:	b004      	add	sp, #16
 8002336:	bd80      	pop	{r7, pc}

08002338 <CC_TMR_CheckTimIntFlag>:

//GLOBAL VARIABLES DECLARATION

//FUNCTIONS
uint8_t CC_TMR_CheckTimIntFlag(const TIM_HandleTypeDef* const htim)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b082      	sub	sp, #8
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
	if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE))	//Check if another interrupt event has happened
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	691b      	ldr	r3, [r3, #16]
 8002346:	2201      	movs	r2, #1
 8002348:	4013      	ands	r3, r2
 800234a:	2b01      	cmp	r3, #1
 800234c:	d101      	bne.n	8002352 <CC_TMR_CheckTimIntFlag+0x1a>
	{
		return 1;
 800234e:	2301      	movs	r3, #1
 8002350:	e000      	b.n	8002354 <CC_TMR_CheckTimIntFlag+0x1c>
	}
	else
	{
		return 0;
 8002352:	2300      	movs	r3, #0
	}
}
 8002354:	0018      	movs	r0, r3
 8002356:	46bd      	mov	sp, r7
 8002358:	b002      	add	sp, #8
 800235a:	bd80      	pop	{r7, pc}

0800235c <CC_TMR_GetElapsedCounts>:

uint32_t CC_TMR_GetElapsedCounts(const TIM_HandleTypeDef* const htim)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b082      	sub	sp, #8
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
	return __HAL_TIM_GET_COUNTER(htim);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 800236a:	0018      	movs	r0, r3
 800236c:	46bd      	mov	sp, r7
 800236e:	b002      	add	sp, #8
 8002370:	bd80      	pop	{r7, pc}

08002372 <CC_TMR_GetLimitCounts>:

uint32_t CC_TMR_GetLimitCounts(const TIM_HandleTypeDef* const htim)
{
 8002372:	b580      	push	{r7, lr}
 8002374:	b082      	sub	sp, #8
 8002376:	af00      	add	r7, sp, #0
 8002378:	6078      	str	r0, [r7, #4]
	return __HAL_TIM_GET_AUTORELOAD(htim);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
}
 8002380:	0018      	movs	r0, r3
 8002382:	46bd      	mov	sp, r7
 8002384:	b002      	add	sp, #8
 8002386:	bd80      	pop	{r7, pc}

08002388 <CC_TMR_TimerInit>:

inline uint8_t CC_TMR_TimerInit(TIM_HandleTypeDef* const htim)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b082      	sub	sp, #8
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
	return HAL_TIM_Base_Init(htim);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	0018      	movs	r0, r3
 8002394:	f003 f984 	bl	80056a0 <HAL_TIM_Base_Init>
 8002398:	0003      	movs	r3, r0
}
 800239a:	0018      	movs	r0, r3
 800239c:	46bd      	mov	sp, r7
 800239e:	b002      	add	sp, #8
 80023a0:	bd80      	pop	{r7, pc}

080023a2 <CC_TMR_TimerStartAndInterruptsGen>:

inline uint8_t CC_TMR_TimerStartAndInterruptsGen(TIM_HandleTypeDef* const htim)
{
 80023a2:	b580      	push	{r7, lr}
 80023a4:	b082      	sub	sp, #8
 80023a6:	af00      	add	r7, sp, #0
 80023a8:	6078      	str	r0, [r7, #4]
	return HAL_TIM_Base_Start_IT(htim);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	0018      	movs	r0, r3
 80023ae:	f003 fa4f 	bl	8005850 <HAL_TIM_Base_Start_IT>
 80023b2:	0003      	movs	r3, r0
}
 80023b4:	0018      	movs	r0, r3
 80023b6:	46bd      	mov	sp, r7
 80023b8:	b002      	add	sp, #8
 80023ba:	bd80      	pop	{r7, pc}

080023bc <CC_TMR_StartTimer>:

inline uint8_t CC_TMR_StartTimer(TIM_HandleTypeDef* const htim)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b082      	sub	sp, #8
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
	return HAL_TIM_Base_Start(htim);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	0018      	movs	r0, r3
 80023c8:	f003 f9c2 	bl	8005750 <HAL_TIM_Base_Start>
 80023cc:	0003      	movs	r3, r0
}
 80023ce:	0018      	movs	r0, r3
 80023d0:	46bd      	mov	sp, r7
 80023d2:	b002      	add	sp, #8
 80023d4:	bd80      	pop	{r7, pc}

080023d6 <CC_TMR_StopTimer>:

inline uint8_t CC_TMR_StopTimer(TIM_HandleTypeDef* const htim)
{
 80023d6:	b580      	push	{r7, lr}
 80023d8:	b082      	sub	sp, #8
 80023da:	af00      	add	r7, sp, #0
 80023dc:	6078      	str	r0, [r7, #4]
	return HAL_TIM_Base_Stop(htim);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	0018      	movs	r0, r3
 80023e2:	f003 fa0f 	bl	8005804 <HAL_TIM_Base_Stop>
 80023e6:	0003      	movs	r3, r0
}
 80023e8:	0018      	movs	r0, r3
 80023ea:	46bd      	mov	sp, r7
 80023ec:	b002      	add	sp, #8
 80023ee:	bd80      	pop	{r7, pc}

080023f0 <CC_TMR_SetTimer>:

inline void CC_TMR_SetTimer(TIM_HandleTypeDef* const htim, uint32_t counts)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b082      	sub	sp, #8
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
 80023f8:	6039      	str	r1, [r7, #0]
	__HAL_TIM_SET_COUNTER(htim, counts);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	683a      	ldr	r2, [r7, #0]
 8002400:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8002402:	46c0      	nop			@ (mov r8, r8)
 8002404:	46bd      	mov	sp, r7
 8002406:	b002      	add	sp, #8
 8002408:	bd80      	pop	{r7, pc}

0800240a <CC_WATCHDOG_RefreshWdg>:

//GLOBAL VARIABLES DECLARATION

//FUNCTIONS
uint8_t CC_WATCHDOG_RefreshWdg(IWDG_HandleTypeDef* const handler )
{
 800240a:	b580      	push	{r7, lr}
 800240c:	b082      	sub	sp, #8
 800240e:	af00      	add	r7, sp, #0
 8002410:	6078      	str	r0, [r7, #4]
return HAL_IWDG_Refresh(handler);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	0018      	movs	r0, r3
 8002416:	f002 f93d 	bl	8004694 <HAL_IWDG_Refresh>
 800241a:	0003      	movs	r3, r0
}
 800241c:	0018      	movs	r0, r3
 800241e:	46bd      	mov	sp, r7
 8002420:	b002      	add	sp, #8
 8002422:	bd80      	pop	{r7, pc}

08002424 <CC_ML_RefreshWatchdog>:
};

//FUNCTIONS
//Inner Watchdog
void CC_ML_RefreshWatchdog(void* param1, void* param2, void* param3)
{
 8002424:	b590      	push	{r4, r7, lr}
 8002426:	b087      	sub	sp, #28
 8002428:	af00      	add	r7, sp, #0
 800242a:	60f8      	str	r0, [r7, #12]
 800242c:	60b9      	str	r1, [r7, #8]
 800242e:	607a      	str	r2, [r7, #4]
	uint8_t error=0;
 8002430:	2117      	movs	r1, #23
 8002432:	187b      	adds	r3, r7, r1
 8002434:	2200      	movs	r2, #0
 8002436:	701a      	strb	r2, [r3, #0]
	IWDG_HandleTypeDef* pWatchdogHandler;

	pWatchdogHandler=(IWDG_HandleTypeDef*)param1;
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	613b      	str	r3, [r7, #16]
	error=CC_WATCHDOG_RefreshWdg(pWatchdogHandler);
 800243c:	187c      	adds	r4, r7, r1
 800243e:	693b      	ldr	r3, [r7, #16]
 8002440:	0018      	movs	r0, r3
 8002442:	f7ff ffe2 	bl	800240a <CC_WATCHDOG_RefreshWdg>
 8002446:	0003      	movs	r3, r0
 8002448:	7023      	strb	r3, [r4, #0]
	if(error!=0)
	{
	//TRACTAMENT D'ERRORS AQU
	}
}
 800244a:	46c0      	nop			@ (mov r8, r8)
 800244c:	46bd      	mov	sp, r7
 800244e:	b007      	add	sp, #28
 8002450:	bd90      	pop	{r4, r7, pc}
	...

08002454 <CC_ML_StartSoftPwmBasetimeAndInterrupts>:

//Soft PWM
void CC_ML_StartSoftPwmBasetimeAndInterrupts(void)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	af00      	add	r7, sp, #0
	CC_TMR_TimerInit(&CC_ML_PWM_GEN_BASETIME);
 8002458:	4b05      	ldr	r3, [pc, #20]	@ (8002470 <CC_ML_StartSoftPwmBasetimeAndInterrupts+0x1c>)
 800245a:	0018      	movs	r0, r3
 800245c:	f7ff ff94 	bl	8002388 <CC_TMR_TimerInit>
	CC_TMR_TimerStartAndInterruptsGen(&CC_ML_PWM_GEN_BASETIME);
 8002460:	4b03      	ldr	r3, [pc, #12]	@ (8002470 <CC_ML_StartSoftPwmBasetimeAndInterrupts+0x1c>)
 8002462:	0018      	movs	r0, r3
 8002464:	f7ff ff9d 	bl	80023a2 <CC_TMR_TimerStartAndInterruptsGen>
}
 8002468:	46c0      	nop			@ (mov r8, r8)
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}
 800246e:	46c0      	nop			@ (mov r8, r8)
 8002470:	200004b4 	.word	0x200004b4

08002474 <CC_ML_StartScheduler>:

//Scheduler
void CC_ML_StartScheduler(void)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	af00      	add	r7, sp, #0
	CC_TMR_TimerInit(&CC_ML_SCHEDULER_BASETIME_HANDLER);
 8002478:	4b05      	ldr	r3, [pc, #20]	@ (8002490 <CC_ML_StartScheduler+0x1c>)
 800247a:	0018      	movs	r0, r3
 800247c:	f7ff ff84 	bl	8002388 <CC_TMR_TimerInit>
	CC_TMR_TimerStartAndInterruptsGen(&CC_ML_SCHEDULER_BASETIME_HANDLER);
 8002480:	4b03      	ldr	r3, [pc, #12]	@ (8002490 <CC_ML_StartScheduler+0x1c>)
 8002482:	0018      	movs	r0, r3
 8002484:	f7ff ff8d 	bl	80023a2 <CC_TMR_TimerStartAndInterruptsGen>
}
 8002488:	46c0      	nop			@ (mov r8, r8)
 800248a:	46bd      	mov	sp, r7
 800248c:	bd80      	pop	{r7, pc}
 800248e:	46c0      	nop			@ (mov r8, r8)
 8002490:	20000500 	.word	0x20000500

08002494 <CC_ML_SendUARTChar>:

//CC_SERIAL
void CC_ML_SendUARTChar(const uint8_t* const Char2bSend, UART_HandleTypeDef* const huart)
{
 8002494:	b590      	push	{r4, r7, lr}
 8002496:	b085      	sub	sp, #20
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
 800249c:	6039      	str	r1, [r7, #0]
	uint8_t error=0;
 800249e:	210f      	movs	r1, #15
 80024a0:	187b      	adds	r3, r7, r1
 80024a2:	2200      	movs	r2, #0
 80024a4:	701a      	strb	r2, [r3, #0]

	error=CC_SERIAL_SendData(huart, Char2bSend, 1);
 80024a6:	187c      	adds	r4, r7, r1
 80024a8:	6879      	ldr	r1, [r7, #4]
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	2201      	movs	r2, #1
 80024ae:	0018      	movs	r0, r3
 80024b0:	f7ff ff1c 	bl	80022ec <CC_SERIAL_SendData>
 80024b4:	0003      	movs	r3, r0
 80024b6:	7023      	strb	r3, [r4, #0]
	if(error==1)
	{
		//TRACTAMENT D'ERORS AQU
	}
}
 80024b8:	46c0      	nop			@ (mov r8, r8)
 80024ba:	46bd      	mov	sp, r7
 80024bc:	b005      	add	sp, #20
 80024be:	bd90      	pop	{r4, r7, pc}

080024c0 <CC_ML_SendUARTString>:

void CC_ML_SendUARTString(const char* const String2bSend, UART_HandleTypeDef* const huart)
//Function to send strings via USART. It sends the null terminator.
{
 80024c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80024c2:	46c6      	mov	lr, r8
 80024c4:	b500      	push	{lr}
 80024c6:	b08c      	sub	sp, #48	@ 0x30
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	61f8      	str	r0, [r7, #28]
 80024cc:	61b9      	str	r1, [r7, #24]
 80024ce:	466b      	mov	r3, sp
 80024d0:	4698      	mov	r8, r3
    uint32_t length=0;
 80024d2:	2300      	movs	r3, #0
 80024d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    length = strlen(String2bSend);  	//Gets length of the string
 80024d6:	69fb      	ldr	r3, [r7, #28]
 80024d8:	0018      	movs	r0, r3
 80024da:	f7fd fe13 	bl	8000104 <strlen>
 80024de:	0003      	movs	r3, r0
 80024e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    length++;  							//Increasing one for the null terminator
 80024e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024e4:	3301      	adds	r3, #1
 80024e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint8_t tx_buffer[length];  		//Creating an array (VLA) as long as the string to be sent, avoiding like this the intrinsic problem on strncpy() function (no length control)
 80024e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024ea:	001a      	movs	r2, r3
 80024ec:	3a01      	subs	r2, #1
 80024ee:	62ba      	str	r2, [r7, #40]	@ 0x28
 80024f0:	60bb      	str	r3, [r7, #8]
 80024f2:	2200      	movs	r2, #0
 80024f4:	60fa      	str	r2, [r7, #12]
 80024f6:	68b8      	ldr	r0, [r7, #8]
 80024f8:	68f9      	ldr	r1, [r7, #12]
 80024fa:	0002      	movs	r2, r0
 80024fc:	0f52      	lsrs	r2, r2, #29
 80024fe:	000e      	movs	r6, r1
 8002500:	00f6      	lsls	r6, r6, #3
 8002502:	617e      	str	r6, [r7, #20]
 8002504:	697e      	ldr	r6, [r7, #20]
 8002506:	4316      	orrs	r6, r2
 8002508:	617e      	str	r6, [r7, #20]
 800250a:	0002      	movs	r2, r0
 800250c:	00d2      	lsls	r2, r2, #3
 800250e:	613a      	str	r2, [r7, #16]
 8002510:	603b      	str	r3, [r7, #0]
 8002512:	2200      	movs	r2, #0
 8002514:	607a      	str	r2, [r7, #4]
 8002516:	6838      	ldr	r0, [r7, #0]
 8002518:	6879      	ldr	r1, [r7, #4]
 800251a:	0002      	movs	r2, r0
 800251c:	0f52      	lsrs	r2, r2, #29
 800251e:	000e      	movs	r6, r1
 8002520:	00f5      	lsls	r5, r6, #3
 8002522:	4315      	orrs	r5, r2
 8002524:	0002      	movs	r2, r0
 8002526:	00d4      	lsls	r4, r2, #3
 8002528:	3307      	adds	r3, #7
 800252a:	08db      	lsrs	r3, r3, #3
 800252c:	00db      	lsls	r3, r3, #3
 800252e:	466a      	mov	r2, sp
 8002530:	1ad3      	subs	r3, r2, r3
 8002532:	469d      	mov	sp, r3
 8002534:	466b      	mov	r3, sp
 8002536:	3300      	adds	r3, #0
 8002538:	627b      	str	r3, [r7, #36]	@ 0x24
    uint8_t error=0;
 800253a:	240b      	movs	r4, #11
 800253c:	2518      	movs	r5, #24
 800253e:	1963      	adds	r3, r4, r5
 8002540:	19db      	adds	r3, r3, r7
 8002542:	2200      	movs	r2, #0
 8002544:	701a      	strb	r2, [r3, #0]

    strncpy((char*)tx_buffer, String2bSend, length);  		//Copy string to buffer
 8002546:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002548:	69f9      	ldr	r1, [r7, #28]
 800254a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800254c:	0018      	movs	r0, r3
 800254e:	f005 ff05 	bl	800835c <strncpy>
    error=CC_SERIAL_SendData(huart, tx_buffer, length);
 8002552:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002554:	b29a      	uxth	r2, r3
 8002556:	1963      	adds	r3, r4, r5
 8002558:	19dc      	adds	r4, r3, r7
 800255a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800255c:	69bb      	ldr	r3, [r7, #24]
 800255e:	0018      	movs	r0, r3
 8002560:	f7ff fec4 	bl	80022ec <CC_SERIAL_SendData>
 8002564:	0003      	movs	r3, r0
 8002566:	7023      	strb	r3, [r4, #0]
 8002568:	46c5      	mov	sp, r8
    if(error!=0)
    	{
    		//TRACTAMENT D'ERRORS AQU
    	}
}
 800256a:	46c0      	nop			@ (mov r8, r8)
 800256c:	46bd      	mov	sp, r7
 800256e:	b00c      	add	sp, #48	@ 0x30
 8002570:	bc80      	pop	{r7}
 8002572:	46b8      	mov	r8, r7
 8002574:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08002578 <CC_ML_ClearUARTRxData>:
void CC_ML_ClearUARTRxData(void)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	af00      	add	r7, sp, #0
	CC_SERIAL_RxData[0]='\0';
 800257c:	4b02      	ldr	r3, [pc, #8]	@ (8002588 <CC_ML_ClearUARTRxData+0x10>)
 800257e:	2200      	movs	r2, #0
 8002580:	701a      	strb	r2, [r3, #0]
}
 8002582:	46c0      	nop			@ (mov r8, r8)
 8002584:	46bd      	mov	sp, r7
 8002586:	bd80      	pop	{r7, pc}
 8002588:	200003a4 	.word	0x200003a4

0800258c <CC_ML_EnableRxIntUart>:
void CC_ML_EnableRxIntUart(void)
{
 800258c:	b590      	push	{r4, r7, lr}
 800258e:	b083      	sub	sp, #12
 8002590:	af00      	add	r7, sp, #0
	uint8_t error=0;
 8002592:	1dfb      	adds	r3, r7, #7
 8002594:	2200      	movs	r2, #0
 8002596:	701a      	strb	r2, [r3, #0]

	error=CC_SERIAL_EnableRxIntUART(
 8002598:	1dfc      	adds	r4, r7, #7
 800259a:	4906      	ldr	r1, [pc, #24]	@ (80025b4 <CC_ML_EnableRxIntUart+0x28>)
 800259c:	4b06      	ldr	r3, [pc, #24]	@ (80025b8 <CC_ML_EnableRxIntUart+0x2c>)
 800259e:	2201      	movs	r2, #1
 80025a0:	0018      	movs	r0, r3
 80025a2:	f7ff feb6 	bl	8002312 <CC_SERIAL_EnableRxIntUART>
 80025a6:	0003      	movs	r3, r0
 80025a8:	7023      	strb	r3, [r4, #0]
									);
    if(error!=0)
    	{
    		//TRACTAMENT D'ERRORS AQU
    	}
}
 80025aa:	46c0      	nop			@ (mov r8, r8)
 80025ac:	46bd      	mov	sp, r7
 80025ae:	b003      	add	sp, #12
 80025b0:	bd90      	pop	{r4, r7, pc}
 80025b2:	46c0      	nop			@ (mov r8, r8)
 80025b4:	200003a4 	.word	0x200003a4
 80025b8:	2000054c 	.word	0x2000054c

080025bc <CC_ML_InitCan>:

//CC_CAN
void CC_ML_InitCan(void)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	af00      	add	r7, sp, #0
	CC_CAN_Init(&CC_ML_CAN_TxHeader);
 80025c0:	4b03      	ldr	r3, [pc, #12]	@ (80025d0 <CC_ML_InitCan+0x14>)
 80025c2:	0018      	movs	r0, r3
 80025c4:	f7ff fa9a 	bl	8001afc <CC_CAN_Init>
}
 80025c8:	46c0      	nop			@ (mov r8, r8)
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}
 80025ce:	46c0      	nop			@ (mov r8, r8)
 80025d0:	200003d0 	.word	0x200003d0

080025d4 <CC_ML_StartCan>:
void CC_ML_StartCan(void)
{
 80025d4:	b590      	push	{r4, r7, lr}
 80025d6:	b083      	sub	sp, #12
 80025d8:	af00      	add	r7, sp, #0
	uint8_t error=0;
 80025da:	1dfb      	adds	r3, r7, #7
 80025dc:	2200      	movs	r2, #0
 80025de:	701a      	strb	r2, [r3, #0]

	error=CC_CAN_StartCAN(&CC_ML_PERIPHERALS_CAN);													//Starting CAN module
 80025e0:	1dfc      	adds	r4, r7, #7
 80025e2:	4b05      	ldr	r3, [pc, #20]	@ (80025f8 <CC_ML_StartCan+0x24>)
 80025e4:	0018      	movs	r0, r3
 80025e6:	f7ff fa6b 	bl	8001ac0 <CC_CAN_StartCAN>
 80025ea:	0003      	movs	r3, r0
 80025ec:	7023      	strb	r3, [r4, #0]
	if(error!=0)
	{
		//TRACTAMENT D'ERRORS AQU
	}
}
 80025ee:	46c0      	nop			@ (mov r8, r8)
 80025f0:	46bd      	mov	sp, r7
 80025f2:	b003      	add	sp, #12
 80025f4:	bd90      	pop	{r4, r7, pc}
 80025f6:	46c0      	nop			@ (mov r8, r8)
 80025f8:	200003f4 	.word	0x200003f4

080025fc <CC_ML_EnableCanRxInt>:
void CC_ML_EnableCanRxInt(void)
{
 80025fc:	b590      	push	{r4, r7, lr}
 80025fe:	b083      	sub	sp, #12
 8002600:	af00      	add	r7, sp, #0
	uint8_t error=0;
 8002602:	1dfb      	adds	r3, r7, #7
 8002604:	2200      	movs	r2, #0
 8002606:	701a      	strb	r2, [r3, #0]

	error=CC_CAN_EnableCANInt	(
 8002608:	1dfc      	adds	r4, r7, #7
 800260a:	4b06      	ldr	r3, [pc, #24]	@ (8002624 <CC_ML_EnableCanRxInt+0x28>)
 800260c:	2200      	movs	r2, #0
 800260e:	2101      	movs	r1, #1
 8002610:	0018      	movs	r0, r3
 8002612:	f7ff fa44 	bl	8001a9e <CC_CAN_EnableCANInt>
 8002616:	0003      	movs	r3, r0
 8002618:	7023      	strb	r3, [r4, #0]
								);
	if(error!=0)
	{
		//TRACTAMENT D'ERRORS AQU
	}
}
 800261a:	46c0      	nop			@ (mov r8, r8)
 800261c:	46bd      	mov	sp, r7
 800261e:	b003      	add	sp, #12
 8002620:	bd90      	pop	{r4, r7, pc}
 8002622:	46c0      	nop			@ (mov r8, r8)
 8002624:	200003f4 	.word	0x200003f4

08002628 <CC_ML_SendMessageCan>:
void CC_ML_SendMessageCan(void* param1, void* param2, void* param3)
{
 8002628:	b590      	push	{r4, r7, lr}
 800262a:	b089      	sub	sp, #36	@ 0x24
 800262c:	af00      	add	r7, sp, #0
 800262e:	60f8      	str	r0, [r7, #12]
 8002630:	60b9      	str	r1, [r7, #8]
 8002632:	607a      	str	r2, [r7, #4]
	FDCAN_HandleTypeDef* pHandlerCan;
	FDCAN_TxHeaderTypeDef* pHeaderTxCan;
	uint8_t* pdata2send;
	uint8_t error=0;
 8002634:	211f      	movs	r1, #31
 8002636:	187b      	adds	r3, r7, r1
 8002638:	2200      	movs	r2, #0
 800263a:	701a      	strb	r2, [r3, #0]

	pHandlerCan=(FDCAN_HandleTypeDef*)param1;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	61bb      	str	r3, [r7, #24]
	pHeaderTxCan=(FDCAN_TxHeaderTypeDef*)param2;
 8002640:	68bb      	ldr	r3, [r7, #8]
 8002642:	617b      	str	r3, [r7, #20]
	pdata2send= (uint8_t*)param3;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	613b      	str	r3, [r7, #16]
	error=CC_CAN_SendMessage(pHandlerCan, pHeaderTxCan, pdata2send);
 8002648:	187c      	adds	r4, r7, r1
 800264a:	693a      	ldr	r2, [r7, #16]
 800264c:	6979      	ldr	r1, [r7, #20]
 800264e:	69bb      	ldr	r3, [r7, #24]
 8002650:	0018      	movs	r0, r3
 8002652:	f7ff fa42 	bl	8001ada <CC_CAN_SendMessage>
 8002656:	0003      	movs	r3, r0
 8002658:	7023      	strb	r3, [r4, #0]
	if(error!=0)
	{
		//TRACTAMENT D'ERRORS AQU
	}
}
 800265a:	46c0      	nop			@ (mov r8, r8)
 800265c:	46bd      	mov	sp, r7
 800265e:	b009      	add	sp, #36	@ 0x24
 8002660:	bd90      	pop	{r4, r7, pc}

08002662 <CC_ML_GetDipSwitch4pos>:
	CC_CAN_SetRxAddress(*pAdress);
};

//CC_DIPSW
void CC_ML_GetDipSwitch4pos(void* pdata, void* param2, void* param3)
{
 8002662:	b580      	push	{r7, lr}
 8002664:	b086      	sub	sp, #24
 8002666:	af00      	add	r7, sp, #0
 8002668:	60f8      	str	r0, [r7, #12]
 800266a:	60b9      	str	r1, [r7, #8]
 800266c:	607a      	str	r2, [r7, #4]
	CC_DIPSW_DipSw_t* pDipSwitch;
	pDipSwitch=(CC_DIPSW_DipSw_t*)pdata;
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	617b      	str	r3, [r7, #20]

	CC_DIPSW_GetDipSwitch4pos(pDipSwitch);
 8002672:	697b      	ldr	r3, [r7, #20]
 8002674:	0018      	movs	r0, r3
 8002676:	f7ff fa8f 	bl	8001b98 <CC_DIPSW_GetDipSwitch4pos>
}
 800267a:	46c0      	nop			@ (mov r8, r8)
 800267c:	46bd      	mov	sp, r7
 800267e:	b006      	add	sp, #24
 8002680:	bd80      	pop	{r7, pc}

08002682 <CC_ML_UpdateSysIdFromDipSwitch>:
void CC_ML_UpdateSysIdFromDipSwitch(void* BoardData, void* DipSwData, void*)
{
 8002682:	b580      	push	{r7, lr}
 8002684:	b086      	sub	sp, #24
 8002686:	af00      	add	r7, sp, #0
 8002688:	60f8      	str	r0, [r7, #12]
 800268a:	60b9      	str	r1, [r7, #8]
 800268c:	607a      	str	r2, [r7, #4]
	CC_APP_Config_t* pBoardData=(CC_APP_Config_t*)BoardData;		//Input parameters castings
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	617b      	str	r3, [r7, #20]
	CC_DIPSW_DipSw_t* pDipSwitch=(CC_DIPSW_DipSw_t*)DipSwData;
 8002692:	68bb      	ldr	r3, [r7, #8]
 8002694:	613b      	str	r3, [r7, #16]

	pBoardData->id = pDipSwitch->all;
 8002696:	693b      	ldr	r3, [r7, #16]
 8002698:	7819      	ldrb	r1, [r3, #0]
 800269a:	697b      	ldr	r3, [r7, #20]
 800269c:	225b      	movs	r2, #91	@ 0x5b
 800269e:	5499      	strb	r1, [r3, r2]
}
 80026a0:	46c0      	nop			@ (mov r8, r8)
 80026a2:	46bd      	mov	sp, r7
 80026a4:	b006      	add	sp, #24
 80026a6:	bd80      	pop	{r7, pc}

080026a8 <CC_ML_GetTimerElapsedCounts>:

//CC_TMR
uint32_t CC_ML_GetTimerElapsedCounts(const TIM_HandleTypeDef* const ptimer_header)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b082      	sub	sp, #8
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
	return CC_TMR_GetElapsedCounts(ptimer_header);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	0018      	movs	r0, r3
 80026b4:	f7ff fe52 	bl	800235c <CC_TMR_GetElapsedCounts>
 80026b8:	0003      	movs	r3, r0
}
 80026ba:	0018      	movs	r0, r3
 80026bc:	46bd      	mov	sp, r7
 80026be:	b002      	add	sp, #8
 80026c0:	bd80      	pop	{r7, pc}

080026c2 <CC_ML_GetTimerLimitCounts>:
uint32_t CC_ML_GetTimerLimitCounts(const TIM_HandleTypeDef* const ptimer_header)
{
 80026c2:	b580      	push	{r7, lr}
 80026c4:	b082      	sub	sp, #8
 80026c6:	af00      	add	r7, sp, #0
 80026c8:	6078      	str	r0, [r7, #4]
	return 	CC_TMR_GetLimitCounts(ptimer_header);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	0018      	movs	r0, r3
 80026ce:	f7ff fe50 	bl	8002372 <CC_TMR_GetLimitCounts>
 80026d2:	0003      	movs	r3, r0
}
 80026d4:	0018      	movs	r0, r3
 80026d6:	46bd      	mov	sp, r7
 80026d8:	b002      	add	sp, #8
 80026da:	bd80      	pop	{r7, pc}

080026dc <CC_ML_StartTimer>:
void CC_ML_StartTimer(TIM_HandleTypeDef* htim)
{
 80026dc:	b590      	push	{r4, r7, lr}
 80026de:	b085      	sub	sp, #20
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
	uint8_t error=0;
 80026e4:	210f      	movs	r1, #15
 80026e6:	187b      	adds	r3, r7, r1
 80026e8:	2200      	movs	r2, #0
 80026ea:	701a      	strb	r2, [r3, #0]

	error=CC_TMR_StartTimer(htim);
 80026ec:	187c      	adds	r4, r7, r1
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	0018      	movs	r0, r3
 80026f2:	f7ff fe63 	bl	80023bc <CC_TMR_StartTimer>
 80026f6:	0003      	movs	r3, r0
 80026f8:	7023      	strb	r3, [r4, #0]
    if(error!=0)
    	{
    		//TRACTAMENT D'ERRORS AQU
    	}
}
 80026fa:	46c0      	nop			@ (mov r8, r8)
 80026fc:	46bd      	mov	sp, r7
 80026fe:	b005      	add	sp, #20
 8002700:	bd90      	pop	{r4, r7, pc}

08002702 <CC_ML_StopTimer>:
void CC_ML_StopTimer(TIM_HandleTypeDef* htim)
{
 8002702:	b590      	push	{r4, r7, lr}
 8002704:	b085      	sub	sp, #20
 8002706:	af00      	add	r7, sp, #0
 8002708:	6078      	str	r0, [r7, #4]
	uint8_t error=0;
 800270a:	210f      	movs	r1, #15
 800270c:	187b      	adds	r3, r7, r1
 800270e:	2200      	movs	r2, #0
 8002710:	701a      	strb	r2, [r3, #0]

	error=CC_TMR_StopTimer(htim);
 8002712:	187c      	adds	r4, r7, r1
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	0018      	movs	r0, r3
 8002718:	f7ff fe5d 	bl	80023d6 <CC_TMR_StopTimer>
 800271c:	0003      	movs	r3, r0
 800271e:	7023      	strb	r3, [r4, #0]
    if(error!=0)
    	{
    		//TRACTAMENT D'ERRORS AQU
    	}
}
 8002720:	46c0      	nop			@ (mov r8, r8)
 8002722:	46bd      	mov	sp, r7
 8002724:	b005      	add	sp, #20
 8002726:	bd90      	pop	{r4, r7, pc}

08002728 <CC_ML_SetTimer>:
void CC_ML_SetTimer(TIM_HandleTypeDef* htim, uint32_t counts)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b082      	sub	sp, #8
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
 8002730:	6039      	str	r1, [r7, #0]
	CC_TMR_SetTimer(htim, counts);
 8002732:	683a      	ldr	r2, [r7, #0]
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	0011      	movs	r1, r2
 8002738:	0018      	movs	r0, r3
 800273a:	f7ff fe59 	bl	80023f0 <CC_TMR_SetTimer>
}
 800273e:	46c0      	nop			@ (mov r8, r8)
 8002740:	46bd      	mov	sp, r7
 8002742:	b002      	add	sp, #8
 8002744:	bd80      	pop	{r7, pc}

08002746 <CC_ML_CheckTimIntFlag>:
uint8_t CC_ML_CheckTimIntFlag(const TIM_HandleTypeDef* const htim)
{
 8002746:	b580      	push	{r7, lr}
 8002748:	b082      	sub	sp, #8
 800274a:	af00      	add	r7, sp, #0
 800274c:	6078      	str	r0, [r7, #4]
	return CC_TMR_CheckTimIntFlag(htim);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	0018      	movs	r0, r3
 8002752:	f7ff fdf1 	bl	8002338 <CC_TMR_CheckTimIntFlag>
 8002756:	0003      	movs	r3, r0
}
 8002758:	0018      	movs	r0, r3
 800275a:	46bd      	mov	sp, r7
 800275c:	b002      	add	sp, #8
 800275e:	bd80      	pop	{r7, pc}

08002760 <CC_ML_LedBoardToggle>:

//CC_BOARDLED
void CC_ML_LedBoardToggle(void)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	af00      	add	r7, sp, #0
	CC_BOARDLED_Led1Toggle();
 8002764:	f7ff f990 	bl	8001a88 <CC_BOARDLED_Led1Toggle>
}
 8002768:	46c0      	nop			@ (mov r8, r8)
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}
	...

08002770 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002774:	f000 fd10 	bl	8003198 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002778:	f000 f834 	bl	80027e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800277c:	f000 f9ec 	bl	8002b58 <MX_GPIO_Init>
  MX_FDCAN2_Init();
 8002780:	f000 f894 	bl	80028ac <MX_FDCAN2_Init>
  MX_TIM14_Init();
 8002784:	f000 f974 	bl	8002a70 <MX_TIM14_Init>
  MX_USART1_UART_Init();
 8002788:	f000 f998 	bl	8002abc <MX_USART1_UART_Init>
  MX_TIM6_Init();
 800278c:	f000 f8f8 	bl	8002980 <MX_TIM6_Init>
  MX_TIM7_Init();
 8002790:	f000 f932 	bl	80029f8 <MX_TIM7_Init>
  MX_IWDG_Init();
 8002794:	f000 f8d2 	bl	800293c <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */
  CC_APP_SetBoardParam(&CC_APP_BoardData);						//Board's characteristics and parameters setting
 8002798:	4b0e      	ldr	r3, [pc, #56]	@ (80027d4 <main+0x64>)
 800279a:	0018      	movs	r0, r3
 800279c:	f7fe fa16 	bl	8000bcc <CC_APP_SetBoardParam>
  //SoftPWM for strip leds initialization
  CC_LEDPWM_Init(&CC_LEDPWM_Strip);	  							//Strip-leds handler initialization
 80027a0:	4b0d      	ldr	r3, [pc, #52]	@ (80027d8 <main+0x68>)
 80027a2:	0018      	movs	r0, r3
 80027a4:	f7fe fa64 	bl	8000c70 <CC_LEDPWM_Init>
  CC_ML_StartSoftPwmBasetimeAndInterrupts();					//Soft-PWM timer generation initialization
 80027a8:	f7ff fe54 	bl	8002454 <CC_ML_StartSoftPwmBasetimeAndInterrupts>
  //Schedulers initialization
  CC_SCHDLR_InitScheduler(&CC_SCHDLR_MainScheduler);			//Fast tasks loading
 80027ac:	4b0b      	ldr	r3, [pc, #44]	@ (80027dc <main+0x6c>)
 80027ae:	0018      	movs	r0, r3
 80027b0:	f7fe fc54 	bl	800105c <CC_SCHDLR_InitScheduler>
  CC_SCHDLR_InitNestedScheduler(&CC_SCHDLR_NestedScheduler);	//Tasks loading onto nested scheduler
 80027b4:	4b0a      	ldr	r3, [pc, #40]	@ (80027e0 <main+0x70>)
 80027b6:	0018      	movs	r0, r3
 80027b8:	f7fe fd0a 	bl	80011d0 <CC_SCHDLR_InitNestedScheduler>
  CC_ML_StartScheduler();										//Schedulers on
 80027bc:	f7ff fe5a 	bl	8002474 <CC_ML_StartScheduler>
  //Serial receive initialization
  CC_ML_EnableRxIntUart();										//UART Rx interruptions enabled
 80027c0:	f7ff fee4 	bl	800258c <CC_ML_EnableRxIntUart>
  CC_ML_InitCan();												//CAN initialization
 80027c4:	f7ff fefa 	bl	80025bc <CC_ML_InitCan>
  CC_ML_StartCan();												//CAN ready to send
 80027c8:	f7ff ff04 	bl	80025d4 <CC_ML_StartCan>
  CC_ML_EnableCanRxInt();										//CAN Rx interruptions enabled
 80027cc:	f7ff ff16 	bl	80025fc <CC_ML_EnableCanRxInt>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80027d0:	46c0      	nop			@ (mov r8, r8)
 80027d2:	e7fd      	b.n	80027d0 <main+0x60>
 80027d4:	20000084 	.word	0x20000084
 80027d8:	200000e4 	.word	0x200000e4
 80027dc:	20000190 	.word	0x20000190
 80027e0:	20000250 	.word	0x20000250

080027e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80027e4:	b590      	push	{r4, r7, lr}
 80027e6:	b095      	sub	sp, #84	@ 0x54
 80027e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80027ea:	2414      	movs	r4, #20
 80027ec:	193b      	adds	r3, r7, r4
 80027ee:	0018      	movs	r0, r3
 80027f0:	233c      	movs	r3, #60	@ 0x3c
 80027f2:	001a      	movs	r2, r3
 80027f4:	2100      	movs	r1, #0
 80027f6:	f005 fda9 	bl	800834c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80027fa:	1d3b      	adds	r3, r7, #4
 80027fc:	0018      	movs	r0, r3
 80027fe:	2310      	movs	r3, #16
 8002800:	001a      	movs	r2, r3
 8002802:	2100      	movs	r1, #0
 8002804:	f005 fda2 	bl	800834c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002808:	2380      	movs	r3, #128	@ 0x80
 800280a:	009b      	lsls	r3, r3, #2
 800280c:	0018      	movs	r0, r3
 800280e:	f001 ff51 	bl	80046b4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8002812:	193b      	adds	r3, r7, r4
 8002814:	2209      	movs	r2, #9
 8002816:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002818:	193b      	adds	r3, r7, r4
 800281a:	2280      	movs	r2, #128	@ 0x80
 800281c:	0252      	lsls	r2, r2, #9
 800281e:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002820:	0021      	movs	r1, r4
 8002822:	187b      	adds	r3, r7, r1
 8002824:	2201      	movs	r2, #1
 8002826:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002828:	187b      	adds	r3, r7, r1
 800282a:	2202      	movs	r2, #2
 800282c:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800282e:	187b      	adds	r3, r7, r1
 8002830:	2203      	movs	r2, #3
 8002832:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8002834:	187b      	adds	r3, r7, r1
 8002836:	2200      	movs	r2, #0
 8002838:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLN = 25;
 800283a:	187b      	adds	r3, r7, r1
 800283c:	2219      	movs	r2, #25
 800283e:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV5;
 8002840:	187b      	adds	r3, r7, r1
 8002842:	2280      	movs	r2, #128	@ 0x80
 8002844:	0312      	lsls	r2, r2, #12
 8002846:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002848:	187b      	adds	r3, r7, r1
 800284a:	2280      	movs	r2, #128	@ 0x80
 800284c:	0492      	lsls	r2, r2, #18
 800284e:	635a      	str	r2, [r3, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV4;
 8002850:	187b      	adds	r3, r7, r1
 8002852:	22c0      	movs	r2, #192	@ 0xc0
 8002854:	05d2      	lsls	r2, r2, #23
 8002856:	639a      	str	r2, [r3, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002858:	187b      	adds	r3, r7, r1
 800285a:	0018      	movs	r0, r3
 800285c:	f001 ff76 	bl	800474c <HAL_RCC_OscConfig>
 8002860:	1e03      	subs	r3, r0, #0
 8002862:	d001      	beq.n	8002868 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8002864:	f000 fa6a 	bl	8002d3c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002868:	1d3b      	adds	r3, r7, #4
 800286a:	2207      	movs	r2, #7
 800286c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800286e:	1d3b      	adds	r3, r7, #4
 8002870:	2202      	movs	r2, #2
 8002872:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002874:	1d3b      	adds	r3, r7, #4
 8002876:	2200      	movs	r2, #0
 8002878:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800287a:	1d3b      	adds	r3, r7, #4
 800287c:	2200      	movs	r2, #0
 800287e:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002880:	1d3b      	adds	r3, r7, #4
 8002882:	2102      	movs	r1, #2
 8002884:	0018      	movs	r0, r3
 8002886:	f002 fac1 	bl	8004e0c <HAL_RCC_ClockConfig>
 800288a:	1e03      	subs	r3, r0, #0
 800288c:	d001      	beq.n	8002892 <SystemClock_Config+0xae>
  {
    Error_Handler();
 800288e:	f000 fa55 	bl	8002d3c <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO_PF2, RCC_MCO1SOURCE_SYSCLK, RCC_MCODIV_1);
 8002892:	2380      	movs	r3, #128	@ 0x80
 8002894:	045b      	lsls	r3, r3, #17
 8002896:	4804      	ldr	r0, [pc, #16]	@ (80028a8 <SystemClock_Config+0xc4>)
 8002898:	2200      	movs	r2, #0
 800289a:	0019      	movs	r1, r3
 800289c:	f002 fbbe 	bl	800501c <HAL_RCC_MCOConfig>
}
 80028a0:	46c0      	nop			@ (mov r8, r8)
 80028a2:	46bd      	mov	sp, r7
 80028a4:	b015      	add	sp, #84	@ 0x54
 80028a6:	bd90      	pop	{r4, r7, pc}
 80028a8:	00050004 	.word	0x00050004

080028ac <MX_FDCAN2_Init>:
  * @brief FDCAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN2_Init(void)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 80028b0:	4b20      	ldr	r3, [pc, #128]	@ (8002934 <MX_FDCAN2_Init+0x88>)
 80028b2:	4a21      	ldr	r2, [pc, #132]	@ (8002938 <MX_FDCAN2_Init+0x8c>)
 80028b4:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 80028b6:	4b1f      	ldr	r3, [pc, #124]	@ (8002934 <MX_FDCAN2_Init+0x88>)
 80028b8:	2200      	movs	r2, #0
 80028ba:	605a      	str	r2, [r3, #4]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80028bc:	4b1d      	ldr	r3, [pc, #116]	@ (8002934 <MX_FDCAN2_Init+0x88>)
 80028be:	2200      	movs	r2, #0
 80028c0:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 80028c2:	4b1c      	ldr	r3, [pc, #112]	@ (8002934 <MX_FDCAN2_Init+0x88>)
 80028c4:	2200      	movs	r2, #0
 80028c6:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = ENABLE;
 80028c8:	4b1a      	ldr	r3, [pc, #104]	@ (8002934 <MX_FDCAN2_Init+0x88>)
 80028ca:	2201      	movs	r2, #1
 80028cc:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = ENABLE;
 80028ce:	4b19      	ldr	r3, [pc, #100]	@ (8002934 <MX_FDCAN2_Init+0x88>)
 80028d0:	2201      	movs	r2, #1
 80028d2:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 80028d4:	4b17      	ldr	r3, [pc, #92]	@ (8002934 <MX_FDCAN2_Init+0x88>)
 80028d6:	2200      	movs	r2, #0
 80028d8:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 1;
 80028da:	4b16      	ldr	r3, [pc, #88]	@ (8002934 <MX_FDCAN2_Init+0x88>)
 80028dc:	2201      	movs	r2, #1
 80028de:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 16;
 80028e0:	4b14      	ldr	r3, [pc, #80]	@ (8002934 <MX_FDCAN2_Init+0x88>)
 80028e2:	2210      	movs	r2, #16
 80028e4:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 86;
 80028e6:	4b13      	ldr	r3, [pc, #76]	@ (8002934 <MX_FDCAN2_Init+0x88>)
 80028e8:	2256      	movs	r2, #86	@ 0x56
 80028ea:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 13;
 80028ec:	4b11      	ldr	r3, [pc, #68]	@ (8002934 <MX_FDCAN2_Init+0x88>)
 80028ee:	220d      	movs	r2, #13
 80028f0:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 80028f2:	4b10      	ldr	r3, [pc, #64]	@ (8002934 <MX_FDCAN2_Init+0x88>)
 80028f4:	2201      	movs	r2, #1
 80028f6:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 4;
 80028f8:	4b0e      	ldr	r3, [pc, #56]	@ (8002934 <MX_FDCAN2_Init+0x88>)
 80028fa:	2204      	movs	r2, #4
 80028fc:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 5;
 80028fe:	4b0d      	ldr	r3, [pc, #52]	@ (8002934 <MX_FDCAN2_Init+0x88>)
 8002900:	2205      	movs	r2, #5
 8002902:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 4;
 8002904:	4b0b      	ldr	r3, [pc, #44]	@ (8002934 <MX_FDCAN2_Init+0x88>)
 8002906:	2204      	movs	r2, #4
 8002908:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.StdFiltersNbr = 1;
 800290a:	4b0a      	ldr	r3, [pc, #40]	@ (8002934 <MX_FDCAN2_Init+0x88>)
 800290c:	2201      	movs	r2, #1
 800290e:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.ExtFiltersNbr = 0;
 8002910:	4b08      	ldr	r3, [pc, #32]	@ (8002934 <MX_FDCAN2_Init+0x88>)
 8002912:	2200      	movs	r2, #0
 8002914:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8002916:	4b07      	ldr	r3, [pc, #28]	@ (8002934 <MX_FDCAN2_Init+0x88>)
 8002918:	2200      	movs	r2, #0
 800291a:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 800291c:	4b05      	ldr	r3, [pc, #20]	@ (8002934 <MX_FDCAN2_Init+0x88>)
 800291e:	0018      	movs	r0, r3
 8002920:	f000 fe7c 	bl	800361c <HAL_FDCAN_Init>
 8002924:	1e03      	subs	r3, r0, #0
 8002926:	d001      	beq.n	800292c <MX_FDCAN2_Init+0x80>
  {
    Error_Handler();
 8002928:	f000 fa08 	bl	8002d3c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 800292c:	46c0      	nop			@ (mov r8, r8)
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}
 8002932:	46c0      	nop			@ (mov r8, r8)
 8002934:	200003f4 	.word	0x200003f4
 8002938:	40006800 	.word	0x40006800

0800293c <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8002940:	4b0b      	ldr	r3, [pc, #44]	@ (8002970 <MX_IWDG_Init+0x34>)
 8002942:	4a0c      	ldr	r2, [pc, #48]	@ (8002974 <MX_IWDG_Init+0x38>)
 8002944:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 8002946:	4b0a      	ldr	r3, [pc, #40]	@ (8002970 <MX_IWDG_Init+0x34>)
 8002948:	2200      	movs	r2, #0
 800294a:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 800294c:	4b08      	ldr	r3, [pc, #32]	@ (8002970 <MX_IWDG_Init+0x34>)
 800294e:	4a0a      	ldr	r2, [pc, #40]	@ (8002978 <MX_IWDG_Init+0x3c>)
 8002950:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 1599;
 8002952:	4b07      	ldr	r3, [pc, #28]	@ (8002970 <MX_IWDG_Init+0x34>)
 8002954:	4a09      	ldr	r2, [pc, #36]	@ (800297c <MX_IWDG_Init+0x40>)
 8002956:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8002958:	4b05      	ldr	r3, [pc, #20]	@ (8002970 <MX_IWDG_Init+0x34>)
 800295a:	0018      	movs	r0, r3
 800295c:	f001 fe48 	bl	80045f0 <HAL_IWDG_Init>
 8002960:	1e03      	subs	r3, r0, #0
 8002962:	d001      	beq.n	8002968 <MX_IWDG_Init+0x2c>
  {
    Error_Handler();
 8002964:	f000 f9ea 	bl	8002d3c <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8002968:	46c0      	nop			@ (mov r8, r8)
 800296a:	46bd      	mov	sp, r7
 800296c:	bd80      	pop	{r7, pc}
 800296e:	46c0      	nop			@ (mov r8, r8)
 8002970:	20000458 	.word	0x20000458
 8002974:	40003000 	.word	0x40003000
 8002978:	00000fff 	.word	0x00000fff
 800297c:	0000063f 	.word	0x0000063f

08002980 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b084      	sub	sp, #16
 8002984:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002986:	1d3b      	adds	r3, r7, #4
 8002988:	0018      	movs	r0, r3
 800298a:	230c      	movs	r3, #12
 800298c:	001a      	movs	r2, r3
 800298e:	2100      	movs	r1, #0
 8002990:	f005 fcdc 	bl	800834c <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002994:	4b15      	ldr	r3, [pc, #84]	@ (80029ec <MX_TIM6_Init+0x6c>)
 8002996:	4a16      	ldr	r2, [pc, #88]	@ (80029f0 <MX_TIM6_Init+0x70>)
 8002998:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 800299a:	4b14      	ldr	r3, [pc, #80]	@ (80029ec <MX_TIM6_Init+0x6c>)
 800299c:	2200      	movs	r2, #0
 800299e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029a0:	4b12      	ldr	r3, [pc, #72]	@ (80029ec <MX_TIM6_Init+0x6c>)
 80029a2:	2200      	movs	r2, #0
 80029a4:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 80029a6:	4b11      	ldr	r3, [pc, #68]	@ (80029ec <MX_TIM6_Init+0x6c>)
 80029a8:	4a12      	ldr	r2, [pc, #72]	@ (80029f4 <MX_TIM6_Init+0x74>)
 80029aa:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029ac:	4b0f      	ldr	r3, [pc, #60]	@ (80029ec <MX_TIM6_Init+0x6c>)
 80029ae:	2200      	movs	r2, #0
 80029b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80029b2:	4b0e      	ldr	r3, [pc, #56]	@ (80029ec <MX_TIM6_Init+0x6c>)
 80029b4:	0018      	movs	r0, r3
 80029b6:	f002 fe73 	bl	80056a0 <HAL_TIM_Base_Init>
 80029ba:	1e03      	subs	r3, r0, #0
 80029bc:	d001      	beq.n	80029c2 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 80029be:	f000 f9bd 	bl	8002d3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029c2:	1d3b      	adds	r3, r7, #4
 80029c4:	2200      	movs	r2, #0
 80029c6:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029c8:	1d3b      	adds	r3, r7, #4
 80029ca:	2200      	movs	r2, #0
 80029cc:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80029ce:	1d3a      	adds	r2, r7, #4
 80029d0:	4b06      	ldr	r3, [pc, #24]	@ (80029ec <MX_TIM6_Init+0x6c>)
 80029d2:	0011      	movs	r1, r2
 80029d4:	0018      	movs	r0, r3
 80029d6:	f003 f965 	bl	8005ca4 <HAL_TIMEx_MasterConfigSynchronization>
 80029da:	1e03      	subs	r3, r0, #0
 80029dc:	d001      	beq.n	80029e2 <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 80029de:	f000 f9ad 	bl	8002d3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80029e2:	46c0      	nop			@ (mov r8, r8)
 80029e4:	46bd      	mov	sp, r7
 80029e6:	b004      	add	sp, #16
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	46c0      	nop			@ (mov r8, r8)
 80029ec:	20000468 	.word	0x20000468
 80029f0:	40001000 	.word	0x40001000
 80029f4:	0000ffff 	.word	0x0000ffff

080029f8 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b084      	sub	sp, #16
 80029fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80029fe:	1d3b      	adds	r3, r7, #4
 8002a00:	0018      	movs	r0, r3
 8002a02:	230c      	movs	r3, #12
 8002a04:	001a      	movs	r2, r3
 8002a06:	2100      	movs	r1, #0
 8002a08:	f005 fca0 	bl	800834c <memset>

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002a0c:	4b15      	ldr	r3, [pc, #84]	@ (8002a64 <MX_TIM7_Init+0x6c>)
 8002a0e:	4a16      	ldr	r2, [pc, #88]	@ (8002a68 <MX_TIM7_Init+0x70>)
 8002a10:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 0;
 8002a12:	4b14      	ldr	r3, [pc, #80]	@ (8002a64 <MX_TIM7_Init+0x6c>)
 8002a14:	2200      	movs	r2, #0
 8002a16:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a18:	4b12      	ldr	r3, [pc, #72]	@ (8002a64 <MX_TIM7_Init+0x6c>)
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 5000-1;
 8002a1e:	4b11      	ldr	r3, [pc, #68]	@ (8002a64 <MX_TIM7_Init+0x6c>)
 8002a20:	4a12      	ldr	r2, [pc, #72]	@ (8002a6c <MX_TIM7_Init+0x74>)
 8002a22:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002a24:	4b0f      	ldr	r3, [pc, #60]	@ (8002a64 <MX_TIM7_Init+0x6c>)
 8002a26:	2280      	movs	r2, #128	@ 0x80
 8002a28:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002a2a:	4b0e      	ldr	r3, [pc, #56]	@ (8002a64 <MX_TIM7_Init+0x6c>)
 8002a2c:	0018      	movs	r0, r3
 8002a2e:	f002 fe37 	bl	80056a0 <HAL_TIM_Base_Init>
 8002a32:	1e03      	subs	r3, r0, #0
 8002a34:	d001      	beq.n	8002a3a <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 8002a36:	f000 f981 	bl	8002d3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a3a:	1d3b      	adds	r3, r7, #4
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a40:	1d3b      	adds	r3, r7, #4
 8002a42:	2200      	movs	r2, #0
 8002a44:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002a46:	1d3a      	adds	r2, r7, #4
 8002a48:	4b06      	ldr	r3, [pc, #24]	@ (8002a64 <MX_TIM7_Init+0x6c>)
 8002a4a:	0011      	movs	r1, r2
 8002a4c:	0018      	movs	r0, r3
 8002a4e:	f003 f929 	bl	8005ca4 <HAL_TIMEx_MasterConfigSynchronization>
 8002a52:	1e03      	subs	r3, r0, #0
 8002a54:	d001      	beq.n	8002a5a <MX_TIM7_Init+0x62>
  {
    Error_Handler();
 8002a56:	f000 f971 	bl	8002d3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002a5a:	46c0      	nop			@ (mov r8, r8)
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	b004      	add	sp, #16
 8002a60:	bd80      	pop	{r7, pc}
 8002a62:	46c0      	nop			@ (mov r8, r8)
 8002a64:	200004b4 	.word	0x200004b4
 8002a68:	40001400 	.word	0x40001400
 8002a6c:	00001387 	.word	0x00001387

08002a70 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8002a74:	4b0e      	ldr	r3, [pc, #56]	@ (8002ab0 <MX_TIM14_Init+0x40>)
 8002a76:	4a0f      	ldr	r2, [pc, #60]	@ (8002ab4 <MX_TIM14_Init+0x44>)
 8002a78:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 0;
 8002a7a:	4b0d      	ldr	r3, [pc, #52]	@ (8002ab0 <MX_TIM14_Init+0x40>)
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a80:	4b0b      	ldr	r3, [pc, #44]	@ (8002ab0 <MX_TIM14_Init+0x40>)
 8002a82:	2200      	movs	r2, #0
 8002a84:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 50000-1;
 8002a86:	4b0a      	ldr	r3, [pc, #40]	@ (8002ab0 <MX_TIM14_Init+0x40>)
 8002a88:	4a0b      	ldr	r2, [pc, #44]	@ (8002ab8 <MX_TIM14_Init+0x48>)
 8002a8a:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a8c:	4b08      	ldr	r3, [pc, #32]	@ (8002ab0 <MX_TIM14_Init+0x40>)
 8002a8e:	2200      	movs	r2, #0
 8002a90:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002a92:	4b07      	ldr	r3, [pc, #28]	@ (8002ab0 <MX_TIM14_Init+0x40>)
 8002a94:	2280      	movs	r2, #128	@ 0x80
 8002a96:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8002a98:	4b05      	ldr	r3, [pc, #20]	@ (8002ab0 <MX_TIM14_Init+0x40>)
 8002a9a:	0018      	movs	r0, r3
 8002a9c:	f002 fe00 	bl	80056a0 <HAL_TIM_Base_Init>
 8002aa0:	1e03      	subs	r3, r0, #0
 8002aa2:	d001      	beq.n	8002aa8 <MX_TIM14_Init+0x38>
  {
    Error_Handler();
 8002aa4:	f000 f94a 	bl	8002d3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8002aa8:	46c0      	nop			@ (mov r8, r8)
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bd80      	pop	{r7, pc}
 8002aae:	46c0      	nop			@ (mov r8, r8)
 8002ab0:	20000500 	.word	0x20000500
 8002ab4:	40002000 	.word	0x40002000
 8002ab8:	0000c34f 	.word	0x0000c34f

08002abc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002ac0:	4b23      	ldr	r3, [pc, #140]	@ (8002b50 <MX_USART1_UART_Init+0x94>)
 8002ac2:	4a24      	ldr	r2, [pc, #144]	@ (8002b54 <MX_USART1_UART_Init+0x98>)
 8002ac4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002ac6:	4b22      	ldr	r3, [pc, #136]	@ (8002b50 <MX_USART1_UART_Init+0x94>)
 8002ac8:	22e1      	movs	r2, #225	@ 0xe1
 8002aca:	0252      	lsls	r2, r2, #9
 8002acc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002ace:	4b20      	ldr	r3, [pc, #128]	@ (8002b50 <MX_USART1_UART_Init+0x94>)
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002ad4:	4b1e      	ldr	r3, [pc, #120]	@ (8002b50 <MX_USART1_UART_Init+0x94>)
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002ada:	4b1d      	ldr	r3, [pc, #116]	@ (8002b50 <MX_USART1_UART_Init+0x94>)
 8002adc:	2200      	movs	r2, #0
 8002ade:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002ae0:	4b1b      	ldr	r3, [pc, #108]	@ (8002b50 <MX_USART1_UART_Init+0x94>)
 8002ae2:	220c      	movs	r2, #12
 8002ae4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ae6:	4b1a      	ldr	r3, [pc, #104]	@ (8002b50 <MX_USART1_UART_Init+0x94>)
 8002ae8:	2200      	movs	r2, #0
 8002aea:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002aec:	4b18      	ldr	r3, [pc, #96]	@ (8002b50 <MX_USART1_UART_Init+0x94>)
 8002aee:	2200      	movs	r2, #0
 8002af0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002af2:	4b17      	ldr	r3, [pc, #92]	@ (8002b50 <MX_USART1_UART_Init+0x94>)
 8002af4:	2200      	movs	r2, #0
 8002af6:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002af8:	4b15      	ldr	r3, [pc, #84]	@ (8002b50 <MX_USART1_UART_Init+0x94>)
 8002afa:	2200      	movs	r2, #0
 8002afc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002afe:	4b14      	ldr	r3, [pc, #80]	@ (8002b50 <MX_USART1_UART_Init+0x94>)
 8002b00:	2200      	movs	r2, #0
 8002b02:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002b04:	4b12      	ldr	r3, [pc, #72]	@ (8002b50 <MX_USART1_UART_Init+0x94>)
 8002b06:	0018      	movs	r0, r3
 8002b08:	f003 f95a 	bl	8005dc0 <HAL_UART_Init>
 8002b0c:	1e03      	subs	r3, r0, #0
 8002b0e:	d001      	beq.n	8002b14 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002b10:	f000 f914 	bl	8002d3c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002b14:	4b0e      	ldr	r3, [pc, #56]	@ (8002b50 <MX_USART1_UART_Init+0x94>)
 8002b16:	2100      	movs	r1, #0
 8002b18:	0018      	movs	r0, r3
 8002b1a:	f005 fa63 	bl	8007fe4 <HAL_UARTEx_SetTxFifoThreshold>
 8002b1e:	1e03      	subs	r3, r0, #0
 8002b20:	d001      	beq.n	8002b26 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002b22:	f000 f90b 	bl	8002d3c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002b26:	4b0a      	ldr	r3, [pc, #40]	@ (8002b50 <MX_USART1_UART_Init+0x94>)
 8002b28:	2100      	movs	r1, #0
 8002b2a:	0018      	movs	r0, r3
 8002b2c:	f005 fa9a 	bl	8008064 <HAL_UARTEx_SetRxFifoThreshold>
 8002b30:	1e03      	subs	r3, r0, #0
 8002b32:	d001      	beq.n	8002b38 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002b34:	f000 f902 	bl	8002d3c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002b38:	4b05      	ldr	r3, [pc, #20]	@ (8002b50 <MX_USART1_UART_Init+0x94>)
 8002b3a:	0018      	movs	r0, r3
 8002b3c:	f005 fa18 	bl	8007f70 <HAL_UARTEx_DisableFifoMode>
 8002b40:	1e03      	subs	r3, r0, #0
 8002b42:	d001      	beq.n	8002b48 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002b44:	f000 f8fa 	bl	8002d3c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002b48:	46c0      	nop			@ (mov r8, r8)
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}
 8002b4e:	46c0      	nop			@ (mov r8, r8)
 8002b50:	2000054c 	.word	0x2000054c
 8002b54:	40013800 	.word	0x40013800

08002b58 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002b58:	b590      	push	{r4, r7, lr}
 8002b5a:	b08b      	sub	sp, #44	@ 0x2c
 8002b5c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b5e:	2414      	movs	r4, #20
 8002b60:	193b      	adds	r3, r7, r4
 8002b62:	0018      	movs	r0, r3
 8002b64:	2314      	movs	r3, #20
 8002b66:	001a      	movs	r2, r3
 8002b68:	2100      	movs	r1, #0
 8002b6a:	f005 fbef 	bl	800834c <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b6e:	4b6c      	ldr	r3, [pc, #432]	@ (8002d20 <MX_GPIO_Init+0x1c8>)
 8002b70:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b72:	4b6b      	ldr	r3, [pc, #428]	@ (8002d20 <MX_GPIO_Init+0x1c8>)
 8002b74:	2104      	movs	r1, #4
 8002b76:	430a      	orrs	r2, r1
 8002b78:	635a      	str	r2, [r3, #52]	@ 0x34
 8002b7a:	4b69      	ldr	r3, [pc, #420]	@ (8002d20 <MX_GPIO_Init+0x1c8>)
 8002b7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b7e:	2204      	movs	r2, #4
 8002b80:	4013      	ands	r3, r2
 8002b82:	613b      	str	r3, [r7, #16]
 8002b84:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002b86:	4b66      	ldr	r3, [pc, #408]	@ (8002d20 <MX_GPIO_Init+0x1c8>)
 8002b88:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b8a:	4b65      	ldr	r3, [pc, #404]	@ (8002d20 <MX_GPIO_Init+0x1c8>)
 8002b8c:	2120      	movs	r1, #32
 8002b8e:	430a      	orrs	r2, r1
 8002b90:	635a      	str	r2, [r3, #52]	@ 0x34
 8002b92:	4b63      	ldr	r3, [pc, #396]	@ (8002d20 <MX_GPIO_Init+0x1c8>)
 8002b94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b96:	2220      	movs	r2, #32
 8002b98:	4013      	ands	r3, r2
 8002b9a:	60fb      	str	r3, [r7, #12]
 8002b9c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b9e:	4b60      	ldr	r3, [pc, #384]	@ (8002d20 <MX_GPIO_Init+0x1c8>)
 8002ba0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002ba2:	4b5f      	ldr	r3, [pc, #380]	@ (8002d20 <MX_GPIO_Init+0x1c8>)
 8002ba4:	2101      	movs	r1, #1
 8002ba6:	430a      	orrs	r2, r1
 8002ba8:	635a      	str	r2, [r3, #52]	@ 0x34
 8002baa:	4b5d      	ldr	r3, [pc, #372]	@ (8002d20 <MX_GPIO_Init+0x1c8>)
 8002bac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bae:	2201      	movs	r2, #1
 8002bb0:	4013      	ands	r3, r2
 8002bb2:	60bb      	str	r3, [r7, #8]
 8002bb4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bb6:	4b5a      	ldr	r3, [pc, #360]	@ (8002d20 <MX_GPIO_Init+0x1c8>)
 8002bb8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002bba:	4b59      	ldr	r3, [pc, #356]	@ (8002d20 <MX_GPIO_Init+0x1c8>)
 8002bbc:	2102      	movs	r1, #2
 8002bbe:	430a      	orrs	r2, r1
 8002bc0:	635a      	str	r2, [r3, #52]	@ 0x34
 8002bc2:	4b57      	ldr	r3, [pc, #348]	@ (8002d20 <MX_GPIO_Init+0x1c8>)
 8002bc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bc6:	2202      	movs	r2, #2
 8002bc8:	4013      	ands	r3, r2
 8002bca:	607b      	str	r3, [r7, #4]
 8002bcc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002bce:	4b54      	ldr	r3, [pc, #336]	@ (8002d20 <MX_GPIO_Init+0x1c8>)
 8002bd0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002bd2:	4b53      	ldr	r3, [pc, #332]	@ (8002d20 <MX_GPIO_Init+0x1c8>)
 8002bd4:	2108      	movs	r1, #8
 8002bd6:	430a      	orrs	r2, r1
 8002bd8:	635a      	str	r2, [r3, #52]	@ 0x34
 8002bda:	4b51      	ldr	r3, [pc, #324]	@ (8002d20 <MX_GPIO_Init+0x1c8>)
 8002bdc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bde:	2208      	movs	r2, #8
 8002be0:	4013      	ands	r3, r2
 8002be2:	603b      	str	r3, [r7, #0]
 8002be4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED1_Pin|B10_Pin|G10_Pin|R10_Pin
 8002be6:	494f      	ldr	r1, [pc, #316]	@ (8002d24 <MX_GPIO_Init+0x1cc>)
 8002be8:	23a0      	movs	r3, #160	@ 0xa0
 8002bea:	05db      	lsls	r3, r3, #23
 8002bec:	2200      	movs	r2, #0
 8002bee:	0018      	movs	r0, r3
 8002bf0:	f001 fcc5 	bl	800457e <HAL_GPIO_WritePin>
                          |B9_Pin|G9_Pin|R9_Pin|G6_Pin
                          |G5_Pin|R5_Pin|B4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, B8_Pin|G8_Pin|R8_Pin|B7_Pin
 8002bf4:	494c      	ldr	r1, [pc, #304]	@ (8002d28 <MX_GPIO_Init+0x1d0>)
 8002bf6:	4b4d      	ldr	r3, [pc, #308]	@ (8002d2c <MX_GPIO_Init+0x1d4>)
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	0018      	movs	r0, r3
 8002bfc:	f001 fcbf 	bl	800457e <HAL_GPIO_WritePin>
                          |G7_Pin|R7_Pin|B6_Pin|R3_Pin
                          |B2_Pin|G2_Pin|R2_Pin|B1_Pin
                          |G1_Pin|R1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, R6_Pin|B5_Pin, GPIO_PIN_RESET);
 8002c00:	4b4b      	ldr	r3, [pc, #300]	@ (8002d30 <MX_GPIO_Init+0x1d8>)
 8002c02:	2200      	movs	r2, #0
 8002c04:	21c0      	movs	r1, #192	@ 0xc0
 8002c06:	0018      	movs	r0, r3
 8002c08:	f001 fcb9 	bl	800457e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, G4_Pin|R4_Pin|B3_Pin|G3_Pin, GPIO_PIN_RESET);
 8002c0c:	4b49      	ldr	r3, [pc, #292]	@ (8002d34 <MX_GPIO_Init+0x1dc>)
 8002c0e:	2200      	movs	r2, #0
 8002c10:	210f      	movs	r1, #15
 8002c12:	0018      	movs	r0, r3
 8002c14:	f001 fcb3 	bl	800457e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DIP_SW1_Pin DIP_SW2_Pin DIP_SW3_Pin */
  GPIO_InitStruct.Pin = DIP_SW1_Pin|DIP_SW2_Pin|DIP_SW3_Pin;
 8002c18:	193b      	adds	r3, r7, r4
 8002c1a:	22e0      	movs	r2, #224	@ 0xe0
 8002c1c:	0212      	lsls	r2, r2, #8
 8002c1e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c20:	193b      	adds	r3, r7, r4
 8002c22:	2200      	movs	r2, #0
 8002c24:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c26:	193b      	adds	r3, r7, r4
 8002c28:	2200      	movs	r2, #0
 8002c2a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c2c:	193b      	adds	r3, r7, r4
 8002c2e:	4a40      	ldr	r2, [pc, #256]	@ (8002d30 <MX_GPIO_Init+0x1d8>)
 8002c30:	0019      	movs	r1, r3
 8002c32:	0010      	movs	r0, r2
 8002c34:	f001 fb1a 	bl	800426c <HAL_GPIO_Init>

  /*Configure GPIO pin : PF2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002c38:	193b      	adds	r3, r7, r4
 8002c3a:	2204      	movs	r2, #4
 8002c3c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c3e:	193b      	adds	r3, r7, r4
 8002c40:	2202      	movs	r2, #2
 8002c42:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c44:	193b      	adds	r3, r7, r4
 8002c46:	2200      	movs	r2, #0
 8002c48:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c4a:	193b      	adds	r3, r7, r4
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002c50:	193b      	adds	r3, r7, r4
 8002c52:	2200      	movs	r2, #0
 8002c54:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002c56:	193b      	adds	r3, r7, r4
 8002c58:	4a37      	ldr	r2, [pc, #220]	@ (8002d38 <MX_GPIO_Init+0x1e0>)
 8002c5a:	0019      	movs	r1, r3
 8002c5c:	0010      	movs	r0, r2
 8002c5e:	f001 fb05 	bl	800426c <HAL_GPIO_Init>

  /*Configure GPIO pin : DIP_SW4_Pin */
  GPIO_InitStruct.Pin = DIP_SW4_Pin;
 8002c62:	193b      	adds	r3, r7, r4
 8002c64:	2201      	movs	r2, #1
 8002c66:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c68:	193b      	adds	r3, r7, r4
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c6e:	193b      	adds	r3, r7, r4
 8002c70:	2200      	movs	r2, #0
 8002c72:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(DIP_SW4_GPIO_Port, &GPIO_InitStruct);
 8002c74:	193a      	adds	r2, r7, r4
 8002c76:	23a0      	movs	r3, #160	@ 0xa0
 8002c78:	05db      	lsls	r3, r3, #23
 8002c7a:	0011      	movs	r1, r2
 8002c7c:	0018      	movs	r0, r3
 8002c7e:	f001 faf5 	bl	800426c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED1_Pin B10_Pin G10_Pin R10_Pin
                           B9_Pin G9_Pin R9_Pin G6_Pin
                           G5_Pin R5_Pin B4_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|B10_Pin|G10_Pin|R10_Pin
 8002c82:	193b      	adds	r3, r7, r4
 8002c84:	4a27      	ldr	r2, [pc, #156]	@ (8002d24 <MX_GPIO_Init+0x1cc>)
 8002c86:	601a      	str	r2, [r3, #0]
                          |B9_Pin|G9_Pin|R9_Pin|G6_Pin
                          |G5_Pin|R5_Pin|B4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c88:	193b      	adds	r3, r7, r4
 8002c8a:	2201      	movs	r2, #1
 8002c8c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c8e:	193b      	adds	r3, r7, r4
 8002c90:	2200      	movs	r2, #0
 8002c92:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c94:	193b      	adds	r3, r7, r4
 8002c96:	2200      	movs	r2, #0
 8002c98:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c9a:	193a      	adds	r2, r7, r4
 8002c9c:	23a0      	movs	r3, #160	@ 0xa0
 8002c9e:	05db      	lsls	r3, r3, #23
 8002ca0:	0011      	movs	r1, r2
 8002ca2:	0018      	movs	r0, r3
 8002ca4:	f001 fae2 	bl	800426c <HAL_GPIO_Init>

  /*Configure GPIO pins : B8_Pin G8_Pin R8_Pin B7_Pin
                           G7_Pin R7_Pin B6_Pin R3_Pin
                           B2_Pin G2_Pin R2_Pin B1_Pin
                           G1_Pin R1_Pin */
  GPIO_InitStruct.Pin = B8_Pin|G8_Pin|R8_Pin|B7_Pin
 8002ca8:	193b      	adds	r3, r7, r4
 8002caa:	4a1f      	ldr	r2, [pc, #124]	@ (8002d28 <MX_GPIO_Init+0x1d0>)
 8002cac:	601a      	str	r2, [r3, #0]
                          |G7_Pin|R7_Pin|B6_Pin|R3_Pin
                          |B2_Pin|G2_Pin|R2_Pin|B1_Pin
                          |G1_Pin|R1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002cae:	193b      	adds	r3, r7, r4
 8002cb0:	2201      	movs	r2, #1
 8002cb2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cb4:	193b      	adds	r3, r7, r4
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cba:	193b      	adds	r3, r7, r4
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cc0:	193b      	adds	r3, r7, r4
 8002cc2:	4a1a      	ldr	r2, [pc, #104]	@ (8002d2c <MX_GPIO_Init+0x1d4>)
 8002cc4:	0019      	movs	r1, r3
 8002cc6:	0010      	movs	r0, r2
 8002cc8:	f001 fad0 	bl	800426c <HAL_GPIO_Init>

  /*Configure GPIO pins : R6_Pin B5_Pin */
  GPIO_InitStruct.Pin = R6_Pin|B5_Pin;
 8002ccc:	193b      	adds	r3, r7, r4
 8002cce:	22c0      	movs	r2, #192	@ 0xc0
 8002cd0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002cd2:	193b      	adds	r3, r7, r4
 8002cd4:	2201      	movs	r2, #1
 8002cd6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cd8:	193b      	adds	r3, r7, r4
 8002cda:	2200      	movs	r2, #0
 8002cdc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cde:	193b      	adds	r3, r7, r4
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ce4:	193b      	adds	r3, r7, r4
 8002ce6:	4a12      	ldr	r2, [pc, #72]	@ (8002d30 <MX_GPIO_Init+0x1d8>)
 8002ce8:	0019      	movs	r1, r3
 8002cea:	0010      	movs	r0, r2
 8002cec:	f001 fabe 	bl	800426c <HAL_GPIO_Init>

  /*Configure GPIO pins : G4_Pin R4_Pin B3_Pin G3_Pin */
  GPIO_InitStruct.Pin = G4_Pin|R4_Pin|B3_Pin|G3_Pin;
 8002cf0:	0021      	movs	r1, r4
 8002cf2:	187b      	adds	r3, r7, r1
 8002cf4:	220f      	movs	r2, #15
 8002cf6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002cf8:	187b      	adds	r3, r7, r1
 8002cfa:	2201      	movs	r2, #1
 8002cfc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cfe:	187b      	adds	r3, r7, r1
 8002d00:	2200      	movs	r2, #0
 8002d02:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d04:	187b      	adds	r3, r7, r1
 8002d06:	2200      	movs	r2, #0
 8002d08:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002d0a:	187b      	adds	r3, r7, r1
 8002d0c:	4a09      	ldr	r2, [pc, #36]	@ (8002d34 <MX_GPIO_Init+0x1dc>)
 8002d0e:	0019      	movs	r1, r3
 8002d10:	0010      	movs	r0, r2
 8002d12:	f001 faab 	bl	800426c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002d16:	46c0      	nop			@ (mov r8, r8)
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	b00b      	add	sp, #44	@ 0x2c
 8002d1c:	bd90      	pop	{r4, r7, pc}
 8002d1e:	46c0      	nop			@ (mov r8, r8)
 8002d20:	40021000 	.word	0x40021000
 8002d24:	000099fe 	.word	0x000099fe
 8002d28:	0000fffc 	.word	0x0000fffc
 8002d2c:	50000400 	.word	0x50000400
 8002d30:	50000800 	.word	0x50000800
 8002d34:	50000c00 	.word	0x50000c00
 8002d38:	50001400 	.word	0x50001400

08002d3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002d40:	b672      	cpsid	i
}
 8002d42:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002d44:	46c0      	nop			@ (mov r8, r8)
 8002d46:	e7fd      	b.n	8002d44 <Error_Handler+0x8>

08002d48 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b082      	sub	sp, #8
 8002d4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d4e:	4b11      	ldr	r3, [pc, #68]	@ (8002d94 <HAL_MspInit+0x4c>)
 8002d50:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002d52:	4b10      	ldr	r3, [pc, #64]	@ (8002d94 <HAL_MspInit+0x4c>)
 8002d54:	2101      	movs	r1, #1
 8002d56:	430a      	orrs	r2, r1
 8002d58:	641a      	str	r2, [r3, #64]	@ 0x40
 8002d5a:	4b0e      	ldr	r3, [pc, #56]	@ (8002d94 <HAL_MspInit+0x4c>)
 8002d5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d5e:	2201      	movs	r2, #1
 8002d60:	4013      	ands	r3, r2
 8002d62:	607b      	str	r3, [r7, #4]
 8002d64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d66:	4b0b      	ldr	r3, [pc, #44]	@ (8002d94 <HAL_MspInit+0x4c>)
 8002d68:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002d6a:	4b0a      	ldr	r3, [pc, #40]	@ (8002d94 <HAL_MspInit+0x4c>)
 8002d6c:	2180      	movs	r1, #128	@ 0x80
 8002d6e:	0549      	lsls	r1, r1, #21
 8002d70:	430a      	orrs	r2, r1
 8002d72:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002d74:	4b07      	ldr	r3, [pc, #28]	@ (8002d94 <HAL_MspInit+0x4c>)
 8002d76:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002d78:	2380      	movs	r3, #128	@ 0x80
 8002d7a:	055b      	lsls	r3, r3, #21
 8002d7c:	4013      	ands	r3, r2
 8002d7e:	603b      	str	r3, [r7, #0]
 8002d80:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8002d82:	23c0      	movs	r3, #192	@ 0xc0
 8002d84:	00db      	lsls	r3, r3, #3
 8002d86:	0018      	movs	r0, r3
 8002d88:	f000 fa8c 	bl	80032a4 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d8c:	46c0      	nop			@ (mov r8, r8)
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	b002      	add	sp, #8
 8002d92:	bd80      	pop	{r7, pc}
 8002d94:	40021000 	.word	0x40021000

08002d98 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8002d98:	b590      	push	{r4, r7, lr}
 8002d9a:	b09d      	sub	sp, #116	@ 0x74
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002da0:	235c      	movs	r3, #92	@ 0x5c
 8002da2:	18fb      	adds	r3, r7, r3
 8002da4:	0018      	movs	r0, r3
 8002da6:	2314      	movs	r3, #20
 8002da8:	001a      	movs	r2, r3
 8002daa:	2100      	movs	r1, #0
 8002dac:	f005 face 	bl	800834c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002db0:	2410      	movs	r4, #16
 8002db2:	193b      	adds	r3, r7, r4
 8002db4:	0018      	movs	r0, r3
 8002db6:	234c      	movs	r3, #76	@ 0x4c
 8002db8:	001a      	movs	r2, r3
 8002dba:	2100      	movs	r1, #0
 8002dbc:	f005 fac6 	bl	800834c <memset>
  if(hfdcan->Instance==FDCAN2)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4a2a      	ldr	r2, [pc, #168]	@ (8002e70 <HAL_FDCAN_MspInit+0xd8>)
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d14e      	bne.n	8002e68 <HAL_FDCAN_MspInit+0xd0>

  /* USER CODE END FDCAN2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8002dca:	193b      	adds	r3, r7, r4
 8002dcc:	2280      	movs	r2, #128	@ 0x80
 8002dce:	0492      	lsls	r2, r2, #18
 8002dd0:	601a      	str	r2, [r3, #0]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8002dd2:	193b      	adds	r3, r7, r4
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	649a      	str	r2, [r3, #72]	@ 0x48

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002dd8:	193b      	adds	r3, r7, r4
 8002dda:	0018      	movs	r0, r3
 8002ddc:	f002 fa24 	bl	8005228 <HAL_RCCEx_PeriphCLKConfig>
 8002de0:	1e03      	subs	r3, r0, #0
 8002de2:	d001      	beq.n	8002de8 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8002de4:	f7ff ffaa 	bl	8002d3c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8002de8:	4b22      	ldr	r3, [pc, #136]	@ (8002e74 <HAL_FDCAN_MspInit+0xdc>)
 8002dea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002dec:	4b21      	ldr	r3, [pc, #132]	@ (8002e74 <HAL_FDCAN_MspInit+0xdc>)
 8002dee:	2180      	movs	r1, #128	@ 0x80
 8002df0:	0149      	lsls	r1, r1, #5
 8002df2:	430a      	orrs	r2, r1
 8002df4:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002df6:	4b1f      	ldr	r3, [pc, #124]	@ (8002e74 <HAL_FDCAN_MspInit+0xdc>)
 8002df8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002dfa:	2380      	movs	r3, #128	@ 0x80
 8002dfc:	015b      	lsls	r3, r3, #5
 8002dfe:	4013      	ands	r3, r2
 8002e00:	60fb      	str	r3, [r7, #12]
 8002e02:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e04:	4b1b      	ldr	r3, [pc, #108]	@ (8002e74 <HAL_FDCAN_MspInit+0xdc>)
 8002e06:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002e08:	4b1a      	ldr	r3, [pc, #104]	@ (8002e74 <HAL_FDCAN_MspInit+0xdc>)
 8002e0a:	2102      	movs	r1, #2
 8002e0c:	430a      	orrs	r2, r1
 8002e0e:	635a      	str	r2, [r3, #52]	@ 0x34
 8002e10:	4b18      	ldr	r3, [pc, #96]	@ (8002e74 <HAL_FDCAN_MspInit+0xdc>)
 8002e12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e14:	2202      	movs	r2, #2
 8002e16:	4013      	ands	r3, r2
 8002e18:	60bb      	str	r3, [r7, #8]
 8002e1a:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN2 GPIO Configuration
    PB0     ------> FDCAN2_RX
    PB1     ------> FDCAN2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002e1c:	215c      	movs	r1, #92	@ 0x5c
 8002e1e:	187b      	adds	r3, r7, r1
 8002e20:	2203      	movs	r2, #3
 8002e22:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e24:	187b      	adds	r3, r7, r1
 8002e26:	2202      	movs	r2, #2
 8002e28:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e2a:	187b      	adds	r3, r7, r1
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e30:	187b      	adds	r3, r7, r1
 8002e32:	2200      	movs	r2, #0
 8002e34:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_FDCAN2;
 8002e36:	187b      	adds	r3, r7, r1
 8002e38:	2203      	movs	r2, #3
 8002e3a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e3c:	187b      	adds	r3, r7, r1
 8002e3e:	4a0e      	ldr	r2, [pc, #56]	@ (8002e78 <HAL_FDCAN_MspInit+0xe0>)
 8002e40:	0019      	movs	r1, r3
 8002e42:	0010      	movs	r0, r2
 8002e44:	f001 fa12 	bl	800426c <HAL_GPIO_Init>

    /* FDCAN2 interrupt Init */
    HAL_NVIC_SetPriority(TIM16_FDCAN_IT0_IRQn, 2, 0);
 8002e48:	2200      	movs	r2, #0
 8002e4a:	2102      	movs	r1, #2
 8002e4c:	2015      	movs	r0, #21
 8002e4e:	f000 faeb 	bl	8003428 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_FDCAN_IT0_IRQn);
 8002e52:	2015      	movs	r0, #21
 8002e54:	f000 fafd 	bl	8003452 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM17_FDCAN_IT1_IRQn, 2, 0);
 8002e58:	2200      	movs	r2, #0
 8002e5a:	2102      	movs	r1, #2
 8002e5c:	2016      	movs	r0, #22
 8002e5e:	f000 fae3 	bl	8003428 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_FDCAN_IT1_IRQn);
 8002e62:	2016      	movs	r0, #22
 8002e64:	f000 faf5 	bl	8003452 <HAL_NVIC_EnableIRQ>

  /* USER CODE END FDCAN2_MspInit 1 */

  }

}
 8002e68:	46c0      	nop			@ (mov r8, r8)
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	b01d      	add	sp, #116	@ 0x74
 8002e6e:	bd90      	pop	{r4, r7, pc}
 8002e70:	40006800 	.word	0x40006800
 8002e74:	40021000 	.word	0x40021000
 8002e78:	50000400 	.word	0x50000400

08002e7c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b086      	sub	sp, #24
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a24      	ldr	r2, [pc, #144]	@ (8002f1c <HAL_TIM_Base_MspInit+0xa0>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d10c      	bne.n	8002ea8 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002e8e:	4b24      	ldr	r3, [pc, #144]	@ (8002f20 <HAL_TIM_Base_MspInit+0xa4>)
 8002e90:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002e92:	4b23      	ldr	r3, [pc, #140]	@ (8002f20 <HAL_TIM_Base_MspInit+0xa4>)
 8002e94:	2110      	movs	r1, #16
 8002e96:	430a      	orrs	r2, r1
 8002e98:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002e9a:	4b21      	ldr	r3, [pc, #132]	@ (8002f20 <HAL_TIM_Base_MspInit+0xa4>)
 8002e9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e9e:	2210      	movs	r2, #16
 8002ea0:	4013      	ands	r3, r2
 8002ea2:	617b      	str	r3, [r7, #20]
 8002ea4:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8002ea6:	e034      	b.n	8002f12 <HAL_TIM_Base_MspInit+0x96>
  else if(htim_base->Instance==TIM7)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	4a1d      	ldr	r2, [pc, #116]	@ (8002f24 <HAL_TIM_Base_MspInit+0xa8>)
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	d114      	bne.n	8002edc <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002eb2:	4b1b      	ldr	r3, [pc, #108]	@ (8002f20 <HAL_TIM_Base_MspInit+0xa4>)
 8002eb4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002eb6:	4b1a      	ldr	r3, [pc, #104]	@ (8002f20 <HAL_TIM_Base_MspInit+0xa4>)
 8002eb8:	2120      	movs	r1, #32
 8002eba:	430a      	orrs	r2, r1
 8002ebc:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002ebe:	4b18      	ldr	r3, [pc, #96]	@ (8002f20 <HAL_TIM_Base_MspInit+0xa4>)
 8002ec0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ec2:	2220      	movs	r2, #32
 8002ec4:	4013      	ands	r3, r2
 8002ec6:	613b      	str	r3, [r7, #16]
 8002ec8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_LPTIM2_IRQn, 0, 0);
 8002eca:	2200      	movs	r2, #0
 8002ecc:	2100      	movs	r1, #0
 8002ece:	2012      	movs	r0, #18
 8002ed0:	f000 faaa 	bl	8003428 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_LPTIM2_IRQn);
 8002ed4:	2012      	movs	r0, #18
 8002ed6:	f000 fabc 	bl	8003452 <HAL_NVIC_EnableIRQ>
}
 8002eda:	e01a      	b.n	8002f12 <HAL_TIM_Base_MspInit+0x96>
  else if(htim_base->Instance==TIM14)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a11      	ldr	r2, [pc, #68]	@ (8002f28 <HAL_TIM_Base_MspInit+0xac>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d115      	bne.n	8002f12 <HAL_TIM_Base_MspInit+0x96>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8002ee6:	4b0e      	ldr	r3, [pc, #56]	@ (8002f20 <HAL_TIM_Base_MspInit+0xa4>)
 8002ee8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002eea:	4b0d      	ldr	r3, [pc, #52]	@ (8002f20 <HAL_TIM_Base_MspInit+0xa4>)
 8002eec:	2180      	movs	r1, #128	@ 0x80
 8002eee:	0209      	lsls	r1, r1, #8
 8002ef0:	430a      	orrs	r2, r1
 8002ef2:	641a      	str	r2, [r3, #64]	@ 0x40
 8002ef4:	4b0a      	ldr	r3, [pc, #40]	@ (8002f20 <HAL_TIM_Base_MspInit+0xa4>)
 8002ef6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002ef8:	2380      	movs	r3, #128	@ 0x80
 8002efa:	021b      	lsls	r3, r3, #8
 8002efc:	4013      	ands	r3, r2
 8002efe:	60fb      	str	r3, [r7, #12]
 8002f00:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM14_IRQn, 1, 0);
 8002f02:	2200      	movs	r2, #0
 8002f04:	2101      	movs	r1, #1
 8002f06:	2013      	movs	r0, #19
 8002f08:	f000 fa8e 	bl	8003428 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8002f0c:	2013      	movs	r0, #19
 8002f0e:	f000 faa0 	bl	8003452 <HAL_NVIC_EnableIRQ>
}
 8002f12:	46c0      	nop			@ (mov r8, r8)
 8002f14:	46bd      	mov	sp, r7
 8002f16:	b006      	add	sp, #24
 8002f18:	bd80      	pop	{r7, pc}
 8002f1a:	46c0      	nop			@ (mov r8, r8)
 8002f1c:	40001000 	.word	0x40001000
 8002f20:	40021000 	.word	0x40021000
 8002f24:	40001400 	.word	0x40001400
 8002f28:	40002000 	.word	0x40002000

08002f2c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002f2c:	b590      	push	{r4, r7, lr}
 8002f2e:	b09d      	sub	sp, #116	@ 0x74
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f34:	235c      	movs	r3, #92	@ 0x5c
 8002f36:	18fb      	adds	r3, r7, r3
 8002f38:	0018      	movs	r0, r3
 8002f3a:	2314      	movs	r3, #20
 8002f3c:	001a      	movs	r2, r3
 8002f3e:	2100      	movs	r1, #0
 8002f40:	f005 fa04 	bl	800834c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002f44:	2410      	movs	r4, #16
 8002f46:	193b      	adds	r3, r7, r4
 8002f48:	0018      	movs	r0, r3
 8002f4a:	234c      	movs	r3, #76	@ 0x4c
 8002f4c:	001a      	movs	r2, r3
 8002f4e:	2100      	movs	r1, #0
 8002f50:	f005 f9fc 	bl	800834c <memset>
  if(huart->Instance==USART1)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a27      	ldr	r2, [pc, #156]	@ (8002ff8 <HAL_UART_MspInit+0xcc>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d147      	bne.n	8002fee <HAL_UART_MspInit+0xc2>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002f5e:	193b      	adds	r3, r7, r4
 8002f60:	2201      	movs	r2, #1
 8002f62:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8002f64:	193b      	adds	r3, r7, r4
 8002f66:	2200      	movs	r2, #0
 8002f68:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002f6a:	193b      	adds	r3, r7, r4
 8002f6c:	0018      	movs	r0, r3
 8002f6e:	f002 f95b 	bl	8005228 <HAL_RCCEx_PeriphCLKConfig>
 8002f72:	1e03      	subs	r3, r0, #0
 8002f74:	d001      	beq.n	8002f7a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002f76:	f7ff fee1 	bl	8002d3c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002f7a:	4b20      	ldr	r3, [pc, #128]	@ (8002ffc <HAL_UART_MspInit+0xd0>)
 8002f7c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002f7e:	4b1f      	ldr	r3, [pc, #124]	@ (8002ffc <HAL_UART_MspInit+0xd0>)
 8002f80:	2180      	movs	r1, #128	@ 0x80
 8002f82:	01c9      	lsls	r1, r1, #7
 8002f84:	430a      	orrs	r2, r1
 8002f86:	641a      	str	r2, [r3, #64]	@ 0x40
 8002f88:	4b1c      	ldr	r3, [pc, #112]	@ (8002ffc <HAL_UART_MspInit+0xd0>)
 8002f8a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002f8c:	2380      	movs	r3, #128	@ 0x80
 8002f8e:	01db      	lsls	r3, r3, #7
 8002f90:	4013      	ands	r3, r2
 8002f92:	60fb      	str	r3, [r7, #12]
 8002f94:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f96:	4b19      	ldr	r3, [pc, #100]	@ (8002ffc <HAL_UART_MspInit+0xd0>)
 8002f98:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002f9a:	4b18      	ldr	r3, [pc, #96]	@ (8002ffc <HAL_UART_MspInit+0xd0>)
 8002f9c:	2101      	movs	r1, #1
 8002f9e:	430a      	orrs	r2, r1
 8002fa0:	635a      	str	r2, [r3, #52]	@ 0x34
 8002fa2:	4b16      	ldr	r3, [pc, #88]	@ (8002ffc <HAL_UART_MspInit+0xd0>)
 8002fa4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002fa6:	2201      	movs	r2, #1
 8002fa8:	4013      	ands	r3, r2
 8002faa:	60bb      	str	r3, [r7, #8]
 8002fac:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002fae:	215c      	movs	r1, #92	@ 0x5c
 8002fb0:	187b      	adds	r3, r7, r1
 8002fb2:	22c0      	movs	r2, #192	@ 0xc0
 8002fb4:	00d2      	lsls	r2, r2, #3
 8002fb6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fb8:	187b      	adds	r3, r7, r1
 8002fba:	2202      	movs	r2, #2
 8002fbc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fbe:	187b      	adds	r3, r7, r1
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fc4:	187b      	adds	r3, r7, r1
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8002fca:	187b      	adds	r3, r7, r1
 8002fcc:	2201      	movs	r2, #1
 8002fce:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fd0:	187a      	adds	r2, r7, r1
 8002fd2:	23a0      	movs	r3, #160	@ 0xa0
 8002fd4:	05db      	lsls	r3, r3, #23
 8002fd6:	0011      	movs	r1, r2
 8002fd8:	0018      	movs	r0, r3
 8002fda:	f001 f947 	bl	800426c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 2, 0);
 8002fde:	2200      	movs	r2, #0
 8002fe0:	2102      	movs	r1, #2
 8002fe2:	201b      	movs	r0, #27
 8002fe4:	f000 fa20 	bl	8003428 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002fe8:	201b      	movs	r0, #27
 8002fea:	f000 fa32 	bl	8003452 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8002fee:	46c0      	nop			@ (mov r8, r8)
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	b01d      	add	sp, #116	@ 0x74
 8002ff4:	bd90      	pop	{r4, r7, pc}
 8002ff6:	46c0      	nop			@ (mov r8, r8)
 8002ff8:	40013800 	.word	0x40013800
 8002ffc:	40021000 	.word	0x40021000

08003000 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003004:	46c0      	nop			@ (mov r8, r8)
 8003006:	e7fd      	b.n	8003004 <NMI_Handler+0x4>

08003008 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800300c:	46c0      	nop			@ (mov r8, r8)
 800300e:	e7fd      	b.n	800300c <HardFault_Handler+0x4>

08003010 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003014:	46c0      	nop			@ (mov r8, r8)
 8003016:	46bd      	mov	sp, r7
 8003018:	bd80      	pop	{r7, pc}

0800301a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800301a:	b580      	push	{r7, lr}
 800301c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800301e:	46c0      	nop			@ (mov r8, r8)
 8003020:	46bd      	mov	sp, r7
 8003022:	bd80      	pop	{r7, pc}

08003024 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003028:	f000 f920 	bl	800326c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800302c:	46c0      	nop			@ (mov r8, r8)
 800302e:	46bd      	mov	sp, r7
 8003030:	bd80      	pop	{r7, pc}
	...

08003034 <TIM7_LPTIM2_IRQHandler>:

/**
  * @brief This function handles TIM7 and LPTIM2 global Interrupt.
  */
void TIM7_LPTIM2_IRQHandler(void)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b082      	sub	sp, #8
 8003038:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_LPTIM2_IRQn 0 */
//Timer used to generate the strip leds soft-PWM. The scheduler running over timer14
//was unable to run all the tasks fast enough.
  /* USER CODE END TIM7_LPTIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800303a:	4b0c      	ldr	r3, [pc, #48]	@ (800306c <TIM7_LPTIM2_IRQHandler+0x38>)
 800303c:	0018      	movs	r0, r3
 800303e:	f002 fc69 	bl	8005914 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_LPTIM2_IRQn 1 */
	CC_LEDPWM_SoftPwm_t* const pCC_LEDPWM_SoftPwm=&CC_LEDPWM_Strip;									//Pointer to strip leds control data
 8003042:	4b0b      	ldr	r3, [pc, #44]	@ (8003070 <TIM7_LPTIM2_IRQHandler+0x3c>)
 8003044:	607b      	str	r3, [r7, #4]
//	pCC_LEDPWM_SoftPwm=&CC_LEDPWM_Strip;

	const CC_LED_StripLedFuncts_t* const pCC_LEDPWM_StripsFunctions=&CC_ML_LedsStripsFunctions;
 8003046:	4b0b      	ldr	r3, [pc, #44]	@ (8003074 <TIM7_LPTIM2_IRQHandler+0x40>)
 8003048:	603b      	str	r3, [r7, #0]
//	pCC_LEDPWM_StripsFunctions=&CC_ML_LedsStripsFunctions;

//	CC_LEDPWM_UpdatePwms((void*)pCC_LEDPWM_SoftPwm, (void*)NULL, (void*)NULL);
	CC_LEDPWM_UpdatePwms((void*)pCC_LEDPWM_SoftPwm, (void*)pCC_LEDPWM_StripsFunctions, (void*)NULL);
 800304a:	6839      	ldr	r1, [r7, #0]
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2200      	movs	r2, #0
 8003050:	0018      	movs	r0, r3
 8003052:	f7fd feda 	bl	8000e0a <CC_LEDPWM_UpdatePwms>
	CC_LEDPWM_IncreaseCntr((void*)pCC_LEDPWM_SoftPwm, (void*)NULL, (void*)NULL);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2200      	movs	r2, #0
 800305a:	2100      	movs	r1, #0
 800305c:	0018      	movs	r0, r3
 800305e:	f7fd feb5 	bl	8000dcc <CC_LEDPWM_IncreaseCntr>
  /* USER CODE END TIM7_LPTIM2_IRQn 1 */
}
 8003062:	46c0      	nop			@ (mov r8, r8)
 8003064:	46bd      	mov	sp, r7
 8003066:	b002      	add	sp, #8
 8003068:	bd80      	pop	{r7, pc}
 800306a:	46c0      	nop			@ (mov r8, r8)
 800306c:	200004b4 	.word	0x200004b4
 8003070:	200000e4 	.word	0x200000e4
 8003074:	08008874 	.word	0x08008874

08003078 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b082      	sub	sp, #8
 800307c:	af00      	add	r7, sp, #0
//executed if there weren't too many overflows, and afterwards is
//checked if another TMR14 interrupt event has happened by checking again
//the interrupt flag. If so, it means that the procedure lasted too much
//and it is increased the missed interrupts count.

	CC_ML_StartTimer(&CC_ML_SCHEDULER_CHRONO_HANDLER);
 800307e:	4b18      	ldr	r3, [pc, #96]	@ (80030e0 <TIM14_IRQHandler+0x68>)
 8003080:	0018      	movs	r0, r3
 8003082:	f7ff fb2b 	bl	80026dc <CC_ML_StartTimer>
  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8003086:	4b17      	ldr	r3, [pc, #92]	@ (80030e4 <TIM14_IRQHandler+0x6c>)
 8003088:	0018      	movs	r0, r3
 800308a:	f002 fc43 	bl	8005914 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */
	uint8_t current_task;

	current_task=CC_SCHDLR_MainScheduler.TaskOngoing;
 800308e:	1dfb      	adds	r3, r7, #7
 8003090:	4a15      	ldr	r2, [pc, #84]	@ (80030e8 <TIM14_IRQHandler+0x70>)
 8003092:	21b0      	movs	r1, #176	@ 0xb0
 8003094:	5c52      	ldrb	r2, [r2, r1]
 8003096:	701a      	strb	r2, [r3, #0]
	//Overflowing stop
	if(CC_SCHDLR_MainScheduler.MissIntCnt>CC_SCHDLR_MAX_ALLOWED_MISS_INT)	//Check the number of overflows
 8003098:	4b13      	ldr	r3, [pc, #76]	@ (80030e8 <TIM14_IRQHandler+0x70>)
 800309a:	33b8      	adds	r3, #184	@ 0xb8
 800309c:	681a      	ldr	r2, [r3, #0]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d119      	bne.n	80030d8 <TIM14_IRQHandler+0x60>
 80030a4:	d101      	bne.n	80030aa <TIM14_IRQHandler+0x32>
 80030a6:	2a64      	cmp	r2, #100	@ 0x64
 80030a8:	d816      	bhi.n	80030d8 <TIM14_IRQHandler+0x60>
	{
//		CC_ERR_ErrorControl.
		return;																//After a limit Scheduler wont work anymore
	}
	CC_SCHDLR_Scheduler(((void*)&CC_SCHDLR_MainScheduler), (void*)NULL, (void*)NULL);
 80030aa:	4b0f      	ldr	r3, [pc, #60]	@ (80030e8 <TIM14_IRQHandler+0x70>)
 80030ac:	2200      	movs	r2, #0
 80030ae:	2100      	movs	r1, #0
 80030b0:	0018      	movs	r0, r3
 80030b2:	f7fd ff1f 	bl	8000ef4 <CC_SCHDLR_Scheduler>
	CC_ML_StopTimer(&CC_ML_SCHEDULER_CHRONO_HANDLER);
 80030b6:	4b0a      	ldr	r3, [pc, #40]	@ (80030e0 <TIM14_IRQHandler+0x68>)
 80030b8:	0018      	movs	r0, r3
 80030ba:	f7ff fb22 	bl	8002702 <CC_ML_StopTimer>
	CC_SCHDLR_SchedulerUsage(&CC_SCHDLR_MainSchedulerUsage, current_task); 	//Keep in mind that the scheduler update the current task, so it needs to work with non-updated current task
 80030be:	1dfb      	adds	r3, r7, #7
 80030c0:	781a      	ldrb	r2, [r3, #0]
 80030c2:	4b0a      	ldr	r3, [pc, #40]	@ (80030ec <TIM14_IRQHandler+0x74>)
 80030c4:	0011      	movs	r1, r2
 80030c6:	0018      	movs	r0, r3
 80030c8:	f7fd ff82 	bl	8000fd0 <CC_SCHDLR_SchedulerUsage>
	CC_ML_SetTimer(&CC_ML_SCHEDULER_CHRONO_HANDLER, 0);
 80030cc:	4b04      	ldr	r3, [pc, #16]	@ (80030e0 <TIM14_IRQHandler+0x68>)
 80030ce:	2100      	movs	r1, #0
 80030d0:	0018      	movs	r0, r3
 80030d2:	f7ff fb29 	bl	8002728 <CC_ML_SetTimer>
 80030d6:	e000      	b.n	80030da <TIM14_IRQHandler+0x62>
		return;																//After a limit Scheduler wont work anymore
 80030d8:	46c0      	nop			@ (mov r8, r8)
	//	CC_TMR_SetTimer(&CC_ML_SCHEDULER_CHRONO_HANDLER, 0);				//Reset counter timer used to calculate the task's usage

  /* USER CODE END TIM14_IRQn 1 */
}
 80030da:	46bd      	mov	sp, r7
 80030dc:	b002      	add	sp, #8
 80030de:	bd80      	pop	{r7, pc}
 80030e0:	20000468 	.word	0x20000468
 80030e4:	20000500 	.word	0x20000500
 80030e8:	20000190 	.word	0x20000190
 80030ec:	20000310 	.word	0x20000310

080030f0 <TIM16_FDCAN_IT0_IRQHandler>:

/**
  * @brief This function handles TIM16, FDCAN1_IT0 and FDCAN2_IT0 Interrupt.
  */
void TIM16_FDCAN_IT0_IRQHandler(void)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_FDCAN_IT0_IRQn 0 */

  /* USER CODE END TIM16_FDCAN_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 80030f4:	4b03      	ldr	r3, [pc, #12]	@ (8003104 <TIM16_FDCAN_IT0_IRQHandler+0x14>)
 80030f6:	0018      	movs	r0, r3
 80030f8:	f000 fe46 	bl	8003d88 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN TIM16_FDCAN_IT0_IRQn 1 */

  /* USER CODE END TIM16_FDCAN_IT0_IRQn 1 */
}
 80030fc:	46c0      	nop			@ (mov r8, r8)
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}
 8003102:	46c0      	nop			@ (mov r8, r8)
 8003104:	200003f4 	.word	0x200003f4

08003108 <TIM17_FDCAN_IT1_IRQHandler>:

/**
  * @brief This function handles TIM17, FDCAN1_IT1 and FDCAN2_IT1 Interrupt.
  */
void TIM17_FDCAN_IT1_IRQHandler(void)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_FDCAN_IT1_IRQn 0 */

  /* USER CODE END TIM17_FDCAN_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 800310c:	4b03      	ldr	r3, [pc, #12]	@ (800311c <TIM17_FDCAN_IT1_IRQHandler+0x14>)
 800310e:	0018      	movs	r0, r3
 8003110:	f000 fe3a 	bl	8003d88 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN TIM17_FDCAN_IT1_IRQn 1 */

  /* USER CODE END TIM17_FDCAN_IT1_IRQn 1 */
}
 8003114:	46c0      	nop			@ (mov r8, r8)
 8003116:	46bd      	mov	sp, r7
 8003118:	bd80      	pop	{r7, pc}
 800311a:	46c0      	nop			@ (mov r8, r8)
 800311c:	200003f4 	.word	0x200003f4

08003120 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003124:	4b03      	ldr	r3, [pc, #12]	@ (8003134 <USART1_IRQHandler+0x14>)
 8003126:	0018      	movs	r0, r3
 8003128:	f002 ffaa 	bl	8006080 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800312c:	46c0      	nop			@ (mov r8, r8)
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}
 8003132:	46c0      	nop			@ (mov r8, r8)
 8003134:	2000054c 	.word	0x2000054c

08003138 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800313c:	46c0      	nop			@ (mov r8, r8)
 800313e:	46bd      	mov	sp, r7
 8003140:	bd80      	pop	{r7, pc}
	...

08003144 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003144:	480d      	ldr	r0, [pc, #52]	@ (800317c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003146:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003148:	f7ff fff6 	bl	8003138 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800314c:	480c      	ldr	r0, [pc, #48]	@ (8003180 <LoopForever+0x6>)
  ldr r1, =_edata
 800314e:	490d      	ldr	r1, [pc, #52]	@ (8003184 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003150:	4a0d      	ldr	r2, [pc, #52]	@ (8003188 <LoopForever+0xe>)
  movs r3, #0
 8003152:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003154:	e002      	b.n	800315c <LoopCopyDataInit>

08003156 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003156:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003158:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800315a:	3304      	adds	r3, #4

0800315c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800315c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800315e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003160:	d3f9      	bcc.n	8003156 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003162:	4a0a      	ldr	r2, [pc, #40]	@ (800318c <LoopForever+0x12>)
  ldr r4, =_ebss
 8003164:	4c0a      	ldr	r4, [pc, #40]	@ (8003190 <LoopForever+0x16>)
  movs r3, #0
 8003166:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003168:	e001      	b.n	800316e <LoopFillZerobss>

0800316a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800316a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800316c:	3204      	adds	r2, #4

0800316e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800316e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003170:	d3fb      	bcc.n	800316a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003172:	f005 f90d 	bl	8008390 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8003176:	f7ff fafb 	bl	8002770 <main>

0800317a <LoopForever>:

LoopForever:
  b LoopForever
 800317a:	e7fe      	b.n	800317a <LoopForever>
  ldr   r0, =_estack
 800317c:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8003180:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003184:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8003188:	08008b34 	.word	0x08008b34
  ldr r2, =_sbss
 800318c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8003190:	2000071c 	.word	0x2000071c

08003194 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003194:	e7fe      	b.n	8003194 <ADC1_COMP_IRQHandler>
	...

08003198 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b082      	sub	sp, #8
 800319c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800319e:	1dfb      	adds	r3, r7, #7
 80031a0:	2200      	movs	r2, #0
 80031a2:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80031a4:	4b0b      	ldr	r3, [pc, #44]	@ (80031d4 <HAL_Init+0x3c>)
 80031a6:	681a      	ldr	r2, [r3, #0]
 80031a8:	4b0a      	ldr	r3, [pc, #40]	@ (80031d4 <HAL_Init+0x3c>)
 80031aa:	2180      	movs	r1, #128	@ 0x80
 80031ac:	0049      	lsls	r1, r1, #1
 80031ae:	430a      	orrs	r2, r1
 80031b0:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80031b2:	2003      	movs	r0, #3
 80031b4:	f000 f810 	bl	80031d8 <HAL_InitTick>
 80031b8:	1e03      	subs	r3, r0, #0
 80031ba:	d003      	beq.n	80031c4 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80031bc:	1dfb      	adds	r3, r7, #7
 80031be:	2201      	movs	r2, #1
 80031c0:	701a      	strb	r2, [r3, #0]
 80031c2:	e001      	b.n	80031c8 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80031c4:	f7ff fdc0 	bl	8002d48 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80031c8:	1dfb      	adds	r3, r7, #7
 80031ca:	781b      	ldrb	r3, [r3, #0]
}
 80031cc:	0018      	movs	r0, r3
 80031ce:	46bd      	mov	sp, r7
 80031d0:	b002      	add	sp, #8
 80031d2:	bd80      	pop	{r7, pc}
 80031d4:	40022000 	.word	0x40022000

080031d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80031d8:	b590      	push	{r4, r7, lr}
 80031da:	b085      	sub	sp, #20
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80031e0:	230f      	movs	r3, #15
 80031e2:	18fb      	adds	r3, r7, r3
 80031e4:	2200      	movs	r2, #0
 80031e6:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80031e8:	4b1d      	ldr	r3, [pc, #116]	@ (8003260 <HAL_InitTick+0x88>)
 80031ea:	781b      	ldrb	r3, [r3, #0]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d02b      	beq.n	8003248 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80031f0:	4b1c      	ldr	r3, [pc, #112]	@ (8003264 <HAL_InitTick+0x8c>)
 80031f2:	681c      	ldr	r4, [r3, #0]
 80031f4:	4b1a      	ldr	r3, [pc, #104]	@ (8003260 <HAL_InitTick+0x88>)
 80031f6:	781b      	ldrb	r3, [r3, #0]
 80031f8:	0019      	movs	r1, r3
 80031fa:	23fa      	movs	r3, #250	@ 0xfa
 80031fc:	0098      	lsls	r0, r3, #2
 80031fe:	f7fc ff89 	bl	8000114 <__udivsi3>
 8003202:	0003      	movs	r3, r0
 8003204:	0019      	movs	r1, r3
 8003206:	0020      	movs	r0, r4
 8003208:	f7fc ff84 	bl	8000114 <__udivsi3>
 800320c:	0003      	movs	r3, r0
 800320e:	0018      	movs	r0, r3
 8003210:	f000 f92f 	bl	8003472 <HAL_SYSTICK_Config>
 8003214:	1e03      	subs	r3, r0, #0
 8003216:	d112      	bne.n	800323e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2b03      	cmp	r3, #3
 800321c:	d80a      	bhi.n	8003234 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800321e:	6879      	ldr	r1, [r7, #4]
 8003220:	2301      	movs	r3, #1
 8003222:	425b      	negs	r3, r3
 8003224:	2200      	movs	r2, #0
 8003226:	0018      	movs	r0, r3
 8003228:	f000 f8fe 	bl	8003428 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800322c:	4b0e      	ldr	r3, [pc, #56]	@ (8003268 <HAL_InitTick+0x90>)
 800322e:	687a      	ldr	r2, [r7, #4]
 8003230:	601a      	str	r2, [r3, #0]
 8003232:	e00d      	b.n	8003250 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8003234:	230f      	movs	r3, #15
 8003236:	18fb      	adds	r3, r7, r3
 8003238:	2201      	movs	r2, #1
 800323a:	701a      	strb	r2, [r3, #0]
 800323c:	e008      	b.n	8003250 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800323e:	230f      	movs	r3, #15
 8003240:	18fb      	adds	r3, r7, r3
 8003242:	2201      	movs	r2, #1
 8003244:	701a      	strb	r2, [r3, #0]
 8003246:	e003      	b.n	8003250 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003248:	230f      	movs	r3, #15
 800324a:	18fb      	adds	r3, r7, r3
 800324c:	2201      	movs	r2, #1
 800324e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8003250:	230f      	movs	r3, #15
 8003252:	18fb      	adds	r3, r7, r3
 8003254:	781b      	ldrb	r3, [r3, #0]
}
 8003256:	0018      	movs	r0, r3
 8003258:	46bd      	mov	sp, r7
 800325a:	b005      	add	sp, #20
 800325c:	bd90      	pop	{r4, r7, pc}
 800325e:	46c0      	nop			@ (mov r8, r8)
 8003260:	20000010 	.word	0x20000010
 8003264:	20000008 	.word	0x20000008
 8003268:	2000000c 	.word	0x2000000c

0800326c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003270:	4b05      	ldr	r3, [pc, #20]	@ (8003288 <HAL_IncTick+0x1c>)
 8003272:	781b      	ldrb	r3, [r3, #0]
 8003274:	001a      	movs	r2, r3
 8003276:	4b05      	ldr	r3, [pc, #20]	@ (800328c <HAL_IncTick+0x20>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	18d2      	adds	r2, r2, r3
 800327c:	4b03      	ldr	r3, [pc, #12]	@ (800328c <HAL_IncTick+0x20>)
 800327e:	601a      	str	r2, [r3, #0]
}
 8003280:	46c0      	nop			@ (mov r8, r8)
 8003282:	46bd      	mov	sp, r7
 8003284:	bd80      	pop	{r7, pc}
 8003286:	46c0      	nop			@ (mov r8, r8)
 8003288:	20000010 	.word	0x20000010
 800328c:	200005e0 	.word	0x200005e0

08003290 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	af00      	add	r7, sp, #0
  return uwTick;
 8003294:	4b02      	ldr	r3, [pc, #8]	@ (80032a0 <HAL_GetTick+0x10>)
 8003296:	681b      	ldr	r3, [r3, #0]
}
 8003298:	0018      	movs	r0, r3
 800329a:	46bd      	mov	sp, r7
 800329c:	bd80      	pop	{r7, pc}
 800329e:	46c0      	nop			@ (mov r8, r8)
 80032a0:	200005e0 	.word	0x200005e0

080032a4 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b082      	sub	sp, #8
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 80032ac:	4b06      	ldr	r3, [pc, #24]	@ (80032c8 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4a06      	ldr	r2, [pc, #24]	@ (80032cc <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 80032b2:	4013      	ands	r3, r2
 80032b4:	0019      	movs	r1, r3
 80032b6:	4b04      	ldr	r3, [pc, #16]	@ (80032c8 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80032b8:	687a      	ldr	r2, [r7, #4]
 80032ba:	430a      	orrs	r2, r1
 80032bc:	601a      	str	r2, [r3, #0]
}
 80032be:	46c0      	nop			@ (mov r8, r8)
 80032c0:	46bd      	mov	sp, r7
 80032c2:	b002      	add	sp, #8
 80032c4:	bd80      	pop	{r7, pc}
 80032c6:	46c0      	nop			@ (mov r8, r8)
 80032c8:	40010000 	.word	0x40010000
 80032cc:	fffff9ff 	.word	0xfffff9ff

080032d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b082      	sub	sp, #8
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	0002      	movs	r2, r0
 80032d8:	1dfb      	adds	r3, r7, #7
 80032da:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80032dc:	1dfb      	adds	r3, r7, #7
 80032de:	781b      	ldrb	r3, [r3, #0]
 80032e0:	2b7f      	cmp	r3, #127	@ 0x7f
 80032e2:	d809      	bhi.n	80032f8 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80032e4:	1dfb      	adds	r3, r7, #7
 80032e6:	781b      	ldrb	r3, [r3, #0]
 80032e8:	001a      	movs	r2, r3
 80032ea:	231f      	movs	r3, #31
 80032ec:	401a      	ands	r2, r3
 80032ee:	4b04      	ldr	r3, [pc, #16]	@ (8003300 <__NVIC_EnableIRQ+0x30>)
 80032f0:	2101      	movs	r1, #1
 80032f2:	4091      	lsls	r1, r2
 80032f4:	000a      	movs	r2, r1
 80032f6:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80032f8:	46c0      	nop			@ (mov r8, r8)
 80032fa:	46bd      	mov	sp, r7
 80032fc:	b002      	add	sp, #8
 80032fe:	bd80      	pop	{r7, pc}
 8003300:	e000e100 	.word	0xe000e100

08003304 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003304:	b590      	push	{r4, r7, lr}
 8003306:	b083      	sub	sp, #12
 8003308:	af00      	add	r7, sp, #0
 800330a:	0002      	movs	r2, r0
 800330c:	6039      	str	r1, [r7, #0]
 800330e:	1dfb      	adds	r3, r7, #7
 8003310:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003312:	1dfb      	adds	r3, r7, #7
 8003314:	781b      	ldrb	r3, [r3, #0]
 8003316:	2b7f      	cmp	r3, #127	@ 0x7f
 8003318:	d828      	bhi.n	800336c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800331a:	4a2f      	ldr	r2, [pc, #188]	@ (80033d8 <__NVIC_SetPriority+0xd4>)
 800331c:	1dfb      	adds	r3, r7, #7
 800331e:	781b      	ldrb	r3, [r3, #0]
 8003320:	b25b      	sxtb	r3, r3
 8003322:	089b      	lsrs	r3, r3, #2
 8003324:	33c0      	adds	r3, #192	@ 0xc0
 8003326:	009b      	lsls	r3, r3, #2
 8003328:	589b      	ldr	r3, [r3, r2]
 800332a:	1dfa      	adds	r2, r7, #7
 800332c:	7812      	ldrb	r2, [r2, #0]
 800332e:	0011      	movs	r1, r2
 8003330:	2203      	movs	r2, #3
 8003332:	400a      	ands	r2, r1
 8003334:	00d2      	lsls	r2, r2, #3
 8003336:	21ff      	movs	r1, #255	@ 0xff
 8003338:	4091      	lsls	r1, r2
 800333a:	000a      	movs	r2, r1
 800333c:	43d2      	mvns	r2, r2
 800333e:	401a      	ands	r2, r3
 8003340:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	019b      	lsls	r3, r3, #6
 8003346:	22ff      	movs	r2, #255	@ 0xff
 8003348:	401a      	ands	r2, r3
 800334a:	1dfb      	adds	r3, r7, #7
 800334c:	781b      	ldrb	r3, [r3, #0]
 800334e:	0018      	movs	r0, r3
 8003350:	2303      	movs	r3, #3
 8003352:	4003      	ands	r3, r0
 8003354:	00db      	lsls	r3, r3, #3
 8003356:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003358:	481f      	ldr	r0, [pc, #124]	@ (80033d8 <__NVIC_SetPriority+0xd4>)
 800335a:	1dfb      	adds	r3, r7, #7
 800335c:	781b      	ldrb	r3, [r3, #0]
 800335e:	b25b      	sxtb	r3, r3
 8003360:	089b      	lsrs	r3, r3, #2
 8003362:	430a      	orrs	r2, r1
 8003364:	33c0      	adds	r3, #192	@ 0xc0
 8003366:	009b      	lsls	r3, r3, #2
 8003368:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800336a:	e031      	b.n	80033d0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800336c:	4a1b      	ldr	r2, [pc, #108]	@ (80033dc <__NVIC_SetPriority+0xd8>)
 800336e:	1dfb      	adds	r3, r7, #7
 8003370:	781b      	ldrb	r3, [r3, #0]
 8003372:	0019      	movs	r1, r3
 8003374:	230f      	movs	r3, #15
 8003376:	400b      	ands	r3, r1
 8003378:	3b08      	subs	r3, #8
 800337a:	089b      	lsrs	r3, r3, #2
 800337c:	3306      	adds	r3, #6
 800337e:	009b      	lsls	r3, r3, #2
 8003380:	18d3      	adds	r3, r2, r3
 8003382:	3304      	adds	r3, #4
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	1dfa      	adds	r2, r7, #7
 8003388:	7812      	ldrb	r2, [r2, #0]
 800338a:	0011      	movs	r1, r2
 800338c:	2203      	movs	r2, #3
 800338e:	400a      	ands	r2, r1
 8003390:	00d2      	lsls	r2, r2, #3
 8003392:	21ff      	movs	r1, #255	@ 0xff
 8003394:	4091      	lsls	r1, r2
 8003396:	000a      	movs	r2, r1
 8003398:	43d2      	mvns	r2, r2
 800339a:	401a      	ands	r2, r3
 800339c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	019b      	lsls	r3, r3, #6
 80033a2:	22ff      	movs	r2, #255	@ 0xff
 80033a4:	401a      	ands	r2, r3
 80033a6:	1dfb      	adds	r3, r7, #7
 80033a8:	781b      	ldrb	r3, [r3, #0]
 80033aa:	0018      	movs	r0, r3
 80033ac:	2303      	movs	r3, #3
 80033ae:	4003      	ands	r3, r0
 80033b0:	00db      	lsls	r3, r3, #3
 80033b2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80033b4:	4809      	ldr	r0, [pc, #36]	@ (80033dc <__NVIC_SetPriority+0xd8>)
 80033b6:	1dfb      	adds	r3, r7, #7
 80033b8:	781b      	ldrb	r3, [r3, #0]
 80033ba:	001c      	movs	r4, r3
 80033bc:	230f      	movs	r3, #15
 80033be:	4023      	ands	r3, r4
 80033c0:	3b08      	subs	r3, #8
 80033c2:	089b      	lsrs	r3, r3, #2
 80033c4:	430a      	orrs	r2, r1
 80033c6:	3306      	adds	r3, #6
 80033c8:	009b      	lsls	r3, r3, #2
 80033ca:	18c3      	adds	r3, r0, r3
 80033cc:	3304      	adds	r3, #4
 80033ce:	601a      	str	r2, [r3, #0]
}
 80033d0:	46c0      	nop			@ (mov r8, r8)
 80033d2:	46bd      	mov	sp, r7
 80033d4:	b003      	add	sp, #12
 80033d6:	bd90      	pop	{r4, r7, pc}
 80033d8:	e000e100 	.word	0xe000e100
 80033dc:	e000ed00 	.word	0xe000ed00

080033e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b082      	sub	sp, #8
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	1e5a      	subs	r2, r3, #1
 80033ec:	2380      	movs	r3, #128	@ 0x80
 80033ee:	045b      	lsls	r3, r3, #17
 80033f0:	429a      	cmp	r2, r3
 80033f2:	d301      	bcc.n	80033f8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80033f4:	2301      	movs	r3, #1
 80033f6:	e010      	b.n	800341a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80033f8:	4b0a      	ldr	r3, [pc, #40]	@ (8003424 <SysTick_Config+0x44>)
 80033fa:	687a      	ldr	r2, [r7, #4]
 80033fc:	3a01      	subs	r2, #1
 80033fe:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003400:	2301      	movs	r3, #1
 8003402:	425b      	negs	r3, r3
 8003404:	2103      	movs	r1, #3
 8003406:	0018      	movs	r0, r3
 8003408:	f7ff ff7c 	bl	8003304 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800340c:	4b05      	ldr	r3, [pc, #20]	@ (8003424 <SysTick_Config+0x44>)
 800340e:	2200      	movs	r2, #0
 8003410:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003412:	4b04      	ldr	r3, [pc, #16]	@ (8003424 <SysTick_Config+0x44>)
 8003414:	2207      	movs	r2, #7
 8003416:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003418:	2300      	movs	r3, #0
}
 800341a:	0018      	movs	r0, r3
 800341c:	46bd      	mov	sp, r7
 800341e:	b002      	add	sp, #8
 8003420:	bd80      	pop	{r7, pc}
 8003422:	46c0      	nop			@ (mov r8, r8)
 8003424:	e000e010 	.word	0xe000e010

08003428 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	b084      	sub	sp, #16
 800342c:	af00      	add	r7, sp, #0
 800342e:	60b9      	str	r1, [r7, #8]
 8003430:	607a      	str	r2, [r7, #4]
 8003432:	210f      	movs	r1, #15
 8003434:	187b      	adds	r3, r7, r1
 8003436:	1c02      	adds	r2, r0, #0
 8003438:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800343a:	68ba      	ldr	r2, [r7, #8]
 800343c:	187b      	adds	r3, r7, r1
 800343e:	781b      	ldrb	r3, [r3, #0]
 8003440:	b25b      	sxtb	r3, r3
 8003442:	0011      	movs	r1, r2
 8003444:	0018      	movs	r0, r3
 8003446:	f7ff ff5d 	bl	8003304 <__NVIC_SetPriority>
}
 800344a:	46c0      	nop			@ (mov r8, r8)
 800344c:	46bd      	mov	sp, r7
 800344e:	b004      	add	sp, #16
 8003450:	bd80      	pop	{r7, pc}

08003452 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003452:	b580      	push	{r7, lr}
 8003454:	b082      	sub	sp, #8
 8003456:	af00      	add	r7, sp, #0
 8003458:	0002      	movs	r2, r0
 800345a:	1dfb      	adds	r3, r7, #7
 800345c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800345e:	1dfb      	adds	r3, r7, #7
 8003460:	781b      	ldrb	r3, [r3, #0]
 8003462:	b25b      	sxtb	r3, r3
 8003464:	0018      	movs	r0, r3
 8003466:	f7ff ff33 	bl	80032d0 <__NVIC_EnableIRQ>
}
 800346a:	46c0      	nop			@ (mov r8, r8)
 800346c:	46bd      	mov	sp, r7
 800346e:	b002      	add	sp, #8
 8003470:	bd80      	pop	{r7, pc}

08003472 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003472:	b580      	push	{r7, lr}
 8003474:	b082      	sub	sp, #8
 8003476:	af00      	add	r7, sp, #0
 8003478:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	0018      	movs	r0, r3
 800347e:	f7ff ffaf 	bl	80033e0 <SysTick_Config>
 8003482:	0003      	movs	r3, r0
}
 8003484:	0018      	movs	r0, r3
 8003486:	46bd      	mov	sp, r7
 8003488:	b002      	add	sp, #8
 800348a:	bd80      	pop	{r7, pc}

0800348c <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b082      	sub	sp, #8
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d101      	bne.n	800349e <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 800349a:	2301      	movs	r3, #1
 800349c:	e04f      	b.n	800353e <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2225      	movs	r2, #37	@ 0x25
 80034a2:	5c9b      	ldrb	r3, [r3, r2]
 80034a4:	b2db      	uxtb	r3, r3
 80034a6:	2b02      	cmp	r3, #2
 80034a8:	d008      	beq.n	80034bc <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2204      	movs	r2, #4
 80034ae:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2224      	movs	r2, #36	@ 0x24
 80034b4:	2100      	movs	r1, #0
 80034b6:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80034b8:	2301      	movs	r3, #1
 80034ba:	e040      	b.n	800353e <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	681a      	ldr	r2, [r3, #0]
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	210e      	movs	r1, #14
 80034c8:	438a      	bics	r2, r1
 80034ca:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034d0:	681a      	ldr	r2, [r3, #0]
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034d6:	491c      	ldr	r1, [pc, #112]	@ (8003548 <HAL_DMA_Abort+0xbc>)
 80034d8:	400a      	ands	r2, r1
 80034da:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	681a      	ldr	r2, [r3, #0]
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	2101      	movs	r1, #1
 80034e8:	438a      	bics	r2, r1
 80034ea:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034f0:	221c      	movs	r2, #28
 80034f2:	401a      	ands	r2, r3
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034f8:	2101      	movs	r1, #1
 80034fa:	4091      	lsls	r1, r2
 80034fc:	000a      	movs	r2, r1
 80034fe:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003504:	687a      	ldr	r2, [r7, #4]
 8003506:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003508:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800350e:	2b00      	cmp	r3, #0
 8003510:	d00c      	beq.n	800352c <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003516:	681a      	ldr	r2, [r3, #0]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800351c:	490a      	ldr	r1, [pc, #40]	@ (8003548 <HAL_DMA_Abort+0xbc>)
 800351e:	400a      	ands	r2, r1
 8003520:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003526:	687a      	ldr	r2, [r7, #4]
 8003528:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800352a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2225      	movs	r2, #37	@ 0x25
 8003530:	2101      	movs	r1, #1
 8003532:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2224      	movs	r2, #36	@ 0x24
 8003538:	2100      	movs	r1, #0
 800353a:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 800353c:	2300      	movs	r3, #0
}
 800353e:	0018      	movs	r0, r3
 8003540:	46bd      	mov	sp, r7
 8003542:	b002      	add	sp, #8
 8003544:	bd80      	pop	{r7, pc}
 8003546:	46c0      	nop			@ (mov r8, r8)
 8003548:	fffffeff 	.word	0xfffffeff

0800354c <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b084      	sub	sp, #16
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003554:	210f      	movs	r1, #15
 8003556:	187b      	adds	r3, r7, r1
 8003558:	2200      	movs	r2, #0
 800355a:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2225      	movs	r2, #37	@ 0x25
 8003560:	5c9b      	ldrb	r3, [r3, r2]
 8003562:	b2db      	uxtb	r3, r3
 8003564:	2b02      	cmp	r3, #2
 8003566:	d006      	beq.n	8003576 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2204      	movs	r2, #4
 800356c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800356e:	187b      	adds	r3, r7, r1
 8003570:	2201      	movs	r2, #1
 8003572:	701a      	strb	r2, [r3, #0]
 8003574:	e048      	b.n	8003608 <HAL_DMA_Abort_IT+0xbc>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	681a      	ldr	r2, [r3, #0]
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	210e      	movs	r1, #14
 8003582:	438a      	bics	r2, r1
 8003584:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	681a      	ldr	r2, [r3, #0]
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	2101      	movs	r1, #1
 8003592:	438a      	bics	r2, r1
 8003594:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800359a:	681a      	ldr	r2, [r3, #0]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035a0:	491d      	ldr	r1, [pc, #116]	@ (8003618 <HAL_DMA_Abort_IT+0xcc>)
 80035a2:	400a      	ands	r2, r1
 80035a4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035aa:	221c      	movs	r2, #28
 80035ac:	401a      	ands	r2, r3
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035b2:	2101      	movs	r1, #1
 80035b4:	4091      	lsls	r1, r2
 80035b6:	000a      	movs	r2, r1
 80035b8:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035be:	687a      	ldr	r2, [r7, #4]
 80035c0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80035c2:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d00c      	beq.n	80035e6 <HAL_DMA_Abort_IT+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035d0:	681a      	ldr	r2, [r3, #0]
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035d6:	4910      	ldr	r1, [pc, #64]	@ (8003618 <HAL_DMA_Abort_IT+0xcc>)
 80035d8:	400a      	ands	r2, r1
 80035da:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035e0:	687a      	ldr	r2, [r7, #4]
 80035e2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80035e4:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2225      	movs	r2, #37	@ 0x25
 80035ea:	2101      	movs	r1, #1
 80035ec:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2224      	movs	r2, #36	@ 0x24
 80035f2:	2100      	movs	r1, #0
 80035f4:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d004      	beq.n	8003608 <HAL_DMA_Abort_IT+0xbc>
    {
      hdma->XferAbortCallback(hdma);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003602:	687a      	ldr	r2, [r7, #4]
 8003604:	0010      	movs	r0, r2
 8003606:	4798      	blx	r3
    }
  }
  return status;
 8003608:	230f      	movs	r3, #15
 800360a:	18fb      	adds	r3, r7, r3
 800360c:	781b      	ldrb	r3, [r3, #0]
}
 800360e:	0018      	movs	r0, r3
 8003610:	46bd      	mov	sp, r7
 8003612:	b004      	add	sp, #16
 8003614:	bd80      	pop	{r7, pc}
 8003616:	46c0      	nop			@ (mov r8, r8)
 8003618:	fffffeff 	.word	0xfffffeff

0800361c <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b084      	sub	sp, #16
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d101      	bne.n	800362e <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 800362a:	2301      	movs	r3, #1
 800362c:	e14e      	b.n	80038cc <HAL_FDCAN_Init+0x2b0>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	225c      	movs	r2, #92	@ 0x5c
 8003632:	5c9b      	ldrb	r3, [r3, r2]
 8003634:	b2db      	uxtb	r3, r3
 8003636:	2b00      	cmp	r3, #0
 8003638:	d107      	bne.n	800364a <HAL_FDCAN_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	225d      	movs	r2, #93	@ 0x5d
 800363e:	2100      	movs	r1, #0
 8003640:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	0018      	movs	r0, r3
 8003646:	f7ff fba7 	bl	8002d98 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	699a      	ldr	r2, [r3, #24]
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	2110      	movs	r1, #16
 8003656:	438a      	bics	r2, r1
 8003658:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800365a:	f7ff fe19 	bl	8003290 <HAL_GetTick>
 800365e:	0003      	movs	r3, r0
 8003660:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003662:	e012      	b.n	800368a <HAL_FDCAN_Init+0x6e>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003664:	f7ff fe14 	bl	8003290 <HAL_GetTick>
 8003668:	0002      	movs	r2, r0
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	1ad3      	subs	r3, r2, r3
 800366e:	2b0a      	cmp	r3, #10
 8003670:	d90b      	bls.n	800368a <HAL_FDCAN_Init+0x6e>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003676:	2201      	movs	r2, #1
 8003678:	431a      	orrs	r2, r3
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	225c      	movs	r2, #92	@ 0x5c
 8003682:	2103      	movs	r1, #3
 8003684:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8003686:	2301      	movs	r3, #1
 8003688:	e120      	b.n	80038cc <HAL_FDCAN_Init+0x2b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	699b      	ldr	r3, [r3, #24]
 8003690:	2208      	movs	r2, #8
 8003692:	4013      	ands	r3, r2
 8003694:	2b08      	cmp	r3, #8
 8003696:	d0e5      	beq.n	8003664 <HAL_FDCAN_Init+0x48>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	699a      	ldr	r2, [r3, #24]
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	2101      	movs	r1, #1
 80036a4:	430a      	orrs	r2, r1
 80036a6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80036a8:	f7ff fdf2 	bl	8003290 <HAL_GetTick>
 80036ac:	0003      	movs	r3, r0
 80036ae:	60fb      	str	r3, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80036b0:	e012      	b.n	80036d8 <HAL_FDCAN_Init+0xbc>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80036b2:	f7ff fded 	bl	8003290 <HAL_GetTick>
 80036b6:	0002      	movs	r2, r0
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	1ad3      	subs	r3, r2, r3
 80036bc:	2b0a      	cmp	r3, #10
 80036be:	d90b      	bls.n	80036d8 <HAL_FDCAN_Init+0xbc>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036c4:	2201      	movs	r2, #1
 80036c6:	431a      	orrs	r2, r3
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	225c      	movs	r2, #92	@ 0x5c
 80036d0:	2103      	movs	r1, #3
 80036d2:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 80036d4:	2301      	movs	r3, #1
 80036d6:	e0f9      	b.n	80038cc <HAL_FDCAN_Init+0x2b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	699b      	ldr	r3, [r3, #24]
 80036de:	2201      	movs	r2, #1
 80036e0:	4013      	ands	r3, r2
 80036e2:	d0e6      	beq.n	80036b2 <HAL_FDCAN_Init+0x96>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	699a      	ldr	r2, [r3, #24]
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	2102      	movs	r1, #2
 80036f0:	430a      	orrs	r2, r1
 80036f2:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4a76      	ldr	r2, [pc, #472]	@ (80038d4 <HAL_FDCAN_Init+0x2b8>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d103      	bne.n	8003706 <HAL_FDCAN_Init+0xea>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 80036fe:	4a76      	ldr	r2, [pc, #472]	@ (80038d8 <HAL_FDCAN_Init+0x2bc>)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	7c1b      	ldrb	r3, [r3, #16]
 800370a:	2b01      	cmp	r3, #1
 800370c:	d108      	bne.n	8003720 <HAL_FDCAN_Init+0x104>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	699a      	ldr	r2, [r3, #24]
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	2140      	movs	r1, #64	@ 0x40
 800371a:	438a      	bics	r2, r1
 800371c:	619a      	str	r2, [r3, #24]
 800371e:	e007      	b.n	8003730 <HAL_FDCAN_Init+0x114>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	699a      	ldr	r2, [r3, #24]
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	2140      	movs	r1, #64	@ 0x40
 800372c:	430a      	orrs	r2, r1
 800372e:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	7c5b      	ldrb	r3, [r3, #17]
 8003734:	2b01      	cmp	r3, #1
 8003736:	d109      	bne.n	800374c <HAL_FDCAN_Init+0x130>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	699a      	ldr	r2, [r3, #24]
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	2180      	movs	r1, #128	@ 0x80
 8003744:	01c9      	lsls	r1, r1, #7
 8003746:	430a      	orrs	r2, r1
 8003748:	619a      	str	r2, [r3, #24]
 800374a:	e007      	b.n	800375c <HAL_FDCAN_Init+0x140>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	699a      	ldr	r2, [r3, #24]
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4961      	ldr	r1, [pc, #388]	@ (80038dc <HAL_FDCAN_Init+0x2c0>)
 8003758:	400a      	ands	r2, r1
 800375a:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	7c9b      	ldrb	r3, [r3, #18]
 8003760:	2b01      	cmp	r3, #1
 8003762:	d108      	bne.n	8003776 <HAL_FDCAN_Init+0x15a>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	699a      	ldr	r2, [r3, #24]
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	495c      	ldr	r1, [pc, #368]	@ (80038e0 <HAL_FDCAN_Init+0x2c4>)
 8003770:	400a      	ands	r2, r1
 8003772:	619a      	str	r2, [r3, #24]
 8003774:	e008      	b.n	8003788 <HAL_FDCAN_Init+0x16c>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	699a      	ldr	r2, [r3, #24]
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	2180      	movs	r1, #128	@ 0x80
 8003782:	0149      	lsls	r1, r1, #5
 8003784:	430a      	orrs	r2, r1
 8003786:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	699b      	ldr	r3, [r3, #24]
 800378e:	4a55      	ldr	r2, [pc, #340]	@ (80038e4 <HAL_FDCAN_Init+0x2c8>)
 8003790:	4013      	ands	r3, r2
 8003792:	0019      	movs	r1, r3
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	689a      	ldr	r2, [r3, #8]
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	430a      	orrs	r2, r1
 800379e:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	699a      	ldr	r2, [r3, #24]
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	21a4      	movs	r1, #164	@ 0xa4
 80037ac:	438a      	bics	r2, r1
 80037ae:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	691a      	ldr	r2, [r3, #16]
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	2110      	movs	r1, #16
 80037bc:	438a      	bics	r2, r1
 80037be:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	68db      	ldr	r3, [r3, #12]
 80037c4:	2b01      	cmp	r3, #1
 80037c6:	d108      	bne.n	80037da <HAL_FDCAN_Init+0x1be>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	699a      	ldr	r2, [r3, #24]
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	2104      	movs	r1, #4
 80037d4:	430a      	orrs	r2, r1
 80037d6:	619a      	str	r2, [r3, #24]
 80037d8:	e02c      	b.n	8003834 <HAL_FDCAN_Init+0x218>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	68db      	ldr	r3, [r3, #12]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d028      	beq.n	8003834 <HAL_FDCAN_Init+0x218>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	68db      	ldr	r3, [r3, #12]
 80037e6:	2b02      	cmp	r3, #2
 80037e8:	d01c      	beq.n	8003824 <HAL_FDCAN_Init+0x208>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	699a      	ldr	r2, [r3, #24]
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	2180      	movs	r1, #128	@ 0x80
 80037f6:	430a      	orrs	r2, r1
 80037f8:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	691a      	ldr	r2, [r3, #16]
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	2110      	movs	r1, #16
 8003806:	430a      	orrs	r2, r1
 8003808:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	68db      	ldr	r3, [r3, #12]
 800380e:	2b03      	cmp	r3, #3
 8003810:	d110      	bne.n	8003834 <HAL_FDCAN_Init+0x218>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	699a      	ldr	r2, [r3, #24]
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	2120      	movs	r1, #32
 800381e:	430a      	orrs	r2, r1
 8003820:	619a      	str	r2, [r3, #24]
 8003822:	e007      	b.n	8003834 <HAL_FDCAN_Init+0x218>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	699a      	ldr	r2, [r3, #24]
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	2120      	movs	r1, #32
 8003830:	430a      	orrs	r2, r1
 8003832:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	699b      	ldr	r3, [r3, #24]
 8003838:	3b01      	subs	r3, #1
 800383a:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	69db      	ldr	r3, [r3, #28]
 8003840:	3b01      	subs	r3, #1
 8003842:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003844:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6a1b      	ldr	r3, [r3, #32]
 800384a:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800384c:	431a      	orrs	r2, r3
 800384e:	0011      	movs	r1, r2
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	695b      	ldr	r3, [r3, #20]
 8003854:	3b01      	subs	r3, #1
 8003856:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800385c:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800385e:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	689a      	ldr	r2, [r3, #8]
 8003864:	23c0      	movs	r3, #192	@ 0xc0
 8003866:	009b      	lsls	r3, r3, #2
 8003868:	429a      	cmp	r2, r3
 800386a:	d115      	bne.n	8003898 <HAL_FDCAN_Init+0x27c>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003870:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003876:	3b01      	subs	r3, #1
 8003878:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800387a:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003880:	3b01      	subs	r3, #1
 8003882:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003884:	431a      	orrs	r2, r3
 8003886:	0011      	movs	r1, r2
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800388c:	3b01      	subs	r3, #1
 800388e:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003894:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003896:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	22c0      	movs	r2, #192	@ 0xc0
 800389e:	5899      	ldr	r1, [r3, r2]
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	430a      	orrs	r2, r1
 80038aa:	21c0      	movs	r1, #192	@ 0xc0
 80038ac:	505a      	str	r2, [r3, r1]

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	0018      	movs	r0, r3
 80038b2:	f000 fbf3 	bl	800409c <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	2200      	movs	r2, #0
 80038ba:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2200      	movs	r2, #0
 80038c0:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	225c      	movs	r2, #92	@ 0x5c
 80038c6:	2101      	movs	r1, #1
 80038c8:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80038ca:	2300      	movs	r3, #0
}
 80038cc:	0018      	movs	r0, r3
 80038ce:	46bd      	mov	sp, r7
 80038d0:	b004      	add	sp, #16
 80038d2:	bd80      	pop	{r7, pc}
 80038d4:	40006400 	.word	0x40006400
 80038d8:	40006500 	.word	0x40006500
 80038dc:	ffffbfff 	.word	0xffffbfff
 80038e0:	ffffefff 	.word	0xffffefff
 80038e4:	fffffcff 	.word	0xfffffcff

080038e8 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b082      	sub	sp, #8
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	225c      	movs	r2, #92	@ 0x5c
 80038f4:	5c9b      	ldrb	r3, [r3, r2]
 80038f6:	b2db      	uxtb	r3, r3
 80038f8:	2b01      	cmp	r3, #1
 80038fa:	d110      	bne.n	800391e <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	225c      	movs	r2, #92	@ 0x5c
 8003900:	2102      	movs	r1, #2
 8003902:	5499      	strb	r1, [r3, r2]

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	699a      	ldr	r2, [r3, #24]
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	2101      	movs	r1, #1
 8003910:	438a      	bics	r2, r1
 8003912:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2200      	movs	r2, #0
 8003918:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 800391a:	2300      	movs	r3, #0
 800391c:	e006      	b.n	800392c <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003922:	2204      	movs	r2, #4
 8003924:	431a      	orrs	r2, r3
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800392a:	2301      	movs	r3, #1
  }
}
 800392c:	0018      	movs	r0, r3
 800392e:	46bd      	mov	sp, r7
 8003930:	b002      	add	sp, #8
 8003932:	bd80      	pop	{r7, pc}

08003934 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b086      	sub	sp, #24
 8003938:	af00      	add	r7, sp, #0
 800393a:	60f8      	str	r0, [r7, #12]
 800393c:	60b9      	str	r1, [r7, #8]
 800393e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	225c      	movs	r2, #92	@ 0x5c
 8003944:	5c9b      	ldrb	r3, [r3, r2]
 8003946:	b2db      	uxtb	r3, r3
 8003948:	2b02      	cmp	r3, #2
 800394a:	d12d      	bne.n	80039a8 <HAL_FDCAN_AddMessageToTxFifoQ+0x74>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	22c4      	movs	r2, #196	@ 0xc4
 8003952:	589a      	ldr	r2, [r3, r2]
 8003954:	2380      	movs	r3, #128	@ 0x80
 8003956:	039b      	lsls	r3, r3, #14
 8003958:	4013      	ands	r3, r2
 800395a:	d008      	beq.n	800396e <HAL_FDCAN_AddMessageToTxFifoQ+0x3a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003960:	2280      	movs	r2, #128	@ 0x80
 8003962:	0092      	lsls	r2, r2, #2
 8003964:	431a      	orrs	r2, r3
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800396a:	2301      	movs	r3, #1
 800396c:	e023      	b.n	80039b6 <HAL_FDCAN_AddMessageToTxFifoQ+0x82>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	22c4      	movs	r2, #196	@ 0xc4
 8003974:	589b      	ldr	r3, [r3, r2]
 8003976:	0c1b      	lsrs	r3, r3, #16
 8003978:	2203      	movs	r2, #3
 800397a:	4013      	ands	r3, r2
 800397c:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 800397e:	697b      	ldr	r3, [r7, #20]
 8003980:	687a      	ldr	r2, [r7, #4]
 8003982:	68b9      	ldr	r1, [r7, #8]
 8003984:	68f8      	ldr	r0, [r7, #12]
 8003986:	f000 fbf5 	bl	8004174 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	2101      	movs	r1, #1
 8003990:	697a      	ldr	r2, [r7, #20]
 8003992:	4091      	lsls	r1, r2
 8003994:	000a      	movs	r2, r1
 8003996:	21cc      	movs	r1, #204	@ 0xcc
 8003998:	505a      	str	r2, [r3, r1]

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 800399a:	2201      	movs	r2, #1
 800399c:	697b      	ldr	r3, [r7, #20]
 800399e:	409a      	lsls	r2, r3
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 80039a4:	2300      	movs	r3, #0
 80039a6:	e006      	b.n	80039b6 <HAL_FDCAN_AddMessageToTxFifoQ+0x82>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039ac:	2208      	movs	r2, #8
 80039ae:	431a      	orrs	r2, r3
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80039b4:	2301      	movs	r3, #1
  }
}
 80039b6:	0018      	movs	r0, r3
 80039b8:	46bd      	mov	sp, r7
 80039ba:	b006      	add	sp, #24
 80039bc:	bd80      	pop	{r7, pc}
	...

080039c0 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b08a      	sub	sp, #40	@ 0x28
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	60f8      	str	r0, [r7, #12]
 80039c8:	60b9      	str	r1, [r7, #8]
 80039ca:	607a      	str	r2, [r7, #4]
 80039cc:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 80039ce:	2300      	movs	r3, #0
 80039d0:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80039d2:	201b      	movs	r0, #27
 80039d4:	183b      	adds	r3, r7, r0
 80039d6:	68fa      	ldr	r2, [r7, #12]
 80039d8:	215c      	movs	r1, #92	@ 0x5c
 80039da:	5c52      	ldrb	r2, [r2, r1]
 80039dc:	701a      	strb	r2, [r3, #0]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 80039de:	183b      	adds	r3, r7, r0
 80039e0:	781b      	ldrb	r3, [r3, #0]
 80039e2:	2b02      	cmp	r3, #2
 80039e4:	d000      	beq.n	80039e8 <HAL_FDCAN_GetRxMessage+0x28>
 80039e6:	e0ec      	b.n	8003bc2 <HAL_FDCAN_GetRxMessage+0x202>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80039e8:	68bb      	ldr	r3, [r7, #8]
 80039ea:	2b40      	cmp	r3, #64	@ 0x40
 80039ec:	d137      	bne.n	8003a5e <HAL_FDCAN_GetRxMessage+0x9e>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	2290      	movs	r2, #144	@ 0x90
 80039f4:	589b      	ldr	r3, [r3, r2]
 80039f6:	220f      	movs	r2, #15
 80039f8:	4013      	ands	r3, r2
 80039fa:	d108      	bne.n	8003a0e <HAL_FDCAN_GetRxMessage+0x4e>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a00:	2280      	movs	r2, #128	@ 0x80
 8003a02:	0052      	lsls	r2, r2, #1
 8003a04:	431a      	orrs	r2, r3
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	e0e0      	b.n	8003bd0 <HAL_FDCAN_GetRxMessage+0x210>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	2290      	movs	r2, #144	@ 0x90
 8003a14:	589b      	ldr	r3, [r3, r2]
 8003a16:	0e1b      	lsrs	r3, r3, #24
 8003a18:	2201      	movs	r2, #1
 8003a1a:	4013      	ands	r3, r2
 8003a1c:	2b01      	cmp	r3, #1
 8003a1e:	d10a      	bne.n	8003a36 <HAL_FDCAN_GetRxMessage+0x76>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	2280      	movs	r2, #128	@ 0x80
 8003a26:	589b      	ldr	r3, [r3, r2]
 8003a28:	0a5b      	lsrs	r3, r3, #9
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	4013      	ands	r3, r2
 8003a2e:	2b01      	cmp	r3, #1
 8003a30:	d101      	bne.n	8003a36 <HAL_FDCAN_GetRxMessage+0x76>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8003a32:	2301      	movs	r3, #1
 8003a34:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	2290      	movs	r2, #144	@ 0x90
 8003a3c:	589b      	ldr	r3, [r3, r2]
 8003a3e:	0a1b      	lsrs	r3, r3, #8
 8003a40:	2203      	movs	r2, #3
 8003a42:	4013      	ands	r3, r2
 8003a44:	69fa      	ldr	r2, [r7, #28]
 8003a46:	18d3      	adds	r3, r2, r3
 8003a48:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8003a4e:	69fa      	ldr	r2, [r7, #28]
 8003a50:	0013      	movs	r3, r2
 8003a52:	00db      	lsls	r3, r3, #3
 8003a54:	189b      	adds	r3, r3, r2
 8003a56:	00db      	lsls	r3, r3, #3
 8003a58:	18cb      	adds	r3, r1, r3
 8003a5a:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a5c:	e036      	b.n	8003acc <HAL_FDCAN_GetRxMessage+0x10c>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	2298      	movs	r2, #152	@ 0x98
 8003a64:	589b      	ldr	r3, [r3, r2]
 8003a66:	220f      	movs	r2, #15
 8003a68:	4013      	ands	r3, r2
 8003a6a:	d108      	bne.n	8003a7e <HAL_FDCAN_GetRxMessage+0xbe>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a70:	2280      	movs	r2, #128	@ 0x80
 8003a72:	0052      	lsls	r2, r2, #1
 8003a74:	431a      	orrs	r2, r3
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	e0a8      	b.n	8003bd0 <HAL_FDCAN_GetRxMessage+0x210>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	2298      	movs	r2, #152	@ 0x98
 8003a84:	589b      	ldr	r3, [r3, r2]
 8003a86:	0e1b      	lsrs	r3, r3, #24
 8003a88:	2201      	movs	r2, #1
 8003a8a:	4013      	ands	r3, r2
 8003a8c:	2b01      	cmp	r3, #1
 8003a8e:	d10a      	bne.n	8003aa6 <HAL_FDCAN_GetRxMessage+0xe6>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	2280      	movs	r2, #128	@ 0x80
 8003a96:	589b      	ldr	r3, [r3, r2]
 8003a98:	0a1b      	lsrs	r3, r3, #8
 8003a9a:	2201      	movs	r2, #1
 8003a9c:	4013      	ands	r3, r2
 8003a9e:	2b01      	cmp	r3, #1
 8003aa0:	d101      	bne.n	8003aa6 <HAL_FDCAN_GetRxMessage+0xe6>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	2298      	movs	r2, #152	@ 0x98
 8003aac:	589b      	ldr	r3, [r3, r2]
 8003aae:	0a1b      	lsrs	r3, r3, #8
 8003ab0:	2203      	movs	r2, #3
 8003ab2:	4013      	ands	r3, r2
 8003ab4:	69fa      	ldr	r2, [r7, #28]
 8003ab6:	18d3      	adds	r3, r2, r3
 8003ab8:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8003abe:	69fa      	ldr	r2, [r7, #28]
 8003ac0:	0013      	movs	r3, r2
 8003ac2:	00db      	lsls	r3, r3, #3
 8003ac4:	189b      	adds	r3, r3, r2
 8003ac6:	00db      	lsls	r3, r3, #3
 8003ac8:	18cb      	adds	r3, r1, r3
 8003aca:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8003acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ace:	681a      	ldr	r2, [r3, #0]
 8003ad0:	2380      	movs	r3, #128	@ 0x80
 8003ad2:	05db      	lsls	r3, r3, #23
 8003ad4:	401a      	ands	r2, r3
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	685b      	ldr	r3, [r3, #4]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d107      	bne.n	8003af2 <HAL_FDCAN_GetRxMessage+0x132>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8003ae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	0c9b      	lsrs	r3, r3, #18
 8003ae8:	055b      	lsls	r3, r3, #21
 8003aea:	0d5a      	lsrs	r2, r3, #21
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	601a      	str	r2, [r3, #0]
 8003af0:	e005      	b.n	8003afe <HAL_FDCAN_GetRxMessage+0x13e>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8003af2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	00db      	lsls	r3, r3, #3
 8003af8:	08da      	lsrs	r2, r3, #3
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8003afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b00:	681a      	ldr	r2, [r3, #0]
 8003b02:	2380      	movs	r3, #128	@ 0x80
 8003b04:	059b      	lsls	r3, r3, #22
 8003b06:	401a      	ands	r2, r3
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8003b0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	0fdb      	lsrs	r3, r3, #31
 8003b12:	07da      	lsls	r2, r3, #31
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8003b18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b1a:	3304      	adds	r3, #4
 8003b1c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8003b1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	041b      	lsls	r3, r3, #16
 8003b24:	0c1a      	lsrs	r2, r3, #16
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8003b2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	0c1b      	lsrs	r3, r3, #16
 8003b30:	220f      	movs	r2, #15
 8003b32:	401a      	ands	r2, r3
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8003b38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b3a:	681a      	ldr	r2, [r3, #0]
 8003b3c:	2380      	movs	r3, #128	@ 0x80
 8003b3e:	035b      	lsls	r3, r3, #13
 8003b40:	401a      	ands	r2, r3
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8003b46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b48:	681a      	ldr	r2, [r3, #0]
 8003b4a:	2380      	movs	r3, #128	@ 0x80
 8003b4c:	039b      	lsls	r3, r3, #14
 8003b4e:	401a      	ands	r2, r3
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8003b54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	0e1b      	lsrs	r3, r3, #24
 8003b5a:	227f      	movs	r2, #127	@ 0x7f
 8003b5c:	401a      	ands	r2, r3
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8003b62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	0fda      	lsrs	r2, r3, #31
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8003b6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b6e:	3304      	adds	r3, #4
 8003b70:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8003b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b74:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8003b76:	2300      	movs	r3, #0
 8003b78:	623b      	str	r3, [r7, #32]
 8003b7a:	e00a      	b.n	8003b92 <HAL_FDCAN_GetRxMessage+0x1d2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8003b7c:	697a      	ldr	r2, [r7, #20]
 8003b7e:	6a3b      	ldr	r3, [r7, #32]
 8003b80:	18d2      	adds	r2, r2, r3
 8003b82:	6839      	ldr	r1, [r7, #0]
 8003b84:	6a3b      	ldr	r3, [r7, #32]
 8003b86:	18cb      	adds	r3, r1, r3
 8003b88:	7812      	ldrb	r2, [r2, #0]
 8003b8a:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8003b8c:	6a3b      	ldr	r3, [r7, #32]
 8003b8e:	3301      	adds	r3, #1
 8003b90:	623b      	str	r3, [r7, #32]
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	68db      	ldr	r3, [r3, #12]
 8003b96:	4a10      	ldr	r2, [pc, #64]	@ (8003bd8 <HAL_FDCAN_GetRxMessage+0x218>)
 8003b98:	5cd3      	ldrb	r3, [r2, r3]
 8003b9a:	001a      	movs	r2, r3
 8003b9c:	6a3b      	ldr	r3, [r7, #32]
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d3ec      	bcc.n	8003b7c <HAL_FDCAN_GetRxMessage+0x1bc>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8003ba2:	68bb      	ldr	r3, [r7, #8]
 8003ba4:	2b40      	cmp	r3, #64	@ 0x40
 8003ba6:	d105      	bne.n	8003bb4 <HAL_FDCAN_GetRxMessage+0x1f4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	2194      	movs	r1, #148	@ 0x94
 8003bae:	69fa      	ldr	r2, [r7, #28]
 8003bb0:	505a      	str	r2, [r3, r1]
 8003bb2:	e004      	b.n	8003bbe <HAL_FDCAN_GetRxMessage+0x1fe>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	219c      	movs	r1, #156	@ 0x9c
 8003bba:	69fa      	ldr	r2, [r7, #28]
 8003bbc:	505a      	str	r2, [r3, r1]
    }

    /* Return function status */
    return HAL_OK;
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	e006      	b.n	8003bd0 <HAL_FDCAN_GetRxMessage+0x210>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bc6:	2208      	movs	r2, #8
 8003bc8:	431a      	orrs	r2, r3
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8003bce:	2301      	movs	r3, #1
  }
}
 8003bd0:	0018      	movs	r0, r3
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	b00a      	add	sp, #40	@ 0x28
 8003bd6:	bd80      	pop	{r7, pc}
 8003bd8:	080089c4 	.word	0x080089c4

08003bdc <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b086      	sub	sp, #24
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	60f8      	str	r0, [r7, #12]
 8003be4:	60b9      	str	r1, [r7, #8]
 8003be6:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8003be8:	2017      	movs	r0, #23
 8003bea:	183b      	adds	r3, r7, r0
 8003bec:	68fa      	ldr	r2, [r7, #12]
 8003bee:	215c      	movs	r1, #92	@ 0x5c
 8003bf0:	5c52      	ldrb	r2, [r2, r1]
 8003bf2:	701a      	strb	r2, [r3, #0]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8003bf4:	0002      	movs	r2, r0
 8003bf6:	18bb      	adds	r3, r7, r2
 8003bf8:	781b      	ldrb	r3, [r3, #0]
 8003bfa:	2b01      	cmp	r3, #1
 8003bfc:	d004      	beq.n	8003c08 <HAL_FDCAN_ActivateNotification+0x2c>
 8003bfe:	18bb      	adds	r3, r7, r2
 8003c00:	781b      	ldrb	r3, [r3, #0]
 8003c02:	2b02      	cmp	r3, #2
 8003c04:	d000      	beq.n	8003c08 <HAL_FDCAN_ActivateNotification+0x2c>
 8003c06:	e0b4      	b.n	8003d72 <HAL_FDCAN_ActivateNotification+0x196>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c0e:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8003c10:	68bb      	ldr	r3, [r7, #8]
 8003c12:	2207      	movs	r2, #7
 8003c14:	4013      	ands	r3, r2
 8003c16:	d003      	beq.n	8003c20 <HAL_FDCAN_ActivateNotification+0x44>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8003c18:	693b      	ldr	r3, [r7, #16]
 8003c1a:	2201      	movs	r2, #1
 8003c1c:	4013      	ands	r3, r2
 8003c1e:	d034      	beq.n	8003c8a <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8003c20:	68bb      	ldr	r3, [r7, #8]
 8003c22:	2238      	movs	r2, #56	@ 0x38
 8003c24:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8003c26:	d003      	beq.n	8003c30 <HAL_FDCAN_ActivateNotification+0x54>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8003c28:	693b      	ldr	r3, [r7, #16]
 8003c2a:	2202      	movs	r2, #2
 8003c2c:	4013      	ands	r3, r2
 8003c2e:	d02c      	beq.n	8003c8a <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8003c30:	68ba      	ldr	r2, [r7, #8]
 8003c32:	23e0      	movs	r3, #224	@ 0xe0
 8003c34:	005b      	lsls	r3, r3, #1
 8003c36:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8003c38:	d003      	beq.n	8003c42 <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8003c3a:	693b      	ldr	r3, [r7, #16]
 8003c3c:	2204      	movs	r2, #4
 8003c3e:	4013      	ands	r3, r2
 8003c40:	d023      	beq.n	8003c8a <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8003c42:	68ba      	ldr	r2, [r7, #8]
 8003c44:	23f0      	movs	r3, #240	@ 0xf0
 8003c46:	015b      	lsls	r3, r3, #5
 8003c48:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8003c4a:	d003      	beq.n	8003c54 <HAL_FDCAN_ActivateNotification+0x78>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8003c4c:	693b      	ldr	r3, [r7, #16]
 8003c4e:	2208      	movs	r2, #8
 8003c50:	4013      	ands	r3, r2
 8003c52:	d01a      	beq.n	8003c8a <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8003c54:	68ba      	ldr	r2, [r7, #8]
 8003c56:	23e0      	movs	r3, #224	@ 0xe0
 8003c58:	021b      	lsls	r3, r3, #8
 8003c5a:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8003c5c:	d003      	beq.n	8003c66 <HAL_FDCAN_ActivateNotification+0x8a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8003c5e:	693b      	ldr	r3, [r7, #16]
 8003c60:	2210      	movs	r2, #16
 8003c62:	4013      	ands	r3, r2
 8003c64:	d011      	beq.n	8003c8a <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8003c66:	68ba      	ldr	r2, [r7, #8]
 8003c68:	23c0      	movs	r3, #192	@ 0xc0
 8003c6a:	029b      	lsls	r3, r3, #10
 8003c6c:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8003c6e:	d003      	beq.n	8003c78 <HAL_FDCAN_ActivateNotification+0x9c>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8003c70:	693b      	ldr	r3, [r7, #16]
 8003c72:	2220      	movs	r2, #32
 8003c74:	4013      	ands	r3, r2
 8003c76:	d008      	beq.n	8003c8a <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8003c78:	68ba      	ldr	r2, [r7, #8]
 8003c7a:	23fc      	movs	r3, #252	@ 0xfc
 8003c7c:	041b      	lsls	r3, r3, #16
 8003c7e:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8003c80:	d00b      	beq.n	8003c9a <HAL_FDCAN_ActivateNotification+0xbe>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8003c82:	693b      	ldr	r3, [r7, #16]
 8003c84:	2240      	movs	r2, #64	@ 0x40
 8003c86:	4013      	ands	r3, r2
 8003c88:	d107      	bne.n	8003c9a <HAL_FDCAN_ActivateNotification+0xbe>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	2101      	movs	r1, #1
 8003c96:	430a      	orrs	r2, r1
 8003c98:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8003c9a:	68bb      	ldr	r3, [r7, #8]
 8003c9c:	2207      	movs	r2, #7
 8003c9e:	4013      	ands	r3, r2
 8003ca0:	d003      	beq.n	8003caa <HAL_FDCAN_ActivateNotification+0xce>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8003ca2:	693b      	ldr	r3, [r7, #16]
 8003ca4:	2201      	movs	r2, #1
 8003ca6:	4013      	ands	r3, r2
 8003ca8:	d134      	bne.n	8003d14 <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8003caa:	68bb      	ldr	r3, [r7, #8]
 8003cac:	2238      	movs	r2, #56	@ 0x38
 8003cae:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8003cb0:	d003      	beq.n	8003cba <HAL_FDCAN_ActivateNotification+0xde>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	2202      	movs	r2, #2
 8003cb6:	4013      	ands	r3, r2
 8003cb8:	d12c      	bne.n	8003d14 <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8003cba:	68ba      	ldr	r2, [r7, #8]
 8003cbc:	23e0      	movs	r3, #224	@ 0xe0
 8003cbe:	005b      	lsls	r3, r3, #1
 8003cc0:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8003cc2:	d003      	beq.n	8003ccc <HAL_FDCAN_ActivateNotification+0xf0>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8003cc4:	693b      	ldr	r3, [r7, #16]
 8003cc6:	2204      	movs	r2, #4
 8003cc8:	4013      	ands	r3, r2
 8003cca:	d123      	bne.n	8003d14 <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8003ccc:	68ba      	ldr	r2, [r7, #8]
 8003cce:	23f0      	movs	r3, #240	@ 0xf0
 8003cd0:	015b      	lsls	r3, r3, #5
 8003cd2:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8003cd4:	d003      	beq.n	8003cde <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8003cd6:	693b      	ldr	r3, [r7, #16]
 8003cd8:	2208      	movs	r2, #8
 8003cda:	4013      	ands	r3, r2
 8003cdc:	d11a      	bne.n	8003d14 <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8003cde:	68ba      	ldr	r2, [r7, #8]
 8003ce0:	23e0      	movs	r3, #224	@ 0xe0
 8003ce2:	021b      	lsls	r3, r3, #8
 8003ce4:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8003ce6:	d003      	beq.n	8003cf0 <HAL_FDCAN_ActivateNotification+0x114>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8003ce8:	693b      	ldr	r3, [r7, #16]
 8003cea:	2210      	movs	r2, #16
 8003cec:	4013      	ands	r3, r2
 8003cee:	d111      	bne.n	8003d14 <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8003cf0:	68ba      	ldr	r2, [r7, #8]
 8003cf2:	23c0      	movs	r3, #192	@ 0xc0
 8003cf4:	029b      	lsls	r3, r3, #10
 8003cf6:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8003cf8:	d003      	beq.n	8003d02 <HAL_FDCAN_ActivateNotification+0x126>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8003cfa:	693b      	ldr	r3, [r7, #16]
 8003cfc:	2220      	movs	r2, #32
 8003cfe:	4013      	ands	r3, r2
 8003d00:	d108      	bne.n	8003d14 <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8003d02:	68ba      	ldr	r2, [r7, #8]
 8003d04:	23fc      	movs	r3, #252	@ 0xfc
 8003d06:	041b      	lsls	r3, r3, #16
 8003d08:	4013      	ands	r3, r2
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8003d0a:	d00b      	beq.n	8003d24 <HAL_FDCAN_ActivateNotification+0x148>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8003d0c:	693b      	ldr	r3, [r7, #16]
 8003d0e:	2240      	movs	r2, #64	@ 0x40
 8003d10:	4013      	ands	r3, r2
 8003d12:	d007      	beq.n	8003d24 <HAL_FDCAN_ActivateNotification+0x148>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	2102      	movs	r1, #2
 8003d20:	430a      	orrs	r2, r1
 8003d22:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8003d24:	68bb      	ldr	r3, [r7, #8]
 8003d26:	2280      	movs	r2, #128	@ 0x80
 8003d28:	4013      	ands	r3, r2
 8003d2a:	d009      	beq.n	8003d40 <HAL_FDCAN_ActivateNotification+0x164>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	22dc      	movs	r2, #220	@ 0xdc
 8003d32:	5899      	ldr	r1, [r3, r2]
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	687a      	ldr	r2, [r7, #4]
 8003d3a:	430a      	orrs	r2, r1
 8003d3c:	21dc      	movs	r1, #220	@ 0xdc
 8003d3e:	505a      	str	r2, [r3, r1]
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8003d40:	68ba      	ldr	r2, [r7, #8]
 8003d42:	2380      	movs	r3, #128	@ 0x80
 8003d44:	005b      	lsls	r3, r3, #1
 8003d46:	4013      	ands	r3, r2
 8003d48:	d009      	beq.n	8003d5e <HAL_FDCAN_ActivateNotification+0x182>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	22e0      	movs	r2, #224	@ 0xe0
 8003d50:	5899      	ldr	r1, [r3, r2]
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	687a      	ldr	r2, [r7, #4]
 8003d58:	430a      	orrs	r2, r1
 8003d5a:	21e0      	movs	r1, #224	@ 0xe0
 8003d5c:	505a      	str	r2, [r3, r1]
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	68ba      	ldr	r2, [r7, #8]
 8003d6a:	430a      	orrs	r2, r1
 8003d6c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return function status */
    return HAL_OK;
 8003d6e:	2300      	movs	r3, #0
 8003d70:	e006      	b.n	8003d80 <HAL_FDCAN_ActivateNotification+0x1a4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d76:	2202      	movs	r2, #2
 8003d78:	431a      	orrs	r2, r3
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8003d7e:	2301      	movs	r3, #1
  }
}
 8003d80:	0018      	movs	r0, r3
 8003d82:	46bd      	mov	sp, r7
 8003d84:	b006      	add	sp, #24
 8003d86:	bd80      	pop	{r7, pc}

08003d88 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b08c      	sub	sp, #48	@ 0x30
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003d96:	23e0      	movs	r3, #224	@ 0xe0
 8003d98:	015b      	lsls	r3, r3, #5
 8003d9a:	4013      	ands	r3, r2
 8003d9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003da4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003da6:	4013      	ands	r3, r2
 8003da8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003db0:	2207      	movs	r2, #7
 8003db2:	4013      	ands	r3, r2
 8003db4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003dbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dbe:	4013      	ands	r3, r2
 8003dc0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003dc8:	2238      	movs	r2, #56	@ 0x38
 8003dca:	4013      	ands	r3, r2
 8003dcc:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003dd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dd6:	4013      	ands	r3, r2
 8003dd8:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003de0:	23f1      	movs	r3, #241	@ 0xf1
 8003de2:	041b      	lsls	r3, r3, #16
 8003de4:	4013      	ands	r3, r2
 8003de6:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003dee:	6a3b      	ldr	r3, [r7, #32]
 8003df0:	4013      	ands	r3, r2
 8003df2:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003dfa:	23e0      	movs	r3, #224	@ 0xe0
 8003dfc:	031b      	lsls	r3, r3, #12
 8003dfe:	4013      	ands	r3, r2
 8003e00:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003e08:	69fb      	ldr	r3, [r7, #28]
 8003e0a:	4013      	ands	r3, r2
 8003e0c:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e14:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e1c:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8003e1e:	697b      	ldr	r3, [r7, #20]
 8003e20:	2240      	movs	r2, #64	@ 0x40
 8003e22:	4013      	ands	r3, r2
 8003e24:	d00b      	beq.n	8003e3e <HAL_FDCAN_IRQHandler+0xb6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8003e26:	69bb      	ldr	r3, [r7, #24]
 8003e28:	2240      	movs	r2, #64	@ 0x40
 8003e2a:	4013      	ands	r3, r2
 8003e2c:	d007      	beq.n	8003e3e <HAL_FDCAN_IRQHandler+0xb6>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	2240      	movs	r2, #64	@ 0x40
 8003e34:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	0018      	movs	r0, r3
 8003e3a:	f000 f916 	bl	800406a <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8003e3e:	697a      	ldr	r2, [r7, #20]
 8003e40:	2380      	movs	r3, #128	@ 0x80
 8003e42:	005b      	lsls	r3, r3, #1
 8003e44:	4013      	ands	r3, r2
 8003e46:	d01b      	beq.n	8003e80 <HAL_FDCAN_IRQHandler+0xf8>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8003e48:	69ba      	ldr	r2, [r7, #24]
 8003e4a:	2380      	movs	r3, #128	@ 0x80
 8003e4c:	005b      	lsls	r3, r3, #1
 8003e4e:	4013      	ands	r3, r2
 8003e50:	d016      	beq.n	8003e80 <HAL_FDCAN_IRQHandler+0xf8>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	22d8      	movs	r2, #216	@ 0xd8
 8003e58:	589b      	ldr	r3, [r3, r2]
 8003e5a:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	22e0      	movs	r2, #224	@ 0xe0
 8003e62:	589a      	ldr	r2, [r3, r2]
 8003e64:	693b      	ldr	r3, [r7, #16]
 8003e66:	4013      	ands	r3, r2
 8003e68:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	2280      	movs	r2, #128	@ 0x80
 8003e70:	0052      	lsls	r2, r2, #1
 8003e72:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8003e74:	693a      	ldr	r2, [r7, #16]
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	0011      	movs	r1, r2
 8003e7a:	0018      	movs	r0, r3
 8003e7c:	f000 f8dc 	bl	8004038 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8003e80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d009      	beq.n	8003e9a <HAL_FDCAN_IRQHandler+0x112>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003e8c:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8003e8e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	0011      	movs	r1, r2
 8003e94:	0018      	movs	r0, r3
 8003e96:	f000 f8ac 	bl	8003ff2 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8003e9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d009      	beq.n	8003eb4 <HAL_FDCAN_IRQHandler+0x12c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003ea6:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8003ea8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	0011      	movs	r1, r2
 8003eae:	0018      	movs	r0, r3
 8003eb0:	f7fd fe48 	bl	8001b44 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8003eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d009      	beq.n	8003ece <HAL_FDCAN_IRQHandler+0x146>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ec0:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8003ec2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	0011      	movs	r1, r2
 8003ec8:	0018      	movs	r0, r3
 8003eca:	f000 f89b 	bl	8004004 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8003ece:	697a      	ldr	r2, [r7, #20]
 8003ed0:	2380      	movs	r3, #128	@ 0x80
 8003ed2:	009b      	lsls	r3, r3, #2
 8003ed4:	4013      	ands	r3, r2
 8003ed6:	d00d      	beq.n	8003ef4 <HAL_FDCAN_IRQHandler+0x16c>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8003ed8:	69ba      	ldr	r2, [r7, #24]
 8003eda:	2380      	movs	r3, #128	@ 0x80
 8003edc:	009b      	lsls	r3, r3, #2
 8003ede:	4013      	ands	r3, r2
 8003ee0:	d008      	beq.n	8003ef4 <HAL_FDCAN_IRQHandler+0x16c>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	2280      	movs	r2, #128	@ 0x80
 8003ee8:	0092      	lsls	r2, r2, #2
 8003eea:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	0018      	movs	r0, r3
 8003ef0:	f000 f891 	bl	8004016 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8003ef4:	697b      	ldr	r3, [r7, #20]
 8003ef6:	2280      	movs	r2, #128	@ 0x80
 8003ef8:	4013      	ands	r3, r2
 8003efa:	d019      	beq.n	8003f30 <HAL_FDCAN_IRQHandler+0x1a8>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 8003efc:	69bb      	ldr	r3, [r7, #24]
 8003efe:	2280      	movs	r2, #128	@ 0x80
 8003f00:	4013      	ands	r3, r2
 8003f02:	d015      	beq.n	8003f30 <HAL_FDCAN_IRQHandler+0x1a8>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	22d4      	movs	r2, #212	@ 0xd4
 8003f0a:	589b      	ldr	r3, [r3, r2]
 8003f0c:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	22dc      	movs	r2, #220	@ 0xdc
 8003f14:	589a      	ldr	r2, [r3, r2]
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	4013      	ands	r3, r2
 8003f1a:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	2280      	movs	r2, #128	@ 0x80
 8003f22:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8003f24:	68fa      	ldr	r2, [r7, #12]
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	0011      	movs	r1, r2
 8003f2a:	0018      	movs	r0, r3
 8003f2c:	f000 f87b 	bl	8004026 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8003f30:	697a      	ldr	r2, [r7, #20]
 8003f32:	2380      	movs	r3, #128	@ 0x80
 8003f34:	019b      	lsls	r3, r3, #6
 8003f36:	4013      	ands	r3, r2
 8003f38:	d00d      	beq.n	8003f56 <HAL_FDCAN_IRQHandler+0x1ce>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8003f3a:	69ba      	ldr	r2, [r7, #24]
 8003f3c:	2380      	movs	r3, #128	@ 0x80
 8003f3e:	019b      	lsls	r3, r3, #6
 8003f40:	4013      	ands	r3, r2
 8003f42:	d008      	beq.n	8003f56 <HAL_FDCAN_IRQHandler+0x1ce>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	2280      	movs	r2, #128	@ 0x80
 8003f4a:	0192      	lsls	r2, r2, #6
 8003f4c:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	0018      	movs	r0, r3
 8003f52:	f000 f87a 	bl	800404a <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8003f56:	697a      	ldr	r2, [r7, #20]
 8003f58:	2380      	movs	r3, #128	@ 0x80
 8003f5a:	021b      	lsls	r3, r3, #8
 8003f5c:	4013      	ands	r3, r2
 8003f5e:	d00d      	beq.n	8003f7c <HAL_FDCAN_IRQHandler+0x1f4>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8003f60:	69ba      	ldr	r2, [r7, #24]
 8003f62:	2380      	movs	r3, #128	@ 0x80
 8003f64:	021b      	lsls	r3, r3, #8
 8003f66:	4013      	ands	r3, r2
 8003f68:	d008      	beq.n	8003f7c <HAL_FDCAN_IRQHandler+0x1f4>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	2280      	movs	r2, #128	@ 0x80
 8003f70:	0212      	lsls	r2, r2, #8
 8003f72:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	0018      	movs	r0, r3
 8003f78:	f000 f86f 	bl	800405a <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8003f7c:	697a      	ldr	r2, [r7, #20]
 8003f7e:	2380      	movs	r3, #128	@ 0x80
 8003f80:	01db      	lsls	r3, r3, #7
 8003f82:	4013      	ands	r3, r2
 8003f84:	d00f      	beq.n	8003fa6 <HAL_FDCAN_IRQHandler+0x21e>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8003f86:	69ba      	ldr	r2, [r7, #24]
 8003f88:	2380      	movs	r3, #128	@ 0x80
 8003f8a:	01db      	lsls	r3, r3, #7
 8003f8c:	4013      	ands	r3, r2
 8003f8e:	d00a      	beq.n	8003fa6 <HAL_FDCAN_IRQHandler+0x21e>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	2280      	movs	r2, #128	@ 0x80
 8003f96:	01d2      	lsls	r2, r2, #7
 8003f98:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f9e:	2280      	movs	r2, #128	@ 0x80
 8003fa0:	431a      	orrs	r2, r3
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8003fa6:	69fb      	ldr	r3, [r7, #28]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d009      	beq.n	8003fc0 <HAL_FDCAN_IRQHandler+0x238>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	69fa      	ldr	r2, [r7, #28]
 8003fb2:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8003fb4:	69fa      	ldr	r2, [r7, #28]
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	0011      	movs	r1, r2
 8003fba:	0018      	movs	r0, r3
 8003fbc:	f000 f865 	bl	800408a <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8003fc0:	6a3b      	ldr	r3, [r7, #32]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d009      	beq.n	8003fda <HAL_FDCAN_IRQHandler+0x252>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	6a3a      	ldr	r2, [r7, #32]
 8003fcc:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003fd2:	6a3b      	ldr	r3, [r7, #32]
 8003fd4:	431a      	orrs	r2, r3
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d003      	beq.n	8003fea <HAL_FDCAN_IRQHandler+0x262>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	0018      	movs	r0, r3
 8003fe6:	f000 f848 	bl	800407a <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8003fea:	46c0      	nop			@ (mov r8, r8)
 8003fec:	46bd      	mov	sp, r7
 8003fee:	b00c      	add	sp, #48	@ 0x30
 8003ff0:	bd80      	pop	{r7, pc}

08003ff2 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8003ff2:	b580      	push	{r7, lr}
 8003ff4:	b082      	sub	sp, #8
 8003ff6:	af00      	add	r7, sp, #0
 8003ff8:	6078      	str	r0, [r7, #4]
 8003ffa:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8003ffc:	46c0      	nop			@ (mov r8, r8)
 8003ffe:	46bd      	mov	sp, r7
 8004000:	b002      	add	sp, #8
 8004002:	bd80      	pop	{r7, pc}

08004004 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	b082      	sub	sp, #8
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
 800400c:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 800400e:	46c0      	nop			@ (mov r8, r8)
 8004010:	46bd      	mov	sp, r7
 8004012:	b002      	add	sp, #8
 8004014:	bd80      	pop	{r7, pc}

08004016 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004016:	b580      	push	{r7, lr}
 8004018:	b082      	sub	sp, #8
 800401a:	af00      	add	r7, sp, #0
 800401c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 800401e:	46c0      	nop			@ (mov r8, r8)
 8004020:	46bd      	mov	sp, r7
 8004022:	b002      	add	sp, #8
 8004024:	bd80      	pop	{r7, pc}

08004026 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8004026:	b580      	push	{r7, lr}
 8004028:	b082      	sub	sp, #8
 800402a:	af00      	add	r7, sp, #0
 800402c:	6078      	str	r0, [r7, #4]
 800402e:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8004030:	46c0      	nop			@ (mov r8, r8)
 8004032:	46bd      	mov	sp, r7
 8004034:	b002      	add	sp, #8
 8004036:	bd80      	pop	{r7, pc}

08004038 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b082      	sub	sp, #8
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
 8004040:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8004042:	46c0      	nop			@ (mov r8, r8)
 8004044:	46bd      	mov	sp, r7
 8004046:	b002      	add	sp, #8
 8004048:	bd80      	pop	{r7, pc}

0800404a <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800404a:	b580      	push	{r7, lr}
 800404c:	b082      	sub	sp, #8
 800404e:	af00      	add	r7, sp, #0
 8004050:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8004052:	46c0      	nop			@ (mov r8, r8)
 8004054:	46bd      	mov	sp, r7
 8004056:	b002      	add	sp, #8
 8004058:	bd80      	pop	{r7, pc}

0800405a <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800405a:	b580      	push	{r7, lr}
 800405c:	b082      	sub	sp, #8
 800405e:	af00      	add	r7, sp, #0
 8004060:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8004062:	46c0      	nop			@ (mov r8, r8)
 8004064:	46bd      	mov	sp, r7
 8004066:	b002      	add	sp, #8
 8004068:	bd80      	pop	{r7, pc}

0800406a <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800406a:	b580      	push	{r7, lr}
 800406c:	b082      	sub	sp, #8
 800406e:	af00      	add	r7, sp, #0
 8004070:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8004072:	46c0      	nop			@ (mov r8, r8)
 8004074:	46bd      	mov	sp, r7
 8004076:	b002      	add	sp, #8
 8004078:	bd80      	pop	{r7, pc}

0800407a <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800407a:	b580      	push	{r7, lr}
 800407c:	b082      	sub	sp, #8
 800407e:	af00      	add	r7, sp, #0
 8004080:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8004082:	46c0      	nop			@ (mov r8, r8)
 8004084:	46bd      	mov	sp, r7
 8004086:	b002      	add	sp, #8
 8004088:	bd80      	pop	{r7, pc}

0800408a <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 800408a:	b580      	push	{r7, lr}
 800408c:	b082      	sub	sp, #8
 800408e:	af00      	add	r7, sp, #0
 8004090:	6078      	str	r0, [r7, #4]
 8004092:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8004094:	46c0      	nop			@ (mov r8, r8)
 8004096:	46bd      	mov	sp, r7
 8004098:	b002      	add	sp, #8
 800409a:	bd80      	pop	{r7, pc}

0800409c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b084      	sub	sp, #16
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 80040a4:	4b2f      	ldr	r3, [pc, #188]	@ (8004164 <FDCAN_CalcultateRamBlockAddresses+0xc8>)
 80040a6:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	4a2e      	ldr	r2, [pc, #184]	@ (8004168 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d105      	bne.n	80040be <FDCAN_CalcultateRamBlockAddresses+0x22>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 80040b2:	68bb      	ldr	r3, [r7, #8]
 80040b4:	22d4      	movs	r2, #212	@ 0xd4
 80040b6:	0092      	lsls	r2, r2, #2
 80040b8:	4694      	mov	ip, r2
 80040ba:	4463      	add	r3, ip
 80040bc:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	68ba      	ldr	r2, [r7, #8]
 80040c2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	2280      	movs	r2, #128	@ 0x80
 80040ca:	589b      	ldr	r3, [r3, r2]
 80040cc:	4a27      	ldr	r2, [pc, #156]	@ (800416c <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 80040ce:	4013      	ands	r3, r2
 80040d0:	0019      	movs	r1, r3
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040d6:	041a      	lsls	r2, r3, #16
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	430a      	orrs	r2, r1
 80040de:	2180      	movs	r1, #128	@ 0x80
 80040e0:	505a      	str	r2, [r3, r1]

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 80040e2:	68bb      	ldr	r3, [r7, #8]
 80040e4:	3370      	adds	r3, #112	@ 0x70
 80040e6:	001a      	movs	r2, r3
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	2280      	movs	r2, #128	@ 0x80
 80040f2:	589b      	ldr	r3, [r3, r2]
 80040f4:	4a1e      	ldr	r2, [pc, #120]	@ (8004170 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 80040f6:	4013      	ands	r3, r2
 80040f8:	0019      	movs	r1, r3
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040fe:	061a      	lsls	r2, r3, #24
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	430a      	orrs	r2, r1
 8004106:	2180      	movs	r1, #128	@ 0x80
 8004108:	505a      	str	r2, [r3, r1]

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 800410a:	68bb      	ldr	r3, [r7, #8]
 800410c:	33b0      	adds	r3, #176	@ 0xb0
 800410e:	001a      	movs	r2, r3
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8004114:	68bb      	ldr	r3, [r7, #8]
 8004116:	3389      	adds	r3, #137	@ 0x89
 8004118:	33ff      	adds	r3, #255	@ 0xff
 800411a:	001a      	movs	r2, r3
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8004120:	68bb      	ldr	r3, [r7, #8]
 8004122:	2298      	movs	r2, #152	@ 0x98
 8004124:	0092      	lsls	r2, r2, #2
 8004126:	189a      	adds	r2, r3, r2
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 800412c:	68bb      	ldr	r3, [r7, #8]
 800412e:	229e      	movs	r2, #158	@ 0x9e
 8004130:	0092      	lsls	r2, r2, #2
 8004132:	189a      	adds	r2, r3, r2
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8004138:	68bb      	ldr	r3, [r7, #8]
 800413a:	60fb      	str	r3, [r7, #12]
 800413c:	e005      	b.n	800414a <FDCAN_CalcultateRamBlockAddresses+0xae>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	2200      	movs	r2, #0
 8004142:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	3304      	adds	r3, #4
 8004148:	60fb      	str	r3, [r7, #12]
 800414a:	68bb      	ldr	r3, [r7, #8]
 800414c:	22d4      	movs	r2, #212	@ 0xd4
 800414e:	0092      	lsls	r2, r2, #2
 8004150:	4694      	mov	ip, r2
 8004152:	4463      	add	r3, ip
 8004154:	68fa      	ldr	r2, [r7, #12]
 8004156:	429a      	cmp	r2, r3
 8004158:	d3f1      	bcc.n	800413e <FDCAN_CalcultateRamBlockAddresses+0xa2>
  }
}
 800415a:	46c0      	nop			@ (mov r8, r8)
 800415c:	46c0      	nop			@ (mov r8, r8)
 800415e:	46bd      	mov	sp, r7
 8004160:	b004      	add	sp, #16
 8004162:	bd80      	pop	{r7, pc}
 8004164:	4000b400 	.word	0x4000b400
 8004168:	40006800 	.word	0x40006800
 800416c:	ffe0ffff 	.word	0xffe0ffff
 8004170:	f0ffffff 	.word	0xf0ffffff

08004174 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b088      	sub	sp, #32
 8004178:	af00      	add	r7, sp, #0
 800417a:	60f8      	str	r0, [r7, #12]
 800417c:	60b9      	str	r1, [r7, #8]
 800417e:	607a      	str	r2, [r7, #4]
 8004180:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8004182:	68bb      	ldr	r3, [r7, #8]
 8004184:	685b      	ldr	r3, [r3, #4]
 8004186:	2b00      	cmp	r3, #0
 8004188:	d10a      	bne.n	80041a0 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800418a:	68bb      	ldr	r3, [r7, #8]
 800418c:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 800418e:	68bb      	ldr	r3, [r7, #8]
 8004190:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8004192:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8004194:	68bb      	ldr	r3, [r7, #8]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800419a:	4313      	orrs	r3, r2
 800419c:	61fb      	str	r3, [r7, #28]
 800419e:	e00b      	b.n	80041b8 <FDCAN_CopyMessageToRAM+0x44>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80041a0:	68bb      	ldr	r3, [r7, #8]
 80041a2:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 80041a4:	68bb      	ldr	r3, [r7, #8]
 80041a6:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 80041a8:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 80041aa:	68bb      	ldr	r3, [r7, #8]
 80041ac:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 80041ae:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80041b0:	2280      	movs	r2, #128	@ 0x80
 80041b2:	05d2      	lsls	r2, r2, #23
 80041b4:	4313      	orrs	r3, r2
 80041b6:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80041b8:	68bb      	ldr	r3, [r7, #8]
 80041ba:	6a1b      	ldr	r3, [r3, #32]
 80041bc:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 80041be:	68bb      	ldr	r3, [r7, #8]
 80041c0:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80041c2:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 80041c4:	68bb      	ldr	r3, [r7, #8]
 80041c6:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 80041c8:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 80041ca:	68bb      	ldr	r3, [r7, #8]
 80041cc:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 80041ce:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 80041d0:	68bb      	ldr	r3, [r7, #8]
 80041d2:	68db      	ldr	r3, [r3, #12]
 80041d4:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80041d6:	4313      	orrs	r3, r2
 80041d8:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80041de:	683a      	ldr	r2, [r7, #0]
 80041e0:	0013      	movs	r3, r2
 80041e2:	00db      	lsls	r3, r3, #3
 80041e4:	189b      	adds	r3, r3, r2
 80041e6:	00db      	lsls	r3, r3, #3
 80041e8:	18cb      	adds	r3, r1, r3
 80041ea:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 80041ec:	69bb      	ldr	r3, [r7, #24]
 80041ee:	69fa      	ldr	r2, [r7, #28]
 80041f0:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80041f2:	69bb      	ldr	r3, [r7, #24]
 80041f4:	3304      	adds	r3, #4
 80041f6:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 80041f8:	69bb      	ldr	r3, [r7, #24]
 80041fa:	693a      	ldr	r2, [r7, #16]
 80041fc:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80041fe:	69bb      	ldr	r3, [r7, #24]
 8004200:	3304      	adds	r3, #4
 8004202:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8004204:	2300      	movs	r3, #0
 8004206:	617b      	str	r3, [r7, #20]
 8004208:	e020      	b.n	800424c <FDCAN_CopyMessageToRAM+0xd8>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800420a:	697b      	ldr	r3, [r7, #20]
 800420c:	3303      	adds	r3, #3
 800420e:	687a      	ldr	r2, [r7, #4]
 8004210:	18d3      	adds	r3, r2, r3
 8004212:	781b      	ldrb	r3, [r3, #0]
 8004214:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8004216:	697b      	ldr	r3, [r7, #20]
 8004218:	3302      	adds	r3, #2
 800421a:	6879      	ldr	r1, [r7, #4]
 800421c:	18cb      	adds	r3, r1, r3
 800421e:	781b      	ldrb	r3, [r3, #0]
 8004220:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8004222:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8004224:	697b      	ldr	r3, [r7, #20]
 8004226:	3301      	adds	r3, #1
 8004228:	6879      	ldr	r1, [r7, #4]
 800422a:	18cb      	adds	r3, r1, r3
 800422c:	781b      	ldrb	r3, [r3, #0]
 800422e:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8004230:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8004232:	6879      	ldr	r1, [r7, #4]
 8004234:	697a      	ldr	r2, [r7, #20]
 8004236:	188a      	adds	r2, r1, r2
 8004238:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800423a:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800423c:	69bb      	ldr	r3, [r7, #24]
 800423e:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8004240:	69bb      	ldr	r3, [r7, #24]
 8004242:	3304      	adds	r3, #4
 8004244:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8004246:	697b      	ldr	r3, [r7, #20]
 8004248:	3304      	adds	r3, #4
 800424a:	617b      	str	r3, [r7, #20]
 800424c:	68bb      	ldr	r3, [r7, #8]
 800424e:	68db      	ldr	r3, [r3, #12]
 8004250:	4a05      	ldr	r2, [pc, #20]	@ (8004268 <FDCAN_CopyMessageToRAM+0xf4>)
 8004252:	5cd3      	ldrb	r3, [r2, r3]
 8004254:	001a      	movs	r2, r3
 8004256:	697b      	ldr	r3, [r7, #20]
 8004258:	4293      	cmp	r3, r2
 800425a:	d3d6      	bcc.n	800420a <FDCAN_CopyMessageToRAM+0x96>
  }
}
 800425c:	46c0      	nop			@ (mov r8, r8)
 800425e:	46c0      	nop			@ (mov r8, r8)
 8004260:	46bd      	mov	sp, r7
 8004262:	b008      	add	sp, #32
 8004264:	bd80      	pop	{r7, pc}
 8004266:	46c0      	nop			@ (mov r8, r8)
 8004268:	080089c4 	.word	0x080089c4

0800426c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b086      	sub	sp, #24
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
 8004274:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004276:	2300      	movs	r3, #0
 8004278:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800427a:	e14d      	b.n	8004518 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	2101      	movs	r1, #1
 8004282:	697a      	ldr	r2, [r7, #20]
 8004284:	4091      	lsls	r1, r2
 8004286:	000a      	movs	r2, r1
 8004288:	4013      	ands	r3, r2
 800428a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	2b00      	cmp	r3, #0
 8004290:	d100      	bne.n	8004294 <HAL_GPIO_Init+0x28>
 8004292:	e13e      	b.n	8004512 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	685b      	ldr	r3, [r3, #4]
 8004298:	2203      	movs	r2, #3
 800429a:	4013      	ands	r3, r2
 800429c:	2b01      	cmp	r3, #1
 800429e:	d005      	beq.n	80042ac <HAL_GPIO_Init+0x40>
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	685b      	ldr	r3, [r3, #4]
 80042a4:	2203      	movs	r2, #3
 80042a6:	4013      	ands	r3, r2
 80042a8:	2b02      	cmp	r3, #2
 80042aa:	d130      	bne.n	800430e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	689b      	ldr	r3, [r3, #8]
 80042b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80042b2:	697b      	ldr	r3, [r7, #20]
 80042b4:	005b      	lsls	r3, r3, #1
 80042b6:	2203      	movs	r2, #3
 80042b8:	409a      	lsls	r2, r3
 80042ba:	0013      	movs	r3, r2
 80042bc:	43da      	mvns	r2, r3
 80042be:	693b      	ldr	r3, [r7, #16]
 80042c0:	4013      	ands	r3, r2
 80042c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	68da      	ldr	r2, [r3, #12]
 80042c8:	697b      	ldr	r3, [r7, #20]
 80042ca:	005b      	lsls	r3, r3, #1
 80042cc:	409a      	lsls	r2, r3
 80042ce:	0013      	movs	r3, r2
 80042d0:	693a      	ldr	r2, [r7, #16]
 80042d2:	4313      	orrs	r3, r2
 80042d4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	693a      	ldr	r2, [r7, #16]
 80042da:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80042e2:	2201      	movs	r2, #1
 80042e4:	697b      	ldr	r3, [r7, #20]
 80042e6:	409a      	lsls	r2, r3
 80042e8:	0013      	movs	r3, r2
 80042ea:	43da      	mvns	r2, r3
 80042ec:	693b      	ldr	r3, [r7, #16]
 80042ee:	4013      	ands	r3, r2
 80042f0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80042f2:	683b      	ldr	r3, [r7, #0]
 80042f4:	685b      	ldr	r3, [r3, #4]
 80042f6:	091b      	lsrs	r3, r3, #4
 80042f8:	2201      	movs	r2, #1
 80042fa:	401a      	ands	r2, r3
 80042fc:	697b      	ldr	r3, [r7, #20]
 80042fe:	409a      	lsls	r2, r3
 8004300:	0013      	movs	r3, r2
 8004302:	693a      	ldr	r2, [r7, #16]
 8004304:	4313      	orrs	r3, r2
 8004306:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	693a      	ldr	r2, [r7, #16]
 800430c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	2203      	movs	r2, #3
 8004314:	4013      	ands	r3, r2
 8004316:	2b03      	cmp	r3, #3
 8004318:	d017      	beq.n	800434a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	68db      	ldr	r3, [r3, #12]
 800431e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004320:	697b      	ldr	r3, [r7, #20]
 8004322:	005b      	lsls	r3, r3, #1
 8004324:	2203      	movs	r2, #3
 8004326:	409a      	lsls	r2, r3
 8004328:	0013      	movs	r3, r2
 800432a:	43da      	mvns	r2, r3
 800432c:	693b      	ldr	r3, [r7, #16]
 800432e:	4013      	ands	r3, r2
 8004330:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	689a      	ldr	r2, [r3, #8]
 8004336:	697b      	ldr	r3, [r7, #20]
 8004338:	005b      	lsls	r3, r3, #1
 800433a:	409a      	lsls	r2, r3
 800433c:	0013      	movs	r3, r2
 800433e:	693a      	ldr	r2, [r7, #16]
 8004340:	4313      	orrs	r3, r2
 8004342:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	693a      	ldr	r2, [r7, #16]
 8004348:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	685b      	ldr	r3, [r3, #4]
 800434e:	2203      	movs	r2, #3
 8004350:	4013      	ands	r3, r2
 8004352:	2b02      	cmp	r3, #2
 8004354:	d123      	bne.n	800439e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004356:	697b      	ldr	r3, [r7, #20]
 8004358:	08da      	lsrs	r2, r3, #3
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	3208      	adds	r2, #8
 800435e:	0092      	lsls	r2, r2, #2
 8004360:	58d3      	ldr	r3, [r2, r3]
 8004362:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004364:	697b      	ldr	r3, [r7, #20]
 8004366:	2207      	movs	r2, #7
 8004368:	4013      	ands	r3, r2
 800436a:	009b      	lsls	r3, r3, #2
 800436c:	220f      	movs	r2, #15
 800436e:	409a      	lsls	r2, r3
 8004370:	0013      	movs	r3, r2
 8004372:	43da      	mvns	r2, r3
 8004374:	693b      	ldr	r3, [r7, #16]
 8004376:	4013      	ands	r3, r2
 8004378:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	691a      	ldr	r2, [r3, #16]
 800437e:	697b      	ldr	r3, [r7, #20]
 8004380:	2107      	movs	r1, #7
 8004382:	400b      	ands	r3, r1
 8004384:	009b      	lsls	r3, r3, #2
 8004386:	409a      	lsls	r2, r3
 8004388:	0013      	movs	r3, r2
 800438a:	693a      	ldr	r2, [r7, #16]
 800438c:	4313      	orrs	r3, r2
 800438e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004390:	697b      	ldr	r3, [r7, #20]
 8004392:	08da      	lsrs	r2, r3, #3
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	3208      	adds	r2, #8
 8004398:	0092      	lsls	r2, r2, #2
 800439a:	6939      	ldr	r1, [r7, #16]
 800439c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80043a4:	697b      	ldr	r3, [r7, #20]
 80043a6:	005b      	lsls	r3, r3, #1
 80043a8:	2203      	movs	r2, #3
 80043aa:	409a      	lsls	r2, r3
 80043ac:	0013      	movs	r3, r2
 80043ae:	43da      	mvns	r2, r3
 80043b0:	693b      	ldr	r3, [r7, #16]
 80043b2:	4013      	ands	r3, r2
 80043b4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	2203      	movs	r2, #3
 80043bc:	401a      	ands	r2, r3
 80043be:	697b      	ldr	r3, [r7, #20]
 80043c0:	005b      	lsls	r3, r3, #1
 80043c2:	409a      	lsls	r2, r3
 80043c4:	0013      	movs	r3, r2
 80043c6:	693a      	ldr	r2, [r7, #16]
 80043c8:	4313      	orrs	r3, r2
 80043ca:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	693a      	ldr	r2, [r7, #16]
 80043d0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	685a      	ldr	r2, [r3, #4]
 80043d6:	23c0      	movs	r3, #192	@ 0xc0
 80043d8:	029b      	lsls	r3, r3, #10
 80043da:	4013      	ands	r3, r2
 80043dc:	d100      	bne.n	80043e0 <HAL_GPIO_Init+0x174>
 80043de:	e098      	b.n	8004512 <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80043e0:	4a53      	ldr	r2, [pc, #332]	@ (8004530 <HAL_GPIO_Init+0x2c4>)
 80043e2:	697b      	ldr	r3, [r7, #20]
 80043e4:	089b      	lsrs	r3, r3, #2
 80043e6:	3318      	adds	r3, #24
 80043e8:	009b      	lsls	r3, r3, #2
 80043ea:	589b      	ldr	r3, [r3, r2]
 80043ec:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80043ee:	697b      	ldr	r3, [r7, #20]
 80043f0:	2203      	movs	r2, #3
 80043f2:	4013      	ands	r3, r2
 80043f4:	00db      	lsls	r3, r3, #3
 80043f6:	220f      	movs	r2, #15
 80043f8:	409a      	lsls	r2, r3
 80043fa:	0013      	movs	r3, r2
 80043fc:	43da      	mvns	r2, r3
 80043fe:	693b      	ldr	r3, [r7, #16]
 8004400:	4013      	ands	r3, r2
 8004402:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8004404:	687a      	ldr	r2, [r7, #4]
 8004406:	23a0      	movs	r3, #160	@ 0xa0
 8004408:	05db      	lsls	r3, r3, #23
 800440a:	429a      	cmp	r2, r3
 800440c:	d019      	beq.n	8004442 <HAL_GPIO_Init+0x1d6>
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	4a48      	ldr	r2, [pc, #288]	@ (8004534 <HAL_GPIO_Init+0x2c8>)
 8004412:	4293      	cmp	r3, r2
 8004414:	d013      	beq.n	800443e <HAL_GPIO_Init+0x1d2>
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	4a47      	ldr	r2, [pc, #284]	@ (8004538 <HAL_GPIO_Init+0x2cc>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d00d      	beq.n	800443a <HAL_GPIO_Init+0x1ce>
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	4a46      	ldr	r2, [pc, #280]	@ (800453c <HAL_GPIO_Init+0x2d0>)
 8004422:	4293      	cmp	r3, r2
 8004424:	d007      	beq.n	8004436 <HAL_GPIO_Init+0x1ca>
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	4a45      	ldr	r2, [pc, #276]	@ (8004540 <HAL_GPIO_Init+0x2d4>)
 800442a:	4293      	cmp	r3, r2
 800442c:	d101      	bne.n	8004432 <HAL_GPIO_Init+0x1c6>
 800442e:	2304      	movs	r3, #4
 8004430:	e008      	b.n	8004444 <HAL_GPIO_Init+0x1d8>
 8004432:	2305      	movs	r3, #5
 8004434:	e006      	b.n	8004444 <HAL_GPIO_Init+0x1d8>
 8004436:	2303      	movs	r3, #3
 8004438:	e004      	b.n	8004444 <HAL_GPIO_Init+0x1d8>
 800443a:	2302      	movs	r3, #2
 800443c:	e002      	b.n	8004444 <HAL_GPIO_Init+0x1d8>
 800443e:	2301      	movs	r3, #1
 8004440:	e000      	b.n	8004444 <HAL_GPIO_Init+0x1d8>
 8004442:	2300      	movs	r3, #0
 8004444:	697a      	ldr	r2, [r7, #20]
 8004446:	2103      	movs	r1, #3
 8004448:	400a      	ands	r2, r1
 800444a:	00d2      	lsls	r2, r2, #3
 800444c:	4093      	lsls	r3, r2
 800444e:	693a      	ldr	r2, [r7, #16]
 8004450:	4313      	orrs	r3, r2
 8004452:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8004454:	4936      	ldr	r1, [pc, #216]	@ (8004530 <HAL_GPIO_Init+0x2c4>)
 8004456:	697b      	ldr	r3, [r7, #20]
 8004458:	089b      	lsrs	r3, r3, #2
 800445a:	3318      	adds	r3, #24
 800445c:	009b      	lsls	r3, r3, #2
 800445e:	693a      	ldr	r2, [r7, #16]
 8004460:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004462:	4b33      	ldr	r3, [pc, #204]	@ (8004530 <HAL_GPIO_Init+0x2c4>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	43da      	mvns	r2, r3
 800446c:	693b      	ldr	r3, [r7, #16]
 800446e:	4013      	ands	r3, r2
 8004470:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	685a      	ldr	r2, [r3, #4]
 8004476:	2380      	movs	r3, #128	@ 0x80
 8004478:	035b      	lsls	r3, r3, #13
 800447a:	4013      	ands	r3, r2
 800447c:	d003      	beq.n	8004486 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 800447e:	693a      	ldr	r2, [r7, #16]
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	4313      	orrs	r3, r2
 8004484:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004486:	4b2a      	ldr	r3, [pc, #168]	@ (8004530 <HAL_GPIO_Init+0x2c4>)
 8004488:	693a      	ldr	r2, [r7, #16]
 800448a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 800448c:	4b28      	ldr	r3, [pc, #160]	@ (8004530 <HAL_GPIO_Init+0x2c4>)
 800448e:	685b      	ldr	r3, [r3, #4]
 8004490:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	43da      	mvns	r2, r3
 8004496:	693b      	ldr	r3, [r7, #16]
 8004498:	4013      	ands	r3, r2
 800449a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	685a      	ldr	r2, [r3, #4]
 80044a0:	2380      	movs	r3, #128	@ 0x80
 80044a2:	039b      	lsls	r3, r3, #14
 80044a4:	4013      	ands	r3, r2
 80044a6:	d003      	beq.n	80044b0 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 80044a8:	693a      	ldr	r2, [r7, #16]
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	4313      	orrs	r3, r2
 80044ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80044b0:	4b1f      	ldr	r3, [pc, #124]	@ (8004530 <HAL_GPIO_Init+0x2c4>)
 80044b2:	693a      	ldr	r2, [r7, #16]
 80044b4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80044b6:	4a1e      	ldr	r2, [pc, #120]	@ (8004530 <HAL_GPIO_Init+0x2c4>)
 80044b8:	2384      	movs	r3, #132	@ 0x84
 80044ba:	58d3      	ldr	r3, [r2, r3]
 80044bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	43da      	mvns	r2, r3
 80044c2:	693b      	ldr	r3, [r7, #16]
 80044c4:	4013      	ands	r3, r2
 80044c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	685a      	ldr	r2, [r3, #4]
 80044cc:	2380      	movs	r3, #128	@ 0x80
 80044ce:	029b      	lsls	r3, r3, #10
 80044d0:	4013      	ands	r3, r2
 80044d2:	d003      	beq.n	80044dc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80044d4:	693a      	ldr	r2, [r7, #16]
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	4313      	orrs	r3, r2
 80044da:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80044dc:	4914      	ldr	r1, [pc, #80]	@ (8004530 <HAL_GPIO_Init+0x2c4>)
 80044de:	2284      	movs	r2, #132	@ 0x84
 80044e0:	693b      	ldr	r3, [r7, #16]
 80044e2:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80044e4:	4a12      	ldr	r2, [pc, #72]	@ (8004530 <HAL_GPIO_Init+0x2c4>)
 80044e6:	2380      	movs	r3, #128	@ 0x80
 80044e8:	58d3      	ldr	r3, [r2, r3]
 80044ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	43da      	mvns	r2, r3
 80044f0:	693b      	ldr	r3, [r7, #16]
 80044f2:	4013      	ands	r3, r2
 80044f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	685a      	ldr	r2, [r3, #4]
 80044fa:	2380      	movs	r3, #128	@ 0x80
 80044fc:	025b      	lsls	r3, r3, #9
 80044fe:	4013      	ands	r3, r2
 8004500:	d003      	beq.n	800450a <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8004502:	693a      	ldr	r2, [r7, #16]
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	4313      	orrs	r3, r2
 8004508:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800450a:	4909      	ldr	r1, [pc, #36]	@ (8004530 <HAL_GPIO_Init+0x2c4>)
 800450c:	2280      	movs	r2, #128	@ 0x80
 800450e:	693b      	ldr	r3, [r7, #16]
 8004510:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8004512:	697b      	ldr	r3, [r7, #20]
 8004514:	3301      	adds	r3, #1
 8004516:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	681a      	ldr	r2, [r3, #0]
 800451c:	697b      	ldr	r3, [r7, #20]
 800451e:	40da      	lsrs	r2, r3
 8004520:	1e13      	subs	r3, r2, #0
 8004522:	d000      	beq.n	8004526 <HAL_GPIO_Init+0x2ba>
 8004524:	e6aa      	b.n	800427c <HAL_GPIO_Init+0x10>
  }
}
 8004526:	46c0      	nop			@ (mov r8, r8)
 8004528:	46c0      	nop			@ (mov r8, r8)
 800452a:	46bd      	mov	sp, r7
 800452c:	b006      	add	sp, #24
 800452e:	bd80      	pop	{r7, pc}
 8004530:	40021800 	.word	0x40021800
 8004534:	50000400 	.word	0x50000400
 8004538:	50000800 	.word	0x50000800
 800453c:	50000c00 	.word	0x50000c00
 8004540:	50001000 	.word	0x50001000

08004544 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004544:	b580      	push	{r7, lr}
 8004546:	b084      	sub	sp, #16
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
 800454c:	000a      	movs	r2, r1
 800454e:	1cbb      	adds	r3, r7, #2
 8004550:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	691b      	ldr	r3, [r3, #16]
 8004556:	1cba      	adds	r2, r7, #2
 8004558:	8812      	ldrh	r2, [r2, #0]
 800455a:	4013      	ands	r3, r2
 800455c:	d004      	beq.n	8004568 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800455e:	230f      	movs	r3, #15
 8004560:	18fb      	adds	r3, r7, r3
 8004562:	2201      	movs	r2, #1
 8004564:	701a      	strb	r2, [r3, #0]
 8004566:	e003      	b.n	8004570 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004568:	230f      	movs	r3, #15
 800456a:	18fb      	adds	r3, r7, r3
 800456c:	2200      	movs	r2, #0
 800456e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8004570:	230f      	movs	r3, #15
 8004572:	18fb      	adds	r3, r7, r3
 8004574:	781b      	ldrb	r3, [r3, #0]
}
 8004576:	0018      	movs	r0, r3
 8004578:	46bd      	mov	sp, r7
 800457a:	b004      	add	sp, #16
 800457c:	bd80      	pop	{r7, pc}

0800457e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800457e:	b580      	push	{r7, lr}
 8004580:	b082      	sub	sp, #8
 8004582:	af00      	add	r7, sp, #0
 8004584:	6078      	str	r0, [r7, #4]
 8004586:	0008      	movs	r0, r1
 8004588:	0011      	movs	r1, r2
 800458a:	1cbb      	adds	r3, r7, #2
 800458c:	1c02      	adds	r2, r0, #0
 800458e:	801a      	strh	r2, [r3, #0]
 8004590:	1c7b      	adds	r3, r7, #1
 8004592:	1c0a      	adds	r2, r1, #0
 8004594:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004596:	1c7b      	adds	r3, r7, #1
 8004598:	781b      	ldrb	r3, [r3, #0]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d004      	beq.n	80045a8 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800459e:	1cbb      	adds	r3, r7, #2
 80045a0:	881a      	ldrh	r2, [r3, #0]
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80045a6:	e003      	b.n	80045b0 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80045a8:	1cbb      	adds	r3, r7, #2
 80045aa:	881a      	ldrh	r2, [r3, #0]
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80045b0:	46c0      	nop			@ (mov r8, r8)
 80045b2:	46bd      	mov	sp, r7
 80045b4:	b002      	add	sp, #8
 80045b6:	bd80      	pop	{r7, pc}

080045b8 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b084      	sub	sp, #16
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
 80045c0:	000a      	movs	r2, r1
 80045c2:	1cbb      	adds	r3, r7, #2
 80045c4:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	695b      	ldr	r3, [r3, #20]
 80045ca:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80045cc:	1cbb      	adds	r3, r7, #2
 80045ce:	881b      	ldrh	r3, [r3, #0]
 80045d0:	68fa      	ldr	r2, [r7, #12]
 80045d2:	4013      	ands	r3, r2
 80045d4:	041a      	lsls	r2, r3, #16
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	43db      	mvns	r3, r3
 80045da:	1cb9      	adds	r1, r7, #2
 80045dc:	8809      	ldrh	r1, [r1, #0]
 80045de:	400b      	ands	r3, r1
 80045e0:	431a      	orrs	r2, r3
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	619a      	str	r2, [r3, #24]
}
 80045e6:	46c0      	nop			@ (mov r8, r8)
 80045e8:	46bd      	mov	sp, r7
 80045ea:	b004      	add	sp, #16
 80045ec:	bd80      	pop	{r7, pc}
	...

080045f0 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b084      	sub	sp, #16
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d101      	bne.n	8004602 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 80045fe:	2301      	movs	r3, #1
 8004600:	e03d      	b.n	800467e <HAL_IWDG_Init+0x8e>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	4a20      	ldr	r2, [pc, #128]	@ (8004688 <HAL_IWDG_Init+0x98>)
 8004608:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	4a1f      	ldr	r2, [pc, #124]	@ (800468c <HAL_IWDG_Init+0x9c>)
 8004610:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	687a      	ldr	r2, [r7, #4]
 8004618:	6852      	ldr	r2, [r2, #4]
 800461a:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	687a      	ldr	r2, [r7, #4]
 8004622:	6892      	ldr	r2, [r2, #8]
 8004624:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8004626:	f7fe fe33 	bl	8003290 <HAL_GetTick>
 800462a:	0003      	movs	r3, r0
 800462c:	60fb      	str	r3, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800462e:	e00e      	b.n	800464e <HAL_IWDG_Init+0x5e>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8004630:	f7fe fe2e 	bl	8003290 <HAL_GetTick>
 8004634:	0002      	movs	r2, r0
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	1ad3      	subs	r3, r2, r3
 800463a:	2b31      	cmp	r3, #49	@ 0x31
 800463c:	d907      	bls.n	800464e <HAL_IWDG_Init+0x5e>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	68db      	ldr	r3, [r3, #12]
 8004644:	2207      	movs	r2, #7
 8004646:	4013      	ands	r3, r2
 8004648:	d001      	beq.n	800464e <HAL_IWDG_Init+0x5e>
      {
        return HAL_TIMEOUT;
 800464a:	2303      	movs	r3, #3
 800464c:	e017      	b.n	800467e <HAL_IWDG_Init+0x8e>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	68db      	ldr	r3, [r3, #12]
 8004654:	2207      	movs	r2, #7
 8004656:	4013      	ands	r3, r2
 8004658:	d1ea      	bne.n	8004630 <HAL_IWDG_Init+0x40>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	691a      	ldr	r2, [r3, #16]
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	68db      	ldr	r3, [r3, #12]
 8004664:	429a      	cmp	r2, r3
 8004666:	d005      	beq.n	8004674 <HAL_IWDG_Init+0x84>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	687a      	ldr	r2, [r7, #4]
 800466e:	68d2      	ldr	r2, [r2, #12]
 8004670:	611a      	str	r2, [r3, #16]
 8004672:	e003      	b.n	800467c <HAL_IWDG_Init+0x8c>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	4a05      	ldr	r2, [pc, #20]	@ (8004690 <HAL_IWDG_Init+0xa0>)
 800467a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800467c:	2300      	movs	r3, #0
}
 800467e:	0018      	movs	r0, r3
 8004680:	46bd      	mov	sp, r7
 8004682:	b004      	add	sp, #16
 8004684:	bd80      	pop	{r7, pc}
 8004686:	46c0      	nop			@ (mov r8, r8)
 8004688:	0000cccc 	.word	0x0000cccc
 800468c:	00005555 	.word	0x00005555
 8004690:	0000aaaa 	.word	0x0000aaaa

08004694 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8004694:	b580      	push	{r7, lr}
 8004696:	b082      	sub	sp, #8
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4a03      	ldr	r2, [pc, #12]	@ (80046b0 <HAL_IWDG_Refresh+0x1c>)
 80046a2:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80046a4:	2300      	movs	r3, #0
}
 80046a6:	0018      	movs	r0, r3
 80046a8:	46bd      	mov	sp, r7
 80046aa:	b002      	add	sp, #8
 80046ac:	bd80      	pop	{r7, pc}
 80046ae:	46c0      	nop			@ (mov r8, r8)
 80046b0:	0000aaaa 	.word	0x0000aaaa

080046b4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b084      	sub	sp, #16
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80046bc:	4b19      	ldr	r3, [pc, #100]	@ (8004724 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	4a19      	ldr	r2, [pc, #100]	@ (8004728 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80046c2:	4013      	ands	r3, r2
 80046c4:	0019      	movs	r1, r3
 80046c6:	4b17      	ldr	r3, [pc, #92]	@ (8004724 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80046c8:	687a      	ldr	r2, [r7, #4]
 80046ca:	430a      	orrs	r2, r1
 80046cc:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80046ce:	687a      	ldr	r2, [r7, #4]
 80046d0:	2380      	movs	r3, #128	@ 0x80
 80046d2:	009b      	lsls	r3, r3, #2
 80046d4:	429a      	cmp	r2, r3
 80046d6:	d11f      	bne.n	8004718 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80046d8:	4b14      	ldr	r3, [pc, #80]	@ (800472c <HAL_PWREx_ControlVoltageScaling+0x78>)
 80046da:	681a      	ldr	r2, [r3, #0]
 80046dc:	0013      	movs	r3, r2
 80046de:	005b      	lsls	r3, r3, #1
 80046e0:	189b      	adds	r3, r3, r2
 80046e2:	005b      	lsls	r3, r3, #1
 80046e4:	4912      	ldr	r1, [pc, #72]	@ (8004730 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80046e6:	0018      	movs	r0, r3
 80046e8:	f7fb fd14 	bl	8000114 <__udivsi3>
 80046ec:	0003      	movs	r3, r0
 80046ee:	3301      	adds	r3, #1
 80046f0:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80046f2:	e008      	b.n	8004706 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d003      	beq.n	8004702 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	3b01      	subs	r3, #1
 80046fe:	60fb      	str	r3, [r7, #12]
 8004700:	e001      	b.n	8004706 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8004702:	2303      	movs	r3, #3
 8004704:	e009      	b.n	800471a <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004706:	4b07      	ldr	r3, [pc, #28]	@ (8004724 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004708:	695a      	ldr	r2, [r3, #20]
 800470a:	2380      	movs	r3, #128	@ 0x80
 800470c:	00db      	lsls	r3, r3, #3
 800470e:	401a      	ands	r2, r3
 8004710:	2380      	movs	r3, #128	@ 0x80
 8004712:	00db      	lsls	r3, r3, #3
 8004714:	429a      	cmp	r2, r3
 8004716:	d0ed      	beq.n	80046f4 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8004718:	2300      	movs	r3, #0
}
 800471a:	0018      	movs	r0, r3
 800471c:	46bd      	mov	sp, r7
 800471e:	b004      	add	sp, #16
 8004720:	bd80      	pop	{r7, pc}
 8004722:	46c0      	nop			@ (mov r8, r8)
 8004724:	40007000 	.word	0x40007000
 8004728:	fffff9ff 	.word	0xfffff9ff
 800472c:	20000008 	.word	0x20000008
 8004730:	000f4240 	.word	0x000f4240

08004734 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8004738:	4b03      	ldr	r3, [pc, #12]	@ (8004748 <LL_RCC_GetAPB1Prescaler+0x14>)
 800473a:	689a      	ldr	r2, [r3, #8]
 800473c:	23e0      	movs	r3, #224	@ 0xe0
 800473e:	01db      	lsls	r3, r3, #7
 8004740:	4013      	ands	r3, r2
}
 8004742:	0018      	movs	r0, r3
 8004744:	46bd      	mov	sp, r7
 8004746:	bd80      	pop	{r7, pc}
 8004748:	40021000 	.word	0x40021000

0800474c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b088      	sub	sp, #32
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d102      	bne.n	8004760 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800475a:	2301      	movs	r3, #1
 800475c:	f000 fb50 	bl	8004e00 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	2201      	movs	r2, #1
 8004766:	4013      	ands	r3, r2
 8004768:	d100      	bne.n	800476c <HAL_RCC_OscConfig+0x20>
 800476a:	e07c      	b.n	8004866 <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800476c:	4bc3      	ldr	r3, [pc, #780]	@ (8004a7c <HAL_RCC_OscConfig+0x330>)
 800476e:	689b      	ldr	r3, [r3, #8]
 8004770:	2238      	movs	r2, #56	@ 0x38
 8004772:	4013      	ands	r3, r2
 8004774:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004776:	4bc1      	ldr	r3, [pc, #772]	@ (8004a7c <HAL_RCC_OscConfig+0x330>)
 8004778:	68db      	ldr	r3, [r3, #12]
 800477a:	2203      	movs	r2, #3
 800477c:	4013      	ands	r3, r2
 800477e:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8004780:	69bb      	ldr	r3, [r7, #24]
 8004782:	2b10      	cmp	r3, #16
 8004784:	d102      	bne.n	800478c <HAL_RCC_OscConfig+0x40>
 8004786:	697b      	ldr	r3, [r7, #20]
 8004788:	2b03      	cmp	r3, #3
 800478a:	d002      	beq.n	8004792 <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800478c:	69bb      	ldr	r3, [r7, #24]
 800478e:	2b08      	cmp	r3, #8
 8004790:	d10b      	bne.n	80047aa <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004792:	4bba      	ldr	r3, [pc, #744]	@ (8004a7c <HAL_RCC_OscConfig+0x330>)
 8004794:	681a      	ldr	r2, [r3, #0]
 8004796:	2380      	movs	r3, #128	@ 0x80
 8004798:	029b      	lsls	r3, r3, #10
 800479a:	4013      	ands	r3, r2
 800479c:	d062      	beq.n	8004864 <HAL_RCC_OscConfig+0x118>
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	685b      	ldr	r3, [r3, #4]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d15e      	bne.n	8004864 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 80047a6:	2301      	movs	r3, #1
 80047a8:	e32a      	b.n	8004e00 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	685a      	ldr	r2, [r3, #4]
 80047ae:	2380      	movs	r3, #128	@ 0x80
 80047b0:	025b      	lsls	r3, r3, #9
 80047b2:	429a      	cmp	r2, r3
 80047b4:	d107      	bne.n	80047c6 <HAL_RCC_OscConfig+0x7a>
 80047b6:	4bb1      	ldr	r3, [pc, #708]	@ (8004a7c <HAL_RCC_OscConfig+0x330>)
 80047b8:	681a      	ldr	r2, [r3, #0]
 80047ba:	4bb0      	ldr	r3, [pc, #704]	@ (8004a7c <HAL_RCC_OscConfig+0x330>)
 80047bc:	2180      	movs	r1, #128	@ 0x80
 80047be:	0249      	lsls	r1, r1, #9
 80047c0:	430a      	orrs	r2, r1
 80047c2:	601a      	str	r2, [r3, #0]
 80047c4:	e020      	b.n	8004808 <HAL_RCC_OscConfig+0xbc>
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	685a      	ldr	r2, [r3, #4]
 80047ca:	23a0      	movs	r3, #160	@ 0xa0
 80047cc:	02db      	lsls	r3, r3, #11
 80047ce:	429a      	cmp	r2, r3
 80047d0:	d10e      	bne.n	80047f0 <HAL_RCC_OscConfig+0xa4>
 80047d2:	4baa      	ldr	r3, [pc, #680]	@ (8004a7c <HAL_RCC_OscConfig+0x330>)
 80047d4:	681a      	ldr	r2, [r3, #0]
 80047d6:	4ba9      	ldr	r3, [pc, #676]	@ (8004a7c <HAL_RCC_OscConfig+0x330>)
 80047d8:	2180      	movs	r1, #128	@ 0x80
 80047da:	02c9      	lsls	r1, r1, #11
 80047dc:	430a      	orrs	r2, r1
 80047de:	601a      	str	r2, [r3, #0]
 80047e0:	4ba6      	ldr	r3, [pc, #664]	@ (8004a7c <HAL_RCC_OscConfig+0x330>)
 80047e2:	681a      	ldr	r2, [r3, #0]
 80047e4:	4ba5      	ldr	r3, [pc, #660]	@ (8004a7c <HAL_RCC_OscConfig+0x330>)
 80047e6:	2180      	movs	r1, #128	@ 0x80
 80047e8:	0249      	lsls	r1, r1, #9
 80047ea:	430a      	orrs	r2, r1
 80047ec:	601a      	str	r2, [r3, #0]
 80047ee:	e00b      	b.n	8004808 <HAL_RCC_OscConfig+0xbc>
 80047f0:	4ba2      	ldr	r3, [pc, #648]	@ (8004a7c <HAL_RCC_OscConfig+0x330>)
 80047f2:	681a      	ldr	r2, [r3, #0]
 80047f4:	4ba1      	ldr	r3, [pc, #644]	@ (8004a7c <HAL_RCC_OscConfig+0x330>)
 80047f6:	49a2      	ldr	r1, [pc, #648]	@ (8004a80 <HAL_RCC_OscConfig+0x334>)
 80047f8:	400a      	ands	r2, r1
 80047fa:	601a      	str	r2, [r3, #0]
 80047fc:	4b9f      	ldr	r3, [pc, #636]	@ (8004a7c <HAL_RCC_OscConfig+0x330>)
 80047fe:	681a      	ldr	r2, [r3, #0]
 8004800:	4b9e      	ldr	r3, [pc, #632]	@ (8004a7c <HAL_RCC_OscConfig+0x330>)
 8004802:	49a0      	ldr	r1, [pc, #640]	@ (8004a84 <HAL_RCC_OscConfig+0x338>)
 8004804:	400a      	ands	r2, r1
 8004806:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	685b      	ldr	r3, [r3, #4]
 800480c:	2b00      	cmp	r3, #0
 800480e:	d014      	beq.n	800483a <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004810:	f7fe fd3e 	bl	8003290 <HAL_GetTick>
 8004814:	0003      	movs	r3, r0
 8004816:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004818:	e008      	b.n	800482c <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800481a:	f7fe fd39 	bl	8003290 <HAL_GetTick>
 800481e:	0002      	movs	r2, r0
 8004820:	693b      	ldr	r3, [r7, #16]
 8004822:	1ad3      	subs	r3, r2, r3
 8004824:	2b64      	cmp	r3, #100	@ 0x64
 8004826:	d901      	bls.n	800482c <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8004828:	2303      	movs	r3, #3
 800482a:	e2e9      	b.n	8004e00 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800482c:	4b93      	ldr	r3, [pc, #588]	@ (8004a7c <HAL_RCC_OscConfig+0x330>)
 800482e:	681a      	ldr	r2, [r3, #0]
 8004830:	2380      	movs	r3, #128	@ 0x80
 8004832:	029b      	lsls	r3, r3, #10
 8004834:	4013      	ands	r3, r2
 8004836:	d0f0      	beq.n	800481a <HAL_RCC_OscConfig+0xce>
 8004838:	e015      	b.n	8004866 <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800483a:	f7fe fd29 	bl	8003290 <HAL_GetTick>
 800483e:	0003      	movs	r3, r0
 8004840:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004842:	e008      	b.n	8004856 <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004844:	f7fe fd24 	bl	8003290 <HAL_GetTick>
 8004848:	0002      	movs	r2, r0
 800484a:	693b      	ldr	r3, [r7, #16]
 800484c:	1ad3      	subs	r3, r2, r3
 800484e:	2b64      	cmp	r3, #100	@ 0x64
 8004850:	d901      	bls.n	8004856 <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8004852:	2303      	movs	r3, #3
 8004854:	e2d4      	b.n	8004e00 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004856:	4b89      	ldr	r3, [pc, #548]	@ (8004a7c <HAL_RCC_OscConfig+0x330>)
 8004858:	681a      	ldr	r2, [r3, #0]
 800485a:	2380      	movs	r3, #128	@ 0x80
 800485c:	029b      	lsls	r3, r3, #10
 800485e:	4013      	ands	r3, r2
 8004860:	d1f0      	bne.n	8004844 <HAL_RCC_OscConfig+0xf8>
 8004862:	e000      	b.n	8004866 <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004864:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	2202      	movs	r2, #2
 800486c:	4013      	ands	r3, r2
 800486e:	d100      	bne.n	8004872 <HAL_RCC_OscConfig+0x126>
 8004870:	e099      	b.n	80049a6 <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004872:	4b82      	ldr	r3, [pc, #520]	@ (8004a7c <HAL_RCC_OscConfig+0x330>)
 8004874:	689b      	ldr	r3, [r3, #8]
 8004876:	2238      	movs	r2, #56	@ 0x38
 8004878:	4013      	ands	r3, r2
 800487a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800487c:	4b7f      	ldr	r3, [pc, #508]	@ (8004a7c <HAL_RCC_OscConfig+0x330>)
 800487e:	68db      	ldr	r3, [r3, #12]
 8004880:	2203      	movs	r2, #3
 8004882:	4013      	ands	r3, r2
 8004884:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8004886:	69bb      	ldr	r3, [r7, #24]
 8004888:	2b10      	cmp	r3, #16
 800488a:	d102      	bne.n	8004892 <HAL_RCC_OscConfig+0x146>
 800488c:	697b      	ldr	r3, [r7, #20]
 800488e:	2b02      	cmp	r3, #2
 8004890:	d002      	beq.n	8004898 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8004892:	69bb      	ldr	r3, [r7, #24]
 8004894:	2b00      	cmp	r3, #0
 8004896:	d135      	bne.n	8004904 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004898:	4b78      	ldr	r3, [pc, #480]	@ (8004a7c <HAL_RCC_OscConfig+0x330>)
 800489a:	681a      	ldr	r2, [r3, #0]
 800489c:	2380      	movs	r3, #128	@ 0x80
 800489e:	00db      	lsls	r3, r3, #3
 80048a0:	4013      	ands	r3, r2
 80048a2:	d005      	beq.n	80048b0 <HAL_RCC_OscConfig+0x164>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	68db      	ldr	r3, [r3, #12]
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d101      	bne.n	80048b0 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 80048ac:	2301      	movs	r3, #1
 80048ae:	e2a7      	b.n	8004e00 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048b0:	4b72      	ldr	r3, [pc, #456]	@ (8004a7c <HAL_RCC_OscConfig+0x330>)
 80048b2:	685b      	ldr	r3, [r3, #4]
 80048b4:	4a74      	ldr	r2, [pc, #464]	@ (8004a88 <HAL_RCC_OscConfig+0x33c>)
 80048b6:	4013      	ands	r3, r2
 80048b8:	0019      	movs	r1, r3
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	695b      	ldr	r3, [r3, #20]
 80048be:	021a      	lsls	r2, r3, #8
 80048c0:	4b6e      	ldr	r3, [pc, #440]	@ (8004a7c <HAL_RCC_OscConfig+0x330>)
 80048c2:	430a      	orrs	r2, r1
 80048c4:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80048c6:	69bb      	ldr	r3, [r7, #24]
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d112      	bne.n	80048f2 <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80048cc:	4b6b      	ldr	r3, [pc, #428]	@ (8004a7c <HAL_RCC_OscConfig+0x330>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4a6e      	ldr	r2, [pc, #440]	@ (8004a8c <HAL_RCC_OscConfig+0x340>)
 80048d2:	4013      	ands	r3, r2
 80048d4:	0019      	movs	r1, r3
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	691a      	ldr	r2, [r3, #16]
 80048da:	4b68      	ldr	r3, [pc, #416]	@ (8004a7c <HAL_RCC_OscConfig+0x330>)
 80048dc:	430a      	orrs	r2, r1
 80048de:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80048e0:	4b66      	ldr	r3, [pc, #408]	@ (8004a7c <HAL_RCC_OscConfig+0x330>)
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	0adb      	lsrs	r3, r3, #11
 80048e6:	2207      	movs	r2, #7
 80048e8:	4013      	ands	r3, r2
 80048ea:	4a69      	ldr	r2, [pc, #420]	@ (8004a90 <HAL_RCC_OscConfig+0x344>)
 80048ec:	40da      	lsrs	r2, r3
 80048ee:	4b69      	ldr	r3, [pc, #420]	@ (8004a94 <HAL_RCC_OscConfig+0x348>)
 80048f0:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80048f2:	4b69      	ldr	r3, [pc, #420]	@ (8004a98 <HAL_RCC_OscConfig+0x34c>)
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	0018      	movs	r0, r3
 80048f8:	f7fe fc6e 	bl	80031d8 <HAL_InitTick>
 80048fc:	1e03      	subs	r3, r0, #0
 80048fe:	d051      	beq.n	80049a4 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 8004900:	2301      	movs	r3, #1
 8004902:	e27d      	b.n	8004e00 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	68db      	ldr	r3, [r3, #12]
 8004908:	2b00      	cmp	r3, #0
 800490a:	d030      	beq.n	800496e <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800490c:	4b5b      	ldr	r3, [pc, #364]	@ (8004a7c <HAL_RCC_OscConfig+0x330>)
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	4a5e      	ldr	r2, [pc, #376]	@ (8004a8c <HAL_RCC_OscConfig+0x340>)
 8004912:	4013      	ands	r3, r2
 8004914:	0019      	movs	r1, r3
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	691a      	ldr	r2, [r3, #16]
 800491a:	4b58      	ldr	r3, [pc, #352]	@ (8004a7c <HAL_RCC_OscConfig+0x330>)
 800491c:	430a      	orrs	r2, r1
 800491e:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8004920:	4b56      	ldr	r3, [pc, #344]	@ (8004a7c <HAL_RCC_OscConfig+0x330>)
 8004922:	681a      	ldr	r2, [r3, #0]
 8004924:	4b55      	ldr	r3, [pc, #340]	@ (8004a7c <HAL_RCC_OscConfig+0x330>)
 8004926:	2180      	movs	r1, #128	@ 0x80
 8004928:	0049      	lsls	r1, r1, #1
 800492a:	430a      	orrs	r2, r1
 800492c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800492e:	f7fe fcaf 	bl	8003290 <HAL_GetTick>
 8004932:	0003      	movs	r3, r0
 8004934:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004936:	e008      	b.n	800494a <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004938:	f7fe fcaa 	bl	8003290 <HAL_GetTick>
 800493c:	0002      	movs	r2, r0
 800493e:	693b      	ldr	r3, [r7, #16]
 8004940:	1ad3      	subs	r3, r2, r3
 8004942:	2b02      	cmp	r3, #2
 8004944:	d901      	bls.n	800494a <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8004946:	2303      	movs	r3, #3
 8004948:	e25a      	b.n	8004e00 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800494a:	4b4c      	ldr	r3, [pc, #304]	@ (8004a7c <HAL_RCC_OscConfig+0x330>)
 800494c:	681a      	ldr	r2, [r3, #0]
 800494e:	2380      	movs	r3, #128	@ 0x80
 8004950:	00db      	lsls	r3, r3, #3
 8004952:	4013      	ands	r3, r2
 8004954:	d0f0      	beq.n	8004938 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004956:	4b49      	ldr	r3, [pc, #292]	@ (8004a7c <HAL_RCC_OscConfig+0x330>)
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	4a4b      	ldr	r2, [pc, #300]	@ (8004a88 <HAL_RCC_OscConfig+0x33c>)
 800495c:	4013      	ands	r3, r2
 800495e:	0019      	movs	r1, r3
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	695b      	ldr	r3, [r3, #20]
 8004964:	021a      	lsls	r2, r3, #8
 8004966:	4b45      	ldr	r3, [pc, #276]	@ (8004a7c <HAL_RCC_OscConfig+0x330>)
 8004968:	430a      	orrs	r2, r1
 800496a:	605a      	str	r2, [r3, #4]
 800496c:	e01b      	b.n	80049a6 <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 800496e:	4b43      	ldr	r3, [pc, #268]	@ (8004a7c <HAL_RCC_OscConfig+0x330>)
 8004970:	681a      	ldr	r2, [r3, #0]
 8004972:	4b42      	ldr	r3, [pc, #264]	@ (8004a7c <HAL_RCC_OscConfig+0x330>)
 8004974:	4949      	ldr	r1, [pc, #292]	@ (8004a9c <HAL_RCC_OscConfig+0x350>)
 8004976:	400a      	ands	r2, r1
 8004978:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800497a:	f7fe fc89 	bl	8003290 <HAL_GetTick>
 800497e:	0003      	movs	r3, r0
 8004980:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004982:	e008      	b.n	8004996 <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004984:	f7fe fc84 	bl	8003290 <HAL_GetTick>
 8004988:	0002      	movs	r2, r0
 800498a:	693b      	ldr	r3, [r7, #16]
 800498c:	1ad3      	subs	r3, r2, r3
 800498e:	2b02      	cmp	r3, #2
 8004990:	d901      	bls.n	8004996 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 8004992:	2303      	movs	r3, #3
 8004994:	e234      	b.n	8004e00 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004996:	4b39      	ldr	r3, [pc, #228]	@ (8004a7c <HAL_RCC_OscConfig+0x330>)
 8004998:	681a      	ldr	r2, [r3, #0]
 800499a:	2380      	movs	r3, #128	@ 0x80
 800499c:	00db      	lsls	r3, r3, #3
 800499e:	4013      	ands	r3, r2
 80049a0:	d1f0      	bne.n	8004984 <HAL_RCC_OscConfig+0x238>
 80049a2:	e000      	b.n	80049a6 <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80049a4:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	2208      	movs	r2, #8
 80049ac:	4013      	ands	r3, r2
 80049ae:	d047      	beq.n	8004a40 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80049b0:	4b32      	ldr	r3, [pc, #200]	@ (8004a7c <HAL_RCC_OscConfig+0x330>)
 80049b2:	689b      	ldr	r3, [r3, #8]
 80049b4:	2238      	movs	r2, #56	@ 0x38
 80049b6:	4013      	ands	r3, r2
 80049b8:	2b18      	cmp	r3, #24
 80049ba:	d10a      	bne.n	80049d2 <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80049bc:	4b2f      	ldr	r3, [pc, #188]	@ (8004a7c <HAL_RCC_OscConfig+0x330>)
 80049be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049c0:	2202      	movs	r2, #2
 80049c2:	4013      	ands	r3, r2
 80049c4:	d03c      	beq.n	8004a40 <HAL_RCC_OscConfig+0x2f4>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	699b      	ldr	r3, [r3, #24]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d138      	bne.n	8004a40 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 80049ce:	2301      	movs	r3, #1
 80049d0:	e216      	b.n	8004e00 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	699b      	ldr	r3, [r3, #24]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d019      	beq.n	8004a0e <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80049da:	4b28      	ldr	r3, [pc, #160]	@ (8004a7c <HAL_RCC_OscConfig+0x330>)
 80049dc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80049de:	4b27      	ldr	r3, [pc, #156]	@ (8004a7c <HAL_RCC_OscConfig+0x330>)
 80049e0:	2101      	movs	r1, #1
 80049e2:	430a      	orrs	r2, r1
 80049e4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049e6:	f7fe fc53 	bl	8003290 <HAL_GetTick>
 80049ea:	0003      	movs	r3, r0
 80049ec:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80049ee:	e008      	b.n	8004a02 <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049f0:	f7fe fc4e 	bl	8003290 <HAL_GetTick>
 80049f4:	0002      	movs	r2, r0
 80049f6:	693b      	ldr	r3, [r7, #16]
 80049f8:	1ad3      	subs	r3, r2, r3
 80049fa:	2b02      	cmp	r3, #2
 80049fc:	d901      	bls.n	8004a02 <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 80049fe:	2303      	movs	r3, #3
 8004a00:	e1fe      	b.n	8004e00 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004a02:	4b1e      	ldr	r3, [pc, #120]	@ (8004a7c <HAL_RCC_OscConfig+0x330>)
 8004a04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a06:	2202      	movs	r2, #2
 8004a08:	4013      	ands	r3, r2
 8004a0a:	d0f1      	beq.n	80049f0 <HAL_RCC_OscConfig+0x2a4>
 8004a0c:	e018      	b.n	8004a40 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8004a0e:	4b1b      	ldr	r3, [pc, #108]	@ (8004a7c <HAL_RCC_OscConfig+0x330>)
 8004a10:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004a12:	4b1a      	ldr	r3, [pc, #104]	@ (8004a7c <HAL_RCC_OscConfig+0x330>)
 8004a14:	2101      	movs	r1, #1
 8004a16:	438a      	bics	r2, r1
 8004a18:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a1a:	f7fe fc39 	bl	8003290 <HAL_GetTick>
 8004a1e:	0003      	movs	r3, r0
 8004a20:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004a22:	e008      	b.n	8004a36 <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a24:	f7fe fc34 	bl	8003290 <HAL_GetTick>
 8004a28:	0002      	movs	r2, r0
 8004a2a:	693b      	ldr	r3, [r7, #16]
 8004a2c:	1ad3      	subs	r3, r2, r3
 8004a2e:	2b02      	cmp	r3, #2
 8004a30:	d901      	bls.n	8004a36 <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 8004a32:	2303      	movs	r3, #3
 8004a34:	e1e4      	b.n	8004e00 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004a36:	4b11      	ldr	r3, [pc, #68]	@ (8004a7c <HAL_RCC_OscConfig+0x330>)
 8004a38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a3a:	2202      	movs	r2, #2
 8004a3c:	4013      	ands	r3, r2
 8004a3e:	d1f1      	bne.n	8004a24 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	2204      	movs	r2, #4
 8004a46:	4013      	ands	r3, r2
 8004a48:	d100      	bne.n	8004a4c <HAL_RCC_OscConfig+0x300>
 8004a4a:	e0c7      	b.n	8004bdc <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a4c:	231f      	movs	r3, #31
 8004a4e:	18fb      	adds	r3, r7, r3
 8004a50:	2200      	movs	r2, #0
 8004a52:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004a54:	4b09      	ldr	r3, [pc, #36]	@ (8004a7c <HAL_RCC_OscConfig+0x330>)
 8004a56:	689b      	ldr	r3, [r3, #8]
 8004a58:	2238      	movs	r2, #56	@ 0x38
 8004a5a:	4013      	ands	r3, r2
 8004a5c:	2b20      	cmp	r3, #32
 8004a5e:	d11f      	bne.n	8004aa0 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8004a60:	4b06      	ldr	r3, [pc, #24]	@ (8004a7c <HAL_RCC_OscConfig+0x330>)
 8004a62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a64:	2202      	movs	r2, #2
 8004a66:	4013      	ands	r3, r2
 8004a68:	d100      	bne.n	8004a6c <HAL_RCC_OscConfig+0x320>
 8004a6a:	e0b7      	b.n	8004bdc <HAL_RCC_OscConfig+0x490>
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	689b      	ldr	r3, [r3, #8]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d000      	beq.n	8004a76 <HAL_RCC_OscConfig+0x32a>
 8004a74:	e0b2      	b.n	8004bdc <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 8004a76:	2301      	movs	r3, #1
 8004a78:	e1c2      	b.n	8004e00 <HAL_RCC_OscConfig+0x6b4>
 8004a7a:	46c0      	nop			@ (mov r8, r8)
 8004a7c:	40021000 	.word	0x40021000
 8004a80:	fffeffff 	.word	0xfffeffff
 8004a84:	fffbffff 	.word	0xfffbffff
 8004a88:	ffff80ff 	.word	0xffff80ff
 8004a8c:	ffffc7ff 	.word	0xffffc7ff
 8004a90:	00f42400 	.word	0x00f42400
 8004a94:	20000008 	.word	0x20000008
 8004a98:	2000000c 	.word	0x2000000c
 8004a9c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004aa0:	4bb5      	ldr	r3, [pc, #724]	@ (8004d78 <HAL_RCC_OscConfig+0x62c>)
 8004aa2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004aa4:	2380      	movs	r3, #128	@ 0x80
 8004aa6:	055b      	lsls	r3, r3, #21
 8004aa8:	4013      	ands	r3, r2
 8004aaa:	d101      	bne.n	8004ab0 <HAL_RCC_OscConfig+0x364>
 8004aac:	2301      	movs	r3, #1
 8004aae:	e000      	b.n	8004ab2 <HAL_RCC_OscConfig+0x366>
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d011      	beq.n	8004ada <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8004ab6:	4bb0      	ldr	r3, [pc, #704]	@ (8004d78 <HAL_RCC_OscConfig+0x62c>)
 8004ab8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004aba:	4baf      	ldr	r3, [pc, #700]	@ (8004d78 <HAL_RCC_OscConfig+0x62c>)
 8004abc:	2180      	movs	r1, #128	@ 0x80
 8004abe:	0549      	lsls	r1, r1, #21
 8004ac0:	430a      	orrs	r2, r1
 8004ac2:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004ac4:	4bac      	ldr	r3, [pc, #688]	@ (8004d78 <HAL_RCC_OscConfig+0x62c>)
 8004ac6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004ac8:	2380      	movs	r3, #128	@ 0x80
 8004aca:	055b      	lsls	r3, r3, #21
 8004acc:	4013      	ands	r3, r2
 8004ace:	60fb      	str	r3, [r7, #12]
 8004ad0:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8004ad2:	231f      	movs	r3, #31
 8004ad4:	18fb      	adds	r3, r7, r3
 8004ad6:	2201      	movs	r2, #1
 8004ad8:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004ada:	4ba8      	ldr	r3, [pc, #672]	@ (8004d7c <HAL_RCC_OscConfig+0x630>)
 8004adc:	681a      	ldr	r2, [r3, #0]
 8004ade:	2380      	movs	r3, #128	@ 0x80
 8004ae0:	005b      	lsls	r3, r3, #1
 8004ae2:	4013      	ands	r3, r2
 8004ae4:	d11a      	bne.n	8004b1c <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004ae6:	4ba5      	ldr	r3, [pc, #660]	@ (8004d7c <HAL_RCC_OscConfig+0x630>)
 8004ae8:	681a      	ldr	r2, [r3, #0]
 8004aea:	4ba4      	ldr	r3, [pc, #656]	@ (8004d7c <HAL_RCC_OscConfig+0x630>)
 8004aec:	2180      	movs	r1, #128	@ 0x80
 8004aee:	0049      	lsls	r1, r1, #1
 8004af0:	430a      	orrs	r2, r1
 8004af2:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8004af4:	f7fe fbcc 	bl	8003290 <HAL_GetTick>
 8004af8:	0003      	movs	r3, r0
 8004afa:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004afc:	e008      	b.n	8004b10 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004afe:	f7fe fbc7 	bl	8003290 <HAL_GetTick>
 8004b02:	0002      	movs	r2, r0
 8004b04:	693b      	ldr	r3, [r7, #16]
 8004b06:	1ad3      	subs	r3, r2, r3
 8004b08:	2b02      	cmp	r3, #2
 8004b0a:	d901      	bls.n	8004b10 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8004b0c:	2303      	movs	r3, #3
 8004b0e:	e177      	b.n	8004e00 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004b10:	4b9a      	ldr	r3, [pc, #616]	@ (8004d7c <HAL_RCC_OscConfig+0x630>)
 8004b12:	681a      	ldr	r2, [r3, #0]
 8004b14:	2380      	movs	r3, #128	@ 0x80
 8004b16:	005b      	lsls	r3, r3, #1
 8004b18:	4013      	ands	r3, r2
 8004b1a:	d0f0      	beq.n	8004afe <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	689b      	ldr	r3, [r3, #8]
 8004b20:	2b01      	cmp	r3, #1
 8004b22:	d106      	bne.n	8004b32 <HAL_RCC_OscConfig+0x3e6>
 8004b24:	4b94      	ldr	r3, [pc, #592]	@ (8004d78 <HAL_RCC_OscConfig+0x62c>)
 8004b26:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004b28:	4b93      	ldr	r3, [pc, #588]	@ (8004d78 <HAL_RCC_OscConfig+0x62c>)
 8004b2a:	2101      	movs	r1, #1
 8004b2c:	430a      	orrs	r2, r1
 8004b2e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004b30:	e01c      	b.n	8004b6c <HAL_RCC_OscConfig+0x420>
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	689b      	ldr	r3, [r3, #8]
 8004b36:	2b05      	cmp	r3, #5
 8004b38:	d10c      	bne.n	8004b54 <HAL_RCC_OscConfig+0x408>
 8004b3a:	4b8f      	ldr	r3, [pc, #572]	@ (8004d78 <HAL_RCC_OscConfig+0x62c>)
 8004b3c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004b3e:	4b8e      	ldr	r3, [pc, #568]	@ (8004d78 <HAL_RCC_OscConfig+0x62c>)
 8004b40:	2104      	movs	r1, #4
 8004b42:	430a      	orrs	r2, r1
 8004b44:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004b46:	4b8c      	ldr	r3, [pc, #560]	@ (8004d78 <HAL_RCC_OscConfig+0x62c>)
 8004b48:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004b4a:	4b8b      	ldr	r3, [pc, #556]	@ (8004d78 <HAL_RCC_OscConfig+0x62c>)
 8004b4c:	2101      	movs	r1, #1
 8004b4e:	430a      	orrs	r2, r1
 8004b50:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004b52:	e00b      	b.n	8004b6c <HAL_RCC_OscConfig+0x420>
 8004b54:	4b88      	ldr	r3, [pc, #544]	@ (8004d78 <HAL_RCC_OscConfig+0x62c>)
 8004b56:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004b58:	4b87      	ldr	r3, [pc, #540]	@ (8004d78 <HAL_RCC_OscConfig+0x62c>)
 8004b5a:	2101      	movs	r1, #1
 8004b5c:	438a      	bics	r2, r1
 8004b5e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004b60:	4b85      	ldr	r3, [pc, #532]	@ (8004d78 <HAL_RCC_OscConfig+0x62c>)
 8004b62:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004b64:	4b84      	ldr	r3, [pc, #528]	@ (8004d78 <HAL_RCC_OscConfig+0x62c>)
 8004b66:	2104      	movs	r1, #4
 8004b68:	438a      	bics	r2, r1
 8004b6a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	689b      	ldr	r3, [r3, #8]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d014      	beq.n	8004b9e <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b74:	f7fe fb8c 	bl	8003290 <HAL_GetTick>
 8004b78:	0003      	movs	r3, r0
 8004b7a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b7c:	e009      	b.n	8004b92 <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b7e:	f7fe fb87 	bl	8003290 <HAL_GetTick>
 8004b82:	0002      	movs	r2, r0
 8004b84:	693b      	ldr	r3, [r7, #16]
 8004b86:	1ad3      	subs	r3, r2, r3
 8004b88:	4a7d      	ldr	r2, [pc, #500]	@ (8004d80 <HAL_RCC_OscConfig+0x634>)
 8004b8a:	4293      	cmp	r3, r2
 8004b8c:	d901      	bls.n	8004b92 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8004b8e:	2303      	movs	r3, #3
 8004b90:	e136      	b.n	8004e00 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b92:	4b79      	ldr	r3, [pc, #484]	@ (8004d78 <HAL_RCC_OscConfig+0x62c>)
 8004b94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b96:	2202      	movs	r2, #2
 8004b98:	4013      	ands	r3, r2
 8004b9a:	d0f0      	beq.n	8004b7e <HAL_RCC_OscConfig+0x432>
 8004b9c:	e013      	b.n	8004bc6 <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b9e:	f7fe fb77 	bl	8003290 <HAL_GetTick>
 8004ba2:	0003      	movs	r3, r0
 8004ba4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004ba6:	e009      	b.n	8004bbc <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ba8:	f7fe fb72 	bl	8003290 <HAL_GetTick>
 8004bac:	0002      	movs	r2, r0
 8004bae:	693b      	ldr	r3, [r7, #16]
 8004bb0:	1ad3      	subs	r3, r2, r3
 8004bb2:	4a73      	ldr	r2, [pc, #460]	@ (8004d80 <HAL_RCC_OscConfig+0x634>)
 8004bb4:	4293      	cmp	r3, r2
 8004bb6:	d901      	bls.n	8004bbc <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8004bb8:	2303      	movs	r3, #3
 8004bba:	e121      	b.n	8004e00 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004bbc:	4b6e      	ldr	r3, [pc, #440]	@ (8004d78 <HAL_RCC_OscConfig+0x62c>)
 8004bbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bc0:	2202      	movs	r2, #2
 8004bc2:	4013      	ands	r3, r2
 8004bc4:	d1f0      	bne.n	8004ba8 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8004bc6:	231f      	movs	r3, #31
 8004bc8:	18fb      	adds	r3, r7, r3
 8004bca:	781b      	ldrb	r3, [r3, #0]
 8004bcc:	2b01      	cmp	r3, #1
 8004bce:	d105      	bne.n	8004bdc <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8004bd0:	4b69      	ldr	r3, [pc, #420]	@ (8004d78 <HAL_RCC_OscConfig+0x62c>)
 8004bd2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004bd4:	4b68      	ldr	r3, [pc, #416]	@ (8004d78 <HAL_RCC_OscConfig+0x62c>)
 8004bd6:	496b      	ldr	r1, [pc, #428]	@ (8004d84 <HAL_RCC_OscConfig+0x638>)
 8004bd8:	400a      	ands	r2, r1
 8004bda:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	2220      	movs	r2, #32
 8004be2:	4013      	ands	r3, r2
 8004be4:	d039      	beq.n	8004c5a <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	69db      	ldr	r3, [r3, #28]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d01b      	beq.n	8004c26 <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004bee:	4b62      	ldr	r3, [pc, #392]	@ (8004d78 <HAL_RCC_OscConfig+0x62c>)
 8004bf0:	681a      	ldr	r2, [r3, #0]
 8004bf2:	4b61      	ldr	r3, [pc, #388]	@ (8004d78 <HAL_RCC_OscConfig+0x62c>)
 8004bf4:	2180      	movs	r1, #128	@ 0x80
 8004bf6:	03c9      	lsls	r1, r1, #15
 8004bf8:	430a      	orrs	r2, r1
 8004bfa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bfc:	f7fe fb48 	bl	8003290 <HAL_GetTick>
 8004c00:	0003      	movs	r3, r0
 8004c02:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004c04:	e008      	b.n	8004c18 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004c06:	f7fe fb43 	bl	8003290 <HAL_GetTick>
 8004c0a:	0002      	movs	r2, r0
 8004c0c:	693b      	ldr	r3, [r7, #16]
 8004c0e:	1ad3      	subs	r3, r2, r3
 8004c10:	2b02      	cmp	r3, #2
 8004c12:	d901      	bls.n	8004c18 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8004c14:	2303      	movs	r3, #3
 8004c16:	e0f3      	b.n	8004e00 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004c18:	4b57      	ldr	r3, [pc, #348]	@ (8004d78 <HAL_RCC_OscConfig+0x62c>)
 8004c1a:	681a      	ldr	r2, [r3, #0]
 8004c1c:	2380      	movs	r3, #128	@ 0x80
 8004c1e:	041b      	lsls	r3, r3, #16
 8004c20:	4013      	ands	r3, r2
 8004c22:	d0f0      	beq.n	8004c06 <HAL_RCC_OscConfig+0x4ba>
 8004c24:	e019      	b.n	8004c5a <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004c26:	4b54      	ldr	r3, [pc, #336]	@ (8004d78 <HAL_RCC_OscConfig+0x62c>)
 8004c28:	681a      	ldr	r2, [r3, #0]
 8004c2a:	4b53      	ldr	r3, [pc, #332]	@ (8004d78 <HAL_RCC_OscConfig+0x62c>)
 8004c2c:	4956      	ldr	r1, [pc, #344]	@ (8004d88 <HAL_RCC_OscConfig+0x63c>)
 8004c2e:	400a      	ands	r2, r1
 8004c30:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c32:	f7fe fb2d 	bl	8003290 <HAL_GetTick>
 8004c36:	0003      	movs	r3, r0
 8004c38:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004c3a:	e008      	b.n	8004c4e <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004c3c:	f7fe fb28 	bl	8003290 <HAL_GetTick>
 8004c40:	0002      	movs	r2, r0
 8004c42:	693b      	ldr	r3, [r7, #16]
 8004c44:	1ad3      	subs	r3, r2, r3
 8004c46:	2b02      	cmp	r3, #2
 8004c48:	d901      	bls.n	8004c4e <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 8004c4a:	2303      	movs	r3, #3
 8004c4c:	e0d8      	b.n	8004e00 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004c4e:	4b4a      	ldr	r3, [pc, #296]	@ (8004d78 <HAL_RCC_OscConfig+0x62c>)
 8004c50:	681a      	ldr	r2, [r3, #0]
 8004c52:	2380      	movs	r3, #128	@ 0x80
 8004c54:	041b      	lsls	r3, r3, #16
 8004c56:	4013      	ands	r3, r2
 8004c58:	d1f0      	bne.n	8004c3c <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6a1b      	ldr	r3, [r3, #32]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d100      	bne.n	8004c64 <HAL_RCC_OscConfig+0x518>
 8004c62:	e0cc      	b.n	8004dfe <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004c64:	4b44      	ldr	r3, [pc, #272]	@ (8004d78 <HAL_RCC_OscConfig+0x62c>)
 8004c66:	689b      	ldr	r3, [r3, #8]
 8004c68:	2238      	movs	r2, #56	@ 0x38
 8004c6a:	4013      	ands	r3, r2
 8004c6c:	2b10      	cmp	r3, #16
 8004c6e:	d100      	bne.n	8004c72 <HAL_RCC_OscConfig+0x526>
 8004c70:	e07b      	b.n	8004d6a <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6a1b      	ldr	r3, [r3, #32]
 8004c76:	2b02      	cmp	r3, #2
 8004c78:	d156      	bne.n	8004d28 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c7a:	4b3f      	ldr	r3, [pc, #252]	@ (8004d78 <HAL_RCC_OscConfig+0x62c>)
 8004c7c:	681a      	ldr	r2, [r3, #0]
 8004c7e:	4b3e      	ldr	r3, [pc, #248]	@ (8004d78 <HAL_RCC_OscConfig+0x62c>)
 8004c80:	4942      	ldr	r1, [pc, #264]	@ (8004d8c <HAL_RCC_OscConfig+0x640>)
 8004c82:	400a      	ands	r2, r1
 8004c84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c86:	f7fe fb03 	bl	8003290 <HAL_GetTick>
 8004c8a:	0003      	movs	r3, r0
 8004c8c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c8e:	e008      	b.n	8004ca2 <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c90:	f7fe fafe 	bl	8003290 <HAL_GetTick>
 8004c94:	0002      	movs	r2, r0
 8004c96:	693b      	ldr	r3, [r7, #16]
 8004c98:	1ad3      	subs	r3, r2, r3
 8004c9a:	2b02      	cmp	r3, #2
 8004c9c:	d901      	bls.n	8004ca2 <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 8004c9e:	2303      	movs	r3, #3
 8004ca0:	e0ae      	b.n	8004e00 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ca2:	4b35      	ldr	r3, [pc, #212]	@ (8004d78 <HAL_RCC_OscConfig+0x62c>)
 8004ca4:	681a      	ldr	r2, [r3, #0]
 8004ca6:	2380      	movs	r3, #128	@ 0x80
 8004ca8:	049b      	lsls	r3, r3, #18
 8004caa:	4013      	ands	r3, r2
 8004cac:	d1f0      	bne.n	8004c90 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004cae:	4b32      	ldr	r3, [pc, #200]	@ (8004d78 <HAL_RCC_OscConfig+0x62c>)
 8004cb0:	68db      	ldr	r3, [r3, #12]
 8004cb2:	4a37      	ldr	r2, [pc, #220]	@ (8004d90 <HAL_RCC_OscConfig+0x644>)
 8004cb4:	4013      	ands	r3, r2
 8004cb6:	0019      	movs	r1, r3
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cc0:	431a      	orrs	r2, r3
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cc6:	021b      	lsls	r3, r3, #8
 8004cc8:	431a      	orrs	r2, r3
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cce:	431a      	orrs	r2, r3
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004cd4:	431a      	orrs	r2, r3
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cda:	431a      	orrs	r2, r3
 8004cdc:	4b26      	ldr	r3, [pc, #152]	@ (8004d78 <HAL_RCC_OscConfig+0x62c>)
 8004cde:	430a      	orrs	r2, r1
 8004ce0:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004ce2:	4b25      	ldr	r3, [pc, #148]	@ (8004d78 <HAL_RCC_OscConfig+0x62c>)
 8004ce4:	681a      	ldr	r2, [r3, #0]
 8004ce6:	4b24      	ldr	r3, [pc, #144]	@ (8004d78 <HAL_RCC_OscConfig+0x62c>)
 8004ce8:	2180      	movs	r1, #128	@ 0x80
 8004cea:	0449      	lsls	r1, r1, #17
 8004cec:	430a      	orrs	r2, r1
 8004cee:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8004cf0:	4b21      	ldr	r3, [pc, #132]	@ (8004d78 <HAL_RCC_OscConfig+0x62c>)
 8004cf2:	68da      	ldr	r2, [r3, #12]
 8004cf4:	4b20      	ldr	r3, [pc, #128]	@ (8004d78 <HAL_RCC_OscConfig+0x62c>)
 8004cf6:	2180      	movs	r1, #128	@ 0x80
 8004cf8:	0549      	lsls	r1, r1, #21
 8004cfa:	430a      	orrs	r2, r1
 8004cfc:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cfe:	f7fe fac7 	bl	8003290 <HAL_GetTick>
 8004d02:	0003      	movs	r3, r0
 8004d04:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d06:	e008      	b.n	8004d1a <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d08:	f7fe fac2 	bl	8003290 <HAL_GetTick>
 8004d0c:	0002      	movs	r2, r0
 8004d0e:	693b      	ldr	r3, [r7, #16]
 8004d10:	1ad3      	subs	r3, r2, r3
 8004d12:	2b02      	cmp	r3, #2
 8004d14:	d901      	bls.n	8004d1a <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 8004d16:	2303      	movs	r3, #3
 8004d18:	e072      	b.n	8004e00 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d1a:	4b17      	ldr	r3, [pc, #92]	@ (8004d78 <HAL_RCC_OscConfig+0x62c>)
 8004d1c:	681a      	ldr	r2, [r3, #0]
 8004d1e:	2380      	movs	r3, #128	@ 0x80
 8004d20:	049b      	lsls	r3, r3, #18
 8004d22:	4013      	ands	r3, r2
 8004d24:	d0f0      	beq.n	8004d08 <HAL_RCC_OscConfig+0x5bc>
 8004d26:	e06a      	b.n	8004dfe <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d28:	4b13      	ldr	r3, [pc, #76]	@ (8004d78 <HAL_RCC_OscConfig+0x62c>)
 8004d2a:	681a      	ldr	r2, [r3, #0]
 8004d2c:	4b12      	ldr	r3, [pc, #72]	@ (8004d78 <HAL_RCC_OscConfig+0x62c>)
 8004d2e:	4917      	ldr	r1, [pc, #92]	@ (8004d8c <HAL_RCC_OscConfig+0x640>)
 8004d30:	400a      	ands	r2, r1
 8004d32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d34:	f7fe faac 	bl	8003290 <HAL_GetTick>
 8004d38:	0003      	movs	r3, r0
 8004d3a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d3c:	e008      	b.n	8004d50 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d3e:	f7fe faa7 	bl	8003290 <HAL_GetTick>
 8004d42:	0002      	movs	r2, r0
 8004d44:	693b      	ldr	r3, [r7, #16]
 8004d46:	1ad3      	subs	r3, r2, r3
 8004d48:	2b02      	cmp	r3, #2
 8004d4a:	d901      	bls.n	8004d50 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 8004d4c:	2303      	movs	r3, #3
 8004d4e:	e057      	b.n	8004e00 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d50:	4b09      	ldr	r3, [pc, #36]	@ (8004d78 <HAL_RCC_OscConfig+0x62c>)
 8004d52:	681a      	ldr	r2, [r3, #0]
 8004d54:	2380      	movs	r3, #128	@ 0x80
 8004d56:	049b      	lsls	r3, r3, #18
 8004d58:	4013      	ands	r3, r2
 8004d5a:	d1f0      	bne.n	8004d3e <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8004d5c:	4b06      	ldr	r3, [pc, #24]	@ (8004d78 <HAL_RCC_OscConfig+0x62c>)
 8004d5e:	68da      	ldr	r2, [r3, #12]
 8004d60:	4b05      	ldr	r3, [pc, #20]	@ (8004d78 <HAL_RCC_OscConfig+0x62c>)
 8004d62:	490c      	ldr	r1, [pc, #48]	@ (8004d94 <HAL_RCC_OscConfig+0x648>)
 8004d64:	400a      	ands	r2, r1
 8004d66:	60da      	str	r2, [r3, #12]
 8004d68:	e049      	b.n	8004dfe <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6a1b      	ldr	r3, [r3, #32]
 8004d6e:	2b01      	cmp	r3, #1
 8004d70:	d112      	bne.n	8004d98 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 8004d72:	2301      	movs	r3, #1
 8004d74:	e044      	b.n	8004e00 <HAL_RCC_OscConfig+0x6b4>
 8004d76:	46c0      	nop			@ (mov r8, r8)
 8004d78:	40021000 	.word	0x40021000
 8004d7c:	40007000 	.word	0x40007000
 8004d80:	00001388 	.word	0x00001388
 8004d84:	efffffff 	.word	0xefffffff
 8004d88:	ffbfffff 	.word	0xffbfffff
 8004d8c:	feffffff 	.word	0xfeffffff
 8004d90:	11c1808c 	.word	0x11c1808c
 8004d94:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8004d98:	4b1b      	ldr	r3, [pc, #108]	@ (8004e08 <HAL_RCC_OscConfig+0x6bc>)
 8004d9a:	68db      	ldr	r3, [r3, #12]
 8004d9c:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d9e:	697b      	ldr	r3, [r7, #20]
 8004da0:	2203      	movs	r2, #3
 8004da2:	401a      	ands	r2, r3
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004da8:	429a      	cmp	r2, r3
 8004daa:	d126      	bne.n	8004dfa <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004dac:	697b      	ldr	r3, [r7, #20]
 8004dae:	2270      	movs	r2, #112	@ 0x70
 8004db0:	401a      	ands	r2, r3
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004db6:	429a      	cmp	r2, r3
 8004db8:	d11f      	bne.n	8004dfa <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004dba:	697a      	ldr	r2, [r7, #20]
 8004dbc:	23fe      	movs	r3, #254	@ 0xfe
 8004dbe:	01db      	lsls	r3, r3, #7
 8004dc0:	401a      	ands	r2, r3
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dc6:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004dc8:	429a      	cmp	r2, r3
 8004dca:	d116      	bne.n	8004dfa <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004dcc:	697a      	ldr	r2, [r7, #20]
 8004dce:	23f8      	movs	r3, #248	@ 0xf8
 8004dd0:	039b      	lsls	r3, r3, #14
 8004dd2:	401a      	ands	r2, r3
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004dd8:	429a      	cmp	r2, r3
 8004dda:	d10e      	bne.n	8004dfa <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004ddc:	697a      	ldr	r2, [r7, #20]
 8004dde:	23e0      	movs	r3, #224	@ 0xe0
 8004de0:	051b      	lsls	r3, r3, #20
 8004de2:	401a      	ands	r2, r3
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004de8:	429a      	cmp	r2, r3
 8004dea:	d106      	bne.n	8004dfa <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8004dec:	697b      	ldr	r3, [r7, #20]
 8004dee:	0f5b      	lsrs	r3, r3, #29
 8004df0:	075a      	lsls	r2, r3, #29
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004df6:	429a      	cmp	r2, r3
 8004df8:	d001      	beq.n	8004dfe <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 8004dfa:	2301      	movs	r3, #1
 8004dfc:	e000      	b.n	8004e00 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 8004dfe:	2300      	movs	r3, #0
}
 8004e00:	0018      	movs	r0, r3
 8004e02:	46bd      	mov	sp, r7
 8004e04:	b008      	add	sp, #32
 8004e06:	bd80      	pop	{r7, pc}
 8004e08:	40021000 	.word	0x40021000

08004e0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b084      	sub	sp, #16
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
 8004e14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d101      	bne.n	8004e20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	e0e9      	b.n	8004ff4 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004e20:	4b76      	ldr	r3, [pc, #472]	@ (8004ffc <HAL_RCC_ClockConfig+0x1f0>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	2207      	movs	r2, #7
 8004e26:	4013      	ands	r3, r2
 8004e28:	683a      	ldr	r2, [r7, #0]
 8004e2a:	429a      	cmp	r2, r3
 8004e2c:	d91e      	bls.n	8004e6c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e2e:	4b73      	ldr	r3, [pc, #460]	@ (8004ffc <HAL_RCC_ClockConfig+0x1f0>)
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	2207      	movs	r2, #7
 8004e34:	4393      	bics	r3, r2
 8004e36:	0019      	movs	r1, r3
 8004e38:	4b70      	ldr	r3, [pc, #448]	@ (8004ffc <HAL_RCC_ClockConfig+0x1f0>)
 8004e3a:	683a      	ldr	r2, [r7, #0]
 8004e3c:	430a      	orrs	r2, r1
 8004e3e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004e40:	f7fe fa26 	bl	8003290 <HAL_GetTick>
 8004e44:	0003      	movs	r3, r0
 8004e46:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004e48:	e009      	b.n	8004e5e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e4a:	f7fe fa21 	bl	8003290 <HAL_GetTick>
 8004e4e:	0002      	movs	r2, r0
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	1ad3      	subs	r3, r2, r3
 8004e54:	4a6a      	ldr	r2, [pc, #424]	@ (8005000 <HAL_RCC_ClockConfig+0x1f4>)
 8004e56:	4293      	cmp	r3, r2
 8004e58:	d901      	bls.n	8004e5e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8004e5a:	2303      	movs	r3, #3
 8004e5c:	e0ca      	b.n	8004ff4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004e5e:	4b67      	ldr	r3, [pc, #412]	@ (8004ffc <HAL_RCC_ClockConfig+0x1f0>)
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	2207      	movs	r2, #7
 8004e64:	4013      	ands	r3, r2
 8004e66:	683a      	ldr	r2, [r7, #0]
 8004e68:	429a      	cmp	r2, r3
 8004e6a:	d1ee      	bne.n	8004e4a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	2202      	movs	r2, #2
 8004e72:	4013      	ands	r3, r2
 8004e74:	d015      	beq.n	8004ea2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	2204      	movs	r2, #4
 8004e7c:	4013      	ands	r3, r2
 8004e7e:	d006      	beq.n	8004e8e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004e80:	4b60      	ldr	r3, [pc, #384]	@ (8005004 <HAL_RCC_ClockConfig+0x1f8>)
 8004e82:	689a      	ldr	r2, [r3, #8]
 8004e84:	4b5f      	ldr	r3, [pc, #380]	@ (8005004 <HAL_RCC_ClockConfig+0x1f8>)
 8004e86:	21e0      	movs	r1, #224	@ 0xe0
 8004e88:	01c9      	lsls	r1, r1, #7
 8004e8a:	430a      	orrs	r2, r1
 8004e8c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e8e:	4b5d      	ldr	r3, [pc, #372]	@ (8005004 <HAL_RCC_ClockConfig+0x1f8>)
 8004e90:	689b      	ldr	r3, [r3, #8]
 8004e92:	4a5d      	ldr	r2, [pc, #372]	@ (8005008 <HAL_RCC_ClockConfig+0x1fc>)
 8004e94:	4013      	ands	r3, r2
 8004e96:	0019      	movs	r1, r3
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	689a      	ldr	r2, [r3, #8]
 8004e9c:	4b59      	ldr	r3, [pc, #356]	@ (8005004 <HAL_RCC_ClockConfig+0x1f8>)
 8004e9e:	430a      	orrs	r2, r1
 8004ea0:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	2201      	movs	r2, #1
 8004ea8:	4013      	ands	r3, r2
 8004eaa:	d057      	beq.n	8004f5c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	685b      	ldr	r3, [r3, #4]
 8004eb0:	2b01      	cmp	r3, #1
 8004eb2:	d107      	bne.n	8004ec4 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004eb4:	4b53      	ldr	r3, [pc, #332]	@ (8005004 <HAL_RCC_ClockConfig+0x1f8>)
 8004eb6:	681a      	ldr	r2, [r3, #0]
 8004eb8:	2380      	movs	r3, #128	@ 0x80
 8004eba:	029b      	lsls	r3, r3, #10
 8004ebc:	4013      	ands	r3, r2
 8004ebe:	d12b      	bne.n	8004f18 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004ec0:	2301      	movs	r3, #1
 8004ec2:	e097      	b.n	8004ff4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	685b      	ldr	r3, [r3, #4]
 8004ec8:	2b02      	cmp	r3, #2
 8004eca:	d107      	bne.n	8004edc <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004ecc:	4b4d      	ldr	r3, [pc, #308]	@ (8005004 <HAL_RCC_ClockConfig+0x1f8>)
 8004ece:	681a      	ldr	r2, [r3, #0]
 8004ed0:	2380      	movs	r3, #128	@ 0x80
 8004ed2:	049b      	lsls	r3, r3, #18
 8004ed4:	4013      	ands	r3, r2
 8004ed6:	d11f      	bne.n	8004f18 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004ed8:	2301      	movs	r3, #1
 8004eda:	e08b      	b.n	8004ff4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	685b      	ldr	r3, [r3, #4]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d107      	bne.n	8004ef4 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004ee4:	4b47      	ldr	r3, [pc, #284]	@ (8005004 <HAL_RCC_ClockConfig+0x1f8>)
 8004ee6:	681a      	ldr	r2, [r3, #0]
 8004ee8:	2380      	movs	r3, #128	@ 0x80
 8004eea:	00db      	lsls	r3, r3, #3
 8004eec:	4013      	ands	r3, r2
 8004eee:	d113      	bne.n	8004f18 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004ef0:	2301      	movs	r3, #1
 8004ef2:	e07f      	b.n	8004ff4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	685b      	ldr	r3, [r3, #4]
 8004ef8:	2b03      	cmp	r3, #3
 8004efa:	d106      	bne.n	8004f0a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004efc:	4b41      	ldr	r3, [pc, #260]	@ (8005004 <HAL_RCC_ClockConfig+0x1f8>)
 8004efe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f00:	2202      	movs	r2, #2
 8004f02:	4013      	ands	r3, r2
 8004f04:	d108      	bne.n	8004f18 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004f06:	2301      	movs	r3, #1
 8004f08:	e074      	b.n	8004ff4 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f0a:	4b3e      	ldr	r3, [pc, #248]	@ (8005004 <HAL_RCC_ClockConfig+0x1f8>)
 8004f0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f0e:	2202      	movs	r2, #2
 8004f10:	4013      	ands	r3, r2
 8004f12:	d101      	bne.n	8004f18 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004f14:	2301      	movs	r3, #1
 8004f16:	e06d      	b.n	8004ff4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004f18:	4b3a      	ldr	r3, [pc, #232]	@ (8005004 <HAL_RCC_ClockConfig+0x1f8>)
 8004f1a:	689b      	ldr	r3, [r3, #8]
 8004f1c:	2207      	movs	r2, #7
 8004f1e:	4393      	bics	r3, r2
 8004f20:	0019      	movs	r1, r3
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	685a      	ldr	r2, [r3, #4]
 8004f26:	4b37      	ldr	r3, [pc, #220]	@ (8005004 <HAL_RCC_ClockConfig+0x1f8>)
 8004f28:	430a      	orrs	r2, r1
 8004f2a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f2c:	f7fe f9b0 	bl	8003290 <HAL_GetTick>
 8004f30:	0003      	movs	r3, r0
 8004f32:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f34:	e009      	b.n	8004f4a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f36:	f7fe f9ab 	bl	8003290 <HAL_GetTick>
 8004f3a:	0002      	movs	r2, r0
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	1ad3      	subs	r3, r2, r3
 8004f40:	4a2f      	ldr	r2, [pc, #188]	@ (8005000 <HAL_RCC_ClockConfig+0x1f4>)
 8004f42:	4293      	cmp	r3, r2
 8004f44:	d901      	bls.n	8004f4a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8004f46:	2303      	movs	r3, #3
 8004f48:	e054      	b.n	8004ff4 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f4a:	4b2e      	ldr	r3, [pc, #184]	@ (8005004 <HAL_RCC_ClockConfig+0x1f8>)
 8004f4c:	689b      	ldr	r3, [r3, #8]
 8004f4e:	2238      	movs	r2, #56	@ 0x38
 8004f50:	401a      	ands	r2, r3
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	685b      	ldr	r3, [r3, #4]
 8004f56:	00db      	lsls	r3, r3, #3
 8004f58:	429a      	cmp	r2, r3
 8004f5a:	d1ec      	bne.n	8004f36 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004f5c:	4b27      	ldr	r3, [pc, #156]	@ (8004ffc <HAL_RCC_ClockConfig+0x1f0>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	2207      	movs	r2, #7
 8004f62:	4013      	ands	r3, r2
 8004f64:	683a      	ldr	r2, [r7, #0]
 8004f66:	429a      	cmp	r2, r3
 8004f68:	d21e      	bcs.n	8004fa8 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f6a:	4b24      	ldr	r3, [pc, #144]	@ (8004ffc <HAL_RCC_ClockConfig+0x1f0>)
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	2207      	movs	r2, #7
 8004f70:	4393      	bics	r3, r2
 8004f72:	0019      	movs	r1, r3
 8004f74:	4b21      	ldr	r3, [pc, #132]	@ (8004ffc <HAL_RCC_ClockConfig+0x1f0>)
 8004f76:	683a      	ldr	r2, [r7, #0]
 8004f78:	430a      	orrs	r2, r1
 8004f7a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004f7c:	f7fe f988 	bl	8003290 <HAL_GetTick>
 8004f80:	0003      	movs	r3, r0
 8004f82:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004f84:	e009      	b.n	8004f9a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f86:	f7fe f983 	bl	8003290 <HAL_GetTick>
 8004f8a:	0002      	movs	r2, r0
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	1ad3      	subs	r3, r2, r3
 8004f90:	4a1b      	ldr	r2, [pc, #108]	@ (8005000 <HAL_RCC_ClockConfig+0x1f4>)
 8004f92:	4293      	cmp	r3, r2
 8004f94:	d901      	bls.n	8004f9a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8004f96:	2303      	movs	r3, #3
 8004f98:	e02c      	b.n	8004ff4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004f9a:	4b18      	ldr	r3, [pc, #96]	@ (8004ffc <HAL_RCC_ClockConfig+0x1f0>)
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	2207      	movs	r2, #7
 8004fa0:	4013      	ands	r3, r2
 8004fa2:	683a      	ldr	r2, [r7, #0]
 8004fa4:	429a      	cmp	r2, r3
 8004fa6:	d1ee      	bne.n	8004f86 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	2204      	movs	r2, #4
 8004fae:	4013      	ands	r3, r2
 8004fb0:	d009      	beq.n	8004fc6 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004fb2:	4b14      	ldr	r3, [pc, #80]	@ (8005004 <HAL_RCC_ClockConfig+0x1f8>)
 8004fb4:	689b      	ldr	r3, [r3, #8]
 8004fb6:	4a15      	ldr	r2, [pc, #84]	@ (800500c <HAL_RCC_ClockConfig+0x200>)
 8004fb8:	4013      	ands	r3, r2
 8004fba:	0019      	movs	r1, r3
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	68da      	ldr	r2, [r3, #12]
 8004fc0:	4b10      	ldr	r3, [pc, #64]	@ (8005004 <HAL_RCC_ClockConfig+0x1f8>)
 8004fc2:	430a      	orrs	r2, r1
 8004fc4:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8004fc6:	f000 f88d 	bl	80050e4 <HAL_RCC_GetSysClockFreq>
 8004fca:	0001      	movs	r1, r0
 8004fcc:	4b0d      	ldr	r3, [pc, #52]	@ (8005004 <HAL_RCC_ClockConfig+0x1f8>)
 8004fce:	689b      	ldr	r3, [r3, #8]
 8004fd0:	0a1b      	lsrs	r3, r3, #8
 8004fd2:	220f      	movs	r2, #15
 8004fd4:	401a      	ands	r2, r3
 8004fd6:	4b0e      	ldr	r3, [pc, #56]	@ (8005010 <HAL_RCC_ClockConfig+0x204>)
 8004fd8:	0092      	lsls	r2, r2, #2
 8004fda:	58d3      	ldr	r3, [r2, r3]
 8004fdc:	221f      	movs	r2, #31
 8004fde:	4013      	ands	r3, r2
 8004fe0:	000a      	movs	r2, r1
 8004fe2:	40da      	lsrs	r2, r3
 8004fe4:	4b0b      	ldr	r3, [pc, #44]	@ (8005014 <HAL_RCC_ClockConfig+0x208>)
 8004fe6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004fe8:	4b0b      	ldr	r3, [pc, #44]	@ (8005018 <HAL_RCC_ClockConfig+0x20c>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	0018      	movs	r0, r3
 8004fee:	f7fe f8f3 	bl	80031d8 <HAL_InitTick>
 8004ff2:	0003      	movs	r3, r0
}
 8004ff4:	0018      	movs	r0, r3
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	b004      	add	sp, #16
 8004ffa:	bd80      	pop	{r7, pc}
 8004ffc:	40022000 	.word	0x40022000
 8005000:	00001388 	.word	0x00001388
 8005004:	40021000 	.word	0x40021000
 8005008:	fffff0ff 	.word	0xfffff0ff
 800500c:	ffff8fff 	.word	0xffff8fff
 8005010:	08008964 	.word	0x08008964
 8005014:	20000008 	.word	0x20000008
 8005018:	2000000c 	.word	0x2000000c

0800501c <HAL_RCC_MCOConfig>:
  *
  * (*) Feature not available on all devices of the family
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b08c      	sub	sp, #48	@ 0x30
 8005020:	af00      	add	r7, sp, #0
 8005022:	60f8      	str	r0, [r7, #12]
 8005024:	60b9      	str	r1, [r7, #8]
 8005026:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));

  /* Common GPIO init parameters */
  gpio_initstruct.Mode      = GPIO_MODE_AF_PP;
 8005028:	2010      	movs	r0, #16
 800502a:	183b      	adds	r3, r7, r0
 800502c:	2202      	movs	r2, #2
 800502e:	605a      	str	r2, [r3, #4]
  gpio_initstruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8005030:	183b      	adds	r3, r7, r0
 8005032:	2203      	movs	r2, #3
 8005034:	60da      	str	r2, [r3, #12]
  gpio_initstruct.Pull      = GPIO_NOPULL;
 8005036:	183b      	adds	r3, r7, r0
 8005038:	2200      	movs	r2, #0
 800503a:	609a      	str	r2, [r3, #8]

  /* Get MCOx selection */
  mcoindex = RCC_MCOx & RCC_MCO_INDEX_MASK;
 800503c:	68fa      	ldr	r2, [r7, #12]
 800503e:	2380      	movs	r3, #128	@ 0x80
 8005040:	055b      	lsls	r3, r3, #21
 8005042:	4013      	ands	r3, r2
 8005044:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Get MCOx GPIO Port */
  mco_gpio_port = (GPIO_TypeDef *) RCC_GET_MCO_GPIO_PORT(RCC_MCOx);
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	0c1b      	lsrs	r3, r3, #16
 800504a:	220f      	movs	r2, #15
 800504c:	4013      	ands	r3, r2
 800504e:	22a0      	movs	r2, #160	@ 0xa0
 8005050:	0352      	lsls	r2, r2, #13
 8005052:	4694      	mov	ip, r2
 8005054:	4463      	add	r3, ip
 8005056:	029b      	lsls	r3, r3, #10
 8005058:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* MCOx Clock Enable */
  mco_gpio_index = RCC_GET_MCO_GPIO_INDEX(RCC_MCOx);
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	0c1b      	lsrs	r3, r3, #16
 800505e:	220f      	movs	r2, #15
 8005060:	4013      	ands	r3, r2
 8005062:	627b      	str	r3, [r7, #36]	@ 0x24
  SET_BIT(RCC->IOPENR, (1UL << mco_gpio_index ));
 8005064:	4b1d      	ldr	r3, [pc, #116]	@ (80050dc <HAL_RCC_MCOConfig+0xc0>)
 8005066:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005068:	2201      	movs	r2, #1
 800506a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800506c:	409a      	lsls	r2, r3
 800506e:	4b1b      	ldr	r3, [pc, #108]	@ (80050dc <HAL_RCC_MCOConfig+0xc0>)
 8005070:	430a      	orrs	r2, r1
 8005072:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Configure the MCOx pin in alternate function mode */
  gpio_initstruct.Pin = RCC_GET_MCO_GPIO_PIN(RCC_MCOx);
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	041b      	lsls	r3, r3, #16
 8005078:	0c1a      	lsrs	r2, r3, #16
 800507a:	183b      	adds	r3, r7, r0
 800507c:	601a      	str	r2, [r3, #0]
  gpio_initstruct.Alternate = RCC_GET_MCO_GPIO_AF(RCC_MCOx);
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	0d1b      	lsrs	r3, r3, #20
 8005082:	22ff      	movs	r2, #255	@ 0xff
 8005084:	401a      	ands	r2, r3
 8005086:	183b      	adds	r3, r7, r0
 8005088:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(mco_gpio_port, &gpio_initstruct);
 800508a:	183a      	adds	r2, r7, r0
 800508c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800508e:	0011      	movs	r1, r2
 8005090:	0018      	movs	r0, r3
 8005092:	f7ff f8eb 	bl	800426c <HAL_GPIO_Init>

  if (mcoindex == RCC_MCO1_INDEX)
 8005096:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005098:	2b00      	cmp	r3, #0
 800509a:	d10a      	bne.n	80050b2 <HAL_RCC_MCOConfig+0x96>
  {
    assert_param(IS_RCC_MCODIV(RCC_MCODiv));
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
    /* Mask MCOSEL[] and MCOPRE[] bits then set MCO clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), (RCC_MCOSource | RCC_MCODiv));
 800509c:	4b0f      	ldr	r3, [pc, #60]	@ (80050dc <HAL_RCC_MCOConfig+0xc0>)
 800509e:	689b      	ldr	r3, [r3, #8]
 80050a0:	021b      	lsls	r3, r3, #8
 80050a2:	0a19      	lsrs	r1, r3, #8
 80050a4:	68ba      	ldr	r2, [r7, #8]
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	431a      	orrs	r2, r3
 80050aa:	4b0c      	ldr	r3, [pc, #48]	@ (80050dc <HAL_RCC_MCOConfig+0xc0>)
 80050ac:	430a      	orrs	r2, r1
 80050ae:	609a      	str	r2, [r3, #8]
#endif /* RCC_MCO2_SUPPORT */
  else
  {
    /* Nothing to do */
  }
}
 80050b0:	e00f      	b.n	80050d2 <HAL_RCC_MCOConfig+0xb6>
  else if (mcoindex == RCC_MCO2_INDEX)
 80050b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80050b4:	2380      	movs	r3, #128	@ 0x80
 80050b6:	055b      	lsls	r3, r3, #21
 80050b8:	429a      	cmp	r2, r3
 80050ba:	d10a      	bne.n	80050d2 <HAL_RCC_MCOConfig+0xb6>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2SEL | RCC_CFGR_MCO2PRE), (RCC_MCOSource | RCC_MCODiv));
 80050bc:	4b07      	ldr	r3, [pc, #28]	@ (80050dc <HAL_RCC_MCOConfig+0xc0>)
 80050be:	689b      	ldr	r3, [r3, #8]
 80050c0:	4a07      	ldr	r2, [pc, #28]	@ (80050e0 <HAL_RCC_MCOConfig+0xc4>)
 80050c2:	4013      	ands	r3, r2
 80050c4:	0019      	movs	r1, r3
 80050c6:	68ba      	ldr	r2, [r7, #8]
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	431a      	orrs	r2, r3
 80050cc:	4b03      	ldr	r3, [pc, #12]	@ (80050dc <HAL_RCC_MCOConfig+0xc0>)
 80050ce:	430a      	orrs	r2, r1
 80050d0:	609a      	str	r2, [r3, #8]
}
 80050d2:	46c0      	nop			@ (mov r8, r8)
 80050d4:	46bd      	mov	sp, r7
 80050d6:	b00c      	add	sp, #48	@ 0x30
 80050d8:	bd80      	pop	{r7, pc}
 80050da:	46c0      	nop			@ (mov r8, r8)
 80050dc:	40021000 	.word	0x40021000
 80050e0:	ff00ffff 	.word	0xff00ffff

080050e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b086      	sub	sp, #24
 80050e8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80050ea:	4b3c      	ldr	r3, [pc, #240]	@ (80051dc <HAL_RCC_GetSysClockFreq+0xf8>)
 80050ec:	689b      	ldr	r3, [r3, #8]
 80050ee:	2238      	movs	r2, #56	@ 0x38
 80050f0:	4013      	ands	r3, r2
 80050f2:	d10f      	bne.n	8005114 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80050f4:	4b39      	ldr	r3, [pc, #228]	@ (80051dc <HAL_RCC_GetSysClockFreq+0xf8>)
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	0adb      	lsrs	r3, r3, #11
 80050fa:	2207      	movs	r2, #7
 80050fc:	4013      	ands	r3, r2
 80050fe:	2201      	movs	r2, #1
 8005100:	409a      	lsls	r2, r3
 8005102:	0013      	movs	r3, r2
 8005104:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8005106:	6839      	ldr	r1, [r7, #0]
 8005108:	4835      	ldr	r0, [pc, #212]	@ (80051e0 <HAL_RCC_GetSysClockFreq+0xfc>)
 800510a:	f7fb f803 	bl	8000114 <__udivsi3>
 800510e:	0003      	movs	r3, r0
 8005110:	613b      	str	r3, [r7, #16]
 8005112:	e05d      	b.n	80051d0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005114:	4b31      	ldr	r3, [pc, #196]	@ (80051dc <HAL_RCC_GetSysClockFreq+0xf8>)
 8005116:	689b      	ldr	r3, [r3, #8]
 8005118:	2238      	movs	r2, #56	@ 0x38
 800511a:	4013      	ands	r3, r2
 800511c:	2b08      	cmp	r3, #8
 800511e:	d102      	bne.n	8005126 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005120:	4b30      	ldr	r3, [pc, #192]	@ (80051e4 <HAL_RCC_GetSysClockFreq+0x100>)
 8005122:	613b      	str	r3, [r7, #16]
 8005124:	e054      	b.n	80051d0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005126:	4b2d      	ldr	r3, [pc, #180]	@ (80051dc <HAL_RCC_GetSysClockFreq+0xf8>)
 8005128:	689b      	ldr	r3, [r3, #8]
 800512a:	2238      	movs	r2, #56	@ 0x38
 800512c:	4013      	ands	r3, r2
 800512e:	2b10      	cmp	r3, #16
 8005130:	d138      	bne.n	80051a4 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8005132:	4b2a      	ldr	r3, [pc, #168]	@ (80051dc <HAL_RCC_GetSysClockFreq+0xf8>)
 8005134:	68db      	ldr	r3, [r3, #12]
 8005136:	2203      	movs	r2, #3
 8005138:	4013      	ands	r3, r2
 800513a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800513c:	4b27      	ldr	r3, [pc, #156]	@ (80051dc <HAL_RCC_GetSysClockFreq+0xf8>)
 800513e:	68db      	ldr	r3, [r3, #12]
 8005140:	091b      	lsrs	r3, r3, #4
 8005142:	2207      	movs	r2, #7
 8005144:	4013      	ands	r3, r2
 8005146:	3301      	adds	r3, #1
 8005148:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	2b03      	cmp	r3, #3
 800514e:	d10d      	bne.n	800516c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005150:	68b9      	ldr	r1, [r7, #8]
 8005152:	4824      	ldr	r0, [pc, #144]	@ (80051e4 <HAL_RCC_GetSysClockFreq+0x100>)
 8005154:	f7fa ffde 	bl	8000114 <__udivsi3>
 8005158:	0003      	movs	r3, r0
 800515a:	0019      	movs	r1, r3
 800515c:	4b1f      	ldr	r3, [pc, #124]	@ (80051dc <HAL_RCC_GetSysClockFreq+0xf8>)
 800515e:	68db      	ldr	r3, [r3, #12]
 8005160:	0a1b      	lsrs	r3, r3, #8
 8005162:	227f      	movs	r2, #127	@ 0x7f
 8005164:	4013      	ands	r3, r2
 8005166:	434b      	muls	r3, r1
 8005168:	617b      	str	r3, [r7, #20]
        break;
 800516a:	e00d      	b.n	8005188 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800516c:	68b9      	ldr	r1, [r7, #8]
 800516e:	481c      	ldr	r0, [pc, #112]	@ (80051e0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005170:	f7fa ffd0 	bl	8000114 <__udivsi3>
 8005174:	0003      	movs	r3, r0
 8005176:	0019      	movs	r1, r3
 8005178:	4b18      	ldr	r3, [pc, #96]	@ (80051dc <HAL_RCC_GetSysClockFreq+0xf8>)
 800517a:	68db      	ldr	r3, [r3, #12]
 800517c:	0a1b      	lsrs	r3, r3, #8
 800517e:	227f      	movs	r2, #127	@ 0x7f
 8005180:	4013      	ands	r3, r2
 8005182:	434b      	muls	r3, r1
 8005184:	617b      	str	r3, [r7, #20]
        break;
 8005186:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8005188:	4b14      	ldr	r3, [pc, #80]	@ (80051dc <HAL_RCC_GetSysClockFreq+0xf8>)
 800518a:	68db      	ldr	r3, [r3, #12]
 800518c:	0f5b      	lsrs	r3, r3, #29
 800518e:	2207      	movs	r2, #7
 8005190:	4013      	ands	r3, r2
 8005192:	3301      	adds	r3, #1
 8005194:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8005196:	6879      	ldr	r1, [r7, #4]
 8005198:	6978      	ldr	r0, [r7, #20]
 800519a:	f7fa ffbb 	bl	8000114 <__udivsi3>
 800519e:	0003      	movs	r3, r0
 80051a0:	613b      	str	r3, [r7, #16]
 80051a2:	e015      	b.n	80051d0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80051a4:	4b0d      	ldr	r3, [pc, #52]	@ (80051dc <HAL_RCC_GetSysClockFreq+0xf8>)
 80051a6:	689b      	ldr	r3, [r3, #8]
 80051a8:	2238      	movs	r2, #56	@ 0x38
 80051aa:	4013      	ands	r3, r2
 80051ac:	2b20      	cmp	r3, #32
 80051ae:	d103      	bne.n	80051b8 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80051b0:	2380      	movs	r3, #128	@ 0x80
 80051b2:	021b      	lsls	r3, r3, #8
 80051b4:	613b      	str	r3, [r7, #16]
 80051b6:	e00b      	b.n	80051d0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80051b8:	4b08      	ldr	r3, [pc, #32]	@ (80051dc <HAL_RCC_GetSysClockFreq+0xf8>)
 80051ba:	689b      	ldr	r3, [r3, #8]
 80051bc:	2238      	movs	r2, #56	@ 0x38
 80051be:	4013      	ands	r3, r2
 80051c0:	2b18      	cmp	r3, #24
 80051c2:	d103      	bne.n	80051cc <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80051c4:	23fa      	movs	r3, #250	@ 0xfa
 80051c6:	01db      	lsls	r3, r3, #7
 80051c8:	613b      	str	r3, [r7, #16]
 80051ca:	e001      	b.n	80051d0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80051cc:	2300      	movs	r3, #0
 80051ce:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80051d0:	693b      	ldr	r3, [r7, #16]
}
 80051d2:	0018      	movs	r0, r3
 80051d4:	46bd      	mov	sp, r7
 80051d6:	b006      	add	sp, #24
 80051d8:	bd80      	pop	{r7, pc}
 80051da:	46c0      	nop			@ (mov r8, r8)
 80051dc:	40021000 	.word	0x40021000
 80051e0:	00f42400 	.word	0x00f42400
 80051e4:	007a1200 	.word	0x007a1200

080051e8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80051e8:	b580      	push	{r7, lr}
 80051ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80051ec:	4b02      	ldr	r3, [pc, #8]	@ (80051f8 <HAL_RCC_GetHCLKFreq+0x10>)
 80051ee:	681b      	ldr	r3, [r3, #0]
}
 80051f0:	0018      	movs	r0, r3
 80051f2:	46bd      	mov	sp, r7
 80051f4:	bd80      	pop	{r7, pc}
 80051f6:	46c0      	nop			@ (mov r8, r8)
 80051f8:	20000008 	.word	0x20000008

080051fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80051fc:	b5b0      	push	{r4, r5, r7, lr}
 80051fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8005200:	f7ff fff2 	bl	80051e8 <HAL_RCC_GetHCLKFreq>
 8005204:	0004      	movs	r4, r0
 8005206:	f7ff fa95 	bl	8004734 <LL_RCC_GetAPB1Prescaler>
 800520a:	0003      	movs	r3, r0
 800520c:	0b1a      	lsrs	r2, r3, #12
 800520e:	4b05      	ldr	r3, [pc, #20]	@ (8005224 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005210:	0092      	lsls	r2, r2, #2
 8005212:	58d3      	ldr	r3, [r2, r3]
 8005214:	221f      	movs	r2, #31
 8005216:	4013      	ands	r3, r2
 8005218:	40dc      	lsrs	r4, r3
 800521a:	0023      	movs	r3, r4
}
 800521c:	0018      	movs	r0, r3
 800521e:	46bd      	mov	sp, r7
 8005220:	bdb0      	pop	{r4, r5, r7, pc}
 8005222:	46c0      	nop			@ (mov r8, r8)
 8005224:	080089a4 	.word	0x080089a4

08005228 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005228:	b580      	push	{r7, lr}
 800522a:	b086      	sub	sp, #24
 800522c:	af00      	add	r7, sp, #0
 800522e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8005230:	2313      	movs	r3, #19
 8005232:	18fb      	adds	r3, r7, r3
 8005234:	2200      	movs	r2, #0
 8005236:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005238:	2312      	movs	r3, #18
 800523a:	18fb      	adds	r3, r7, r3
 800523c:	2200      	movs	r2, #0
 800523e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681a      	ldr	r2, [r3, #0]
 8005244:	2380      	movs	r3, #128	@ 0x80
 8005246:	029b      	lsls	r3, r3, #10
 8005248:	4013      	ands	r3, r2
 800524a:	d100      	bne.n	800524e <HAL_RCCEx_PeriphCLKConfig+0x26>
 800524c:	e0ad      	b.n	80053aa <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 800524e:	2011      	movs	r0, #17
 8005250:	183b      	adds	r3, r7, r0
 8005252:	2200      	movs	r2, #0
 8005254:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005256:	4b47      	ldr	r3, [pc, #284]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005258:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800525a:	2380      	movs	r3, #128	@ 0x80
 800525c:	055b      	lsls	r3, r3, #21
 800525e:	4013      	ands	r3, r2
 8005260:	d110      	bne.n	8005284 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005262:	4b44      	ldr	r3, [pc, #272]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005264:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005266:	4b43      	ldr	r3, [pc, #268]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005268:	2180      	movs	r1, #128	@ 0x80
 800526a:	0549      	lsls	r1, r1, #21
 800526c:	430a      	orrs	r2, r1
 800526e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005270:	4b40      	ldr	r3, [pc, #256]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005272:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005274:	2380      	movs	r3, #128	@ 0x80
 8005276:	055b      	lsls	r3, r3, #21
 8005278:	4013      	ands	r3, r2
 800527a:	60bb      	str	r3, [r7, #8]
 800527c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800527e:	183b      	adds	r3, r7, r0
 8005280:	2201      	movs	r2, #1
 8005282:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005284:	4b3c      	ldr	r3, [pc, #240]	@ (8005378 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8005286:	681a      	ldr	r2, [r3, #0]
 8005288:	4b3b      	ldr	r3, [pc, #236]	@ (8005378 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800528a:	2180      	movs	r1, #128	@ 0x80
 800528c:	0049      	lsls	r1, r1, #1
 800528e:	430a      	orrs	r2, r1
 8005290:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005292:	f7fd fffd 	bl	8003290 <HAL_GetTick>
 8005296:	0003      	movs	r3, r0
 8005298:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800529a:	e00b      	b.n	80052b4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800529c:	f7fd fff8 	bl	8003290 <HAL_GetTick>
 80052a0:	0002      	movs	r2, r0
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	1ad3      	subs	r3, r2, r3
 80052a6:	2b02      	cmp	r3, #2
 80052a8:	d904      	bls.n	80052b4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80052aa:	2313      	movs	r3, #19
 80052ac:	18fb      	adds	r3, r7, r3
 80052ae:	2203      	movs	r2, #3
 80052b0:	701a      	strb	r2, [r3, #0]
        break;
 80052b2:	e005      	b.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80052b4:	4b30      	ldr	r3, [pc, #192]	@ (8005378 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80052b6:	681a      	ldr	r2, [r3, #0]
 80052b8:	2380      	movs	r3, #128	@ 0x80
 80052ba:	005b      	lsls	r3, r3, #1
 80052bc:	4013      	ands	r3, r2
 80052be:	d0ed      	beq.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80052c0:	2313      	movs	r3, #19
 80052c2:	18fb      	adds	r3, r7, r3
 80052c4:	781b      	ldrb	r3, [r3, #0]
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d15e      	bne.n	8005388 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80052ca:	4b2a      	ldr	r3, [pc, #168]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80052cc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80052ce:	23c0      	movs	r3, #192	@ 0xc0
 80052d0:	009b      	lsls	r3, r3, #2
 80052d2:	4013      	ands	r3, r2
 80052d4:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80052d6:	697b      	ldr	r3, [r7, #20]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d019      	beq.n	8005310 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052e0:	697a      	ldr	r2, [r7, #20]
 80052e2:	429a      	cmp	r2, r3
 80052e4:	d014      	beq.n	8005310 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80052e6:	4b23      	ldr	r3, [pc, #140]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80052e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052ea:	4a24      	ldr	r2, [pc, #144]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x154>)
 80052ec:	4013      	ands	r3, r2
 80052ee:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80052f0:	4b20      	ldr	r3, [pc, #128]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80052f2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80052f4:	4b1f      	ldr	r3, [pc, #124]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80052f6:	2180      	movs	r1, #128	@ 0x80
 80052f8:	0249      	lsls	r1, r1, #9
 80052fa:	430a      	orrs	r2, r1
 80052fc:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80052fe:	4b1d      	ldr	r3, [pc, #116]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005300:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005302:	4b1c      	ldr	r3, [pc, #112]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005304:	491e      	ldr	r1, [pc, #120]	@ (8005380 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 8005306:	400a      	ands	r2, r1
 8005308:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800530a:	4b1a      	ldr	r3, [pc, #104]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800530c:	697a      	ldr	r2, [r7, #20]
 800530e:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005310:	697b      	ldr	r3, [r7, #20]
 8005312:	2201      	movs	r2, #1
 8005314:	4013      	ands	r3, r2
 8005316:	d016      	beq.n	8005346 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005318:	f7fd ffba 	bl	8003290 <HAL_GetTick>
 800531c:	0003      	movs	r3, r0
 800531e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005320:	e00c      	b.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005322:	f7fd ffb5 	bl	8003290 <HAL_GetTick>
 8005326:	0002      	movs	r2, r0
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	1ad3      	subs	r3, r2, r3
 800532c:	4a15      	ldr	r2, [pc, #84]	@ (8005384 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800532e:	4293      	cmp	r3, r2
 8005330:	d904      	bls.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8005332:	2313      	movs	r3, #19
 8005334:	18fb      	adds	r3, r7, r3
 8005336:	2203      	movs	r2, #3
 8005338:	701a      	strb	r2, [r3, #0]
            break;
 800533a:	e004      	b.n	8005346 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800533c:	4b0d      	ldr	r3, [pc, #52]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800533e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005340:	2202      	movs	r2, #2
 8005342:	4013      	ands	r3, r2
 8005344:	d0ed      	beq.n	8005322 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8005346:	2313      	movs	r3, #19
 8005348:	18fb      	adds	r3, r7, r3
 800534a:	781b      	ldrb	r3, [r3, #0]
 800534c:	2b00      	cmp	r3, #0
 800534e:	d10a      	bne.n	8005366 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005350:	4b08      	ldr	r3, [pc, #32]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005352:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005354:	4a09      	ldr	r2, [pc, #36]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8005356:	4013      	ands	r3, r2
 8005358:	0019      	movs	r1, r3
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800535e:	4b05      	ldr	r3, [pc, #20]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8005360:	430a      	orrs	r2, r1
 8005362:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005364:	e016      	b.n	8005394 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005366:	2312      	movs	r3, #18
 8005368:	18fb      	adds	r3, r7, r3
 800536a:	2213      	movs	r2, #19
 800536c:	18ba      	adds	r2, r7, r2
 800536e:	7812      	ldrb	r2, [r2, #0]
 8005370:	701a      	strb	r2, [r3, #0]
 8005372:	e00f      	b.n	8005394 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8005374:	40021000 	.word	0x40021000
 8005378:	40007000 	.word	0x40007000
 800537c:	fffffcff 	.word	0xfffffcff
 8005380:	fffeffff 	.word	0xfffeffff
 8005384:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005388:	2312      	movs	r3, #18
 800538a:	18fb      	adds	r3, r7, r3
 800538c:	2213      	movs	r2, #19
 800538e:	18ba      	adds	r2, r7, r2
 8005390:	7812      	ldrb	r2, [r2, #0]
 8005392:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005394:	2311      	movs	r3, #17
 8005396:	18fb      	adds	r3, r7, r3
 8005398:	781b      	ldrb	r3, [r3, #0]
 800539a:	2b01      	cmp	r3, #1
 800539c:	d105      	bne.n	80053aa <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800539e:	4bb6      	ldr	r3, [pc, #728]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80053a0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80053a2:	4bb5      	ldr	r3, [pc, #724]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80053a4:	49b5      	ldr	r1, [pc, #724]	@ (800567c <HAL_RCCEx_PeriphCLKConfig+0x454>)
 80053a6:	400a      	ands	r2, r1
 80053a8:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	2201      	movs	r2, #1
 80053b0:	4013      	ands	r3, r2
 80053b2:	d009      	beq.n	80053c8 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80053b4:	4bb0      	ldr	r3, [pc, #704]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80053b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053b8:	2203      	movs	r2, #3
 80053ba:	4393      	bics	r3, r2
 80053bc:	0019      	movs	r1, r3
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	685a      	ldr	r2, [r3, #4]
 80053c2:	4bad      	ldr	r3, [pc, #692]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80053c4:	430a      	orrs	r2, r1
 80053c6:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	2202      	movs	r2, #2
 80053ce:	4013      	ands	r3, r2
 80053d0:	d009      	beq.n	80053e6 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80053d2:	4ba9      	ldr	r3, [pc, #676]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80053d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053d6:	220c      	movs	r2, #12
 80053d8:	4393      	bics	r3, r2
 80053da:	0019      	movs	r1, r3
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	689a      	ldr	r2, [r3, #8]
 80053e0:	4ba5      	ldr	r3, [pc, #660]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80053e2:	430a      	orrs	r2, r1
 80053e4:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	2204      	movs	r2, #4
 80053ec:	4013      	ands	r3, r2
 80053ee:	d009      	beq.n	8005404 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80053f0:	4ba1      	ldr	r3, [pc, #644]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80053f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053f4:	2230      	movs	r2, #48	@ 0x30
 80053f6:	4393      	bics	r3, r2
 80053f8:	0019      	movs	r1, r3
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	68da      	ldr	r2, [r3, #12]
 80053fe:	4b9e      	ldr	r3, [pc, #632]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005400:	430a      	orrs	r2, r1
 8005402:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	2210      	movs	r2, #16
 800540a:	4013      	ands	r3, r2
 800540c:	d009      	beq.n	8005422 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800540e:	4b9a      	ldr	r3, [pc, #616]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005410:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005412:	4a9b      	ldr	r2, [pc, #620]	@ (8005680 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8005414:	4013      	ands	r3, r2
 8005416:	0019      	movs	r1, r3
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	691a      	ldr	r2, [r3, #16]
 800541c:	4b96      	ldr	r3, [pc, #600]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800541e:	430a      	orrs	r2, r1
 8005420:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681a      	ldr	r2, [r3, #0]
 8005426:	2380      	movs	r3, #128	@ 0x80
 8005428:	015b      	lsls	r3, r3, #5
 800542a:	4013      	ands	r3, r2
 800542c:	d009      	beq.n	8005442 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 800542e:	4b92      	ldr	r3, [pc, #584]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005430:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005432:	4a94      	ldr	r2, [pc, #592]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005434:	4013      	ands	r3, r2
 8005436:	0019      	movs	r1, r3
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	695a      	ldr	r2, [r3, #20]
 800543c:	4b8e      	ldr	r3, [pc, #568]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800543e:	430a      	orrs	r2, r1
 8005440:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681a      	ldr	r2, [r3, #0]
 8005446:	2380      	movs	r3, #128	@ 0x80
 8005448:	009b      	lsls	r3, r3, #2
 800544a:	4013      	ands	r3, r2
 800544c:	d009      	beq.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800544e:	4b8a      	ldr	r3, [pc, #552]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005450:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005452:	4a8d      	ldr	r2, [pc, #564]	@ (8005688 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 8005454:	4013      	ands	r3, r2
 8005456:	0019      	movs	r1, r3
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800545c:	4b86      	ldr	r3, [pc, #536]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800545e:	430a      	orrs	r2, r1
 8005460:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681a      	ldr	r2, [r3, #0]
 8005466:	2380      	movs	r3, #128	@ 0x80
 8005468:	00db      	lsls	r3, r3, #3
 800546a:	4013      	ands	r3, r2
 800546c:	d009      	beq.n	8005482 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800546e:	4b82      	ldr	r3, [pc, #520]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005470:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005472:	4a86      	ldr	r2, [pc, #536]	@ (800568c <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8005474:	4013      	ands	r3, r2
 8005476:	0019      	movs	r1, r3
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800547c:	4b7e      	ldr	r3, [pc, #504]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800547e:	430a      	orrs	r2, r1
 8005480:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	2220      	movs	r2, #32
 8005488:	4013      	ands	r3, r2
 800548a:	d009      	beq.n	80054a0 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800548c:	4b7a      	ldr	r3, [pc, #488]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800548e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005490:	4a7f      	ldr	r2, [pc, #508]	@ (8005690 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005492:	4013      	ands	r3, r2
 8005494:	0019      	movs	r1, r3
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	699a      	ldr	r2, [r3, #24]
 800549a:	4b77      	ldr	r3, [pc, #476]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800549c:	430a      	orrs	r2, r1
 800549e:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	2240      	movs	r2, #64	@ 0x40
 80054a6:	4013      	ands	r3, r2
 80054a8:	d009      	beq.n	80054be <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80054aa:	4b73      	ldr	r3, [pc, #460]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80054ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054ae:	4a79      	ldr	r2, [pc, #484]	@ (8005694 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 80054b0:	4013      	ands	r3, r2
 80054b2:	0019      	movs	r1, r3
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	69da      	ldr	r2, [r3, #28]
 80054b8:	4b6f      	ldr	r3, [pc, #444]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80054ba:	430a      	orrs	r2, r1
 80054bc:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681a      	ldr	r2, [r3, #0]
 80054c2:	2380      	movs	r3, #128	@ 0x80
 80054c4:	01db      	lsls	r3, r3, #7
 80054c6:	4013      	ands	r3, r2
 80054c8:	d015      	beq.n	80054f6 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80054ca:	4b6b      	ldr	r3, [pc, #428]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80054cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054ce:	009b      	lsls	r3, r3, #2
 80054d0:	0899      	lsrs	r1, r3, #2
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80054d6:	4b68      	ldr	r3, [pc, #416]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80054d8:	430a      	orrs	r2, r1
 80054da:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80054e0:	2380      	movs	r3, #128	@ 0x80
 80054e2:	05db      	lsls	r3, r3, #23
 80054e4:	429a      	cmp	r2, r3
 80054e6:	d106      	bne.n	80054f6 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80054e8:	4b63      	ldr	r3, [pc, #396]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80054ea:	68da      	ldr	r2, [r3, #12]
 80054ec:	4b62      	ldr	r3, [pc, #392]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80054ee:	2180      	movs	r1, #128	@ 0x80
 80054f0:	0249      	lsls	r1, r1, #9
 80054f2:	430a      	orrs	r2, r1
 80054f4:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681a      	ldr	r2, [r3, #0]
 80054fa:	2380      	movs	r3, #128	@ 0x80
 80054fc:	031b      	lsls	r3, r3, #12
 80054fe:	4013      	ands	r3, r2
 8005500:	d009      	beq.n	8005516 <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005502:	4b5d      	ldr	r3, [pc, #372]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005504:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005506:	2240      	movs	r2, #64	@ 0x40
 8005508:	4393      	bics	r3, r2
 800550a:	0019      	movs	r1, r3
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005510:	4b59      	ldr	r3, [pc, #356]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005512:	430a      	orrs	r2, r1
 8005514:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681a      	ldr	r2, [r3, #0]
 800551a:	2380      	movs	r3, #128	@ 0x80
 800551c:	039b      	lsls	r3, r3, #14
 800551e:	4013      	ands	r3, r2
 8005520:	d016      	beq.n	8005550 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005522:	4b55      	ldr	r3, [pc, #340]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005524:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005526:	4a5c      	ldr	r2, [pc, #368]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8005528:	4013      	ands	r3, r2
 800552a:	0019      	movs	r1, r3
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005530:	4b51      	ldr	r3, [pc, #324]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005532:	430a      	orrs	r2, r1
 8005534:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800553a:	2380      	movs	r3, #128	@ 0x80
 800553c:	03db      	lsls	r3, r3, #15
 800553e:	429a      	cmp	r2, r3
 8005540:	d106      	bne.n	8005550 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005542:	4b4d      	ldr	r3, [pc, #308]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005544:	68da      	ldr	r2, [r3, #12]
 8005546:	4b4c      	ldr	r3, [pc, #304]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005548:	2180      	movs	r1, #128	@ 0x80
 800554a:	0449      	lsls	r1, r1, #17
 800554c:	430a      	orrs	r2, r1
 800554e:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681a      	ldr	r2, [r3, #0]
 8005554:	2380      	movs	r3, #128	@ 0x80
 8005556:	03db      	lsls	r3, r3, #15
 8005558:	4013      	ands	r3, r2
 800555a:	d016      	beq.n	800558a <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800555c:	4b46      	ldr	r3, [pc, #280]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800555e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005560:	4a4e      	ldr	r2, [pc, #312]	@ (800569c <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8005562:	4013      	ands	r3, r2
 8005564:	0019      	movs	r1, r3
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800556a:	4b43      	ldr	r3, [pc, #268]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800556c:	430a      	orrs	r2, r1
 800556e:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005574:	2380      	movs	r3, #128	@ 0x80
 8005576:	045b      	lsls	r3, r3, #17
 8005578:	429a      	cmp	r2, r3
 800557a:	d106      	bne.n	800558a <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800557c:	4b3e      	ldr	r3, [pc, #248]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800557e:	68da      	ldr	r2, [r3, #12]
 8005580:	4b3d      	ldr	r3, [pc, #244]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005582:	2180      	movs	r1, #128	@ 0x80
 8005584:	0449      	lsls	r1, r1, #17
 8005586:	430a      	orrs	r2, r1
 8005588:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681a      	ldr	r2, [r3, #0]
 800558e:	2380      	movs	r3, #128	@ 0x80
 8005590:	011b      	lsls	r3, r3, #4
 8005592:	4013      	ands	r3, r2
 8005594:	d014      	beq.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8005596:	4b38      	ldr	r3, [pc, #224]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005598:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800559a:	2203      	movs	r2, #3
 800559c:	4393      	bics	r3, r2
 800559e:	0019      	movs	r1, r3
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6a1a      	ldr	r2, [r3, #32]
 80055a4:	4b34      	ldr	r3, [pc, #208]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80055a6:	430a      	orrs	r2, r1
 80055a8:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6a1b      	ldr	r3, [r3, #32]
 80055ae:	2b01      	cmp	r3, #1
 80055b0:	d106      	bne.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80055b2:	4b31      	ldr	r3, [pc, #196]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80055b4:	68da      	ldr	r2, [r3, #12]
 80055b6:	4b30      	ldr	r3, [pc, #192]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80055b8:	2180      	movs	r1, #128	@ 0x80
 80055ba:	0249      	lsls	r1, r1, #9
 80055bc:	430a      	orrs	r2, r1
 80055be:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681a      	ldr	r2, [r3, #0]
 80055c4:	2380      	movs	r3, #128	@ 0x80
 80055c6:	019b      	lsls	r3, r3, #6
 80055c8:	4013      	ands	r3, r2
 80055ca:	d014      	beq.n	80055f6 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 80055cc:	4b2a      	ldr	r3, [pc, #168]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80055ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055d0:	220c      	movs	r2, #12
 80055d2:	4393      	bics	r3, r2
 80055d4:	0019      	movs	r1, r3
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80055da:	4b27      	ldr	r3, [pc, #156]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80055dc:	430a      	orrs	r2, r1
 80055de:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055e4:	2b04      	cmp	r3, #4
 80055e6:	d106      	bne.n	80055f6 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80055e8:	4b23      	ldr	r3, [pc, #140]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80055ea:	68da      	ldr	r2, [r3, #12]
 80055ec:	4b22      	ldr	r3, [pc, #136]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80055ee:	2180      	movs	r1, #128	@ 0x80
 80055f0:	0249      	lsls	r1, r1, #9
 80055f2:	430a      	orrs	r2, r1
 80055f4:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681a      	ldr	r2, [r3, #0]
 80055fa:	2380      	movs	r3, #128	@ 0x80
 80055fc:	045b      	lsls	r3, r3, #17
 80055fe:	4013      	ands	r3, r2
 8005600:	d016      	beq.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005602:	4b1d      	ldr	r3, [pc, #116]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005604:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005606:	4a22      	ldr	r2, [pc, #136]	@ (8005690 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8005608:	4013      	ands	r3, r2
 800560a:	0019      	movs	r1, r3
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005610:	4b19      	ldr	r3, [pc, #100]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005612:	430a      	orrs	r2, r1
 8005614:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800561a:	2380      	movs	r3, #128	@ 0x80
 800561c:	019b      	lsls	r3, r3, #6
 800561e:	429a      	cmp	r2, r3
 8005620:	d106      	bne.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005622:	4b15      	ldr	r3, [pc, #84]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005624:	68da      	ldr	r2, [r3, #12]
 8005626:	4b14      	ldr	r3, [pc, #80]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005628:	2180      	movs	r1, #128	@ 0x80
 800562a:	0449      	lsls	r1, r1, #17
 800562c:	430a      	orrs	r2, r1
 800562e:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681a      	ldr	r2, [r3, #0]
 8005634:	2380      	movs	r3, #128	@ 0x80
 8005636:	049b      	lsls	r3, r3, #18
 8005638:	4013      	ands	r3, r2
 800563a:	d016      	beq.n	800566a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800563c:	4b0e      	ldr	r3, [pc, #56]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800563e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005640:	4a10      	ldr	r2, [pc, #64]	@ (8005684 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005642:	4013      	ands	r3, r2
 8005644:	0019      	movs	r1, r3
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800564a:	4b0b      	ldr	r3, [pc, #44]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800564c:	430a      	orrs	r2, r1
 800564e:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005654:	2380      	movs	r3, #128	@ 0x80
 8005656:	005b      	lsls	r3, r3, #1
 8005658:	429a      	cmp	r2, r3
 800565a:	d106      	bne.n	800566a <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800565c:	4b06      	ldr	r3, [pc, #24]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800565e:	68da      	ldr	r2, [r3, #12]
 8005660:	4b05      	ldr	r3, [pc, #20]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005662:	2180      	movs	r1, #128	@ 0x80
 8005664:	0449      	lsls	r1, r1, #17
 8005666:	430a      	orrs	r2, r1
 8005668:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800566a:	2312      	movs	r3, #18
 800566c:	18fb      	adds	r3, r7, r3
 800566e:	781b      	ldrb	r3, [r3, #0]
}
 8005670:	0018      	movs	r0, r3
 8005672:	46bd      	mov	sp, r7
 8005674:	b006      	add	sp, #24
 8005676:	bd80      	pop	{r7, pc}
 8005678:	40021000 	.word	0x40021000
 800567c:	efffffff 	.word	0xefffffff
 8005680:	fffff3ff 	.word	0xfffff3ff
 8005684:	fffffcff 	.word	0xfffffcff
 8005688:	fff3ffff 	.word	0xfff3ffff
 800568c:	ffcfffff 	.word	0xffcfffff
 8005690:	ffffcfff 	.word	0xffffcfff
 8005694:	ffff3fff 	.word	0xffff3fff
 8005698:	ffbfffff 	.word	0xffbfffff
 800569c:	feffffff 	.word	0xfeffffff

080056a0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80056a0:	b580      	push	{r7, lr}
 80056a2:	b082      	sub	sp, #8
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d101      	bne.n	80056b2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80056ae:	2301      	movs	r3, #1
 80056b0:	e04a      	b.n	8005748 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	223d      	movs	r2, #61	@ 0x3d
 80056b6:	5c9b      	ldrb	r3, [r3, r2]
 80056b8:	b2db      	uxtb	r3, r3
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d107      	bne.n	80056ce <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	223c      	movs	r2, #60	@ 0x3c
 80056c2:	2100      	movs	r1, #0
 80056c4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	0018      	movs	r0, r3
 80056ca:	f7fd fbd7 	bl	8002e7c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	223d      	movs	r2, #61	@ 0x3d
 80056d2:	2102      	movs	r1, #2
 80056d4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681a      	ldr	r2, [r3, #0]
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	3304      	adds	r3, #4
 80056de:	0019      	movs	r1, r3
 80056e0:	0010      	movs	r0, r2
 80056e2:	f000 fa47 	bl	8005b74 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	2248      	movs	r2, #72	@ 0x48
 80056ea:	2101      	movs	r1, #1
 80056ec:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	223e      	movs	r2, #62	@ 0x3e
 80056f2:	2101      	movs	r1, #1
 80056f4:	5499      	strb	r1, [r3, r2]
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	223f      	movs	r2, #63	@ 0x3f
 80056fa:	2101      	movs	r1, #1
 80056fc:	5499      	strb	r1, [r3, r2]
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	2240      	movs	r2, #64	@ 0x40
 8005702:	2101      	movs	r1, #1
 8005704:	5499      	strb	r1, [r3, r2]
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2241      	movs	r2, #65	@ 0x41
 800570a:	2101      	movs	r1, #1
 800570c:	5499      	strb	r1, [r3, r2]
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	2242      	movs	r2, #66	@ 0x42
 8005712:	2101      	movs	r1, #1
 8005714:	5499      	strb	r1, [r3, r2]
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2243      	movs	r2, #67	@ 0x43
 800571a:	2101      	movs	r1, #1
 800571c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	2244      	movs	r2, #68	@ 0x44
 8005722:	2101      	movs	r1, #1
 8005724:	5499      	strb	r1, [r3, r2]
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2245      	movs	r2, #69	@ 0x45
 800572a:	2101      	movs	r1, #1
 800572c:	5499      	strb	r1, [r3, r2]
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2246      	movs	r2, #70	@ 0x46
 8005732:	2101      	movs	r1, #1
 8005734:	5499      	strb	r1, [r3, r2]
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	2247      	movs	r2, #71	@ 0x47
 800573a:	2101      	movs	r1, #1
 800573c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	223d      	movs	r2, #61	@ 0x3d
 8005742:	2101      	movs	r1, #1
 8005744:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005746:	2300      	movs	r3, #0
}
 8005748:	0018      	movs	r0, r3
 800574a:	46bd      	mov	sp, r7
 800574c:	b002      	add	sp, #8
 800574e:	bd80      	pop	{r7, pc}

08005750 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005750:	b580      	push	{r7, lr}
 8005752:	b084      	sub	sp, #16
 8005754:	af00      	add	r7, sp, #0
 8005756:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	223d      	movs	r2, #61	@ 0x3d
 800575c:	5c9b      	ldrb	r3, [r3, r2]
 800575e:	b2db      	uxtb	r3, r3
 8005760:	2b01      	cmp	r3, #1
 8005762:	d001      	beq.n	8005768 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005764:	2301      	movs	r3, #1
 8005766:	e03f      	b.n	80057e8 <HAL_TIM_Base_Start+0x98>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	223d      	movs	r2, #61	@ 0x3d
 800576c:	2102      	movs	r1, #2
 800576e:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	4a1e      	ldr	r2, [pc, #120]	@ (80057f0 <HAL_TIM_Base_Start+0xa0>)
 8005776:	4293      	cmp	r3, r2
 8005778:	d014      	beq.n	80057a4 <HAL_TIM_Base_Start+0x54>
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681a      	ldr	r2, [r3, #0]
 800577e:	2380      	movs	r3, #128	@ 0x80
 8005780:	05db      	lsls	r3, r3, #23
 8005782:	429a      	cmp	r2, r3
 8005784:	d00e      	beq.n	80057a4 <HAL_TIM_Base_Start+0x54>
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	4a1a      	ldr	r2, [pc, #104]	@ (80057f4 <HAL_TIM_Base_Start+0xa4>)
 800578c:	4293      	cmp	r3, r2
 800578e:	d009      	beq.n	80057a4 <HAL_TIM_Base_Start+0x54>
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	4a18      	ldr	r2, [pc, #96]	@ (80057f8 <HAL_TIM_Base_Start+0xa8>)
 8005796:	4293      	cmp	r3, r2
 8005798:	d004      	beq.n	80057a4 <HAL_TIM_Base_Start+0x54>
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	4a17      	ldr	r2, [pc, #92]	@ (80057fc <HAL_TIM_Base_Start+0xac>)
 80057a0:	4293      	cmp	r3, r2
 80057a2:	d116      	bne.n	80057d2 <HAL_TIM_Base_Start+0x82>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	689b      	ldr	r3, [r3, #8]
 80057aa:	4a15      	ldr	r2, [pc, #84]	@ (8005800 <HAL_TIM_Base_Start+0xb0>)
 80057ac:	4013      	ands	r3, r2
 80057ae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	2b06      	cmp	r3, #6
 80057b4:	d016      	beq.n	80057e4 <HAL_TIM_Base_Start+0x94>
 80057b6:	68fa      	ldr	r2, [r7, #12]
 80057b8:	2380      	movs	r3, #128	@ 0x80
 80057ba:	025b      	lsls	r3, r3, #9
 80057bc:	429a      	cmp	r2, r3
 80057be:	d011      	beq.n	80057e4 <HAL_TIM_Base_Start+0x94>
    {
      __HAL_TIM_ENABLE(htim);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	681a      	ldr	r2, [r3, #0]
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	2101      	movs	r1, #1
 80057cc:	430a      	orrs	r2, r1
 80057ce:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057d0:	e008      	b.n	80057e4 <HAL_TIM_Base_Start+0x94>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	681a      	ldr	r2, [r3, #0]
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	2101      	movs	r1, #1
 80057de:	430a      	orrs	r2, r1
 80057e0:	601a      	str	r2, [r3, #0]
 80057e2:	e000      	b.n	80057e6 <HAL_TIM_Base_Start+0x96>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057e4:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80057e6:	2300      	movs	r3, #0
}
 80057e8:	0018      	movs	r0, r3
 80057ea:	46bd      	mov	sp, r7
 80057ec:	b004      	add	sp, #16
 80057ee:	bd80      	pop	{r7, pc}
 80057f0:	40012c00 	.word	0x40012c00
 80057f4:	40000400 	.word	0x40000400
 80057f8:	40000800 	.word	0x40000800
 80057fc:	40014000 	.word	0x40014000
 8005800:	00010007 	.word	0x00010007

08005804 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	b082      	sub	sp, #8
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	6a1b      	ldr	r3, [r3, #32]
 8005812:	4a0d      	ldr	r2, [pc, #52]	@ (8005848 <HAL_TIM_Base_Stop+0x44>)
 8005814:	4013      	ands	r3, r2
 8005816:	d10d      	bne.n	8005834 <HAL_TIM_Base_Stop+0x30>
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	6a1b      	ldr	r3, [r3, #32]
 800581e:	4a0b      	ldr	r2, [pc, #44]	@ (800584c <HAL_TIM_Base_Stop+0x48>)
 8005820:	4013      	ands	r3, r2
 8005822:	d107      	bne.n	8005834 <HAL_TIM_Base_Stop+0x30>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	681a      	ldr	r2, [r3, #0]
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	2101      	movs	r1, #1
 8005830:	438a      	bics	r2, r1
 8005832:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	223d      	movs	r2, #61	@ 0x3d
 8005838:	2101      	movs	r1, #1
 800583a:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800583c:	2300      	movs	r3, #0
}
 800583e:	0018      	movs	r0, r3
 8005840:	46bd      	mov	sp, r7
 8005842:	b002      	add	sp, #8
 8005844:	bd80      	pop	{r7, pc}
 8005846:	46c0      	nop			@ (mov r8, r8)
 8005848:	00001111 	.word	0x00001111
 800584c:	00000444 	.word	0x00000444

08005850 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b084      	sub	sp, #16
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	223d      	movs	r2, #61	@ 0x3d
 800585c:	5c9b      	ldrb	r3, [r3, r2]
 800585e:	b2db      	uxtb	r3, r3
 8005860:	2b01      	cmp	r3, #1
 8005862:	d001      	beq.n	8005868 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005864:	2301      	movs	r3, #1
 8005866:	e047      	b.n	80058f8 <HAL_TIM_Base_Start_IT+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	223d      	movs	r2, #61	@ 0x3d
 800586c:	2102      	movs	r1, #2
 800586e:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	68da      	ldr	r2, [r3, #12]
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	2101      	movs	r1, #1
 800587c:	430a      	orrs	r2, r1
 800587e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	4a1e      	ldr	r2, [pc, #120]	@ (8005900 <HAL_TIM_Base_Start_IT+0xb0>)
 8005886:	4293      	cmp	r3, r2
 8005888:	d014      	beq.n	80058b4 <HAL_TIM_Base_Start_IT+0x64>
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681a      	ldr	r2, [r3, #0]
 800588e:	2380      	movs	r3, #128	@ 0x80
 8005890:	05db      	lsls	r3, r3, #23
 8005892:	429a      	cmp	r2, r3
 8005894:	d00e      	beq.n	80058b4 <HAL_TIM_Base_Start_IT+0x64>
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	4a1a      	ldr	r2, [pc, #104]	@ (8005904 <HAL_TIM_Base_Start_IT+0xb4>)
 800589c:	4293      	cmp	r3, r2
 800589e:	d009      	beq.n	80058b4 <HAL_TIM_Base_Start_IT+0x64>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	4a18      	ldr	r2, [pc, #96]	@ (8005908 <HAL_TIM_Base_Start_IT+0xb8>)
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d004      	beq.n	80058b4 <HAL_TIM_Base_Start_IT+0x64>
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	4a17      	ldr	r2, [pc, #92]	@ (800590c <HAL_TIM_Base_Start_IT+0xbc>)
 80058b0:	4293      	cmp	r3, r2
 80058b2:	d116      	bne.n	80058e2 <HAL_TIM_Base_Start_IT+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	689b      	ldr	r3, [r3, #8]
 80058ba:	4a15      	ldr	r2, [pc, #84]	@ (8005910 <HAL_TIM_Base_Start_IT+0xc0>)
 80058bc:	4013      	ands	r3, r2
 80058be:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	2b06      	cmp	r3, #6
 80058c4:	d016      	beq.n	80058f4 <HAL_TIM_Base_Start_IT+0xa4>
 80058c6:	68fa      	ldr	r2, [r7, #12]
 80058c8:	2380      	movs	r3, #128	@ 0x80
 80058ca:	025b      	lsls	r3, r3, #9
 80058cc:	429a      	cmp	r2, r3
 80058ce:	d011      	beq.n	80058f4 <HAL_TIM_Base_Start_IT+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	681a      	ldr	r2, [r3, #0]
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	2101      	movs	r1, #1
 80058dc:	430a      	orrs	r2, r1
 80058de:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058e0:	e008      	b.n	80058f4 <HAL_TIM_Base_Start_IT+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	681a      	ldr	r2, [r3, #0]
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	2101      	movs	r1, #1
 80058ee:	430a      	orrs	r2, r1
 80058f0:	601a      	str	r2, [r3, #0]
 80058f2:	e000      	b.n	80058f6 <HAL_TIM_Base_Start_IT+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058f4:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80058f6:	2300      	movs	r3, #0
}
 80058f8:	0018      	movs	r0, r3
 80058fa:	46bd      	mov	sp, r7
 80058fc:	b004      	add	sp, #16
 80058fe:	bd80      	pop	{r7, pc}
 8005900:	40012c00 	.word	0x40012c00
 8005904:	40000400 	.word	0x40000400
 8005908:	40000800 	.word	0x40000800
 800590c:	40014000 	.word	0x40014000
 8005910:	00010007 	.word	0x00010007

08005914 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005914:	b580      	push	{r7, lr}
 8005916:	b084      	sub	sp, #16
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	68db      	ldr	r3, [r3, #12]
 8005922:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	691b      	ldr	r3, [r3, #16]
 800592a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800592c:	68bb      	ldr	r3, [r7, #8]
 800592e:	2202      	movs	r2, #2
 8005930:	4013      	ands	r3, r2
 8005932:	d021      	beq.n	8005978 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	2202      	movs	r2, #2
 8005938:	4013      	ands	r3, r2
 800593a:	d01d      	beq.n	8005978 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	2203      	movs	r2, #3
 8005942:	4252      	negs	r2, r2
 8005944:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2201      	movs	r2, #1
 800594a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	699b      	ldr	r3, [r3, #24]
 8005952:	2203      	movs	r2, #3
 8005954:	4013      	ands	r3, r2
 8005956:	d004      	beq.n	8005962 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	0018      	movs	r0, r3
 800595c:	f000 f8f2 	bl	8005b44 <HAL_TIM_IC_CaptureCallback>
 8005960:	e007      	b.n	8005972 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	0018      	movs	r0, r3
 8005966:	f000 f8e5 	bl	8005b34 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	0018      	movs	r0, r3
 800596e:	f000 f8f1 	bl	8005b54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	2200      	movs	r2, #0
 8005976:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005978:	68bb      	ldr	r3, [r7, #8]
 800597a:	2204      	movs	r2, #4
 800597c:	4013      	ands	r3, r2
 800597e:	d022      	beq.n	80059c6 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	2204      	movs	r2, #4
 8005984:	4013      	ands	r3, r2
 8005986:	d01e      	beq.n	80059c6 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	2205      	movs	r2, #5
 800598e:	4252      	negs	r2, r2
 8005990:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	2202      	movs	r2, #2
 8005996:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	699a      	ldr	r2, [r3, #24]
 800599e:	23c0      	movs	r3, #192	@ 0xc0
 80059a0:	009b      	lsls	r3, r3, #2
 80059a2:	4013      	ands	r3, r2
 80059a4:	d004      	beq.n	80059b0 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	0018      	movs	r0, r3
 80059aa:	f000 f8cb 	bl	8005b44 <HAL_TIM_IC_CaptureCallback>
 80059ae:	e007      	b.n	80059c0 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	0018      	movs	r0, r3
 80059b4:	f000 f8be 	bl	8005b34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	0018      	movs	r0, r3
 80059bc:	f000 f8ca 	bl	8005b54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2200      	movs	r2, #0
 80059c4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80059c6:	68bb      	ldr	r3, [r7, #8]
 80059c8:	2208      	movs	r2, #8
 80059ca:	4013      	ands	r3, r2
 80059cc:	d021      	beq.n	8005a12 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	2208      	movs	r2, #8
 80059d2:	4013      	ands	r3, r2
 80059d4:	d01d      	beq.n	8005a12 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	2209      	movs	r2, #9
 80059dc:	4252      	negs	r2, r2
 80059de:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2204      	movs	r2, #4
 80059e4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	69db      	ldr	r3, [r3, #28]
 80059ec:	2203      	movs	r2, #3
 80059ee:	4013      	ands	r3, r2
 80059f0:	d004      	beq.n	80059fc <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	0018      	movs	r0, r3
 80059f6:	f000 f8a5 	bl	8005b44 <HAL_TIM_IC_CaptureCallback>
 80059fa:	e007      	b.n	8005a0c <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	0018      	movs	r0, r3
 8005a00:	f000 f898 	bl	8005b34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	0018      	movs	r0, r3
 8005a08:	f000 f8a4 	bl	8005b54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2200      	movs	r2, #0
 8005a10:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005a12:	68bb      	ldr	r3, [r7, #8]
 8005a14:	2210      	movs	r2, #16
 8005a16:	4013      	ands	r3, r2
 8005a18:	d022      	beq.n	8005a60 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	2210      	movs	r2, #16
 8005a1e:	4013      	ands	r3, r2
 8005a20:	d01e      	beq.n	8005a60 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	2211      	movs	r2, #17
 8005a28:	4252      	negs	r2, r2
 8005a2a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2208      	movs	r2, #8
 8005a30:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	69da      	ldr	r2, [r3, #28]
 8005a38:	23c0      	movs	r3, #192	@ 0xc0
 8005a3a:	009b      	lsls	r3, r3, #2
 8005a3c:	4013      	ands	r3, r2
 8005a3e:	d004      	beq.n	8005a4a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	0018      	movs	r0, r3
 8005a44:	f000 f87e 	bl	8005b44 <HAL_TIM_IC_CaptureCallback>
 8005a48:	e007      	b.n	8005a5a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	0018      	movs	r0, r3
 8005a4e:	f000 f871 	bl	8005b34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	0018      	movs	r0, r3
 8005a56:	f000 f87d 	bl	8005b54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005a60:	68bb      	ldr	r3, [r7, #8]
 8005a62:	2201      	movs	r2, #1
 8005a64:	4013      	ands	r3, r2
 8005a66:	d00c      	beq.n	8005a82 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	2201      	movs	r2, #1
 8005a6c:	4013      	ands	r3, r2
 8005a6e:	d008      	beq.n	8005a82 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	2202      	movs	r2, #2
 8005a76:	4252      	negs	r2, r2
 8005a78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	0018      	movs	r0, r3
 8005a7e:	f000 f851 	bl	8005b24 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005a82:	68bb      	ldr	r3, [r7, #8]
 8005a84:	2280      	movs	r2, #128	@ 0x80
 8005a86:	4013      	ands	r3, r2
 8005a88:	d104      	bne.n	8005a94 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005a8a:	68ba      	ldr	r2, [r7, #8]
 8005a8c:	2380      	movs	r3, #128	@ 0x80
 8005a8e:	019b      	lsls	r3, r3, #6
 8005a90:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005a92:	d00b      	beq.n	8005aac <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	2280      	movs	r2, #128	@ 0x80
 8005a98:	4013      	ands	r3, r2
 8005a9a:	d007      	beq.n	8005aac <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	4a1e      	ldr	r2, [pc, #120]	@ (8005b1c <HAL_TIM_IRQHandler+0x208>)
 8005aa2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	0018      	movs	r0, r3
 8005aa8:	f000 f97a 	bl	8005da0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005aac:	68ba      	ldr	r2, [r7, #8]
 8005aae:	2380      	movs	r3, #128	@ 0x80
 8005ab0:	005b      	lsls	r3, r3, #1
 8005ab2:	4013      	ands	r3, r2
 8005ab4:	d00b      	beq.n	8005ace <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	2280      	movs	r2, #128	@ 0x80
 8005aba:	4013      	ands	r3, r2
 8005abc:	d007      	beq.n	8005ace <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	4a17      	ldr	r2, [pc, #92]	@ (8005b20 <HAL_TIM_IRQHandler+0x20c>)
 8005ac4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	0018      	movs	r0, r3
 8005aca:	f000 f971 	bl	8005db0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005ace:	68bb      	ldr	r3, [r7, #8]
 8005ad0:	2240      	movs	r2, #64	@ 0x40
 8005ad2:	4013      	ands	r3, r2
 8005ad4:	d00c      	beq.n	8005af0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	2240      	movs	r2, #64	@ 0x40
 8005ada:	4013      	ands	r3, r2
 8005adc:	d008      	beq.n	8005af0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	2241      	movs	r2, #65	@ 0x41
 8005ae4:	4252      	negs	r2, r2
 8005ae6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	0018      	movs	r0, r3
 8005aec:	f000 f83a 	bl	8005b64 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005af0:	68bb      	ldr	r3, [r7, #8]
 8005af2:	2220      	movs	r2, #32
 8005af4:	4013      	ands	r3, r2
 8005af6:	d00c      	beq.n	8005b12 <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	2220      	movs	r2, #32
 8005afc:	4013      	ands	r3, r2
 8005afe:	d008      	beq.n	8005b12 <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	2221      	movs	r2, #33	@ 0x21
 8005b06:	4252      	negs	r2, r2
 8005b08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	0018      	movs	r0, r3
 8005b0e:	f000 f93f 	bl	8005d90 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005b12:	46c0      	nop			@ (mov r8, r8)
 8005b14:	46bd      	mov	sp, r7
 8005b16:	b004      	add	sp, #16
 8005b18:	bd80      	pop	{r7, pc}
 8005b1a:	46c0      	nop			@ (mov r8, r8)
 8005b1c:	ffffdf7f 	.word	0xffffdf7f
 8005b20:	fffffeff 	.word	0xfffffeff

08005b24 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005b24:	b580      	push	{r7, lr}
 8005b26:	b082      	sub	sp, #8
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005b2c:	46c0      	nop			@ (mov r8, r8)
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	b002      	add	sp, #8
 8005b32:	bd80      	pop	{r7, pc}

08005b34 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b082      	sub	sp, #8
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005b3c:	46c0      	nop			@ (mov r8, r8)
 8005b3e:	46bd      	mov	sp, r7
 8005b40:	b002      	add	sp, #8
 8005b42:	bd80      	pop	{r7, pc}

08005b44 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b082      	sub	sp, #8
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005b4c:	46c0      	nop			@ (mov r8, r8)
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	b002      	add	sp, #8
 8005b52:	bd80      	pop	{r7, pc}

08005b54 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005b54:	b580      	push	{r7, lr}
 8005b56:	b082      	sub	sp, #8
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005b5c:	46c0      	nop			@ (mov r8, r8)
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	b002      	add	sp, #8
 8005b62:	bd80      	pop	{r7, pc}

08005b64 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005b64:	b580      	push	{r7, lr}
 8005b66:	b082      	sub	sp, #8
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005b6c:	46c0      	nop			@ (mov r8, r8)
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	b002      	add	sp, #8
 8005b72:	bd80      	pop	{r7, pc}

08005b74 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005b74:	b580      	push	{r7, lr}
 8005b76:	b084      	sub	sp, #16
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
 8005b7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	4a3f      	ldr	r2, [pc, #252]	@ (8005c84 <TIM_Base_SetConfig+0x110>)
 8005b88:	4293      	cmp	r3, r2
 8005b8a:	d00c      	beq.n	8005ba6 <TIM_Base_SetConfig+0x32>
 8005b8c:	687a      	ldr	r2, [r7, #4]
 8005b8e:	2380      	movs	r3, #128	@ 0x80
 8005b90:	05db      	lsls	r3, r3, #23
 8005b92:	429a      	cmp	r2, r3
 8005b94:	d007      	beq.n	8005ba6 <TIM_Base_SetConfig+0x32>
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	4a3b      	ldr	r2, [pc, #236]	@ (8005c88 <TIM_Base_SetConfig+0x114>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d003      	beq.n	8005ba6 <TIM_Base_SetConfig+0x32>
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	4a3a      	ldr	r2, [pc, #232]	@ (8005c8c <TIM_Base_SetConfig+0x118>)
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d108      	bne.n	8005bb8 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	2270      	movs	r2, #112	@ 0x70
 8005baa:	4393      	bics	r3, r2
 8005bac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	685b      	ldr	r3, [r3, #4]
 8005bb2:	68fa      	ldr	r2, [r7, #12]
 8005bb4:	4313      	orrs	r3, r2
 8005bb6:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	4a32      	ldr	r2, [pc, #200]	@ (8005c84 <TIM_Base_SetConfig+0x110>)
 8005bbc:	4293      	cmp	r3, r2
 8005bbe:	d01c      	beq.n	8005bfa <TIM_Base_SetConfig+0x86>
 8005bc0:	687a      	ldr	r2, [r7, #4]
 8005bc2:	2380      	movs	r3, #128	@ 0x80
 8005bc4:	05db      	lsls	r3, r3, #23
 8005bc6:	429a      	cmp	r2, r3
 8005bc8:	d017      	beq.n	8005bfa <TIM_Base_SetConfig+0x86>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	4a2e      	ldr	r2, [pc, #184]	@ (8005c88 <TIM_Base_SetConfig+0x114>)
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d013      	beq.n	8005bfa <TIM_Base_SetConfig+0x86>
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	4a2d      	ldr	r2, [pc, #180]	@ (8005c8c <TIM_Base_SetConfig+0x118>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d00f      	beq.n	8005bfa <TIM_Base_SetConfig+0x86>
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	4a2c      	ldr	r2, [pc, #176]	@ (8005c90 <TIM_Base_SetConfig+0x11c>)
 8005bde:	4293      	cmp	r3, r2
 8005be0:	d00b      	beq.n	8005bfa <TIM_Base_SetConfig+0x86>
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	4a2b      	ldr	r2, [pc, #172]	@ (8005c94 <TIM_Base_SetConfig+0x120>)
 8005be6:	4293      	cmp	r3, r2
 8005be8:	d007      	beq.n	8005bfa <TIM_Base_SetConfig+0x86>
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	4a2a      	ldr	r2, [pc, #168]	@ (8005c98 <TIM_Base_SetConfig+0x124>)
 8005bee:	4293      	cmp	r3, r2
 8005bf0:	d003      	beq.n	8005bfa <TIM_Base_SetConfig+0x86>
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	4a29      	ldr	r2, [pc, #164]	@ (8005c9c <TIM_Base_SetConfig+0x128>)
 8005bf6:	4293      	cmp	r3, r2
 8005bf8:	d108      	bne.n	8005c0c <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	4a28      	ldr	r2, [pc, #160]	@ (8005ca0 <TIM_Base_SetConfig+0x12c>)
 8005bfe:	4013      	ands	r3, r2
 8005c00:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c02:	683b      	ldr	r3, [r7, #0]
 8005c04:	68db      	ldr	r3, [r3, #12]
 8005c06:	68fa      	ldr	r2, [r7, #12]
 8005c08:	4313      	orrs	r3, r2
 8005c0a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	2280      	movs	r2, #128	@ 0x80
 8005c10:	4393      	bics	r3, r2
 8005c12:	001a      	movs	r2, r3
 8005c14:	683b      	ldr	r3, [r7, #0]
 8005c16:	695b      	ldr	r3, [r3, #20]
 8005c18:	4313      	orrs	r3, r2
 8005c1a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	68fa      	ldr	r2, [r7, #12]
 8005c20:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	689a      	ldr	r2, [r3, #8]
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005c2a:	683b      	ldr	r3, [r7, #0]
 8005c2c:	681a      	ldr	r2, [r3, #0]
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	4a13      	ldr	r2, [pc, #76]	@ (8005c84 <TIM_Base_SetConfig+0x110>)
 8005c36:	4293      	cmp	r3, r2
 8005c38:	d00b      	beq.n	8005c52 <TIM_Base_SetConfig+0xde>
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	4a15      	ldr	r2, [pc, #84]	@ (8005c94 <TIM_Base_SetConfig+0x120>)
 8005c3e:	4293      	cmp	r3, r2
 8005c40:	d007      	beq.n	8005c52 <TIM_Base_SetConfig+0xde>
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	4a14      	ldr	r2, [pc, #80]	@ (8005c98 <TIM_Base_SetConfig+0x124>)
 8005c46:	4293      	cmp	r3, r2
 8005c48:	d003      	beq.n	8005c52 <TIM_Base_SetConfig+0xde>
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	4a13      	ldr	r2, [pc, #76]	@ (8005c9c <TIM_Base_SetConfig+0x128>)
 8005c4e:	4293      	cmp	r3, r2
 8005c50:	d103      	bne.n	8005c5a <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005c52:	683b      	ldr	r3, [r7, #0]
 8005c54:	691a      	ldr	r2, [r3, #16]
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2201      	movs	r2, #1
 8005c5e:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	691b      	ldr	r3, [r3, #16]
 8005c64:	2201      	movs	r2, #1
 8005c66:	4013      	ands	r3, r2
 8005c68:	2b01      	cmp	r3, #1
 8005c6a:	d106      	bne.n	8005c7a <TIM_Base_SetConfig+0x106>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	691b      	ldr	r3, [r3, #16]
 8005c70:	2201      	movs	r2, #1
 8005c72:	4393      	bics	r3, r2
 8005c74:	001a      	movs	r2, r3
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	611a      	str	r2, [r3, #16]
  }
}
 8005c7a:	46c0      	nop			@ (mov r8, r8)
 8005c7c:	46bd      	mov	sp, r7
 8005c7e:	b004      	add	sp, #16
 8005c80:	bd80      	pop	{r7, pc}
 8005c82:	46c0      	nop			@ (mov r8, r8)
 8005c84:	40012c00 	.word	0x40012c00
 8005c88:	40000400 	.word	0x40000400
 8005c8c:	40000800 	.word	0x40000800
 8005c90:	40002000 	.word	0x40002000
 8005c94:	40014000 	.word	0x40014000
 8005c98:	40014400 	.word	0x40014400
 8005c9c:	40014800 	.word	0x40014800
 8005ca0:	fffffcff 	.word	0xfffffcff

08005ca4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005ca4:	b580      	push	{r7, lr}
 8005ca6:	b084      	sub	sp, #16
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
 8005cac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	223c      	movs	r2, #60	@ 0x3c
 8005cb2:	5c9b      	ldrb	r3, [r3, r2]
 8005cb4:	2b01      	cmp	r3, #1
 8005cb6:	d101      	bne.n	8005cbc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005cb8:	2302      	movs	r3, #2
 8005cba:	e05a      	b.n	8005d72 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	223c      	movs	r2, #60	@ 0x3c
 8005cc0:	2101      	movs	r1, #1
 8005cc2:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	223d      	movs	r2, #61	@ 0x3d
 8005cc8:	2102      	movs	r1, #2
 8005cca:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	685b      	ldr	r3, [r3, #4]
 8005cd2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	689b      	ldr	r3, [r3, #8]
 8005cda:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	4a26      	ldr	r2, [pc, #152]	@ (8005d7c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d108      	bne.n	8005cf8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	4a25      	ldr	r2, [pc, #148]	@ (8005d80 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005cea:	4013      	ands	r3, r2
 8005cec:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	685b      	ldr	r3, [r3, #4]
 8005cf2:	68fa      	ldr	r2, [r7, #12]
 8005cf4:	4313      	orrs	r3, r2
 8005cf6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	2270      	movs	r2, #112	@ 0x70
 8005cfc:	4393      	bics	r3, r2
 8005cfe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005d00:	683b      	ldr	r3, [r7, #0]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	68fa      	ldr	r2, [r7, #12]
 8005d06:	4313      	orrs	r3, r2
 8005d08:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	68fa      	ldr	r2, [r7, #12]
 8005d10:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	4a19      	ldr	r2, [pc, #100]	@ (8005d7c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	d014      	beq.n	8005d46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681a      	ldr	r2, [r3, #0]
 8005d20:	2380      	movs	r3, #128	@ 0x80
 8005d22:	05db      	lsls	r3, r3, #23
 8005d24:	429a      	cmp	r2, r3
 8005d26:	d00e      	beq.n	8005d46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	4a15      	ldr	r2, [pc, #84]	@ (8005d84 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005d2e:	4293      	cmp	r3, r2
 8005d30:	d009      	beq.n	8005d46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	4a14      	ldr	r2, [pc, #80]	@ (8005d88 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005d38:	4293      	cmp	r3, r2
 8005d3a:	d004      	beq.n	8005d46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	4a12      	ldr	r2, [pc, #72]	@ (8005d8c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005d42:	4293      	cmp	r3, r2
 8005d44:	d10c      	bne.n	8005d60 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005d46:	68bb      	ldr	r3, [r7, #8]
 8005d48:	2280      	movs	r2, #128	@ 0x80
 8005d4a:	4393      	bics	r3, r2
 8005d4c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005d4e:	683b      	ldr	r3, [r7, #0]
 8005d50:	689b      	ldr	r3, [r3, #8]
 8005d52:	68ba      	ldr	r2, [r7, #8]
 8005d54:	4313      	orrs	r3, r2
 8005d56:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	68ba      	ldr	r2, [r7, #8]
 8005d5e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	223d      	movs	r2, #61	@ 0x3d
 8005d64:	2101      	movs	r1, #1
 8005d66:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	223c      	movs	r2, #60	@ 0x3c
 8005d6c:	2100      	movs	r1, #0
 8005d6e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005d70:	2300      	movs	r3, #0
}
 8005d72:	0018      	movs	r0, r3
 8005d74:	46bd      	mov	sp, r7
 8005d76:	b004      	add	sp, #16
 8005d78:	bd80      	pop	{r7, pc}
 8005d7a:	46c0      	nop			@ (mov r8, r8)
 8005d7c:	40012c00 	.word	0x40012c00
 8005d80:	ff0fffff 	.word	0xff0fffff
 8005d84:	40000400 	.word	0x40000400
 8005d88:	40000800 	.word	0x40000800
 8005d8c:	40014000 	.word	0x40014000

08005d90 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005d90:	b580      	push	{r7, lr}
 8005d92:	b082      	sub	sp, #8
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005d98:	46c0      	nop			@ (mov r8, r8)
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	b002      	add	sp, #8
 8005d9e:	bd80      	pop	{r7, pc}

08005da0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005da0:	b580      	push	{r7, lr}
 8005da2:	b082      	sub	sp, #8
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005da8:	46c0      	nop			@ (mov r8, r8)
 8005daa:	46bd      	mov	sp, r7
 8005dac:	b002      	add	sp, #8
 8005dae:	bd80      	pop	{r7, pc}

08005db0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005db0:	b580      	push	{r7, lr}
 8005db2:	b082      	sub	sp, #8
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005db8:	46c0      	nop			@ (mov r8, r8)
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	b002      	add	sp, #8
 8005dbe:	bd80      	pop	{r7, pc}

08005dc0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b082      	sub	sp, #8
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d101      	bne.n	8005dd2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005dce:	2301      	movs	r3, #1
 8005dd0:	e046      	b.n	8005e60 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2288      	movs	r2, #136	@ 0x88
 8005dd6:	589b      	ldr	r3, [r3, r2]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d107      	bne.n	8005dec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2284      	movs	r2, #132	@ 0x84
 8005de0:	2100      	movs	r1, #0
 8005de2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	0018      	movs	r0, r3
 8005de8:	f7fd f8a0 	bl	8002f2c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2288      	movs	r2, #136	@ 0x88
 8005df0:	2124      	movs	r1, #36	@ 0x24
 8005df2:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	681a      	ldr	r2, [r3, #0]
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	2101      	movs	r1, #1
 8005e00:	438a      	bics	r2, r1
 8005e02:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d003      	beq.n	8005e14 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	0018      	movs	r0, r3
 8005e10:	f000 ffce 	bl	8006db0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	0018      	movs	r0, r3
 8005e18:	f000 fc74 	bl	8006704 <UART_SetConfig>
 8005e1c:	0003      	movs	r3, r0
 8005e1e:	2b01      	cmp	r3, #1
 8005e20:	d101      	bne.n	8005e26 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8005e22:	2301      	movs	r3, #1
 8005e24:	e01c      	b.n	8005e60 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	685a      	ldr	r2, [r3, #4]
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	490d      	ldr	r1, [pc, #52]	@ (8005e68 <HAL_UART_Init+0xa8>)
 8005e32:	400a      	ands	r2, r1
 8005e34:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	689a      	ldr	r2, [r3, #8]
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	212a      	movs	r1, #42	@ 0x2a
 8005e42:	438a      	bics	r2, r1
 8005e44:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	681a      	ldr	r2, [r3, #0]
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	2101      	movs	r1, #1
 8005e52:	430a      	orrs	r2, r1
 8005e54:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	0018      	movs	r0, r3
 8005e5a:	f001 f85d 	bl	8006f18 <UART_CheckIdleState>
 8005e5e:	0003      	movs	r3, r0
}
 8005e60:	0018      	movs	r0, r3
 8005e62:	46bd      	mov	sp, r7
 8005e64:	b002      	add	sp, #8
 8005e66:	bd80      	pop	{r7, pc}
 8005e68:	ffffb7ff 	.word	0xffffb7ff

08005e6c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b08a      	sub	sp, #40	@ 0x28
 8005e70:	af02      	add	r7, sp, #8
 8005e72:	60f8      	str	r0, [r7, #12]
 8005e74:	60b9      	str	r1, [r7, #8]
 8005e76:	603b      	str	r3, [r7, #0]
 8005e78:	1dbb      	adds	r3, r7, #6
 8005e7a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	2288      	movs	r2, #136	@ 0x88
 8005e80:	589b      	ldr	r3, [r3, r2]
 8005e82:	2b20      	cmp	r3, #32
 8005e84:	d000      	beq.n	8005e88 <HAL_UART_Transmit+0x1c>
 8005e86:	e090      	b.n	8005faa <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e88:	68bb      	ldr	r3, [r7, #8]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d003      	beq.n	8005e96 <HAL_UART_Transmit+0x2a>
 8005e8e:	1dbb      	adds	r3, r7, #6
 8005e90:	881b      	ldrh	r3, [r3, #0]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d101      	bne.n	8005e9a <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8005e96:	2301      	movs	r3, #1
 8005e98:	e088      	b.n	8005fac <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	689a      	ldr	r2, [r3, #8]
 8005e9e:	2380      	movs	r3, #128	@ 0x80
 8005ea0:	015b      	lsls	r3, r3, #5
 8005ea2:	429a      	cmp	r2, r3
 8005ea4:	d109      	bne.n	8005eba <HAL_UART_Transmit+0x4e>
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	691b      	ldr	r3, [r3, #16]
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d105      	bne.n	8005eba <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005eae:	68bb      	ldr	r3, [r7, #8]
 8005eb0:	2201      	movs	r2, #1
 8005eb2:	4013      	ands	r3, r2
 8005eb4:	d001      	beq.n	8005eba <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8005eb6:	2301      	movs	r3, #1
 8005eb8:	e078      	b.n	8005fac <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	2290      	movs	r2, #144	@ 0x90
 8005ebe:	2100      	movs	r1, #0
 8005ec0:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	2288      	movs	r2, #136	@ 0x88
 8005ec6:	2121      	movs	r1, #33	@ 0x21
 8005ec8:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005eca:	f7fd f9e1 	bl	8003290 <HAL_GetTick>
 8005ece:	0003      	movs	r3, r0
 8005ed0:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	1dba      	adds	r2, r7, #6
 8005ed6:	2154      	movs	r1, #84	@ 0x54
 8005ed8:	8812      	ldrh	r2, [r2, #0]
 8005eda:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	1dba      	adds	r2, r7, #6
 8005ee0:	2156      	movs	r1, #86	@ 0x56
 8005ee2:	8812      	ldrh	r2, [r2, #0]
 8005ee4:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	689a      	ldr	r2, [r3, #8]
 8005eea:	2380      	movs	r3, #128	@ 0x80
 8005eec:	015b      	lsls	r3, r3, #5
 8005eee:	429a      	cmp	r2, r3
 8005ef0:	d108      	bne.n	8005f04 <HAL_UART_Transmit+0x98>
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	691b      	ldr	r3, [r3, #16]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d104      	bne.n	8005f04 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8005efa:	2300      	movs	r3, #0
 8005efc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005efe:	68bb      	ldr	r3, [r7, #8]
 8005f00:	61bb      	str	r3, [r7, #24]
 8005f02:	e003      	b.n	8005f0c <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8005f04:	68bb      	ldr	r3, [r7, #8]
 8005f06:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005f08:	2300      	movs	r3, #0
 8005f0a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005f0c:	e030      	b.n	8005f70 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005f0e:	697a      	ldr	r2, [r7, #20]
 8005f10:	68f8      	ldr	r0, [r7, #12]
 8005f12:	683b      	ldr	r3, [r7, #0]
 8005f14:	9300      	str	r3, [sp, #0]
 8005f16:	0013      	movs	r3, r2
 8005f18:	2200      	movs	r2, #0
 8005f1a:	2180      	movs	r1, #128	@ 0x80
 8005f1c:	f001 f8a6 	bl	800706c <UART_WaitOnFlagUntilTimeout>
 8005f20:	1e03      	subs	r3, r0, #0
 8005f22:	d005      	beq.n	8005f30 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	2288      	movs	r2, #136	@ 0x88
 8005f28:	2120      	movs	r1, #32
 8005f2a:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005f2c:	2303      	movs	r3, #3
 8005f2e:	e03d      	b.n	8005fac <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8005f30:	69fb      	ldr	r3, [r7, #28]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d10b      	bne.n	8005f4e <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005f36:	69bb      	ldr	r3, [r7, #24]
 8005f38:	881b      	ldrh	r3, [r3, #0]
 8005f3a:	001a      	movs	r2, r3
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	05d2      	lsls	r2, r2, #23
 8005f42:	0dd2      	lsrs	r2, r2, #23
 8005f44:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005f46:	69bb      	ldr	r3, [r7, #24]
 8005f48:	3302      	adds	r3, #2
 8005f4a:	61bb      	str	r3, [r7, #24]
 8005f4c:	e007      	b.n	8005f5e <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005f4e:	69fb      	ldr	r3, [r7, #28]
 8005f50:	781a      	ldrb	r2, [r3, #0]
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005f58:	69fb      	ldr	r3, [r7, #28]
 8005f5a:	3301      	adds	r3, #1
 8005f5c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	2256      	movs	r2, #86	@ 0x56
 8005f62:	5a9b      	ldrh	r3, [r3, r2]
 8005f64:	b29b      	uxth	r3, r3
 8005f66:	3b01      	subs	r3, #1
 8005f68:	b299      	uxth	r1, r3
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	2256      	movs	r2, #86	@ 0x56
 8005f6e:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	2256      	movs	r2, #86	@ 0x56
 8005f74:	5a9b      	ldrh	r3, [r3, r2]
 8005f76:	b29b      	uxth	r3, r3
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d1c8      	bne.n	8005f0e <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005f7c:	697a      	ldr	r2, [r7, #20]
 8005f7e:	68f8      	ldr	r0, [r7, #12]
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	9300      	str	r3, [sp, #0]
 8005f84:	0013      	movs	r3, r2
 8005f86:	2200      	movs	r2, #0
 8005f88:	2140      	movs	r1, #64	@ 0x40
 8005f8a:	f001 f86f 	bl	800706c <UART_WaitOnFlagUntilTimeout>
 8005f8e:	1e03      	subs	r3, r0, #0
 8005f90:	d005      	beq.n	8005f9e <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	2288      	movs	r2, #136	@ 0x88
 8005f96:	2120      	movs	r1, #32
 8005f98:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8005f9a:	2303      	movs	r3, #3
 8005f9c:	e006      	b.n	8005fac <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	2288      	movs	r2, #136	@ 0x88
 8005fa2:	2120      	movs	r1, #32
 8005fa4:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	e000      	b.n	8005fac <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8005faa:	2302      	movs	r3, #2
  }
}
 8005fac:	0018      	movs	r0, r3
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	b008      	add	sp, #32
 8005fb2:	bd80      	pop	{r7, pc}

08005fb4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b088      	sub	sp, #32
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	60f8      	str	r0, [r7, #12]
 8005fbc:	60b9      	str	r1, [r7, #8]
 8005fbe:	1dbb      	adds	r3, r7, #6
 8005fc0:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	228c      	movs	r2, #140	@ 0x8c
 8005fc6:	589b      	ldr	r3, [r3, r2]
 8005fc8:	2b20      	cmp	r3, #32
 8005fca:	d14f      	bne.n	800606c <HAL_UART_Receive_IT+0xb8>
  {
    if ((pData == NULL) || (Size == 0U))
 8005fcc:	68bb      	ldr	r3, [r7, #8]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d003      	beq.n	8005fda <HAL_UART_Receive_IT+0x26>
 8005fd2:	1dbb      	adds	r3, r7, #6
 8005fd4:	881b      	ldrh	r3, [r3, #0]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d101      	bne.n	8005fde <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005fda:	2301      	movs	r3, #1
 8005fdc:	e047      	b.n	800606e <HAL_UART_Receive_IT+0xba>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	689a      	ldr	r2, [r3, #8]
 8005fe2:	2380      	movs	r3, #128	@ 0x80
 8005fe4:	015b      	lsls	r3, r3, #5
 8005fe6:	429a      	cmp	r2, r3
 8005fe8:	d109      	bne.n	8005ffe <HAL_UART_Receive_IT+0x4a>
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	691b      	ldr	r3, [r3, #16]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d105      	bne.n	8005ffe <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005ff2:	68bb      	ldr	r3, [r7, #8]
 8005ff4:	2201      	movs	r2, #1
 8005ff6:	4013      	ands	r3, r2
 8005ff8:	d001      	beq.n	8005ffe <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	e037      	b.n	800606e <HAL_UART_Receive_IT+0xba>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	2200      	movs	r2, #0
 8006002:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	4a1b      	ldr	r2, [pc, #108]	@ (8006078 <HAL_UART_Receive_IT+0xc4>)
 800600a:	4293      	cmp	r3, r2
 800600c:	d025      	beq.n	800605a <HAL_UART_Receive_IT+0xa6>
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	4a1a      	ldr	r2, [pc, #104]	@ (800607c <HAL_UART_Receive_IT+0xc8>)
 8006014:	4293      	cmp	r3, r2
 8006016:	d020      	beq.n	800605a <HAL_UART_Receive_IT+0xa6>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	685a      	ldr	r2, [r3, #4]
 800601e:	2380      	movs	r3, #128	@ 0x80
 8006020:	041b      	lsls	r3, r3, #16
 8006022:	4013      	ands	r3, r2
 8006024:	d019      	beq.n	800605a <HAL_UART_Receive_IT+0xa6>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006026:	f3ef 8310 	mrs	r3, PRIMASK
 800602a:	613b      	str	r3, [r7, #16]
  return(result);
 800602c:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800602e:	61fb      	str	r3, [r7, #28]
 8006030:	2301      	movs	r3, #1
 8006032:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006034:	697b      	ldr	r3, [r7, #20]
 8006036:	f383 8810 	msr	PRIMASK, r3
}
 800603a:	46c0      	nop			@ (mov r8, r8)
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	681a      	ldr	r2, [r3, #0]
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	2180      	movs	r1, #128	@ 0x80
 8006048:	04c9      	lsls	r1, r1, #19
 800604a:	430a      	orrs	r2, r1
 800604c:	601a      	str	r2, [r3, #0]
 800604e:	69fb      	ldr	r3, [r7, #28]
 8006050:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006052:	69bb      	ldr	r3, [r7, #24]
 8006054:	f383 8810 	msr	PRIMASK, r3
}
 8006058:	46c0      	nop			@ (mov r8, r8)
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800605a:	1dbb      	adds	r3, r7, #6
 800605c:	881a      	ldrh	r2, [r3, #0]
 800605e:	68b9      	ldr	r1, [r7, #8]
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	0018      	movs	r0, r3
 8006064:	f001 f872 	bl	800714c <UART_Start_Receive_IT>
 8006068:	0003      	movs	r3, r0
 800606a:	e000      	b.n	800606e <HAL_UART_Receive_IT+0xba>
  }
  else
  {
    return HAL_BUSY;
 800606c:	2302      	movs	r3, #2
  }
}
 800606e:	0018      	movs	r0, r3
 8006070:	46bd      	mov	sp, r7
 8006072:	b008      	add	sp, #32
 8006074:	bd80      	pop	{r7, pc}
 8006076:	46c0      	nop			@ (mov r8, r8)
 8006078:	40008000 	.word	0x40008000
 800607c:	40008400 	.word	0x40008400

08006080 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006080:	b5b0      	push	{r4, r5, r7, lr}
 8006082:	b0aa      	sub	sp, #168	@ 0xa8
 8006084:	af00      	add	r7, sp, #0
 8006086:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	69db      	ldr	r3, [r3, #28]
 800608e:	22a4      	movs	r2, #164	@ 0xa4
 8006090:	18b9      	adds	r1, r7, r2
 8006092:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	20a0      	movs	r0, #160	@ 0xa0
 800609c:	1839      	adds	r1, r7, r0
 800609e:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	689b      	ldr	r3, [r3, #8]
 80060a6:	249c      	movs	r4, #156	@ 0x9c
 80060a8:	1939      	adds	r1, r7, r4
 80060aa:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80060ac:	0011      	movs	r1, r2
 80060ae:	18bb      	adds	r3, r7, r2
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	4aa2      	ldr	r2, [pc, #648]	@ (800633c <HAL_UART_IRQHandler+0x2bc>)
 80060b4:	4013      	ands	r3, r2
 80060b6:	2298      	movs	r2, #152	@ 0x98
 80060b8:	18bd      	adds	r5, r7, r2
 80060ba:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 80060bc:	18bb      	adds	r3, r7, r2
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d11a      	bne.n	80060fa <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80060c4:	187b      	adds	r3, r7, r1
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	2220      	movs	r2, #32
 80060ca:	4013      	ands	r3, r2
 80060cc:	d015      	beq.n	80060fa <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80060ce:	183b      	adds	r3, r7, r0
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	2220      	movs	r2, #32
 80060d4:	4013      	ands	r3, r2
 80060d6:	d105      	bne.n	80060e4 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80060d8:	193b      	adds	r3, r7, r4
 80060da:	681a      	ldr	r2, [r3, #0]
 80060dc:	2380      	movs	r3, #128	@ 0x80
 80060de:	055b      	lsls	r3, r3, #21
 80060e0:	4013      	ands	r3, r2
 80060e2:	d00a      	beq.n	80060fa <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d100      	bne.n	80060ee <HAL_UART_IRQHandler+0x6e>
 80060ec:	e2dc      	b.n	80066a8 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80060f2:	687a      	ldr	r2, [r7, #4]
 80060f4:	0010      	movs	r0, r2
 80060f6:	4798      	blx	r3
      }
      return;
 80060f8:	e2d6      	b.n	80066a8 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80060fa:	2398      	movs	r3, #152	@ 0x98
 80060fc:	18fb      	adds	r3, r7, r3
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d100      	bne.n	8006106 <HAL_UART_IRQHandler+0x86>
 8006104:	e122      	b.n	800634c <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8006106:	239c      	movs	r3, #156	@ 0x9c
 8006108:	18fb      	adds	r3, r7, r3
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	4a8c      	ldr	r2, [pc, #560]	@ (8006340 <HAL_UART_IRQHandler+0x2c0>)
 800610e:	4013      	ands	r3, r2
 8006110:	d106      	bne.n	8006120 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8006112:	23a0      	movs	r3, #160	@ 0xa0
 8006114:	18fb      	adds	r3, r7, r3
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	4a8a      	ldr	r2, [pc, #552]	@ (8006344 <HAL_UART_IRQHandler+0x2c4>)
 800611a:	4013      	ands	r3, r2
 800611c:	d100      	bne.n	8006120 <HAL_UART_IRQHandler+0xa0>
 800611e:	e115      	b.n	800634c <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006120:	23a4      	movs	r3, #164	@ 0xa4
 8006122:	18fb      	adds	r3, r7, r3
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	2201      	movs	r2, #1
 8006128:	4013      	ands	r3, r2
 800612a:	d012      	beq.n	8006152 <HAL_UART_IRQHandler+0xd2>
 800612c:	23a0      	movs	r3, #160	@ 0xa0
 800612e:	18fb      	adds	r3, r7, r3
 8006130:	681a      	ldr	r2, [r3, #0]
 8006132:	2380      	movs	r3, #128	@ 0x80
 8006134:	005b      	lsls	r3, r3, #1
 8006136:	4013      	ands	r3, r2
 8006138:	d00b      	beq.n	8006152 <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	2201      	movs	r2, #1
 8006140:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	2290      	movs	r2, #144	@ 0x90
 8006146:	589b      	ldr	r3, [r3, r2]
 8006148:	2201      	movs	r2, #1
 800614a:	431a      	orrs	r2, r3
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2190      	movs	r1, #144	@ 0x90
 8006150:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006152:	23a4      	movs	r3, #164	@ 0xa4
 8006154:	18fb      	adds	r3, r7, r3
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	2202      	movs	r2, #2
 800615a:	4013      	ands	r3, r2
 800615c:	d011      	beq.n	8006182 <HAL_UART_IRQHandler+0x102>
 800615e:	239c      	movs	r3, #156	@ 0x9c
 8006160:	18fb      	adds	r3, r7, r3
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	2201      	movs	r2, #1
 8006166:	4013      	ands	r3, r2
 8006168:	d00b      	beq.n	8006182 <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	2202      	movs	r2, #2
 8006170:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	2290      	movs	r2, #144	@ 0x90
 8006176:	589b      	ldr	r3, [r3, r2]
 8006178:	2204      	movs	r2, #4
 800617a:	431a      	orrs	r2, r3
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2190      	movs	r1, #144	@ 0x90
 8006180:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006182:	23a4      	movs	r3, #164	@ 0xa4
 8006184:	18fb      	adds	r3, r7, r3
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	2204      	movs	r2, #4
 800618a:	4013      	ands	r3, r2
 800618c:	d011      	beq.n	80061b2 <HAL_UART_IRQHandler+0x132>
 800618e:	239c      	movs	r3, #156	@ 0x9c
 8006190:	18fb      	adds	r3, r7, r3
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	2201      	movs	r2, #1
 8006196:	4013      	ands	r3, r2
 8006198:	d00b      	beq.n	80061b2 <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	2204      	movs	r2, #4
 80061a0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2290      	movs	r2, #144	@ 0x90
 80061a6:	589b      	ldr	r3, [r3, r2]
 80061a8:	2202      	movs	r2, #2
 80061aa:	431a      	orrs	r2, r3
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2190      	movs	r1, #144	@ 0x90
 80061b0:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80061b2:	23a4      	movs	r3, #164	@ 0xa4
 80061b4:	18fb      	adds	r3, r7, r3
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	2208      	movs	r2, #8
 80061ba:	4013      	ands	r3, r2
 80061bc:	d017      	beq.n	80061ee <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80061be:	23a0      	movs	r3, #160	@ 0xa0
 80061c0:	18fb      	adds	r3, r7, r3
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	2220      	movs	r2, #32
 80061c6:	4013      	ands	r3, r2
 80061c8:	d105      	bne.n	80061d6 <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80061ca:	239c      	movs	r3, #156	@ 0x9c
 80061cc:	18fb      	adds	r3, r7, r3
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	4a5b      	ldr	r2, [pc, #364]	@ (8006340 <HAL_UART_IRQHandler+0x2c0>)
 80061d2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80061d4:	d00b      	beq.n	80061ee <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	2208      	movs	r2, #8
 80061dc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2290      	movs	r2, #144	@ 0x90
 80061e2:	589b      	ldr	r3, [r3, r2]
 80061e4:	2208      	movs	r2, #8
 80061e6:	431a      	orrs	r2, r3
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2190      	movs	r1, #144	@ 0x90
 80061ec:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80061ee:	23a4      	movs	r3, #164	@ 0xa4
 80061f0:	18fb      	adds	r3, r7, r3
 80061f2:	681a      	ldr	r2, [r3, #0]
 80061f4:	2380      	movs	r3, #128	@ 0x80
 80061f6:	011b      	lsls	r3, r3, #4
 80061f8:	4013      	ands	r3, r2
 80061fa:	d013      	beq.n	8006224 <HAL_UART_IRQHandler+0x1a4>
 80061fc:	23a0      	movs	r3, #160	@ 0xa0
 80061fe:	18fb      	adds	r3, r7, r3
 8006200:	681a      	ldr	r2, [r3, #0]
 8006202:	2380      	movs	r3, #128	@ 0x80
 8006204:	04db      	lsls	r3, r3, #19
 8006206:	4013      	ands	r3, r2
 8006208:	d00c      	beq.n	8006224 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	2280      	movs	r2, #128	@ 0x80
 8006210:	0112      	lsls	r2, r2, #4
 8006212:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2290      	movs	r2, #144	@ 0x90
 8006218:	589b      	ldr	r3, [r3, r2]
 800621a:	2220      	movs	r2, #32
 800621c:	431a      	orrs	r2, r3
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	2190      	movs	r1, #144	@ 0x90
 8006222:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2290      	movs	r2, #144	@ 0x90
 8006228:	589b      	ldr	r3, [r3, r2]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d100      	bne.n	8006230 <HAL_UART_IRQHandler+0x1b0>
 800622e:	e23d      	b.n	80066ac <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006230:	23a4      	movs	r3, #164	@ 0xa4
 8006232:	18fb      	adds	r3, r7, r3
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	2220      	movs	r2, #32
 8006238:	4013      	ands	r3, r2
 800623a:	d015      	beq.n	8006268 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800623c:	23a0      	movs	r3, #160	@ 0xa0
 800623e:	18fb      	adds	r3, r7, r3
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	2220      	movs	r2, #32
 8006244:	4013      	ands	r3, r2
 8006246:	d106      	bne.n	8006256 <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006248:	239c      	movs	r3, #156	@ 0x9c
 800624a:	18fb      	adds	r3, r7, r3
 800624c:	681a      	ldr	r2, [r3, #0]
 800624e:	2380      	movs	r3, #128	@ 0x80
 8006250:	055b      	lsls	r3, r3, #21
 8006252:	4013      	ands	r3, r2
 8006254:	d008      	beq.n	8006268 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800625a:	2b00      	cmp	r3, #0
 800625c:	d004      	beq.n	8006268 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006262:	687a      	ldr	r2, [r7, #4]
 8006264:	0010      	movs	r0, r2
 8006266:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2290      	movs	r2, #144	@ 0x90
 800626c:	589b      	ldr	r3, [r3, r2]
 800626e:	2194      	movs	r1, #148	@ 0x94
 8006270:	187a      	adds	r2, r7, r1
 8006272:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	689b      	ldr	r3, [r3, #8]
 800627a:	2240      	movs	r2, #64	@ 0x40
 800627c:	4013      	ands	r3, r2
 800627e:	2b40      	cmp	r3, #64	@ 0x40
 8006280:	d004      	beq.n	800628c <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006282:	187b      	adds	r3, r7, r1
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	2228      	movs	r2, #40	@ 0x28
 8006288:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800628a:	d04c      	beq.n	8006326 <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	0018      	movs	r0, r3
 8006290:	f001 f880 	bl	8007394 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	689b      	ldr	r3, [r3, #8]
 800629a:	2240      	movs	r2, #64	@ 0x40
 800629c:	4013      	ands	r3, r2
 800629e:	2b40      	cmp	r3, #64	@ 0x40
 80062a0:	d13c      	bne.n	800631c <HAL_UART_IRQHandler+0x29c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80062a2:	f3ef 8310 	mrs	r3, PRIMASK
 80062a6:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 80062a8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80062aa:	2090      	movs	r0, #144	@ 0x90
 80062ac:	183a      	adds	r2, r7, r0
 80062ae:	6013      	str	r3, [r2, #0]
 80062b0:	2301      	movs	r3, #1
 80062b2:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80062b4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80062b6:	f383 8810 	msr	PRIMASK, r3
}
 80062ba:	46c0      	nop			@ (mov r8, r8)
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	689a      	ldr	r2, [r3, #8]
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	2140      	movs	r1, #64	@ 0x40
 80062c8:	438a      	bics	r2, r1
 80062ca:	609a      	str	r2, [r3, #8]
 80062cc:	183b      	adds	r3, r7, r0
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80062d2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80062d4:	f383 8810 	msr	PRIMASK, r3
}
 80062d8:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	2280      	movs	r2, #128	@ 0x80
 80062de:	589b      	ldr	r3, [r3, r2]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d016      	beq.n	8006312 <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2280      	movs	r2, #128	@ 0x80
 80062e8:	589b      	ldr	r3, [r3, r2]
 80062ea:	4a17      	ldr	r2, [pc, #92]	@ (8006348 <HAL_UART_IRQHandler+0x2c8>)
 80062ec:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2280      	movs	r2, #128	@ 0x80
 80062f2:	589b      	ldr	r3, [r3, r2]
 80062f4:	0018      	movs	r0, r3
 80062f6:	f7fd f929 	bl	800354c <HAL_DMA_Abort_IT>
 80062fa:	1e03      	subs	r3, r0, #0
 80062fc:	d01c      	beq.n	8006338 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2280      	movs	r2, #128	@ 0x80
 8006302:	589b      	ldr	r3, [r3, r2]
 8006304:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006306:	687a      	ldr	r2, [r7, #4]
 8006308:	2180      	movs	r1, #128	@ 0x80
 800630a:	5852      	ldr	r2, [r2, r1]
 800630c:	0010      	movs	r0, r2
 800630e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006310:	e012      	b.n	8006338 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	0018      	movs	r0, r3
 8006316:	f000 f9e1 	bl	80066dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800631a:	e00d      	b.n	8006338 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	0018      	movs	r0, r3
 8006320:	f000 f9dc 	bl	80066dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006324:	e008      	b.n	8006338 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	0018      	movs	r0, r3
 800632a:	f000 f9d7 	bl	80066dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	2290      	movs	r2, #144	@ 0x90
 8006332:	2100      	movs	r1, #0
 8006334:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8006336:	e1b9      	b.n	80066ac <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006338:	46c0      	nop			@ (mov r8, r8)
    return;
 800633a:	e1b7      	b.n	80066ac <HAL_UART_IRQHandler+0x62c>
 800633c:	0000080f 	.word	0x0000080f
 8006340:	10000001 	.word	0x10000001
 8006344:	04000120 	.word	0x04000120
 8006348:	08007461 	.word	0x08007461

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006350:	2b01      	cmp	r3, #1
 8006352:	d000      	beq.n	8006356 <HAL_UART_IRQHandler+0x2d6>
 8006354:	e13e      	b.n	80065d4 <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006356:	23a4      	movs	r3, #164	@ 0xa4
 8006358:	18fb      	adds	r3, r7, r3
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	2210      	movs	r2, #16
 800635e:	4013      	ands	r3, r2
 8006360:	d100      	bne.n	8006364 <HAL_UART_IRQHandler+0x2e4>
 8006362:	e137      	b.n	80065d4 <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006364:	23a0      	movs	r3, #160	@ 0xa0
 8006366:	18fb      	adds	r3, r7, r3
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	2210      	movs	r2, #16
 800636c:	4013      	ands	r3, r2
 800636e:	d100      	bne.n	8006372 <HAL_UART_IRQHandler+0x2f2>
 8006370:	e130      	b.n	80065d4 <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	2210      	movs	r2, #16
 8006378:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	689b      	ldr	r3, [r3, #8]
 8006380:	2240      	movs	r2, #64	@ 0x40
 8006382:	4013      	ands	r3, r2
 8006384:	2b40      	cmp	r3, #64	@ 0x40
 8006386:	d000      	beq.n	800638a <HAL_UART_IRQHandler+0x30a>
 8006388:	e0a4      	b.n	80064d4 <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	2280      	movs	r2, #128	@ 0x80
 800638e:	589b      	ldr	r3, [r3, r2]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	685a      	ldr	r2, [r3, #4]
 8006394:	217e      	movs	r1, #126	@ 0x7e
 8006396:	187b      	adds	r3, r7, r1
 8006398:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 800639a:	187b      	adds	r3, r7, r1
 800639c:	881b      	ldrh	r3, [r3, #0]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d100      	bne.n	80063a4 <HAL_UART_IRQHandler+0x324>
 80063a2:	e185      	b.n	80066b0 <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	225c      	movs	r2, #92	@ 0x5c
 80063a8:	5a9b      	ldrh	r3, [r3, r2]
 80063aa:	187a      	adds	r2, r7, r1
 80063ac:	8812      	ldrh	r2, [r2, #0]
 80063ae:	429a      	cmp	r2, r3
 80063b0:	d300      	bcc.n	80063b4 <HAL_UART_IRQHandler+0x334>
 80063b2:	e17d      	b.n	80066b0 <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	187a      	adds	r2, r7, r1
 80063b8:	215e      	movs	r1, #94	@ 0x5e
 80063ba:	8812      	ldrh	r2, [r2, #0]
 80063bc:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2280      	movs	r2, #128	@ 0x80
 80063c2:	589b      	ldr	r3, [r3, r2]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	2220      	movs	r2, #32
 80063ca:	4013      	ands	r3, r2
 80063cc:	d170      	bne.n	80064b0 <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80063ce:	f3ef 8310 	mrs	r3, PRIMASK
 80063d2:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 80063d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80063d6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80063d8:	2301      	movs	r3, #1
 80063da:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80063dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063de:	f383 8810 	msr	PRIMASK, r3
}
 80063e2:	46c0      	nop			@ (mov r8, r8)
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	681a      	ldr	r2, [r3, #0]
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	49b4      	ldr	r1, [pc, #720]	@ (80066c0 <HAL_UART_IRQHandler+0x640>)
 80063f0:	400a      	ands	r2, r1
 80063f2:	601a      	str	r2, [r3, #0]
 80063f4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80063f6:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80063f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063fa:	f383 8810 	msr	PRIMASK, r3
}
 80063fe:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006400:	f3ef 8310 	mrs	r3, PRIMASK
 8006404:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8006406:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006408:	677b      	str	r3, [r7, #116]	@ 0x74
 800640a:	2301      	movs	r3, #1
 800640c:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800640e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006410:	f383 8810 	msr	PRIMASK, r3
}
 8006414:	46c0      	nop			@ (mov r8, r8)
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	689a      	ldr	r2, [r3, #8]
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	2101      	movs	r1, #1
 8006422:	438a      	bics	r2, r1
 8006424:	609a      	str	r2, [r3, #8]
 8006426:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006428:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800642a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800642c:	f383 8810 	msr	PRIMASK, r3
}
 8006430:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006432:	f3ef 8310 	mrs	r3, PRIMASK
 8006436:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8006438:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800643a:	673b      	str	r3, [r7, #112]	@ 0x70
 800643c:	2301      	movs	r3, #1
 800643e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006440:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006442:	f383 8810 	msr	PRIMASK, r3
}
 8006446:	46c0      	nop			@ (mov r8, r8)
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	689a      	ldr	r2, [r3, #8]
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	2140      	movs	r1, #64	@ 0x40
 8006454:	438a      	bics	r2, r1
 8006456:	609a      	str	r2, [r3, #8]
 8006458:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800645a:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800645c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800645e:	f383 8810 	msr	PRIMASK, r3
}
 8006462:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	228c      	movs	r2, #140	@ 0x8c
 8006468:	2120      	movs	r1, #32
 800646a:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2200      	movs	r2, #0
 8006470:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006472:	f3ef 8310 	mrs	r3, PRIMASK
 8006476:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8006478:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800647a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800647c:	2301      	movs	r3, #1
 800647e:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006480:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006482:	f383 8810 	msr	PRIMASK, r3
}
 8006486:	46c0      	nop			@ (mov r8, r8)
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	681a      	ldr	r2, [r3, #0]
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	2110      	movs	r1, #16
 8006494:	438a      	bics	r2, r1
 8006496:	601a      	str	r2, [r3, #0]
 8006498:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800649a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800649c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800649e:	f383 8810 	msr	PRIMASK, r3
}
 80064a2:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2280      	movs	r2, #128	@ 0x80
 80064a8:	589b      	ldr	r3, [r3, r2]
 80064aa:	0018      	movs	r0, r3
 80064ac:	f7fc ffee 	bl	800348c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2202      	movs	r2, #2
 80064b4:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	225c      	movs	r2, #92	@ 0x5c
 80064ba:	5a9a      	ldrh	r2, [r3, r2]
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	215e      	movs	r1, #94	@ 0x5e
 80064c0:	5a5b      	ldrh	r3, [r3, r1]
 80064c2:	b29b      	uxth	r3, r3
 80064c4:	1ad3      	subs	r3, r2, r3
 80064c6:	b29a      	uxth	r2, r3
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	0011      	movs	r1, r2
 80064cc:	0018      	movs	r0, r3
 80064ce:	f000 f90d 	bl	80066ec <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80064d2:	e0ed      	b.n	80066b0 <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	225c      	movs	r2, #92	@ 0x5c
 80064d8:	5a99      	ldrh	r1, [r3, r2]
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	225e      	movs	r2, #94	@ 0x5e
 80064de:	5a9b      	ldrh	r3, [r3, r2]
 80064e0:	b29a      	uxth	r2, r3
 80064e2:	208e      	movs	r0, #142	@ 0x8e
 80064e4:	183b      	adds	r3, r7, r0
 80064e6:	1a8a      	subs	r2, r1, r2
 80064e8:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	225e      	movs	r2, #94	@ 0x5e
 80064ee:	5a9b      	ldrh	r3, [r3, r2]
 80064f0:	b29b      	uxth	r3, r3
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d100      	bne.n	80064f8 <HAL_UART_IRQHandler+0x478>
 80064f6:	e0dd      	b.n	80066b4 <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 80064f8:	183b      	adds	r3, r7, r0
 80064fa:	881b      	ldrh	r3, [r3, #0]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d100      	bne.n	8006502 <HAL_UART_IRQHandler+0x482>
 8006500:	e0d8      	b.n	80066b4 <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006502:	f3ef 8310 	mrs	r3, PRIMASK
 8006506:	60fb      	str	r3, [r7, #12]
  return(result);
 8006508:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800650a:	2488      	movs	r4, #136	@ 0x88
 800650c:	193a      	adds	r2, r7, r4
 800650e:	6013      	str	r3, [r2, #0]
 8006510:	2301      	movs	r3, #1
 8006512:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006514:	693b      	ldr	r3, [r7, #16]
 8006516:	f383 8810 	msr	PRIMASK, r3
}
 800651a:	46c0      	nop			@ (mov r8, r8)
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	681a      	ldr	r2, [r3, #0]
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	4967      	ldr	r1, [pc, #412]	@ (80066c4 <HAL_UART_IRQHandler+0x644>)
 8006528:	400a      	ands	r2, r1
 800652a:	601a      	str	r2, [r3, #0]
 800652c:	193b      	adds	r3, r7, r4
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006532:	697b      	ldr	r3, [r7, #20]
 8006534:	f383 8810 	msr	PRIMASK, r3
}
 8006538:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800653a:	f3ef 8310 	mrs	r3, PRIMASK
 800653e:	61bb      	str	r3, [r7, #24]
  return(result);
 8006540:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006542:	2484      	movs	r4, #132	@ 0x84
 8006544:	193a      	adds	r2, r7, r4
 8006546:	6013      	str	r3, [r2, #0]
 8006548:	2301      	movs	r3, #1
 800654a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800654c:	69fb      	ldr	r3, [r7, #28]
 800654e:	f383 8810 	msr	PRIMASK, r3
}
 8006552:	46c0      	nop			@ (mov r8, r8)
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	689a      	ldr	r2, [r3, #8]
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	495a      	ldr	r1, [pc, #360]	@ (80066c8 <HAL_UART_IRQHandler+0x648>)
 8006560:	400a      	ands	r2, r1
 8006562:	609a      	str	r2, [r3, #8]
 8006564:	193b      	adds	r3, r7, r4
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800656a:	6a3b      	ldr	r3, [r7, #32]
 800656c:	f383 8810 	msr	PRIMASK, r3
}
 8006570:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	228c      	movs	r2, #140	@ 0x8c
 8006576:	2120      	movs	r1, #32
 8006578:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	2200      	movs	r2, #0
 800657e:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2200      	movs	r2, #0
 8006584:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006586:	f3ef 8310 	mrs	r3, PRIMASK
 800658a:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800658c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800658e:	2480      	movs	r4, #128	@ 0x80
 8006590:	193a      	adds	r2, r7, r4
 8006592:	6013      	str	r3, [r2, #0]
 8006594:	2301      	movs	r3, #1
 8006596:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006598:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800659a:	f383 8810 	msr	PRIMASK, r3
}
 800659e:	46c0      	nop			@ (mov r8, r8)
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	681a      	ldr	r2, [r3, #0]
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	2110      	movs	r1, #16
 80065ac:	438a      	bics	r2, r1
 80065ae:	601a      	str	r2, [r3, #0]
 80065b0:	193b      	adds	r3, r7, r4
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80065b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065b8:	f383 8810 	msr	PRIMASK, r3
}
 80065bc:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2202      	movs	r2, #2
 80065c2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80065c4:	183b      	adds	r3, r7, r0
 80065c6:	881a      	ldrh	r2, [r3, #0]
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	0011      	movs	r1, r2
 80065cc:	0018      	movs	r0, r3
 80065ce:	f000 f88d 	bl	80066ec <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80065d2:	e06f      	b.n	80066b4 <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80065d4:	23a4      	movs	r3, #164	@ 0xa4
 80065d6:	18fb      	adds	r3, r7, r3
 80065d8:	681a      	ldr	r2, [r3, #0]
 80065da:	2380      	movs	r3, #128	@ 0x80
 80065dc:	035b      	lsls	r3, r3, #13
 80065de:	4013      	ands	r3, r2
 80065e0:	d010      	beq.n	8006604 <HAL_UART_IRQHandler+0x584>
 80065e2:	239c      	movs	r3, #156	@ 0x9c
 80065e4:	18fb      	adds	r3, r7, r3
 80065e6:	681a      	ldr	r2, [r3, #0]
 80065e8:	2380      	movs	r3, #128	@ 0x80
 80065ea:	03db      	lsls	r3, r3, #15
 80065ec:	4013      	ands	r3, r2
 80065ee:	d009      	beq.n	8006604 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	2280      	movs	r2, #128	@ 0x80
 80065f6:	0352      	lsls	r2, r2, #13
 80065f8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	0018      	movs	r0, r3
 80065fe:	f001 fc9f 	bl	8007f40 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006602:	e05a      	b.n	80066ba <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006604:	23a4      	movs	r3, #164	@ 0xa4
 8006606:	18fb      	adds	r3, r7, r3
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	2280      	movs	r2, #128	@ 0x80
 800660c:	4013      	ands	r3, r2
 800660e:	d016      	beq.n	800663e <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006610:	23a0      	movs	r3, #160	@ 0xa0
 8006612:	18fb      	adds	r3, r7, r3
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	2280      	movs	r2, #128	@ 0x80
 8006618:	4013      	ands	r3, r2
 800661a:	d106      	bne.n	800662a <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800661c:	239c      	movs	r3, #156	@ 0x9c
 800661e:	18fb      	adds	r3, r7, r3
 8006620:	681a      	ldr	r2, [r3, #0]
 8006622:	2380      	movs	r3, #128	@ 0x80
 8006624:	041b      	lsls	r3, r3, #16
 8006626:	4013      	ands	r3, r2
 8006628:	d009      	beq.n	800663e <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800662e:	2b00      	cmp	r3, #0
 8006630:	d042      	beq.n	80066b8 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006636:	687a      	ldr	r2, [r7, #4]
 8006638:	0010      	movs	r0, r2
 800663a:	4798      	blx	r3
    }
    return;
 800663c:	e03c      	b.n	80066b8 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800663e:	23a4      	movs	r3, #164	@ 0xa4
 8006640:	18fb      	adds	r3, r7, r3
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	2240      	movs	r2, #64	@ 0x40
 8006646:	4013      	ands	r3, r2
 8006648:	d00a      	beq.n	8006660 <HAL_UART_IRQHandler+0x5e0>
 800664a:	23a0      	movs	r3, #160	@ 0xa0
 800664c:	18fb      	adds	r3, r7, r3
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	2240      	movs	r2, #64	@ 0x40
 8006652:	4013      	ands	r3, r2
 8006654:	d004      	beq.n	8006660 <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	0018      	movs	r0, r3
 800665a:	f000 ff18 	bl	800748e <UART_EndTransmit_IT>
    return;
 800665e:	e02c      	b.n	80066ba <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006660:	23a4      	movs	r3, #164	@ 0xa4
 8006662:	18fb      	adds	r3, r7, r3
 8006664:	681a      	ldr	r2, [r3, #0]
 8006666:	2380      	movs	r3, #128	@ 0x80
 8006668:	041b      	lsls	r3, r3, #16
 800666a:	4013      	ands	r3, r2
 800666c:	d00b      	beq.n	8006686 <HAL_UART_IRQHandler+0x606>
 800666e:	23a0      	movs	r3, #160	@ 0xa0
 8006670:	18fb      	adds	r3, r7, r3
 8006672:	681a      	ldr	r2, [r3, #0]
 8006674:	2380      	movs	r3, #128	@ 0x80
 8006676:	05db      	lsls	r3, r3, #23
 8006678:	4013      	ands	r3, r2
 800667a:	d004      	beq.n	8006686 <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	0018      	movs	r0, r3
 8006680:	f001 fc6e 	bl	8007f60 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006684:	e019      	b.n	80066ba <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8006686:	23a4      	movs	r3, #164	@ 0xa4
 8006688:	18fb      	adds	r3, r7, r3
 800668a:	681a      	ldr	r2, [r3, #0]
 800668c:	2380      	movs	r3, #128	@ 0x80
 800668e:	045b      	lsls	r3, r3, #17
 8006690:	4013      	ands	r3, r2
 8006692:	d012      	beq.n	80066ba <HAL_UART_IRQHandler+0x63a>
 8006694:	23a0      	movs	r3, #160	@ 0xa0
 8006696:	18fb      	adds	r3, r7, r3
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	2b00      	cmp	r3, #0
 800669c:	da0d      	bge.n	80066ba <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	0018      	movs	r0, r3
 80066a2:	f001 fc55 	bl	8007f50 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80066a6:	e008      	b.n	80066ba <HAL_UART_IRQHandler+0x63a>
      return;
 80066a8:	46c0      	nop			@ (mov r8, r8)
 80066aa:	e006      	b.n	80066ba <HAL_UART_IRQHandler+0x63a>
    return;
 80066ac:	46c0      	nop			@ (mov r8, r8)
 80066ae:	e004      	b.n	80066ba <HAL_UART_IRQHandler+0x63a>
      return;
 80066b0:	46c0      	nop			@ (mov r8, r8)
 80066b2:	e002      	b.n	80066ba <HAL_UART_IRQHandler+0x63a>
      return;
 80066b4:	46c0      	nop			@ (mov r8, r8)
 80066b6:	e000      	b.n	80066ba <HAL_UART_IRQHandler+0x63a>
    return;
 80066b8:	46c0      	nop			@ (mov r8, r8)
  }
}
 80066ba:	46bd      	mov	sp, r7
 80066bc:	b02a      	add	sp, #168	@ 0xa8
 80066be:	bdb0      	pop	{r4, r5, r7, pc}
 80066c0:	fffffeff 	.word	0xfffffeff
 80066c4:	fffffedf 	.word	0xfffffedf
 80066c8:	effffffe 	.word	0xeffffffe

080066cc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80066cc:	b580      	push	{r7, lr}
 80066ce:	b082      	sub	sp, #8
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80066d4:	46c0      	nop			@ (mov r8, r8)
 80066d6:	46bd      	mov	sp, r7
 80066d8:	b002      	add	sp, #8
 80066da:	bd80      	pop	{r7, pc}

080066dc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80066dc:	b580      	push	{r7, lr}
 80066de:	b082      	sub	sp, #8
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80066e4:	46c0      	nop			@ (mov r8, r8)
 80066e6:	46bd      	mov	sp, r7
 80066e8:	b002      	add	sp, #8
 80066ea:	bd80      	pop	{r7, pc}

080066ec <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80066ec:	b580      	push	{r7, lr}
 80066ee:	b082      	sub	sp, #8
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	6078      	str	r0, [r7, #4]
 80066f4:	000a      	movs	r2, r1
 80066f6:	1cbb      	adds	r3, r7, #2
 80066f8:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80066fa:	46c0      	nop			@ (mov r8, r8)
 80066fc:	46bd      	mov	sp, r7
 80066fe:	b002      	add	sp, #8
 8006700:	bd80      	pop	{r7, pc}
	...

08006704 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006704:	b5b0      	push	{r4, r5, r7, lr}
 8006706:	b090      	sub	sp, #64	@ 0x40
 8006708:	af00      	add	r7, sp, #0
 800670a:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800670c:	231a      	movs	r3, #26
 800670e:	2220      	movs	r2, #32
 8006710:	189b      	adds	r3, r3, r2
 8006712:	19db      	adds	r3, r3, r7
 8006714:	2200      	movs	r2, #0
 8006716:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800671a:	689a      	ldr	r2, [r3, #8]
 800671c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800671e:	691b      	ldr	r3, [r3, #16]
 8006720:	431a      	orrs	r2, r3
 8006722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006724:	695b      	ldr	r3, [r3, #20]
 8006726:	431a      	orrs	r2, r3
 8006728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800672a:	69db      	ldr	r3, [r3, #28]
 800672c:	4313      	orrs	r3, r2
 800672e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	4ac1      	ldr	r2, [pc, #772]	@ (8006a3c <UART_SetConfig+0x338>)
 8006738:	4013      	ands	r3, r2
 800673a:	0019      	movs	r1, r3
 800673c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800673e:	681a      	ldr	r2, [r3, #0]
 8006740:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006742:	430b      	orrs	r3, r1
 8006744:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	685b      	ldr	r3, [r3, #4]
 800674c:	4abc      	ldr	r2, [pc, #752]	@ (8006a40 <UART_SetConfig+0x33c>)
 800674e:	4013      	ands	r3, r2
 8006750:	0018      	movs	r0, r3
 8006752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006754:	68d9      	ldr	r1, [r3, #12]
 8006756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006758:	681a      	ldr	r2, [r3, #0]
 800675a:	0003      	movs	r3, r0
 800675c:	430b      	orrs	r3, r1
 800675e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006762:	699b      	ldr	r3, [r3, #24]
 8006764:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	4ab6      	ldr	r2, [pc, #728]	@ (8006a44 <UART_SetConfig+0x340>)
 800676c:	4293      	cmp	r3, r2
 800676e:	d009      	beq.n	8006784 <UART_SetConfig+0x80>
 8006770:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	4ab4      	ldr	r2, [pc, #720]	@ (8006a48 <UART_SetConfig+0x344>)
 8006776:	4293      	cmp	r3, r2
 8006778:	d004      	beq.n	8006784 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800677a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800677c:	6a1b      	ldr	r3, [r3, #32]
 800677e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006780:	4313      	orrs	r3, r2
 8006782:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	689b      	ldr	r3, [r3, #8]
 800678a:	4ab0      	ldr	r2, [pc, #704]	@ (8006a4c <UART_SetConfig+0x348>)
 800678c:	4013      	ands	r3, r2
 800678e:	0019      	movs	r1, r3
 8006790:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006792:	681a      	ldr	r2, [r3, #0]
 8006794:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006796:	430b      	orrs	r3, r1
 8006798:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800679a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067a0:	220f      	movs	r2, #15
 80067a2:	4393      	bics	r3, r2
 80067a4:	0018      	movs	r0, r3
 80067a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067a8:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80067aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067ac:	681a      	ldr	r2, [r3, #0]
 80067ae:	0003      	movs	r3, r0
 80067b0:	430b      	orrs	r3, r1
 80067b2:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80067b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	4aa5      	ldr	r2, [pc, #660]	@ (8006a50 <UART_SetConfig+0x34c>)
 80067ba:	4293      	cmp	r3, r2
 80067bc:	d131      	bne.n	8006822 <UART_SetConfig+0x11e>
 80067be:	4ba5      	ldr	r3, [pc, #660]	@ (8006a54 <UART_SetConfig+0x350>)
 80067c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067c2:	2203      	movs	r2, #3
 80067c4:	4013      	ands	r3, r2
 80067c6:	2b03      	cmp	r3, #3
 80067c8:	d01d      	beq.n	8006806 <UART_SetConfig+0x102>
 80067ca:	d823      	bhi.n	8006814 <UART_SetConfig+0x110>
 80067cc:	2b02      	cmp	r3, #2
 80067ce:	d00c      	beq.n	80067ea <UART_SetConfig+0xe6>
 80067d0:	d820      	bhi.n	8006814 <UART_SetConfig+0x110>
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d002      	beq.n	80067dc <UART_SetConfig+0xd8>
 80067d6:	2b01      	cmp	r3, #1
 80067d8:	d00e      	beq.n	80067f8 <UART_SetConfig+0xf4>
 80067da:	e01b      	b.n	8006814 <UART_SetConfig+0x110>
 80067dc:	231b      	movs	r3, #27
 80067de:	2220      	movs	r2, #32
 80067e0:	189b      	adds	r3, r3, r2
 80067e2:	19db      	adds	r3, r3, r7
 80067e4:	2200      	movs	r2, #0
 80067e6:	701a      	strb	r2, [r3, #0]
 80067e8:	e154      	b.n	8006a94 <UART_SetConfig+0x390>
 80067ea:	231b      	movs	r3, #27
 80067ec:	2220      	movs	r2, #32
 80067ee:	189b      	adds	r3, r3, r2
 80067f0:	19db      	adds	r3, r3, r7
 80067f2:	2202      	movs	r2, #2
 80067f4:	701a      	strb	r2, [r3, #0]
 80067f6:	e14d      	b.n	8006a94 <UART_SetConfig+0x390>
 80067f8:	231b      	movs	r3, #27
 80067fa:	2220      	movs	r2, #32
 80067fc:	189b      	adds	r3, r3, r2
 80067fe:	19db      	adds	r3, r3, r7
 8006800:	2204      	movs	r2, #4
 8006802:	701a      	strb	r2, [r3, #0]
 8006804:	e146      	b.n	8006a94 <UART_SetConfig+0x390>
 8006806:	231b      	movs	r3, #27
 8006808:	2220      	movs	r2, #32
 800680a:	189b      	adds	r3, r3, r2
 800680c:	19db      	adds	r3, r3, r7
 800680e:	2208      	movs	r2, #8
 8006810:	701a      	strb	r2, [r3, #0]
 8006812:	e13f      	b.n	8006a94 <UART_SetConfig+0x390>
 8006814:	231b      	movs	r3, #27
 8006816:	2220      	movs	r2, #32
 8006818:	189b      	adds	r3, r3, r2
 800681a:	19db      	adds	r3, r3, r7
 800681c:	2210      	movs	r2, #16
 800681e:	701a      	strb	r2, [r3, #0]
 8006820:	e138      	b.n	8006a94 <UART_SetConfig+0x390>
 8006822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	4a8c      	ldr	r2, [pc, #560]	@ (8006a58 <UART_SetConfig+0x354>)
 8006828:	4293      	cmp	r3, r2
 800682a:	d131      	bne.n	8006890 <UART_SetConfig+0x18c>
 800682c:	4b89      	ldr	r3, [pc, #548]	@ (8006a54 <UART_SetConfig+0x350>)
 800682e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006830:	220c      	movs	r2, #12
 8006832:	4013      	ands	r3, r2
 8006834:	2b0c      	cmp	r3, #12
 8006836:	d01d      	beq.n	8006874 <UART_SetConfig+0x170>
 8006838:	d823      	bhi.n	8006882 <UART_SetConfig+0x17e>
 800683a:	2b08      	cmp	r3, #8
 800683c:	d00c      	beq.n	8006858 <UART_SetConfig+0x154>
 800683e:	d820      	bhi.n	8006882 <UART_SetConfig+0x17e>
 8006840:	2b00      	cmp	r3, #0
 8006842:	d002      	beq.n	800684a <UART_SetConfig+0x146>
 8006844:	2b04      	cmp	r3, #4
 8006846:	d00e      	beq.n	8006866 <UART_SetConfig+0x162>
 8006848:	e01b      	b.n	8006882 <UART_SetConfig+0x17e>
 800684a:	231b      	movs	r3, #27
 800684c:	2220      	movs	r2, #32
 800684e:	189b      	adds	r3, r3, r2
 8006850:	19db      	adds	r3, r3, r7
 8006852:	2200      	movs	r2, #0
 8006854:	701a      	strb	r2, [r3, #0]
 8006856:	e11d      	b.n	8006a94 <UART_SetConfig+0x390>
 8006858:	231b      	movs	r3, #27
 800685a:	2220      	movs	r2, #32
 800685c:	189b      	adds	r3, r3, r2
 800685e:	19db      	adds	r3, r3, r7
 8006860:	2202      	movs	r2, #2
 8006862:	701a      	strb	r2, [r3, #0]
 8006864:	e116      	b.n	8006a94 <UART_SetConfig+0x390>
 8006866:	231b      	movs	r3, #27
 8006868:	2220      	movs	r2, #32
 800686a:	189b      	adds	r3, r3, r2
 800686c:	19db      	adds	r3, r3, r7
 800686e:	2204      	movs	r2, #4
 8006870:	701a      	strb	r2, [r3, #0]
 8006872:	e10f      	b.n	8006a94 <UART_SetConfig+0x390>
 8006874:	231b      	movs	r3, #27
 8006876:	2220      	movs	r2, #32
 8006878:	189b      	adds	r3, r3, r2
 800687a:	19db      	adds	r3, r3, r7
 800687c:	2208      	movs	r2, #8
 800687e:	701a      	strb	r2, [r3, #0]
 8006880:	e108      	b.n	8006a94 <UART_SetConfig+0x390>
 8006882:	231b      	movs	r3, #27
 8006884:	2220      	movs	r2, #32
 8006886:	189b      	adds	r3, r3, r2
 8006888:	19db      	adds	r3, r3, r7
 800688a:	2210      	movs	r2, #16
 800688c:	701a      	strb	r2, [r3, #0]
 800688e:	e101      	b.n	8006a94 <UART_SetConfig+0x390>
 8006890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	4a71      	ldr	r2, [pc, #452]	@ (8006a5c <UART_SetConfig+0x358>)
 8006896:	4293      	cmp	r3, r2
 8006898:	d131      	bne.n	80068fe <UART_SetConfig+0x1fa>
 800689a:	4b6e      	ldr	r3, [pc, #440]	@ (8006a54 <UART_SetConfig+0x350>)
 800689c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800689e:	2230      	movs	r2, #48	@ 0x30
 80068a0:	4013      	ands	r3, r2
 80068a2:	2b30      	cmp	r3, #48	@ 0x30
 80068a4:	d01d      	beq.n	80068e2 <UART_SetConfig+0x1de>
 80068a6:	d823      	bhi.n	80068f0 <UART_SetConfig+0x1ec>
 80068a8:	2b20      	cmp	r3, #32
 80068aa:	d00c      	beq.n	80068c6 <UART_SetConfig+0x1c2>
 80068ac:	d820      	bhi.n	80068f0 <UART_SetConfig+0x1ec>
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d002      	beq.n	80068b8 <UART_SetConfig+0x1b4>
 80068b2:	2b10      	cmp	r3, #16
 80068b4:	d00e      	beq.n	80068d4 <UART_SetConfig+0x1d0>
 80068b6:	e01b      	b.n	80068f0 <UART_SetConfig+0x1ec>
 80068b8:	231b      	movs	r3, #27
 80068ba:	2220      	movs	r2, #32
 80068bc:	189b      	adds	r3, r3, r2
 80068be:	19db      	adds	r3, r3, r7
 80068c0:	2200      	movs	r2, #0
 80068c2:	701a      	strb	r2, [r3, #0]
 80068c4:	e0e6      	b.n	8006a94 <UART_SetConfig+0x390>
 80068c6:	231b      	movs	r3, #27
 80068c8:	2220      	movs	r2, #32
 80068ca:	189b      	adds	r3, r3, r2
 80068cc:	19db      	adds	r3, r3, r7
 80068ce:	2202      	movs	r2, #2
 80068d0:	701a      	strb	r2, [r3, #0]
 80068d2:	e0df      	b.n	8006a94 <UART_SetConfig+0x390>
 80068d4:	231b      	movs	r3, #27
 80068d6:	2220      	movs	r2, #32
 80068d8:	189b      	adds	r3, r3, r2
 80068da:	19db      	adds	r3, r3, r7
 80068dc:	2204      	movs	r2, #4
 80068de:	701a      	strb	r2, [r3, #0]
 80068e0:	e0d8      	b.n	8006a94 <UART_SetConfig+0x390>
 80068e2:	231b      	movs	r3, #27
 80068e4:	2220      	movs	r2, #32
 80068e6:	189b      	adds	r3, r3, r2
 80068e8:	19db      	adds	r3, r3, r7
 80068ea:	2208      	movs	r2, #8
 80068ec:	701a      	strb	r2, [r3, #0]
 80068ee:	e0d1      	b.n	8006a94 <UART_SetConfig+0x390>
 80068f0:	231b      	movs	r3, #27
 80068f2:	2220      	movs	r2, #32
 80068f4:	189b      	adds	r3, r3, r2
 80068f6:	19db      	adds	r3, r3, r7
 80068f8:	2210      	movs	r2, #16
 80068fa:	701a      	strb	r2, [r3, #0]
 80068fc:	e0ca      	b.n	8006a94 <UART_SetConfig+0x390>
 80068fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	4a57      	ldr	r2, [pc, #348]	@ (8006a60 <UART_SetConfig+0x35c>)
 8006904:	4293      	cmp	r3, r2
 8006906:	d106      	bne.n	8006916 <UART_SetConfig+0x212>
 8006908:	231b      	movs	r3, #27
 800690a:	2220      	movs	r2, #32
 800690c:	189b      	adds	r3, r3, r2
 800690e:	19db      	adds	r3, r3, r7
 8006910:	2200      	movs	r2, #0
 8006912:	701a      	strb	r2, [r3, #0]
 8006914:	e0be      	b.n	8006a94 <UART_SetConfig+0x390>
 8006916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	4a52      	ldr	r2, [pc, #328]	@ (8006a64 <UART_SetConfig+0x360>)
 800691c:	4293      	cmp	r3, r2
 800691e:	d106      	bne.n	800692e <UART_SetConfig+0x22a>
 8006920:	231b      	movs	r3, #27
 8006922:	2220      	movs	r2, #32
 8006924:	189b      	adds	r3, r3, r2
 8006926:	19db      	adds	r3, r3, r7
 8006928:	2200      	movs	r2, #0
 800692a:	701a      	strb	r2, [r3, #0]
 800692c:	e0b2      	b.n	8006a94 <UART_SetConfig+0x390>
 800692e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	4a4d      	ldr	r2, [pc, #308]	@ (8006a68 <UART_SetConfig+0x364>)
 8006934:	4293      	cmp	r3, r2
 8006936:	d106      	bne.n	8006946 <UART_SetConfig+0x242>
 8006938:	231b      	movs	r3, #27
 800693a:	2220      	movs	r2, #32
 800693c:	189b      	adds	r3, r3, r2
 800693e:	19db      	adds	r3, r3, r7
 8006940:	2200      	movs	r2, #0
 8006942:	701a      	strb	r2, [r3, #0]
 8006944:	e0a6      	b.n	8006a94 <UART_SetConfig+0x390>
 8006946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	4a3e      	ldr	r2, [pc, #248]	@ (8006a44 <UART_SetConfig+0x340>)
 800694c:	4293      	cmp	r3, r2
 800694e:	d13e      	bne.n	80069ce <UART_SetConfig+0x2ca>
 8006950:	4b40      	ldr	r3, [pc, #256]	@ (8006a54 <UART_SetConfig+0x350>)
 8006952:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006954:	23c0      	movs	r3, #192	@ 0xc0
 8006956:	011b      	lsls	r3, r3, #4
 8006958:	4013      	ands	r3, r2
 800695a:	22c0      	movs	r2, #192	@ 0xc0
 800695c:	0112      	lsls	r2, r2, #4
 800695e:	4293      	cmp	r3, r2
 8006960:	d027      	beq.n	80069b2 <UART_SetConfig+0x2ae>
 8006962:	22c0      	movs	r2, #192	@ 0xc0
 8006964:	0112      	lsls	r2, r2, #4
 8006966:	4293      	cmp	r3, r2
 8006968:	d82a      	bhi.n	80069c0 <UART_SetConfig+0x2bc>
 800696a:	2280      	movs	r2, #128	@ 0x80
 800696c:	0112      	lsls	r2, r2, #4
 800696e:	4293      	cmp	r3, r2
 8006970:	d011      	beq.n	8006996 <UART_SetConfig+0x292>
 8006972:	2280      	movs	r2, #128	@ 0x80
 8006974:	0112      	lsls	r2, r2, #4
 8006976:	4293      	cmp	r3, r2
 8006978:	d822      	bhi.n	80069c0 <UART_SetConfig+0x2bc>
 800697a:	2b00      	cmp	r3, #0
 800697c:	d004      	beq.n	8006988 <UART_SetConfig+0x284>
 800697e:	2280      	movs	r2, #128	@ 0x80
 8006980:	00d2      	lsls	r2, r2, #3
 8006982:	4293      	cmp	r3, r2
 8006984:	d00e      	beq.n	80069a4 <UART_SetConfig+0x2a0>
 8006986:	e01b      	b.n	80069c0 <UART_SetConfig+0x2bc>
 8006988:	231b      	movs	r3, #27
 800698a:	2220      	movs	r2, #32
 800698c:	189b      	adds	r3, r3, r2
 800698e:	19db      	adds	r3, r3, r7
 8006990:	2200      	movs	r2, #0
 8006992:	701a      	strb	r2, [r3, #0]
 8006994:	e07e      	b.n	8006a94 <UART_SetConfig+0x390>
 8006996:	231b      	movs	r3, #27
 8006998:	2220      	movs	r2, #32
 800699a:	189b      	adds	r3, r3, r2
 800699c:	19db      	adds	r3, r3, r7
 800699e:	2202      	movs	r2, #2
 80069a0:	701a      	strb	r2, [r3, #0]
 80069a2:	e077      	b.n	8006a94 <UART_SetConfig+0x390>
 80069a4:	231b      	movs	r3, #27
 80069a6:	2220      	movs	r2, #32
 80069a8:	189b      	adds	r3, r3, r2
 80069aa:	19db      	adds	r3, r3, r7
 80069ac:	2204      	movs	r2, #4
 80069ae:	701a      	strb	r2, [r3, #0]
 80069b0:	e070      	b.n	8006a94 <UART_SetConfig+0x390>
 80069b2:	231b      	movs	r3, #27
 80069b4:	2220      	movs	r2, #32
 80069b6:	189b      	adds	r3, r3, r2
 80069b8:	19db      	adds	r3, r3, r7
 80069ba:	2208      	movs	r2, #8
 80069bc:	701a      	strb	r2, [r3, #0]
 80069be:	e069      	b.n	8006a94 <UART_SetConfig+0x390>
 80069c0:	231b      	movs	r3, #27
 80069c2:	2220      	movs	r2, #32
 80069c4:	189b      	adds	r3, r3, r2
 80069c6:	19db      	adds	r3, r3, r7
 80069c8:	2210      	movs	r2, #16
 80069ca:	701a      	strb	r2, [r3, #0]
 80069cc:	e062      	b.n	8006a94 <UART_SetConfig+0x390>
 80069ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	4a1d      	ldr	r2, [pc, #116]	@ (8006a48 <UART_SetConfig+0x344>)
 80069d4:	4293      	cmp	r3, r2
 80069d6:	d157      	bne.n	8006a88 <UART_SetConfig+0x384>
 80069d8:	4b1e      	ldr	r3, [pc, #120]	@ (8006a54 <UART_SetConfig+0x350>)
 80069da:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80069dc:	23c0      	movs	r3, #192	@ 0xc0
 80069de:	009b      	lsls	r3, r3, #2
 80069e0:	4013      	ands	r3, r2
 80069e2:	22c0      	movs	r2, #192	@ 0xc0
 80069e4:	0092      	lsls	r2, r2, #2
 80069e6:	4293      	cmp	r3, r2
 80069e8:	d040      	beq.n	8006a6c <UART_SetConfig+0x368>
 80069ea:	22c0      	movs	r2, #192	@ 0xc0
 80069ec:	0092      	lsls	r2, r2, #2
 80069ee:	4293      	cmp	r3, r2
 80069f0:	d843      	bhi.n	8006a7a <UART_SetConfig+0x376>
 80069f2:	2280      	movs	r2, #128	@ 0x80
 80069f4:	0092      	lsls	r2, r2, #2
 80069f6:	4293      	cmp	r3, r2
 80069f8:	d011      	beq.n	8006a1e <UART_SetConfig+0x31a>
 80069fa:	2280      	movs	r2, #128	@ 0x80
 80069fc:	0092      	lsls	r2, r2, #2
 80069fe:	4293      	cmp	r3, r2
 8006a00:	d83b      	bhi.n	8006a7a <UART_SetConfig+0x376>
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d004      	beq.n	8006a10 <UART_SetConfig+0x30c>
 8006a06:	2280      	movs	r2, #128	@ 0x80
 8006a08:	0052      	lsls	r2, r2, #1
 8006a0a:	4293      	cmp	r3, r2
 8006a0c:	d00e      	beq.n	8006a2c <UART_SetConfig+0x328>
 8006a0e:	e034      	b.n	8006a7a <UART_SetConfig+0x376>
 8006a10:	231b      	movs	r3, #27
 8006a12:	2220      	movs	r2, #32
 8006a14:	189b      	adds	r3, r3, r2
 8006a16:	19db      	adds	r3, r3, r7
 8006a18:	2200      	movs	r2, #0
 8006a1a:	701a      	strb	r2, [r3, #0]
 8006a1c:	e03a      	b.n	8006a94 <UART_SetConfig+0x390>
 8006a1e:	231b      	movs	r3, #27
 8006a20:	2220      	movs	r2, #32
 8006a22:	189b      	adds	r3, r3, r2
 8006a24:	19db      	adds	r3, r3, r7
 8006a26:	2202      	movs	r2, #2
 8006a28:	701a      	strb	r2, [r3, #0]
 8006a2a:	e033      	b.n	8006a94 <UART_SetConfig+0x390>
 8006a2c:	231b      	movs	r3, #27
 8006a2e:	2220      	movs	r2, #32
 8006a30:	189b      	adds	r3, r3, r2
 8006a32:	19db      	adds	r3, r3, r7
 8006a34:	2204      	movs	r2, #4
 8006a36:	701a      	strb	r2, [r3, #0]
 8006a38:	e02c      	b.n	8006a94 <UART_SetConfig+0x390>
 8006a3a:	46c0      	nop			@ (mov r8, r8)
 8006a3c:	cfff69f3 	.word	0xcfff69f3
 8006a40:	ffffcfff 	.word	0xffffcfff
 8006a44:	40008000 	.word	0x40008000
 8006a48:	40008400 	.word	0x40008400
 8006a4c:	11fff4ff 	.word	0x11fff4ff
 8006a50:	40013800 	.word	0x40013800
 8006a54:	40021000 	.word	0x40021000
 8006a58:	40004400 	.word	0x40004400
 8006a5c:	40004800 	.word	0x40004800
 8006a60:	40004c00 	.word	0x40004c00
 8006a64:	40005000 	.word	0x40005000
 8006a68:	40013c00 	.word	0x40013c00
 8006a6c:	231b      	movs	r3, #27
 8006a6e:	2220      	movs	r2, #32
 8006a70:	189b      	adds	r3, r3, r2
 8006a72:	19db      	adds	r3, r3, r7
 8006a74:	2208      	movs	r2, #8
 8006a76:	701a      	strb	r2, [r3, #0]
 8006a78:	e00c      	b.n	8006a94 <UART_SetConfig+0x390>
 8006a7a:	231b      	movs	r3, #27
 8006a7c:	2220      	movs	r2, #32
 8006a7e:	189b      	adds	r3, r3, r2
 8006a80:	19db      	adds	r3, r3, r7
 8006a82:	2210      	movs	r2, #16
 8006a84:	701a      	strb	r2, [r3, #0]
 8006a86:	e005      	b.n	8006a94 <UART_SetConfig+0x390>
 8006a88:	231b      	movs	r3, #27
 8006a8a:	2220      	movs	r2, #32
 8006a8c:	189b      	adds	r3, r3, r2
 8006a8e:	19db      	adds	r3, r3, r7
 8006a90:	2210      	movs	r2, #16
 8006a92:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006a94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	4ac1      	ldr	r2, [pc, #772]	@ (8006da0 <UART_SetConfig+0x69c>)
 8006a9a:	4293      	cmp	r3, r2
 8006a9c:	d005      	beq.n	8006aaa <UART_SetConfig+0x3a6>
 8006a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	4ac0      	ldr	r2, [pc, #768]	@ (8006da4 <UART_SetConfig+0x6a0>)
 8006aa4:	4293      	cmp	r3, r2
 8006aa6:	d000      	beq.n	8006aaa <UART_SetConfig+0x3a6>
 8006aa8:	e093      	b.n	8006bd2 <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006aaa:	231b      	movs	r3, #27
 8006aac:	2220      	movs	r2, #32
 8006aae:	189b      	adds	r3, r3, r2
 8006ab0:	19db      	adds	r3, r3, r7
 8006ab2:	781b      	ldrb	r3, [r3, #0]
 8006ab4:	2b08      	cmp	r3, #8
 8006ab6:	d015      	beq.n	8006ae4 <UART_SetConfig+0x3e0>
 8006ab8:	dc18      	bgt.n	8006aec <UART_SetConfig+0x3e8>
 8006aba:	2b04      	cmp	r3, #4
 8006abc:	d00d      	beq.n	8006ada <UART_SetConfig+0x3d6>
 8006abe:	dc15      	bgt.n	8006aec <UART_SetConfig+0x3e8>
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d002      	beq.n	8006aca <UART_SetConfig+0x3c6>
 8006ac4:	2b02      	cmp	r3, #2
 8006ac6:	d005      	beq.n	8006ad4 <UART_SetConfig+0x3d0>
 8006ac8:	e010      	b.n	8006aec <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006aca:	f7fe fb97 	bl	80051fc <HAL_RCC_GetPCLK1Freq>
 8006ace:	0003      	movs	r3, r0
 8006ad0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006ad2:	e014      	b.n	8006afe <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006ad4:	4bb4      	ldr	r3, [pc, #720]	@ (8006da8 <UART_SetConfig+0x6a4>)
 8006ad6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006ad8:	e011      	b.n	8006afe <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006ada:	f7fe fb03 	bl	80050e4 <HAL_RCC_GetSysClockFreq>
 8006ade:	0003      	movs	r3, r0
 8006ae0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006ae2:	e00c      	b.n	8006afe <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006ae4:	2380      	movs	r3, #128	@ 0x80
 8006ae6:	021b      	lsls	r3, r3, #8
 8006ae8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006aea:	e008      	b.n	8006afe <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 8006aec:	2300      	movs	r3, #0
 8006aee:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8006af0:	231a      	movs	r3, #26
 8006af2:	2220      	movs	r2, #32
 8006af4:	189b      	adds	r3, r3, r2
 8006af6:	19db      	adds	r3, r3, r7
 8006af8:	2201      	movs	r2, #1
 8006afa:	701a      	strb	r2, [r3, #0]
        break;
 8006afc:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006afe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d100      	bne.n	8006b06 <UART_SetConfig+0x402>
 8006b04:	e135      	b.n	8006d72 <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b08:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006b0a:	4ba8      	ldr	r3, [pc, #672]	@ (8006dac <UART_SetConfig+0x6a8>)
 8006b0c:	0052      	lsls	r2, r2, #1
 8006b0e:	5ad3      	ldrh	r3, [r2, r3]
 8006b10:	0019      	movs	r1, r3
 8006b12:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8006b14:	f7f9 fafe 	bl	8000114 <__udivsi3>
 8006b18:	0003      	movs	r3, r0
 8006b1a:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006b1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b1e:	685a      	ldr	r2, [r3, #4]
 8006b20:	0013      	movs	r3, r2
 8006b22:	005b      	lsls	r3, r3, #1
 8006b24:	189b      	adds	r3, r3, r2
 8006b26:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006b28:	429a      	cmp	r2, r3
 8006b2a:	d305      	bcc.n	8006b38 <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006b2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b2e:	685b      	ldr	r3, [r3, #4]
 8006b30:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006b32:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006b34:	429a      	cmp	r2, r3
 8006b36:	d906      	bls.n	8006b46 <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 8006b38:	231a      	movs	r3, #26
 8006b3a:	2220      	movs	r2, #32
 8006b3c:	189b      	adds	r3, r3, r2
 8006b3e:	19db      	adds	r3, r3, r7
 8006b40:	2201      	movs	r2, #1
 8006b42:	701a      	strb	r2, [r3, #0]
 8006b44:	e044      	b.n	8006bd0 <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006b46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b48:	61bb      	str	r3, [r7, #24]
 8006b4a:	2300      	movs	r3, #0
 8006b4c:	61fb      	str	r3, [r7, #28]
 8006b4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b50:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006b52:	4b96      	ldr	r3, [pc, #600]	@ (8006dac <UART_SetConfig+0x6a8>)
 8006b54:	0052      	lsls	r2, r2, #1
 8006b56:	5ad3      	ldrh	r3, [r2, r3]
 8006b58:	613b      	str	r3, [r7, #16]
 8006b5a:	2300      	movs	r3, #0
 8006b5c:	617b      	str	r3, [r7, #20]
 8006b5e:	693a      	ldr	r2, [r7, #16]
 8006b60:	697b      	ldr	r3, [r7, #20]
 8006b62:	69b8      	ldr	r0, [r7, #24]
 8006b64:	69f9      	ldr	r1, [r7, #28]
 8006b66:	f7f9 fc4b 	bl	8000400 <__aeabi_uldivmod>
 8006b6a:	0002      	movs	r2, r0
 8006b6c:	000b      	movs	r3, r1
 8006b6e:	0e11      	lsrs	r1, r2, #24
 8006b70:	021d      	lsls	r5, r3, #8
 8006b72:	430d      	orrs	r5, r1
 8006b74:	0214      	lsls	r4, r2, #8
 8006b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b78:	685b      	ldr	r3, [r3, #4]
 8006b7a:	085b      	lsrs	r3, r3, #1
 8006b7c:	60bb      	str	r3, [r7, #8]
 8006b7e:	2300      	movs	r3, #0
 8006b80:	60fb      	str	r3, [r7, #12]
 8006b82:	68b8      	ldr	r0, [r7, #8]
 8006b84:	68f9      	ldr	r1, [r7, #12]
 8006b86:	1900      	adds	r0, r0, r4
 8006b88:	4169      	adcs	r1, r5
 8006b8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b8c:	685b      	ldr	r3, [r3, #4]
 8006b8e:	603b      	str	r3, [r7, #0]
 8006b90:	2300      	movs	r3, #0
 8006b92:	607b      	str	r3, [r7, #4]
 8006b94:	683a      	ldr	r2, [r7, #0]
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	f7f9 fc32 	bl	8000400 <__aeabi_uldivmod>
 8006b9c:	0002      	movs	r2, r0
 8006b9e:	000b      	movs	r3, r1
 8006ba0:	0013      	movs	r3, r2
 8006ba2:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006ba4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ba6:	23c0      	movs	r3, #192	@ 0xc0
 8006ba8:	009b      	lsls	r3, r3, #2
 8006baa:	429a      	cmp	r2, r3
 8006bac:	d309      	bcc.n	8006bc2 <UART_SetConfig+0x4be>
 8006bae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006bb0:	2380      	movs	r3, #128	@ 0x80
 8006bb2:	035b      	lsls	r3, r3, #13
 8006bb4:	429a      	cmp	r2, r3
 8006bb6:	d204      	bcs.n	8006bc2 <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 8006bb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006bbe:	60da      	str	r2, [r3, #12]
 8006bc0:	e006      	b.n	8006bd0 <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 8006bc2:	231a      	movs	r3, #26
 8006bc4:	2220      	movs	r2, #32
 8006bc6:	189b      	adds	r3, r3, r2
 8006bc8:	19db      	adds	r3, r3, r7
 8006bca:	2201      	movs	r2, #1
 8006bcc:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 8006bce:	e0d0      	b.n	8006d72 <UART_SetConfig+0x66e>
 8006bd0:	e0cf      	b.n	8006d72 <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bd4:	69da      	ldr	r2, [r3, #28]
 8006bd6:	2380      	movs	r3, #128	@ 0x80
 8006bd8:	021b      	lsls	r3, r3, #8
 8006bda:	429a      	cmp	r2, r3
 8006bdc:	d000      	beq.n	8006be0 <UART_SetConfig+0x4dc>
 8006bde:	e070      	b.n	8006cc2 <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 8006be0:	231b      	movs	r3, #27
 8006be2:	2220      	movs	r2, #32
 8006be4:	189b      	adds	r3, r3, r2
 8006be6:	19db      	adds	r3, r3, r7
 8006be8:	781b      	ldrb	r3, [r3, #0]
 8006bea:	2b08      	cmp	r3, #8
 8006bec:	d015      	beq.n	8006c1a <UART_SetConfig+0x516>
 8006bee:	dc18      	bgt.n	8006c22 <UART_SetConfig+0x51e>
 8006bf0:	2b04      	cmp	r3, #4
 8006bf2:	d00d      	beq.n	8006c10 <UART_SetConfig+0x50c>
 8006bf4:	dc15      	bgt.n	8006c22 <UART_SetConfig+0x51e>
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d002      	beq.n	8006c00 <UART_SetConfig+0x4fc>
 8006bfa:	2b02      	cmp	r3, #2
 8006bfc:	d005      	beq.n	8006c0a <UART_SetConfig+0x506>
 8006bfe:	e010      	b.n	8006c22 <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006c00:	f7fe fafc 	bl	80051fc <HAL_RCC_GetPCLK1Freq>
 8006c04:	0003      	movs	r3, r0
 8006c06:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006c08:	e014      	b.n	8006c34 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006c0a:	4b67      	ldr	r3, [pc, #412]	@ (8006da8 <UART_SetConfig+0x6a4>)
 8006c0c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006c0e:	e011      	b.n	8006c34 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006c10:	f7fe fa68 	bl	80050e4 <HAL_RCC_GetSysClockFreq>
 8006c14:	0003      	movs	r3, r0
 8006c16:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006c18:	e00c      	b.n	8006c34 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006c1a:	2380      	movs	r3, #128	@ 0x80
 8006c1c:	021b      	lsls	r3, r3, #8
 8006c1e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006c20:	e008      	b.n	8006c34 <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 8006c22:	2300      	movs	r3, #0
 8006c24:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8006c26:	231a      	movs	r3, #26
 8006c28:	2220      	movs	r2, #32
 8006c2a:	189b      	adds	r3, r3, r2
 8006c2c:	19db      	adds	r3, r3, r7
 8006c2e:	2201      	movs	r2, #1
 8006c30:	701a      	strb	r2, [r3, #0]
        break;
 8006c32:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006c34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d100      	bne.n	8006c3c <UART_SetConfig+0x538>
 8006c3a:	e09a      	b.n	8006d72 <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006c3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c3e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006c40:	4b5a      	ldr	r3, [pc, #360]	@ (8006dac <UART_SetConfig+0x6a8>)
 8006c42:	0052      	lsls	r2, r2, #1
 8006c44:	5ad3      	ldrh	r3, [r2, r3]
 8006c46:	0019      	movs	r1, r3
 8006c48:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8006c4a:	f7f9 fa63 	bl	8000114 <__udivsi3>
 8006c4e:	0003      	movs	r3, r0
 8006c50:	005a      	lsls	r2, r3, #1
 8006c52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c54:	685b      	ldr	r3, [r3, #4]
 8006c56:	085b      	lsrs	r3, r3, #1
 8006c58:	18d2      	adds	r2, r2, r3
 8006c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c5c:	685b      	ldr	r3, [r3, #4]
 8006c5e:	0019      	movs	r1, r3
 8006c60:	0010      	movs	r0, r2
 8006c62:	f7f9 fa57 	bl	8000114 <__udivsi3>
 8006c66:	0003      	movs	r3, r0
 8006c68:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006c6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c6c:	2b0f      	cmp	r3, #15
 8006c6e:	d921      	bls.n	8006cb4 <UART_SetConfig+0x5b0>
 8006c70:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006c72:	2380      	movs	r3, #128	@ 0x80
 8006c74:	025b      	lsls	r3, r3, #9
 8006c76:	429a      	cmp	r2, r3
 8006c78:	d21c      	bcs.n	8006cb4 <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006c7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c7c:	b29a      	uxth	r2, r3
 8006c7e:	200e      	movs	r0, #14
 8006c80:	2420      	movs	r4, #32
 8006c82:	1903      	adds	r3, r0, r4
 8006c84:	19db      	adds	r3, r3, r7
 8006c86:	210f      	movs	r1, #15
 8006c88:	438a      	bics	r2, r1
 8006c8a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006c8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c8e:	085b      	lsrs	r3, r3, #1
 8006c90:	b29b      	uxth	r3, r3
 8006c92:	2207      	movs	r2, #7
 8006c94:	4013      	ands	r3, r2
 8006c96:	b299      	uxth	r1, r3
 8006c98:	1903      	adds	r3, r0, r4
 8006c9a:	19db      	adds	r3, r3, r7
 8006c9c:	1902      	adds	r2, r0, r4
 8006c9e:	19d2      	adds	r2, r2, r7
 8006ca0:	8812      	ldrh	r2, [r2, #0]
 8006ca2:	430a      	orrs	r2, r1
 8006ca4:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8006ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	1902      	adds	r2, r0, r4
 8006cac:	19d2      	adds	r2, r2, r7
 8006cae:	8812      	ldrh	r2, [r2, #0]
 8006cb0:	60da      	str	r2, [r3, #12]
 8006cb2:	e05e      	b.n	8006d72 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8006cb4:	231a      	movs	r3, #26
 8006cb6:	2220      	movs	r2, #32
 8006cb8:	189b      	adds	r3, r3, r2
 8006cba:	19db      	adds	r3, r3, r7
 8006cbc:	2201      	movs	r2, #1
 8006cbe:	701a      	strb	r2, [r3, #0]
 8006cc0:	e057      	b.n	8006d72 <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006cc2:	231b      	movs	r3, #27
 8006cc4:	2220      	movs	r2, #32
 8006cc6:	189b      	adds	r3, r3, r2
 8006cc8:	19db      	adds	r3, r3, r7
 8006cca:	781b      	ldrb	r3, [r3, #0]
 8006ccc:	2b08      	cmp	r3, #8
 8006cce:	d015      	beq.n	8006cfc <UART_SetConfig+0x5f8>
 8006cd0:	dc18      	bgt.n	8006d04 <UART_SetConfig+0x600>
 8006cd2:	2b04      	cmp	r3, #4
 8006cd4:	d00d      	beq.n	8006cf2 <UART_SetConfig+0x5ee>
 8006cd6:	dc15      	bgt.n	8006d04 <UART_SetConfig+0x600>
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d002      	beq.n	8006ce2 <UART_SetConfig+0x5de>
 8006cdc:	2b02      	cmp	r3, #2
 8006cde:	d005      	beq.n	8006cec <UART_SetConfig+0x5e8>
 8006ce0:	e010      	b.n	8006d04 <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006ce2:	f7fe fa8b 	bl	80051fc <HAL_RCC_GetPCLK1Freq>
 8006ce6:	0003      	movs	r3, r0
 8006ce8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006cea:	e014      	b.n	8006d16 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006cec:	4b2e      	ldr	r3, [pc, #184]	@ (8006da8 <UART_SetConfig+0x6a4>)
 8006cee:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006cf0:	e011      	b.n	8006d16 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006cf2:	f7fe f9f7 	bl	80050e4 <HAL_RCC_GetSysClockFreq>
 8006cf6:	0003      	movs	r3, r0
 8006cf8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006cfa:	e00c      	b.n	8006d16 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006cfc:	2380      	movs	r3, #128	@ 0x80
 8006cfe:	021b      	lsls	r3, r3, #8
 8006d00:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006d02:	e008      	b.n	8006d16 <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 8006d04:	2300      	movs	r3, #0
 8006d06:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8006d08:	231a      	movs	r3, #26
 8006d0a:	2220      	movs	r2, #32
 8006d0c:	189b      	adds	r3, r3, r2
 8006d0e:	19db      	adds	r3, r3, r7
 8006d10:	2201      	movs	r2, #1
 8006d12:	701a      	strb	r2, [r3, #0]
        break;
 8006d14:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8006d16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d02a      	beq.n	8006d72 <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006d1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d1e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006d20:	4b22      	ldr	r3, [pc, #136]	@ (8006dac <UART_SetConfig+0x6a8>)
 8006d22:	0052      	lsls	r2, r2, #1
 8006d24:	5ad3      	ldrh	r3, [r2, r3]
 8006d26:	0019      	movs	r1, r3
 8006d28:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8006d2a:	f7f9 f9f3 	bl	8000114 <__udivsi3>
 8006d2e:	0003      	movs	r3, r0
 8006d30:	001a      	movs	r2, r3
 8006d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d34:	685b      	ldr	r3, [r3, #4]
 8006d36:	085b      	lsrs	r3, r3, #1
 8006d38:	18d2      	adds	r2, r2, r3
 8006d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d3c:	685b      	ldr	r3, [r3, #4]
 8006d3e:	0019      	movs	r1, r3
 8006d40:	0010      	movs	r0, r2
 8006d42:	f7f9 f9e7 	bl	8000114 <__udivsi3>
 8006d46:	0003      	movs	r3, r0
 8006d48:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006d4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d4c:	2b0f      	cmp	r3, #15
 8006d4e:	d90a      	bls.n	8006d66 <UART_SetConfig+0x662>
 8006d50:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d52:	2380      	movs	r3, #128	@ 0x80
 8006d54:	025b      	lsls	r3, r3, #9
 8006d56:	429a      	cmp	r2, r3
 8006d58:	d205      	bcs.n	8006d66 <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006d5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d5c:	b29a      	uxth	r2, r3
 8006d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	60da      	str	r2, [r3, #12]
 8006d64:	e005      	b.n	8006d72 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8006d66:	231a      	movs	r3, #26
 8006d68:	2220      	movs	r2, #32
 8006d6a:	189b      	adds	r3, r3, r2
 8006d6c:	19db      	adds	r3, r3, r7
 8006d6e:	2201      	movs	r2, #1
 8006d70:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d74:	226a      	movs	r2, #106	@ 0x6a
 8006d76:	2101      	movs	r1, #1
 8006d78:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8006d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d7c:	2268      	movs	r2, #104	@ 0x68
 8006d7e:	2101      	movs	r1, #1
 8006d80:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006d82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d84:	2200      	movs	r2, #0
 8006d86:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006d88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006d8e:	231a      	movs	r3, #26
 8006d90:	2220      	movs	r2, #32
 8006d92:	189b      	adds	r3, r3, r2
 8006d94:	19db      	adds	r3, r3, r7
 8006d96:	781b      	ldrb	r3, [r3, #0]
}
 8006d98:	0018      	movs	r0, r3
 8006d9a:	46bd      	mov	sp, r7
 8006d9c:	b010      	add	sp, #64	@ 0x40
 8006d9e:	bdb0      	pop	{r4, r5, r7, pc}
 8006da0:	40008000 	.word	0x40008000
 8006da4:	40008400 	.word	0x40008400
 8006da8:	00f42400 	.word	0x00f42400
 8006dac:	080089d4 	.word	0x080089d4

08006db0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006db0:	b580      	push	{r7, lr}
 8006db2:	b082      	sub	sp, #8
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dbc:	2208      	movs	r2, #8
 8006dbe:	4013      	ands	r3, r2
 8006dc0:	d00b      	beq.n	8006dda <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	685b      	ldr	r3, [r3, #4]
 8006dc8:	4a4a      	ldr	r2, [pc, #296]	@ (8006ef4 <UART_AdvFeatureConfig+0x144>)
 8006dca:	4013      	ands	r3, r2
 8006dcc:	0019      	movs	r1, r3
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	430a      	orrs	r2, r1
 8006dd8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dde:	2201      	movs	r2, #1
 8006de0:	4013      	ands	r3, r2
 8006de2:	d00b      	beq.n	8006dfc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	685b      	ldr	r3, [r3, #4]
 8006dea:	4a43      	ldr	r2, [pc, #268]	@ (8006ef8 <UART_AdvFeatureConfig+0x148>)
 8006dec:	4013      	ands	r3, r2
 8006dee:	0019      	movs	r1, r3
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	430a      	orrs	r2, r1
 8006dfa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e00:	2202      	movs	r2, #2
 8006e02:	4013      	ands	r3, r2
 8006e04:	d00b      	beq.n	8006e1e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	685b      	ldr	r3, [r3, #4]
 8006e0c:	4a3b      	ldr	r2, [pc, #236]	@ (8006efc <UART_AdvFeatureConfig+0x14c>)
 8006e0e:	4013      	ands	r3, r2
 8006e10:	0019      	movs	r1, r3
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	430a      	orrs	r2, r1
 8006e1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e22:	2204      	movs	r2, #4
 8006e24:	4013      	ands	r3, r2
 8006e26:	d00b      	beq.n	8006e40 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	685b      	ldr	r3, [r3, #4]
 8006e2e:	4a34      	ldr	r2, [pc, #208]	@ (8006f00 <UART_AdvFeatureConfig+0x150>)
 8006e30:	4013      	ands	r3, r2
 8006e32:	0019      	movs	r1, r3
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	430a      	orrs	r2, r1
 8006e3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e44:	2210      	movs	r2, #16
 8006e46:	4013      	ands	r3, r2
 8006e48:	d00b      	beq.n	8006e62 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	689b      	ldr	r3, [r3, #8]
 8006e50:	4a2c      	ldr	r2, [pc, #176]	@ (8006f04 <UART_AdvFeatureConfig+0x154>)
 8006e52:	4013      	ands	r3, r2
 8006e54:	0019      	movs	r1, r3
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	430a      	orrs	r2, r1
 8006e60:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e66:	2220      	movs	r2, #32
 8006e68:	4013      	ands	r3, r2
 8006e6a:	d00b      	beq.n	8006e84 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	689b      	ldr	r3, [r3, #8]
 8006e72:	4a25      	ldr	r2, [pc, #148]	@ (8006f08 <UART_AdvFeatureConfig+0x158>)
 8006e74:	4013      	ands	r3, r2
 8006e76:	0019      	movs	r1, r3
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	430a      	orrs	r2, r1
 8006e82:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e88:	2240      	movs	r2, #64	@ 0x40
 8006e8a:	4013      	ands	r3, r2
 8006e8c:	d01d      	beq.n	8006eca <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	685b      	ldr	r3, [r3, #4]
 8006e94:	4a1d      	ldr	r2, [pc, #116]	@ (8006f0c <UART_AdvFeatureConfig+0x15c>)
 8006e96:	4013      	ands	r3, r2
 8006e98:	0019      	movs	r1, r3
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	430a      	orrs	r2, r1
 8006ea4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006eaa:	2380      	movs	r3, #128	@ 0x80
 8006eac:	035b      	lsls	r3, r3, #13
 8006eae:	429a      	cmp	r2, r3
 8006eb0:	d10b      	bne.n	8006eca <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	685b      	ldr	r3, [r3, #4]
 8006eb8:	4a15      	ldr	r2, [pc, #84]	@ (8006f10 <UART_AdvFeatureConfig+0x160>)
 8006eba:	4013      	ands	r3, r2
 8006ebc:	0019      	movs	r1, r3
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	430a      	orrs	r2, r1
 8006ec8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ece:	2280      	movs	r2, #128	@ 0x80
 8006ed0:	4013      	ands	r3, r2
 8006ed2:	d00b      	beq.n	8006eec <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	685b      	ldr	r3, [r3, #4]
 8006eda:	4a0e      	ldr	r2, [pc, #56]	@ (8006f14 <UART_AdvFeatureConfig+0x164>)
 8006edc:	4013      	ands	r3, r2
 8006ede:	0019      	movs	r1, r3
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	430a      	orrs	r2, r1
 8006eea:	605a      	str	r2, [r3, #4]
  }
}
 8006eec:	46c0      	nop			@ (mov r8, r8)
 8006eee:	46bd      	mov	sp, r7
 8006ef0:	b002      	add	sp, #8
 8006ef2:	bd80      	pop	{r7, pc}
 8006ef4:	ffff7fff 	.word	0xffff7fff
 8006ef8:	fffdffff 	.word	0xfffdffff
 8006efc:	fffeffff 	.word	0xfffeffff
 8006f00:	fffbffff 	.word	0xfffbffff
 8006f04:	ffffefff 	.word	0xffffefff
 8006f08:	ffffdfff 	.word	0xffffdfff
 8006f0c:	ffefffff 	.word	0xffefffff
 8006f10:	ff9fffff 	.word	0xff9fffff
 8006f14:	fff7ffff 	.word	0xfff7ffff

08006f18 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b092      	sub	sp, #72	@ 0x48
 8006f1c:	af02      	add	r7, sp, #8
 8006f1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	2290      	movs	r2, #144	@ 0x90
 8006f24:	2100      	movs	r1, #0
 8006f26:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006f28:	f7fc f9b2 	bl	8003290 <HAL_GetTick>
 8006f2c:	0003      	movs	r3, r0
 8006f2e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	2208      	movs	r2, #8
 8006f38:	4013      	ands	r3, r2
 8006f3a:	2b08      	cmp	r3, #8
 8006f3c:	d12d      	bne.n	8006f9a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006f3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f40:	2280      	movs	r2, #128	@ 0x80
 8006f42:	0391      	lsls	r1, r2, #14
 8006f44:	6878      	ldr	r0, [r7, #4]
 8006f46:	4a47      	ldr	r2, [pc, #284]	@ (8007064 <UART_CheckIdleState+0x14c>)
 8006f48:	9200      	str	r2, [sp, #0]
 8006f4a:	2200      	movs	r2, #0
 8006f4c:	f000 f88e 	bl	800706c <UART_WaitOnFlagUntilTimeout>
 8006f50:	1e03      	subs	r3, r0, #0
 8006f52:	d022      	beq.n	8006f9a <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006f54:	f3ef 8310 	mrs	r3, PRIMASK
 8006f58:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8006f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006f5c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006f5e:	2301      	movs	r3, #1
 8006f60:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f64:	f383 8810 	msr	PRIMASK, r3
}
 8006f68:	46c0      	nop			@ (mov r8, r8)
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	681a      	ldr	r2, [r3, #0]
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	2180      	movs	r1, #128	@ 0x80
 8006f76:	438a      	bics	r2, r1
 8006f78:	601a      	str	r2, [r3, #0]
 8006f7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006f7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f80:	f383 8810 	msr	PRIMASK, r3
}
 8006f84:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	2288      	movs	r2, #136	@ 0x88
 8006f8a:	2120      	movs	r1, #32
 8006f8c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	2284      	movs	r2, #132	@ 0x84
 8006f92:	2100      	movs	r1, #0
 8006f94:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006f96:	2303      	movs	r3, #3
 8006f98:	e060      	b.n	800705c <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	2204      	movs	r2, #4
 8006fa2:	4013      	ands	r3, r2
 8006fa4:	2b04      	cmp	r3, #4
 8006fa6:	d146      	bne.n	8007036 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006fa8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006faa:	2280      	movs	r2, #128	@ 0x80
 8006fac:	03d1      	lsls	r1, r2, #15
 8006fae:	6878      	ldr	r0, [r7, #4]
 8006fb0:	4a2c      	ldr	r2, [pc, #176]	@ (8007064 <UART_CheckIdleState+0x14c>)
 8006fb2:	9200      	str	r2, [sp, #0]
 8006fb4:	2200      	movs	r2, #0
 8006fb6:	f000 f859 	bl	800706c <UART_WaitOnFlagUntilTimeout>
 8006fba:	1e03      	subs	r3, r0, #0
 8006fbc:	d03b      	beq.n	8007036 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006fbe:	f3ef 8310 	mrs	r3, PRIMASK
 8006fc2:	60fb      	str	r3, [r7, #12]
  return(result);
 8006fc4:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006fc6:	637b      	str	r3, [r7, #52]	@ 0x34
 8006fc8:	2301      	movs	r3, #1
 8006fca:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006fcc:	693b      	ldr	r3, [r7, #16]
 8006fce:	f383 8810 	msr	PRIMASK, r3
}
 8006fd2:	46c0      	nop			@ (mov r8, r8)
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	681a      	ldr	r2, [r3, #0]
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	4922      	ldr	r1, [pc, #136]	@ (8007068 <UART_CheckIdleState+0x150>)
 8006fe0:	400a      	ands	r2, r1
 8006fe2:	601a      	str	r2, [r3, #0]
 8006fe4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fe6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006fe8:	697b      	ldr	r3, [r7, #20]
 8006fea:	f383 8810 	msr	PRIMASK, r3
}
 8006fee:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006ff0:	f3ef 8310 	mrs	r3, PRIMASK
 8006ff4:	61bb      	str	r3, [r7, #24]
  return(result);
 8006ff6:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ff8:	633b      	str	r3, [r7, #48]	@ 0x30
 8006ffa:	2301      	movs	r3, #1
 8006ffc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ffe:	69fb      	ldr	r3, [r7, #28]
 8007000:	f383 8810 	msr	PRIMASK, r3
}
 8007004:	46c0      	nop			@ (mov r8, r8)
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	689a      	ldr	r2, [r3, #8]
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	2101      	movs	r1, #1
 8007012:	438a      	bics	r2, r1
 8007014:	609a      	str	r2, [r3, #8]
 8007016:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007018:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800701a:	6a3b      	ldr	r3, [r7, #32]
 800701c:	f383 8810 	msr	PRIMASK, r3
}
 8007020:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	228c      	movs	r2, #140	@ 0x8c
 8007026:	2120      	movs	r1, #32
 8007028:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	2284      	movs	r2, #132	@ 0x84
 800702e:	2100      	movs	r1, #0
 8007030:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007032:	2303      	movs	r3, #3
 8007034:	e012      	b.n	800705c <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	2288      	movs	r2, #136	@ 0x88
 800703a:	2120      	movs	r1, #32
 800703c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	228c      	movs	r2, #140	@ 0x8c
 8007042:	2120      	movs	r1, #32
 8007044:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	2200      	movs	r2, #0
 800704a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2200      	movs	r2, #0
 8007050:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	2284      	movs	r2, #132	@ 0x84
 8007056:	2100      	movs	r1, #0
 8007058:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800705a:	2300      	movs	r3, #0
}
 800705c:	0018      	movs	r0, r3
 800705e:	46bd      	mov	sp, r7
 8007060:	b010      	add	sp, #64	@ 0x40
 8007062:	bd80      	pop	{r7, pc}
 8007064:	01ffffff 	.word	0x01ffffff
 8007068:	fffffedf 	.word	0xfffffedf

0800706c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800706c:	b580      	push	{r7, lr}
 800706e:	b084      	sub	sp, #16
 8007070:	af00      	add	r7, sp, #0
 8007072:	60f8      	str	r0, [r7, #12]
 8007074:	60b9      	str	r1, [r7, #8]
 8007076:	603b      	str	r3, [r7, #0]
 8007078:	1dfb      	adds	r3, r7, #7
 800707a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800707c:	e051      	b.n	8007122 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800707e:	69bb      	ldr	r3, [r7, #24]
 8007080:	3301      	adds	r3, #1
 8007082:	d04e      	beq.n	8007122 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007084:	f7fc f904 	bl	8003290 <HAL_GetTick>
 8007088:	0002      	movs	r2, r0
 800708a:	683b      	ldr	r3, [r7, #0]
 800708c:	1ad3      	subs	r3, r2, r3
 800708e:	69ba      	ldr	r2, [r7, #24]
 8007090:	429a      	cmp	r2, r3
 8007092:	d302      	bcc.n	800709a <UART_WaitOnFlagUntilTimeout+0x2e>
 8007094:	69bb      	ldr	r3, [r7, #24]
 8007096:	2b00      	cmp	r3, #0
 8007098:	d101      	bne.n	800709e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800709a:	2303      	movs	r3, #3
 800709c:	e051      	b.n	8007142 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	2204      	movs	r2, #4
 80070a6:	4013      	ands	r3, r2
 80070a8:	d03b      	beq.n	8007122 <UART_WaitOnFlagUntilTimeout+0xb6>
 80070aa:	68bb      	ldr	r3, [r7, #8]
 80070ac:	2b80      	cmp	r3, #128	@ 0x80
 80070ae:	d038      	beq.n	8007122 <UART_WaitOnFlagUntilTimeout+0xb6>
 80070b0:	68bb      	ldr	r3, [r7, #8]
 80070b2:	2b40      	cmp	r3, #64	@ 0x40
 80070b4:	d035      	beq.n	8007122 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	69db      	ldr	r3, [r3, #28]
 80070bc:	2208      	movs	r2, #8
 80070be:	4013      	ands	r3, r2
 80070c0:	2b08      	cmp	r3, #8
 80070c2:	d111      	bne.n	80070e8 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	2208      	movs	r2, #8
 80070ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	0018      	movs	r0, r3
 80070d0:	f000 f960 	bl	8007394 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	2290      	movs	r2, #144	@ 0x90
 80070d8:	2108      	movs	r1, #8
 80070da:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	2284      	movs	r2, #132	@ 0x84
 80070e0:	2100      	movs	r1, #0
 80070e2:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80070e4:	2301      	movs	r3, #1
 80070e6:	e02c      	b.n	8007142 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	69da      	ldr	r2, [r3, #28]
 80070ee:	2380      	movs	r3, #128	@ 0x80
 80070f0:	011b      	lsls	r3, r3, #4
 80070f2:	401a      	ands	r2, r3
 80070f4:	2380      	movs	r3, #128	@ 0x80
 80070f6:	011b      	lsls	r3, r3, #4
 80070f8:	429a      	cmp	r2, r3
 80070fa:	d112      	bne.n	8007122 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	2280      	movs	r2, #128	@ 0x80
 8007102:	0112      	lsls	r2, r2, #4
 8007104:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	0018      	movs	r0, r3
 800710a:	f000 f943 	bl	8007394 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	2290      	movs	r2, #144	@ 0x90
 8007112:	2120      	movs	r1, #32
 8007114:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	2284      	movs	r2, #132	@ 0x84
 800711a:	2100      	movs	r1, #0
 800711c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800711e:	2303      	movs	r3, #3
 8007120:	e00f      	b.n	8007142 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	69db      	ldr	r3, [r3, #28]
 8007128:	68ba      	ldr	r2, [r7, #8]
 800712a:	4013      	ands	r3, r2
 800712c:	68ba      	ldr	r2, [r7, #8]
 800712e:	1ad3      	subs	r3, r2, r3
 8007130:	425a      	negs	r2, r3
 8007132:	4153      	adcs	r3, r2
 8007134:	b2db      	uxtb	r3, r3
 8007136:	001a      	movs	r2, r3
 8007138:	1dfb      	adds	r3, r7, #7
 800713a:	781b      	ldrb	r3, [r3, #0]
 800713c:	429a      	cmp	r2, r3
 800713e:	d09e      	beq.n	800707e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007140:	2300      	movs	r3, #0
}
 8007142:	0018      	movs	r0, r3
 8007144:	46bd      	mov	sp, r7
 8007146:	b004      	add	sp, #16
 8007148:	bd80      	pop	{r7, pc}
	...

0800714c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800714c:	b580      	push	{r7, lr}
 800714e:	b098      	sub	sp, #96	@ 0x60
 8007150:	af00      	add	r7, sp, #0
 8007152:	60f8      	str	r0, [r7, #12]
 8007154:	60b9      	str	r1, [r7, #8]
 8007156:	1dbb      	adds	r3, r7, #6
 8007158:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	68ba      	ldr	r2, [r7, #8]
 800715e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	1dba      	adds	r2, r7, #6
 8007164:	215c      	movs	r1, #92	@ 0x5c
 8007166:	8812      	ldrh	r2, [r2, #0]
 8007168:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	1dba      	adds	r2, r7, #6
 800716e:	215e      	movs	r1, #94	@ 0x5e
 8007170:	8812      	ldrh	r2, [r2, #0]
 8007172:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	2200      	movs	r2, #0
 8007178:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	689a      	ldr	r2, [r3, #8]
 800717e:	2380      	movs	r3, #128	@ 0x80
 8007180:	015b      	lsls	r3, r3, #5
 8007182:	429a      	cmp	r2, r3
 8007184:	d10d      	bne.n	80071a2 <UART_Start_Receive_IT+0x56>
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	691b      	ldr	r3, [r3, #16]
 800718a:	2b00      	cmp	r3, #0
 800718c:	d104      	bne.n	8007198 <UART_Start_Receive_IT+0x4c>
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	2260      	movs	r2, #96	@ 0x60
 8007192:	497b      	ldr	r1, [pc, #492]	@ (8007380 <UART_Start_Receive_IT+0x234>)
 8007194:	5299      	strh	r1, [r3, r2]
 8007196:	e02e      	b.n	80071f6 <UART_Start_Receive_IT+0xaa>
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	2260      	movs	r2, #96	@ 0x60
 800719c:	21ff      	movs	r1, #255	@ 0xff
 800719e:	5299      	strh	r1, [r3, r2]
 80071a0:	e029      	b.n	80071f6 <UART_Start_Receive_IT+0xaa>
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	689b      	ldr	r3, [r3, #8]
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d10d      	bne.n	80071c6 <UART_Start_Receive_IT+0x7a>
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	691b      	ldr	r3, [r3, #16]
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d104      	bne.n	80071bc <UART_Start_Receive_IT+0x70>
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	2260      	movs	r2, #96	@ 0x60
 80071b6:	21ff      	movs	r1, #255	@ 0xff
 80071b8:	5299      	strh	r1, [r3, r2]
 80071ba:	e01c      	b.n	80071f6 <UART_Start_Receive_IT+0xaa>
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	2260      	movs	r2, #96	@ 0x60
 80071c0:	217f      	movs	r1, #127	@ 0x7f
 80071c2:	5299      	strh	r1, [r3, r2]
 80071c4:	e017      	b.n	80071f6 <UART_Start_Receive_IT+0xaa>
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	689a      	ldr	r2, [r3, #8]
 80071ca:	2380      	movs	r3, #128	@ 0x80
 80071cc:	055b      	lsls	r3, r3, #21
 80071ce:	429a      	cmp	r2, r3
 80071d0:	d10d      	bne.n	80071ee <UART_Start_Receive_IT+0xa2>
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	691b      	ldr	r3, [r3, #16]
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d104      	bne.n	80071e4 <UART_Start_Receive_IT+0x98>
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	2260      	movs	r2, #96	@ 0x60
 80071de:	217f      	movs	r1, #127	@ 0x7f
 80071e0:	5299      	strh	r1, [r3, r2]
 80071e2:	e008      	b.n	80071f6 <UART_Start_Receive_IT+0xaa>
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	2260      	movs	r2, #96	@ 0x60
 80071e8:	213f      	movs	r1, #63	@ 0x3f
 80071ea:	5299      	strh	r1, [r3, r2]
 80071ec:	e003      	b.n	80071f6 <UART_Start_Receive_IT+0xaa>
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	2260      	movs	r2, #96	@ 0x60
 80071f2:	2100      	movs	r1, #0
 80071f4:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	2290      	movs	r2, #144	@ 0x90
 80071fa:	2100      	movs	r1, #0
 80071fc:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	228c      	movs	r2, #140	@ 0x8c
 8007202:	2122      	movs	r1, #34	@ 0x22
 8007204:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007206:	f3ef 8310 	mrs	r3, PRIMASK
 800720a:	643b      	str	r3, [r7, #64]	@ 0x40
  return(result);
 800720c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800720e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007210:	2301      	movs	r3, #1
 8007212:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007214:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007216:	f383 8810 	msr	PRIMASK, r3
}
 800721a:	46c0      	nop			@ (mov r8, r8)
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	689a      	ldr	r2, [r3, #8]
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	2101      	movs	r1, #1
 8007228:	430a      	orrs	r2, r1
 800722a:	609a      	str	r2, [r3, #8]
 800722c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800722e:	64bb      	str	r3, [r7, #72]	@ 0x48
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007230:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007232:	f383 8810 	msr	PRIMASK, r3
}
 8007236:	46c0      	nop			@ (mov r8, r8)

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800723c:	2380      	movs	r3, #128	@ 0x80
 800723e:	059b      	lsls	r3, r3, #22
 8007240:	429a      	cmp	r2, r3
 8007242:	d150      	bne.n	80072e6 <UART_Start_Receive_IT+0x19a>
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	2268      	movs	r2, #104	@ 0x68
 8007248:	5a9b      	ldrh	r3, [r3, r2]
 800724a:	1dba      	adds	r2, r7, #6
 800724c:	8812      	ldrh	r2, [r2, #0]
 800724e:	429a      	cmp	r2, r3
 8007250:	d349      	bcc.n	80072e6 <UART_Start_Receive_IT+0x19a>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	689a      	ldr	r2, [r3, #8]
 8007256:	2380      	movs	r3, #128	@ 0x80
 8007258:	015b      	lsls	r3, r3, #5
 800725a:	429a      	cmp	r2, r3
 800725c:	d107      	bne.n	800726e <UART_Start_Receive_IT+0x122>
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	691b      	ldr	r3, [r3, #16]
 8007262:	2b00      	cmp	r3, #0
 8007264:	d103      	bne.n	800726e <UART_Start_Receive_IT+0x122>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	4a46      	ldr	r2, [pc, #280]	@ (8007384 <UART_Start_Receive_IT+0x238>)
 800726a:	675a      	str	r2, [r3, #116]	@ 0x74
 800726c:	e002      	b.n	8007274 <UART_Start_Receive_IT+0x128>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	4a45      	ldr	r2, [pc, #276]	@ (8007388 <UART_Start_Receive_IT+0x23c>)
 8007272:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	691b      	ldr	r3, [r3, #16]
 8007278:	2b00      	cmp	r3, #0
 800727a:	d019      	beq.n	80072b0 <UART_Start_Receive_IT+0x164>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800727c:	f3ef 8310 	mrs	r3, PRIMASK
 8007280:	637b      	str	r3, [r7, #52]	@ 0x34
  return(result);
 8007282:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007284:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007286:	2301      	movs	r3, #1
 8007288:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800728a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800728c:	f383 8810 	msr	PRIMASK, r3
}
 8007290:	46c0      	nop			@ (mov r8, r8)
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	681a      	ldr	r2, [r3, #0]
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	2180      	movs	r1, #128	@ 0x80
 800729e:	0049      	lsls	r1, r1, #1
 80072a0:	430a      	orrs	r2, r1
 80072a2:	601a      	str	r2, [r3, #0]
 80072a4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80072a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80072a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072aa:	f383 8810 	msr	PRIMASK, r3
}
 80072ae:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80072b0:	f3ef 8310 	mrs	r3, PRIMASK
 80072b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 80072b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80072b8:	657b      	str	r3, [r7, #84]	@ 0x54
 80072ba:	2301      	movs	r3, #1
 80072bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80072be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072c0:	f383 8810 	msr	PRIMASK, r3
}
 80072c4:	46c0      	nop			@ (mov r8, r8)
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	689a      	ldr	r2, [r3, #8]
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	2180      	movs	r1, #128	@ 0x80
 80072d2:	0549      	lsls	r1, r1, #21
 80072d4:	430a      	orrs	r2, r1
 80072d6:	609a      	str	r2, [r3, #8]
 80072d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80072da:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80072dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072de:	f383 8810 	msr	PRIMASK, r3
}
 80072e2:	46c0      	nop			@ (mov r8, r8)
 80072e4:	e047      	b.n	8007376 <UART_Start_Receive_IT+0x22a>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	689a      	ldr	r2, [r3, #8]
 80072ea:	2380      	movs	r3, #128	@ 0x80
 80072ec:	015b      	lsls	r3, r3, #5
 80072ee:	429a      	cmp	r2, r3
 80072f0:	d107      	bne.n	8007302 <UART_Start_Receive_IT+0x1b6>
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	691b      	ldr	r3, [r3, #16]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d103      	bne.n	8007302 <UART_Start_Receive_IT+0x1b6>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	4a23      	ldr	r2, [pc, #140]	@ (800738c <UART_Start_Receive_IT+0x240>)
 80072fe:	675a      	str	r2, [r3, #116]	@ 0x74
 8007300:	e002      	b.n	8007308 <UART_Start_Receive_IT+0x1bc>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	4a22      	ldr	r2, [pc, #136]	@ (8007390 <UART_Start_Receive_IT+0x244>)
 8007306:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	691b      	ldr	r3, [r3, #16]
 800730c:	2b00      	cmp	r3, #0
 800730e:	d019      	beq.n	8007344 <UART_Start_Receive_IT+0x1f8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007310:	f3ef 8310 	mrs	r3, PRIMASK
 8007314:	61fb      	str	r3, [r7, #28]
  return(result);
 8007316:	69fb      	ldr	r3, [r7, #28]
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8007318:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800731a:	2301      	movs	r3, #1
 800731c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800731e:	6a3b      	ldr	r3, [r7, #32]
 8007320:	f383 8810 	msr	PRIMASK, r3
}
 8007324:	46c0      	nop			@ (mov r8, r8)
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	681a      	ldr	r2, [r3, #0]
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	2190      	movs	r1, #144	@ 0x90
 8007332:	0049      	lsls	r1, r1, #1
 8007334:	430a      	orrs	r2, r1
 8007336:	601a      	str	r2, [r3, #0]
 8007338:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800733a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800733c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800733e:	f383 8810 	msr	PRIMASK, r3
}
 8007342:	e018      	b.n	8007376 <UART_Start_Receive_IT+0x22a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007344:	f3ef 8310 	mrs	r3, PRIMASK
 8007348:	613b      	str	r3, [r7, #16]
  return(result);
 800734a:	693b      	ldr	r3, [r7, #16]
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800734c:	653b      	str	r3, [r7, #80]	@ 0x50
 800734e:	2301      	movs	r3, #1
 8007350:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007352:	697b      	ldr	r3, [r7, #20]
 8007354:	f383 8810 	msr	PRIMASK, r3
}
 8007358:	46c0      	nop			@ (mov r8, r8)
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	681a      	ldr	r2, [r3, #0]
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	2120      	movs	r1, #32
 8007366:	430a      	orrs	r2, r1
 8007368:	601a      	str	r2, [r3, #0]
 800736a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800736c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800736e:	69bb      	ldr	r3, [r7, #24]
 8007370:	f383 8810 	msr	PRIMASK, r3
}
 8007374:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return HAL_OK;
 8007376:	2300      	movs	r3, #0
}
 8007378:	0018      	movs	r0, r3
 800737a:	46bd      	mov	sp, r7
 800737c:	b018      	add	sp, #96	@ 0x60
 800737e:	bd80      	pop	{r7, pc}
 8007380:	000001ff 	.word	0x000001ff
 8007384:	08007bdd 	.word	0x08007bdd
 8007388:	08007891 	.word	0x08007891
 800738c:	080076bd 	.word	0x080076bd
 8007390:	080074e9 	.word	0x080074e9

08007394 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007394:	b580      	push	{r7, lr}
 8007396:	b08e      	sub	sp, #56	@ 0x38
 8007398:	af00      	add	r7, sp, #0
 800739a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800739c:	f3ef 8310 	mrs	r3, PRIMASK
 80073a0:	617b      	str	r3, [r7, #20]
  return(result);
 80073a2:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80073a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80073a6:	2301      	movs	r3, #1
 80073a8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073aa:	69bb      	ldr	r3, [r7, #24]
 80073ac:	f383 8810 	msr	PRIMASK, r3
}
 80073b0:	46c0      	nop			@ (mov r8, r8)
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	681a      	ldr	r2, [r3, #0]
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	4926      	ldr	r1, [pc, #152]	@ (8007458 <UART_EndRxTransfer+0xc4>)
 80073be:	400a      	ands	r2, r1
 80073c0:	601a      	str	r2, [r3, #0]
 80073c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073c4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073c6:	69fb      	ldr	r3, [r7, #28]
 80073c8:	f383 8810 	msr	PRIMASK, r3
}
 80073cc:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80073ce:	f3ef 8310 	mrs	r3, PRIMASK
 80073d2:	623b      	str	r3, [r7, #32]
  return(result);
 80073d4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80073d6:	633b      	str	r3, [r7, #48]	@ 0x30
 80073d8:	2301      	movs	r3, #1
 80073da:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073de:	f383 8810 	msr	PRIMASK, r3
}
 80073e2:	46c0      	nop			@ (mov r8, r8)
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	689a      	ldr	r2, [r3, #8]
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	491b      	ldr	r1, [pc, #108]	@ (800745c <UART_EndRxTransfer+0xc8>)
 80073f0:	400a      	ands	r2, r1
 80073f2:	609a      	str	r2, [r3, #8]
 80073f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80073f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073fa:	f383 8810 	msr	PRIMASK, r3
}
 80073fe:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007404:	2b01      	cmp	r3, #1
 8007406:	d118      	bne.n	800743a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007408:	f3ef 8310 	mrs	r3, PRIMASK
 800740c:	60bb      	str	r3, [r7, #8]
  return(result);
 800740e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007410:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007412:	2301      	movs	r3, #1
 8007414:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	f383 8810 	msr	PRIMASK, r3
}
 800741c:	46c0      	nop			@ (mov r8, r8)
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	681a      	ldr	r2, [r3, #0]
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	2110      	movs	r1, #16
 800742a:	438a      	bics	r2, r1
 800742c:	601a      	str	r2, [r3, #0]
 800742e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007430:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007432:	693b      	ldr	r3, [r7, #16]
 8007434:	f383 8810 	msr	PRIMASK, r3
}
 8007438:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	228c      	movs	r2, #140	@ 0x8c
 800743e:	2120      	movs	r1, #32
 8007440:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	2200      	movs	r2, #0
 8007446:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2200      	movs	r2, #0
 800744c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800744e:	46c0      	nop			@ (mov r8, r8)
 8007450:	46bd      	mov	sp, r7
 8007452:	b00e      	add	sp, #56	@ 0x38
 8007454:	bd80      	pop	{r7, pc}
 8007456:	46c0      	nop			@ (mov r8, r8)
 8007458:	fffffedf 	.word	0xfffffedf
 800745c:	effffffe 	.word	0xeffffffe

08007460 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007460:	b580      	push	{r7, lr}
 8007462:	b084      	sub	sp, #16
 8007464:	af00      	add	r7, sp, #0
 8007466:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800746c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	225e      	movs	r2, #94	@ 0x5e
 8007472:	2100      	movs	r1, #0
 8007474:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	2256      	movs	r2, #86	@ 0x56
 800747a:	2100      	movs	r1, #0
 800747c:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	0018      	movs	r0, r3
 8007482:	f7ff f92b 	bl	80066dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007486:	46c0      	nop			@ (mov r8, r8)
 8007488:	46bd      	mov	sp, r7
 800748a:	b004      	add	sp, #16
 800748c:	bd80      	pop	{r7, pc}

0800748e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800748e:	b580      	push	{r7, lr}
 8007490:	b086      	sub	sp, #24
 8007492:	af00      	add	r7, sp, #0
 8007494:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007496:	f3ef 8310 	mrs	r3, PRIMASK
 800749a:	60bb      	str	r3, [r7, #8]
  return(result);
 800749c:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800749e:	617b      	str	r3, [r7, #20]
 80074a0:	2301      	movs	r3, #1
 80074a2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	f383 8810 	msr	PRIMASK, r3
}
 80074aa:	46c0      	nop			@ (mov r8, r8)
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	681a      	ldr	r2, [r3, #0]
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	2140      	movs	r1, #64	@ 0x40
 80074b8:	438a      	bics	r2, r1
 80074ba:	601a      	str	r2, [r3, #0]
 80074bc:	697b      	ldr	r3, [r7, #20]
 80074be:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80074c0:	693b      	ldr	r3, [r7, #16]
 80074c2:	f383 8810 	msr	PRIMASK, r3
}
 80074c6:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	2288      	movs	r2, #136	@ 0x88
 80074cc:	2120      	movs	r1, #32
 80074ce:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2200      	movs	r2, #0
 80074d4:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	0018      	movs	r0, r3
 80074da:	f7ff f8f7 	bl	80066cc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80074de:	46c0      	nop			@ (mov r8, r8)
 80074e0:	46bd      	mov	sp, r7
 80074e2:	b006      	add	sp, #24
 80074e4:	bd80      	pop	{r7, pc}
	...

080074e8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80074e8:	b580      	push	{r7, lr}
 80074ea:	b094      	sub	sp, #80	@ 0x50
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80074f0:	204e      	movs	r0, #78	@ 0x4e
 80074f2:	183b      	adds	r3, r7, r0
 80074f4:	687a      	ldr	r2, [r7, #4]
 80074f6:	2160      	movs	r1, #96	@ 0x60
 80074f8:	5a52      	ldrh	r2, [r2, r1]
 80074fa:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	228c      	movs	r2, #140	@ 0x8c
 8007500:	589b      	ldr	r3, [r3, r2]
 8007502:	2b22      	cmp	r3, #34	@ 0x22
 8007504:	d000      	beq.n	8007508 <UART_RxISR_8BIT+0x20>
 8007506:	e0c4      	b.n	8007692 <UART_RxISR_8BIT+0x1aa>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800750e:	214c      	movs	r1, #76	@ 0x4c
 8007510:	187b      	adds	r3, r7, r1
 8007512:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007514:	187b      	adds	r3, r7, r1
 8007516:	881b      	ldrh	r3, [r3, #0]
 8007518:	b2da      	uxtb	r2, r3
 800751a:	183b      	adds	r3, r7, r0
 800751c:	881b      	ldrh	r3, [r3, #0]
 800751e:	b2d9      	uxtb	r1, r3
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007524:	400a      	ands	r2, r1
 8007526:	b2d2      	uxtb	r2, r2
 8007528:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800752e:	1c5a      	adds	r2, r3, #1
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	225e      	movs	r2, #94	@ 0x5e
 8007538:	5a9b      	ldrh	r3, [r3, r2]
 800753a:	b29b      	uxth	r3, r3
 800753c:	3b01      	subs	r3, #1
 800753e:	b299      	uxth	r1, r3
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	225e      	movs	r2, #94	@ 0x5e
 8007544:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	225e      	movs	r2, #94	@ 0x5e
 800754a:	5a9b      	ldrh	r3, [r3, r2]
 800754c:	b29b      	uxth	r3, r3
 800754e:	2b00      	cmp	r3, #0
 8007550:	d000      	beq.n	8007554 <UART_RxISR_8BIT+0x6c>
 8007552:	e0a6      	b.n	80076a2 <UART_RxISR_8BIT+0x1ba>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007554:	f3ef 8310 	mrs	r3, PRIMASK
 8007558:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800755a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800755c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800755e:	2301      	movs	r3, #1
 8007560:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007562:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007564:	f383 8810 	msr	PRIMASK, r3
}
 8007568:	46c0      	nop			@ (mov r8, r8)
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	681a      	ldr	r2, [r3, #0]
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	494d      	ldr	r1, [pc, #308]	@ (80076ac <UART_RxISR_8BIT+0x1c4>)
 8007576:	400a      	ands	r2, r1
 8007578:	601a      	str	r2, [r3, #0]
 800757a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800757c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800757e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007580:	f383 8810 	msr	PRIMASK, r3
}
 8007584:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007586:	f3ef 8310 	mrs	r3, PRIMASK
 800758a:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 800758c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800758e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007590:	2301      	movs	r3, #1
 8007592:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007594:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007596:	f383 8810 	msr	PRIMASK, r3
}
 800759a:	46c0      	nop			@ (mov r8, r8)
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	689a      	ldr	r2, [r3, #8]
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	2101      	movs	r1, #1
 80075a8:	438a      	bics	r2, r1
 80075aa:	609a      	str	r2, [r3, #8]
 80075ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80075ae:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80075b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075b2:	f383 8810 	msr	PRIMASK, r3
}
 80075b6:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	228c      	movs	r2, #140	@ 0x8c
 80075bc:	2120      	movs	r1, #32
 80075be:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	2200      	movs	r2, #0
 80075c4:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	2200      	movs	r2, #0
 80075ca:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	4a37      	ldr	r2, [pc, #220]	@ (80076b0 <UART_RxISR_8BIT+0x1c8>)
 80075d2:	4293      	cmp	r3, r2
 80075d4:	d024      	beq.n	8007620 <UART_RxISR_8BIT+0x138>
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	4a36      	ldr	r2, [pc, #216]	@ (80076b4 <UART_RxISR_8BIT+0x1cc>)
 80075dc:	4293      	cmp	r3, r2
 80075de:	d01f      	beq.n	8007620 <UART_RxISR_8BIT+0x138>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	685a      	ldr	r2, [r3, #4]
 80075e6:	2380      	movs	r3, #128	@ 0x80
 80075e8:	041b      	lsls	r3, r3, #16
 80075ea:	4013      	ands	r3, r2
 80075ec:	d018      	beq.n	8007620 <UART_RxISR_8BIT+0x138>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80075ee:	f3ef 8310 	mrs	r3, PRIMASK
 80075f2:	61bb      	str	r3, [r7, #24]
  return(result);
 80075f4:	69bb      	ldr	r3, [r7, #24]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80075f6:	643b      	str	r3, [r7, #64]	@ 0x40
 80075f8:	2301      	movs	r3, #1
 80075fa:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80075fc:	69fb      	ldr	r3, [r7, #28]
 80075fe:	f383 8810 	msr	PRIMASK, r3
}
 8007602:	46c0      	nop			@ (mov r8, r8)
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	681a      	ldr	r2, [r3, #0]
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	492a      	ldr	r1, [pc, #168]	@ (80076b8 <UART_RxISR_8BIT+0x1d0>)
 8007610:	400a      	ands	r2, r1
 8007612:	601a      	str	r2, [r3, #0]
 8007614:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007616:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007618:	6a3b      	ldr	r3, [r7, #32]
 800761a:	f383 8810 	msr	PRIMASK, r3
}
 800761e:	46c0      	nop			@ (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007624:	2b01      	cmp	r3, #1
 8007626:	d12f      	bne.n	8007688 <UART_RxISR_8BIT+0x1a0>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	2200      	movs	r2, #0
 800762c:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800762e:	f3ef 8310 	mrs	r3, PRIMASK
 8007632:	60fb      	str	r3, [r7, #12]
  return(result);
 8007634:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007636:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007638:	2301      	movs	r3, #1
 800763a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800763c:	693b      	ldr	r3, [r7, #16]
 800763e:	f383 8810 	msr	PRIMASK, r3
}
 8007642:	46c0      	nop			@ (mov r8, r8)
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	681a      	ldr	r2, [r3, #0]
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	2110      	movs	r1, #16
 8007650:	438a      	bics	r2, r1
 8007652:	601a      	str	r2, [r3, #0]
 8007654:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007656:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007658:	697b      	ldr	r3, [r7, #20]
 800765a:	f383 8810 	msr	PRIMASK, r3
}
 800765e:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	69db      	ldr	r3, [r3, #28]
 8007666:	2210      	movs	r2, #16
 8007668:	4013      	ands	r3, r2
 800766a:	2b10      	cmp	r3, #16
 800766c:	d103      	bne.n	8007676 <UART_RxISR_8BIT+0x18e>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	2210      	movs	r2, #16
 8007674:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	225c      	movs	r2, #92	@ 0x5c
 800767a:	5a9a      	ldrh	r2, [r3, r2]
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	0011      	movs	r1, r2
 8007680:	0018      	movs	r0, r3
 8007682:	f7ff f833 	bl	80066ec <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007686:	e00c      	b.n	80076a2 <UART_RxISR_8BIT+0x1ba>
        HAL_UART_RxCpltCallback(huart);
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	0018      	movs	r0, r3
 800768c:	f7fa fe16 	bl	80022bc <HAL_UART_RxCpltCallback>
}
 8007690:	e007      	b.n	80076a2 <UART_RxISR_8BIT+0x1ba>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	699a      	ldr	r2, [r3, #24]
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	2108      	movs	r1, #8
 800769e:	430a      	orrs	r2, r1
 80076a0:	619a      	str	r2, [r3, #24]
}
 80076a2:	46c0      	nop			@ (mov r8, r8)
 80076a4:	46bd      	mov	sp, r7
 80076a6:	b014      	add	sp, #80	@ 0x50
 80076a8:	bd80      	pop	{r7, pc}
 80076aa:	46c0      	nop			@ (mov r8, r8)
 80076ac:	fffffedf 	.word	0xfffffedf
 80076b0:	40008000 	.word	0x40008000
 80076b4:	40008400 	.word	0x40008400
 80076b8:	fbffffff 	.word	0xfbffffff

080076bc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80076bc:	b580      	push	{r7, lr}
 80076be:	b094      	sub	sp, #80	@ 0x50
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80076c4:	204e      	movs	r0, #78	@ 0x4e
 80076c6:	183b      	adds	r3, r7, r0
 80076c8:	687a      	ldr	r2, [r7, #4]
 80076ca:	2160      	movs	r1, #96	@ 0x60
 80076cc:	5a52      	ldrh	r2, [r2, r1]
 80076ce:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	228c      	movs	r2, #140	@ 0x8c
 80076d4:	589b      	ldr	r3, [r3, r2]
 80076d6:	2b22      	cmp	r3, #34	@ 0x22
 80076d8:	d000      	beq.n	80076dc <UART_RxISR_16BIT+0x20>
 80076da:	e0c4      	b.n	8007866 <UART_RxISR_16BIT+0x1aa>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80076e2:	214c      	movs	r1, #76	@ 0x4c
 80076e4:	187b      	adds	r3, r7, r1
 80076e6:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80076ec:	64bb      	str	r3, [r7, #72]	@ 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 80076ee:	187b      	adds	r3, r7, r1
 80076f0:	183a      	adds	r2, r7, r0
 80076f2:	881b      	ldrh	r3, [r3, #0]
 80076f4:	8812      	ldrh	r2, [r2, #0]
 80076f6:	4013      	ands	r3, r2
 80076f8:	b29a      	uxth	r2, r3
 80076fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80076fc:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007702:	1c9a      	adds	r2, r3, #2
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	225e      	movs	r2, #94	@ 0x5e
 800770c:	5a9b      	ldrh	r3, [r3, r2]
 800770e:	b29b      	uxth	r3, r3
 8007710:	3b01      	subs	r3, #1
 8007712:	b299      	uxth	r1, r3
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	225e      	movs	r2, #94	@ 0x5e
 8007718:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	225e      	movs	r2, #94	@ 0x5e
 800771e:	5a9b      	ldrh	r3, [r3, r2]
 8007720:	b29b      	uxth	r3, r3
 8007722:	2b00      	cmp	r3, #0
 8007724:	d000      	beq.n	8007728 <UART_RxISR_16BIT+0x6c>
 8007726:	e0a6      	b.n	8007876 <UART_RxISR_16BIT+0x1ba>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007728:	f3ef 8310 	mrs	r3, PRIMASK
 800772c:	623b      	str	r3, [r7, #32]
  return(result);
 800772e:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007730:	647b      	str	r3, [r7, #68]	@ 0x44
 8007732:	2301      	movs	r3, #1
 8007734:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007738:	f383 8810 	msr	PRIMASK, r3
}
 800773c:	46c0      	nop			@ (mov r8, r8)
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	681a      	ldr	r2, [r3, #0]
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	494d      	ldr	r1, [pc, #308]	@ (8007880 <UART_RxISR_16BIT+0x1c4>)
 800774a:	400a      	ands	r2, r1
 800774c:	601a      	str	r2, [r3, #0]
 800774e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007750:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007752:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007754:	f383 8810 	msr	PRIMASK, r3
}
 8007758:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800775a:	f3ef 8310 	mrs	r3, PRIMASK
 800775e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 8007760:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007762:	643b      	str	r3, [r7, #64]	@ 0x40
 8007764:	2301      	movs	r3, #1
 8007766:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007768:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800776a:	f383 8810 	msr	PRIMASK, r3
}
 800776e:	46c0      	nop			@ (mov r8, r8)
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	689a      	ldr	r2, [r3, #8]
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	2101      	movs	r1, #1
 800777c:	438a      	bics	r2, r1
 800777e:	609a      	str	r2, [r3, #8]
 8007780:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007782:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007784:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007786:	f383 8810 	msr	PRIMASK, r3
}
 800778a:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	228c      	movs	r2, #140	@ 0x8c
 8007790:	2120      	movs	r1, #32
 8007792:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	2200      	movs	r2, #0
 8007798:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	2200      	movs	r2, #0
 800779e:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	4a37      	ldr	r2, [pc, #220]	@ (8007884 <UART_RxISR_16BIT+0x1c8>)
 80077a6:	4293      	cmp	r3, r2
 80077a8:	d024      	beq.n	80077f4 <UART_RxISR_16BIT+0x138>
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	4a36      	ldr	r2, [pc, #216]	@ (8007888 <UART_RxISR_16BIT+0x1cc>)
 80077b0:	4293      	cmp	r3, r2
 80077b2:	d01f      	beq.n	80077f4 <UART_RxISR_16BIT+0x138>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	685a      	ldr	r2, [r3, #4]
 80077ba:	2380      	movs	r3, #128	@ 0x80
 80077bc:	041b      	lsls	r3, r3, #16
 80077be:	4013      	ands	r3, r2
 80077c0:	d018      	beq.n	80077f4 <UART_RxISR_16BIT+0x138>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80077c2:	f3ef 8310 	mrs	r3, PRIMASK
 80077c6:	617b      	str	r3, [r7, #20]
  return(result);
 80077c8:	697b      	ldr	r3, [r7, #20]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80077ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80077cc:	2301      	movs	r3, #1
 80077ce:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80077d0:	69bb      	ldr	r3, [r7, #24]
 80077d2:	f383 8810 	msr	PRIMASK, r3
}
 80077d6:	46c0      	nop			@ (mov r8, r8)
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	681a      	ldr	r2, [r3, #0]
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	492a      	ldr	r1, [pc, #168]	@ (800788c <UART_RxISR_16BIT+0x1d0>)
 80077e4:	400a      	ands	r2, r1
 80077e6:	601a      	str	r2, [r3, #0]
 80077e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80077ea:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80077ec:	69fb      	ldr	r3, [r7, #28]
 80077ee:	f383 8810 	msr	PRIMASK, r3
}
 80077f2:	46c0      	nop			@ (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80077f8:	2b01      	cmp	r3, #1
 80077fa:	d12f      	bne.n	800785c <UART_RxISR_16BIT+0x1a0>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	2200      	movs	r2, #0
 8007800:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007802:	f3ef 8310 	mrs	r3, PRIMASK
 8007806:	60bb      	str	r3, [r7, #8]
  return(result);
 8007808:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800780a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800780c:	2301      	movs	r3, #1
 800780e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	f383 8810 	msr	PRIMASK, r3
}
 8007816:	46c0      	nop			@ (mov r8, r8)
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	681a      	ldr	r2, [r3, #0]
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	2110      	movs	r1, #16
 8007824:	438a      	bics	r2, r1
 8007826:	601a      	str	r2, [r3, #0]
 8007828:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800782a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800782c:	693b      	ldr	r3, [r7, #16]
 800782e:	f383 8810 	msr	PRIMASK, r3
}
 8007832:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	69db      	ldr	r3, [r3, #28]
 800783a:	2210      	movs	r2, #16
 800783c:	4013      	ands	r3, r2
 800783e:	2b10      	cmp	r3, #16
 8007840:	d103      	bne.n	800784a <UART_RxISR_16BIT+0x18e>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	2210      	movs	r2, #16
 8007848:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	225c      	movs	r2, #92	@ 0x5c
 800784e:	5a9a      	ldrh	r2, [r3, r2]
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	0011      	movs	r1, r2
 8007854:	0018      	movs	r0, r3
 8007856:	f7fe ff49 	bl	80066ec <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800785a:	e00c      	b.n	8007876 <UART_RxISR_16BIT+0x1ba>
        HAL_UART_RxCpltCallback(huart);
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	0018      	movs	r0, r3
 8007860:	f7fa fd2c 	bl	80022bc <HAL_UART_RxCpltCallback>
}
 8007864:	e007      	b.n	8007876 <UART_RxISR_16BIT+0x1ba>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	699a      	ldr	r2, [r3, #24]
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	2108      	movs	r1, #8
 8007872:	430a      	orrs	r2, r1
 8007874:	619a      	str	r2, [r3, #24]
}
 8007876:	46c0      	nop			@ (mov r8, r8)
 8007878:	46bd      	mov	sp, r7
 800787a:	b014      	add	sp, #80	@ 0x50
 800787c:	bd80      	pop	{r7, pc}
 800787e:	46c0      	nop			@ (mov r8, r8)
 8007880:	fffffedf 	.word	0xfffffedf
 8007884:	40008000 	.word	0x40008000
 8007888:	40008400 	.word	0x40008400
 800788c:	fbffffff 	.word	0xfbffffff

08007890 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007890:	b580      	push	{r7, lr}
 8007892:	b0a0      	sub	sp, #128	@ 0x80
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8007898:	237a      	movs	r3, #122	@ 0x7a
 800789a:	18fb      	adds	r3, r7, r3
 800789c:	687a      	ldr	r2, [r7, #4]
 800789e:	2160      	movs	r1, #96	@ 0x60
 80078a0:	5a52      	ldrh	r2, [r2, r1]
 80078a2:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	69db      	ldr	r3, [r3, #28]
 80078aa:	67fb      	str	r3, [r7, #124]	@ 0x7c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	677b      	str	r3, [r7, #116]	@ 0x74
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	689b      	ldr	r3, [r3, #8]
 80078ba:	673b      	str	r3, [r7, #112]	@ 0x70

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	228c      	movs	r2, #140	@ 0x8c
 80078c0:	589b      	ldr	r3, [r3, r2]
 80078c2:	2b22      	cmp	r3, #34	@ 0x22
 80078c4:	d000      	beq.n	80078c8 <UART_RxISR_8BIT_FIFOEN+0x38>
 80078c6:	e16f      	b.n	8007ba8 <UART_RxISR_8BIT_FIFOEN+0x318>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80078c8:	236e      	movs	r3, #110	@ 0x6e
 80078ca:	18fb      	adds	r3, r7, r3
 80078cc:	687a      	ldr	r2, [r7, #4]
 80078ce:	2168      	movs	r1, #104	@ 0x68
 80078d0:	5a52      	ldrh	r2, [r2, r1]
 80078d2:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80078d4:	e116      	b.n	8007b04 <UART_RxISR_8BIT_FIFOEN+0x274>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80078dc:	216c      	movs	r1, #108	@ 0x6c
 80078de:	187b      	adds	r3, r7, r1
 80078e0:	801a      	strh	r2, [r3, #0]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80078e2:	187b      	adds	r3, r7, r1
 80078e4:	881b      	ldrh	r3, [r3, #0]
 80078e6:	b2da      	uxtb	r2, r3
 80078e8:	237a      	movs	r3, #122	@ 0x7a
 80078ea:	18fb      	adds	r3, r7, r3
 80078ec:	881b      	ldrh	r3, [r3, #0]
 80078ee:	b2d9      	uxtb	r1, r3
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80078f4:	400a      	ands	r2, r1
 80078f6:	b2d2      	uxtb	r2, r2
 80078f8:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80078fe:	1c5a      	adds	r2, r3, #1
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	225e      	movs	r2, #94	@ 0x5e
 8007908:	5a9b      	ldrh	r3, [r3, r2]
 800790a:	b29b      	uxth	r3, r3
 800790c:	3b01      	subs	r3, #1
 800790e:	b299      	uxth	r1, r3
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	225e      	movs	r2, #94	@ 0x5e
 8007914:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	69db      	ldr	r3, [r3, #28]
 800791c:	67fb      	str	r3, [r7, #124]	@ 0x7c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800791e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007920:	2207      	movs	r2, #7
 8007922:	4013      	ands	r3, r2
 8007924:	d049      	beq.n	80079ba <UART_RxISR_8BIT_FIFOEN+0x12a>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007926:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007928:	2201      	movs	r2, #1
 800792a:	4013      	ands	r3, r2
 800792c:	d010      	beq.n	8007950 <UART_RxISR_8BIT_FIFOEN+0xc0>
 800792e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8007930:	2380      	movs	r3, #128	@ 0x80
 8007932:	005b      	lsls	r3, r3, #1
 8007934:	4013      	ands	r3, r2
 8007936:	d00b      	beq.n	8007950 <UART_RxISR_8BIT_FIFOEN+0xc0>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	2201      	movs	r2, #1
 800793e:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	2290      	movs	r2, #144	@ 0x90
 8007944:	589b      	ldr	r3, [r3, r2]
 8007946:	2201      	movs	r2, #1
 8007948:	431a      	orrs	r2, r3
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	2190      	movs	r1, #144	@ 0x90
 800794e:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007950:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007952:	2202      	movs	r2, #2
 8007954:	4013      	ands	r3, r2
 8007956:	d00f      	beq.n	8007978 <UART_RxISR_8BIT_FIFOEN+0xe8>
 8007958:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800795a:	2201      	movs	r2, #1
 800795c:	4013      	ands	r3, r2
 800795e:	d00b      	beq.n	8007978 <UART_RxISR_8BIT_FIFOEN+0xe8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	2202      	movs	r2, #2
 8007966:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	2290      	movs	r2, #144	@ 0x90
 800796c:	589b      	ldr	r3, [r3, r2]
 800796e:	2204      	movs	r2, #4
 8007970:	431a      	orrs	r2, r3
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	2190      	movs	r1, #144	@ 0x90
 8007976:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007978:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800797a:	2204      	movs	r2, #4
 800797c:	4013      	ands	r3, r2
 800797e:	d00f      	beq.n	80079a0 <UART_RxISR_8BIT_FIFOEN+0x110>
 8007980:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007982:	2201      	movs	r2, #1
 8007984:	4013      	ands	r3, r2
 8007986:	d00b      	beq.n	80079a0 <UART_RxISR_8BIT_FIFOEN+0x110>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	2204      	movs	r2, #4
 800798e:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	2290      	movs	r2, #144	@ 0x90
 8007994:	589b      	ldr	r3, [r3, r2]
 8007996:	2202      	movs	r2, #2
 8007998:	431a      	orrs	r2, r3
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	2190      	movs	r1, #144	@ 0x90
 800799e:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	2290      	movs	r2, #144	@ 0x90
 80079a4:	589b      	ldr	r3, [r3, r2]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d007      	beq.n	80079ba <UART_RxISR_8BIT_FIFOEN+0x12a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	0018      	movs	r0, r3
 80079ae:	f7fe fe95 	bl	80066dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	2290      	movs	r2, #144	@ 0x90
 80079b6:	2100      	movs	r1, #0
 80079b8:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	225e      	movs	r2, #94	@ 0x5e
 80079be:	5a9b      	ldrh	r3, [r3, r2]
 80079c0:	b29b      	uxth	r3, r3
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d000      	beq.n	80079c8 <UART_RxISR_8BIT_FIFOEN+0x138>
 80079c6:	e09d      	b.n	8007b04 <UART_RxISR_8BIT_FIFOEN+0x274>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80079c8:	f3ef 8310 	mrs	r3, PRIMASK
 80079cc:	63bb      	str	r3, [r7, #56]	@ 0x38
  return(result);
 80079ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80079d0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80079d2:	2301      	movs	r3, #1
 80079d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80079d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079d8:	f383 8810 	msr	PRIMASK, r3
}
 80079dc:	46c0      	nop			@ (mov r8, r8)
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	681a      	ldr	r2, [r3, #0]
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	4975      	ldr	r1, [pc, #468]	@ (8007bc0 <UART_RxISR_8BIT_FIFOEN+0x330>)
 80079ea:	400a      	ands	r2, r1
 80079ec:	601a      	str	r2, [r3, #0]
 80079ee:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80079f0:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80079f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80079f4:	f383 8810 	msr	PRIMASK, r3
}
 80079f8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80079fa:	f3ef 8310 	mrs	r3, PRIMASK
 80079fe:	647b      	str	r3, [r7, #68]	@ 0x44
  return(result);
 8007a00:	6c7b      	ldr	r3, [r7, #68]	@ 0x44

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007a02:	667b      	str	r3, [r7, #100]	@ 0x64
 8007a04:	2301      	movs	r3, #1
 8007a06:	64bb      	str	r3, [r7, #72]	@ 0x48
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007a08:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007a0a:	f383 8810 	msr	PRIMASK, r3
}
 8007a0e:	46c0      	nop			@ (mov r8, r8)
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	689a      	ldr	r2, [r3, #8]
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	496a      	ldr	r1, [pc, #424]	@ (8007bc4 <UART_RxISR_8BIT_FIFOEN+0x334>)
 8007a1c:	400a      	ands	r2, r1
 8007a1e:	609a      	str	r2, [r3, #8]
 8007a20:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007a22:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007a24:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a26:	f383 8810 	msr	PRIMASK, r3
}
 8007a2a:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	228c      	movs	r2, #140	@ 0x8c
 8007a30:	2120      	movs	r1, #32
 8007a32:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	2200      	movs	r2, #0
 8007a38:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	2200      	movs	r2, #0
 8007a3e:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	4a60      	ldr	r2, [pc, #384]	@ (8007bc8 <UART_RxISR_8BIT_FIFOEN+0x338>)
 8007a46:	4293      	cmp	r3, r2
 8007a48:	d024      	beq.n	8007a94 <UART_RxISR_8BIT_FIFOEN+0x204>
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	4a5f      	ldr	r2, [pc, #380]	@ (8007bcc <UART_RxISR_8BIT_FIFOEN+0x33c>)
 8007a50:	4293      	cmp	r3, r2
 8007a52:	d01f      	beq.n	8007a94 <UART_RxISR_8BIT_FIFOEN+0x204>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	685a      	ldr	r2, [r3, #4]
 8007a5a:	2380      	movs	r3, #128	@ 0x80
 8007a5c:	041b      	lsls	r3, r3, #16
 8007a5e:	4013      	ands	r3, r2
 8007a60:	d018      	beq.n	8007a94 <UART_RxISR_8BIT_FIFOEN+0x204>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007a62:	f3ef 8310 	mrs	r3, PRIMASK
 8007a66:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 8007a68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007a6a:	663b      	str	r3, [r7, #96]	@ 0x60
 8007a6c:	2301      	movs	r3, #1
 8007a6e:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007a70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a72:	f383 8810 	msr	PRIMASK, r3
}
 8007a76:	46c0      	nop			@ (mov r8, r8)
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	681a      	ldr	r2, [r3, #0]
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	4953      	ldr	r1, [pc, #332]	@ (8007bd0 <UART_RxISR_8BIT_FIFOEN+0x340>)
 8007a84:	400a      	ands	r2, r1
 8007a86:	601a      	str	r2, [r3, #0]
 8007a88:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007a8a:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007a8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a8e:	f383 8810 	msr	PRIMASK, r3
}
 8007a92:	46c0      	nop			@ (mov r8, r8)
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007a98:	2b01      	cmp	r3, #1
 8007a9a:	d12f      	bne.n	8007afc <UART_RxISR_8BIT_FIFOEN+0x26c>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	2200      	movs	r2, #0
 8007aa0:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007aa2:	f3ef 8310 	mrs	r3, PRIMASK
 8007aa6:	623b      	str	r3, [r7, #32]
  return(result);
 8007aa8:	6a3b      	ldr	r3, [r7, #32]

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007aaa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007aac:	2301      	movs	r3, #1
 8007aae:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007ab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ab2:	f383 8810 	msr	PRIMASK, r3
}
 8007ab6:	46c0      	nop			@ (mov r8, r8)
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	681a      	ldr	r2, [r3, #0]
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	2110      	movs	r1, #16
 8007ac4:	438a      	bics	r2, r1
 8007ac6:	601a      	str	r2, [r3, #0]
 8007ac8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007aca:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007acc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ace:	f383 8810 	msr	PRIMASK, r3
}
 8007ad2:	46c0      	nop			@ (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	69db      	ldr	r3, [r3, #28]
 8007ada:	2210      	movs	r2, #16
 8007adc:	4013      	ands	r3, r2
 8007ade:	2b10      	cmp	r3, #16
 8007ae0:	d103      	bne.n	8007aea <UART_RxISR_8BIT_FIFOEN+0x25a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	2210      	movs	r2, #16
 8007ae8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	225c      	movs	r2, #92	@ 0x5c
 8007aee:	5a9a      	ldrh	r2, [r3, r2]
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	0011      	movs	r1, r2
 8007af4:	0018      	movs	r0, r3
 8007af6:	f7fe fdf9 	bl	80066ec <HAL_UARTEx_RxEventCallback>
 8007afa:	e003      	b.n	8007b04 <UART_RxISR_8BIT_FIFOEN+0x274>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	0018      	movs	r0, r3
 8007b00:	f7fa fbdc 	bl	80022bc <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007b04:	236e      	movs	r3, #110	@ 0x6e
 8007b06:	18fb      	adds	r3, r7, r3
 8007b08:	881b      	ldrh	r3, [r3, #0]
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d004      	beq.n	8007b18 <UART_RxISR_8BIT_FIFOEN+0x288>
 8007b0e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007b10:	2220      	movs	r2, #32
 8007b12:	4013      	ands	r3, r2
 8007b14:	d000      	beq.n	8007b18 <UART_RxISR_8BIT_FIFOEN+0x288>
 8007b16:	e6de      	b.n	80078d6 <UART_RxISR_8BIT_FIFOEN+0x46>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007b18:	205a      	movs	r0, #90	@ 0x5a
 8007b1a:	183b      	adds	r3, r7, r0
 8007b1c:	687a      	ldr	r2, [r7, #4]
 8007b1e:	215e      	movs	r1, #94	@ 0x5e
 8007b20:	5a52      	ldrh	r2, [r2, r1]
 8007b22:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007b24:	0001      	movs	r1, r0
 8007b26:	187b      	adds	r3, r7, r1
 8007b28:	881b      	ldrh	r3, [r3, #0]
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d044      	beq.n	8007bb8 <UART_RxISR_8BIT_FIFOEN+0x328>
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	2268      	movs	r2, #104	@ 0x68
 8007b32:	5a9b      	ldrh	r3, [r3, r2]
 8007b34:	187a      	adds	r2, r7, r1
 8007b36:	8812      	ldrh	r2, [r2, #0]
 8007b38:	429a      	cmp	r2, r3
 8007b3a:	d23d      	bcs.n	8007bb8 <UART_RxISR_8BIT_FIFOEN+0x328>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007b3c:	f3ef 8310 	mrs	r3, PRIMASK
 8007b40:	60bb      	str	r3, [r7, #8]
  return(result);
 8007b42:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007b44:	657b      	str	r3, [r7, #84]	@ 0x54
 8007b46:	2301      	movs	r3, #1
 8007b48:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	f383 8810 	msr	PRIMASK, r3
}
 8007b50:	46c0      	nop			@ (mov r8, r8)
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	689a      	ldr	r2, [r3, #8]
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	491d      	ldr	r1, [pc, #116]	@ (8007bd4 <UART_RxISR_8BIT_FIFOEN+0x344>)
 8007b5e:	400a      	ands	r2, r1
 8007b60:	609a      	str	r2, [r3, #8]
 8007b62:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007b64:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b66:	693b      	ldr	r3, [r7, #16]
 8007b68:	f383 8810 	msr	PRIMASK, r3
}
 8007b6c:	46c0      	nop			@ (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	4a19      	ldr	r2, [pc, #100]	@ (8007bd8 <UART_RxISR_8BIT_FIFOEN+0x348>)
 8007b72:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007b74:	f3ef 8310 	mrs	r3, PRIMASK
 8007b78:	617b      	str	r3, [r7, #20]
  return(result);
 8007b7a:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007b7c:	653b      	str	r3, [r7, #80]	@ 0x50
 8007b7e:	2301      	movs	r3, #1
 8007b80:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b82:	69bb      	ldr	r3, [r7, #24]
 8007b84:	f383 8810 	msr	PRIMASK, r3
}
 8007b88:	46c0      	nop			@ (mov r8, r8)
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	681a      	ldr	r2, [r3, #0]
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	2120      	movs	r1, #32
 8007b96:	430a      	orrs	r2, r1
 8007b98:	601a      	str	r2, [r3, #0]
 8007b9a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007b9c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b9e:	69fb      	ldr	r3, [r7, #28]
 8007ba0:	f383 8810 	msr	PRIMASK, r3
}
 8007ba4:	46c0      	nop			@ (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007ba6:	e007      	b.n	8007bb8 <UART_RxISR_8BIT_FIFOEN+0x328>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	699a      	ldr	r2, [r3, #24]
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	2108      	movs	r1, #8
 8007bb4:	430a      	orrs	r2, r1
 8007bb6:	619a      	str	r2, [r3, #24]
}
 8007bb8:	46c0      	nop			@ (mov r8, r8)
 8007bba:	46bd      	mov	sp, r7
 8007bbc:	b020      	add	sp, #128	@ 0x80
 8007bbe:	bd80      	pop	{r7, pc}
 8007bc0:	fffffeff 	.word	0xfffffeff
 8007bc4:	effffffe 	.word	0xeffffffe
 8007bc8:	40008000 	.word	0x40008000
 8007bcc:	40008400 	.word	0x40008400
 8007bd0:	fbffffff 	.word	0xfbffffff
 8007bd4:	efffffff 	.word	0xefffffff
 8007bd8:	080074e9 	.word	0x080074e9

08007bdc <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007bdc:	b580      	push	{r7, lr}
 8007bde:	b0a2      	sub	sp, #136	@ 0x88
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8007be4:	2382      	movs	r3, #130	@ 0x82
 8007be6:	18fb      	adds	r3, r7, r3
 8007be8:	687a      	ldr	r2, [r7, #4]
 8007bea:	2160      	movs	r1, #96	@ 0x60
 8007bec:	5a52      	ldrh	r2, [r2, r1]
 8007bee:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	69db      	ldr	r3, [r3, #28]
 8007bf6:	2284      	movs	r2, #132	@ 0x84
 8007bf8:	18ba      	adds	r2, r7, r2
 8007bfa:	6013      	str	r3, [r2, #0]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	67fb      	str	r3, [r7, #124]	@ 0x7c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	689b      	ldr	r3, [r3, #8]
 8007c0a:	67bb      	str	r3, [r7, #120]	@ 0x78

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	228c      	movs	r2, #140	@ 0x8c
 8007c10:	589b      	ldr	r3, [r3, r2]
 8007c12:	2b22      	cmp	r3, #34	@ 0x22
 8007c14:	d000      	beq.n	8007c18 <UART_RxISR_16BIT_FIFOEN+0x3c>
 8007c16:	e179      	b.n	8007f0c <UART_RxISR_16BIT_FIFOEN+0x330>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007c18:	2376      	movs	r3, #118	@ 0x76
 8007c1a:	18fb      	adds	r3, r7, r3
 8007c1c:	687a      	ldr	r2, [r7, #4]
 8007c1e:	2168      	movs	r1, #104	@ 0x68
 8007c20:	5a52      	ldrh	r2, [r2, r1]
 8007c22:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007c24:	e11e      	b.n	8007e64 <UART_RxISR_16BIT_FIFOEN+0x288>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007c2c:	2174      	movs	r1, #116	@ 0x74
 8007c2e:	187b      	adds	r3, r7, r1
 8007c30:	801a      	strh	r2, [r3, #0]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c36:	673b      	str	r3, [r7, #112]	@ 0x70
      *tmp = (uint16_t)(uhdata & uhMask);
 8007c38:	187b      	adds	r3, r7, r1
 8007c3a:	2282      	movs	r2, #130	@ 0x82
 8007c3c:	18ba      	adds	r2, r7, r2
 8007c3e:	881b      	ldrh	r3, [r3, #0]
 8007c40:	8812      	ldrh	r2, [r2, #0]
 8007c42:	4013      	ands	r3, r2
 8007c44:	b29a      	uxth	r2, r3
 8007c46:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007c48:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c4e:	1c9a      	adds	r2, r3, #2
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	225e      	movs	r2, #94	@ 0x5e
 8007c58:	5a9b      	ldrh	r3, [r3, r2]
 8007c5a:	b29b      	uxth	r3, r3
 8007c5c:	3b01      	subs	r3, #1
 8007c5e:	b299      	uxth	r1, r3
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	225e      	movs	r2, #94	@ 0x5e
 8007c64:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	69db      	ldr	r3, [r3, #28]
 8007c6c:	2184      	movs	r1, #132	@ 0x84
 8007c6e:	187a      	adds	r2, r7, r1
 8007c70:	6013      	str	r3, [r2, #0]

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007c72:	187b      	adds	r3, r7, r1
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	2207      	movs	r2, #7
 8007c78:	4013      	ands	r3, r2
 8007c7a:	d04e      	beq.n	8007d1a <UART_RxISR_16BIT_FIFOEN+0x13e>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007c7c:	187b      	adds	r3, r7, r1
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	2201      	movs	r2, #1
 8007c82:	4013      	ands	r3, r2
 8007c84:	d010      	beq.n	8007ca8 <UART_RxISR_16BIT_FIFOEN+0xcc>
 8007c86:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007c88:	2380      	movs	r3, #128	@ 0x80
 8007c8a:	005b      	lsls	r3, r3, #1
 8007c8c:	4013      	ands	r3, r2
 8007c8e:	d00b      	beq.n	8007ca8 <UART_RxISR_16BIT_FIFOEN+0xcc>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	2201      	movs	r2, #1
 8007c96:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	2290      	movs	r2, #144	@ 0x90
 8007c9c:	589b      	ldr	r3, [r3, r2]
 8007c9e:	2201      	movs	r2, #1
 8007ca0:	431a      	orrs	r2, r3
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	2190      	movs	r1, #144	@ 0x90
 8007ca6:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007ca8:	2384      	movs	r3, #132	@ 0x84
 8007caa:	18fb      	adds	r3, r7, r3
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	2202      	movs	r2, #2
 8007cb0:	4013      	ands	r3, r2
 8007cb2:	d00f      	beq.n	8007cd4 <UART_RxISR_16BIT_FIFOEN+0xf8>
 8007cb4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007cb6:	2201      	movs	r2, #1
 8007cb8:	4013      	ands	r3, r2
 8007cba:	d00b      	beq.n	8007cd4 <UART_RxISR_16BIT_FIFOEN+0xf8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	2202      	movs	r2, #2
 8007cc2:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2290      	movs	r2, #144	@ 0x90
 8007cc8:	589b      	ldr	r3, [r3, r2]
 8007cca:	2204      	movs	r2, #4
 8007ccc:	431a      	orrs	r2, r3
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	2190      	movs	r1, #144	@ 0x90
 8007cd2:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007cd4:	2384      	movs	r3, #132	@ 0x84
 8007cd6:	18fb      	adds	r3, r7, r3
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	2204      	movs	r2, #4
 8007cdc:	4013      	ands	r3, r2
 8007cde:	d00f      	beq.n	8007d00 <UART_RxISR_16BIT_FIFOEN+0x124>
 8007ce0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007ce2:	2201      	movs	r2, #1
 8007ce4:	4013      	ands	r3, r2
 8007ce6:	d00b      	beq.n	8007d00 <UART_RxISR_16BIT_FIFOEN+0x124>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	2204      	movs	r2, #4
 8007cee:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	2290      	movs	r2, #144	@ 0x90
 8007cf4:	589b      	ldr	r3, [r3, r2]
 8007cf6:	2202      	movs	r2, #2
 8007cf8:	431a      	orrs	r2, r3
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	2190      	movs	r1, #144	@ 0x90
 8007cfe:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	2290      	movs	r2, #144	@ 0x90
 8007d04:	589b      	ldr	r3, [r3, r2]
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d007      	beq.n	8007d1a <UART_RxISR_16BIT_FIFOEN+0x13e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	0018      	movs	r0, r3
 8007d0e:	f7fe fce5 	bl	80066dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	2290      	movs	r2, #144	@ 0x90
 8007d16:	2100      	movs	r1, #0
 8007d18:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	225e      	movs	r2, #94	@ 0x5e
 8007d1e:	5a9b      	ldrh	r3, [r3, r2]
 8007d20:	b29b      	uxth	r3, r3
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d000      	beq.n	8007d28 <UART_RxISR_16BIT_FIFOEN+0x14c>
 8007d26:	e09d      	b.n	8007e64 <UART_RxISR_16BIT_FIFOEN+0x288>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007d28:	f3ef 8310 	mrs	r3, PRIMASK
 8007d2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8007d2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007d30:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007d32:	2301      	movs	r3, #1
 8007d34:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007d36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007d38:	f383 8810 	msr	PRIMASK, r3
}
 8007d3c:	46c0      	nop			@ (mov r8, r8)
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	681a      	ldr	r2, [r3, #0]
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	4976      	ldr	r1, [pc, #472]	@ (8007f24 <UART_RxISR_16BIT_FIFOEN+0x348>)
 8007d4a:	400a      	ands	r2, r1
 8007d4c:	601a      	str	r2, [r3, #0]
 8007d4e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007d50:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007d52:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007d54:	f383 8810 	msr	PRIMASK, r3
}
 8007d58:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007d5a:	f3ef 8310 	mrs	r3, PRIMASK
 8007d5e:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8007d60:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007d62:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007d64:	2301      	movs	r3, #1
 8007d66:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007d68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007d6a:	f383 8810 	msr	PRIMASK, r3
}
 8007d6e:	46c0      	nop			@ (mov r8, r8)
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	689a      	ldr	r2, [r3, #8]
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	496b      	ldr	r1, [pc, #428]	@ (8007f28 <UART_RxISR_16BIT_FIFOEN+0x34c>)
 8007d7c:	400a      	ands	r2, r1
 8007d7e:	609a      	str	r2, [r3, #8]
 8007d80:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007d82:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007d84:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007d86:	f383 8810 	msr	PRIMASK, r3
}
 8007d8a:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	228c      	movs	r2, #140	@ 0x8c
 8007d90:	2120      	movs	r1, #32
 8007d92:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	2200      	movs	r2, #0
 8007d98:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	2200      	movs	r2, #0
 8007d9e:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	4a61      	ldr	r2, [pc, #388]	@ (8007f2c <UART_RxISR_16BIT_FIFOEN+0x350>)
 8007da6:	4293      	cmp	r3, r2
 8007da8:	d024      	beq.n	8007df4 <UART_RxISR_16BIT_FIFOEN+0x218>
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	4a60      	ldr	r2, [pc, #384]	@ (8007f30 <UART_RxISR_16BIT_FIFOEN+0x354>)
 8007db0:	4293      	cmp	r3, r2
 8007db2:	d01f      	beq.n	8007df4 <UART_RxISR_16BIT_FIFOEN+0x218>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	685a      	ldr	r2, [r3, #4]
 8007dba:	2380      	movs	r3, #128	@ 0x80
 8007dbc:	041b      	lsls	r3, r3, #16
 8007dbe:	4013      	ands	r3, r2
 8007dc0:	d018      	beq.n	8007df4 <UART_RxISR_16BIT_FIFOEN+0x218>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007dc2:	f3ef 8310 	mrs	r3, PRIMASK
 8007dc6:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8007dc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007dca:	667b      	str	r3, [r7, #100]	@ 0x64
 8007dcc:	2301      	movs	r3, #1
 8007dce:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007dd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007dd2:	f383 8810 	msr	PRIMASK, r3
}
 8007dd6:	46c0      	nop			@ (mov r8, r8)
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	681a      	ldr	r2, [r3, #0]
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	4954      	ldr	r1, [pc, #336]	@ (8007f34 <UART_RxISR_16BIT_FIFOEN+0x358>)
 8007de4:	400a      	ands	r2, r1
 8007de6:	601a      	str	r2, [r3, #0]
 8007de8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007dea:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007dec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007dee:	f383 8810 	msr	PRIMASK, r3
}
 8007df2:	46c0      	nop			@ (mov r8, r8)
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007df8:	2b01      	cmp	r3, #1
 8007dfa:	d12f      	bne.n	8007e5c <UART_RxISR_16BIT_FIFOEN+0x280>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	2200      	movs	r2, #0
 8007e00:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007e02:	f3ef 8310 	mrs	r3, PRIMASK
 8007e06:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8007e08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e0a:	663b      	str	r3, [r7, #96]	@ 0x60
 8007e0c:	2301      	movs	r3, #1
 8007e0e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007e10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e12:	f383 8810 	msr	PRIMASK, r3
}
 8007e16:	46c0      	nop			@ (mov r8, r8)
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	681a      	ldr	r2, [r3, #0]
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	2110      	movs	r1, #16
 8007e24:	438a      	bics	r2, r1
 8007e26:	601a      	str	r2, [r3, #0]
 8007e28:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007e2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007e2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e2e:	f383 8810 	msr	PRIMASK, r3
}
 8007e32:	46c0      	nop			@ (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	69db      	ldr	r3, [r3, #28]
 8007e3a:	2210      	movs	r2, #16
 8007e3c:	4013      	ands	r3, r2
 8007e3e:	2b10      	cmp	r3, #16
 8007e40:	d103      	bne.n	8007e4a <UART_RxISR_16BIT_FIFOEN+0x26e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	2210      	movs	r2, #16
 8007e48:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	225c      	movs	r2, #92	@ 0x5c
 8007e4e:	5a9a      	ldrh	r2, [r3, r2]
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	0011      	movs	r1, r2
 8007e54:	0018      	movs	r0, r3
 8007e56:	f7fe fc49 	bl	80066ec <HAL_UARTEx_RxEventCallback>
 8007e5a:	e003      	b.n	8007e64 <UART_RxISR_16BIT_FIFOEN+0x288>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	0018      	movs	r0, r3
 8007e60:	f7fa fa2c 	bl	80022bc <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007e64:	2376      	movs	r3, #118	@ 0x76
 8007e66:	18fb      	adds	r3, r7, r3
 8007e68:	881b      	ldrh	r3, [r3, #0]
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d006      	beq.n	8007e7c <UART_RxISR_16BIT_FIFOEN+0x2a0>
 8007e6e:	2384      	movs	r3, #132	@ 0x84
 8007e70:	18fb      	adds	r3, r7, r3
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	2220      	movs	r2, #32
 8007e76:	4013      	ands	r3, r2
 8007e78:	d000      	beq.n	8007e7c <UART_RxISR_16BIT_FIFOEN+0x2a0>
 8007e7a:	e6d4      	b.n	8007c26 <UART_RxISR_16BIT_FIFOEN+0x4a>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007e7c:	205e      	movs	r0, #94	@ 0x5e
 8007e7e:	183b      	adds	r3, r7, r0
 8007e80:	687a      	ldr	r2, [r7, #4]
 8007e82:	215e      	movs	r1, #94	@ 0x5e
 8007e84:	5a52      	ldrh	r2, [r2, r1]
 8007e86:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007e88:	0001      	movs	r1, r0
 8007e8a:	187b      	adds	r3, r7, r1
 8007e8c:	881b      	ldrh	r3, [r3, #0]
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d044      	beq.n	8007f1c <UART_RxISR_16BIT_FIFOEN+0x340>
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	2268      	movs	r2, #104	@ 0x68
 8007e96:	5a9b      	ldrh	r3, [r3, r2]
 8007e98:	187a      	adds	r2, r7, r1
 8007e9a:	8812      	ldrh	r2, [r2, #0]
 8007e9c:	429a      	cmp	r2, r3
 8007e9e:	d23d      	bcs.n	8007f1c <UART_RxISR_16BIT_FIFOEN+0x340>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007ea0:	f3ef 8310 	mrs	r3, PRIMASK
 8007ea4:	60fb      	str	r3, [r7, #12]
  return(result);
 8007ea6:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007ea8:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007eaa:	2301      	movs	r3, #1
 8007eac:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007eae:	693b      	ldr	r3, [r7, #16]
 8007eb0:	f383 8810 	msr	PRIMASK, r3
}
 8007eb4:	46c0      	nop			@ (mov r8, r8)
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	689a      	ldr	r2, [r3, #8]
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	491d      	ldr	r1, [pc, #116]	@ (8007f38 <UART_RxISR_16BIT_FIFOEN+0x35c>)
 8007ec2:	400a      	ands	r2, r1
 8007ec4:	609a      	str	r2, [r3, #8]
 8007ec6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007ec8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007eca:	697b      	ldr	r3, [r7, #20]
 8007ecc:	f383 8810 	msr	PRIMASK, r3
}
 8007ed0:	46c0      	nop			@ (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	4a19      	ldr	r2, [pc, #100]	@ (8007f3c <UART_RxISR_16BIT_FIFOEN+0x360>)
 8007ed6:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007ed8:	f3ef 8310 	mrs	r3, PRIMASK
 8007edc:	61bb      	str	r3, [r7, #24]
  return(result);
 8007ede:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007ee0:	657b      	str	r3, [r7, #84]	@ 0x54
 8007ee2:	2301      	movs	r3, #1
 8007ee4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007ee6:	69fb      	ldr	r3, [r7, #28]
 8007ee8:	f383 8810 	msr	PRIMASK, r3
}
 8007eec:	46c0      	nop			@ (mov r8, r8)
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	681a      	ldr	r2, [r3, #0]
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	2120      	movs	r1, #32
 8007efa:	430a      	orrs	r2, r1
 8007efc:	601a      	str	r2, [r3, #0]
 8007efe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007f00:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f02:	6a3b      	ldr	r3, [r7, #32]
 8007f04:	f383 8810 	msr	PRIMASK, r3
}
 8007f08:	46c0      	nop			@ (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007f0a:	e007      	b.n	8007f1c <UART_RxISR_16BIT_FIFOEN+0x340>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	699a      	ldr	r2, [r3, #24]
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	2108      	movs	r1, #8
 8007f18:	430a      	orrs	r2, r1
 8007f1a:	619a      	str	r2, [r3, #24]
}
 8007f1c:	46c0      	nop			@ (mov r8, r8)
 8007f1e:	46bd      	mov	sp, r7
 8007f20:	b022      	add	sp, #136	@ 0x88
 8007f22:	bd80      	pop	{r7, pc}
 8007f24:	fffffeff 	.word	0xfffffeff
 8007f28:	effffffe 	.word	0xeffffffe
 8007f2c:	40008000 	.word	0x40008000
 8007f30:	40008400 	.word	0x40008400
 8007f34:	fbffffff 	.word	0xfbffffff
 8007f38:	efffffff 	.word	0xefffffff
 8007f3c:	080076bd 	.word	0x080076bd

08007f40 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007f40:	b580      	push	{r7, lr}
 8007f42:	b082      	sub	sp, #8
 8007f44:	af00      	add	r7, sp, #0
 8007f46:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007f48:	46c0      	nop			@ (mov r8, r8)
 8007f4a:	46bd      	mov	sp, r7
 8007f4c:	b002      	add	sp, #8
 8007f4e:	bd80      	pop	{r7, pc}

08007f50 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8007f50:	b580      	push	{r7, lr}
 8007f52:	b082      	sub	sp, #8
 8007f54:	af00      	add	r7, sp, #0
 8007f56:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8007f58:	46c0      	nop			@ (mov r8, r8)
 8007f5a:	46bd      	mov	sp, r7
 8007f5c:	b002      	add	sp, #8
 8007f5e:	bd80      	pop	{r7, pc}

08007f60 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8007f60:	b580      	push	{r7, lr}
 8007f62:	b082      	sub	sp, #8
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8007f68:	46c0      	nop			@ (mov r8, r8)
 8007f6a:	46bd      	mov	sp, r7
 8007f6c:	b002      	add	sp, #8
 8007f6e:	bd80      	pop	{r7, pc}

08007f70 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007f70:	b580      	push	{r7, lr}
 8007f72:	b084      	sub	sp, #16
 8007f74:	af00      	add	r7, sp, #0
 8007f76:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	2284      	movs	r2, #132	@ 0x84
 8007f7c:	5c9b      	ldrb	r3, [r3, r2]
 8007f7e:	2b01      	cmp	r3, #1
 8007f80:	d101      	bne.n	8007f86 <HAL_UARTEx_DisableFifoMode+0x16>
 8007f82:	2302      	movs	r3, #2
 8007f84:	e027      	b.n	8007fd6 <HAL_UARTEx_DisableFifoMode+0x66>
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	2284      	movs	r2, #132	@ 0x84
 8007f8a:	2101      	movs	r1, #1
 8007f8c:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	2288      	movs	r2, #136	@ 0x88
 8007f92:	2124      	movs	r1, #36	@ 0x24
 8007f94:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	681a      	ldr	r2, [r3, #0]
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	2101      	movs	r1, #1
 8007faa:	438a      	bics	r2, r1
 8007fac:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	4a0b      	ldr	r2, [pc, #44]	@ (8007fe0 <HAL_UARTEx_DisableFifoMode+0x70>)
 8007fb2:	4013      	ands	r3, r2
 8007fb4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	2200      	movs	r2, #0
 8007fba:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	68fa      	ldr	r2, [r7, #12]
 8007fc2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	2288      	movs	r2, #136	@ 0x88
 8007fc8:	2120      	movs	r1, #32
 8007fca:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	2284      	movs	r2, #132	@ 0x84
 8007fd0:	2100      	movs	r1, #0
 8007fd2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007fd4:	2300      	movs	r3, #0
}
 8007fd6:	0018      	movs	r0, r3
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	b004      	add	sp, #16
 8007fdc:	bd80      	pop	{r7, pc}
 8007fde:	46c0      	nop			@ (mov r8, r8)
 8007fe0:	dfffffff 	.word	0xdfffffff

08007fe4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007fe4:	b580      	push	{r7, lr}
 8007fe6:	b084      	sub	sp, #16
 8007fe8:	af00      	add	r7, sp, #0
 8007fea:	6078      	str	r0, [r7, #4]
 8007fec:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	2284      	movs	r2, #132	@ 0x84
 8007ff2:	5c9b      	ldrb	r3, [r3, r2]
 8007ff4:	2b01      	cmp	r3, #1
 8007ff6:	d101      	bne.n	8007ffc <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007ff8:	2302      	movs	r3, #2
 8007ffa:	e02e      	b.n	800805a <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	2284      	movs	r2, #132	@ 0x84
 8008000:	2101      	movs	r1, #1
 8008002:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	2288      	movs	r2, #136	@ 0x88
 8008008:	2124      	movs	r1, #36	@ 0x24
 800800a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	681a      	ldr	r2, [r3, #0]
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	2101      	movs	r1, #1
 8008020:	438a      	bics	r2, r1
 8008022:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	689b      	ldr	r3, [r3, #8]
 800802a:	00db      	lsls	r3, r3, #3
 800802c:	08d9      	lsrs	r1, r3, #3
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	683a      	ldr	r2, [r7, #0]
 8008034:	430a      	orrs	r2, r1
 8008036:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	0018      	movs	r0, r3
 800803c:	f000 f854 	bl	80080e8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	68fa      	ldr	r2, [r7, #12]
 8008046:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	2288      	movs	r2, #136	@ 0x88
 800804c:	2120      	movs	r1, #32
 800804e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	2284      	movs	r2, #132	@ 0x84
 8008054:	2100      	movs	r1, #0
 8008056:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008058:	2300      	movs	r3, #0
}
 800805a:	0018      	movs	r0, r3
 800805c:	46bd      	mov	sp, r7
 800805e:	b004      	add	sp, #16
 8008060:	bd80      	pop	{r7, pc}
	...

08008064 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008064:	b580      	push	{r7, lr}
 8008066:	b084      	sub	sp, #16
 8008068:	af00      	add	r7, sp, #0
 800806a:	6078      	str	r0, [r7, #4]
 800806c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	2284      	movs	r2, #132	@ 0x84
 8008072:	5c9b      	ldrb	r3, [r3, r2]
 8008074:	2b01      	cmp	r3, #1
 8008076:	d101      	bne.n	800807c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008078:	2302      	movs	r3, #2
 800807a:	e02f      	b.n	80080dc <HAL_UARTEx_SetRxFifoThreshold+0x78>
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	2284      	movs	r2, #132	@ 0x84
 8008080:	2101      	movs	r1, #1
 8008082:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	2288      	movs	r2, #136	@ 0x88
 8008088:	2124      	movs	r1, #36	@ 0x24
 800808a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	681a      	ldr	r2, [r3, #0]
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	2101      	movs	r1, #1
 80080a0:	438a      	bics	r2, r1
 80080a2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	689b      	ldr	r3, [r3, #8]
 80080aa:	4a0e      	ldr	r2, [pc, #56]	@ (80080e4 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80080ac:	4013      	ands	r3, r2
 80080ae:	0019      	movs	r1, r3
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	683a      	ldr	r2, [r7, #0]
 80080b6:	430a      	orrs	r2, r1
 80080b8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	0018      	movs	r0, r3
 80080be:	f000 f813 	bl	80080e8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	68fa      	ldr	r2, [r7, #12]
 80080c8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	2288      	movs	r2, #136	@ 0x88
 80080ce:	2120      	movs	r1, #32
 80080d0:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	2284      	movs	r2, #132	@ 0x84
 80080d6:	2100      	movs	r1, #0
 80080d8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80080da:	2300      	movs	r3, #0
}
 80080dc:	0018      	movs	r0, r3
 80080de:	46bd      	mov	sp, r7
 80080e0:	b004      	add	sp, #16
 80080e2:	bd80      	pop	{r7, pc}
 80080e4:	f1ffffff 	.word	0xf1ffffff

080080e8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80080e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80080ea:	b085      	sub	sp, #20
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d108      	bne.n	800810a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	226a      	movs	r2, #106	@ 0x6a
 80080fc:	2101      	movs	r1, #1
 80080fe:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	2268      	movs	r2, #104	@ 0x68
 8008104:	2101      	movs	r1, #1
 8008106:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008108:	e043      	b.n	8008192 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800810a:	260f      	movs	r6, #15
 800810c:	19bb      	adds	r3, r7, r6
 800810e:	2208      	movs	r2, #8
 8008110:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008112:	200e      	movs	r0, #14
 8008114:	183b      	adds	r3, r7, r0
 8008116:	2208      	movs	r2, #8
 8008118:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	689b      	ldr	r3, [r3, #8]
 8008120:	0e5b      	lsrs	r3, r3, #25
 8008122:	b2da      	uxtb	r2, r3
 8008124:	240d      	movs	r4, #13
 8008126:	193b      	adds	r3, r7, r4
 8008128:	2107      	movs	r1, #7
 800812a:	400a      	ands	r2, r1
 800812c:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	689b      	ldr	r3, [r3, #8]
 8008134:	0f5b      	lsrs	r3, r3, #29
 8008136:	b2da      	uxtb	r2, r3
 8008138:	250c      	movs	r5, #12
 800813a:	197b      	adds	r3, r7, r5
 800813c:	2107      	movs	r1, #7
 800813e:	400a      	ands	r2, r1
 8008140:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008142:	183b      	adds	r3, r7, r0
 8008144:	781b      	ldrb	r3, [r3, #0]
 8008146:	197a      	adds	r2, r7, r5
 8008148:	7812      	ldrb	r2, [r2, #0]
 800814a:	4914      	ldr	r1, [pc, #80]	@ (800819c <UARTEx_SetNbDataToProcess+0xb4>)
 800814c:	5c8a      	ldrb	r2, [r1, r2]
 800814e:	435a      	muls	r2, r3
 8008150:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8008152:	197b      	adds	r3, r7, r5
 8008154:	781b      	ldrb	r3, [r3, #0]
 8008156:	4a12      	ldr	r2, [pc, #72]	@ (80081a0 <UARTEx_SetNbDataToProcess+0xb8>)
 8008158:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800815a:	0019      	movs	r1, r3
 800815c:	f7f8 f864 	bl	8000228 <__divsi3>
 8008160:	0003      	movs	r3, r0
 8008162:	b299      	uxth	r1, r3
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	226a      	movs	r2, #106	@ 0x6a
 8008168:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800816a:	19bb      	adds	r3, r7, r6
 800816c:	781b      	ldrb	r3, [r3, #0]
 800816e:	193a      	adds	r2, r7, r4
 8008170:	7812      	ldrb	r2, [r2, #0]
 8008172:	490a      	ldr	r1, [pc, #40]	@ (800819c <UARTEx_SetNbDataToProcess+0xb4>)
 8008174:	5c8a      	ldrb	r2, [r1, r2]
 8008176:	435a      	muls	r2, r3
 8008178:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800817a:	193b      	adds	r3, r7, r4
 800817c:	781b      	ldrb	r3, [r3, #0]
 800817e:	4a08      	ldr	r2, [pc, #32]	@ (80081a0 <UARTEx_SetNbDataToProcess+0xb8>)
 8008180:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008182:	0019      	movs	r1, r3
 8008184:	f7f8 f850 	bl	8000228 <__divsi3>
 8008188:	0003      	movs	r3, r0
 800818a:	b299      	uxth	r1, r3
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	2268      	movs	r2, #104	@ 0x68
 8008190:	5299      	strh	r1, [r3, r2]
}
 8008192:	46c0      	nop			@ (mov r8, r8)
 8008194:	46bd      	mov	sp, r7
 8008196:	b005      	add	sp, #20
 8008198:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800819a:	46c0      	nop			@ (mov r8, r8)
 800819c:	080089ec 	.word	0x080089ec
 80081a0:	080089f4 	.word	0x080089f4

080081a4 <atoi>:
 80081a4:	b510      	push	{r4, lr}
 80081a6:	220a      	movs	r2, #10
 80081a8:	2100      	movs	r1, #0
 80081aa:	f000 f88b 	bl	80082c4 <strtol>
 80081ae:	bd10      	pop	{r4, pc}

080081b0 <_strtol_l.constprop.0>:
 80081b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80081b2:	b085      	sub	sp, #20
 80081b4:	0017      	movs	r7, r2
 80081b6:	001e      	movs	r6, r3
 80081b8:	9003      	str	r0, [sp, #12]
 80081ba:	9101      	str	r1, [sp, #4]
 80081bc:	2b24      	cmp	r3, #36	@ 0x24
 80081be:	d844      	bhi.n	800824a <_strtol_l.constprop.0+0x9a>
 80081c0:	000c      	movs	r4, r1
 80081c2:	2b01      	cmp	r3, #1
 80081c4:	d041      	beq.n	800824a <_strtol_l.constprop.0+0x9a>
 80081c6:	4b3d      	ldr	r3, [pc, #244]	@ (80082bc <_strtol_l.constprop.0+0x10c>)
 80081c8:	2208      	movs	r2, #8
 80081ca:	469c      	mov	ip, r3
 80081cc:	0023      	movs	r3, r4
 80081ce:	4661      	mov	r1, ip
 80081d0:	781d      	ldrb	r5, [r3, #0]
 80081d2:	3401      	adds	r4, #1
 80081d4:	5d48      	ldrb	r0, [r1, r5]
 80081d6:	0001      	movs	r1, r0
 80081d8:	4011      	ands	r1, r2
 80081da:	4210      	tst	r0, r2
 80081dc:	d1f6      	bne.n	80081cc <_strtol_l.constprop.0+0x1c>
 80081de:	2d2d      	cmp	r5, #45	@ 0x2d
 80081e0:	d13a      	bne.n	8008258 <_strtol_l.constprop.0+0xa8>
 80081e2:	7825      	ldrb	r5, [r4, #0]
 80081e4:	1c9c      	adds	r4, r3, #2
 80081e6:	2301      	movs	r3, #1
 80081e8:	9300      	str	r3, [sp, #0]
 80081ea:	2210      	movs	r2, #16
 80081ec:	0033      	movs	r3, r6
 80081ee:	4393      	bics	r3, r2
 80081f0:	d109      	bne.n	8008206 <_strtol_l.constprop.0+0x56>
 80081f2:	2d30      	cmp	r5, #48	@ 0x30
 80081f4:	d136      	bne.n	8008264 <_strtol_l.constprop.0+0xb4>
 80081f6:	2120      	movs	r1, #32
 80081f8:	7823      	ldrb	r3, [r4, #0]
 80081fa:	438b      	bics	r3, r1
 80081fc:	2b58      	cmp	r3, #88	@ 0x58
 80081fe:	d131      	bne.n	8008264 <_strtol_l.constprop.0+0xb4>
 8008200:	0016      	movs	r6, r2
 8008202:	7865      	ldrb	r5, [r4, #1]
 8008204:	3402      	adds	r4, #2
 8008206:	4a2e      	ldr	r2, [pc, #184]	@ (80082c0 <_strtol_l.constprop.0+0x110>)
 8008208:	9b00      	ldr	r3, [sp, #0]
 800820a:	4694      	mov	ip, r2
 800820c:	4463      	add	r3, ip
 800820e:	0031      	movs	r1, r6
 8008210:	0018      	movs	r0, r3
 8008212:	9302      	str	r3, [sp, #8]
 8008214:	f7f8 f804 	bl	8000220 <__aeabi_uidivmod>
 8008218:	2200      	movs	r2, #0
 800821a:	4684      	mov	ip, r0
 800821c:	0010      	movs	r0, r2
 800821e:	002b      	movs	r3, r5
 8008220:	3b30      	subs	r3, #48	@ 0x30
 8008222:	2b09      	cmp	r3, #9
 8008224:	d825      	bhi.n	8008272 <_strtol_l.constprop.0+0xc2>
 8008226:	001d      	movs	r5, r3
 8008228:	42ae      	cmp	r6, r5
 800822a:	dd31      	ble.n	8008290 <_strtol_l.constprop.0+0xe0>
 800822c:	1c53      	adds	r3, r2, #1
 800822e:	d009      	beq.n	8008244 <_strtol_l.constprop.0+0x94>
 8008230:	2201      	movs	r2, #1
 8008232:	4252      	negs	r2, r2
 8008234:	4584      	cmp	ip, r0
 8008236:	d305      	bcc.n	8008244 <_strtol_l.constprop.0+0x94>
 8008238:	d101      	bne.n	800823e <_strtol_l.constprop.0+0x8e>
 800823a:	42a9      	cmp	r1, r5
 800823c:	db25      	blt.n	800828a <_strtol_l.constprop.0+0xda>
 800823e:	2201      	movs	r2, #1
 8008240:	4370      	muls	r0, r6
 8008242:	1828      	adds	r0, r5, r0
 8008244:	7825      	ldrb	r5, [r4, #0]
 8008246:	3401      	adds	r4, #1
 8008248:	e7e9      	b.n	800821e <_strtol_l.constprop.0+0x6e>
 800824a:	f000 f89b 	bl	8008384 <__errno>
 800824e:	2316      	movs	r3, #22
 8008250:	6003      	str	r3, [r0, #0]
 8008252:	2000      	movs	r0, #0
 8008254:	b005      	add	sp, #20
 8008256:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008258:	9100      	str	r1, [sp, #0]
 800825a:	2d2b      	cmp	r5, #43	@ 0x2b
 800825c:	d1c5      	bne.n	80081ea <_strtol_l.constprop.0+0x3a>
 800825e:	7825      	ldrb	r5, [r4, #0]
 8008260:	1c9c      	adds	r4, r3, #2
 8008262:	e7c2      	b.n	80081ea <_strtol_l.constprop.0+0x3a>
 8008264:	2e00      	cmp	r6, #0
 8008266:	d1ce      	bne.n	8008206 <_strtol_l.constprop.0+0x56>
 8008268:	3608      	adds	r6, #8
 800826a:	2d30      	cmp	r5, #48	@ 0x30
 800826c:	d0cb      	beq.n	8008206 <_strtol_l.constprop.0+0x56>
 800826e:	3602      	adds	r6, #2
 8008270:	e7c9      	b.n	8008206 <_strtol_l.constprop.0+0x56>
 8008272:	002b      	movs	r3, r5
 8008274:	3b41      	subs	r3, #65	@ 0x41
 8008276:	2b19      	cmp	r3, #25
 8008278:	d801      	bhi.n	800827e <_strtol_l.constprop.0+0xce>
 800827a:	3d37      	subs	r5, #55	@ 0x37
 800827c:	e7d4      	b.n	8008228 <_strtol_l.constprop.0+0x78>
 800827e:	002b      	movs	r3, r5
 8008280:	3b61      	subs	r3, #97	@ 0x61
 8008282:	2b19      	cmp	r3, #25
 8008284:	d804      	bhi.n	8008290 <_strtol_l.constprop.0+0xe0>
 8008286:	3d57      	subs	r5, #87	@ 0x57
 8008288:	e7ce      	b.n	8008228 <_strtol_l.constprop.0+0x78>
 800828a:	2201      	movs	r2, #1
 800828c:	4252      	negs	r2, r2
 800828e:	e7d9      	b.n	8008244 <_strtol_l.constprop.0+0x94>
 8008290:	1c53      	adds	r3, r2, #1
 8008292:	d108      	bne.n	80082a6 <_strtol_l.constprop.0+0xf6>
 8008294:	2322      	movs	r3, #34	@ 0x22
 8008296:	9a03      	ldr	r2, [sp, #12]
 8008298:	9802      	ldr	r0, [sp, #8]
 800829a:	6013      	str	r3, [r2, #0]
 800829c:	2f00      	cmp	r7, #0
 800829e:	d0d9      	beq.n	8008254 <_strtol_l.constprop.0+0xa4>
 80082a0:	1e63      	subs	r3, r4, #1
 80082a2:	9301      	str	r3, [sp, #4]
 80082a4:	e007      	b.n	80082b6 <_strtol_l.constprop.0+0x106>
 80082a6:	9b00      	ldr	r3, [sp, #0]
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d000      	beq.n	80082ae <_strtol_l.constprop.0+0xfe>
 80082ac:	4240      	negs	r0, r0
 80082ae:	2f00      	cmp	r7, #0
 80082b0:	d0d0      	beq.n	8008254 <_strtol_l.constprop.0+0xa4>
 80082b2:	2a00      	cmp	r2, #0
 80082b4:	d1f4      	bne.n	80082a0 <_strtol_l.constprop.0+0xf0>
 80082b6:	9b01      	ldr	r3, [sp, #4]
 80082b8:	603b      	str	r3, [r7, #0]
 80082ba:	e7cb      	b.n	8008254 <_strtol_l.constprop.0+0xa4>
 80082bc:	08008a22 	.word	0x08008a22
 80082c0:	7fffffff 	.word	0x7fffffff

080082c4 <strtol>:
 80082c4:	b510      	push	{r4, lr}
 80082c6:	4c04      	ldr	r4, [pc, #16]	@ (80082d8 <strtol+0x14>)
 80082c8:	0013      	movs	r3, r2
 80082ca:	000a      	movs	r2, r1
 80082cc:	0001      	movs	r1, r0
 80082ce:	6820      	ldr	r0, [r4, #0]
 80082d0:	f7ff ff6e 	bl	80081b0 <_strtol_l.constprop.0>
 80082d4:	bd10      	pop	{r4, pc}
 80082d6:	46c0      	nop			@ (mov r8, r8)
 80082d8:	20000014 	.word	0x20000014

080082dc <__utoa>:
 80082dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80082de:	000c      	movs	r4, r1
 80082e0:	0016      	movs	r6, r2
 80082e2:	b08d      	sub	sp, #52	@ 0x34
 80082e4:	2225      	movs	r2, #37	@ 0x25
 80082e6:	0007      	movs	r7, r0
 80082e8:	4915      	ldr	r1, [pc, #84]	@ (8008340 <__utoa+0x64>)
 80082ea:	a802      	add	r0, sp, #8
 80082ec:	f000 f874 	bl	80083d8 <memcpy>
 80082f0:	1e62      	subs	r2, r4, #1
 80082f2:	1eb3      	subs	r3, r6, #2
 80082f4:	2500      	movs	r5, #0
 80082f6:	9201      	str	r2, [sp, #4]
 80082f8:	2b22      	cmp	r3, #34	@ 0x22
 80082fa:	d904      	bls.n	8008306 <__utoa+0x2a>
 80082fc:	7025      	strb	r5, [r4, #0]
 80082fe:	002c      	movs	r4, r5
 8008300:	0020      	movs	r0, r4
 8008302:	b00d      	add	sp, #52	@ 0x34
 8008304:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008306:	0038      	movs	r0, r7
 8008308:	0031      	movs	r1, r6
 800830a:	f7f7 ff89 	bl	8000220 <__aeabi_uidivmod>
 800830e:	000b      	movs	r3, r1
 8008310:	aa02      	add	r2, sp, #8
 8008312:	5cd3      	ldrb	r3, [r2, r3]
 8008314:	9a01      	ldr	r2, [sp, #4]
 8008316:	0029      	movs	r1, r5
 8008318:	3501      	adds	r5, #1
 800831a:	5553      	strb	r3, [r2, r5]
 800831c:	003b      	movs	r3, r7
 800831e:	0007      	movs	r7, r0
 8008320:	429e      	cmp	r6, r3
 8008322:	d9f0      	bls.n	8008306 <__utoa+0x2a>
 8008324:	2300      	movs	r3, #0
 8008326:	0022      	movs	r2, r4
 8008328:	5563      	strb	r3, [r4, r5]
 800832a:	000b      	movs	r3, r1
 800832c:	1ac8      	subs	r0, r1, r3
 800832e:	4283      	cmp	r3, r0
 8008330:	dde6      	ble.n	8008300 <__utoa+0x24>
 8008332:	7810      	ldrb	r0, [r2, #0]
 8008334:	5ce5      	ldrb	r5, [r4, r3]
 8008336:	7015      	strb	r5, [r2, #0]
 8008338:	54e0      	strb	r0, [r4, r3]
 800833a:	3201      	adds	r2, #1
 800833c:	3b01      	subs	r3, #1
 800833e:	e7f5      	b.n	800832c <__utoa+0x50>
 8008340:	080089fc 	.word	0x080089fc

08008344 <utoa>:
 8008344:	b510      	push	{r4, lr}
 8008346:	f7ff ffc9 	bl	80082dc <__utoa>
 800834a:	bd10      	pop	{r4, pc}

0800834c <memset>:
 800834c:	0003      	movs	r3, r0
 800834e:	1882      	adds	r2, r0, r2
 8008350:	4293      	cmp	r3, r2
 8008352:	d100      	bne.n	8008356 <memset+0xa>
 8008354:	4770      	bx	lr
 8008356:	7019      	strb	r1, [r3, #0]
 8008358:	3301      	adds	r3, #1
 800835a:	e7f9      	b.n	8008350 <memset+0x4>

0800835c <strncpy>:
 800835c:	0003      	movs	r3, r0
 800835e:	b530      	push	{r4, r5, lr}
 8008360:	001d      	movs	r5, r3
 8008362:	2a00      	cmp	r2, #0
 8008364:	d006      	beq.n	8008374 <strncpy+0x18>
 8008366:	780c      	ldrb	r4, [r1, #0]
 8008368:	3a01      	subs	r2, #1
 800836a:	3301      	adds	r3, #1
 800836c:	702c      	strb	r4, [r5, #0]
 800836e:	3101      	adds	r1, #1
 8008370:	2c00      	cmp	r4, #0
 8008372:	d1f5      	bne.n	8008360 <strncpy+0x4>
 8008374:	2100      	movs	r1, #0
 8008376:	189a      	adds	r2, r3, r2
 8008378:	4293      	cmp	r3, r2
 800837a:	d100      	bne.n	800837e <strncpy+0x22>
 800837c:	bd30      	pop	{r4, r5, pc}
 800837e:	7019      	strb	r1, [r3, #0]
 8008380:	3301      	adds	r3, #1
 8008382:	e7f9      	b.n	8008378 <strncpy+0x1c>

08008384 <__errno>:
 8008384:	4b01      	ldr	r3, [pc, #4]	@ (800838c <__errno+0x8>)
 8008386:	6818      	ldr	r0, [r3, #0]
 8008388:	4770      	bx	lr
 800838a:	46c0      	nop			@ (mov r8, r8)
 800838c:	20000014 	.word	0x20000014

08008390 <__libc_init_array>:
 8008390:	b570      	push	{r4, r5, r6, lr}
 8008392:	2600      	movs	r6, #0
 8008394:	4c0c      	ldr	r4, [pc, #48]	@ (80083c8 <__libc_init_array+0x38>)
 8008396:	4d0d      	ldr	r5, [pc, #52]	@ (80083cc <__libc_init_array+0x3c>)
 8008398:	1b64      	subs	r4, r4, r5
 800839a:	10a4      	asrs	r4, r4, #2
 800839c:	42a6      	cmp	r6, r4
 800839e:	d109      	bne.n	80083b4 <__libc_init_array+0x24>
 80083a0:	2600      	movs	r6, #0
 80083a2:	f000 f823 	bl	80083ec <_init>
 80083a6:	4c0a      	ldr	r4, [pc, #40]	@ (80083d0 <__libc_init_array+0x40>)
 80083a8:	4d0a      	ldr	r5, [pc, #40]	@ (80083d4 <__libc_init_array+0x44>)
 80083aa:	1b64      	subs	r4, r4, r5
 80083ac:	10a4      	asrs	r4, r4, #2
 80083ae:	42a6      	cmp	r6, r4
 80083b0:	d105      	bne.n	80083be <__libc_init_array+0x2e>
 80083b2:	bd70      	pop	{r4, r5, r6, pc}
 80083b4:	00b3      	lsls	r3, r6, #2
 80083b6:	58eb      	ldr	r3, [r5, r3]
 80083b8:	4798      	blx	r3
 80083ba:	3601      	adds	r6, #1
 80083bc:	e7ee      	b.n	800839c <__libc_init_array+0xc>
 80083be:	00b3      	lsls	r3, r6, #2
 80083c0:	58eb      	ldr	r3, [r5, r3]
 80083c2:	4798      	blx	r3
 80083c4:	3601      	adds	r6, #1
 80083c6:	e7f2      	b.n	80083ae <__libc_init_array+0x1e>
 80083c8:	08008b2c 	.word	0x08008b2c
 80083cc:	08008b2c 	.word	0x08008b2c
 80083d0:	08008b30 	.word	0x08008b30
 80083d4:	08008b2c 	.word	0x08008b2c

080083d8 <memcpy>:
 80083d8:	2300      	movs	r3, #0
 80083da:	b510      	push	{r4, lr}
 80083dc:	429a      	cmp	r2, r3
 80083de:	d100      	bne.n	80083e2 <memcpy+0xa>
 80083e0:	bd10      	pop	{r4, pc}
 80083e2:	5ccc      	ldrb	r4, [r1, r3]
 80083e4:	54c4      	strb	r4, [r0, r3]
 80083e6:	3301      	adds	r3, #1
 80083e8:	e7f8      	b.n	80083dc <memcpy+0x4>
	...

080083ec <_init>:
 80083ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083ee:	46c0      	nop			@ (mov r8, r8)
 80083f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083f2:	bc08      	pop	{r3}
 80083f4:	469e      	mov	lr, r3
 80083f6:	4770      	bx	lr

080083f8 <_fini>:
 80083f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083fa:	46c0      	nop			@ (mov r8, r8)
 80083fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083fe:	bc08      	pop	{r3}
 8008400:	469e      	mov	lr, r3
 8008402:	4770      	bx	lr
