[p PRO_MODE GLOBOPT AUTOSTATIC RSC14 PICREGULAR PICMID SPACEOPT ]
[d version 1.1 ]
[d edition pro ]
[d chip FT60F01X ]
[d frameptr 6 ]
"62 d:\ide3.0.3_6c03\data\sources\common\float.c
[v ___ftpack __ftpack `(f  1 e 3 0 ]
"86 d:\ide3.0.3_6c03\data\sources\common\ftadd.c
[v ___ftadd __ftadd `(f  1 e 3 0 ]
"55 D:\FMD DEMO CODE(word+pdf)\C ÐÞ¸Ä1008\FT60F01x\test_60f01x_IR\test_60f01x_IR_Send\test_60f01x_IR_Send.C
[v _POWER_INITIAL POWER_INITIAL `(v  1 e 1 0 ]
"78
[v _TIMER0_INITIAL TIMER0_INITIAL `(v  1 e 1 0 ]
"95
[v _TIMER2_INITIAL TIMER2_INITIAL `(v  1 e 1 0 ]
"115
[v _SendCtrl SendCtrl `(v  1 e 1 0 ]
"237
[v _ISR ISR `II(v  1 e 1 0 ]
"262
[v _main main `(v  1 e 1 0 ]
"14 d:\ide3.0.3_6c03\data\include\FT60F01X.h
[v _TMR0 TMR0 `VEuc  1 e 1 @1 ]
"63
[v _PORTA PORTA `VEuc  1 e 1 @5 ]
"76
[v _PA4 PA4 `VEb  1 e 0 @44 ]
"111
[v _INTCON INTCON `VEuc  1 e 1 @11 ]
"115
[v _T0IF T0IF `VEb  1 e 0 @90 ]
"118
[v _T0IE T0IE `VEb  1 e 0 @93 ]
"119
[v _PEIE PEIE `VEb  1 e 0 @94 ]
"120
[v _GIE GIE `VEb  1 e 0 @95 ]
"139
[v _TMR2IF TMR2IF `VEb  1 e 0 @97 ]
"159
[v _TMR2 TMR2 `VEuc  1 e 1 @17 ]
"163
[v _T2CON T2CON `VEuc  1 e 1 @18 ]
"167
[v _TMR2ON TMR2ON `VEb  1 e 0 @146 ]
"217
[v _MSCKCON MSCKCON `VEuc  1 e 1 @27 ]
"257
[v _OPTION OPTION `VEuc  1 e 1 @129 ]
"286
[v _TRISA TRISA `VEuc  1 e 1 @133 ]
"310
[v _TMR2IE TMR2IE `VEb  1 e 0 @1121 ]
"340
[v _OSCCON OSCCON `VEuc  1 e 1 @143 ]
"368
[v _PR2 PR2 `VEuc  1 e 1 @146 ]
"372
[v _WPUA WPUA `VEuc  1 e 1 @149 ]
"39 D:\FMD DEMO CODE(word+pdf)\C ÐÞ¸Ä1008\FT60F01x\test_60f01x_IR\test_60f01x_IR_Send\test_60f01x_IR_Send.C
[v _IRSendStatus IRSendStatus `uc  1 e 1 0 ]
"40
[v _IRSendData IRSendData `uc  1 e 1 0 ]
"41
[v _TxBit TxBit `uc  1 e 1 0 ]
[v _TxTime TxTime `uc  1 e 1 0 ]
"42
[v _Sendbit Sendbit `uc  1 e 1 0 ]
"43
[v _level0 level0 `uc  1 e 1 0 ]
[v _level1 level1 `uc  1 e 1 0 ]
"44
[v _SendLastBit SendLastBit `b  1 e 0 0 ]
"45
[v _SaveLastBit SaveLastBit `uc  1 e 1 0 ]
"46
[v _SYSTime5S SYSTime5S `ui  1 e 2 0 ]
"48
[v _IRData IRData `[4]uc  1 e 4 0 ]
"262
[v _main main `(v  1 e 1 0 ]
{
"277
} 0
"95
[v _TIMER2_INITIAL TIMER2_INITIAL `(v  1 e 1 0 ]
{
"108
} 0
"78
[v _TIMER0_INITIAL TIMER0_INITIAL `(v  1 e 1 0 ]
{
"88
} 0
"55
[v _POWER_INITIAL POWER_INITIAL `(v  1 e 1 0 ]
{
"69
} 0
"237
[v _ISR ISR `II(v  1 e 1 0 ]
{
"255
} 0
"115
[v _SendCtrl SendCtrl `(v  1 e 1 0 ]
{
"230
} 0
