#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Jun 22 20:05:07 2023
# Process ID: 30604
# Current directory: C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.runs/design_1_vp_0_0_synth_1
# Command line: vivado.exe -log design_1_vp_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_vp_0_0.tcl
# Log file: C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.runs/design_1_vp_0_0_synth_1/design_1_vp_0_0.vds
# Journal file: C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.runs/design_1_vp_0_0_synth_1\vivado.jou
# Running On: DL17YN0Z2, OS: Windows, CPU Frequency: 2712 MHz, CPU Physical cores: 6, Host memory: 34122 MB
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/bjsmn1/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source design_1_vp_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1666.719 ; gain = 783.258
WARNING: [Board 49-151] The current board 'tul.com.tw::pynq-z2:1.0' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/sr_projekt_wizyjny-20230619T184819Z-001/sr_projekt_wizyjny/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/Digilent vivado-library fix_dvi2rgb_rgb2dvi ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:AXI_DPTI:1.1'. The one found in IP location 'c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/vivado-library/ip/AXI_DPTI_1.0' will take precedence over the same IP in location c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/Digilent vivado-library fix_dvi2rgb_rgb2dvi ip/AXI_DPTI_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:axi_dynclk:1.2'. The one found in IP location 'c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/vivado-library/ip/axi_dynclk' will take precedence over the same IP in location c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/Digilent vivado-library fix_dvi2rgb_rgb2dvi ip/axi_dynclk
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:user:axi_i2s_adi:1.2'. The one found in IP location 'c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/vivado-library/ip/axi_i2s_adi_1.2' will take precedence over the same IP in location c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/Digilent vivado-library fix_dvi2rgb_rgb2dvi ip/axi_i2s_adi_1.2
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:axi_ps2:1.0'. The one found in IP location 'c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/vivado-library/ip/axi_ps2_1.0' will take precedence over the same IP in location c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/Digilent vivado-library fix_dvi2rgb_rgb2dvi ip/axi_ps2_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:clock_forwarder:1.1'. The one found in IP location 'c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/vivado-library/ip/clock_forwarder' will take precedence over the same IP in location c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/Digilent vivado-library fix_dvi2rgb_rgb2dvi ip/clock_forwarder
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:hls_contrast_stretch:1.0'. The one found in IP location 'c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/vivado-library/ip/hls_contrast_stretch_1_0' will take precedence over the same IP in location c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/Digilent vivado-library fix_dvi2rgb_rgb2dvi ip/hls_contrast_stretch_1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:hls_gamma_correction:1.0'. The one found in IP location 'c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/vivado-library/ip/hls_gamma_correction_1_0' will take precedence over the same IP in location c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/Digilent vivado-library fix_dvi2rgb_rgb2dvi ip/hls_gamma_correction_1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:hls_saturation_enhance:1.0'. The one found in IP location 'c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/vivado-library/ip/hls_saturation_enhance_1_0' will take precedence over the same IP in location c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/Digilent vivado-library fix_dvi2rgb_rgb2dvi ip/hls_saturation_enhance_1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:MIPI_CSI_2_RX:1.2'. The one found in IP location 'c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/vivado-library/ip/MIPI_CSI_2_RX' will take precedence over the same IP in location c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/Digilent vivado-library fix_dvi2rgb_rgb2dvi ip/MIPI_CSI_2_RX
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:MIPI_D_PHY_RX:1.3'. The one found in IP location 'c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/vivado-library/ip/MIPI_D_PHY_RX' will take precedence over the same IP in location c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/Digilent vivado-library fix_dvi2rgb_rgb2dvi ip/MIPI_D_PHY_RX
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:MotorFeedback:1.0'. The one found in IP location 'c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/vivado-library/ip/MotorFeedback_1.0' will take precedence over the same IP in location c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/Digilent vivado-library fix_dvi2rgb_rgb2dvi ip/MotorFeedback_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PWM:1.0'. The one found in IP location 'c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/vivado-library/ip/PWM_1.0' will take precedence over the same IP in location c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/Digilent vivado-library fix_dvi2rgb_rgb2dvi ip/PWM_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PWM:2.0'. The one found in IP location 'c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/vivado-library/ip/PWM_2.0' will take precedence over the same IP in location c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/Digilent vivado-library fix_dvi2rgb_rgb2dvi ip/PWM_2.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:IP:PWM_Analyzer:1.0'. The one found in IP location 'c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/vivado-library/ip/PWM_Analyzer_1.0' will take precedence over the same IP in location c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/Digilent vivado-library fix_dvi2rgb_rgb2dvi ip/PWM_Analyzer_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:rgb2dpvid:1.0'. The one found in IP location 'c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/vivado-library/ip/rgb2dpvid_v1_0' will take precedence over the same IP in location c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/Digilent vivado-library fix_dvi2rgb_rgb2dvi ip/rgb2dpvid_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:rgb2vga:1.0'. The one found in IP location 'c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/vivado-library/ip/rgb2vga_v1_0' will take precedence over the same IP in location c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/Digilent vivado-library fix_dvi2rgb_rgb2dvi ip/rgb2vga_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:Sync:1.0'. The one found in IP location 'c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/vivado-library/ip/Sync_v1_0' will take precedence over the same IP in location c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/Digilent vivado-library fix_dvi2rgb_rgb2dvi ip/Sync_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:usb2device:1.0'. The one found in IP location 'c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/vivado-library/ip/usb2device_v1_0' will take precedence over the same IP in location c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/Digilent vivado-library fix_dvi2rgb_rgb2dvi ip/usb2device_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:video:video_scaler:1.0'. The one found in IP location 'c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/vivado-library/ip/video_scaler' will take precedence over the same IP in location c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/Digilent vivado-library fix_dvi2rgb_rgb2dvi ip/video_scaler
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:dvi2rgb:2.0'. The one found in IP location 'c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/Digilent vivado-library fix_dvi2rgb_rgb2dvi ip/dvi2rgb' will take precedence over the same IP in location c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/vivado-library/ip/dvi2rgb
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:rgb2dvi:1.4'. The one found in IP location 'c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/Digilent vivado-library fix_dvi2rgb_rgb2dvi ip/rgb2dvi' will take precedence over the same IP in location c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/vivado-library/ip/rgb2dvi
Command: synth_design -top design_1_vp_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29564
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'R', assumed default net type 'wire' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/rgb2ycbcr.v:98]
INFO: [Synth 8-11241] undeclared symbol 'G', assumed default net type 'wire' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/rgb2ycbcr.v:99]
INFO: [Synth 8-11241] undeclared symbol 'B', assumed default net type 'wire' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/rgb2ycbcr.v:100]
WARNING: [Synth 8-8895] 'R' is already implicitly declared on line 98 [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/rgb2ycbcr.v:102]
WARNING: [Synth 8-8895] 'G' is already implicitly declared on line 99 [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/rgb2ycbcr.v:103]
WARNING: [Synth 8-8895] 'B' is already implicitly declared on line 100 [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/rgb2ycbcr.v:104]
INFO: [Synth 8-11241] undeclared symbol 'zero_w', assumed default net type 'wire' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/rgb2ycbcr.v:220]
INFO: [Synth 8-11241] undeclared symbol 'const_w', assumed default net type 'wire' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/rgb2ycbcr.v:226]
WARNING: [Synth 8-8895] 'const_w' is already implicitly declared on line 226 [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/rgb2ycbcr.v:236]
WARNING: [Synth 8-8895] 'zero_w' is already implicitly declared on line 220 [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/rgb2ycbcr.v:237]
WARNING: [Synth 8-6901] identifier 'Y' is used before its declaration [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/rgb2ycbcr.v:36]
WARNING: [Synth 8-6901] identifier 'Cb' is used before its declaration [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/rgb2ycbcr.v:36]
WARNING: [Synth 8-6901] identifier 'Cr' is used before its declaration [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/rgb2ycbcr.v:36]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2490.645 ; gain = 389.480
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_vp_0_0' [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/bd/design_1/ip/design_1_vp_0_0/synth/design_1_vp_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'vp' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/vp.v:1]
INFO: [Synth 8-6157] synthesizing module 'rgb2ycbcr' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/rgb2ycbcr.v:23]
INFO: [Synth 8-6157] synthesizing module 'delay_line' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/delay_line.v:69]
INFO: [Synth 8-6157] synthesizing module 'new_register' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/delay_line.v:45]
INFO: [Synth 8-6155] done synthesizing module 'new_register' (0#1) [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/delay_line.v:45]
INFO: [Synth 8-6155] done synthesizing module 'delay_line' (0#1) [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/delay_line.v:69]
INFO: [Synth 8-6157] synthesizing module 'multiply' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.runs/design_1_vp_0_0_synth_1/.Xil/Vivado-30604-DL17YN0Z2/realtime/multiply_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'multiply' (0#1) [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.runs/design_1_vp_0_0_synth_1/.Xil/Vivado-30604-DL17YN0Z2/realtime/multiply_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.runs/design_1_vp_0_0_synth_1/.Xil/Vivado-30604-DL17YN0Z2/realtime/adder_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.runs/design_1_vp_0_0_synth_1/.Xil/Vivado-30604-DL17YN0Z2/realtime/adder_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'delay_line__parameterized0' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/delay_line.v:69]
INFO: [Synth 8-6157] synthesizing module 'new_register__parameterized0' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/delay_line.v:45]
INFO: [Synth 8-6155] done synthesizing module 'new_register__parameterized0' (0#1) [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/delay_line.v:45]
INFO: [Synth 8-6155] done synthesizing module 'delay_line__parameterized0' (0#1) [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/delay_line.v:69]
INFO: [Synth 8-6157] synthesizing module 'delay_line__parameterized1' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/delay_line.v:69]
INFO: [Synth 8-6155] done synthesizing module 'delay_line__parameterized1' (0#1) [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/delay_line.v:69]
INFO: [Synth 8-6155] done synthesizing module 'rgb2ycbcr' (0#1) [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/rgb2ycbcr.v:23]
INFO: [Synth 8-6157] synthesizing module 'centroid' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/centroid.v:23]
WARNING: [Synth 8-6090] variable 'pos_x' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/centroid.v:78]
WARNING: [Synth 8-6090] variable 'pos_y' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/centroid.v:79]
WARNING: [Synth 8-6090] variable 'pos_x' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/centroid.v:87]
WARNING: [Synth 8-6090] variable 'pos_y' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/centroid.v:88]
WARNING: [Synth 8-6090] variable 'm00' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/centroid.v:96]
WARNING: [Synth 8-6090] variable 'mx_prev' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/centroid.v:97]
WARNING: [Synth 8-6090] variable 'my_prev' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/centroid.v:98]
INFO: [Synth 8-6157] synthesizing module 'divider_32_20_0' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.runs/design_1_vp_0_0_synth_1/.Xil/Vivado-30604-DL17YN0Z2/realtime/divider_32_20_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'divider_32_20_0' (0#1) [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.runs/design_1_vp_0_0_synth_1/.Xil/Vivado-30604-DL17YN0Z2/realtime/divider_32_20_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'centroid' (0#1) [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/centroid.v:23]
INFO: [Synth 8-6157] synthesizing module 'vis_centroid' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/vis_centroid.v:23]
INFO: [Synth 8-6155] done synthesizing module 'vis_centroid' (0#1) [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/vis_centroid.v:23]
WARNING: [Synth 8-324] index 8 out of range [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/vp.v:96]
WARNING: [Synth 8-324] index 8 out of range [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/vp.v:99]
WARNING: [Synth 8-324] index 8 out of range [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/vp.v:100]
WARNING: [Synth 8-324] index 8 out of range [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/vp.v:101]
INFO: [Synth 8-6157] synthesizing module 'rgb2hsv' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:23]
INFO: [Synth 8-6157] synthesizing module 'delay_line__parameterized2' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/delay_line.v:69]
INFO: [Synth 8-6157] synthesizing module 'new_register__parameterized1' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/delay_line.v:45]
INFO: [Synth 8-6155] done synthesizing module 'new_register__parameterized1' (0#1) [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/delay_line.v:45]
INFO: [Synth 8-6155] done synthesizing module 'delay_line__parameterized2' (0#1) [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/delay_line.v:69]
INFO: [Synth 8-6157] synthesizing module 'delay_line__parameterized3' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/delay_line.v:69]
INFO: [Synth 8-6157] synthesizing module 'new_register__parameterized2' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/delay_line.v:45]
INFO: [Synth 8-6155] done synthesizing module 'new_register__parameterized2' (0#1) [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/delay_line.v:45]
INFO: [Synth 8-6155] done synthesizing module 'delay_line__parameterized3' (0#1) [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/delay_line.v:69]
INFO: [Synth 8-6157] synthesizing module 'delay_line__parameterized4' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/delay_line.v:69]
INFO: [Synth 8-6157] synthesizing module 'new_register__parameterized3' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/delay_line.v:45]
INFO: [Synth 8-6155] done synthesizing module 'new_register__parameterized3' (0#1) [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/delay_line.v:45]
INFO: [Synth 8-6155] done synthesizing module 'delay_line__parameterized4' (0#1) [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/delay_line.v:69]
INFO: [Synth 8-6157] synthesizing module 'delay_line__parameterized5' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/delay_line.v:69]
INFO: [Synth 8-6157] synthesizing module 'new_register__parameterized4' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/delay_line.v:45]
INFO: [Synth 8-6155] done synthesizing module 'new_register__parameterized4' (0#1) [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/delay_line.v:45]
INFO: [Synth 8-6155] done synthesizing module 'delay_line__parameterized5' (0#1) [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/delay_line.v:69]
INFO: [Synth 8-6157] synthesizing module 'delay_line__parameterized6' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/delay_line.v:69]
INFO: [Synth 8-6155] done synthesizing module 'delay_line__parameterized6' (0#1) [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/delay_line.v:69]
INFO: [Synth 8-6157] synthesizing module 'dzielnik_na_255' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.runs/design_1_vp_0_0_synth_1/.Xil/Vivado-30604-DL17YN0Z2/realtime/dzielnik_na_255_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'dzielnik_na_255' (0#1) [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.runs/design_1_vp_0_0_synth_1/.Xil/Vivado-30604-DL17YN0Z2/realtime/dzielnik_na_255_stub.v:5]
WARNING: [Synth 8-689] width (9) of port connection 'm_axis_dout_tdata' does not match port width (16) of module 'dzielnik_na_255' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:206]
WARNING: [Synth 8-7071] port 's_axis_divisor_tvalid' of module 'dzielnik_na_255' is unconnected for instance 'do01R' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:202]
WARNING: [Synth 8-7071] port 's_axis_dividend_tvalid' of module 'dzielnik_na_255' is unconnected for instance 'do01R' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:202]
WARNING: [Synth 8-7071] port 'm_axis_dout_tvalid' of module 'dzielnik_na_255' is unconnected for instance 'do01R' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:202]
WARNING: [Synth 8-7023] instance 'do01R' of module 'dzielnik_na_255' has 7 connections declared, but only 4 given [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:202]
WARNING: [Synth 8-689] width (9) of port connection 'm_axis_dout_tdata' does not match port width (16) of module 'dzielnik_na_255' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:212]
WARNING: [Synth 8-7071] port 's_axis_divisor_tvalid' of module 'dzielnik_na_255' is unconnected for instance 'do01G' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:208]
WARNING: [Synth 8-7071] port 's_axis_dividend_tvalid' of module 'dzielnik_na_255' is unconnected for instance 'do01G' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:208]
WARNING: [Synth 8-7071] port 'm_axis_dout_tvalid' of module 'dzielnik_na_255' is unconnected for instance 'do01G' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:208]
WARNING: [Synth 8-7023] instance 'do01G' of module 'dzielnik_na_255' has 7 connections declared, but only 4 given [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:208]
WARNING: [Synth 8-689] width (9) of port connection 'm_axis_dout_tdata' does not match port width (16) of module 'dzielnik_na_255' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:218]
WARNING: [Synth 8-7071] port 's_axis_divisor_tvalid' of module 'dzielnik_na_255' is unconnected for instance 'do01B' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:214]
WARNING: [Synth 8-7071] port 's_axis_dividend_tvalid' of module 'dzielnik_na_255' is unconnected for instance 'do01B' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:214]
WARNING: [Synth 8-7071] port 'm_axis_dout_tvalid' of module 'dzielnik_na_255' is unconnected for instance 'do01B' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:214]
WARNING: [Synth 8-7023] instance 'do01B' of module 'dzielnik_na_255' has 7 connections declared, but only 4 given [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:214]
INFO: [Synth 8-6157] synthesizing module 'color_difference' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.runs/design_1_vp_0_0_synth_1/.Xil/Vivado-30604-DL17YN0Z2/realtime/color_difference_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'color_difference' (0#1) [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.runs/design_1_vp_0_0_synth_1/.Xil/Vivado-30604-DL17YN0Z2/realtime/color_difference_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'sum_0_120_240_360' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.runs/design_1_vp_0_0_synth_1/.Xil/Vivado-30604-DL17YN0Z2/realtime/sum_0_120_240_360_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'sum_0_120_240_360' (0#1) [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.runs/design_1_vp_0_0_synth_1/.Xil/Vivado-30604-DL17YN0Z2/realtime/sum_0_120_240_360_stub.v:5]
WARNING: [Synth 8-7071] port 'CLK' of module 'sum_0_120_240_360' is unconnected for instance 'stala0' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:256]
WARNING: [Synth 8-7023] instance 'stala0' of module 'sum_0_120_240_360' has 4 connections declared, but only 3 given [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:256]
WARNING: [Synth 8-7071] port 'CLK' of module 'sum_0_120_240_360' is unconnected for instance 'stala120' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:261]
WARNING: [Synth 8-7023] instance 'stala120' of module 'sum_0_120_240_360' has 4 connections declared, but only 3 given [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:261]
WARNING: [Synth 8-7071] port 'CLK' of module 'sum_0_120_240_360' is unconnected for instance 'stala240' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:266]
WARNING: [Synth 8-7023] instance 'stala240' of module 'sum_0_120_240_360' has 4 connections declared, but only 3 given [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:266]
WARNING: [Synth 8-7071] port 'CLK' of module 'sum_0_120_240_360' is unconnected for instance 'stala360' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:272]
WARNING: [Synth 8-7023] instance 'stala360' of module 'sum_0_120_240_360' has 4 connections declared, but only 3 given [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:272]
INFO: [Synth 8-6157] synthesizing module 'dzielnik_na_360' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.runs/design_1_vp_0_0_synth_1/.Xil/Vivado-30604-DL17YN0Z2/realtime/dzielnik_na_360_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'dzielnik_na_360' (0#1) [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.runs/design_1_vp_0_0_synth_1/.Xil/Vivado-30604-DL17YN0Z2/realtime/dzielnik_na_360_stub.v:5]
WARNING: [Synth 8-7071] port 's_axis_divisor_tvalid' of module 'dzielnik_na_360' is unconnected for instance 'dzielH' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:283]
WARNING: [Synth 8-7071] port 's_axis_dividend_tvalid' of module 'dzielnik_na_360' is unconnected for instance 'dzielH' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:283]
WARNING: [Synth 8-7071] port 'm_axis_dout_tvalid' of module 'dzielnik_na_360' is unconnected for instance 'dzielH' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:283]
WARNING: [Synth 8-7023] instance 'dzielH' of module 'dzielnik_na_360' has 7 connections declared, but only 4 given [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:283]
INFO: [Synth 8-6157] synthesizing module 'div_S' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.runs/design_1_vp_0_0_synth_1/.Xil/Vivado-30604-DL17YN0Z2/realtime/div_S_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'div_S' (0#1) [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.runs/design_1_vp_0_0_synth_1/.Xil/Vivado-30604-DL17YN0Z2/realtime/div_S_stub.v:5]
WARNING: [Synth 8-7071] port 's_axis_divisor_tvalid' of module 'div_S' is unconnected for instance 'finalna_wartoscS' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:293]
WARNING: [Synth 8-7071] port 's_axis_dividend_tvalid' of module 'div_S' is unconnected for instance 'finalna_wartoscS' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:293]
WARNING: [Synth 8-7071] port 'm_axis_dout_tvalid' of module 'div_S' is unconnected for instance 'finalna_wartoscS' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:293]
WARNING: [Synth 8-7023] instance 'finalna_wartoscS' of module 'div_S' has 7 connections declared, but only 4 given [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:293]
INFO: [Synth 8-6157] synthesizing module 'mult_gen_1' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.runs/design_1_vp_0_0_synth_1/.Xil/Vivado-30604-DL17YN0Z2/realtime/mult_gen_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_1' (0#1) [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.runs/design_1_vp_0_0_synth_1/.Xil/Vivado-30604-DL17YN0Z2/realtime/mult_gen_1_stub.v:5]
WARNING: [Synth 8-7071] port 'CLK' of module 'mult_gen_1' is unconnected for instance 'V_R60' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:307]
WARNING: [Synth 8-7023] instance 'V_R60' of module 'mult_gen_1' has 4 connections declared, but only 3 given [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:307]
WARNING: [Synth 8-7071] port 'CLK' of module 'mult_gen_1' is unconnected for instance 'V_G60' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:313]
WARNING: [Synth 8-7023] instance 'V_G60' of module 'mult_gen_1' has 4 connections declared, but only 3 given [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:313]
WARNING: [Synth 8-7071] port 'CLK' of module 'mult_gen_1' is unconnected for instance 'V_B60' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:318]
WARNING: [Synth 8-7023] instance 'V_B60' of module 'mult_gen_1' has 4 connections declared, but only 3 given [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:318]
INFO: [Synth 8-6157] synthesizing module 'DivC' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.runs/design_1_vp_0_0_synth_1/.Xil/Vivado-30604-DL17YN0Z2/realtime/DivC_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'DivC' (0#1) [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.runs/design_1_vp_0_0_synth_1/.Xil/Vivado-30604-DL17YN0Z2/realtime/DivC_stub.v:5]
WARNING: [Synth 8-7071] port 's_axis_divisor_tvalid' of module 'DivC' is unconnected for instance 'DivforR' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:330]
WARNING: [Synth 8-7071] port 's_axis_dividend_tvalid' of module 'DivC' is unconnected for instance 'DivforR' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:330]
WARNING: [Synth 8-7071] port 'm_axis_dout_tvalid' of module 'DivC' is unconnected for instance 'DivforR' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:330]
WARNING: [Synth 8-7023] instance 'DivforR' of module 'DivC' has 7 connections declared, but only 4 given [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:330]
WARNING: [Synth 8-7071] port 's_axis_divisor_tvalid' of module 'DivC' is unconnected for instance 'DivforG' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:339]
WARNING: [Synth 8-7071] port 's_axis_dividend_tvalid' of module 'DivC' is unconnected for instance 'DivforG' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:339]
WARNING: [Synth 8-7071] port 'm_axis_dout_tvalid' of module 'DivC' is unconnected for instance 'DivforG' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:339]
WARNING: [Synth 8-7023] instance 'DivforG' of module 'DivC' has 7 connections declared, but only 4 given [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:339]
WARNING: [Synth 8-7071] port 's_axis_divisor_tvalid' of module 'DivC' is unconnected for instance 'DivforB' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:348]
WARNING: [Synth 8-7071] port 's_axis_dividend_tvalid' of module 'DivC' is unconnected for instance 'DivforB' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:348]
WARNING: [Synth 8-7071] port 'm_axis_dout_tvalid' of module 'DivC' is unconnected for instance 'DivforB' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:348]
WARNING: [Synth 8-7023] instance 'DivforB' of module 'DivC' has 7 connections declared, but only 4 given [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:348]
INFO: [Synth 8-6157] synthesizing module 'mnozarka255' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.runs/design_1_vp_0_0_synth_1/.Xil/Vivado-30604-DL17YN0Z2/realtime/mnozarka255_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mnozarka255' (0#1) [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.runs/design_1_vp_0_0_synth_1/.Xil/Vivado-30604-DL17YN0Z2/realtime/mnozarka255_stub.v:5]
WARNING: [Synth 8-7071] port 'CLK' of module 'mnozarka255' is unconnected for instance 'V_wyj' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:361]
WARNING: [Synth 8-7023] instance 'V_wyj' of module 'mnozarka255' has 4 connections declared, but only 3 given [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:361]
WARNING: [Synth 8-7071] port 'CLK' of module 'mnozarka255' is unconnected for instance 'S_wyj' [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:367]
WARNING: [Synth 8-7023] instance 'S_wyj' of module 'mnozarka255' has 4 connections declared, but only 3 given [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:367]
INFO: [Synth 8-6155] done synthesizing module 'rgb2hsv' (0#1) [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:23]
INFO: [Synth 8-6155] done synthesizing module 'vp' (0#1) [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/vp.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_vp_0_0' (0#1) [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/bd/design_1/ip/design_1_vp_0_0/synth/design_1_vp_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element prev_vsync_reg was removed.  [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/vis_centroid.v:47]
WARNING: [Synth 8-6014] Unused sequential element color_diff_vector_del_reg[2] was removed.  [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:76]
WARNING: [Synth 8-6014] Unused sequential element color_diff_vector_del_reg[1] was removed.  [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:76]
WARNING: [Synth 8-6014] Unused sequential element color_diff_vector_del_reg[0] was removed.  [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:76]
WARNING: [Synth 8-6014] Unused sequential element fractional_RGB_del_reg[2] was removed.  [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:80]
WARNING: [Synth 8-6014] Unused sequential element fractional_RGB_del_reg[1] was removed.  [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:80]
WARNING: [Synth 8-6014] Unused sequential element fractional_RGB_del_reg[0] was removed.  [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:80]
WARNING: [Synth 8-6014] Unused sequential element posmin_reg was removed.  [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/imports/sr_projekt_wizyjny/rgb2hsv.v:100]
WARNING: [Synth 8-3848] Net de_mux[7] in module/entity vp does not have driver. [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/vp.v:20]
WARNING: [Synth 8-3848] Net hsync_mux[7] in module/entity vp does not have driver. [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/vp.v:21]
WARNING: [Synth 8-3848] Net vsync_mux[7] in module/entity vp does not have driver. [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/vp.v:22]
WARNING: [Synth 8-3848] Net rgb_mux[7] in module/entity vp does not have driver. [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/vp.v:19]
WARNING: [Synth 8-3848] Net rgb_mux[4] in module/entity vp does not have driver. [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.srcs/sources_1/new/vp.v:19]
WARNING: [Synth 8-7129] Port hsync in module vis_centroid is either unconnected or has no load
WARNING: [Synth 8-7129] Port hsync in module centroid is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module vp is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2590.211 ; gain = 489.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2608.145 ; gain = 506.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2608.145 ; gain = 506.980
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 2608.145 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/mnozarka255/mnozarka255/mnozarka255_in_context.xdc] for cell 'inst/hsv/V_wyj'
Finished Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/mnozarka255/mnozarka255/mnozarka255_in_context.xdc] for cell 'inst/hsv/V_wyj'
Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/mnozarka255/mnozarka255/mnozarka255_in_context.xdc] for cell 'inst/hsv/S_wyj'
Finished Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/mnozarka255/mnozarka255/mnozarka255_in_context.xdc] for cell 'inst/hsv/S_wyj'
Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/mult_gen_1/mult_gen_1/mult_gen_1_in_context.xdc] for cell 'inst/hsv/V_R60'
Finished Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/mult_gen_1/mult_gen_1/mult_gen_1_in_context.xdc] for cell 'inst/hsv/V_R60'
Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/mult_gen_1/mult_gen_1/mult_gen_1_in_context.xdc] for cell 'inst/hsv/V_G60'
Finished Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/mult_gen_1/mult_gen_1/mult_gen_1_in_context.xdc] for cell 'inst/hsv/V_G60'
Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/mult_gen_1/mult_gen_1/mult_gen_1_in_context.xdc] for cell 'inst/hsv/V_B60'
Finished Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/mult_gen_1/mult_gen_1/mult_gen_1_in_context.xdc] for cell 'inst/hsv/V_B60'
Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/sum_0_120_240_360/sum_0_120_240_360/sum_0_120_240_360_in_context.xdc] for cell 'inst/hsv/stala0'
Finished Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/sum_0_120_240_360/sum_0_120_240_360/sum_0_120_240_360_in_context.xdc] for cell 'inst/hsv/stala0'
Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/sum_0_120_240_360/sum_0_120_240_360/sum_0_120_240_360_in_context.xdc] for cell 'inst/hsv/stala120'
Finished Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/sum_0_120_240_360/sum_0_120_240_360/sum_0_120_240_360_in_context.xdc] for cell 'inst/hsv/stala120'
Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/sum_0_120_240_360/sum_0_120_240_360/sum_0_120_240_360_in_context.xdc] for cell 'inst/hsv/stala240'
Finished Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/sum_0_120_240_360/sum_0_120_240_360/sum_0_120_240_360_in_context.xdc] for cell 'inst/hsv/stala240'
Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/sum_0_120_240_360/sum_0_120_240_360/sum_0_120_240_360_in_context.xdc] for cell 'inst/hsv/stala360'
Finished Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/sum_0_120_240_360/sum_0_120_240_360/sum_0_120_240_360_in_context.xdc] for cell 'inst/hsv/stala360'
Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/color_difference/color_difference/color_difference_in_context.xdc] for cell 'inst/hsv/diffGB'
Finished Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/color_difference/color_difference/color_difference_in_context.xdc] for cell 'inst/hsv/diffGB'
Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/color_difference/color_difference/color_difference_in_context.xdc] for cell 'inst/hsv/diffBR'
Finished Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/color_difference/color_difference/color_difference_in_context.xdc] for cell 'inst/hsv/diffBR'
Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/color_difference/color_difference/color_difference_in_context.xdc] for cell 'inst/hsv/diffRG'
Finished Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/color_difference/color_difference/color_difference_in_context.xdc] for cell 'inst/hsv/diffRG'
Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/color_difference/color_difference/color_difference_in_context.xdc] for cell 'inst/hsv/VC'
Finished Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/color_difference/color_difference/color_difference_in_context.xdc] for cell 'inst/hsv/VC'
Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/adder/adder/adder_in_context.xdc] for cell 'inst/ycbcr/add1b'
Finished Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/adder/adder/adder_in_context.xdc] for cell 'inst/ycbcr/add1b'
Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/adder/adder/adder_in_context.xdc] for cell 'inst/ycbcr/add2b'
Finished Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/adder/adder/adder_in_context.xdc] for cell 'inst/ycbcr/add2b'
Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/adder/adder/adder_in_context.xdc] for cell 'inst/ycbcr/add3b'
Finished Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/adder/adder/adder_in_context.xdc] for cell 'inst/ycbcr/add3b'
Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/adder/adder/adder_in_context.xdc] for cell 'inst/ycbcr/add4b'
Finished Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/adder/adder/adder_in_context.xdc] for cell 'inst/ycbcr/add4b'
Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/adder/adder/adder_in_context.xdc] for cell 'inst/ycbcr/add5b'
Finished Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/adder/adder/adder_in_context.xdc] for cell 'inst/ycbcr/add5b'
Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/adder/adder/adder_in_context.xdc] for cell 'inst/ycbcr/add6b'
Finished Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/adder/adder/adder_in_context.xdc] for cell 'inst/ycbcr/add6b'
Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/adder/adder/adder_in_context.xdc] for cell 'inst/ycbcr/add7b'
Finished Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/adder/adder/adder_in_context.xdc] for cell 'inst/ycbcr/add7b'
Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/adder/adder/adder_in_context.xdc] for cell 'inst/ycbcr/add8b'
Finished Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/adder/adder/adder_in_context.xdc] for cell 'inst/ycbcr/add8b'
Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/adder/adder/adder_in_context.xdc] for cell 'inst/ycbcr/add9b'
Finished Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/adder/adder/adder_in_context.xdc] for cell 'inst/ycbcr/add9b'
Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/multiply/multiply/mult_gen_0_in_context.xdc] for cell 'inst/ycbcr/mult1'
Finished Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/multiply/multiply/mult_gen_0_in_context.xdc] for cell 'inst/ycbcr/mult1'
Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/multiply/multiply/mult_gen_0_in_context.xdc] for cell 'inst/ycbcr/mult2'
Finished Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/multiply/multiply/mult_gen_0_in_context.xdc] for cell 'inst/ycbcr/mult2'
Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/multiply/multiply/mult_gen_0_in_context.xdc] for cell 'inst/ycbcr/mult3'
Finished Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/multiply/multiply/mult_gen_0_in_context.xdc] for cell 'inst/ycbcr/mult3'
Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/multiply/multiply/mult_gen_0_in_context.xdc] for cell 'inst/ycbcr/mult4'
Finished Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/multiply/multiply/mult_gen_0_in_context.xdc] for cell 'inst/ycbcr/mult4'
Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/multiply/multiply/mult_gen_0_in_context.xdc] for cell 'inst/ycbcr/mult5'
Finished Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/multiply/multiply/mult_gen_0_in_context.xdc] for cell 'inst/ycbcr/mult5'
Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/multiply/multiply/mult_gen_0_in_context.xdc] for cell 'inst/ycbcr/mult6'
Finished Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/multiply/multiply/mult_gen_0_in_context.xdc] for cell 'inst/ycbcr/mult6'
Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/multiply/multiply/mult_gen_0_in_context.xdc] for cell 'inst/ycbcr/mult7'
Finished Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/multiply/multiply/mult_gen_0_in_context.xdc] for cell 'inst/ycbcr/mult7'
Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/multiply/multiply/mult_gen_0_in_context.xdc] for cell 'inst/ycbcr/mult8'
Finished Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/multiply/multiply/mult_gen_0_in_context.xdc] for cell 'inst/ycbcr/mult8'
Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/multiply/multiply/mult_gen_0_in_context.xdc] for cell 'inst/ycbcr/mult9'
Finished Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/multiply/multiply/mult_gen_0_in_context.xdc] for cell 'inst/ycbcr/mult9'
Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/DivC/DivC/div_gen_3_in_context.xdc] for cell 'inst/hsv/DivforR'
Finished Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/DivC/DivC/div_gen_3_in_context.xdc] for cell 'inst/hsv/DivforR'
Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/DivC/DivC/div_gen_3_in_context.xdc] for cell 'inst/hsv/DivforG'
Finished Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/DivC/DivC/div_gen_3_in_context.xdc] for cell 'inst/hsv/DivforG'
Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/DivC/DivC/div_gen_3_in_context.xdc] for cell 'inst/hsv/DivforB'
Finished Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/DivC/DivC/div_gen_3_in_context.xdc] for cell 'inst/hsv/DivforB'
Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/div_S/div_S/div_gen_2_in_context.xdc] for cell 'inst/hsv/finalna_wartoscS'
Finished Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/div_S/div_S/div_gen_2_in_context.xdc] for cell 'inst/hsv/finalna_wartoscS'
Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/dzielnik_na_360/dzielnik_na_360/div_gen_1_in_context.xdc] for cell 'inst/hsv/dzielH'
Finished Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/dzielnik_na_360/dzielnik_na_360/div_gen_1_in_context.xdc] for cell 'inst/hsv/dzielH'
Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/dzielnik_na_255/dzielnik_na_255/div_gen_0_in_context.xdc] for cell 'inst/hsv/do01R'
Finished Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/dzielnik_na_255/dzielnik_na_255/div_gen_0_in_context.xdc] for cell 'inst/hsv/do01R'
Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/dzielnik_na_255/dzielnik_na_255/div_gen_0_in_context.xdc] for cell 'inst/hsv/do01G'
Finished Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/dzielnik_na_255/dzielnik_na_255/div_gen_0_in_context.xdc] for cell 'inst/hsv/do01G'
Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/dzielnik_na_255/dzielnik_na_255/div_gen_0_in_context.xdc] for cell 'inst/hsv/do01B'
Finished Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/dzielnik_na_255/dzielnik_na_255/div_gen_0_in_context.xdc] for cell 'inst/hsv/do01B'
Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/divider_32_20_0/divider_32_20_0/divider_in_context.xdc] for cell 'inst/centroid1/div_x'
Finished Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/divider_32_20_0/divider_32_20_0/divider_in_context.xdc] for cell 'inst/centroid1/div_x'
Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/divider_32_20_0/divider_32_20_0/divider_in_context.xdc] for cell 'inst/centroid1/div_y'
Finished Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/ip/divider_32_20_0/divider_32_20_0/divider_in_context.xdc] for cell 'inst/centroid1/div_y'
Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/bd/design_1/ip/design_1_vp_0_0/design_1_vp_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.gen/sources_1/bd/design_1/ip/design_1_vp_0_0/design_1_vp_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.runs/design_1_vp_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.runs/design_1_vp_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2720.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.077 . Memory (MB): peak = 2720.867 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2720.867 ; gain = 619.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2720.867 ; gain = 619.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.runs/design_1_vp_0_0_synth_1/dont_touch.xdc, line 42).
Applied set_property KEEP_HIERARCHY = SOFT for inst/hsv/S_wyj. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/hsv/V_wyj. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/hsv/V_B60. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/hsv/V_G60. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/hsv/V_R60. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/hsv/stala0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/hsv/stala120. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/hsv/stala240. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/hsv/stala360. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/hsv/VC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/hsv/diffBR. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/hsv/diffGB. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/hsv/diffRG. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ycbcr/add1b. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ycbcr/add2b. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ycbcr/add3b. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ycbcr/add4b. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ycbcr/add5b. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ycbcr/add6b. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ycbcr/add7b. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ycbcr/add8b. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ycbcr/add9b. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ycbcr/mult1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ycbcr/mult2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ycbcr/mult3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ycbcr/mult4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ycbcr/mult5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ycbcr/mult6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ycbcr/mult7. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ycbcr/mult8. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/ycbcr/mult9. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/hsv/DivforB. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/hsv/DivforG. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/hsv/DivforR. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/hsv/finalna_wartoscS. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/hsv/dzielH. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/hsv/do01B. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/hsv/do01G. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/hsv/do01R. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/centroid1/div_x. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/centroid1/div_y. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2720.867 ; gain = 619.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2720.867 ; gain = 619.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 6     
+---Registers : 
	               24 Bit    Registers := 2     
	               18 Bit    Registers := 3     
	               12 Bit    Registers := 33    
	                9 Bit    Registers := 22    
	                8 Bit    Registers := 91    
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 75    
	                2 Bit    Registers := 30    
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input   12 Bit        Muxes := 10    
	   4 Input   12 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port sw[3] in module vp is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2720.867 ; gain = 619.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2720.867 ; gain = 619.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2720.867 ; gain = 619.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 2720.867 ; gain = 619.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hsv/do01R  has unconnected pin s_axis_divisor_tvalid
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hsv/do01R  has unconnected pin s_axis_dividend_tvalid
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hsv/do01G  has unconnected pin s_axis_divisor_tvalid
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hsv/do01G  has unconnected pin s_axis_dividend_tvalid
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hsv/do01B  has unconnected pin s_axis_divisor_tvalid
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hsv/do01B  has unconnected pin s_axis_dividend_tvalid
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hsv/stala0  has unconnected pin CLK
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hsv/stala120  has unconnected pin CLK
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hsv/stala240  has unconnected pin CLK
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hsv/stala360  has unconnected pin CLK
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hsv/dzielH  has unconnected pin s_axis_divisor_tvalid
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hsv/dzielH  has unconnected pin s_axis_dividend_tvalid
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hsv/finalna_wartoscS  has unconnected pin s_axis_divisor_tvalid
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hsv/finalna_wartoscS  has unconnected pin s_axis_dividend_tvalid
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hsv/V_R60  has unconnected pin CLK
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hsv/V_G60  has unconnected pin CLK
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hsv/V_B60  has unconnected pin CLK
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hsv/DivforR  has unconnected pin s_axis_divisor_tvalid
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hsv/DivforR  has unconnected pin s_axis_dividend_tvalid
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hsv/DivforG  has unconnected pin s_axis_divisor_tvalid
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hsv/DivforG  has unconnected pin s_axis_dividend_tvalid
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hsv/DivforB  has unconnected pin s_axis_divisor_tvalid
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hsv/DivforB  has unconnected pin s_axis_dividend_tvalid
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hsv/V_wyj  has unconnected pin CLK
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hsv/S_wyj  has unconnected pin CLK
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 2720.867 ; gain = 619.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 2720.867 ; gain = 619.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 2720.867 ; gain = 619.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 2720.867 ; gain = 619.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 2720.867 ; gain = 619.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 2720.867 ; gain = 619.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|vp          | hsv/przeuniecie_finalnegoV/genblk1[54].reg_i/val_reg[7]  | 55     | 8     | NO           | NO                 | YES               | 0      | 16      | 
|vp          | hsv/przeuniecie_finalnego_S/genblk1[32].reg_i/val_reg[7] | 33     | 8     | NO           | NO                 | NO                | 0      | 16      | 
|vp          | hsv/przeuniecie_warunku_V/genblk1[28].reg_i/val_reg[1]   | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|vp          | hsv/finalne/genblk1[23].reg_i/val_reg[7]                 | 24     | 7     | NO           | NO                 | YES               | 0      | 7       | 
|vp          | hsv/synchronizacja/genblk1[74].reg_i/val_reg[2]          | 66     | 3     | NO           | NO                 | YES               | 0      | 9       | 
|vp          | ycbcr/delay_de/genblk1[8].reg_i/val_reg[0]               | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vp          | ycbcr/delay_v_sync/genblk1[8].reg_i/val_reg[0]           | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vp          | ycbcr/delay_h_sync/genblk1[8].reg_i/val_reg[0]           | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vp          | last2/genblk1[6].reg_i/val_reg[7]                        | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |divider_32_20_0   |         2|
|2     |dzielnik_na_255   |         3|
|3     |color_difference  |         4|
|4     |sum_0_120_240_360 |         4|
|5     |dzielnik_na_360   |         1|
|6     |div_S             |         1|
|7     |mult_gen_1        |         3|
|8     |DivC              |         3|
|9     |mnozarka255       |         2|
|10    |multiply          |         9|
|11    |adder             |         9|
+------+------------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |DivC              |     3|
|4     |adder             |     9|
|13    |color_difference  |     4|
|17    |div_S             |     1|
|18    |divider_32_20     |     1|
|19    |divider_32_20_0   |     1|
|20    |dzielnik_na       |     1|
|21    |dzielnik_na_255   |     2|
|23    |dzielnik_na       |     1|
|24    |mnozarka255       |     2|
|26    |mult_gen          |     1|
|27    |mult_gen_1        |     2|
|29    |multiply          |     9|
|38    |sum_0_120_240     |     1|
|39    |sum_0_120_240_360 |     3|
|42    |CARRY4            |    51|
|43    |LUT1              |     3|
|44    |LUT2              |    43|
|45    |LUT3              |    10|
|46    |LUT4              |    98|
|47    |LUT5              |    41|
|48    |LUT6              |   114|
|49    |SRL16E            |     4|
|50    |SRLC32E           |    50|
|51    |FDRE              |   352|
|52    |FDSE              |     1|
+------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 2720.867 ; gain = 619.703
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 25 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 2720.867 ; gain = 506.980
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 2720.867 ; gain = 619.703
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2720.867 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2720.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: b4c568ce
INFO: [Common 17-83] Releasing license: Synthesis
90 Infos, 112 Warnings, 25 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 2720.867 ; gain = 1007.094
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 56 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/bjsmn1/Desktop/Uczelnia/SDwUP/Projekt/tor_wizyjny/tor_wizyjny.runs/design_1_vp_0_0_synth_1/design_1_vp_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_vp_0_0_utilization_synth.rpt -pb design_1_vp_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 22 20:06:46 2023...
