Analysis & Synthesis report for DE10_Standard_golden_top
Sun Mar 21 11:11:28 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|current_state
 11. State Machine - |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|current_read_state
 12. State Machine - |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|operation_address
 13. State Machine - |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dprio_cur_state
 14. State Machine - |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state
 15. State Machine - |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate
 16. State Machine - |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state
 17. State Machine - |DE10_Standard_golden_top|vpg:vpg_inst|config_state
 18. State Machine - |DE10_Standard_golden_top|vpg:vpg_inst|verilog_state_machine:vpg_pll_cnfg_mngr|state
 19. State Machine - |DE10_Standard_golden_top|sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state
 20. Registers Protected by Synthesis
 21. Registers Removed During Synthesis
 22. Removed Registers Triggering Further Register Optimizations
 23. General Register Statistics
 24. Inverted Register Statistics
 25. Multiplexer Restructuring Statistics (Restructuring Performed)
 26. Source assignments for sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i
 27. Source assignments for sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0
 28. Source assignments for sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1
 29. Source assignments for sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2
 30. Source assignments for sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3
 31. Source assignments for sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4
 32. Source assignments for vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i
 33. Source assignments for vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0
 34. Source assignments for vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1
 35. Source assignments for vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2
 36. Source assignments for vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3
 37. Source assignments for vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4
 38. Source assignments for vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|altsyncram:altsyncram_component|altsyncram_k8h1:auto_generated
 39. Source assignments for vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0
 40. Source assignments for vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst
 41. Source assignments for vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst
 42. Source assignments for vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst
 43. Source assignments for sld_signaltap:auto_signaltap_0
 44. Parameter Settings for User Entity Instance: sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i
 45. Parameter Settings for User Entity Instance: video_selector:video_selector_inst|lpm_mux:LPM_MUX_component
 46. Parameter Settings for User Entity Instance: vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i
 47. Parameter Settings for User Entity Instance: vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst
 48. Parameter Settings for User Entity Instance: vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst
 49. Parameter Settings for User Entity Instance: vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0
 50. Parameter Settings for User Entity Instance: vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|altsyncram:altsyncram_component
 51. Parameter Settings for User Entity Instance: vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0
 52. Parameter Settings for User Entity Instance: vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst
 53. Parameter Settings for User Entity Instance: vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst
 54. Parameter Settings for User Entity Instance: vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0
 55. Parameter Settings for User Entity Instance: vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1
 56. Parameter Settings for User Entity Instance: vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2
 57. Parameter Settings for User Entity Instance: vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3
 58. Parameter Settings for User Entity Instance: vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4
 59. Parameter Settings for User Entity Instance: vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1
 60. Parameter Settings for User Entity Instance: vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read
 61. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 62. altsyncram Parameter Settings by Entity Instance
 63. Port Connectivity Checks: "vpg:vpg_inst|vga_time_generator:vga_time_generator_inst"
 64. Port Connectivity Checks: "vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst"
 65. Port Connectivity Checks: "vpg:vpg_inst|verilog_state_machine:vpg_pll_cnfg_mngr"
 66. Port Connectivity Checks: "vpg:vpg_inst"
 67. Port Connectivity Checks: "video_selector:video_selector_inst"
 68. Port Connectivity Checks: "sys_pll:sys_pll_inst"
 69. Signal Tap Logic Analyzer Settings
 70. Post-Synthesis Netlist Statistics for Top Partition
 71. Elapsed Time Per Partition
 72. Connections to In-System Debugging Instance "auto_signaltap_0"
 73. Analysis & Synthesis Messages
 74. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Mar 21 11:11:28 2021       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; DE10_Standard_golden_top                    ;
; Top-level Entity Name           ; DE10_Standard_golden_top                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 3845                                        ;
; Total pins                      ; 204                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 48,128                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                         ;
+---------------------------------------------------------------------------------+--------------------------+--------------------------+
; Option                                                                          ; Setting                  ; Default Value            ;
+---------------------------------------------------------------------------------+--------------------------+--------------------------+
; Device                                                                          ; 5CSXFC6D6F31C6           ;                          ;
; Top-level entity name                                                           ; DE10_Standard_golden_top ; DE10_Standard_golden_top ;
; Family name                                                                     ; Cyclone V                ; Cyclone V                ;
; Use smart compilation                                                           ; Off                      ; Off                      ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                       ; On                       ;
; Enable compact report table                                                     ; Off                      ; Off                      ;
; Restructure Multiplexers                                                        ; Auto                     ; Auto                     ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                      ; Off                      ;
; Create Debugging Nodes for IP Cores                                             ; Off                      ; Off                      ;
; Preserve fewer node names                                                       ; On                       ; On                       ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                   ; Enable                   ;
; Verilog Version                                                                 ; Verilog_2001             ; Verilog_2001             ;
; VHDL Version                                                                    ; VHDL_1993                ; VHDL_1993                ;
; State Machine Processing                                                        ; Auto                     ; Auto                     ;
; Safe State Machine                                                              ; Off                      ; Off                      ;
; Extract Verilog State Machines                                                  ; On                       ; On                       ;
; Extract VHDL State Machines                                                     ; On                       ; On                       ;
; Ignore Verilog initial constructs                                               ; Off                      ; Off                      ;
; Iteration limit for constant Verilog loops                                      ; 5000                     ; 5000                     ;
; Iteration limit for non-constant Verilog loops                                  ; 250                      ; 250                      ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                       ; On                       ;
; Infer RAMs from Raw Logic                                                       ; On                       ; On                       ;
; Parallel Synthesis                                                              ; On                       ; On                       ;
; DSP Block Balancing                                                             ; Auto                     ; Auto                     ;
; NOT Gate Push-Back                                                              ; On                       ; On                       ;
; Power-Up Don't Care                                                             ; On                       ; On                       ;
; Remove Redundant Logic Cells                                                    ; Off                      ; Off                      ;
; Remove Duplicate Registers                                                      ; On                       ; On                       ;
; Ignore CARRY Buffers                                                            ; Off                      ; Off                      ;
; Ignore CASCADE Buffers                                                          ; Off                      ; Off                      ;
; Ignore GLOBAL Buffers                                                           ; Off                      ; Off                      ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                      ; Off                      ;
; Ignore LCELL Buffers                                                            ; Off                      ; Off                      ;
; Ignore SOFT Buffers                                                             ; On                       ; On                       ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                      ; Off                      ;
; Optimization Technique                                                          ; Balanced                 ; Balanced                 ;
; Carry Chain Length                                                              ; 70                       ; 70                       ;
; Auto Carry Chains                                                               ; On                       ; On                       ;
; Auto Open-Drain Pins                                                            ; On                       ; On                       ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                      ; Off                      ;
; Auto ROM Replacement                                                            ; On                       ; On                       ;
; Auto RAM Replacement                                                            ; On                       ; On                       ;
; Auto DSP Block Replacement                                                      ; On                       ; On                       ;
; Auto Shift Register Replacement                                                 ; Auto                     ; Auto                     ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                     ; Auto                     ;
; Auto Clock Enable Replacement                                                   ; On                       ; On                       ;
; Strict RAM Replacement                                                          ; Off                      ; Off                      ;
; Allow Synchronous Control Signals                                               ; On                       ; On                       ;
; Force Use of Synchronous Clear Signals                                          ; Off                      ; Off                      ;
; Auto Resource Sharing                                                           ; Off                      ; Off                      ;
; Allow Any RAM Size For Recognition                                              ; Off                      ; Off                      ;
; Allow Any ROM Size For Recognition                                              ; Off                      ; Off                      ;
; Allow Any Shift Register Size For Recognition                                   ; Off                      ; Off                      ;
; Use LogicLock Constraints during Resource Balancing                             ; On                       ; On                       ;
; Ignore translate_off and synthesis_off directives                               ; Off                      ; Off                      ;
; Timing-Driven Synthesis                                                         ; On                       ; On                       ;
; Report Parameter Settings                                                       ; On                       ; On                       ;
; Report Source Assignments                                                       ; On                       ; On                       ;
; Report Connectivity Checks                                                      ; On                       ; On                       ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                      ; Off                      ;
; Synchronization Register Chain Length                                           ; 3                        ; 3                        ;
; Power Optimization During Synthesis                                             ; Normal compilation       ; Normal compilation       ;
; HDL message level                                                               ; Level2                   ; Level2                   ;
; Suppress Register Optimization Related Messages                                 ; Off                      ; Off                      ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                     ; 5000                     ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                     ; 5000                     ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                      ; 100                      ;
; Clock MUX Protection                                                            ; On                       ; On                       ;
; Auto Gated Clock Conversion                                                     ; Off                      ; Off                      ;
; Block Design Naming                                                             ; Auto                     ; Auto                     ;
; SDC constraint protection                                                       ; Off                      ; Off                      ;
; Synthesis Effort                                                                ; Auto                     ; Auto                     ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                       ; On                       ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                      ; Off                      ;
; Analysis & Synthesis Message Level                                              ; Medium                   ; Medium                   ;
; Disable Register Merging Across Hierarchies                                     ; Auto                     ; Auto                     ;
; Resource Aware Inference For Block RAM                                          ; On                       ; On                       ;
; Automatic Parallel Synthesis                                                    ; On                       ; On                       ;
; Partial Reconfiguration Bitstream ID                                            ; Off                      ; Off                      ;
+---------------------------------------------------------------------------------+--------------------------+--------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.40        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  39.6%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------+
; File Name with User-Entered Path                                            ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                     ; Library          ;
+-----------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------+
; hdl_src/vpg/verilog_state_machine.v                                         ; yes             ; User Verilog HDL File                        ; C:/workspace/AARP/typhoon-io/vga_wip/hdl_src/vpg/verilog_state_machine.v                                         ;                  ;
; ip_cores/vpg_pll/vpg_pll.mif                                                ; yes             ; User Memory Initialization File              ; C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll/vpg_pll.mif                                                ;                  ;
; hdl_src/vpg/pattern_gen.v                                                   ; yes             ; User Verilog HDL File                        ; C:/workspace/AARP/typhoon-io/vga_wip/hdl_src/vpg/pattern_gen.v                                                   ;                  ;
; hdl_src/vpg/vpg.h                                                           ; yes             ; User File                                    ; C:/workspace/AARP/typhoon-io/vga_wip/hdl_src/vpg/vpg.h                                                           ;                  ;
; hdl_src/vpg/vga_time_generator.v                                            ; yes             ; User Verilog HDL File                        ; C:/workspace/AARP/typhoon-io/vga_wip/hdl_src/vpg/vga_time_generator.v                                            ;                  ;
; ip_cores/sys_pll/sys_pll.v                                                  ; yes             ; User Wizard-Generated File                   ; C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/sys_pll/sys_pll.v                                                  ; sys_pll          ;
; ip_cores/sys_pll/sys_pll/sys_pll_0002.v                                     ; yes             ; User Verilog HDL File                        ; C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/sys_pll/sys_pll/sys_pll_0002.v                                     ; sys_pll          ;
; hdl_src/vpg/vpg.v                                                           ; yes             ; User Verilog HDL File                        ; C:/workspace/AARP/typhoon-io/vga_wip/hdl_src/vpg/vpg.v                                                           ;                  ;
; ip_cores/video_selector/video_selector.v                                    ; yes             ; User Wizard-Generated File                   ; C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/video_selector/video_selector.v                                    ;                  ;
; ip_cores/vpg_pll/vpg_pll.v                                                  ; yes             ; User Wizard-Generated File                   ; C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll/vpg_pll.v                                                  ; vpg_pll          ;
; ip_cores/vpg_pll/vpg_pll/vpg_pll_0002.v                                     ; yes             ; User Verilog HDL File                        ; C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll/vpg_pll/vpg_pll_0002.v                                     ; vpg_pll          ;
; ip_cores/vpg_pll_reconfig/vpg_pll_reconfig.v                                ; yes             ; User Wizard-Generated File                   ; C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll_reconfig/vpg_pll_reconfig.v                                ; vpg_pll_reconfig ;
; ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_pll_reconfig_top.v        ; yes             ; User Verilog HDL File                        ; C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_pll_reconfig_top.v        ; vpg_pll_reconfig ;
; ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_pll_reconfig_mif_reader.v ; yes             ; User Verilog HDL File                        ; C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_pll_reconfig_mif_reader.v ; vpg_pll_reconfig ;
; ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_pll_reconfig_core.v       ; yes             ; User Verilog HDL File                        ; C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_pll_reconfig_core.v       ; vpg_pll_reconfig ;
; ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_std_synchronizer.v        ; yes             ; User Verilog HDL File                        ; C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_std_synchronizer.v        ; vpg_pll_reconfig ;
; de10_standard_golden_top.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v                                                  ;                  ;
; altera_pll.v                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v                                              ;                  ;
; altera_pll_dps_lcell_comb.v                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll_dps_lcell_comb.v                               ;                  ;
; altera_cyclonev_pll.v                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v                                     ;                  ;
; lpm_mux.tdf                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf                                               ;                  ;
; aglobal201.inc                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                            ;                  ;
; muxlut.inc                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muxlut.inc                                                ;                  ;
; bypassff.inc                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                              ;                  ;
; altshift.inc                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                              ;                  ;
; db/mux_oif.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/workspace/AARP/typhoon-io/vga_wip/db/mux_oif.tdf                                                              ;                  ;
; altsyncram.tdf                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                            ;                  ;
; stratix_ram_block.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                     ;                  ;
; lpm_mux.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                               ;                  ;
; lpm_decode.inc                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                            ;                  ;
; a_rdenreg.inc                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                             ;                  ;
; altrom.inc                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                ;                  ;
; altram.inc                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                ;                  ;
; altdpram.inc                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                              ;                  ;
; db/altsyncram_k8h1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/workspace/AARP/typhoon-io/vga_wip/db/altsyncram_k8h1.tdf                                                      ;                  ;
; sld_signaltap.vhd                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                         ;                  ;
; sld_signaltap_impl.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                    ;                  ;
; sld_ela_control.vhd                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                       ;                  ;
; lpm_shiftreg.tdf                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                          ;                  ;
; lpm_constant.inc                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc                                          ;                  ;
; dffeea.inc                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffeea.inc                                                ;                  ;
; sld_mbpmg.vhd                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                             ;                  ;
; sld_ela_trigger_flow_mgr.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                              ;                  ;
; sld_buffer_manager.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                    ;                  ;
; db/altsyncram_qg84.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/workspace/AARP/typhoon-io/vga_wip/db/altsyncram_qg84.tdf                                                      ;                  ;
; altdpram.tdf                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.tdf                                              ;                  ;
; memmodes.inc                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/memmodes.inc                                            ;                  ;
; a_hdffe.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_hdffe.inc                                               ;                  ;
; alt_le_rden_reg.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                       ;                  ;
; altsyncram.inc                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.inc                                            ;                  ;
; db/mux_blc.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/workspace/AARP/typhoon-io/vga_wip/db/mux_blc.tdf                                                              ;                  ;
; lpm_decode.tdf                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.tdf                                            ;                  ;
; declut.inc                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/declut.inc                                                ;                  ;
; lpm_compare.inc                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                           ;                  ;
; db/decode_vnf.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/workspace/AARP/typhoon-io/vga_wip/db/decode_vnf.tdf                                                           ;                  ;
; lpm_counter.tdf                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf                                           ;                  ;
; lpm_add_sub.inc                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                           ;                  ;
; cmpconst.inc                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cmpconst.inc                                              ;                  ;
; lpm_counter.inc                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                           ;                  ;
; alt_counter_stratix.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                   ;                  ;
; db/cntr_v8i.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/workspace/AARP/typhoon-io/vga_wip/db/cntr_v8i.tdf                                                             ;                  ;
; db/cmpr_d9c.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/workspace/AARP/typhoon-io/vga_wip/db/cmpr_d9c.tdf                                                             ;                  ;
; db/cntr_q1j.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/workspace/AARP/typhoon-io/vga_wip/db/cntr_q1j.tdf                                                             ;                  ;
; db/cntr_u8i.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/workspace/AARP/typhoon-io/vga_wip/db/cntr_u8i.tdf                                                             ;                  ;
; db/cntr_kri.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/workspace/AARP/typhoon-io/vga_wip/db/cntr_kri.tdf                                                             ;                  ;
; db/cmpr_99c.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/workspace/AARP/typhoon-io/vga_wip/db/cmpr_99c.tdf                                                             ;                  ;
; sld_rom_sr.vhd                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                            ;                  ;
; sld_jtag_endpoint_adapter.vhd                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                             ;                  ;
; sld_jtag_endpoint_adapter_impl.sv                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                         ;                  ;
; sld_hub.vhd                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                               ; altera_sld       ;
; db/ip/sldf8aaad45/alt_sld_fab.v                                             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/workspace/AARP/typhoon-io/vga_wip/db/ip/sldf8aaad45/alt_sld_fab.v                                             ; alt_sld_fab      ;
; db/ip/sldf8aaad45/submodules/alt_sld_fab_alt_sld_fab.v                      ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/workspace/AARP/typhoon-io/vga_wip/db/ip/sldf8aaad45/submodules/alt_sld_fab_alt_sld_fab.v                      ; alt_sld_fab      ;
; db/ip/sldf8aaad45/submodules/alt_sld_fab_alt_sld_fab_ident.sv               ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/workspace/AARP/typhoon-io/vga_wip/db/ip/sldf8aaad45/submodules/alt_sld_fab_alt_sld_fab_ident.sv               ; alt_sld_fab      ;
; db/ip/sldf8aaad45/submodules/alt_sld_fab_alt_sld_fab_presplit.sv            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/workspace/AARP/typhoon-io/vga_wip/db/ip/sldf8aaad45/submodules/alt_sld_fab_alt_sld_fab_presplit.sv            ; alt_sld_fab      ;
; db/ip/sldf8aaad45/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd          ; yes             ; Encrypted Auto-Found VHDL File               ; C:/workspace/AARP/typhoon-io/vga_wip/db/ip/sldf8aaad45/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd          ; alt_sld_fab      ;
; db/ip/sldf8aaad45/submodules/alt_sld_fab_alt_sld_fab_splitter.sv            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/workspace/AARP/typhoon-io/vga_wip/db/ip/sldf8aaad45/submodules/alt_sld_fab_alt_sld_fab_splitter.sv            ; alt_sld_fab      ;
; sld_jtag_hub.vhd                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                          ;                  ;
+-----------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                           ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                   ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 3937                                                                                                                    ;
;                                             ;                                                                                                                         ;
; Combinational ALUT usage for logic          ; 5797                                                                                                                    ;
;     -- 7 input functions                    ; 84                                                                                                                      ;
;     -- 6 input functions                    ; 1750                                                                                                                    ;
;     -- 5 input functions                    ; 2378                                                                                                                    ;
;     -- 4 input functions                    ; 717                                                                                                                     ;
;     -- <=3 input functions                  ; 868                                                                                                                     ;
;                                             ;                                                                                                                         ;
; Dedicated logic registers                   ; 3845                                                                                                                    ;
;                                             ;                                                                                                                         ;
; I/O pins                                    ; 204                                                                                                                     ;
; Total MLAB memory bits                      ; 0                                                                                                                       ;
; Total block memory bits                     ; 48128                                                                                                                   ;
;                                             ;                                                                                                                         ;
; Total DSP Blocks                            ; 0                                                                                                                       ;
;                                             ;                                                                                                                         ;
; Total PLLs                                  ; 2                                                                                                                       ;
;     -- Fractional PLLs                      ; 2                                                                                                                       ;
;                                             ;                                                                                                                         ;
; Maximum fan-out node                        ; sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|cascade_wire[0] ;
; Maximum fan-out                             ; 2954                                                                                                                    ;
; Total fan-out                               ; 41792                                                                                                                   ;
; Average fan-out                             ; 4.10                                                                                                                    ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+------------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                  ; Entity Name                       ; Library Name     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+------------------+
; |DE10_Standard_golden_top                                                                                                               ; 5797 (36)           ; 3845 (22)                 ; 48128             ; 0          ; 204  ; 0            ; |DE10_Standard_golden_top                                                                                                                                                                                                                                                                                                                                            ; DE10_Standard_golden_top          ; work             ;
;    |sld_hub:auto_hub|                                                                                                                   ; 92 (1)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld       ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 91 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld       ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 91 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab      ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 91 (1)              ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab      ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 90 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab      ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 90 (57)             ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work             ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work             ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld       ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 266 (2)             ; 702 (62)                  ; 31744             ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work             ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 264 (0)             ; 640 (0)                   ; 31744             ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work             ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 264 (67)            ; 640 (204)                 ; 31744             ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work             ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work             ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work             ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work             ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 31744             ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work             ;
;                |altsyncram_qg84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 31744             ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qg84:auto_generated                                                                                                                                                 ; altsyncram_qg84                   ; work             ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work             ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work             ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work             ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 75 (75)             ; 59 (59)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work             ;
;             |sld_ela_control:ela_control|                                                                                               ; 39 (1)              ; 171 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work             ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work             ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 31 (0)              ; 155 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work             ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 93 (93)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work             ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 31 (0)              ; 62 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work             ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work             ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 7 (7)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work             ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work             ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 40 (11)             ; 94 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work             ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work             ;
;                   |cntr_v8i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_v8i:auto_generated                                                             ; cntr_v8i                          ; work             ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 10 (0)              ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work             ;
;                   |cntr_q1j:auto_generated|                                                                                             ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_q1j:auto_generated                                                                                      ; cntr_q1j                          ; work             ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work             ;
;                   |cntr_u8i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_u8i:auto_generated                                                                            ; cntr_u8i                          ; work             ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work             ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work             ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work             ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work             ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work             ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work             ;
;    |sys_pll:sys_pll_inst|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sys_pll:sys_pll_inst                                                                                                                                                                                                                                                                                                                       ; sys_pll                           ; sys_pll          ;
;       |sys_pll_0002:sys_pll_inst|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst                                                                                                                                                                                                                                                                                             ; sys_pll_0002                      ; sys_pll          ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                     ; altera_pll                        ; work             ;
;             |altera_cyclonev_pll:cyclonev_pll|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                                                                                                                                                                                                                    ; altera_cyclonev_pll               ; work             ;
;                |altera_cyclonev_pll_base:fpll_0|                                                                                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0                                                                                                                                                                                                    ; altera_cyclonev_pll_base          ; work             ;
;    |vpg:vpg_inst|                                                                                                                       ; 5403 (21)           ; 3031 (36)                 ; 16384             ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst                                                                                                                                                                                                                                                                                                                               ; vpg                               ; work             ;
;       |pattern_gen:pattern_gen_inst|                                                                                                    ; 100 (100)           ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|pattern_gen:pattern_gen_inst                                                                                                                                                                                                                                                                                                  ; pattern_gen                       ; work             ;
;       |verilog_state_machine:vpg_pll_cnfg_mngr|                                                                                         ; 19 (19)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|verilog_state_machine:vpg_pll_cnfg_mngr                                                                                                                                                                                                                                                                                       ; verilog_state_machine             ; work             ;
;       |vga_time_generator:vga_time_generator_inst|                                                                                      ; 205 (205)           ; 106 (106)                 ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst                                                                                                                                                                                                                                                                                    ; vga_time_generator                ; work             ;
;       |vpg_pll:vpg_pll_inst|                                                                                                            ; 7 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll:vpg_pll_inst                                                                                                                                                                                                                                                                                                          ; vpg_pll                           ; vpg_pll          ;
;          |vpg_pll_0002:vpg_pll_inst|                                                                                                    ; 7 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst                                                                                                                                                                                                                                                                                ; vpg_pll_0002                      ; vpg_pll          ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 7 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                        ; altera_pll                        ; work             ;
;                |altera_cyclonev_pll:cyclonev_pll|                                                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                                                                                                                                                                                                       ; altera_cyclonev_pll               ; work             ;
;                   |altera_cyclonev_pll_base:fpll_0|                                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0                                                                                                                                                                                       ; altera_cyclonev_pll_base          ; work             ;
;                |dps_extra_kick:dps_extra_inst|                                                                                          ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst                                                                                                                                                                                                                          ; dps_extra_kick                    ; work             ;
;       |vpg_pll_reconfig:vgp_pll_reconfig_inst|                                                                                          ; 5051 (0)            ; 2841 (0)                  ; 16384             ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst                                                                                                                                                                                                                                                                                        ; vpg_pll_reconfig                  ; vpg_pll_reconfig ;
;          |altera_pll_reconfig_top:vpg_pll_reconfig_inst|                                                                                ; 5051 (2)            ; 2841 (40)                 ; 16384             ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst                                                                                                                                                                                                                                          ; altera_pll_reconfig_top           ; vpg_pll_reconfig ;
;             |altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|                                        ; 1537 (1331)         ; 654 (587)                 ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0                                                                                                                                                       ; altera_pll_reconfig_core          ; vpg_pll_reconfig ;
;                |altera_std_synchronizer:altera_std_synchronizer_inst|                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst                                                                                                  ; altera_std_synchronizer           ; vpg_pll_reconfig ;
;                |dprio_mux:dprio_mux_inst|                                                                                               ; 100 (100)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst                                                                                                                              ; dprio_mux                         ; vpg_pll_reconfig ;
;                |dyn_phase_shift:dyn_phase_shift_inst|                                                                                   ; 74 (69)             ; 39 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst                                                                                                                  ; dyn_phase_shift                   ; vpg_pll_reconfig ;
;                   |generic_lcell_comb:lcell_cnt_sel_0|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0                                                                               ; generic_lcell_comb                ; vpg_pll_reconfig ;
;                   |generic_lcell_comb:lcell_cnt_sel_1|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1                                                                               ; generic_lcell_comb                ; vpg_pll_reconfig ;
;                   |generic_lcell_comb:lcell_cnt_sel_2|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2                                                                               ; generic_lcell_comb                ; vpg_pll_reconfig ;
;                   |generic_lcell_comb:lcell_cnt_sel_3|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3                                                                               ; generic_lcell_comb                ; vpg_pll_reconfig ;
;                   |generic_lcell_comb:lcell_cnt_sel_4|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4                                                                               ; generic_lcell_comb                ; vpg_pll_reconfig ;
;                |fpll_dprio_init:fpll_dprio_init_inst|                                                                                   ; 11 (11)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst                                                                                                                  ; fpll_dprio_init                   ; vpg_pll_reconfig ;
;                |generic_lcell_comb:lcell_dprio_read|                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read                                                                                                                   ; generic_lcell_comb                ; vpg_pll_reconfig ;
;                |generic_lcell_comb:lcell_fpll_0_1|                                                                                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1                                                                                                                     ; generic_lcell_comb                ; vpg_pll_reconfig ;
;                |self_reset:self_reset_inst|                                                                                             ; 18 (18)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst                                                                                                                            ; self_reset                        ; vpg_pll_reconfig ;
;             |altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|                            ; 3512 (3512)         ; 2147 (2147)               ; 16384             ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0                                                                                                                                           ; altera_pll_reconfig_mif_reader    ; vpg_pll_reconfig ;
;                |altsyncram:altsyncram_component|                                                                                        ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|altsyncram:altsyncram_component                                                                                                           ; altsyncram                        ; work             ;
;                   |altsyncram_k8h1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|altsyncram:altsyncram_component|altsyncram_k8h1:auto_generated                                                                            ; altsyncram_k8h1                   ; work             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------+
; Name                                                                                                                                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qg84:auto_generated|ALTSYNCRAM                                                                      ; AUTO ; Simple Dual Port ; 1024         ; 31           ; 1024         ; 31           ; 31744 ; None                         ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|altsyncram:altsyncram_component|altsyncram_k8h1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 512          ; 32           ; --           ; --           ; 16384 ; ip_cores/vpg_pll/vpg_pll.mif ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
; Vendor ; IP Core Name        ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                               ; IP Include File                              ;
+--------+---------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
; Altera ; Signal Tap          ; N/A     ; N/A          ; Licensed     ; |DE10_Standard_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                              ;
; Altera ; Signal Tap          ; N/A     ; N/A          ; Licensed     ; |DE10_Standard_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                              ;
; Altera ; Signal Tap          ; N/A     ; N/A          ; Licensed     ; |DE10_Standard_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                              ;
; Altera ; Signal Tap          ; N/A     ; N/A          ; Licensed     ; |DE10_Standard_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                              ;
; Altera ; Signal Tap          ; N/A     ; N/A          ; Licensed     ; |DE10_Standard_golden_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                              ;
; Altera ; altera_pll          ; 20.1    ; N/A          ; N/A          ; |DE10_Standard_golden_top|sys_pll:sys_pll_inst                                                                                                                                                                                                                                                ; ip_cores/sys_pll/sys_pll.v                   ;
; Altera ; LPM_MUX             ; 20.1    ; N/A          ; N/A          ; |DE10_Standard_golden_top|video_selector:video_selector_inst                                                                                                                                                                                                                                  ; ip_cores/video_selector/video_selector.v     ;
; Altera ; altera_pll_reconfig ; 20.1    ; N/A          ; N/A          ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst                                                                                                                                                                                                                 ; ip_cores/vpg_pll_reconfig/vpg_pll_reconfig.v ;
; Altera ; altera_pll          ; 20.1    ; N/A          ; N/A          ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll:vpg_pll_inst                                                                                                                                                                                                                                   ; ip_cores/vpg_pll/vpg_pll.v                   ;
+--------+---------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|current_state ;
+----------------------------+--------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; current_state.IDLE ; current_state.LOCKED ; current_state.WAIT_ON_LOCK                                                                                                                                          ;
+----------------------------+--------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; current_state.IDLE         ; 0                  ; 0                    ; 0                                                                                                                                                                   ;
; current_state.WAIT_ON_LOCK ; 1                  ; 0                    ; 1                                                                                                                                                                   ;
; current_state.LOCKED       ; 1                  ; 1                    ; 0                                                                                                                                                                   ;
+----------------------------+--------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|current_read_state ;
+-----------------------------------+-----------------------------------+-------------------------+------------------------------+------------------------------------------------------------------------------------------------------------------+
; Name                              ; current_read_state.READ_POST_WAIT ; current_read_state.READ ; current_read_state.READ_WAIT ; current_read_state.READ_IDLE                                                                                     ;
+-----------------------------------+-----------------------------------+-------------------------+------------------------------+------------------------------------------------------------------------------------------------------------------+
; current_read_state.READ_IDLE      ; 0                                 ; 0                       ; 0                            ; 0                                                                                                                ;
; current_read_state.READ_WAIT      ; 0                                 ; 0                       ; 1                            ; 1                                                                                                                ;
; current_read_state.READ           ; 0                                 ; 1                       ; 0                            ; 1                                                                                                                ;
; current_read_state.READ_POST_WAIT ; 1                                 ; 0                       ; 0                            ; 1                                                                                                                ;
+-----------------------------------+-----------------------------------+-------------------------+------------------------------+------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|operation_address                                                                                       ;
+----------------------------------+----------------------------------+------------------------------+---------------------------+---------------------------+----------------------------------+-------------------------+-------------------------+--------------------------+-----------------------------+---------------------------+
; Name                             ; operation_address.CP_CURRENT_REG ; operation_address.BWCTRL_REG ; operation_address.DSM_REG ; operation_address.DPS_REG ; operation_address.C_COUNTERS_REG ; operation_address.M_REG ; operation_address.N_REG ; operation_address.000000 ; operation_address.ANY_DPRIO ; operation_address.VCO_REG ;
+----------------------------------+----------------------------------+------------------------------+---------------------------+---------------------------+----------------------------------+-------------------------+-------------------------+--------------------------+-----------------------------+---------------------------+
; operation_address.000000         ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 0                        ; 0                           ; 0                         ;
; operation_address.N_REG          ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 1                       ; 1                        ; 0                           ; 0                         ;
; operation_address.M_REG          ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 1                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.C_COUNTERS_REG ; 0                                ; 0                            ; 0                         ; 0                         ; 1                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.DPS_REG        ; 0                                ; 0                            ; 0                         ; 1                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.DSM_REG        ; 0                                ; 0                            ; 1                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.BWCTRL_REG     ; 0                                ; 1                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.CP_CURRENT_REG ; 1                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.VCO_REG        ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 1                         ;
; operation_address.ANY_DPRIO      ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 1                           ; 0                         ;
+----------------------------------+----------------------------------+------------------------------+---------------------------+---------------------------+----------------------------------+-------------------------+-------------------------+--------------------------+-----------------------------+---------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dprio_cur_state                                                                            ;
+----------------------------+----------------------------+---------------------+----------------------+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------------+
; Name                       ; dprio_cur_state.DPRIO_DONE ; dprio_cur_state.TEN ; dprio_cur_state.NINE ; dprio_cur_state.EIGHT ; dprio_cur_state.SEVEN ; dprio_cur_state.SIX ; dprio_cur_state.FIVE ; dprio_cur_state.FOUR ; dprio_cur_state.THREE ; dprio_cur_state.TWO ; dprio_cur_state.ONE ; dprio_cur_state.DPRIO_IDLE ;
+----------------------------+----------------------------+---------------------+----------------------+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------------+
; dprio_cur_state.DPRIO_IDLE ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                          ;
; dprio_cur_state.ONE        ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 1                   ; 1                          ;
; dprio_cur_state.TWO        ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 1                   ; 0                   ; 1                          ;
; dprio_cur_state.THREE      ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 1                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.FOUR       ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 1                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.FIVE       ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 1                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.SIX        ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 1                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.SEVEN      ; 0                          ; 0                   ; 0                    ; 0                     ; 1                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.EIGHT      ; 0                          ; 0                   ; 0                    ; 1                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.NINE       ; 0                          ; 0                   ; 1                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.TEN        ; 0                          ; 1                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.DPRIO_DONE ; 1                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
+----------------------------+----------------------------+---------------------+----------------------+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state ;
+------------------------------------------+-------------------------------+------------------------------------------+-------------------------------------+-----------------------------+---------------------------------------+-----------------------------------------------------+
; Name                                     ; dps_current_state.DPS_CHANGED ; dps_current_state.DPS_WAIT_DPRIO_WRITING ; dps_current_state.DPS_WAIT_PHASE_EN ; dps_current_state.DPS_START ; dps_current_state.DPS_WAIT_PHASE_DONE ; dps_current_state.DPS_DONE                          ;
+------------------------------------------+-------------------------------+------------------------------------------+-------------------------------------+-----------------------------+---------------------------------------+-----------------------------------------------------+
; dps_current_state.DPS_DONE               ; 0                             ; 0                                        ; 0                                   ; 0                           ; 0                                     ; 0                                                   ;
; dps_current_state.DPS_WAIT_PHASE_DONE    ; 0                             ; 0                                        ; 0                                   ; 0                           ; 1                                     ; 1                                                   ;
; dps_current_state.DPS_START              ; 0                             ; 0                                        ; 0                                   ; 1                           ; 0                                     ; 1                                                   ;
; dps_current_state.DPS_WAIT_PHASE_EN      ; 0                             ; 0                                        ; 1                                   ; 0                           ; 0                                     ; 1                                                   ;
; dps_current_state.DPS_WAIT_DPRIO_WRITING ; 0                             ; 1                                        ; 0                                   ; 0                           ; 0                                     ; 1                                                   ;
; dps_current_state.DPS_CHANGED            ; 1                             ; 0                                        ; 0                                   ; 0                           ; 0                                     ; 1                                                   ;
+------------------------------------------+-------------------------------+------------------------------------------+-------------------------------------+-----------------------------+---------------------------------------+-----------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------+------------------------+--------------------------------+---------------------------------+------------------------------+-------------------------------+---------------------------+-------------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------------------------+---------------------------------+---------------------------------+------------------------------+-------------------------------+-------------------------------+------------------------------------+-------------------------------------+-------------------------------------+-----------------------------------+------------------------------+--------------------------+----------------------------+----------------------------+--------------------------------+----------------------------------+-------------------------+--------------------------------+-------------------------+----------------------------+-------------------------------+--------------------------+---------------------------------+--------------------------+-----------------------------+-----------------------+
; Name                                ; mif_curstate.SET_INDEX ; mif_curstate.SET_DATA_ADDR_DLY ; mif_curstate.MIF_STREAMING_DONE ; mif_curstate.WAIT_FINAL_MODE ; mif_curstate.WRITE_FINAL_MODE ; mif_curstate.SET_MODE_REG ; mif_curstate.WAIT_DONE_SIGNAL ; mif_curstate.START_RECONFIG_DELAY2 ; mif_curstate.START_RECONFIG_DELAY ; mif_curstate.START_RECONFIG_CHANGE ; mif_curstate.DECREMENT_DPS_NUM ; mif_curstate.WRITE_DPS_SETTINGS ; mif_curstate.CHECK_DPS_SETTINGS ; mif_curstate.DECREMENT_C_NUM ; mif_curstate.WRITE_C_SETTINGS ; mif_curstate.CHECK_C_SETTINGS ; mif_curstate.DECREMENT_SETTING_NUM ; mif_curstate.WRITE_RECONFIG_SETTING ; mif_curstate.CHECK_RECONFIG_SETTING ; mif_curstate.INIT_RECONFIG_PARAMS ; mif_curstate.WAIT_WRITE_MODE ; mif_curstate.SET_WR_MODE ; mif_curstate.SAVE_MODE_REG ; mif_curstate.WAIT_MODE_REG ; mif_curstate.SET_MODE_REG_INFO ; mif_curstate.CHANGE_SETTINGS_REG ; mif_curstate.STORE_DATA ; mif_curstate.WAIT_FOR_ROM_DATA ; mif_curstate.FETCH_DATA ; mif_curstate.SET_DATA_ADDR ; mif_curstate.DECODE_ROM_INSTR ; mif_curstate.STORE_INSTR ; mif_curstate.WAIT_FOR_ROM_INSTR ; mif_curstate.FETCH_INSTR ; mif_curstate.SET_INSTR_ADDR ; mif_curstate.MIF_IDLE ;
+-------------------------------------+------------------------+--------------------------------+---------------------------------+------------------------------+-------------------------------+---------------------------+-------------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------------------------+---------------------------------+---------------------------------+------------------------------+-------------------------------+-------------------------------+------------------------------------+-------------------------------------+-------------------------------------+-----------------------------------+------------------------------+--------------------------+----------------------------+----------------------------+--------------------------------+----------------------------------+-------------------------+--------------------------------+-------------------------+----------------------------+-------------------------------+--------------------------+---------------------------------+--------------------------+-----------------------------+-----------------------+
; mif_curstate.MIF_IDLE               ; 0                      ; 0                              ; 0                               ; 0                            ; 0                             ; 0                         ; 0                             ; 0                                  ; 0                                 ; 0                                  ; 0                              ; 0                               ; 0                               ; 0                            ; 0                             ; 0                             ; 0                                  ; 0                                   ; 0                                   ; 0                                 ; 0                            ; 0                        ; 0                          ; 0                          ; 0                              ; 0                                ; 0                       ; 0                              ; 0                       ; 0                          ; 0                             ; 0                        ; 0                               ; 0                        ; 0                           ; 0                     ;
; mif_curstate.SET_INSTR_ADDR         ; 0                      ; 0                              ; 0                               ; 0                            ; 0                             ; 0                         ; 0                             ; 0                                  ; 0                                 ; 0                                  ; 0                              ; 0                               ; 0                               ; 0                            ; 0                             ; 0                             ; 0                                  ; 0                                   ; 0                                   ; 0                                 ; 0                            ; 0                        ; 0                          ; 0                          ; 0                              ; 0                                ; 0                       ; 0                              ; 0                       ; 0                          ; 0                             ; 0                        ; 0                               ; 0                        ; 1                           ; 1                     ;
; mif_curstate.FETCH_INSTR            ; 0                      ; 0                              ; 0                               ; 0                            ; 0                             ; 0                         ; 0                             ; 0                                  ; 0                                 ; 0                                  ; 0                              ; 0                               ; 0                               ; 0                            ; 0                             ; 0                             ; 0                                  ; 0                                   ; 0                                   ; 0                                 ; 0                            ; 0                        ; 0                          ; 0                          ; 0                              ; 0                                ; 0                       ; 0                              ; 0                       ; 0                          ; 0                             ; 0                        ; 0                               ; 1                        ; 0                           ; 1                     ;
; mif_curstate.WAIT_FOR_ROM_INSTR     ; 0                      ; 0                              ; 0                               ; 0                            ; 0                             ; 0                         ; 0                             ; 0                                  ; 0                                 ; 0                                  ; 0                              ; 0                               ; 0                               ; 0                            ; 0                             ; 0                             ; 0                                  ; 0                                   ; 0                                   ; 0                                 ; 0                            ; 0                        ; 0                          ; 0                          ; 0                              ; 0                                ; 0                       ; 0                              ; 0                       ; 0                          ; 0                             ; 0                        ; 1                               ; 0                        ; 0                           ; 1                     ;
; mif_curstate.STORE_INSTR            ; 0                      ; 0                              ; 0                               ; 0                            ; 0                             ; 0                         ; 0                             ; 0                                  ; 0                                 ; 0                                  ; 0                              ; 0                               ; 0                               ; 0                            ; 0                             ; 0                             ; 0                                  ; 0                                   ; 0                                   ; 0                                 ; 0                            ; 0                        ; 0                          ; 0                          ; 0                              ; 0                                ; 0                       ; 0                              ; 0                       ; 0                          ; 0                             ; 1                        ; 0                               ; 0                        ; 0                           ; 1                     ;
; mif_curstate.DECODE_ROM_INSTR       ; 0                      ; 0                              ; 0                               ; 0                            ; 0                             ; 0                         ; 0                             ; 0                                  ; 0                                 ; 0                                  ; 0                              ; 0                               ; 0                               ; 0                            ; 0                             ; 0                             ; 0                                  ; 0                                   ; 0                                   ; 0                                 ; 0                            ; 0                        ; 0                          ; 0                          ; 0                              ; 0                                ; 0                       ; 0                              ; 0                       ; 0                          ; 1                             ; 0                        ; 0                               ; 0                        ; 0                           ; 1                     ;
; mif_curstate.SET_DATA_ADDR          ; 0                      ; 0                              ; 0                               ; 0                            ; 0                             ; 0                         ; 0                             ; 0                                  ; 0                                 ; 0                                  ; 0                              ; 0                               ; 0                               ; 0                            ; 0                             ; 0                             ; 0                                  ; 0                                   ; 0                                   ; 0                                 ; 0                            ; 0                        ; 0                          ; 0                          ; 0                              ; 0                                ; 0                       ; 0                              ; 0                       ; 1                          ; 0                             ; 0                        ; 0                               ; 0                        ; 0                           ; 1                     ;
; mif_curstate.FETCH_DATA             ; 0                      ; 0                              ; 0                               ; 0                            ; 0                             ; 0                         ; 0                             ; 0                                  ; 0                                 ; 0                                  ; 0                              ; 0                               ; 0                               ; 0                            ; 0                             ; 0                             ; 0                                  ; 0                                   ; 0                                   ; 0                                 ; 0                            ; 0                        ; 0                          ; 0                          ; 0                              ; 0                                ; 0                       ; 0                              ; 1                       ; 0                          ; 0                             ; 0                        ; 0                               ; 0                        ; 0                           ; 1                     ;
; mif_curstate.WAIT_FOR_ROM_DATA      ; 0                      ; 0                              ; 0                               ; 0                            ; 0                             ; 0                         ; 0                             ; 0                                  ; 0                                 ; 0                                  ; 0                              ; 0                               ; 0                               ; 0                            ; 0                             ; 0                             ; 0                                  ; 0                                   ; 0                                   ; 0                                 ; 0                            ; 0                        ; 0                          ; 0                          ; 0                              ; 0                                ; 0                       ; 1                              ; 0                       ; 0                          ; 0                             ; 0                        ; 0                               ; 0                        ; 0                           ; 1                     ;
; mif_curstate.STORE_DATA             ; 0                      ; 0                              ; 0                               ; 0                            ; 0                             ; 0                         ; 0                             ; 0                                  ; 0                                 ; 0                                  ; 0                              ; 0                               ; 0                               ; 0                            ; 0                             ; 0                             ; 0                                  ; 0                                   ; 0                                   ; 0                                 ; 0                            ; 0                        ; 0                          ; 0                          ; 0                              ; 0                                ; 1                       ; 0                              ; 0                       ; 0                          ; 0                             ; 0                        ; 0                               ; 0                        ; 0                           ; 1                     ;
; mif_curstate.CHANGE_SETTINGS_REG    ; 0                      ; 0                              ; 0                               ; 0                            ; 0                             ; 0                         ; 0                             ; 0                                  ; 0                                 ; 0                                  ; 0                              ; 0                               ; 0                               ; 0                            ; 0                             ; 0                             ; 0                                  ; 0                                   ; 0                                   ; 0                                 ; 0                            ; 0                        ; 0                          ; 0                          ; 0                              ; 1                                ; 0                       ; 0                              ; 0                       ; 0                          ; 0                             ; 0                        ; 0                               ; 0                        ; 0                           ; 1                     ;
; mif_curstate.SET_MODE_REG_INFO      ; 0                      ; 0                              ; 0                               ; 0                            ; 0                             ; 0                         ; 0                             ; 0                                  ; 0                                 ; 0                                  ; 0                              ; 0                               ; 0                               ; 0                            ; 0                             ; 0                             ; 0                                  ; 0                                   ; 0                                   ; 0                                 ; 0                            ; 0                        ; 0                          ; 0                          ; 1                              ; 0                                ; 0                       ; 0                              ; 0                       ; 0                          ; 0                             ; 0                        ; 0                               ; 0                        ; 0                           ; 1                     ;
; mif_curstate.WAIT_MODE_REG          ; 0                      ; 0                              ; 0                               ; 0                            ; 0                             ; 0                         ; 0                             ; 0                                  ; 0                                 ; 0                                  ; 0                              ; 0                               ; 0                               ; 0                            ; 0                             ; 0                             ; 0                                  ; 0                                   ; 0                                   ; 0                                 ; 0                            ; 0                        ; 0                          ; 1                          ; 0                              ; 0                                ; 0                       ; 0                              ; 0                       ; 0                          ; 0                             ; 0                        ; 0                               ; 0                        ; 0                           ; 1                     ;
; mif_curstate.SAVE_MODE_REG          ; 0                      ; 0                              ; 0                               ; 0                            ; 0                             ; 0                         ; 0                             ; 0                                  ; 0                                 ; 0                                  ; 0                              ; 0                               ; 0                               ; 0                            ; 0                             ; 0                             ; 0                                  ; 0                                   ; 0                                   ; 0                                 ; 0                            ; 0                        ; 1                          ; 0                          ; 0                              ; 0                                ; 0                       ; 0                              ; 0                       ; 0                          ; 0                             ; 0                        ; 0                               ; 0                        ; 0                           ; 1                     ;
; mif_curstate.SET_WR_MODE            ; 0                      ; 0                              ; 0                               ; 0                            ; 0                             ; 0                         ; 0                             ; 0                                  ; 0                                 ; 0                                  ; 0                              ; 0                               ; 0                               ; 0                            ; 0                             ; 0                             ; 0                                  ; 0                                   ; 0                                   ; 0                                 ; 0                            ; 1                        ; 0                          ; 0                          ; 0                              ; 0                                ; 0                       ; 0                              ; 0                       ; 0                          ; 0                             ; 0                        ; 0                               ; 0                        ; 0                           ; 1                     ;
; mif_curstate.WAIT_WRITE_MODE        ; 0                      ; 0                              ; 0                               ; 0                            ; 0                             ; 0                         ; 0                             ; 0                                  ; 0                                 ; 0                                  ; 0                              ; 0                               ; 0                               ; 0                            ; 0                             ; 0                             ; 0                                  ; 0                                   ; 0                                   ; 0                                 ; 1                            ; 0                        ; 0                          ; 0                          ; 0                              ; 0                                ; 0                       ; 0                              ; 0                       ; 0                          ; 0                             ; 0                        ; 0                               ; 0                        ; 0                           ; 1                     ;
; mif_curstate.INIT_RECONFIG_PARAMS   ; 0                      ; 0                              ; 0                               ; 0                            ; 0                             ; 0                         ; 0                             ; 0                                  ; 0                                 ; 0                                  ; 0                              ; 0                               ; 0                               ; 0                            ; 0                             ; 0                             ; 0                                  ; 0                                   ; 0                                   ; 1                                 ; 0                            ; 0                        ; 0                          ; 0                          ; 0                              ; 0                                ; 0                       ; 0                              ; 0                       ; 0                          ; 0                             ; 0                        ; 0                               ; 0                        ; 0                           ; 1                     ;
; mif_curstate.CHECK_RECONFIG_SETTING ; 0                      ; 0                              ; 0                               ; 0                            ; 0                             ; 0                         ; 0                             ; 0                                  ; 0                                 ; 0                                  ; 0                              ; 0                               ; 0                               ; 0                            ; 0                             ; 0                             ; 0                                  ; 0                                   ; 1                                   ; 0                                 ; 0                            ; 0                        ; 0                          ; 0                          ; 0                              ; 0                                ; 0                       ; 0                              ; 0                       ; 0                          ; 0                             ; 0                        ; 0                               ; 0                        ; 0                           ; 1                     ;
; mif_curstate.WRITE_RECONFIG_SETTING ; 0                      ; 0                              ; 0                               ; 0                            ; 0                             ; 0                         ; 0                             ; 0                                  ; 0                                 ; 0                                  ; 0                              ; 0                               ; 0                               ; 0                            ; 0                             ; 0                             ; 0                                  ; 1                                   ; 0                                   ; 0                                 ; 0                            ; 0                        ; 0                          ; 0                          ; 0                              ; 0                                ; 0                       ; 0                              ; 0                       ; 0                          ; 0                             ; 0                        ; 0                               ; 0                        ; 0                           ; 1                     ;
; mif_curstate.DECREMENT_SETTING_NUM  ; 0                      ; 0                              ; 0                               ; 0                            ; 0                             ; 0                         ; 0                             ; 0                                  ; 0                                 ; 0                                  ; 0                              ; 0                               ; 0                               ; 0                            ; 0                             ; 0                             ; 1                                  ; 0                                   ; 0                                   ; 0                                 ; 0                            ; 0                        ; 0                          ; 0                          ; 0                              ; 0                                ; 0                       ; 0                              ; 0                       ; 0                          ; 0                             ; 0                        ; 0                               ; 0                        ; 0                           ; 1                     ;
; mif_curstate.CHECK_C_SETTINGS       ; 0                      ; 0                              ; 0                               ; 0                            ; 0                             ; 0                         ; 0                             ; 0                                  ; 0                                 ; 0                                  ; 0                              ; 0                               ; 0                               ; 0                            ; 0                             ; 1                             ; 0                                  ; 0                                   ; 0                                   ; 0                                 ; 0                            ; 0                        ; 0                          ; 0                          ; 0                              ; 0                                ; 0                       ; 0                              ; 0                       ; 0                          ; 0                             ; 0                        ; 0                               ; 0                        ; 0                           ; 1                     ;
; mif_curstate.WRITE_C_SETTINGS       ; 0                      ; 0                              ; 0                               ; 0                            ; 0                             ; 0                         ; 0                             ; 0                                  ; 0                                 ; 0                                  ; 0                              ; 0                               ; 0                               ; 0                            ; 1                             ; 0                             ; 0                                  ; 0                                   ; 0                                   ; 0                                 ; 0                            ; 0                        ; 0                          ; 0                          ; 0                              ; 0                                ; 0                       ; 0                              ; 0                       ; 0                          ; 0                             ; 0                        ; 0                               ; 0                        ; 0                           ; 1                     ;
; mif_curstate.DECREMENT_C_NUM        ; 0                      ; 0                              ; 0                               ; 0                            ; 0                             ; 0                         ; 0                             ; 0                                  ; 0                                 ; 0                                  ; 0                              ; 0                               ; 0                               ; 1                            ; 0                             ; 0                             ; 0                                  ; 0                                   ; 0                                   ; 0                                 ; 0                            ; 0                        ; 0                          ; 0                          ; 0                              ; 0                                ; 0                       ; 0                              ; 0                       ; 0                          ; 0                             ; 0                        ; 0                               ; 0                        ; 0                           ; 1                     ;
; mif_curstate.CHECK_DPS_SETTINGS     ; 0                      ; 0                              ; 0                               ; 0                            ; 0                             ; 0                         ; 0                             ; 0                                  ; 0                                 ; 0                                  ; 0                              ; 0                               ; 1                               ; 0                            ; 0                             ; 0                             ; 0                                  ; 0                                   ; 0                                   ; 0                                 ; 0                            ; 0                        ; 0                          ; 0                          ; 0                              ; 0                                ; 0                       ; 0                              ; 0                       ; 0                          ; 0                             ; 0                        ; 0                               ; 0                        ; 0                           ; 1                     ;
; mif_curstate.WRITE_DPS_SETTINGS     ; 0                      ; 0                              ; 0                               ; 0                            ; 0                             ; 0                         ; 0                             ; 0                                  ; 0                                 ; 0                                  ; 0                              ; 1                               ; 0                               ; 0                            ; 0                             ; 0                             ; 0                                  ; 0                                   ; 0                                   ; 0                                 ; 0                            ; 0                        ; 0                          ; 0                          ; 0                              ; 0                                ; 0                       ; 0                              ; 0                       ; 0                          ; 0                             ; 0                        ; 0                               ; 0                        ; 0                           ; 1                     ;
; mif_curstate.DECREMENT_DPS_NUM      ; 0                      ; 0                              ; 0                               ; 0                            ; 0                             ; 0                         ; 0                             ; 0                                  ; 0                                 ; 0                                  ; 1                              ; 0                               ; 0                               ; 0                            ; 0                             ; 0                             ; 0                                  ; 0                                   ; 0                                   ; 0                                 ; 0                            ; 0                        ; 0                          ; 0                          ; 0                              ; 0                                ; 0                       ; 0                              ; 0                       ; 0                          ; 0                             ; 0                        ; 0                               ; 0                        ; 0                           ; 1                     ;
; mif_curstate.START_RECONFIG_CHANGE  ; 0                      ; 0                              ; 0                               ; 0                            ; 0                             ; 0                         ; 0                             ; 0                                  ; 0                                 ; 1                                  ; 0                              ; 0                               ; 0                               ; 0                            ; 0                             ; 0                             ; 0                                  ; 0                                   ; 0                                   ; 0                                 ; 0                            ; 0                        ; 0                          ; 0                          ; 0                              ; 0                                ; 0                       ; 0                              ; 0                       ; 0                          ; 0                             ; 0                        ; 0                               ; 0                        ; 0                           ; 1                     ;
; mif_curstate.START_RECONFIG_DELAY   ; 0                      ; 0                              ; 0                               ; 0                            ; 0                             ; 0                         ; 0                             ; 0                                  ; 1                                 ; 0                                  ; 0                              ; 0                               ; 0                               ; 0                            ; 0                             ; 0                             ; 0                                  ; 0                                   ; 0                                   ; 0                                 ; 0                            ; 0                        ; 0                          ; 0                          ; 0                              ; 0                                ; 0                       ; 0                              ; 0                       ; 0                          ; 0                             ; 0                        ; 0                               ; 0                        ; 0                           ; 1                     ;
; mif_curstate.START_RECONFIG_DELAY2  ; 0                      ; 0                              ; 0                               ; 0                            ; 0                             ; 0                         ; 0                             ; 1                                  ; 0                                 ; 0                                  ; 0                              ; 0                               ; 0                               ; 0                            ; 0                             ; 0                             ; 0                                  ; 0                                   ; 0                                   ; 0                                 ; 0                            ; 0                        ; 0                          ; 0                          ; 0                              ; 0                                ; 0                       ; 0                              ; 0                       ; 0                          ; 0                             ; 0                        ; 0                               ; 0                        ; 0                           ; 1                     ;
; mif_curstate.WAIT_DONE_SIGNAL       ; 0                      ; 0                              ; 0                               ; 0                            ; 0                             ; 0                         ; 1                             ; 0                                  ; 0                                 ; 0                                  ; 0                              ; 0                               ; 0                               ; 0                            ; 0                             ; 0                             ; 0                                  ; 0                                   ; 0                                   ; 0                                 ; 0                            ; 0                        ; 0                          ; 0                          ; 0                              ; 0                                ; 0                       ; 0                              ; 0                       ; 0                          ; 0                             ; 0                        ; 0                               ; 0                        ; 0                           ; 1                     ;
; mif_curstate.SET_MODE_REG           ; 0                      ; 0                              ; 0                               ; 0                            ; 0                             ; 1                         ; 0                             ; 0                                  ; 0                                 ; 0                                  ; 0                              ; 0                               ; 0                               ; 0                            ; 0                             ; 0                             ; 0                                  ; 0                                   ; 0                                   ; 0                                 ; 0                            ; 0                        ; 0                          ; 0                          ; 0                              ; 0                                ; 0                       ; 0                              ; 0                       ; 0                          ; 0                             ; 0                        ; 0                               ; 0                        ; 0                           ; 1                     ;
; mif_curstate.WRITE_FINAL_MODE       ; 0                      ; 0                              ; 0                               ; 0                            ; 1                             ; 0                         ; 0                             ; 0                                  ; 0                                 ; 0                                  ; 0                              ; 0                               ; 0                               ; 0                            ; 0                             ; 0                             ; 0                                  ; 0                                   ; 0                                   ; 0                                 ; 0                            ; 0                        ; 0                          ; 0                          ; 0                              ; 0                                ; 0                       ; 0                              ; 0                       ; 0                          ; 0                             ; 0                        ; 0                               ; 0                        ; 0                           ; 1                     ;
; mif_curstate.WAIT_FINAL_MODE        ; 0                      ; 0                              ; 0                               ; 1                            ; 0                             ; 0                         ; 0                             ; 0                                  ; 0                                 ; 0                                  ; 0                              ; 0                               ; 0                               ; 0                            ; 0                             ; 0                             ; 0                                  ; 0                                   ; 0                                   ; 0                                 ; 0                            ; 0                        ; 0                          ; 0                          ; 0                              ; 0                                ; 0                       ; 0                              ; 0                       ; 0                          ; 0                             ; 0                        ; 0                               ; 0                        ; 0                           ; 1                     ;
; mif_curstate.MIF_STREAMING_DONE     ; 0                      ; 0                              ; 1                               ; 0                            ; 0                             ; 0                         ; 0                             ; 0                                  ; 0                                 ; 0                                  ; 0                              ; 0                               ; 0                               ; 0                            ; 0                             ; 0                             ; 0                                  ; 0                                   ; 0                                   ; 0                                 ; 0                            ; 0                        ; 0                          ; 0                          ; 0                              ; 0                                ; 0                       ; 0                              ; 0                       ; 0                          ; 0                             ; 0                        ; 0                               ; 0                        ; 0                           ; 1                     ;
; mif_curstate.SET_DATA_ADDR_DLY      ; 0                      ; 1                              ; 0                               ; 0                            ; 0                             ; 0                         ; 0                             ; 0                                  ; 0                                 ; 0                                  ; 0                              ; 0                               ; 0                               ; 0                            ; 0                             ; 0                             ; 0                                  ; 0                                   ; 0                                   ; 0                                 ; 0                            ; 0                        ; 0                          ; 0                          ; 0                              ; 0                                ; 0                       ; 0                              ; 0                       ; 0                          ; 0                             ; 0                        ; 0                               ; 0                        ; 0                           ; 1                     ;
; mif_curstate.SET_INDEX              ; 1                      ; 0                              ; 0                               ; 0                            ; 0                             ; 0                         ; 0                             ; 0                                  ; 0                                 ; 0                                  ; 0                              ; 0                               ; 0                               ; 0                            ; 0                             ; 0                             ; 0                                  ; 0                                   ; 0                                   ; 0                                 ; 0                            ; 0                        ; 0                          ; 0                          ; 0                              ; 0                                ; 0                       ; 0                              ; 0                       ; 0                          ; 0                             ; 0                        ; 0                               ; 0                        ; 0                           ; 1                     ;
+-------------------------------------+------------------------+--------------------------------+---------------------------------+------------------------------+-------------------------------+---------------------------+-------------------------------+------------------------------------+-----------------------------------+------------------------------------+--------------------------------+---------------------------------+---------------------------------+------------------------------+-------------------------------+-------------------------------+------------------------------------+-------------------------------------+-------------------------------------+-----------------------------------+------------------------------+--------------------------+----------------------------+----------------------------+--------------------------------+----------------------------------+-------------------------+--------------------------------+-------------------------+----------------------------+-------------------------------+--------------------------+---------------------------------+--------------------------+-----------------------------+-----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state                                                                                   ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+
; Name                               ; dps_current_state.PHASE_DONE_LOW_0 ; dps_current_state.PHASE_DONE_LOW_4 ; dps_current_state.PHASE_DONE_LOW_3 ; dps_current_state.PHASE_DONE_LOW_2 ; dps_current_state.PHASE_DONE_LOW_1 ; dps_current_state.PHASE_DONE_HIGH ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+
; dps_current_state.PHASE_DONE_HIGH  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                 ;
; dps_current_state.PHASE_DONE_LOW_1 ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_2 ; 0                                  ; 0                                  ; 0                                  ; 1                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_3 ; 0                                  ; 0                                  ; 1                                  ; 0                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_4 ; 0                                  ; 1                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_0 ; 1                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                 ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |DE10_Standard_golden_top|vpg:vpg_inst|config_state           ;
+-------------------+-------------------+-------------------+-------------------+
; Name              ; config_state.0010 ; config_state.0000 ; config_state.0011 ;
+-------------------+-------------------+-------------------+-------------------+
; config_state.0000 ; 0                 ; 0                 ; 0                 ;
; config_state.0010 ; 1                 ; 1                 ; 0                 ;
; config_state.0011 ; 0                 ; 1                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Standard_golden_top|vpg:vpg_inst|verilog_state_machine:vpg_pll_cnfg_mngr|state                                   ;
+--------------------------+--------------------------+------------------------+-----------------+-----------------+---------------------+
; Name                     ; state.CONF_PLL_IN_CHANGE ; state.CONF_CHANGE_MODE ; state.CONF_INIT ; state.CONF_NONE ; state.CONF_PLL_DONE ;
+--------------------------+--------------------------+------------------------+-----------------+-----------------+---------------------+
; state.CONF_NONE          ; 0                        ; 0                      ; 0               ; 0               ; 0                   ;
; state.CONF_INIT          ; 0                        ; 0                      ; 1               ; 1               ; 0                   ;
; state.CONF_CHANGE_MODE   ; 0                        ; 1                      ; 0               ; 1               ; 0                   ;
; state.CONF_PLL_IN_CHANGE ; 1                        ; 0                      ; 0               ; 1               ; 0                   ;
; state.CONF_PLL_DONE      ; 0                        ; 0                      ; 0               ; 1               ; 1                   ;
+--------------------------+--------------------------+------------------------+-----------------+-----------------+---------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Standard_golden_top|sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state                                                                                                ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+
; Name                               ; dps_current_state.PHASE_DONE_LOW_0 ; dps_current_state.PHASE_DONE_LOW_4 ; dps_current_state.PHASE_DONE_LOW_3 ; dps_current_state.PHASE_DONE_LOW_2 ; dps_current_state.PHASE_DONE_LOW_1 ; dps_current_state.PHASE_DONE_HIGH ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+
; dps_current_state.PHASE_DONE_HIGH  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                 ;
; dps_current_state.PHASE_DONE_LOW_1 ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_2 ; 0                                  ; 0                                  ; 0                                  ; 1                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_3 ; 0                                  ; 0                                  ; 1                                  ; 0                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_4 ; 0                                  ; 1                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_0 ; 1                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                 ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                     ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|usr_cnt_sel[0]                                               ; yes                                                              ; yes                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|usr_cnt_sel[1]                                               ; yes                                                              ; yes                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|usr_cnt_sel[2]                                               ; yes                                                              ; yes                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|usr_cnt_sel[3]                                               ; yes                                                              ; yes                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|usr_cnt_sel[4]                                               ; yes                                                              ; yes                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst|dreg[1] ; yes                                                              ; yes                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst|dreg[0] ; yes                                                              ; yes                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst|din_s1  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 8                                                                                                                                                                                                          ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                 ; Reason for Removal                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; vpg:vpg_inst|v_bporch[6]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                             ;
; vpg:vpg_inst|frame_interlaced                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                             ;
; vpg:vpg_inst|vs_polarity                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                             ;
; vpg:vpg_inst|hs_polarity                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                             ;
; vpg:vpg_inst|v_bporch[7..11]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; vpg:vpg_inst|v_sync[3..11]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                             ;
; vpg:vpg_inst|v_fporch[4..11]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; vpg:vpg_inst|v_disp[0..2,11]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; vpg:vpg_inst|h_bporch[0,1,9..11]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                             ;
; vpg:vpg_inst|h_sync[0,8..11]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; vpg:vpg_inst|h_fporch[0..2,7..11]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                             ;
; vpg:vpg_inst|h_disp[0..3,5,11]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                             ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_total_half[11]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                             ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_sync_polarity                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                             ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_sync_polarity                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                             ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_interlaced                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                             ;
; vpg:vpg_inst|verilog_state_machine:vpg_pll_cnfg_mngr|pll_reconfig_addr[0..3,5]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                             ;
; vpg:vpg_inst|verilog_state_machine:vpg_pll_cnfg_mngr|pll_reconfig_write_data[0,9..31]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                             ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|NM28_reconfig.mif_reconfig.user_start                                                                                                       ; Stuck at GND due to stuck port data_in                                             ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_total[0]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                             ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_pixel_start[0,10,11]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                             ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_pixel_end[0]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                             ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_pixel_start[7..11]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                             ;
; vpg:vpg_inst|v_fporch[2]                                                                                                                                                                                                                      ; Merged with vpg:vpg_inst|v_disp[3]                                                 ;
; vpg:vpg_inst|v_disp[4]                                                                                                                                                                                                                        ; Merged with vpg:vpg_inst|h_fporch[6]                                               ;
; vpg:vpg_inst|v_disp[5]                                                                                                                                                                                                                        ; Merged with vpg:vpg_inst|h_disp[9]                                                 ;
; vpg:vpg_inst|v_sync[1]                                                                                                                                                                                                                        ; Merged with vpg:vpg_inst|h_bporch[5]                                               ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_total_half[10]                                                                                                                                                                      ; Merged with vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_total[11]    ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_total_half[9]                                                                                                                                                                       ; Merged with vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_total[10]    ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_total_half[8]                                                                                                                                                                       ; Merged with vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_total[9]     ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_total_half[7]                                                                                                                                                                       ; Merged with vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_total[8]     ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_total_half[6]                                                                                                                                                                       ; Merged with vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_total[7]     ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_total_half[5]                                                                                                                                                                       ; Merged with vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_total[6]     ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_total_half[4]                                                                                                                                                                       ; Merged with vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_total[5]     ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_total_half[3]                                                                                                                                                                       ; Merged with vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_total[4]     ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_total_half[2]                                                                                                                                                                       ; Merged with vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_total[3]     ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_total_half[1]                                                                                                                                                                       ; Merged with vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_total[2]     ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_pixel_start[1]                                                                                                                                                                      ; Merged with vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_pixel_end[1] ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_total[1]                                                                                                                                                                            ; Merged with vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_pixel_end[1] ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_total_half[0]                                                                                                                                                                       ; Merged with vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_pixel_end[1] ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_pixel_start[3]                                                                                                                                                                      ; Merged with vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_pixel_end[3] ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_pixel_start[2]                                                                                                                                                                      ; Merged with vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_pixel_end[2] ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_pixel_start[2]                                                                                                                                                                      ; Merged with vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_pixel_end[2] ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_pixel_start[1]                                                                                                                                                                      ; Merged with vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_pixel_end[1] ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_pixel_start[0]                                                                                                                                                                      ; Merged with vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_pixel_end[0] ;
; vpg:vpg_inst|v_fporch[3]                                                                                                                                                                                                                      ; Merged with vpg:vpg_inst|v_disp[6]                                                 ;
; vpg:vpg_inst|v_sync[0]                                                                                                                                                                                                                        ; Merged with vpg:vpg_inst|v_disp[10]                                                ;
; vpg:vpg_inst|h_sync[1]                                                                                                                                                                                                                        ; Merged with vpg:vpg_inst|h_disp[4]                                                 ;
; vpg:vpg_inst|h_sync[4]                                                                                                                                                                                                                        ; Merged with vpg:vpg_inst|h_bporch[3]                                               ;
; vpg:vpg_inst|v_sync[2]                                                                                                                                                                                                                        ; Merged with vpg:vpg_inst|h_sync[3]                                                 ;
; vpg:vpg_inst|h_sync[2]                                                                                                                                                                                                                        ; Merged with vpg:vpg_inst|h_bporch[2]                                               ;
; vpg:vpg_inst|h_fporch[5]                                                                                                                                                                                                                      ; Merged with vpg:vpg_inst|h_bporch[6]                                               ;
; vpg:vpg_inst|v_fporch[1]                                                                                                                                                                                                                      ; Merged with vpg:vpg_inst|v_bporch[0]                                               ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|manual_dprio_done_q                                      ; Stuck at GND due to stuck port data_in                                             ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_total[2]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                             ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|f0_to_f1                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                             ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_i_odd_frame                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                             ;
; vpg:vpg_inst|h_bporch[5]                                                                                                                                                                                                                      ; Merged with vpg:vpg_inst|v_disp[3]                                                 ;
; vpg:vpg_inst|h_disp[10]                                                                                                                                                                                                                       ; Merged with vpg:vpg_inst|v_disp[6]                                                 ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|current_read_state~2                                     ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|current_read_state~3                                     ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|operation_address~3                                      ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|operation_address~4                                      ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|operation_address~5                                      ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|operation_address~6                                      ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dprio_cur_state~2                                        ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dprio_cur_state~3                                        ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dprio_cur_state~4                                        ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dprio_cur_state~5                                        ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~2 ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~3 ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~4 ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~5 ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~2                               ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~3                               ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~4                               ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~5                               ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~6                               ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~7                               ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~8                               ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~9                               ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~10                              ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~11                              ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~12                              ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~13                              ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~14                              ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~15                              ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~16                              ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~17                              ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~18                              ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~19                              ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~20                              ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~21                              ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~22                              ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~23                              ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~24                              ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~25                              ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~26                              ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~27                              ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~28                              ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~29                              ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~30                              ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~31                              ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~32                              ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate~33                              ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~2                                                                                                         ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~3                                                                                                         ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~4                                                                                                         ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~5                                                                                                         ; Lost fanout                                                                        ;
; vpg:vpg_inst|config_state~8                                                                                                                                                                                                                   ; Lost fanout                                                                        ;
; vpg:vpg_inst|config_state~9                                                                                                                                                                                                                   ; Lost fanout                                                                        ;
; vpg:vpg_inst|verilog_state_machine:vpg_pll_cnfg_mngr|state~8                                                                                                                                                                                  ; Lost fanout                                                                        ;
; vpg:vpg_inst|verilog_state_machine:vpg_pll_cnfg_mngr|state~9                                                                                                                                                                                  ; Lost fanout                                                                        ;
; sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~2                                                                                                                      ; Lost fanout                                                                        ;
; sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~3                                                                                                                      ; Lost fanout                                                                        ;
; sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~4                                                                                                                      ; Lost fanout                                                                        ;
; sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~5                                                                                                                      ; Lost fanout                                                                        ;
; sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_HIGH                                                                                                        ; Stuck at GND due to stuck port clock                                               ;
; sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_1                                                                                                       ; Stuck at GND due to stuck port clock                                               ;
; sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_0                                                                                                       ; Lost fanout                                                                        ;
; sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_2                                                                                                       ; Stuck at GND due to stuck port clock                                               ;
; sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_3                                                                                                       ; Stuck at GND due to stuck port clock                                               ;
; sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_4                                                                                                       ; Stuck at GND due to stuck port clock                                               ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|operation_address.VCO_REG                                ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|operation_address.ANY_DPRIO                              ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|operation_address.000000                                 ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|operation_address.N_REG                                  ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|operation_address.M_REG                                  ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|operation_address.DPS_REG                                ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|operation_address.DSM_REG                                ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|operation_address.BWCTRL_REG                             ; Lost fanout                                                                        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|operation_address.CP_CURRENT_REG                         ; Lost fanout                                                                        ;
; vpg:vpg_inst|h_fporch[4]                                                                                                                                                                                                                      ; Merged with vpg:vpg_inst|h_bporch[8]                                               ;
; vpg:vpg_inst|config_state.0000                                                                                                                                                                                                                ; Lost fanout                                                                        ;
; Total Number of Removed Registers = 209                                                                                                                                                                                                       ;                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                            ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; vpg:vpg_inst|v_bporch[6]                                                                                                                                                                                 ; Stuck at GND              ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_pixel_start[11],                                                                                                                                            ;
;                                                                                                                                                                                                          ; due to stuck port data_in ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_pixel_start[10],                                                                                                                                            ;
;                                                                                                                                                                                                          ;                           ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_pixel_start[9],                                                                                                                                             ;
;                                                                                                                                                                                                          ;                           ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_pixel_start[8],                                                                                                                                             ;
;                                                                                                                                                                                                          ;                           ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_pixel_start[7]                                                                                                                                              ;
; sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_1                                                                  ; Stuck at GND              ; sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_0,                                                                              ;
;                                                                                                                                                                                                          ; due to stuck port clock   ; sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_2,                                                                              ;
;                                                                                                                                                                                                          ;                           ; sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_3,                                                                              ;
;                                                                                                                                                                                                          ;                           ; sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_4                                                                               ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|operation_address~3 ; Lost Fanouts              ; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|operation_address.N_REG,         ;
;                                                                                                                                                                                                          ;                           ; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|operation_address.DSM_REG,       ;
;                                                                                                                                                                                                          ;                           ; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|operation_address.CP_CURRENT_REG ;
; vpg:vpg_inst|h_bporch[0]                                                                                                                                                                                 ; Stuck at GND              ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_pixel_start[11],                                                                                                                                            ;
;                                                                                                                                                                                                          ; due to stuck port data_in ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_pixel_start[10]                                                                                                                                             ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|operation_address~5 ; Lost Fanouts              ; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|operation_address.VCO_REG,       ;
;                                                                                                                                                                                                          ;                           ; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|operation_address.M_REG          ;
; vpg:vpg_inst|frame_interlaced                                                                                                                                                                            ; Stuck at GND              ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_interlaced                                                                                                                                                  ;
;                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                       ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_total_half[11]                                                                                                                                 ; Stuck at GND              ; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_i_odd_frame                                                                                                                                             ;
;                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                       ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|operation_address~4 ; Lost Fanouts              ; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|operation_address.DPS_REG        ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|operation_address~6 ; Lost Fanouts              ; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|operation_address.BWCTRL_REG     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3845  ;
; Number of registers using Synchronous Clear  ; 2917  ;
; Number of registers using Synchronous Load   ; 193   ;
; Number of registers using Asynchronous Clear ; 412   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1139  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_hs                                                                                                                                                                                                                                                                                ; 3       ;
; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_vs                                                                                                                                                                                                                                                                                ; 3       ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_x[0]                                                                                                                                                                                                                                                              ; 6       ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_y[10]                                                                                                                                                                                                                                                             ; 20      ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_y[9]                                                                                                                                                                                                                                                              ; 7       ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_y[5]                                                                                                                                                                                                                                                              ; 5       ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_y[8]                                                                                                                                                                                                                                                              ; 8       ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_y[7]                                                                                                                                                                                                                                                              ; 8       ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_y[6]                                                                                                                                                                                                                                                              ; 7       ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_y[4]                                                                                                                                                                                                                                                              ; 5       ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_y[3]                                                                                                                                                                                                                                                              ; 6       ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_y[2]                                                                                                                                                                                                                                                              ; 5       ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_y[1]                                                                                                                                                                                                                                                              ; 4       ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_y[11]                                                                                                                                                                                                                                                             ; 3       ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_y[0]                                                                                                                                                                                                                                                              ; 3       ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_x[11]                                                                                                                                                                                                                                                             ; 2       ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_x[10]                                                                                                                                                                                                                                                             ; 2       ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_x[9]                                                                                                                                                                                                                                                              ; 2       ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_x[8]                                                                                                                                                                                                                                                              ; 2       ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_x[7]                                                                                                                                                                                                                                                              ; 5       ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_x[6]                                                                                                                                                                                                                                                              ; 5       ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_x[5]                                                                                                                                                                                                                                                              ; 5       ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_x[4]                                                                                                                                                                                                                                                              ; 5       ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_x[3]                                                                                                                                                                                                                                                              ; 5       ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_x[2]                                                                                                                                                                                                                                                              ; 5       ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_x[1]                                                                                                                                                                                                                                                              ; 5       ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|local_reset                                                                                                     ; 64      ;
; vpg_mode_change                                                                                                                                                                                                                                                                                                                 ; 13      ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|mdio_dis                                                                                              ; 1       ;
; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|ser_shift_load                                                                                        ; 1       ;
; debounce_cnt[0]                                                                                                                                                                                                                                                                                                                 ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 44                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|c_cnt_done_q[15]                                            ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][7]                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][2]                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][1]                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][6]                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[4]                               ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][7]                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][2]                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][6]                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][4]                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][0]                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][7]                                        ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][2]                                        ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][7]                                        ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[13]                              ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][5]                                        ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][4]                                        ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[16]                                    ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][3]                                        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|mif_base_addr[1]                                            ;
; 3:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|usr_num_shifts[4]                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|usr_k_value[18]                                             ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[13]                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|usr_cp_current_value[1]                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|usr_bwctrl_value[0]                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[4]                                             ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[2]                                             ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[0]                                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[10]   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[1] ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[2]                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[13]                           ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|usr_cnt_sel[0]                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dprio_cur_state                                             ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|c_cnt_done_d[17]                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|break_loop                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|break_loop                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|break_loop                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|break_loop                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|break_loop                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|break_loop                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|break_loop                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|break_loop                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|break_loop                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|break_loop                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|break_loop                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|break_loop                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|break_loop                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|break_loop                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_address[4]                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dsm_k_ready_false_done_d                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|mif_curstate                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|usr_cnt_sel_1[0]                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dprio_byteen_1[0]                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|bwctrl_done_d                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|break_loop                                                  ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dprio_write_done                                            ;
; 66:1               ; 9 bits    ; 396 LEs       ; 63 LEs               ; 333 LEs                ; No         ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|operation_address                                           ;
; 68:1               ; 4 bits    ; 180 LEs       ; 64 LEs               ; 116 LEs                ; No         ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dprio_address_1[2]                                          ;
; 20:1               ; 15 bits   ; 195 LEs       ; 195 LEs              ; 0 LEs                  ; No         ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|c_cnt_done_d                                                ;
; 39:1               ; 2 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; No         ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[14]                ;
; 63:1               ; 31 bits   ; 1302 LEs      ; 1240 LEs             ; 62 LEs                 ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reconfig_write_data[10]                         ;
; 32:1               ; 33 bits   ; 693 LEs       ; 693 LEs              ; 0 LEs                  ; No         ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|Mux60                                           ;
; 18:1               ; 33 bits   ; 396 LEs       ; 396 LEs              ; 0 LEs                  ; No         ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|Mux11                                           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|reg_mif_base_addr[8]                            ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|NM28_reconfig.mif_reconfig.reconfig_mgmt_writedata[9]                                                                                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|NM28_reconfig.mif_reconfig.reconfig_mgmt_writedata[5]                                                                                          ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE10_Standard_golden_top|debounce_cnt[12]                                                                                                                                                                                                                                 ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[3]                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|timing_change_dur[0]                                                                                                                                                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|c_cntr_number[4]                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|setting_number[0]                               ;
; 6:1                ; 9 bits    ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|rom_addr[0]                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10_Standard_golden_top|vpg:vpg_inst|config_state                                                                                                                                                                                                                        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8]                                                                                                                                                                             ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|h_fporch[6]                                                                                                                                                                                                                         ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[7]                                                                                                                                                                             ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_b[5]                                                                                                                                                                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_r[0]                                                                                                                                                                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_g[0]                                                                                                                                                                                               ;
; 16:1               ; 29 bits   ; 290 LEs       ; 116 LEs              ; 174 LEs                ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|h_disp[4]                                                                                                                                                                                                                           ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_x[4]                                                                                                                                                                               ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |DE10_Standard_golden_top|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_y[8]                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i ;
+------------------------------+-------+------+-------------------------------------------------+
; Assignment                   ; Value ; From ; To                                              ;
+------------------------------+-------+------+-------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[4]                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[4]                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[3]                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[3]                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[2]                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[2]                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[1]                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[1]                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[0]                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[0]                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; gnd                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; gnd                                             ;
+------------------------------+-------+------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 ;
+--------------------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                   ;
+--------------------------------------+-------+------+--------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                    ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                    ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                    ;
+--------------------------------------+-------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 ;
+--------------------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                   ;
+--------------------------------------+-------+------+--------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                    ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                    ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                    ;
+--------------------------------------+-------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 ;
+--------------------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                   ;
+--------------------------------------+-------+------+--------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                    ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                    ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                    ;
+--------------------------------------+-------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 ;
+--------------------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                   ;
+--------------------------------------+-------+------+--------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                    ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                    ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                    ;
+--------------------------------------+-------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 ;
+--------------------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                   ;
+--------------------------------------+-------+------+--------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                    ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                    ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                    ;
+--------------------------------------+-------+------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i ;
+------------------------------+-------+------+--------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                           ;
+------------------------------+-------+------+--------------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[4]                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[4]                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[3]                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[3]                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[2]                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[2]                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[1]                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[1]                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[0]                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[0]                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; gnd                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; gnd                                                          ;
+------------------------------+-------+------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 ;
+--------------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                                ;
+--------------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                                 ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                                 ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                                 ;
+--------------------------------------+-------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 ;
+--------------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                                ;
+--------------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                                 ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                                 ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                                 ;
+--------------------------------------+-------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 ;
+--------------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                                ;
+--------------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                                 ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                                 ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                                 ;
+--------------------------------------+-------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 ;
+--------------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                                ;
+--------------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                                 ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                                 ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                                 ;
+--------------------------------------+-------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 ;
+--------------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                                ;
+--------------------------------------+-------+------+---------------------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                                 ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                                 ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                                 ;
+--------------------------------------+-------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|altsyncram:altsyncram_component|altsyncram_k8h1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0 ;
+------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                                                            ;
+------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[0]                                                                                                                                                ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[1]                                                                                                                                                ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[2]                                                                                                                                                ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[3]                                                                                                                                                ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[4]                                                                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; phase_done                                                                                                                                                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; phase_done                                                                                                                                                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[5]                                                                                                                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[5]                                                                                                                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[4]                                                                                                                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[4]                                                                                                                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[3]                                                                                                                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[3]                                                                                                                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[2]                                                                                                                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[2]                                                                                                                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[1]                                                                                                                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[1]                                                                                                                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[0]                                                                                                                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[0]                                                                                                                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_read                                                                                                                                                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_read                                                                                                                                                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_byteen[1]                                                                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_byteen[1]                                                                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_byteen[0]                                                                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_byteen[0]                                                                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_write                                                                                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_write                                                                                                                                                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[15]                                                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[15]                                                                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[14]                                                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[14]                                                                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[13]                                                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[13]                                                                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[12]                                                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[12]                                                                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[11]                                                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[11]                                                                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[10]                                                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[10]                                                                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[9]                                                                                                                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[9]                                                                                                                                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[8]                                                                                                                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[8]                                                                                                                                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[7]                                                                                                                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[7]                                                                                                                                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[6]                                                                                                                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[6]                                                                                                                                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[5]                                                                                                                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[5]                                                                                                                                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[4]                                                                                                                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[4]                                                                                                                                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[3]                                                                                                                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[3]                                                                                                                                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[2]                                                                                                                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[2]                                                                                                                                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[1]                                                                                                                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[1]                                                                                                                                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[0]                                                                                                                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[0]                                                                                                                                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_mdio_dis                                                                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_mdio_dis                                                                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_ser_shift_load                                                                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_ser_shift_load                                                                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_atpgmode                                                                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_atpgmode                                                                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_scanen                                                                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_scanen                                                                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; phase_en                                                                                                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; phase_en                                                                                                                                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; up_dn                                                                                                                                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; up_dn                                                                                                                                                         ;
+------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst ;
+------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                                                                                                 ;
+------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; gnd                                                                                                                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; gnd                                                                                                                                                                                                ;
+------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst ;
+------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                                                                                                 ;
+------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; int_atpgmode                                                                                                                                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; int_atpgmode                                                                                                                                                                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; int_scanen                                                                                                                                                                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; int_scanen                                                                                                                                                                                         ;
+------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                ;
+--------------------------------------+------------------------+-----------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                              ;
; fractional_vco_multiplier            ; false                  ; String                                              ;
; pll_type                             ; Cyclone V              ; String                                              ;
; pll_subtype                          ; General                ; String                                              ;
; number_of_clocks                     ; 2                      ; Signed Integer                                      ;
; operation_mode                       ; direct                 ; String                                              ;
; deserialization_factor               ; 4                      ; Signed Integer                                      ;
; data_rate                            ; 0                      ; Signed Integer                                      ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                      ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                                              ;
; phase_shift0                         ; 0 ps                   ; String                                              ;
; duty_cycle0                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency1              ; 1.000000 MHz           ; String                                              ;
; phase_shift1                         ; 0 ps                   ; String                                              ;
; duty_cycle1                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency2              ; 0 MHz                  ; String                                              ;
; phase_shift2                         ; 0 ps                   ; String                                              ;
; duty_cycle2                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency3              ; 0 MHz                  ; String                                              ;
; phase_shift3                         ; 0 ps                   ; String                                              ;
; duty_cycle3                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency4              ; 0 MHz                  ; String                                              ;
; phase_shift4                         ; 0 ps                   ; String                                              ;
; duty_cycle4                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency5              ; 0 MHz                  ; String                                              ;
; phase_shift5                         ; 0 ps                   ; String                                              ;
; duty_cycle5                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency6              ; 0 MHz                  ; String                                              ;
; phase_shift6                         ; 0 ps                   ; String                                              ;
; duty_cycle6                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency7              ; 0 MHz                  ; String                                              ;
; phase_shift7                         ; 0 ps                   ; String                                              ;
; duty_cycle7                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency8              ; 0 MHz                  ; String                                              ;
; phase_shift8                         ; 0 ps                   ; String                                              ;
; duty_cycle8                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency9              ; 0 MHz                  ; String                                              ;
; phase_shift9                         ; 0 ps                   ; String                                              ;
; duty_cycle9                          ; 50                     ; Signed Integer                                      ;
; output_clock_frequency10             ; 0 MHz                  ; String                                              ;
; phase_shift10                        ; 0 ps                   ; String                                              ;
; duty_cycle10                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency11             ; 0 MHz                  ; String                                              ;
; phase_shift11                        ; 0 ps                   ; String                                              ;
; duty_cycle11                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency12             ; 0 MHz                  ; String                                              ;
; phase_shift12                        ; 0 ps                   ; String                                              ;
; duty_cycle12                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency13             ; 0 MHz                  ; String                                              ;
; phase_shift13                        ; 0 ps                   ; String                                              ;
; duty_cycle13                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency14             ; 0 MHz                  ; String                                              ;
; phase_shift14                        ; 0 ps                   ; String                                              ;
; duty_cycle14                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency15             ; 0 MHz                  ; String                                              ;
; phase_shift15                        ; 0 ps                   ; String                                              ;
; duty_cycle15                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency16             ; 0 MHz                  ; String                                              ;
; phase_shift16                        ; 0 ps                   ; String                                              ;
; duty_cycle16                         ; 50                     ; Signed Integer                                      ;
; output_clock_frequency17             ; 0 MHz                  ; String                                              ;
; phase_shift17                        ; 0 ps                   ; String                                              ;
; duty_cycle17                         ; 50                     ; Signed Integer                                      ;
; clock_name_0                         ;                        ; String                                              ;
; clock_name_1                         ;                        ; String                                              ;
; clock_name_2                         ;                        ; String                                              ;
; clock_name_3                         ;                        ; String                                              ;
; clock_name_4                         ;                        ; String                                              ;
; clock_name_5                         ;                        ; String                                              ;
; clock_name_6                         ;                        ; String                                              ;
; clock_name_7                         ;                        ; String                                              ;
; clock_name_8                         ;                        ; String                                              ;
; clock_name_global_0                  ; false                  ; String                                              ;
; clock_name_global_1                  ; false                  ; String                                              ;
; clock_name_global_2                  ; false                  ; String                                              ;
; clock_name_global_3                  ; false                  ; String                                              ;
; clock_name_global_4                  ; false                  ; String                                              ;
; clock_name_global_5                  ; false                  ; String                                              ;
; clock_name_global_6                  ; false                  ; String                                              ;
; clock_name_global_7                  ; false                  ; String                                              ;
; clock_name_global_8                  ; false                  ; String                                              ;
; m_cnt_hi_div                         ; 3                      ; Signed Integer                                      ;
; m_cnt_lo_div                         ; 3                      ; Signed Integer                                      ;
; m_cnt_bypass_en                      ; false                  ; String                                              ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                              ;
; n_cnt_hi_div                         ; 256                    ; Signed Integer                                      ;
; n_cnt_lo_div                         ; 256                    ; Signed Integer                                      ;
; n_cnt_bypass_en                      ; true                   ; String                                              ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                              ;
; c_cnt_hi_div0                        ; 2                      ; Signed Integer                                      ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en0                     ; false                  ; String                                              ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en0               ; true                   ; String                                              ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div1                        ; 150                    ; Signed Integer                                      ;
; c_cnt_lo_div1                        ; 150                    ; Signed Integer                                      ;
; c_cnt_bypass_en1                     ; false                  ; String                                              ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                              ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en2                     ; true                   ; String                                              ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                              ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en3                     ; true                   ; String                                              ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                              ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en4                     ; true                   ; String                                              ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                              ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en5                     ; true                   ; String                                              ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                              ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en6                     ; true                   ; String                                              ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                              ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en7                     ; true                   ; String                                              ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                              ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en8                     ; true                   ; String                                              ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                              ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en9                     ; true                   ; String                                              ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                              ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en10                    ; true                   ; String                                              ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                              ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en11                    ; true                   ; String                                              ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                              ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en12                    ; true                   ; String                                              ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                              ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en13                    ; true                   ; String                                              ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                              ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en14                    ; true                   ; String                                              ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                              ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en15                    ; true                   ; String                                              ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                              ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en16                    ; true                   ; String                                              ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                              ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                      ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                      ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                      ;
; c_cnt_bypass_en17                    ; true                   ; String                                              ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                              ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                              ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                      ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                      ;
; pll_vco_div                          ; 2                      ; Signed Integer                                      ;
; pll_slf_rst                          ; false                  ; String                                              ;
; pll_bw_sel                           ; low                    ; String                                              ;
; pll_output_clk_frequency             ; 300.0 MHz              ; String                                              ;
; pll_cp_current                       ; 30                     ; Signed Integer                                      ;
; pll_bwctrl                           ; 2000                   ; Signed Integer                                      ;
; pll_fractional_division              ; 1                      ; String                                              ;
; pll_fractional_cout                  ; 32                     ; Signed Integer                                      ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                              ;
; mimic_fbclk_type                     ; none                   ; String                                              ;
; pll_fbclk_mux_1                      ; glb                    ; String                                              ;
; pll_fbclk_mux_2                      ; m_cnt                  ; String                                              ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                              ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                      ;
; refclk1_frequency                    ; 50.0 MHz               ; String                                              ;
; pll_clkin_0_src                      ; clk_0                  ; String                                              ;
; pll_clkin_1_src                      ; clk_1                  ; String                                              ;
; pll_clk_loss_sw_en                   ; true                   ; String                                              ;
; pll_auto_clk_sw_en                   ; true                   ; String                                              ;
; pll_manu_clk_sw_en                   ; false                  ; String                                              ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                      ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                              ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                              ;
+--------------------------------------+------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_selector:video_selector_inst|lpm_mux:LPM_MUX_component ;
+------------------------+-----------+----------------------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                                 ;
+------------------------+-----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                                       ;
; LPM_WIDTH              ; 27        ; Signed Integer                                                       ;
; LPM_SIZE               ; 2         ; Signed Integer                                                       ;
; LPM_WIDTHS             ; 1         ; Signed Integer                                                       ;
; LPM_PIPELINE           ; 1         ; Signed Integer                                                       ;
; CBXI_PARAMETER         ; mux_oif   ; Untyped                                                              ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                              ;
+------------------------+-----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                             ;
+--------------------------------------+------------------------+------------------------------------------------------------------+
; reference_clock_frequency            ; 100.0 MHz              ; String                                                           ;
; fractional_vco_multiplier            ; false                  ; String                                                           ;
; pll_type                             ; Cyclone V              ; String                                                           ;
; pll_subtype                          ; Reconfigurable         ; String                                                           ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                   ;
; operation_mode                       ; direct                 ; String                                                           ;
; deserialization_factor               ; 4                      ; Signed Integer                                                   ;
; data_rate                            ; 0                      ; Signed Integer                                                   ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                   ;
; output_clock_frequency0              ; 25.174825 MHz          ; String                                                           ;
; phase_shift0                         ; 0 ps                   ; String                                                           ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                           ;
; phase_shift1                         ; 0 ps                   ; String                                                           ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                           ;
; phase_shift2                         ; 0 ps                   ; String                                                           ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                           ;
; phase_shift3                         ; 0 ps                   ; String                                                           ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                           ;
; phase_shift4                         ; 0 ps                   ; String                                                           ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                           ;
; phase_shift5                         ; 0 ps                   ; String                                                           ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                           ;
; phase_shift6                         ; 0 ps                   ; String                                                           ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                           ;
; phase_shift7                         ; 0 ps                   ; String                                                           ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                           ;
; phase_shift8                         ; 0 ps                   ; String                                                           ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                           ;
; phase_shift9                         ; 0 ps                   ; String                                                           ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                           ;
; phase_shift10                        ; 0 ps                   ; String                                                           ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                           ;
; phase_shift11                        ; 0 ps                   ; String                                                           ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                           ;
; phase_shift12                        ; 0 ps                   ; String                                                           ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                           ;
; phase_shift13                        ; 0 ps                   ; String                                                           ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                           ;
; phase_shift14                        ; 0 ps                   ; String                                                           ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                           ;
; phase_shift15                        ; 0 ps                   ; String                                                           ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                           ;
; phase_shift16                        ; 0 ps                   ; String                                                           ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                   ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                           ;
; phase_shift17                        ; 0 ps                   ; String                                                           ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                   ;
; clock_name_0                         ;                        ; String                                                           ;
; clock_name_1                         ;                        ; String                                                           ;
; clock_name_2                         ;                        ; String                                                           ;
; clock_name_3                         ;                        ; String                                                           ;
; clock_name_4                         ;                        ; String                                                           ;
; clock_name_5                         ;                        ; String                                                           ;
; clock_name_6                         ;                        ; String                                                           ;
; clock_name_7                         ;                        ; String                                                           ;
; clock_name_8                         ;                        ; String                                                           ;
; clock_name_global_0                  ; false                  ; String                                                           ;
; clock_name_global_1                  ; false                  ; String                                                           ;
; clock_name_global_2                  ; false                  ; String                                                           ;
; clock_name_global_3                  ; false                  ; String                                                           ;
; clock_name_global_4                  ; false                  ; String                                                           ;
; clock_name_global_5                  ; false                  ; String                                                           ;
; clock_name_global_6                  ; false                  ; String                                                           ;
; clock_name_global_7                  ; false                  ; String                                                           ;
; clock_name_global_8                  ; false                  ; String                                                           ;
; m_cnt_hi_div                         ; 18                     ; Signed Integer                                                   ;
; m_cnt_lo_div                         ; 18                     ; Signed Integer                                                   ;
; m_cnt_bypass_en                      ; false                  ; String                                                           ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                           ;
; n_cnt_hi_div                         ; 6                      ; Signed Integer                                                   ;
; n_cnt_lo_div                         ; 5                      ; Signed Integer                                                   ;
; n_cnt_bypass_en                      ; false                  ; String                                                           ;
; n_cnt_odd_div_duty_en                ; true                   ; String                                                           ;
; c_cnt_hi_div0                        ; 7                      ; Signed Integer                                                   ;
; c_cnt_lo_div0                        ; 6                      ; Signed Integer                                                   ;
; c_cnt_bypass_en0                     ; false                  ; String                                                           ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en0               ; true                   ; String                                                           ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en1                     ; true                   ; String                                                           ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                           ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en2                     ; true                   ; String                                                           ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                           ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en3                     ; true                   ; String                                                           ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                           ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en4                     ; true                   ; String                                                           ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                           ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en5                     ; true                   ; String                                                           ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                           ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en6                     ; true                   ; String                                                           ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                           ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en7                     ; true                   ; String                                                           ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                           ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en8                     ; true                   ; String                                                           ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                           ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en9                     ; true                   ; String                                                           ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                           ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en10                    ; true                   ; String                                                           ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                           ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en11                    ; true                   ; String                                                           ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                           ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en12                    ; true                   ; String                                                           ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                           ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en13                    ; true                   ; String                                                           ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                           ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en14                    ; true                   ; String                                                           ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                           ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en15                    ; true                   ; String                                                           ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                           ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en16                    ; true                   ; String                                                           ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                           ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                   ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                   ;
; c_cnt_bypass_en17                    ; true                   ; String                                                           ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                           ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                           ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                   ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                   ;
; pll_vco_div                          ; 2                      ; Signed Integer                                                   ;
; pll_slf_rst                          ; false                  ; String                                                           ;
; pll_bw_sel                           ; low                    ; String                                                           ;
; pll_output_clk_frequency             ; 327.272727 MHz         ; String                                                           ;
; pll_cp_current                       ; 20                     ; Signed Integer                                                   ;
; pll_bwctrl                           ; 10000                  ; Signed Integer                                                   ;
; pll_fractional_division              ; 1                      ; String                                                           ;
; pll_fractional_cout                  ; 32                     ; Signed Integer                                                   ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                           ;
; mimic_fbclk_type                     ; none                   ; String                                                           ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                           ;
; pll_fbclk_mux_2                      ; m_cnt                  ; String                                                           ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                           ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                   ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                           ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                           ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                           ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                           ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                           ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                           ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                   ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                           ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                           ;
+--------------------------------------+------------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst ;
+---------------------+-------+--------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                               ;
+---------------------+-------+--------------------------------------------------------------------+
; ENABLE_BYTEENABLE   ; 0     ; Signed Integer                                                     ;
; BYTEENABLE_WIDTH    ; 4     ; Signed Integer                                                     ;
; RECONFIG_ADDR_WIDTH ; 6     ; Signed Integer                                                     ;
; RECONFIG_DATA_WIDTH ; 32    ; Signed Integer                                                     ;
; reconf_width        ; 64    ; Signed Integer                                                     ;
; WAIT_FOR_LOCK       ; 1     ; Signed Integer                                                     ;
+---------------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst ;
+---------------------+------------------------------+-------------------------------------------------------------------------------------------+
; Parameter Name      ; Value                        ; Type                                                                                      ;
+---------------------+------------------------------+-------------------------------------------------------------------------------------------+
; reconf_width        ; 64                           ; Signed Integer                                                                            ;
; device_family       ; Cyclone V                    ; String                                                                                    ;
; RECONFIG_ADDR_WIDTH ; 6                            ; Signed Integer                                                                            ;
; RECONFIG_DATA_WIDTH ; 32                           ; Signed Integer                                                                            ;
; ROM_ADDR_WIDTH      ; 9                            ; Signed Integer                                                                            ;
; ROM_DATA_WIDTH      ; 32                           ; Signed Integer                                                                            ;
; ROM_NUM_WORDS       ; 512                          ; Signed Integer                                                                            ;
; ENABLE_MIF          ; 1                            ; Signed Integer                                                                            ;
; MIF_FILE_NAME       ; ip_cores/vpg_pll/vpg_pll.mif ; String                                                                                    ;
; ENABLE_BYTEENABLE   ; 0                            ; Signed Integer                                                                            ;
; BYTEENABLE_WIDTH    ; 4                            ; Signed Integer                                                                            ;
; WAIT_FOR_LOCK       ; 1                            ; Signed Integer                                                                            ;
+---------------------+------------------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0 ;
+---------------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value                        ; Type                                                                                                                                                                                     ;
+---------------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RECONFIG_ADDR_WIDTH ; 6                            ; Signed Integer                                                                                                                                                                           ;
; RECONFIG_DATA_WIDTH ; 32                           ; Signed Integer                                                                                                                                                                           ;
; MIF_ADDR_WIDTH      ; 6                            ; Signed Integer                                                                                                                                                                           ;
; ROM_ADDR_WIDTH      ; 9                            ; Signed Integer                                                                                                                                                                           ;
; ROM_DATA_WIDTH      ; 32                           ; Signed Integer                                                                                                                                                                           ;
; ROM_NUM_WORDS       ; 512                          ; Signed Integer                                                                                                                                                                           ;
; DEVICE_FAMILY       ; Cyclone V                    ; String                                                                                                                                                                                   ;
; ENABLE_MIF          ; 1                            ; Signed Integer                                                                                                                                                                           ;
; MIF_FILE_NAME       ; ip_cores/vpg_pll/vpg_pll.mif ; String                                                                                                                                                                                   ;
+---------------------+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                        ; Type                                                                                                                                                                                                      ;
+------------------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                                                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE                                                                                                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                                                                                                                                                                                                   ;
; OPERATION_MODE                     ; ROM                          ; Untyped                                                                                                                                                                                                   ;
; WIDTH_A                            ; 32                           ; Signed Integer                                                                                                                                                                                            ;
; WIDTHAD_A                          ; 9                            ; Signed Integer                                                                                                                                                                                            ;
; NUMWORDS_A                         ; 512                          ; Signed Integer                                                                                                                                                                                            ;
; OUTDATA_REG_A                      ; CLOCK0                       ; Untyped                                                                                                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                                                                                                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                                                                                                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                                                                                                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                                                                                                                                                                                                   ;
; WIDTH_B                            ; 1                            ; Untyped                                                                                                                                                                                                   ;
; WIDTHAD_B                          ; 1                            ; Untyped                                                                                                                                                                                                   ;
; NUMWORDS_B                         ; 1                            ; Untyped                                                                                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                                                                                                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                                                                                                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                                                                                                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                                                                                                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                                                                                                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                                                                                                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                                                                                                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                                                                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                                                                                                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                                                                                                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                                                                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                            ; Signed Integer                                                                                                                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                                                                                                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                                                                                                                                                                                                   ;
; BYTE_SIZE                          ; 8                            ; Untyped                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ         ; Untyped                                                                                                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                                                                                                                                                                                                   ;
; INIT_FILE                          ; ip_cores/vpg_pll/vpg_pll.mif ; Untyped                                                                                                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                                                                                                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                            ; Untyped                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                       ; Untyped                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                       ; Untyped                                                                                                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                                                                                                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                                                                                                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                                                                                                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped                                                                                                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                                                                                                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V                    ; Untyped                                                                                                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_k8h1              ; Untyped                                                                                                                                                                                                   ;
+------------------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0 ;
+---------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value     ; Type                                                                                                                                                                                            ;
+---------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reconf_width        ; 64        ; Signed Integer                                                                                                                                                                                  ;
; device_family       ; Cyclone V ; String                                                                                                                                                                                          ;
; RECONFIG_ADDR_WIDTH ; 6         ; Signed Integer                                                                                                                                                                                  ;
; RECONFIG_DATA_WIDTH ; 32        ; Signed Integer                                                                                                                                                                                  ;
; ROM_ADDR_WIDTH      ; 9         ; Signed Integer                                                                                                                                                                                  ;
; ROM_DATA_WIDTH      ; 32        ; Signed Integer                                                                                                                                                                                  ;
; ROM_NUM_WORDS       ; 512       ; Signed Integer                                                                                                                                                                                  ;
+---------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst ;
+----------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                                                                                                                                                                      ;
+----------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_family  ; Cyclone V ; String                                                                                                                                                                                                                                    ;
+----------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0 ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                                                                  ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                                                                ;
; lut_mask       ; 1010101010101010101010101010101010101010101010101010101010101010 ; Unsigned Binary                                                                                                                                                                                                       ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                                                                ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1 ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                                                                  ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                                                                ;
; lut_mask       ; 1100110011001100110011001100110011001100110011001100110011001100 ; Unsigned Binary                                                                                                                                                                                                       ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                                                                ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2 ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                                                                  ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                                                                ;
; lut_mask       ; 1111000011110000111100001111000011110000111100001111000011110000 ; Unsigned Binary                                                                                                                                                                                                       ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                                                                ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3 ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                                                                  ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                                                                ;
; lut_mask       ; 1111111100000000111111110000000011111111000000001111111100000000 ; Unsigned Binary                                                                                                                                                                                                       ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                                                                ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4 ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                                                                  ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                                                                ;
; lut_mask       ; 1111111111111111000000000000000011111111111111110000000000000000 ; Unsigned Binary                                                                                                                                                                                                       ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                                                                ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1 ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                            ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                          ;
; lut_mask       ; 1010101010101010101010101010101010101010101010101010101010101010 ; Unsigned Binary                                                                                                                                                                 ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                          ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                              ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                            ;
; lut_mask       ; 1100110011001100110011001100110011001100110011001100110011001100 ; Unsigned Binary                                                                                                                                                                   ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                            ;
+----------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                          ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                 ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                         ; String         ;
; sld_node_info                                   ; 805334528                                                                                                             ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                       ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                     ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                     ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                     ; Signed Integer ;
; sld_data_bits                                   ; 31                                                                                                                    ; Untyped        ;
; sld_trigger_bits                                ; 31                                                                                                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                    ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                 ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                 ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                     ; Untyped        ;
; sld_sample_depth                                ; 1024                                                                                                                  ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                  ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                  ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                    ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                     ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                     ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                     ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                     ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                     ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                     ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                     ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                              ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                     ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                     ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                     ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                     ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                     ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                  ; String         ;
; sld_inversion_mask_length                       ; 117                                                                                                                   ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                     ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                             ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                     ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                     ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                   ; Untyped        ;
; sld_storage_qualifier_bits                      ; 31                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                     ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                     ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                     ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                     ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                             ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                            ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                                                                                                                                                                ;
; Entity Instance                           ; vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vpg:vpg_inst|vga_time_generator:vga_time_generator_inst" ;
+-------------------+--------+----------+---------------------------------------------+
; Port              ; Type   ; Severity ; Details                                     ;
+-------------------+--------+----------+---------------------------------------------+
; pixel_i_odd_frame ; Output ; Info     ; Explicitly unconnected                      ;
+-------------------+--------+----------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst"                                                                                                                                      ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                          ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mgmt_read     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; mgmt_address  ; Input  ; Warning  ; Input port expression (9 bits) is wider than the input port (6 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; mgmt_readdata ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vpg:vpg_inst|verilog_state_machine:vpg_pll_cnfg_mngr"                                                                                                                                               ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                                          ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk_en                  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; timing_mode             ; Input  ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; pll_reconfig_addr[8..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vpg:vpg_inst"                                                                                                                                                                                  ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; disp_color       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (2 bits) it drives.  The 30 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; disp_color[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; vpg_de           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video_selector:video_selector_inst"                                                          ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; clken         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; data0x        ; Input  ; Info     ; Stuck at GND                                                                        ;
; data1x[26..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; data1x[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; result        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys_pll:sys_pll_inst"                                                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; outclk_1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 31                  ; 31               ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------------+-----------------------+
; Type                        ; Count                 ;
+-----------------------------+-----------------------+
; arriav_ff                   ; 3053                  ;
;     CLR                     ; 37                    ;
;     CLR SCLR                ; 37                    ;
;     ENA                     ; 82                    ;
;     ENA CLR                 ; 31                    ;
;     ENA CLR SCLR            ; 28                    ;
;     ENA SCLR                ; 577                   ;
;     ENA SCLR SLD            ; 9                     ;
;     ENA SLD                 ; 14                    ;
;     SCLR                    ; 2142                  ;
;     SCLR SLD                ; 10                    ;
;     SLD                     ; 2                     ;
;     plain                   ; 84                    ;
; arriav_io_obuf              ; 60                    ;
; arriav_lcell_comb           ; 5440                  ;
;     arith                   ; 203                   ;
;         0 data inputs       ; 10                    ;
;         1 data inputs       ; 149                   ;
;         2 data inputs       ; 44                    ;
;     extend                  ; 83                    ;
;         7 data inputs       ; 83                    ;
;     normal                  ; 5130                  ;
;         0 data inputs       ; 4                     ;
;         1 data inputs       ; 16                    ;
;         2 data inputs       ; 199                   ;
;         3 data inputs       ; 265                   ;
;         4 data inputs       ; 681                   ;
;         5 data inputs       ; 2294                  ;
;         6 data inputs       ; 1671                  ;
;     shared                  ; 24                    ;
;         1 data inputs       ; 8                     ;
;         2 data inputs       ; 16                    ;
; boundary_port               ; 207                   ;
; cyclonev_fractional_pll     ; 2                     ;
; cyclonev_pll_output_counter ; 2                     ;
; cyclonev_pll_reconfig       ; 2                     ;
; cyclonev_pll_refclk_select  ; 2                     ;
; stratixv_ram_block          ; 32                    ;
;                             ;                       ;
; Max LUT depth               ; 11.00                 ;
; Average LUT depth           ; 4.78                  ;
+-----------------------------+-----------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:41     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                  ;
+------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                     ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                         ; Details ;
+------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; VGA_BLANK_N                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                                                                                                      ; N/A     ;
; VGA_BLANK_N                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                                                                                                                                      ; N/A     ;
; VGA_B[0]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_b[0]                                                                                                        ; N/A     ;
; VGA_B[0]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_b[0]                                                                                                        ; N/A     ;
; VGA_B[1]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_b[1]                                                                                                        ; N/A     ;
; VGA_B[1]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_b[1]                                                                                                        ; N/A     ;
; VGA_B[2]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_b[2]                                                                                                        ; N/A     ;
; VGA_B[2]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_b[2]                                                                                                        ; N/A     ;
; VGA_B[3]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_b[3]                                                                                                        ; N/A     ;
; VGA_B[3]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_b[3]                                                                                                        ; N/A     ;
; VGA_B[4]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_b[4]                                                                                                        ; N/A     ;
; VGA_B[4]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_b[4]                                                                                                        ; N/A     ;
; VGA_B[5]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_b[5]                                                                                                        ; N/A     ;
; VGA_B[5]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_b[5]                                                                                                        ; N/A     ;
; VGA_B[6]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_b[6]                                                                                                        ; N/A     ;
; VGA_B[6]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_b[6]                                                                                                        ; N/A     ;
; VGA_B[7]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_b[7]                                                                                                        ; N/A     ;
; VGA_B[7]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_b[7]                                                                                                        ; N/A     ;
; VGA_CLK                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                            ; N/A     ;
; VGA_G[0]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_g[0]                                                                                                        ; N/A     ;
; VGA_G[0]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_g[0]                                                                                                        ; N/A     ;
; VGA_G[1]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_g[1]                                                                                                        ; N/A     ;
; VGA_G[1]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_g[1]                                                                                                        ; N/A     ;
; VGA_G[2]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_g[2]                                                                                                        ; N/A     ;
; VGA_G[2]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_g[2]                                                                                                        ; N/A     ;
; VGA_G[3]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_g[3]                                                                                                        ; N/A     ;
; VGA_G[3]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_g[3]                                                                                                        ; N/A     ;
; VGA_G[4]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_g[4]                                                                                                        ; N/A     ;
; VGA_G[4]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_g[4]                                                                                                        ; N/A     ;
; VGA_G[5]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_g[5]                                                                                                        ; N/A     ;
; VGA_G[5]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_g[5]                                                                                                        ; N/A     ;
; VGA_G[6]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_g[6]                                                                                                        ; N/A     ;
; VGA_G[6]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_g[6]                                                                                                        ; N/A     ;
; VGA_G[7]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_g[7]                                                                                                        ; N/A     ;
; VGA_G[7]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_g[7]                                                                                                        ; N/A     ;
; VGA_HS                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_hs~_wirecell                                                                                                ; N/A     ;
; VGA_HS                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_hs~_wirecell                                                                                                ; N/A     ;
; VGA_R[0]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_r[0]                                                                                                        ; N/A     ;
; VGA_R[0]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_r[0]                                                                                                        ; N/A     ;
; VGA_R[1]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_r[1]                                                                                                        ; N/A     ;
; VGA_R[1]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_r[1]                                                                                                        ; N/A     ;
; VGA_R[2]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_r[2]                                                                                                        ; N/A     ;
; VGA_R[2]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_r[2]                                                                                                        ; N/A     ;
; VGA_R[3]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_r[3]                                                                                                        ; N/A     ;
; VGA_R[3]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_r[3]                                                                                                        ; N/A     ;
; VGA_R[4]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_r[4]                                                                                                        ; N/A     ;
; VGA_R[4]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_r[4]                                                                                                        ; N/A     ;
; VGA_R[5]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_r[5]                                                                                                        ; N/A     ;
; VGA_R[5]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_r[5]                                                                                                        ; N/A     ;
; VGA_R[6]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_r[6]                                                                                                        ; N/A     ;
; VGA_R[6]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_r[6]                                                                                                        ; N/A     ;
; VGA_R[7]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_r[7]                                                                                                        ; N/A     ;
; VGA_R[7]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_r[7]                                                                                                        ; N/A     ;
; VGA_SYNC_N                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_SYNC_N~0_wirecell                                                                                                                                     ; N/A     ;
; VGA_SYNC_N                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_SYNC_N~0_wirecell                                                                                                                                     ; N/A     ;
; VGA_VS                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_vs~_wirecell                                                                                                ; N/A     ;
; VGA_VS                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_vs~_wirecell                                                                                                ; N/A     ;
; vpg:vpg_inst|reset_n                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[9]~_wirecell                                                                                                                                           ; N/A     ;
; vpg:vpg_inst|reset_n                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[9]~_wirecell                                                                                                                                           ; N/A     ;
; vpg:vpg_inst|vpg_de                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_de                                                                                                          ; N/A     ;
; vpg:vpg_inst|vpg_de                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_de                                                                                                          ; N/A     ;
; vpg:vpg_inst|vpg_pll:vpg_pll_inst|locked ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|lock ; N/A     ;
; vpg:vpg_inst|vpg_pll:vpg_pll_inst|locked ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|lock ; N/A     ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                       ; N/A     ;
; auto_signaltap_0|gnd                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                       ; N/A     ;
; auto_signaltap_0|vcc                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                       ; N/A     ;
+------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sun Mar 21 11:10:07 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_golden_top -c DE10_Standard_golden_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file hdl_src/vpg/verilog_state_machine.v
    Info (12023): Found entity 1: verilog_state_machine File: C:/workspace/AARP/typhoon-io/vga_wip/hdl_src/vpg/verilog_state_machine.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file hdl_src/vpg/pattern_gen.v
    Info (12023): Found entity 1: pattern_gen File: C:/workspace/AARP/typhoon-io/vga_wip/hdl_src/vpg/pattern_gen.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file hdl_src/vpg/vga_time_generator.v
    Info (12023): Found entity 1: vga_time_generator File: C:/workspace/AARP/typhoon-io/vga_wip/hdl_src/vpg/vga_time_generator.v Line: 108
Info (12021): Found 1 design units, including 1 entities, in source file ip_cores/sys_pll/sys_pll.v
    Info (12023): Found entity 1: sys_pll File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/sys_pll/sys_pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file ip_cores/sys_pll/sys_pll/sys_pll_0002.v
    Info (12023): Found entity 1: sys_pll_0002 File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/sys_pll/sys_pll/sys_pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file hdl_src/vpg/vpg.v
    Info (12023): Found entity 1: vpg File: C:/workspace/AARP/typhoon-io/vga_wip/hdl_src/vpg/vpg.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file ip_cores/video_selector/video_selector.v
    Info (12023): Found entity 1: video_selector File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/video_selector/video_selector.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ip_cores/vpg_pll/vpg_pll.v
    Info (12023): Found entity 1: vpg_pll File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll/vpg_pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file ip_cores/vpg_pll/vpg_pll/vpg_pll_0002.v
    Info (12023): Found entity 1: vpg_pll_0002 File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll/vpg_pll/vpg_pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ip_cores/vpg_pll_reconfig/vpg_pll_reconfig.v
    Info (12023): Found entity 1: vpg_pll_reconfig File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll_reconfig/vpg_pll_reconfig.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_pll_reconfig_top.v
    Info (12023): Found entity 1: altera_pll_reconfig_top File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_pll_reconfig_top.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_pll_reconfig_mif_reader.v
    Info (12023): Found entity 1: altera_pll_reconfig_mif_reader File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_pll_reconfig_mif_reader.v Line: 16
Info (12021): Found 6 design units, including 6 entities, in source file ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_pll_reconfig_core.v
    Info (12023): Found entity 1: altera_pll_reconfig_core File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_pll_reconfig_core.v Line: 16
    Info (12023): Found entity 2: self_reset File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_pll_reconfig_core.v Line: 1691
    Info (12023): Found entity 3: dprio_mux File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_pll_reconfig_core.v Line: 1739
    Info (12023): Found entity 4: fpll_dprio_init File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_pll_reconfig_core.v Line: 1789
    Info (12023): Found entity 5: dyn_phase_shift File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_pll_reconfig_core.v Line: 1884
    Info (12023): Found entity 6: generic_lcell_comb File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_pll_reconfig_core.v Line: 2112
Warning (12090): Entity "altera_std_synchronizer" obtained from "ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_std_synchronizer.v" instead of from Quartus Prime megafunction library File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_std_synchronizer.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_std_synchronizer.v
    Info (12023): Found entity 1: altera_std_synchronizer File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_std_synchronizer.v Line: 37
Warning (12125): Using design file de10_standard_golden_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE10_Standard_golden_top File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 37
Info (12127): Elaborating entity "DE10_Standard_golden_top" for the top level hierarchy
Warning (10034): Output port "LEDR[6..0]" at de10_standard_golden_top.v(52) has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 52
Warning (10034): Output port "HEX0" at de10_standard_golden_top.v(55) has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 55
Warning (10034): Output port "HEX1" at de10_standard_golden_top.v(56) has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 56
Warning (10034): Output port "HEX2" at de10_standard_golden_top.v(57) has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 57
Warning (10034): Output port "HEX3" at de10_standard_golden_top.v(58) has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 58
Warning (10034): Output port "HEX4" at de10_standard_golden_top.v(59) has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 59
Warning (10034): Output port "HEX5" at de10_standard_golden_top.v(60) has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 60
Warning (10034): Output port "DRAM_ADDR" at de10_standard_golden_top.v(65) has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 65
Warning (10034): Output port "DRAM_BA" at de10_standard_golden_top.v(66) has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 66
Warning (10034): Output port "DRAM_CLK" at de10_standard_golden_top.v(63) has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 63
Warning (10034): Output port "DRAM_CKE" at de10_standard_golden_top.v(64) has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 64
Warning (10034): Output port "DRAM_LDQM" at de10_standard_golden_top.v(68) has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 68
Warning (10034): Output port "DRAM_UDQM" at de10_standard_golden_top.v(69) has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 69
Warning (10034): Output port "DRAM_CS_N" at de10_standard_golden_top.v(70) has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 70
Warning (10034): Output port "DRAM_WE_N" at de10_standard_golden_top.v(71) has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 71
Warning (10034): Output port "DRAM_CAS_N" at de10_standard_golden_top.v(72) has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 72
Warning (10034): Output port "DRAM_RAS_N" at de10_standard_golden_top.v(73) has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 73
Warning (10034): Output port "TD_RESET_N" at de10_standard_golden_top.v(80) has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 80
Warning (10034): Output port "AUD_XCK" at de10_standard_golden_top.v(94) has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 94
Warning (10034): Output port "AUD_DACDAT" at de10_standard_golden_top.v(98) has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 98
Warning (10034): Output port "ADC_SCLK" at de10_standard_golden_top.v(107) has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 107
Warning (10034): Output port "ADC_DIN" at de10_standard_golden_top.v(109) has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 109
Warning (10034): Output port "ADC_CONVST" at de10_standard_golden_top.v(110) has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 110
Warning (10034): Output port "FPGA_I2C_SCLK" at de10_standard_golden_top.v(113) has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 113
Warning (10034): Output port "IRDA_TXD" at de10_standard_golden_top.v(205) has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 205
Info (12128): Elaborating entity "sys_pll" for hierarchy "sys_pll:sys_pll_inst" File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 247
Info (12128): Elaborating entity "sys_pll_0002" for hierarchy "sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst" File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/sys_pll/sys_pll.v Line: 26
Info (12128): Elaborating entity "altera_pll" for hierarchy "sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i" File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/sys_pll/sys_pll/sys_pll_0002.v Line: 248
Warning (10034): Output port "lvds_clk" at altera_pll.v(320) has no driver File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 320
Warning (10034): Output port "loaden" at altera_pll.v(321) has no driver File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 321
Warning (10034): Output port "extclk_out" at altera_pll.v(322) has no driver File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 322
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i" File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/sys_pll/sys_pll/sys_pll_0002.v Line: 248
Info (12133): Instantiated megafunction "sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/sys_pll/sys_pll/sys_pll_0002.v Line: 248
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "pll_fractional_cout" = "32"
    Info (12134): Parameter "pll_dsm_out_sel" = "1st_order"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "1.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "Cyclone V"
    Info (12134): Parameter "pll_subtype" = "General"
    Info (12134): Parameter "m_cnt_hi_div" = "3"
    Info (12134): Parameter "m_cnt_lo_div" = "3"
    Info (12134): Parameter "n_cnt_hi_div" = "256"
    Info (12134): Parameter "n_cnt_lo_div" = "256"
    Info (12134): Parameter "m_cnt_bypass_en" = "false"
    Info (12134): Parameter "n_cnt_bypass_en" = "true"
    Info (12134): Parameter "m_cnt_odd_div_duty_en" = "false"
    Info (12134): Parameter "n_cnt_odd_div_duty_en" = "false"
    Info (12134): Parameter "c_cnt_hi_div0" = "2"
    Info (12134): Parameter "c_cnt_lo_div0" = "1"
    Info (12134): Parameter "c_cnt_prst0" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst0" = "0"
    Info (12134): Parameter "c_cnt_in_src0" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en0" = "false"
    Info (12134): Parameter "c_cnt_odd_div_duty_en0" = "true"
    Info (12134): Parameter "c_cnt_hi_div1" = "150"
    Info (12134): Parameter "c_cnt_lo_div1" = "150"
    Info (12134): Parameter "c_cnt_prst1" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst1" = "0"
    Info (12134): Parameter "c_cnt_in_src1" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en1" = "false"
    Info (12134): Parameter "c_cnt_odd_div_duty_en1" = "false"
    Info (12134): Parameter "c_cnt_hi_div2" = "1"
    Info (12134): Parameter "c_cnt_lo_div2" = "1"
    Info (12134): Parameter "c_cnt_prst2" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst2" = "0"
    Info (12134): Parameter "c_cnt_in_src2" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en2" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en2" = "false"
    Info (12134): Parameter "c_cnt_hi_div3" = "1"
    Info (12134): Parameter "c_cnt_lo_div3" = "1"
    Info (12134): Parameter "c_cnt_prst3" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst3" = "0"
    Info (12134): Parameter "c_cnt_in_src3" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en3" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en3" = "false"
    Info (12134): Parameter "c_cnt_hi_div4" = "1"
    Info (12134): Parameter "c_cnt_lo_div4" = "1"
    Info (12134): Parameter "c_cnt_prst4" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst4" = "0"
    Info (12134): Parameter "c_cnt_in_src4" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en4" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en4" = "false"
    Info (12134): Parameter "c_cnt_hi_div5" = "1"
    Info (12134): Parameter "c_cnt_lo_div5" = "1"
    Info (12134): Parameter "c_cnt_prst5" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst5" = "0"
    Info (12134): Parameter "c_cnt_in_src5" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en5" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en5" = "false"
    Info (12134): Parameter "c_cnt_hi_div6" = "1"
    Info (12134): Parameter "c_cnt_lo_div6" = "1"
    Info (12134): Parameter "c_cnt_prst6" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst6" = "0"
    Info (12134): Parameter "c_cnt_in_src6" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en6" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en6" = "false"
    Info (12134): Parameter "c_cnt_hi_div7" = "1"
    Info (12134): Parameter "c_cnt_lo_div7" = "1"
    Info (12134): Parameter "c_cnt_prst7" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst7" = "0"
    Info (12134): Parameter "c_cnt_in_src7" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en7" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en7" = "false"
    Info (12134): Parameter "c_cnt_hi_div8" = "1"
    Info (12134): Parameter "c_cnt_lo_div8" = "1"
    Info (12134): Parameter "c_cnt_prst8" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst8" = "0"
    Info (12134): Parameter "c_cnt_in_src8" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en8" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en8" = "false"
    Info (12134): Parameter "c_cnt_hi_div9" = "1"
    Info (12134): Parameter "c_cnt_lo_div9" = "1"
    Info (12134): Parameter "c_cnt_prst9" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst9" = "0"
    Info (12134): Parameter "c_cnt_in_src9" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en9" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en9" = "false"
    Info (12134): Parameter "c_cnt_hi_div10" = "1"
    Info (12134): Parameter "c_cnt_lo_div10" = "1"
    Info (12134): Parameter "c_cnt_prst10" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst10" = "0"
    Info (12134): Parameter "c_cnt_in_src10" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en10" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en10" = "false"
    Info (12134): Parameter "c_cnt_hi_div11" = "1"
    Info (12134): Parameter "c_cnt_lo_div11" = "1"
    Info (12134): Parameter "c_cnt_prst11" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst11" = "0"
    Info (12134): Parameter "c_cnt_in_src11" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en11" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en11" = "false"
    Info (12134): Parameter "c_cnt_hi_div12" = "1"
    Info (12134): Parameter "c_cnt_lo_div12" = "1"
    Info (12134): Parameter "c_cnt_prst12" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst12" = "0"
    Info (12134): Parameter "c_cnt_in_src12" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en12" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en12" = "false"
    Info (12134): Parameter "c_cnt_hi_div13" = "1"
    Info (12134): Parameter "c_cnt_lo_div13" = "1"
    Info (12134): Parameter "c_cnt_prst13" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst13" = "0"
    Info (12134): Parameter "c_cnt_in_src13" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en13" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en13" = "false"
    Info (12134): Parameter "c_cnt_hi_div14" = "1"
    Info (12134): Parameter "c_cnt_lo_div14" = "1"
    Info (12134): Parameter "c_cnt_prst14" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst14" = "0"
    Info (12134): Parameter "c_cnt_in_src14" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en14" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en14" = "false"
    Info (12134): Parameter "c_cnt_hi_div15" = "1"
    Info (12134): Parameter "c_cnt_lo_div15" = "1"
    Info (12134): Parameter "c_cnt_prst15" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst15" = "0"
    Info (12134): Parameter "c_cnt_in_src15" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en15" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en15" = "false"
    Info (12134): Parameter "c_cnt_hi_div16" = "1"
    Info (12134): Parameter "c_cnt_lo_div16" = "1"
    Info (12134): Parameter "c_cnt_prst16" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst16" = "0"
    Info (12134): Parameter "c_cnt_in_src16" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en16" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en16" = "false"
    Info (12134): Parameter "c_cnt_hi_div17" = "1"
    Info (12134): Parameter "c_cnt_lo_div17" = "1"
    Info (12134): Parameter "c_cnt_prst17" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst17" = "0"
    Info (12134): Parameter "c_cnt_in_src17" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en17" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en17" = "false"
    Info (12134): Parameter "pll_vco_div" = "2"
    Info (12134): Parameter "pll_cp_current" = "30"
    Info (12134): Parameter "pll_bwctrl" = "2000"
    Info (12134): Parameter "pll_output_clk_frequency" = "300.0 MHz"
    Info (12134): Parameter "pll_fractional_division" = "1"
    Info (12134): Parameter "mimic_fbclk_type" = "none"
    Info (12134): Parameter "pll_fbclk_mux_1" = "glb"
    Info (12134): Parameter "pll_fbclk_mux_2" = "m_cnt"
    Info (12134): Parameter "pll_m_cnt_in_src" = "ph_mux_clk"
    Info (12134): Parameter "pll_slf_rst" = "false"
    Info (12134): Parameter "refclk1_frequency" = "50.0 MHz"
    Info (12134): Parameter "pll_clk_loss_sw_en" = "true"
    Info (12134): Parameter "pll_manu_clk_sw_en" = "false"
    Info (12134): Parameter "pll_auto_clk_sw_en" = "true"
    Info (12134): Parameter "pll_clkin_1_src" = "clk_1"
    Info (12134): Parameter "pll_clk_sw_dly" = "0"
Info (12128): Elaborating entity "dps_extra_kick" for hierarchy "sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 769
Info (12131): Elaborated megafunction instantiation "sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst", which is child of megafunction instantiation "sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 769
Info (12128): Elaborating entity "dprio_init" for hierarchy "sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|dprio_init:dprio_init_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 784
Info (12131): Elaborated megafunction instantiation "sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|dprio_init:dprio_init_inst", which is child of megafunction instantiation "sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 784
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 1961
Info (12131): Elaborated megafunction instantiation "sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0", which is child of megafunction instantiation "sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 1961
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 1972
Info (12131): Elaborated megafunction instantiation "sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1", which is child of megafunction instantiation "sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 1972
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 1983
Info (12131): Elaborated megafunction instantiation "sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2", which is child of megafunction instantiation "sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 1983
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 1994
Info (12131): Elaborated megafunction instantiation "sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3", which is child of megafunction instantiation "sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 1994
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 2005
Info (12131): Elaborated megafunction instantiation "sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4", which is child of megafunction instantiation "sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 2005
Info (12128): Elaborating entity "altera_cyclonev_pll" for hierarchy "sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 2224
Warning (10034): Output port "extclk" at altera_cyclonev_pll.v(632) has no driver File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 632
Warning (10034): Output port "clkout[0]" at altera_cyclonev_pll.v(637) has no driver File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 637
Warning (10034): Output port "loaden" at altera_cyclonev_pll.v(641) has no driver File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 641
Warning (10034): Output port "lvdsclk" at altera_cyclonev_pll.v(642) has no driver File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 642
Info (12131): Elaborated megafunction instantiation "sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll", which is child of megafunction instantiation "sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 2224
Info (12128): Elaborating entity "altera_cyclonev_pll_base" for hierarchy "sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 1153
Info (12131): Elaborated megafunction instantiation "sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0", which is child of megafunction instantiation "sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 1153
Info (12128): Elaborating entity "video_selector" for hierarchy "video_selector:video_selector_inst" File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 258
Info (12128): Elaborating entity "lpm_mux" for hierarchy "video_selector:video_selector_inst|lpm_mux:LPM_MUX_component" File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/video_selector/video_selector.v Line: 79
Info (12130): Elaborated megafunction instantiation "video_selector:video_selector_inst|lpm_mux:LPM_MUX_component" File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/video_selector/video_selector.v Line: 79
Info (12133): Instantiated megafunction "video_selector:video_selector_inst|lpm_mux:LPM_MUX_component" with the following parameter: File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/video_selector/video_selector.v Line: 79
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_size" = "2"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "27"
    Info (12134): Parameter "lpm_widths" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_oif.tdf
    Info (12023): Found entity 1: mux_oif File: C:/workspace/AARP/typhoon-io/vga_wip/db/mux_oif.tdf Line: 23
Info (12128): Elaborating entity "mux_oif" for hierarchy "video_selector:video_selector_inst|lpm_mux:LPM_MUX_component|mux_oif:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "vpg" for hierarchy "vpg:vpg_inst" File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 322
Warning (10036): Verilog HDL or VHDL warning at vpg.v(74): object "disp_mode" assigned a value but never read File: C:/workspace/AARP/typhoon-io/vga_wip/hdl_src/vpg/vpg.v Line: 74
Info (12128): Elaborating entity "vpg_pll" for hierarchy "vpg:vpg_inst|vpg_pll:vpg_pll_inst" File: C:/workspace/AARP/typhoon-io/vga_wip/hdl_src/vpg/vpg.v Line: 201
Info (12128): Elaborating entity "vpg_pll_0002" for hierarchy "vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst" File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll/vpg_pll.v Line: 24
Info (12128): Elaborating entity "altera_pll" for hierarchy "vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i" File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll/vpg_pll/vpg_pll_0002.v Line: 239
Warning (10034): Output port "lvds_clk" at altera_pll.v(320) has no driver File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 320
Warning (10034): Output port "loaden" at altera_pll.v(321) has no driver File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 321
Warning (10034): Output port "extclk_out" at altera_pll.v(322) has no driver File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 322
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i" File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll/vpg_pll/vpg_pll_0002.v Line: 239
Info (12133): Instantiated megafunction "vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll/vpg_pll/vpg_pll_0002.v Line: 239
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "100.0 MHz"
    Info (12134): Parameter "pll_fractional_cout" = "32"
    Info (12134): Parameter "pll_dsm_out_sel" = "1st_order"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.174825 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "Cyclone V"
    Info (12134): Parameter "pll_subtype" = "Reconfigurable"
    Info (12134): Parameter "m_cnt_hi_div" = "18"
    Info (12134): Parameter "m_cnt_lo_div" = "18"
    Info (12134): Parameter "n_cnt_hi_div" = "6"
    Info (12134): Parameter "n_cnt_lo_div" = "5"
    Info (12134): Parameter "m_cnt_bypass_en" = "false"
    Info (12134): Parameter "n_cnt_bypass_en" = "false"
    Info (12134): Parameter "m_cnt_odd_div_duty_en" = "false"
    Info (12134): Parameter "n_cnt_odd_div_duty_en" = "true"
    Info (12134): Parameter "c_cnt_hi_div0" = "7"
    Info (12134): Parameter "c_cnt_lo_div0" = "6"
    Info (12134): Parameter "c_cnt_prst0" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst0" = "0"
    Info (12134): Parameter "c_cnt_in_src0" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en0" = "false"
    Info (12134): Parameter "c_cnt_odd_div_duty_en0" = "true"
    Info (12134): Parameter "c_cnt_hi_div1" = "1"
    Info (12134): Parameter "c_cnt_lo_div1" = "1"
    Info (12134): Parameter "c_cnt_prst1" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst1" = "0"
    Info (12134): Parameter "c_cnt_in_src1" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en1" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en1" = "false"
    Info (12134): Parameter "c_cnt_hi_div2" = "1"
    Info (12134): Parameter "c_cnt_lo_div2" = "1"
    Info (12134): Parameter "c_cnt_prst2" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst2" = "0"
    Info (12134): Parameter "c_cnt_in_src2" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en2" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en2" = "false"
    Info (12134): Parameter "c_cnt_hi_div3" = "1"
    Info (12134): Parameter "c_cnt_lo_div3" = "1"
    Info (12134): Parameter "c_cnt_prst3" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst3" = "0"
    Info (12134): Parameter "c_cnt_in_src3" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en3" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en3" = "false"
    Info (12134): Parameter "c_cnt_hi_div4" = "1"
    Info (12134): Parameter "c_cnt_lo_div4" = "1"
    Info (12134): Parameter "c_cnt_prst4" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst4" = "0"
    Info (12134): Parameter "c_cnt_in_src4" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en4" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en4" = "false"
    Info (12134): Parameter "c_cnt_hi_div5" = "1"
    Info (12134): Parameter "c_cnt_lo_div5" = "1"
    Info (12134): Parameter "c_cnt_prst5" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst5" = "0"
    Info (12134): Parameter "c_cnt_in_src5" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en5" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en5" = "false"
    Info (12134): Parameter "c_cnt_hi_div6" = "1"
    Info (12134): Parameter "c_cnt_lo_div6" = "1"
    Info (12134): Parameter "c_cnt_prst6" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst6" = "0"
    Info (12134): Parameter "c_cnt_in_src6" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en6" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en6" = "false"
    Info (12134): Parameter "c_cnt_hi_div7" = "1"
    Info (12134): Parameter "c_cnt_lo_div7" = "1"
    Info (12134): Parameter "c_cnt_prst7" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst7" = "0"
    Info (12134): Parameter "c_cnt_in_src7" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en7" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en7" = "false"
    Info (12134): Parameter "c_cnt_hi_div8" = "1"
    Info (12134): Parameter "c_cnt_lo_div8" = "1"
    Info (12134): Parameter "c_cnt_prst8" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst8" = "0"
    Info (12134): Parameter "c_cnt_in_src8" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en8" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en8" = "false"
    Info (12134): Parameter "c_cnt_hi_div9" = "1"
    Info (12134): Parameter "c_cnt_lo_div9" = "1"
    Info (12134): Parameter "c_cnt_prst9" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst9" = "0"
    Info (12134): Parameter "c_cnt_in_src9" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en9" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en9" = "false"
    Info (12134): Parameter "c_cnt_hi_div10" = "1"
    Info (12134): Parameter "c_cnt_lo_div10" = "1"
    Info (12134): Parameter "c_cnt_prst10" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst10" = "0"
    Info (12134): Parameter "c_cnt_in_src10" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en10" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en10" = "false"
    Info (12134): Parameter "c_cnt_hi_div11" = "1"
    Info (12134): Parameter "c_cnt_lo_div11" = "1"
    Info (12134): Parameter "c_cnt_prst11" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst11" = "0"
    Info (12134): Parameter "c_cnt_in_src11" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en11" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en11" = "false"
    Info (12134): Parameter "c_cnt_hi_div12" = "1"
    Info (12134): Parameter "c_cnt_lo_div12" = "1"
    Info (12134): Parameter "c_cnt_prst12" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst12" = "0"
    Info (12134): Parameter "c_cnt_in_src12" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en12" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en12" = "false"
    Info (12134): Parameter "c_cnt_hi_div13" = "1"
    Info (12134): Parameter "c_cnt_lo_div13" = "1"
    Info (12134): Parameter "c_cnt_prst13" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst13" = "0"
    Info (12134): Parameter "c_cnt_in_src13" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en13" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en13" = "false"
    Info (12134): Parameter "c_cnt_hi_div14" = "1"
    Info (12134): Parameter "c_cnt_lo_div14" = "1"
    Info (12134): Parameter "c_cnt_prst14" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst14" = "0"
    Info (12134): Parameter "c_cnt_in_src14" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en14" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en14" = "false"
    Info (12134): Parameter "c_cnt_hi_div15" = "1"
    Info (12134): Parameter "c_cnt_lo_div15" = "1"
    Info (12134): Parameter "c_cnt_prst15" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst15" = "0"
    Info (12134): Parameter "c_cnt_in_src15" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en15" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en15" = "false"
    Info (12134): Parameter "c_cnt_hi_div16" = "1"
    Info (12134): Parameter "c_cnt_lo_div16" = "1"
    Info (12134): Parameter "c_cnt_prst16" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst16" = "0"
    Info (12134): Parameter "c_cnt_in_src16" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en16" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en16" = "false"
    Info (12134): Parameter "c_cnt_hi_div17" = "1"
    Info (12134): Parameter "c_cnt_lo_div17" = "1"
    Info (12134): Parameter "c_cnt_prst17" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst17" = "0"
    Info (12134): Parameter "c_cnt_in_src17" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en17" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en17" = "false"
    Info (12134): Parameter "pll_vco_div" = "2"
    Info (12134): Parameter "pll_cp_current" = "20"
    Info (12134): Parameter "pll_bwctrl" = "10000"
    Info (12134): Parameter "pll_output_clk_frequency" = "327.272727 MHz"
    Info (12134): Parameter "pll_fractional_division" = "1"
    Info (12134): Parameter "mimic_fbclk_type" = "none"
    Info (12134): Parameter "pll_fbclk_mux_1" = "glb"
    Info (12134): Parameter "pll_fbclk_mux_2" = "m_cnt"
    Info (12134): Parameter "pll_m_cnt_in_src" = "ph_mux_clk"
    Info (12134): Parameter "pll_slf_rst" = "false"
Info (12128): Elaborating entity "altera_cyclonev_pll" for hierarchy "vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 2224
Warning (10034): Output port "extclk" at altera_cyclonev_pll.v(632) has no driver File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 632
Warning (10034): Output port "clkout[0]" at altera_cyclonev_pll.v(637) has no driver File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 637
Warning (10034): Output port "loaden" at altera_cyclonev_pll.v(641) has no driver File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 641
Warning (10034): Output port "lvdsclk" at altera_cyclonev_pll.v(642) has no driver File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 642
Info (12131): Elaborated megafunction instantiation "vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll", which is child of megafunction instantiation "vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 2224
Info (12128): Elaborating entity "altera_cyclonev_pll_base" for hierarchy "vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 1153
Info (12131): Elaborated megafunction instantiation "vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0", which is child of megafunction instantiation "vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 1153
Info (12128): Elaborating entity "verilog_state_machine" for hierarchy "vpg:vpg_inst|verilog_state_machine:vpg_pll_cnfg_mngr" File: C:/workspace/AARP/typhoon-io/vga_wip/hdl_src/vpg/vpg.v Line: 222
Info (12128): Elaborating entity "vpg_pll_reconfig" for hierarchy "vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst" File: C:/workspace/AARP/typhoon-io/vga_wip/hdl_src/vpg/vpg.v Line: 235
Info (12128): Elaborating entity "altera_pll_reconfig_top" for hierarchy "vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst" File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll_reconfig/vpg_pll_reconfig.v Line: 50
Info (12128): Elaborating entity "altera_pll_reconfig_mif_reader" for hierarchy "vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0" File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_pll_reconfig_top.v Line: 344
Info (10264): Verilog HDL Case Statement information at altera_pll_reconfig_mif_reader.v(498): all case item expressions in this case statement are onehot File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_pll_reconfig_mif_reader.v Line: 498
Info (12128): Elaborating entity "altsyncram" for hierarchy "vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|altsyncram:altsyncram_component" File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_pll_reconfig_mif_reader.v Line: 740
Info (12130): Elaborated megafunction instantiation "vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|altsyncram:altsyncram_component" File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_pll_reconfig_mif_reader.v Line: 740
Info (12133): Instantiated megafunction "vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|altsyncram:altsyncram_component" with the following parameter: File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_pll_reconfig_mif_reader.v Line: 740
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ip_cores/vpg_pll/vpg_pll.mif"
    Info (12134): Parameter "intended_device_family" = "Stratix V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k8h1.tdf
    Info (12023): Found entity 1: altsyncram_k8h1 File: C:/workspace/AARP/typhoon-io/vga_wip/db/altsyncram_k8h1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_k8h1" for hierarchy "vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_mif_reader:NM28_reconfig.mif_reconfig.altera_pll_reconfig_mif_reader_inst0|altsyncram:altsyncram_component|altsyncram_k8h1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altera_pll_reconfig_core" for hierarchy "vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0" File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_pll_reconfig_top.v Line: 380
Warning (10036): Verilog HDL or VHDL warning at altera_pll_reconfig_core.v(208): object "dps_start_assert" assigned a value but never read File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_pll_reconfig_core.v Line: 208
Warning (10270): Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1510): incomplete case statement has no default case item File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_pll_reconfig_core.v Line: 1510
Warning (10270): Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1526): incomplete case statement has no default case item File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_pll_reconfig_core.v Line: 1526
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst" File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_pll_reconfig_core.v Line: 306
Info (12128): Elaborating entity "dyn_phase_shift" for hierarchy "vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst" File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_pll_reconfig_core.v Line: 1577
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0" File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_pll_reconfig_core.v Line: 2060
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1" File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_pll_reconfig_core.v Line: 2071
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2" File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_pll_reconfig_core.v Line: 2082
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3" File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_pll_reconfig_core.v Line: 2093
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4" File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_pll_reconfig_core.v Line: 2104
Info (12128): Elaborating entity "self_reset" for hierarchy "vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst" File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_pll_reconfig_core.v Line: 1581
Info (12128): Elaborating entity "dprio_mux" for hierarchy "vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst" File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_pll_reconfig_core.v Line: 1619
Info (12128): Elaborating entity "fpll_dprio_init" for hierarchy "vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst" File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_pll_reconfig_core.v Line: 1638
Info (12128): Elaborating entity "vga_time_generator" for hierarchy "vpg:vpg_inst|vga_time_generator:vga_time_generator_inst" File: C:/workspace/AARP/typhoon-io/vga_wip/hdl_src/vpg/vpg.v Line: 277
Warning (10230): Verilog HDL assignment warning at vga_time_generator.v(338): truncated value with size 32 to match size of target (12) File: C:/workspace/AARP/typhoon-io/vga_wip/hdl_src/vpg/vga_time_generator.v Line: 338
Info (12128): Elaborating entity "pattern_gen" for hierarchy "vpg:vpg_inst|pattern_gen:pattern_gen_inst" File: C:/workspace/AARP/typhoon-io/vga_wip/hdl_src/vpg/vpg.v Line: 306
Warning (10036): Verilog HDL or VHDL warning at pattern_gen.v(84): object "y_scale" assigned a value but never read File: C:/workspace/AARP/typhoon-io/vga_wip/hdl_src/vpg/pattern_gen.v Line: 84
Warning (10230): Verilog HDL assignment warning at pattern_gen.v(74): truncated value with size 12 to match size of target (8) File: C:/workspace/AARP/typhoon-io/vga_wip/hdl_src/vpg/pattern_gen.v Line: 74
Warning (12030): Port "extclk" on the entity instantiation of "cyclonev_pll" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic. File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 2224
Warning (12030): Port "extclk" on the entity instantiation of "cyclonev_pll" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic. File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 2224
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qg84.tdf
    Info (12023): Found entity 1: altsyncram_qg84 File: C:/workspace/AARP/typhoon-io/vga_wip/db/altsyncram_qg84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_blc.tdf
    Info (12023): Found entity 1: mux_blc File: C:/workspace/AARP/typhoon-io/vga_wip/db/mux_blc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/workspace/AARP/typhoon-io/vga_wip/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v8i.tdf
    Info (12023): Found entity 1: cntr_v8i File: C:/workspace/AARP/typhoon-io/vga_wip/db/cntr_v8i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/workspace/AARP/typhoon-io/vga_wip/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_q1j.tdf
    Info (12023): Found entity 1: cntr_q1j File: C:/workspace/AARP/typhoon-io/vga_wip/db/cntr_q1j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf
    Info (12023): Found entity 1: cntr_u8i File: C:/workspace/AARP/typhoon-io/vga_wip/db/cntr_u8i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/workspace/AARP/typhoon-io/vga_wip/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/workspace/AARP/typhoon-io/vga_wip/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.03.21.11:10:33 Progress: Loading sldf8aaad45/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf8aaad45/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/workspace/AARP/typhoon-io/vga_wip/db/ip/sldf8aaad45/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf8aaad45/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/workspace/AARP/typhoon-io/vga_wip/db/ip/sldf8aaad45/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf8aaad45/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/workspace/AARP/typhoon-io/vga_wip/db/ip/sldf8aaad45/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf8aaad45/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/workspace/AARP/typhoon-io/vga_wip/db/ip/sldf8aaad45/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldf8aaad45/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/workspace/AARP/typhoon-io/vga_wip/db/ip/sldf8aaad45/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/workspace/AARP/typhoon-io/vga_wip/db/ip/sldf8aaad45/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf8aaad45/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/workspace/AARP/typhoon-io/vga_wip/db/ip/sldf8aaad45/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i|cntsel_temp[4]" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i|cntsel_temp[3]" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i|cntsel_temp[2]" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i|cntsel_temp[1]" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i|cntsel_temp[0]" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "vpg:vpg_inst|vpg_pll:vpg_pll_inst|vpg_pll_0002:vpg_pll_inst|altera_pll:altera_pll_i|gnd" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 427
        Warning (14320): Synthesized away node "sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|cntsel_temp[4]" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|cntsel_temp[3]" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|cntsel_temp[2]" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|cntsel_temp[1]" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|cntsel_temp[0]" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "sys_pll:sys_pll_inst|sys_pll_0002:sys_pll_inst|altera_pll:altera_pll_i|gnd" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 427
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 67
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 67
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 67
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 67
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 67
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 67
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 67
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 67
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 67
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 67
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 67
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 67
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 67
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 67
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 67
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 67
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 93
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 95
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 97
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 101
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 102
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 103
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 104
    Warning (13040): bidirectional pin "FPGA_I2C_SDAT" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 114
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 117
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 52
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 52
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 52
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 52
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 52
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 52
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 52
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 55
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 55
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 55
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 55
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 55
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 55
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 55
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 56
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 56
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 56
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 56
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 56
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 56
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 56
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 57
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 57
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 57
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 57
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 57
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 57
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 57
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 58
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 58
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 58
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 58
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 58
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 58
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 58
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 59
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 59
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 59
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 59
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 59
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 59
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 59
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 60
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 60
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 60
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 60
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 60
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 60
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 60
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 63
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 64
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 65
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 65
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 65
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 65
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 65
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 65
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 65
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 65
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 65
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 65
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 65
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 65
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 65
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 66
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 66
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 68
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 69
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 70
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 71
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 72
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 73
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 80
    Warning (13410): Pin "VGA_BLANK_N" is stuck at VCC File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 89
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 94
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 98
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 107
    Warning (13410): Pin "ADC_DIN" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 109
    Warning (13410): Pin "ADC_CONVST" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 110
    Warning (13410): Pin "FPGA_I2C_SCLK" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 113
    Warning (13410): Pin "IRDA_TXD" is stuck at GND File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 205
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 69 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read|combout" File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0|combout" File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1|combout" File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2|combout" File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3|combout" File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4|combout" File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|up_dn" File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_pll_reconfig_core.v Line: 196
    Info (17048): Logic cell "vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dprio_ser_shift_load" File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_pll_reconfig_core.v Line: 188
    Info (17048): Logic cell "vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|gnd" File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_pll_reconfig_core.v Line: 1919
    Info (17048): Logic cell "vpg:vpg_inst|vpg_pll_reconfig:vgp_pll_reconfig_inst|altera_pll_reconfig_top:vpg_pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.mif_reconfig.altera_pll_reconfig_core_inst0|phase_done" File: C:/workspace/AARP/typhoon-io/vga_wip/ip_cores/vpg_pll_reconfig/vpg_pll_reconfig/altera_pll_reconfig_core.v Line: 194
Info (144001): Generated suppressed messages file C:/workspace/AARP/typhoon-io/vga_wip/output_files/DE10_Standard_golden_top.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 95 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 29 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 28 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 41
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 42
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 46
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 46
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 46
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 49
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 49
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 49
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 49
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 49
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 49
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 49
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 49
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 49
    Warning (15610): No output dependent on input pin "TD_CLK27" File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 76
    Warning (15610): No output dependent on input pin "TD_HS" File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 77
    Warning (15610): No output dependent on input pin "TD_VS" File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 78
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 79
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 79
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 79
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 79
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 79
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 79
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 79
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 79
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 96
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 108
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: C:/workspace/AARP/typhoon-io/vga_wip/de10_standard_golden_top.v Line: 207
Info (21057): Implemented 7299 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 35 input pins
    Info (21059): Implemented 113 output pins
    Info (21060): Implemented 60 bidirectional pins
    Info (21061): Implemented 7019 logic cells
    Info (21064): Implemented 63 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 238 warnings
    Info: Peak virtual memory: 4976 megabytes
    Info: Processing ended: Sun Mar 21 11:11:28 2021
    Info: Elapsed time: 00:01:21
    Info: Total CPU time (on all processors): 00:01:48


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/workspace/AARP/typhoon-io/vga_wip/output_files/DE10_Standard_golden_top.map.smsg.


