#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Wed Jan 21 17:34:31 2026
# Process ID         : 2225665
# Current directory  : /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line       : vivado -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file           : /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file       : /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/vivado.jou
# Running On         : woong-Super-Server
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : Intel(R) Xeon(R) W-3235 CPU @ 3.30GHz
# CPU Frequency      : 3724.129 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 24
# Host memory        : 201168 MB
# Swap memory        : 16000 MB
# Total Virtual      : 217169 MB
# Available Virtual  : 126049 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg484-1 -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2225766
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2147.613 ; gain = 440.797 ; free physical = 103508 ; free virtual = 118870
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'case_9' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9.v:9]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'case_9_case_9_Pipeline_L_s4_1' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_case_9_Pipeline_L_s4_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'case_9_flow_control_loop_pipe_sequential_init' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'case_9_flow_control_loop_pipe_sequential_init' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'case_9_case_9_Pipeline_L_s4_1' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_case_9_Pipeline_L_s4_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'case_9_mul_3s_3s_3_1_1' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_3s_3s_3_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_9_mul_3s_3s_3_1_1' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_3s_3s_3_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_9_mul_8s_3s_11_1_1' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_8s_3s_11_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_9_mul_8s_3s_11_1_1' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_8s_3s_11_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_9_mul_3s_3s_6_1_1' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_3s_3s_6_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_9_mul_3s_3s_6_1_1' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_3s_3s_6_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_9_mul_8s_8s_8_1_1' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_8s_8s_8_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_9_mul_8s_8s_8_1_1' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_8s_8s_8_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_9_mul_4s_3s_7_1_1' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_4s_3s_7_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_9_mul_4s_3s_7_1_1' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_4s_3s_7_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_9_mul_2s_2s_4_1_1' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_2s_2s_4_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_9_mul_2s_2s_4_1_1' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_2s_2s_4_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_9_mul_3s_2s_4_1_1' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_3s_2s_4_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_9_mul_3s_2s_4_1_1' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_3s_2s_4_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_9_mul_9s_4s_10_1_1' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_9s_4s_10_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_9_mul_9s_4s_10_1_1' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_9s_4s_10_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_9_mul_8s_5s_13_1_1' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_8s_5s_13_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_9_mul_8s_5s_13_1_1' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_8s_5s_13_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_9_mul_6s_3s_9_1_1' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_6s_3s_9_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_9_mul_6s_3s_9_1_1' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_6s_3s_9_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_9_mul_4s_3s_4_1_1' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_4s_3s_4_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_9_mul_4s_3s_4_1_1' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_4s_3s_4_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_9_mul_2s_2s_2_1_1' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_2s_2s_2_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_9_mul_2s_2s_2_1_1' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_2s_2s_2_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_9_mul_6s_2s_8_1_1' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_6s_2s_8_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_9_mul_6s_2s_8_1_1' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_6s_2s_8_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_9_mul_8s_4s_12_1_1' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_8s_4s_12_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_9_mul_8s_4s_12_1_1' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_8s_4s_12_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_9_mul_6s_6s_12_1_1' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_6s_6s_12_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_9_mul_6s_6s_12_1_1' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_6s_6s_12_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_9_mul_8s_2s_10_1_1' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_8s_2s_10_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_9_mul_8s_2s_10_1_1' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_8s_2s_10_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_9_mul_5s_3s_8_1_1' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_5s_3s_8_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_9_mul_5s_3s_8_1_1' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_5s_3s_8_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_9_mul_12s_3s_15_1_1' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_12s_3s_15_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_9_mul_12s_3s_15_1_1' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_12s_3s_15_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_9_mul_8s_7s_15_1_1' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_8s_7s_15_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_9_mul_8s_7s_15_1_1' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_8s_7s_15_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_9_mul_9s_3s_9_1_1' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_9s_3s_9_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_9_mul_9s_3s_9_1_1' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_9s_3s_9_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_9_mul_7s_3s_7_1_1' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_7s_3s_7_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_9_mul_7s_3s_7_1_1' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_7s_3s_7_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_9_mul_5s_3s_5_1_1' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_5s_3s_5_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_9_mul_5s_3s_5_1_1' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_5s_3s_5_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_9_mul_4s_5s_5_1_1' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_4s_5s_5_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_9_mul_4s_5s_5_1_1' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_4s_5s_5_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_9_mul_15s_4s_16_1_1' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_15s_4s_16_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_9_mul_15s_4s_16_1_1' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_15s_4s_16_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_9_mul_6s_6s_6_1_1' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_6s_6s_6_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_9_mul_6s_6s_6_1_1' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_6s_6s_6_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_9_mul_7s_7s_7_1_1' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_7s_7s_7_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_9_mul_7s_7s_7_1_1' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_7s_7s_7_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_9_mul_5s_3s_6_1_1' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_5s_3s_6_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'case_9_mul_5s_3s_6_1_1' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mul_5s_3s_6_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'case_9_mac_muladd_4s_3s_9s_9_4_1' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_4s_3s_9s_9_4_1.v:45]
INFO: [Synth 8-6157] synthesizing module 'case_9_mac_muladd_4s_3s_9s_9_4_1_DSP48_0' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_4s_3s_9s_9_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'case_9_mac_muladd_4s_3s_9s_9_4_1_DSP48_0' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_4s_3s_9s_9_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'case_9_mac_muladd_4s_3s_9s_9_4_1' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_4s_3s_9s_9_4_1.v:45]
INFO: [Synth 8-6157] synthesizing module 'case_9_mac_muladd_3s_3s_5s_6_4_1' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_3s_3s_5s_6_4_1.v:45]
INFO: [Synth 8-6157] synthesizing module 'case_9_mac_muladd_3s_3s_5s_6_4_1_DSP48_0' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_3s_3s_5s_6_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'case_9_mac_muladd_3s_3s_5s_6_4_1_DSP48_0' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_3s_3s_5s_6_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'case_9_mac_muladd_3s_3s_5s_6_4_1' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_3s_3s_5s_6_4_1.v:45]
INFO: [Synth 8-6157] synthesizing module 'case_9_mac_muladd_9s_3s_9s_12_4_1' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_9s_3s_9s_12_4_1.v:45]
INFO: [Synth 8-6157] synthesizing module 'case_9_mac_muladd_9s_3s_9s_12_4_1_DSP48_0' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_9s_3s_9s_12_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'case_9_mac_muladd_9s_3s_9s_12_4_1_DSP48_0' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_9s_3s_9s_12_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'case_9_mac_muladd_9s_3s_9s_12_4_1' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_9s_3s_9s_12_4_1.v:45]
INFO: [Synth 8-6157] synthesizing module 'case_9_mac_muladd_8s_3s_14s_14_4_1' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_8s_3s_14s_14_4_1.v:45]
INFO: [Synth 8-6157] synthesizing module 'case_9_mac_muladd_8s_3s_14s_14_4_1_DSP48_0' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_8s_3s_14s_14_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'case_9_mac_muladd_8s_3s_14s_14_4_1_DSP48_0' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_8s_3s_14s_14_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'case_9_mac_muladd_8s_3s_14s_14_4_1' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_8s_3s_14s_14_4_1.v:45]
INFO: [Synth 8-6157] synthesizing module 'case_9_mac_muladd_3s_3s_6s_7_4_1' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_3s_3s_6s_7_4_1.v:45]
INFO: [Synth 8-6157] synthesizing module 'case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_3s_3s_6s_7_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_3s_3s_6s_7_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'case_9_mac_muladd_3s_3s_6s_7_4_1' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_3s_3s_6s_7_4_1.v:45]
INFO: [Synth 8-6157] synthesizing module 'case_9_mac_muladd_4s_3s_4s_7_4_1' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_4s_3s_4s_7_4_1.v:45]
INFO: [Synth 8-6157] synthesizing module 'case_9_mac_muladd_4s_3s_4s_7_4_1_DSP48_0' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_4s_3s_4s_7_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'case_9_mac_muladd_4s_3s_4s_7_4_1_DSP48_0' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_4s_3s_4s_7_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'case_9_mac_muladd_4s_3s_4s_7_4_1' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_4s_3s_4s_7_4_1.v:45]
INFO: [Synth 8-6157] synthesizing module 'case_9_mac_muladd_3s_3s_16s_17_4_1' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_3s_3s_16s_17_4_1.v:45]
INFO: [Synth 8-6157] synthesizing module 'case_9_mac_muladd_3s_3s_16s_17_4_1_DSP48_0' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_3s_3s_16s_17_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'case_9_mac_muladd_3s_3s_16s_17_4_1_DSP48_0' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_3s_3s_16s_17_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'case_9_mac_muladd_3s_3s_16s_17_4_1' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_3s_3s_16s_17_4_1.v:45]
INFO: [Synth 8-6157] synthesizing module 'case_9_mac_muladd_4s_3s_12s_12_4_1' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_4s_3s_12s_12_4_1.v:45]
INFO: [Synth 8-6157] synthesizing module 'case_9_mac_muladd_4s_3s_12s_12_4_1_DSP48_0' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_4s_3s_12s_12_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'case_9_mac_muladd_4s_3s_12s_12_4_1_DSP48_0' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_4s_3s_12s_12_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'case_9_mac_muladd_4s_3s_12s_12_4_1' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_4s_3s_12s_12_4_1.v:45]
INFO: [Synth 8-6157] synthesizing module 'case_9_mac_muladd_8s_3s_12s_12_4_1' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_8s_3s_12s_12_4_1.v:45]
INFO: [Synth 8-6157] synthesizing module 'case_9_mac_muladd_8s_3s_12s_12_4_1_DSP48_0' [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_8s_3s_12s_12_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'case_9_mac_muladd_8s_3s_12s_12_4_1_DSP48_0' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_8s_3s_12s_12_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'case_9_mac_muladd_8s_3s_12s_12_4_1' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_8s_3s_12s_12_4_1.v:45]
INFO: [Synth 8-6155] done synthesizing module 'case_9' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port rst in module case_9_mac_muladd_8s_3s_12s_12_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module case_9_mac_muladd_4s_3s_12s_12_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module case_9_mac_muladd_3s_3s_16s_17_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module case_9_mac_muladd_4s_3s_4s_7_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module case_9_mac_muladd_8s_3s_14s_14_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module case_9_mac_muladd_9s_3s_9s_12_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module case_9_mac_muladd_3s_3s_5s_6_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module case_9_mac_muladd_4s_3s_9s_9_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_1_q0[2] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_1_q0[1] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_1_q0[0] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_1_q1[2] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_1_q1[1] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_1_q1[0] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_3_q0[2] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_3_q0[1] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_3_q0[0] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_3_q1[2] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_3_q1[1] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_3_q1[0] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_5_q0[2] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_5_q0[1] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_5_q0[0] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_5_q1[2] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_5_q1[1] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_5_q1[0] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_7_q0[2] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_7_q0[1] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_7_q0[0] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_7_q1[2] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_7_q1[1] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_7_q1[0] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_9_q0[2] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_9_q0[1] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_9_q0[0] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_9_q1[2] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_9_q1[1] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_9_q1[0] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_11_q0[2] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_11_q0[1] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_11_q0[0] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_11_q1[2] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_11_q1[1] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_11_q1[0] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_13_q0[2] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_13_q0[1] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_13_q0[0] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_13_q1[2] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_13_q1[1] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_13_q1[0] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_15_q0[2] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_15_q0[1] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_15_q0[0] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_15_q1[2] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_15_q1[1] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_15_q1[0] in module case_9 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2245.551 ; gain = 538.734 ; free physical = 103414 ; free virtual = 118778
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2260.395 ; gain = 553.578 ; free physical = 103422 ; free virtual = 118785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2260.395 ; gain = 553.578 ; free physical = 103422 ; free virtual = 118785
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2260.395 ; gain = 0.000 ; free physical = 103422 ; free virtual = 118785
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/case_9_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/case_9_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2386.133 ; gain = 0.000 ; free physical = 103446 ; free virtual = 118809
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2386.168 ; gain = 0.000 ; free physical = 103446 ; free virtual = 118809
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2386.168 ; gain = 679.352 ; free physical = 103508 ; free virtual = 118871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2394.137 ; gain = 687.320 ; free physical = 103508 ; free virtual = 118871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2394.137 ; gain = 687.320 ; free physical = 103508 ; free virtual = 118871
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_i3800_reg_4811_reg' and it is trimmed from '12' to '8' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9.v:2563]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_i3908_lcssa_phi_fu_346_reg' and it is trimmed from '32' to '5' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9.v:2349]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_i4387_lcssa_phi_fu_338_reg' and it is trimmed from '32' to '11' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9.v:2475]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_i4703_lcssa_phi_fu_326_reg' and it is trimmed from '32' to '6' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9.v:2461]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_i4161_lcssa_phi_fu_350_reg' and it is trimmed from '8' to '7' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9.v:2343]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln116_reg_4393_pp0_iter2_reg_reg' and it is trimmed from '6' to '3' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9.v:2419]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2394.137 ; gain = 687.320 ; free physical = 103512 ; free virtual = 118877
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/mul_3s_3s_6_1_1_U40' (case_9_mul_3s_3s_6_1_1) to 'inst/mul_3s_3s_6_1_1_U42'
INFO: [Synth 8-223] decloning instance 'inst/mul_3s_3s_6_1_1_U41' (case_9_mul_3s_3s_6_1_1) to 'inst/mul_3s_3s_6_1_1_U43'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 2     
	   3 Input   17 Bit       Adders := 1     
	   4 Input   15 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 5     
	   3 Input   14 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 3     
	   3 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 5     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 12    
	   3 Input   11 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 4     
	   3 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 13    
	   3 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 14    
	   3 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 11    
	   3 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   3 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 9     
	   2 Input    4 Bit       Adders := 22    
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               43 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 14    
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 4     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 16    
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 11    
	                8 Bit    Registers := 29    
	                7 Bit    Registers := 21    
	                6 Bit    Registers := 12    
	                5 Bit    Registers := 13    
	                4 Bit    Registers := 42    
	                3 Bit    Registers := 26    
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 28    
+---Multipliers : 
	               3x12  Multipliers := 1     
	                5x8  Multipliers := 1     
	                6x6  Multipliers := 1     
	                3x8  Multipliers := 4     
	                2x6  Multipliers := 1     
	                3x4  Multipliers := 3     
	                2x2  Multipliers := 2     
+---Muxes : 
	   2 Input   43 Bit        Muxes := 1     
	   2 Input   42 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   3 Input   23 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 2     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 10    
	   5 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 31    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_3s_3s_5s_6_4_1_U50/case_9_mac_muladd_3s_3s_5s_6_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '6' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_3s_3s_5s_6_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_4s_3s_9s_9_4_1_U49/case_9_mac_muladd_4s_3s_9s_9_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '9' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_4s_3s_9s_9_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_3s_9s_12_4_1_U51/case_9_mac_muladd_9s_3s_9s_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_9s_3s_9s_12_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_3s_9s_12_4_1_U51/case_9_mac_muladd_9s_3s_9s_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_9s_3s_9s_12_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_3s_9s_12_4_1_U51/case_9_mac_muladd_9s_3s_9s_12_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '12' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_9s_3s_9s_12_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_3s_3s_16s_17_4_1_U58/case_9_mac_muladd_3s_3s_16s_17_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_3s_3s_16s_17_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3s_14s_14_4_1_U52/case_9_mac_muladd_8s_3s_14s_14_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '14' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_8s_3s_14s_14_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3s_12s_12_4_1_U60/case_9_mac_muladd_8s_3s_12s_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_8s_3s_12s_12_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3s_12s_12_4_1_U60/case_9_mac_muladd_8s_3s_12s_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_8s_3s_12s_12_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3s_12s_12_4_1_U60/case_9_mac_muladd_8s_3s_12s_12_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '12' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_8s_3s_12s_12_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_4s_3s_12s_12_4_1_U59/case_9_mac_muladd_4s_3s_12s_12_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '12' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_4s_3s_12s_12_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv_i3929_cast_reg_4806_reg' and it is trimmed from '7' to '5' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9.v:2559]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv_i4979_cast_reg_4592_reg' and it is trimmed from '6' to '4' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9.v:2580]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_3s_3s_16s_17_4_1_U58/case_9_mac_muladd_3s_3s_16s_17_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_3s_3s_16s_17_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_3s_3s_16s_17_4_1_U58/case_9_mac_muladd_3s_3s_16s_17_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '17' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_3s_3s_16s_17_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3s_12s_12_4_1_U60/case_9_mac_muladd_8s_3s_12s_12_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '12' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_8s_3s_12s_12_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_4s_3s_12s_12_4_1_U59/case_9_mac_muladd_4s_3s_12s_12_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '12' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_4s_3s_12s_12_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_4s_3s_12s_12_4_1_U59/case_9_mac_muladd_4s_3s_12s_12_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '12' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_4s_3s_12s_12_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_3s_3s_5s_6_4_1_U50/case_9_mac_muladd_3s_3s_5s_6_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '6' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_3s_3s_5s_6_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_3s_3s_5s_6_4_1_U50/case_9_mac_muladd_3s_3s_5s_6_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '6' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_3s_3s_5s_6_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_4s_3s_4s_7_4_1_U57/case_9_mac_muladd_4s_3s_4s_7_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '7' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_4s_3s_4s_7_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_4s_3s_4s_7_4_1_U57/case_9_mac_muladd_4s_3s_4s_7_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '7' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_4s_3s_4s_7_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_4s_3s_4s_7_4_1_U57/case_9_mac_muladd_4s_3s_4s_7_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '7' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_4s_3s_4s_7_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3s_14s_14_4_1_U52/case_9_mac_muladd_8s_3s_14s_14_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '14' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_8s_3s_14s_14_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3s_14s_14_4_1_U52/case_9_mac_muladd_8s_3s_14s_14_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '14' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_8s_3s_14s_14_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'conv_i3502_cast112_reg_4901_reg' and it is trimmed from '8' to '6' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9.v:2359]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_scalar_load_2_cast_reg_4352_reg' and it is trimmed from '11' to '8' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9.v:2660]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_scalar_load_2_reg_4346_reg' and it is trimmed from '8' to '6' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9.v:2661]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_4s_3s_9s_9_4_1_U49/case_9_mac_muladd_4s_3s_9s_9_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '9' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_4s_3s_9s_9_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_4s_3s_9s_9_4_1_U49/case_9_mac_muladd_4s_3s_9s_9_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '9' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_4s_3s_9s_9_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_3s_3s_6s_7_4_1_U55/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '7' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_3s_3s_6s_7_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_3s_3s_6s_7_4_1_U54/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '7' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_3s_3s_6s_7_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_3s_3s_6s_7_4_1_U54/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '7' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_3s_3s_6s_7_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_3s_3s_6s_7_4_1_U54/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '7' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_3s_3s_6s_7_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_3s_3s_6s_7_4_1_U53/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '7' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_3s_3s_6s_7_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_4s_3s_12s_12_4_1_U59/case_9_mac_muladd_4s_3s_12s_12_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '12' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_4s_3s_12s_12_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln116_reg_4393_reg' and it is trimmed from '6' to '3' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9.v:2614]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_3s_3s_5s_6_4_1_U50/case_9_mac_muladd_3s_3s_5s_6_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '6' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_3s_3s_5s_6_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_3s_3s_6s_7_4_1_U54/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '7' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_3s_3s_6s_7_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8s_3s_14s_14_4_1_U52/case_9_mac_muladd_8s_3s_14s_14_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '14' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_8s_3s_14s_14_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_4s_3s_9s_9_4_1_U49/case_9_mac_muladd_4s_3s_9s_9_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '9' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_4s_3s_9s_9_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_3s_3s_6s_7_4_1_U56/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '7' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_3s_3s_6s_7_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_3s_3s_6s_7_4_1_U53/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '7' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_3s_3s_6s_7_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_3s_3s_6s_7_4_1_U53/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '7' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_3s_3s_6s_7_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_3s_3s_6s_7_4_1_U53/case_9_mac_muladd_3s_3s_6s_7_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '7' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_3s_3s_6s_7_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_9s_3s_9s_12_4_1_U51/case_9_mac_muladd_9s_3s_9s_12_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '17' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9_mac_muladd_3s_3s_16s_17_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln46_reg_4602_reg' and it is trimmed from '14' to '12' bits. [/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/db5d/hdl/verilog/case_9.v:2584]
DSP Debug: swapped A/B pins for adder 0x5c54c240
DSP Debug: swapped A/B pins for adder 0x7d2538c0
DSP Debug: swapped A/B pins for adder 0x5c54c240
DSP Debug: swapped A/B pins for adder 0x7d2538c0
WARNING: [Synth 8-7129] Port in_data_1_q0[2] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_1_q0[1] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_1_q0[0] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_1_q1[2] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_1_q1[1] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_1_q1[0] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_3_q0[2] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_3_q0[1] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_3_q0[0] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_3_q1[2] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_3_q1[1] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_3_q1[0] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_5_q0[2] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_5_q0[1] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_5_q0[0] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_5_q1[2] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_5_q1[1] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_5_q1[0] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_7_q0[2] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_7_q0[1] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_7_q0[0] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_7_q1[2] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_7_q1[1] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_7_q1[0] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_9_q0[2] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_9_q0[1] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_9_q0[0] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_9_q1[2] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_9_q1[1] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_9_q1[0] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_11_q0[2] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_11_q0[1] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_11_q0[0] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_11_q1[2] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_11_q1[1] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_11_q1[0] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_13_q0[2] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_13_q0[1] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_13_q0[0] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_13_q1[2] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_13_q1[1] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_13_q1[0] in module case_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_data_15_q0[2] in module case_9 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 2394.137 ; gain = 687.320 ; free physical = 103485 ; free virtual = 118849
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 2431.137 ; gain = 724.320 ; free physical = 103398 ; free virtual = 118762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2465.184 ; gain = 758.367 ; free physical = 103367 ; free virtual = 118732
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 2473.191 ; gain = 766.375 ; free physical = 103364 ; free virtual = 118729
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 2621.004 ; gain = 914.188 ; free physical = 103239 ; free virtual = 118603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:00:53 . Memory (MB): peak = 2621.004 ; gain = 914.188 ; free physical = 103239 ; free virtual = 118603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 2621.004 ; gain = 914.188 ; free physical = 103238 ; free virtual = 118602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 2621.004 ; gain = 914.188 ; free physical = 103238 ; free virtual = 118602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 2621.004 ; gain = 914.188 ; free physical = 103237 ; free virtual = 118602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 2621.004 ; gain = 914.188 ; free physical = 103237 ; free virtual = 118602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   438|
|2     |LUT1   |    68|
|3     |LUT2   |   955|
|4     |LUT3   |   333|
|5     |LUT4   |   433|
|6     |LUT5   |   293|
|7     |LUT6   |   625|
|8     |MUXF7  |     1|
|9     |FDRE   |  1832|
|10    |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 2621.004 ; gain = 914.188 ; free physical = 103237 ; free virtual = 118602
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 102 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 2621.004 ; gain = 788.414 ; free physical = 103237 ; free virtual = 118602
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 2621.012 ; gain = 914.188 ; free physical = 103237 ; free virtual = 118602
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2621.012 ; gain = 0.000 ; free physical = 103409 ; free virtual = 118774
INFO: [Netlist 29-17] Analyzing 439 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2677.031 ; gain = 0.000 ; free physical = 103409 ; free virtual = 118774
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 1de35b3f
INFO: [Common 17-83] Releasing license: Synthesis
122 Infos, 159 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:01 . Memory (MB): peak = 2677.066 ; gain = 1148.953 ; free physical = 103409 ; free virtual = 118774
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1965.846; main = 1808.611; forked = 274.719
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3499.305; main = 2677.035; forked = 960.109
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2701.043 ; gain = 0.000 ; free physical = 103409 ; free virtual = 118774
INFO: [Common 17-1381] The checkpoint '/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = fc373055c0dc42f8
INFO: [Coretcl 2-1174] Renamed 55 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2701.043 ; gain = 0.000 ; free physical = 103398 ; free virtual = 118768
INFO: [Common 17-1381] The checkpoint '/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 21 17:35:40 2026...
