#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Wed Aug 27 09:28:07 2014
# Process ID: 8993
# Log file: /home/kenneth/temp_2014-08-27/LaboDigi/Experimento2/planAhead_run_2/planAhead.log
# Journal file: /home/kenneth/temp_2014-08-27/LaboDigi/Experimento2/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/kenneth/temp_2014-08-27/LaboDigi/Experimento2/pa.fromHdl.tcl
# create_project -name Experimento2 -dir "/home/kenneth/temp_2014-08-27/LaboDigi/Experimento2/planAhead_run_2" -part xc3s500efg320-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "MiniAlu.ucf" [current_fileset -constrset]
Adding file '/home/kenneth/temp_2014-08-27/LaboDigi/Experimento2/MiniAlu.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {RAM.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Module_ROM.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Collaterals.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {MiniAlu.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top MiniAlu $srcset
# add_files [list {MiniAlu.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s500efg320-4
Using Verific elaboration
Parsing VHDL file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "/home/kenneth/temp_2014-08-27/LaboDigi/Experimento2/RAM.v" into library work
Analyzing Verilog file "/home/kenneth/temp_2014-08-27/LaboDigi/Experimento2/Module_ROM.v" into library work
Parsing verilog file "Defintions.v" included at line 2. [/home/kenneth/temp_2014-08-27/LaboDigi/Experimento2/Module_ROM.v:2]
Analyzing Verilog file "/home/kenneth/temp_2014-08-27/LaboDigi/Experimento2/Collaterals.v" into library work
Analyzing Verilog file "/home/kenneth/temp_2014-08-27/LaboDigi/Experimento2/MiniAlu.v" into library work
Parsing verilog file "Defintions.v" included at line 2. [/home/kenneth/temp_2014-08-27/LaboDigi/Experimento2/MiniAlu.v:2]
INFO: [Designutils 20-910] Reading macro library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/SSORules.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [/home/kenneth/temp_2014-08-27/LaboDigi/Experimento2/MiniAlu.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find cell or net or pin 'Clock_BUFGP' [/home/kenneth/temp_2014-08-27/LaboDigi/Experimento2/MiniAlu.ucf:1]
Finished Parsing UCF File [/home/kenneth/temp_2014-08-27/LaboDigi/Experimento2/MiniAlu.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 0088b075
open_rtl_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2800.633 ; gain = 106.012
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
