# 3.31-full on Intel(R) Core(TM) i7-4700MQ CPU @ 2.40GHz
1.001989204,C0,Frontend_Bound,23.29,% Slots,This category represents slots fraction where the processor's Frontend undersupplies its Backend...,,,5.65,
1.001989204,C0,Backend_Bound,37.60,% Slots,,,,5.65,
1.001989204,C0,Backend_Bound.Memory_Bound,27.14,% Slots,This metric represents slots fraction the Memory subsystem within the Backend was a bottleneck...,,,5.65,
1.001989204,C0,Backend_Bound.Core_Bound,10.46,% Slots,This metric represents slots fraction where Core non-memory issues were of a bottleneck...,,,5.65,
1.001989204,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,47.25,% Stalls,This metric estimates how often the CPU was stalled without loads missing the L1 data cache...,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.0,<==
1.001989204,C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.45,% Clocks,This metric estimates cycles fraction the CPU performance was potentially limited due to Core computation issues (non divider-related)...,,,5.59,
1.001989204,C0-T1,Backend_Bound.Core_Bound.Ports_Utilization,20.03,% Clocks,,,,5.59,
1.001989204,C1,Backend_Bound,54.15,% Slots,,,,5.65,
1.001989204,C1,Backend_Bound.Memory_Bound,12.43,% Slots,,,,5.65,
1.001989204,C1,Backend_Bound.Core_Bound,41.72,% Slots,,,,5.65,<==
1.001989204,C1-T0,Backend_Bound.Memory_Bound.Store_Bound,21.46,% Stalls,This metric estimates how often CPU was stalled due to store memory accesses...,mem_uops_retired.all_stores:pp,,5.99,
1.001989204,C1-T1,Backend_Bound.Core_Bound.Divider,56.96,% Clocks,This metric represents cycles fraction where the Divider unit was active...,arith.divider_uops,,6.0,
1.001989204,C1-T1,Backend_Bound.Core_Bound.Ports_Utilization,57.47,% Clocks,,,,5.6,
1.001989204,C2,Frontend_Bound,28.76,% Slots,,,,5.65,
1.001989204,C2,Backend_Bound,41.58,% Slots,,,,5.65,
1.001989204,C2,Frontend_Bound.Frontend_Latency,16.24,% Slots,This metric represents slots fraction the CPU was stalled due to Frontend latency issues...,rs_events.empty_end,,5.99,
1.001989204,C2,Backend_Bound.Memory_Bound,54.62,% Slots,,,,5.65,
1.001989204,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,71.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.0,<==
1.001989204,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,7.41,% Clocks,This metric represents cycles fraction the CPU was stalled due to instruction cache misses...,,,5.99,
1.001989204,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.05,% Clocks_Calculated,This metric represents cycles fraction the CPU was stalled due to Branch Resteers...,br_misp_retired.all_branches,,5.59,
1.001989204,C3,Frontend_Bound,20.21,% Slots,,,,5.65,
1.001989204,C3,Bad_Speculation,4.70,% Slots,This category represents slots fraction wasted due to incorrect speculations...,,,5.65,
1.001989204,C3,Backend_Bound,37.91,% Slots,,,,5.65,
1.001989204,C3,Frontend_Bound.Frontend_Latency,16.30,% Slots,,rs_events.empty_end,,5.99,
1.001989204,C3,Backend_Bound.Memory_Bound,31.86,% Slots,,,,5.65,<==
1.001989204,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.08,% Clocks,,,,5.99,
1.001989204,C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.28,% Clocks_Calculated,,br_misp_retired.all_branches,,5.6,
1.001989204,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,10.30,% Clocks,,,,5.99,
1.001989204,C3-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.79,% Clocks_Calculated,,br_misp_retired.all_branches,,5.6,
2.023419152,C0,Frontend_Bound,25.01,% Slots,,,,5.87,
2.023419152,C0,Backend_Bound,37.70,% Slots,,,,5.87,
2.023419152,C0,Frontend_Bound.Frontend_Latency,27.02,% Slots,,rs_events.empty_end,,5.87,
2.023419152,C0,Backend_Bound.Memory_Bound,49.21,% Slots,,,,5.87,
2.023419152,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,87.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.87,<==
2.023419152,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,10.61,% Clocks,,,,5.88,
2.023419152,C0-T1,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.69,% Clocks,This metric represents cycles fraction the CPU was stalled due to instruction TLB misses...,itlb_misses.walk_completed,,5.87,
2.023419152,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.93,% Clocks_Calculated,,br_misp_retired.all_branches,,5.87,
2.023419152,C1,Backend_Bound,52.89,% Slots,,,,5.87,
2.023419152,C1,Backend_Bound.Memory_Bound,12.50,% Slots,,,,5.87,
2.023419152,C1,Backend_Bound.Core_Bound,40.39,% Slots,,,,5.87,<==
2.023419152,C1-T1,Backend_Bound.Core_Bound.Divider,59.76,% Clocks,,arith.divider_uops,,5.87,<==
2.023419152,C1-T1,Backend_Bound.Core_Bound.Ports_Utilization,53.00,% Clocks,,,,5.87,
2.023419152,C2,Frontend_Bound,22.21,% Slots,,,,5.88,
2.023419152,C2,Backend_Bound,42.61,% Slots,,,,5.88,
2.023419152,C2,Backend_Bound.Memory_Bound,32.81,% Slots,,,,5.87,
2.023419152,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,53.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.88,<==
2.023419152,C3,Backend_Bound,34.88,% Slots,,,,5.87,
2.023419152,C3,Backend_Bound.Memory_Bound,25.64,% Slots,,,,5.87,<==
2.023419152,C3-T1,Backend_Bound.Memory_Bound.Store_Bound,26.99,% Stalls,,mem_uops_retired.all_stores:pp,,5.87,<==
3.081552228,C0,Backend_Bound,61.34,% Slots,,,,6.05,
3.081552228,C0,Retiring,23.80,% Slots,,,,6.05,
3.081552228,C0,Backend_Bound.Memory_Bound,56.75,% Slots,,,,6.05,<==
3.081552228,C0,Retiring.Microcode_Sequencer,5.79,% Slots,This metric represents slots fraction the CPU was retiring uops fetched by the Microcode Sequencer (MS) unit...,idq.ms_uops,,6.05,
3.081552228,C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.59,% Clocks,This metric estimates the fraction of cycles when the CPU was stalled due to switches of uop delivery to the Microcode Sequencer (MS)...,idq.ms_switches,,5.7,
3.081552228,C0-T1,Frontend_Bound.Frontend_Latency.MS_Switches,5.51,% Clocks,,idq.ms_switches,,5.7,
3.081552228,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,74.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.67,<==
3.081552228,C1,Backend_Bound,64.70,% Slots,,,,6.05,
3.081552228,C1,Retiring,24.84,% Slots,,,,6.05,
3.081552228,C1,Backend_Bound.Memory_Bound,60.11,% Slots,,,,6.05,<==
3.081552228,C1,Retiring.Microcode_Sequencer,6.86,% Slots,,idq.ms_uops,,6.05,
3.081552228,C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.94,% Clocks,,idq.ms_switches,,5.7,
3.081552228,C1-T1,Frontend_Bound.Frontend_Latency.MS_Switches,4.58,% Clocks,,idq.ms_switches,,5.7,
3.081552228,C1-T1,Backend_Bound.Memory_Bound.L1_Bound,70.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.67,<==
3.081552228,C2,Backend_Bound,53.29,% Slots,,,,6.05,
3.081552228,C2,Retiring,18.55,% Slots,,,,6.05,
3.081552228,C2,Backend_Bound.Memory_Bound,47.03,% Slots,,,,6.05,
3.081552228,C2,Retiring.Microcode_Sequencer,5.49,% Slots,,idq.ms_uops,,6.04,
3.081552228,C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.77,% Clocks,,idq.ms_switches,,5.7,
3.081552228,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,75.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.67,<==
3.081552228,C2-T1,Frontend_Bound.Frontend_Latency.MS_Switches,1.88,% Clocks,,idq.ms_switches,,5.7,
3.081552228,C3,Backend_Bound,55.04,% Slots,,,,6.05,
3.081552228,C3,Retiring,20.90,% Slots,,,,6.05,
3.081552228,C3,Backend_Bound.Memory_Bound,55.63,% Slots,,,,6.05,<==
3.081552228,C3,Retiring.Microcode_Sequencer,6.48,% Slots,,idq.ms_uops,,6.05,
3.081552228,C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.14,% Clocks,,idq.ms_switches,,5.7,
3.081552228,C3-T1,Frontend_Bound.Frontend_Latency.MS_Switches,4.89,% Clocks,,idq.ms_switches,,5.7,
3.081552228,C3-T1,Backend_Bound.Memory_Bound.L1_Bound,83.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.67,<==
4.150816189,C0,Backend_Bound,43.32,% Slots,,,,5.99,
4.150816189,C0,Backend_Bound.Memory_Bound,42.98,% Slots,,,,5.61,<==
4.150816189,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,72.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.99,<==
4.150816189,C1,Backend_Bound,48.86,% Slots,,,,5.99,
4.150816189,C1,Backend_Bound.Memory_Bound,43.93,% Slots,,,,5.61,<==
4.150816189,C1-T1,Backend_Bound.Memory_Bound.L1_Bound,53.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.99,<==
4.150816189,C2,Backend_Bound,45.63,% Slots,,,,5.99,
4.150816189,C2,Backend_Bound.Memory_Bound,43.77,% Slots,,,,5.61,
4.150816189,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,58.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.99,<==
4.150816189,C3,Backend_Bound,38.82,% Slots,,,,5.99,
4.150816189,C3,Backend_Bound.Memory_Bound,31.71,% Slots,,,,5.61,<==
4.150816189,C3-T1,Backend_Bound.Memory_Bound.L1_Bound,59.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.99,<==
5.203005034,C0,Backend_Bound,36.65,% Slots,,,,5.7,
5.203005034,C0,Backend_Bound.Memory_Bound,35.87,% Slots,,,,5.7,
5.203005034,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,77.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.7,<==
5.203005034,C0-T1,Backend_Bound.Memory_Bound.Store_Bound,29.60,% Stalls,,mem_uops_retired.all_stores:pp,,6.09,<==
5.203005034,C1,Backend_Bound,39.86,% Slots,,,,5.7,
5.203005034,C1,Backend_Bound.Memory_Bound,24.57,% Slots,,,,5.7,
5.203005034,C1,Backend_Bound.Core_Bound,15.28,% Slots,,,,5.7,
5.203005034,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,85.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,<==
5.203005034,C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.26,% Clocks,,,,5.7,
5.203005034,C1-T1,Backend_Bound.Core_Bound.Ports_Utilization,23.37,% Clocks,,,,5.7,
5.203005034,C2,Frontend_Bound,27.70,% Slots,,,,5.7,
5.203005034,C2,Backend_Bound,42.08,% Slots,,,,5.7,
5.203005034,C2,Frontend_Bound.Frontend_Latency,26.32,% Slots,,rs_events.empty_end,,5.97,
5.203005034,C2,Backend_Bound.Memory_Bound,33.92,% Slots,,,,5.7,
5.203005034,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.54,% Clocks,,,,6.08,
5.203005034,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,60.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.7,<==
5.203005034,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,7.14,% Clocks,,,,6.08,
5.203005034,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.76,% Clocks_Calculated,,br_misp_retired.all_branches,,5.7,
5.203005034,C2-T1,Frontend_Bound.Frontend_Latency.MS_Switches,6.50,% Clocks,,idq.ms_switches,,6.08,
5.203005034,C2-T1,Backend_Bound.Memory_Bound.Store_Bound,21.18,% Stalls,,mem_uops_retired.all_stores:pp,,6.08,<==
5.203005034,C3,Frontend_Bound,24.45,% Slots,,,,5.7,
5.203005034,C3,Bad_Speculation,7.48,% Slots,,,,5.7,
5.203005034,C3,Backend_Bound,48.26,% Slots,,,,5.7,
5.203005034,C3,Frontend_Bound.Frontend_Latency,20.48,% Slots,,rs_events.empty_end,,5.96,
5.203005034,C3,Backend_Bound.Memory_Bound,69.20,% Slots,,,,5.7,
5.203005034,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.38,% Clocks,,,,6.08,
5.203005034,C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.16,% Clocks_Calculated,,br_misp_retired.all_branches,,5.7,
5.203005034,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,39.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,<==
5.203005034,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,11.61,% Clocks,,,,6.08,
5.203005034,C3-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.01,% Clocks_Calculated,,br_misp_retired.all_branches,,5.7,
7.247562377,C0,Frontend_Bound,30.05,% Slots,,,,5.87,
7.247562377,C0,Backend_Bound,39.07,% Slots,,,,5.87,
7.247562377,C0,Frontend_Bound.Frontend_Latency,26.85,% Slots,,rs_events.empty_end,,5.86,
7.247562377,C0,Backend_Bound.Memory_Bound,42.81,% Slots,,,,5.87,<==
7.247562377,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.56,% Clocks,,,,5.87,
7.247562377,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,7.28,% Clocks,,,,5.87,
7.247562377,C1,Frontend_Bound,20.82,% Slots,,,,5.87,
7.247562377,C1,Backend_Bound,35.11,% Slots,,,,5.87,
7.247562377,C1,Backend_Bound.Memory_Bound,34.41,% Slots,,,,5.87,<==
7.247562377,C2,Frontend_Bound,20.18,% Slots,,,,5.87,
7.247562377,C2,Backend_Bound,36.07,% Slots,,,,5.87,
7.247562377,C2,Backend_Bound.Memory_Bound,28.13,% Slots,,,,5.87,
7.247562377,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,56.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.87,<==
7.247562377,C3,Frontend_Bound,28.27,% Slots,,,,5.87,
7.247562377,C3,Bad_Speculation,4.55,% Slots,,,,5.87,
7.247562377,C3,Backend_Bound,41.09,% Slots,,,,5.87,
7.247562377,C3,Frontend_Bound.Frontend_Latency,26.85,% Slots,,rs_events.empty_end,,5.86,
7.247562377,C3,Backend_Bound.Memory_Bound,38.09,% Slots,,,,5.86,
7.247562377,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.76,% Clocks,,,,5.87,
7.247562377,C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.88,% Clocks_Calculated,,br_misp_retired.all_branches,,5.86,
7.247562377,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,87.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.87,<==
7.247562377,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,6.21,% Clocks,,,,5.87,
8.301802526,C0,Backend_Bound,43.85,% Slots,,,,6.07,
8.301802526,C0,Backend_Bound.Memory_Bound,40.24,% Slots,,,,5.69,<==
8.301802526,C0-T1,Backend_Bound.Memory_Bound.Store_Bound,27.83,% Stalls,,mem_uops_retired.all_stores:pp,,5.69,<==
8.301802526,C1,Backend_Bound,40.70,% Slots,,,,6.07,
8.301802526,C1,Backend_Bound.Memory_Bound,35.25,% Slots,,,,5.69,
8.301802526,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,38.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.07,<==
8.301802526,C2,Frontend_Bound,20.57,% Slots,,,,6.07,
8.301802526,C2,Backend_Bound,32.10,% Slots,,,,6.07,
8.301802526,C2,Backend_Bound.Memory_Bound,27.22,% Slots,,,,5.69,<==
8.301802526,C2-T1,Backend_Bound.Memory_Bound.L1_Bound,101.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.07,<==
8.301802526,C3,Frontend_Bound,21.25,% Slots,,,,6.07,
8.301802526,C3,Backend_Bound,33.94,% Slots,,,,6.07,
8.301802526,C3,Frontend_Bound.Frontend_Latency,19.08,% Slots,,rs_events.empty_end,,6.08,
8.301802526,C3,Backend_Bound.Memory_Bound,27.70,% Slots,,,,5.69,<==
8.301802526,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.34,% Clocks,,,,5.69,
8.301802526,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,11.46,% Clocks,,,,5.69,
9.353587066,C0,Frontend_Bound,39.28,% Slots,,,,5.72,
9.353587066,C0,Bad_Speculation,6.65,% Slots,,,,5.72,
9.353587066,C0,Backend_Bound,34.74,% Slots,,,,5.72,
9.353587066,C0,Frontend_Bound.Frontend_Latency,30.08,% Slots,,rs_events.empty_end,,5.7,<==
9.353587066,C0,Backend_Bound.Memory_Bound,67.70,% Slots,,,,5.72,
9.353587066,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.27,% Clocks,,,,6.08,
9.353587066,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.70,% Clocks_Calculated,,br_misp_retired.all_branches,,5.7,
9.353587066,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,49.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.7,
9.353587066,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,8.05,% Clocks,,,,6.08,
9.353587066,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.98,% Clocks_Calculated,,br_misp_retired.all_branches,,5.7,
9.353587066,C1,Frontend_Bound,25.93,% Slots,,,,5.72,
9.353587066,C1,Bad_Speculation,6.55,% Slots,,,,5.72,
9.353587066,C1,Backend_Bound,38.00,% Slots,,,,5.72,
9.353587066,C1,Frontend_Bound.Frontend_Latency,29.48,% Slots,,rs_events.empty_end,,5.7,
9.353587066,C1,Backend_Bound.Memory_Bound,33.60,% Slots,,,,5.72,<==
9.353587066,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.49,% Clocks,,,,6.08,
9.353587066,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.25,% Clocks_Calculated,,br_misp_retired.all_branches,,5.7,
9.353587066,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,14.34,% Clocks,,,,6.08,
9.353587066,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.97,% Clocks_Calculated,,br_misp_retired.all_branches,,5.69,
9.353587066,C2,Backend_Bound,33.29,% Slots,,,,5.72,
9.353587066,C2,Backend_Bound.Memory_Bound,24.62,% Slots,,,,5.72,<==
9.353587066,C3,Backend_Bound,43.68,% Slots,,,,5.72,
9.353587066,C3,Backend_Bound.Memory_Bound,36.49,% Slots,,,,5.72,
9.353587066,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,64.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.7,<==
9.353587066,C3-T1,Backend_Bound.Memory_Bound.Store_Bound,23.11,% Stalls,,mem_uops_retired.all_stores:pp,,6.09,<==
10.409049723,C0,Frontend_Bound,27.68,% Slots,,,,6.05,
10.409049723,C0,Backend_Bound,35.64,% Slots,,,,6.05,
10.409049723,C0,Backend_Bound.Memory_Bound,25.72,% Slots,,,,5.68,<==
10.409049723,C1,Frontend_Bound,24.69,% Slots,,,,6.05,
10.409049723,C1,Bad_Speculation,4.72,% Slots,,,,6.05,
10.409049723,C1,Backend_Bound,47.63,% Slots,,,,6.05,
10.409049723,C1,Frontend_Bound.Frontend_Latency,18.57,% Slots,,rs_events.empty_end,,6.01,
10.409049723,C1,Backend_Bound.Memory_Bound,54.06,% Slots,,,,5.68,<==
10.409049723,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.34,% Clocks,,,,5.69,
10.409049723,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.35,% Clocks_Calculated,,br_misp_retired.all_branches,,6.01,
10.409049723,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,9.71,% Clocks,,,,5.69,
10.409049723,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.58,% Clocks_Calculated,,br_misp_retired.all_branches,,6.01,
10.409049723,C1-T1,Frontend_Bound.Frontend_Latency.MS_Switches,5.31,% Clocks,,idq.ms_switches,,5.69,
10.409049723,C2,Frontend_Bound,23.24,% Slots,,,,6.06,
10.409049723,C2,Backend_Bound,30.17,% Slots,,,,6.06,
10.409049723,C2,Backend_Bound.Memory_Bound,28.53,% Slots,,,,5.68,<==
10.409049723,C3,Frontend_Bound,25.66,% Slots,,,,6.06,
10.409049723,C3,Backend_Bound,33.91,% Slots,,,,6.06,<==
10.409049723,C3,Backend_Bound.Memory_Bound,16.70,% Slots,,,,5.68,
10.409049723,C3,Backend_Bound.Core_Bound,17.20,% Slots,,,,5.68,
10.409049723,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,33.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.07,
11.592928448,C0,Frontend_Bound,22.01,% Slots,,,,5.74,
11.592928448,C0,Bad_Speculation,4.09,% Slots,,,,5.74,
11.592928448,C0,Backend_Bound,32.98,% Slots,,,,5.74,
11.592928448,C0,Frontend_Bound.Frontend_Latency,15.91,% Slots,,rs_events.empty_end,,5.79,
11.592928448,C0,Backend_Bound.Memory_Bound,44.95,% Slots,,,,5.74,
11.592928448,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.19,% Clocks,,,,6.09,
11.592928448,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.90,% Clocks_Calculated,,br_misp_retired.all_branches,,5.73,
11.592928448,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,38.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.75,<==
11.592928448,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,16.71,% Clocks,,,,6.09,
11.592928448,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.42,% Clocks_Calculated,,br_misp_retired.all_branches,,5.73,
11.592928448,C0-T1,Backend_Bound.Memory_Bound.Store_Bound,21.39,% Stalls,,mem_uops_retired.all_stores:pp,,6.08,<==
11.592928448,C1,Backend_Bound,43.51,% Slots,,,,5.73,
11.592928448,C1,Backend_Bound.Memory_Bound,38.82,% Slots,,,,5.73,
11.592928448,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,56.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.75,<==
11.592928448,C1-T1,Backend_Bound.Memory_Bound.Store_Bound,20.56,% Stalls,,mem_uops_retired.all_stores:pp,,6.08,<==
11.592928448,C2,Backend_Bound,35.73,% Slots,,,,5.74,
11.592928448,C2,Backend_Bound.Memory_Bound,47.83,% Slots,,,,5.74,<==
11.592928448,C3,Frontend_Bound,26.55,% Slots,,,,5.73,
11.592928448,C3,Backend_Bound,43.40,% Slots,,,,5.73,
11.592928448,C3,Frontend_Bound.Frontend_Latency,17.85,% Slots,,rs_events.empty_end,,5.79,
11.592928448,C3,Backend_Bound.Memory_Bound,43.69,% Slots,,,,5.73,
11.592928448,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.68,% Clocks,,,,6.09,
11.592928448,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,76.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.75,<==
11.592928448,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,16.62,% Clocks,,,,6.09,
11.592928448,C3-T1,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.63,% Clocks,,itlb_misses.walk_completed,,6.06,
11.592928448,C3-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.02,% Clocks_Calculated,,br_misp_retired.all_branches,,5.74,
12.65204675,C0,Frontend_Bound,22.20,% Slots,,,,6.04,
12.65204675,C0,Bad_Speculation,7.12,% Slots,,,,6.04,
12.65204675,C0,Backend_Bound,37.64,% Slots,,,,6.04,
12.65204675,C0,Frontend_Bound.Frontend_Latency,16.89,% Slots,,rs_events.empty_end,,5.9,
12.65204675,C0,Backend_Bound.Memory_Bound,30.53,% Slots,,,,5.66,
12.65204675,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.04,% Clocks,,,,5.66,
12.65204675,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.90,% Clocks_Calculated,,br_misp_retired.all_branches,,5.92,
12.65204675,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,49.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.04,<==
12.65204675,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,14.59,% Clocks,,,,5.66,
12.65204675,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.43,% Clocks_Calculated,,br_misp_retired.all_branches,,5.92,
12.65204675,C1,Frontend_Bound,21.99,% Slots,,,,6.05,
12.65204675,C1,Backend_Bound,44.97,% Slots,,,,6.05,
12.65204675,C1,Frontend_Bound.Frontend_Latency,29.13,% Slots,,rs_events.empty_end,,5.9,
12.65204675,C1,Backend_Bound.Memory_Bound,40.46,% Slots,,,,5.66,
12.65204675,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.90,% Clocks,,,,5.66,
12.65204675,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,50.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.04,<==
12.65204675,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,12.35,% Clocks,,,,5.66,
12.65204675,C2,Frontend_Bound,24.93,% Slots,,,,6.04,
12.65204675,C2,Backend_Bound,34.82,% Slots,,,,6.04,
12.65204675,C2,Backend_Bound.Memory_Bound,28.71,% Slots,,,,5.66,<==
12.65204675,C2-T1,Backend_Bound.Memory_Bound.L1_Bound,77.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.04,<==
12.65204675,C3,Frontend_Bound,30.33,% Slots,,,,6.04,
12.65204675,C3,Backend_Bound,39.95,% Slots,,,,6.04,
12.65204675,C3,Backend_Bound.Memory_Bound,34.62,% Slots,,,,5.66,<==
13.702467042,C0,Frontend_Bound,21.65,% Slots,,,,5.71,
13.702467042,C0,Bad_Speculation,6.27,% Slots,,,,5.71,
13.702467042,C0,Backend_Bound,42.88,% Slots,,,,5.71,
13.702467042,C0,Frontend_Bound.Frontend_Latency,17.01,% Slots,,rs_events.empty_end,,5.84,
13.702467042,C0,Backend_Bound.Memory_Bound,45.26,% Slots,,,,5.71,
13.702467042,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.76,% Clocks_Calculated,,br_misp_retired.all_branches,,5.71,
13.702467042,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,47.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,<==
13.702467042,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,15.30,% Clocks,,,,6.09,
13.702467042,C1,Frontend_Bound,26.63,% Slots,,,,5.71,
13.702467042,C1,Bad_Speculation,6.54,% Slots,,,,5.71,
13.702467042,C1,Backend_Bound,31.10,% Slots,,,,5.71,
13.702467042,C1,Frontend_Bound.Frontend_Latency,28.35,% Slots,,rs_events.empty_end,,5.83,
13.702467042,C1,Backend_Bound.Memory_Bound,36.85,% Slots,,,,5.71,<==
13.702467042,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.68,% Clocks_Calculated,,br_misp_retired.all_branches,,5.71,
13.702467042,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,8.19,% Clocks,,,,6.1,
13.702467042,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.36,% Clocks_Calculated,,br_misp_retired.all_branches,,5.71,
13.702467042,C2,Backend_Bound,46.76,% Slots,,,,5.71,
13.702467042,C2,Backend_Bound.Memory_Bound,53.46,% Slots,,,,5.71,
13.702467042,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,103.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,<==
13.702467042,C3,Frontend_Bound,23.12,% Slots,,,,5.7,
13.702467042,C3,Bad_Speculation,5.34,% Slots,,,,5.7,
13.702467042,C3,Backend_Bound,36.45,% Slots,,,,5.7,
13.702467042,C3,Frontend_Bound.Frontend_Latency,27.24,% Slots,,rs_events.empty_end,,5.84,
13.702467042,C3,Backend_Bound.Memory_Bound,32.80,% Slots,,,,5.7,<==
13.702467042,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.01,% Clocks,,,,6.1,
13.702467042,C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.47,% Clocks_Calculated,,br_misp_retired.all_branches,,5.71,
13.702467042,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,15.47,% Clocks,,,,6.1,
13.702467042,C3-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.27,% Clocks_Calculated,,br_misp_retired.all_branches,,5.71,
14.749905164,C0,Backend_Bound,37.03,% Slots,,,,5.73,
14.749905164,C0,Backend_Bound.Memory_Bound,43.79,% Slots,,,,5.72,
14.749905164,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,66.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.11,<==
14.749905164,C1,Frontend_Bound,26.36,% Slots,,,,5.73,
14.749905164,C1,Backend_Bound,41.79,% Slots,,,,5.73,
14.749905164,C1,Frontend_Bound.Frontend_Latency,16.45,% Slots,,rs_events.empty_end,,5.72,
14.749905164,C1,Backend_Bound.Memory_Bound,39.28,% Slots,,,,5.72,<==
14.749905164,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.09,% Clocks,,,,5.73,
14.749905164,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,8.72,% Clocks,,,,5.73,
14.749905164,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.75,% Clocks_Calculated,,br_misp_retired.all_branches,,5.72,
14.749905164,C1-T1,Frontend_Bound.Frontend_Latency.MS_Switches,6.01,% Clocks,,idq.ms_switches,,5.73,
14.749905164,C2,Frontend_Bound,20.41,% Slots,,,,5.72,
14.749905164,C2,Backend_Bound,38.22,% Slots,,,,5.72,
14.749905164,C2,Backend_Bound.Memory_Bound,26.74,% Slots,,,,5.72,
14.749905164,C2,Backend_Bound.Core_Bound,11.47,% Slots,,,,5.72,
14.749905164,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,78.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.11,<==
14.749905164,C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,90.19,% Clocks,,,,5.73,
14.749905164,C3,Frontend_Bound,26.38,% Slots,,,,5.73,
14.749905164,C3,Bad_Speculation,5.35,% Slots,,,,5.73,
14.749905164,C3,Backend_Bound,47.13,% Slots,,,,5.73,
14.749905164,C3,Frontend_Bound.Frontend_Latency,16.33,% Slots,,rs_events.empty_end,,5.72,
14.749905164,C3,Backend_Bound.Memory_Bound,42.52,% Slots,,,,5.72,<==
14.749905164,C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.77,% Clocks_Calculated,,br_misp_retired.all_branches,,5.72,
14.749905164,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,11.26,% Clocks,,,,5.73,
15.798408215,C0,Frontend_Bound,39.31,% Slots,,,,6.09,
15.798408215,C0,Bad_Speculation,5.82,% Slots,,,,6.09,
15.798408215,C0,Backend_Bound,40.74,% Slots,,,,6.09,
15.798408215,C0,Retiring,44.88,% Slots,,,,6.09,
15.798408215,C0,Frontend_Bound.Frontend_Latency,43.84,% Slots,,rs_events.empty_end,,6.1,
15.798408215,C0,Backend_Bound.Memory_Bound,77.66,% Slots,,,,6.09,
15.798408215,C0,Retiring.Microcode_Sequencer,2.14,% Slots,,idq.ms_uops,,6.12,<==
15.798408215,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,19.21,% Clocks,,,,5.82,
15.798408215,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.22,% Clocks_Calculated,,br_misp_retired.all_branches,,5.72,
15.798408215,C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.46,% Clocks,,idq.ms_switches,,5.84,
15.798408215,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,76.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.73,
15.798408215,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,9.53,% Clocks,,,,5.82,
15.798408215,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.17,% Clocks_Calculated,,br_misp_retired.all_branches,,5.72,
15.798408215,C1,Frontend_Bound,23.72,% Slots,,,,6.09,
15.798408215,C1,Bad_Speculation,5.03,% Slots,,,,6.09,
15.798408215,C1,Backend_Bound,35.33,% Slots,,,,6.09,
15.798408215,C1,Frontend_Bound.Frontend_Latency,20.08,% Slots,,rs_events.empty_end,,6.1,
15.798408215,C1,Backend_Bound.Memory_Bound,34.52,% Slots,,,,6.09,<==
15.798408215,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.09,% Clocks,,,,5.82,
15.798408215,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.85,% Clocks_Calculated,,br_misp_retired.all_branches,,5.72,
15.798408215,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,13.58,% Clocks,,,,5.82,
15.798408215,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.64,% Clocks_Calculated,,br_misp_retired.all_branches,,5.72,
15.798408215,C2,Frontend_Bound,25.54,% Slots,,,,6.1,
15.798408215,C2,Backend_Bound,37.25,% Slots,,,,6.1,
15.798408215,C2,Backend_Bound.Memory_Bound,47.03,% Slots,,,,6.1,<==
15.798408215,C2-T1,Backend_Bound.Memory_Bound.L1_Bound,72.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.73,<==
15.798408215,C3,Frontend_Bound,32.22,% Slots,,,,6.1,<==
15.798408215,C3,Backend_Bound,31.84,% Slots,,,,6.1,
15.798408215,C3,Backend_Bound.Memory_Bound,28.99,% Slots,,,,6.1,
16.19128801,C0,Frontend_Bound.Frontend_Bandwidth,10.05,% Slots,,,,6.12,
16.19128801,C0,Backend_Bound.Memory_Bound,27.34,% Slots,,,,5.08,
16.19128801,C0,Frontend_Bound.Frontend_Bandwidth.MITE,22.77,% CoreClocks,This metric represents Core cycles fraction in which CPU was likely limited due to the MITE pipeline (Legacy Decode Pipeline)...,,,6.11,
16.19128801,C0,Backend_Bound,30.46,% Slots,This category represents slots fraction where no uops are being delivered due to a lack of required resources for accepting new uops in the Backend...,,,6.11,
16.19128801,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,34.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.11,<==
16.19128801,C1,Frontend_Bound,28.42,% Slots,,,,6.11,
16.19128801,C1,Bad_Speculation,4.32,% Slots,,,,6.11,
16.19128801,C1,Backend_Bound,43.56,% Slots,,,,6.11,
16.19128801,C1,Frontend_Bound.Frontend_Latency,17.50,% Slots,,rs_events.empty_end,,6.12,
16.19128801,C1,Frontend_Bound.Frontend_Bandwidth,10.21,% Slots,,,,6.12,
16.19128801,C1,Backend_Bound.Memory_Bound,34.93,% Slots,,,,5.09,
16.19128801,C1,Frontend_Bound.Frontend_Bandwidth.MITE,22.58,% CoreClocks,,,,6.11,
16.19128801,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.90,% Clocks,,,,5.81,
16.19128801,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.64,% Clocks_Calculated,,br_misp_retired.all_branches,,6.11,
16.19128801,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,60.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.11,<==
16.19128801,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,9.95,% Clocks,,,,5.81,
16.19128801,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.93,% Clocks_Calculated,,br_misp_retired.all_branches,,6.11,
16.19128801,C2,Backend_Bound,43.67,% Slots,,,,6.11,
16.19128801,C2,Backend_Bound.Memory_Bound,32.12,% Slots,,,,5.09,
16.19128801,C2,Backend_Bound.Core_Bound,11.54,% Slots,,,,5.09,
16.19128801,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,87.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.11,<==
16.19128801,C3,Frontend_Bound,21.09,% Slots,,,,6.11,
16.19128801,C3,Bad_Speculation,3.04,% Slots,,,,6.11,
16.19128801,C3,Backend_Bound,39.46,% Slots,,,,6.11,
16.19128801,C3,Frontend_Bound.Frontend_Latency,15.08,% Slots,,rs_events.empty_end,,6.11,
16.19128801,C3,Frontend_Bound.Frontend_Bandwidth,10.65,% Slots,,,,6.11,
16.19128801,C3,Backend_Bound.Memory_Bound,39.57,% Slots,,,,5.09,
16.19128801,C3,Frontend_Bound.Frontend_Bandwidth.MITE,16.83,% CoreClocks,,,,6.11,
16.19128801,C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.11,% Clocks_Calculated,,br_misp_retired.all_branches,,6.11,
16.19128801,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,88.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.11,<==
16.19128801,C3-T1,Frontend_Bound.Frontend_Latency.DSB_Switches,7.48,% Clocks,This metric represents cycles fraction the CPU was stalled due to switches from DSB to MITE pipelines...,,,5.8,
