
*** Running vivado
    with args -log topfft.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source topfft.tcl


****** Vivado v2019.1.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source topfft.tcl -notrace
Command: synth_design -top topfft -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14492 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 477.688 ; gain = 177.117
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topfft' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24]
	Parameter NBITS bound to: 3 - type: integer 
	Parameter NBITScoeff bound to: 4 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'contador' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized0' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'contador__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
	Parameter N bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:32]
INFO: [Synth 8-6155] done synthesizing module 'contador__parameterized1' (1#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/contador.v:22]
INFO: [Synth 8-6157] synthesizing module 'coeff0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
	Parameter NBITS bound to: 4 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:2]
	Parameter NBITS bound to: 5 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data0' (2#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data0.v:2]
WARNING: [Synth 8-689] width (64) of port connection 'coeff_data' does not match port width (80) of module 'coeff_data0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:35]
INFO: [Synth 8-6155] done synthesizing module 'coeff0' (3#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
	Parameter NBITS bound to: 4 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:2]
	Parameter NBITS bound to: 5 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data1' (4#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data1.v:2]
WARNING: [Synth 8-689] width (64) of port connection 'coeff_data' does not match port width (80) of module 'coeff_data1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:36]
INFO: [Synth 8-6155] done synthesizing module 'coeff1' (5#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
	Parameter NBITS bound to: 4 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:2]
	Parameter NBITS bound to: 5 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data2' (6#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data2.v:2]
WARNING: [Synth 8-689] width (64) of port connection 'coeff_data' does not match port width (80) of module 'coeff_data2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:36]
INFO: [Synth 8-6155] done synthesizing module 'coeff2' (7#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
	Parameter NBITS bound to: 4 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:2]
	Parameter NBITS bound to: 5 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data3' (8#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data3.v:2]
WARNING: [Synth 8-689] width (64) of port connection 'coeff_data' does not match port width (80) of module 'coeff_data3' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:35]
INFO: [Synth 8-6155] done synthesizing module 'coeff3' (9#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:23]
INFO: [Synth 8-6157] synthesizing module 'coeff4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
	Parameter NBITS bound to: 4 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:2]
	Parameter NBITS bound to: 5 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'coeff_data4' (10#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff_data4.v:2]
WARNING: [Synth 8-689] width (64) of port connection 'coeff_data' does not match port width (80) of module 'coeff_data4' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:35]
INFO: [Synth 8-6155] done synthesizing module 'coeff4' (11#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:23]
INFO: [Synth 8-6157] synthesizing module 'topD_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg_1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'D_reg_1' (12#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD_1' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized0' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'topD_1__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
	Parameter ND bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD_1__parameterized1' (13#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD_1.v:24]
INFO: [Synth 8-6157] synthesizing module 'multip' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23]
	Parameter NBITS bound to: 4 - type: integer 
	Parameter NBITScoeff bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multip' (14#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23]
INFO: [Synth 8-6157] synthesizing module 'multip__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23]
	Parameter NBITS bound to: 9 - type: integer 
	Parameter NBITScoeff bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multip__parameterized0' (14#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/multip.v:23]
INFO: [Synth 8-6157] synthesizing module 'Blq' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 4 - type: integer 
	Parameter ND1 bound to: 4 - type: integer 
	Parameter Nbits bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 4 - type: integer 
	Parameter Nbits bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
	Parameter Nbits bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_reg' (15#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD' (16#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6157] synthesizing module 'switch' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24]
	Parameter Nbits bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:38]
INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:51]
INFO: [Synth 8-6155] done synthesizing module 'switch' (17#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24]
INFO: [Synth 8-6157] synthesizing module 'BF' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24]
	Parameter NBITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BF' (18#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 2 - type: integer 
	Parameter ND1 bound to: 2 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 2 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_reg__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_reg__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6157] synthesizing module 'switch__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24]
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:38]
INFO: [Synth 8-226] default block is never used [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:51]
INFO: [Synth 8-6155] done synthesizing module 'switch__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/switch.v:24]
INFO: [Synth 8-6157] synthesizing module 'BF__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24]
	Parameter NBITS bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BF__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/BF.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized0' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 1 - type: integer 
	Parameter ND1 bound to: 1 - type: integer 
	Parameter Nbits bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized1' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 1 - type: integer 
	Parameter Nbits bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized1' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'Blq__parameterized2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
	Parameter ND0 bound to: 4 - type: integer 
	Parameter ND1 bound to: 4 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'topD__parameterized2' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
	Parameter ND bound to: 4 - type: integer 
	Parameter Nbits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'topD__parameterized2' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topD.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Blq__parameterized2' (19#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/Blq.v:24]
INFO: [Synth 8-6157] synthesizing module 'fixtop_sat' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
	Parameter NBITS_IN bound to: 18 - type: integer 
	Parameter NBITS_OUT bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sat' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:24]
	Parameter NBITS_IN bound to: 18 - type: integer 
	Parameter NBITS_OUT bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sat' (20#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:24]
INFO: [Synth 8-6155] done synthesizing module 'fixtop_sat' (21#1) [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
INFO: [Synth 8-6157] synthesizing module 'fixtop_sat__parameterized0' [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
	Parameter NBITS_IN bound to: 9 - type: integer 
	Parameter NBITS_OUT bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sat__parameterized0' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:24]
	Parameter NBITS_IN bound to: 9 - type: integer 
	Parameter NBITS_OUT bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sat__parameterized0' (21#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/sat.v:24]
INFO: [Synth 8-6155] done synthesizing module 'fixtop_sat__parameterized0' (21#1) [C:/fft-parallel4/verilog/pruebaPF/pruebaPF.srcs/sources_1/new/fixtop_sat.v:23]
INFO: [Synth 8-6155] done synthesizing module 'topfft' (22#1) [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/topfft.v:24]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 542.242 ; gain = 241.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 542.242 ; gain = 241.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 542.242 ; gain = 241.672
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 542.242 ; gain = 241.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 8     
	   2 Input      9 Bit       Adders := 4     
	   3 Input      9 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 4     
	   3 Input      4 Bit       Adders := 4     
+---Registers : 
	               23 Bit    Registers := 8     
	               16 Bit    Registers := 12    
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 10    
	                1 Bit    Registers := 21    
+---Muxes : 
	   3 Input     23 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 8     
	   3 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module contador 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     23 Bit        Muxes := 1     
Module contador__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     23 Bit        Muxes := 1     
Module contador__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module coeff0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module coeff1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module coeff2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module coeff3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module coeff4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module D_reg_1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module D_reg 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module switch 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
Module BF 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
Module D_reg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module switch__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module BF__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 2     
Module sat 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
Module sat__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'index_reg[22:0]' into 'index_reg[22:0]' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff0.v:44]
INFO: [Synth 8-4471] merging register 'index_reg[22:0]' into 'index_reg[22:0]' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff1.v:45]
INFO: [Synth 8-4471] merging register 'index_reg[22:0]' into 'index_reg[22:0]' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff2.v:45]
INFO: [Synth 8-4471] merging register 'index_reg[22:0]' into 'index_reg[22:0]' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff3.v:44]
INFO: [Synth 8-4471] merging register 'index_reg[22:0]' into 'index_reg[22:0]' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/coeff4.v:44]
INFO: [Synth 8-4471] merging register 'Enable_12/Dgen[0].nD/Q_reg' into 'Enable_0/Dgen[0].nD/Q_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:33]
INFO: [Synth 8-4471] merging register 'Enable_12/Dgen[1].nD/Q_reg' into 'Enable_0/Dgen[1].nD/Q_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:33]
INFO: [Synth 8-4471] merging register 'Enable_12/Dgen[2].nD/Q_reg' into 'Enable_0/Dgen[2].nD/Q_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:33]
INFO: [Synth 8-4471] merging register 'Enable_12/Dgen[3].nD/Q_reg' into 'Enable_0/Dgen[3].nD/Q_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:33]
INFO: [Synth 8-4471] merging register 'Enable_34/Dgen[0].nD/Q_reg' into 'Enable_0/Dgen[0].nD/Q_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:33]
INFO: [Synth 8-4471] merging register 'Enable_34/Dgen[1].nD/Q_reg' into 'Enable_0/Dgen[1].nD/Q_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:33]
INFO: [Synth 8-4471] merging register 'Enable_34/Dgen[2].nD/Q_reg' into 'Enable_0/Dgen[2].nD/Q_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:33]
INFO: [Synth 8-4471] merging register 'Enable_34/Dgen[3].nD/Q_reg' into 'Enable_0/Dgen[3].nD/Q_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:33]
INFO: [Synth 8-4471] merging register 'Enable_34/Dgen[4].nD/Q_reg' into 'Enable_12/Dgen[4].nD/Q_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:33]
INFO: [Synth 8-4471] merging register 'Enable_34/Dgen[5].nD/Q_reg' into 'Enable_12/Dgen[5].nD/Q_reg' [C:/fft-parallel4/verilog/topfft/topfft.srcs/sources_1/new/D_reg_1.v:33]
INFO: [Synth 8-3886] merging instance 'Mcoeff4/coeff_out_reg[3]' (FDR) to 'Mcoeff4/coeff_out_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Mcoeff4/coeff_out_reg[4] )
INFO: [Synth 8-3886] merging instance 'Mcoeff0/coeff_out_reg[7]' (FDR) to 'Mcoeff0/coeff_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'Mcoeff0/coeff_out_reg[0]' (FDR) to 'Mcoeff0/coeff_out_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Mcoeff0/coeff_out_reg[1] )
INFO: [Synth 8-3886] merging instance 'Mcoeff2/coeff_out_reg[7]' (FDR) to 'Mcoeff2/coeff_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'Mcoeff3/coeff_out_reg[2]' (FDR) to 'Mcoeff3/coeff_out_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Mcoeff1/coeff_out_reg[3] )
INFO: [Synth 8-3886] merging instance 'Mcoeff1/coeff_out_reg[2]' (FDR) to 'Mcoeff1/coeff_out_reg[0]'
INFO: [Synth 8-3886] merging instance 'Mcoeff1/coeff_out_reg[6]' (FDR) to 'Mcoeff1/coeff_out_reg[4]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 751.453 ; gain = 450.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 751.453 ; gain = 450.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 751.453 ; gain = 450.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 751.453 ; gain = 450.883
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 751.453 ; gain = 450.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 751.453 ; gain = 450.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 751.453 ; gain = 450.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 751.453 ; gain = 450.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 751.453 ; gain = 450.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|topfft      | Blq_BFI/DA/Dgen[3].nD/Q_reg[5]   | 4      | 6     | YES          | NO                 | YES               | 6      | 0       | 
|topfft      | Blq_BFI/DB/Dgen[3].nD/Q_reg[5]   | 4      | 6     | YES          | NO                 | YES               | 6      | 0       | 
|topfft      | Blq_BFIV/DA/Dgen[3].nD/Q_reg[15] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|topfft      | Blq_BFIV/DB/Dgen[3].nD/Q_reg[15] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|topfft      | Enable_0/Dgen[3].nD/Q_reg        | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   180|
|3     |LUT1   |    51|
|4     |LUT2   |   224|
|5     |LUT3   |   127|
|6     |LUT4   |   141|
|7     |LUT5   |   212|
|8     |LUT6   |   257|
|9     |SRL16E |    45|
|10    |FDRE   |   381|
|11    |FDSE   |     9|
|12    |IBUF   |    14|
|13    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+-------------------------+------+
|      |Instance           |Module                   |Cells |
+------+-------------------+-------------------------+------+
|1     |top                |                         |  1654|
|2     |  Blq_BFI          |Blq                      |   113|
|3     |    DA             |topD                     |    65|
|4     |      \Dgen[1].nD  |D_reg_27                 |     6|
|5     |      \Dgen[2].nD  |D_reg_28                 |     6|
|6     |      \Dgen[3].nD  |D_reg_29                 |    44|
|7     |    DB             |topD_23                  |    48|
|8     |      \Dgen[1].nD  |D_reg_24                 |     6|
|9     |      \Dgen[2].nD  |D_reg_25                 |     6|
|10    |      \Dgen[3].nD  |D_reg_26                 |    30|
|11    |  Blq_BFII         |Blq__parameterized0      |   248|
|12    |    Butterfly      |BF__parameterized0_17    |   142|
|13    |    DA             |topD__parameterized0     |    54|
|14    |      \Dgen[0].nD  |D_reg__parameterized0_21 |    16|
|15    |      \Dgen[1].nD  |D_reg__parameterized0_22 |    38|
|16    |    DB             |topD__parameterized0_18  |    52|
|17    |      \Dgen[0].nD  |D_reg__parameterized0_19 |    16|
|18    |      \Dgen[1].nD  |D_reg__parameterized0_20 |    36|
|19    |  Blq_BFIII        |Blq__parameterized1      |    84|
|20    |    DA             |topD__parameterized1     |     6|
|21    |      \Dgen[0].nD  |D_reg_16                 |     6|
|22    |    DB             |topD__parameterized1_15  |    78|
|23    |      \Dgen[0].nD  |D_reg                    |    78|
|24    |  Blq_BFIV         |Blq__parameterized2      |   214|
|25    |    Butterfly      |BF__parameterized0       |    20|
|26    |    DA             |topD__parameterized2     |    96|
|27    |      \Dgen[1].nD  |D_reg__parameterized0_12 |    16|
|28    |      \Dgen[2].nD  |D_reg__parameterized0_13 |    16|
|29    |      \Dgen[3].nD  |D_reg__parameterized0_14 |    48|
|30    |    DB             |topD__parameterized2_9   |    98|
|31    |      \Dgen[1].nD  |D_reg__parameterized0    |    16|
|32    |      \Dgen[2].nD  |D_reg__parameterized0_10 |    16|
|33    |      \Dgen[3].nD  |D_reg__parameterized0_11 |    50|
|34    |  Enable_0         |topD_1                   |     5|
|35    |    \Dgen[1].nD    |D_reg_1_6                |     1|
|36    |    \Dgen[2].nD    |D_reg_1_7                |     1|
|37    |    \Dgen[3].nD    |D_reg_1_8                |     2|
|38    |  Enable_12        |topD_1__parameterized0   |     3|
|39    |    \Dgen[4].nD    |D_reg_1_4                |     1|
|40    |    \Dgen[5].nD    |D_reg_1_5                |     2|
|41    |  Enable_34        |topD_1__parameterized1   |     2|
|42    |    \Dgen[6].nD    |D_reg_1                  |     2|
|43    |  M0               |multip                   |    21|
|44    |  M1               |multip__parameterized0   |   140|
|45    |  M2               |multip__parameterized0_0 |   124|
|46    |  M3               |multip_1                 |    27|
|47    |  M4               |multip_2                 |    25|
|48    |  Mcoeff0          |coeff0                   |    87|
|49    |  Mcoeff1          |coeff1                   |    79|
|50    |  Mcoeff2          |coeff2                   |   139|
|51    |  Mcoeff3          |coeff3                   |   118|
|52    |  Mcoeff4          |coeff4                   |    80|
|53    |  control_1        |contador                 |    39|
|54    |  control_2        |contador__parameterized0 |    38|
|55    |  control_3        |contador__parameterized1 |     2|
|56    |  control_4        |contador_3               |    39|
+------+-------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 751.453 ; gain = 450.883
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 751.453 ; gain = 450.883
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 751.453 ; gain = 450.883
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 180 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 805.879 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
114 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 805.879 ; gain = 505.309
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 805.879 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/fft-parallel4/verilog/topfft/topfft.runs/synth_1/topfft.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file topfft_utilization_synth.rpt -pb topfft_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep  6 18:52:39 2019...
