// Seed: 2622172273
module module_0 (
    input  uwire id_0,
    output uwire id_1,
    output wor   id_2,
    input  wire  id_3,
    input  uwire id_4,
    output tri0  id_5,
    input  tri1  id_6,
    input  tri0  id_7
);
  specify
    (id_9 => id_10) = 1;
    (id_11 => id_12) = (1 > 1  : id_4  : 1, id_10  : 1  : 1'd0);
    (id_13 => id_14) = 1;
  endspecify
  assign module_1.id_14 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input supply0 id_2,
    input wire id_3,
    output tri0 id_4
    , id_16,
    input wand id_5,
    output tri1 id_6,
    input wor id_7,
    input supply1 id_8,
    output supply0 id_9,
    input tri0 id_10,
    output supply1 id_11,
    input tri0 id_12,
    output tri id_13,
    input tri1 id_14
);
  id_17(
      .id_0(1), .id_1(id_9), .id_2(id_6)
  );
  module_0 modCall_1 (
      id_0,
      id_11,
      id_13,
      id_5,
      id_1,
      id_4,
      id_8,
      id_12
  );
  logic [7:0] id_18;
  logic [7:0] id_19;
  assign id_19[1] = 1;
  wire id_20;
  wire id_21;
  assign id_18[1] = 1'b0;
  wire id_22;
endmodule
