{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "97674215",
   "metadata": {},
   "outputs": [],
   "source": [
    "from __future__ import print_function\n",
    "\n",
    "import sys\n",
    "import numpy as np\n",
    "import matplotlib.pyplot as plt \n",
    "import multiprocessing\n",
    "import asyncio\n",
    "\n",
    "from time import time\n",
    "from pynq import Overlay\n",
    "from pynq import allocate\n",
    "from pynq import MMIO\n",
    "from multiprocessing import Process, Manager, Value\n",
    "from ctypes import c_char_p\n",
    "\n",
    "sys.path.append('/home/xilinx')\n",
    "\n",
    "ROM_SIZE = 0x2000 #8K\n",
    "\n",
    "SOC_UP = 0x0000;\n",
    "SOC_LA = 0x1000;\n",
    "PL_AA_MB = 0x2000;\n",
    "PL_AA = 0x2100;\n",
    "SOC_IS = 0x3000;\n",
    "SOC_AS = 0x4000;\n",
    "SOC_CC = 0x5000;\n",
    "PL_AS = 0x6000;\n",
    "PL_IS = 0x7000;\n",
    "PL_DMA = 0x8000;\n",
    "FIR_DMA = 0x9000;\n",
    "\n",
    "ol = Overlay(\"fsicIRQ.bit\")\n",
    "#ol.ip_dict\n",
    "ipOUTPIN = ol.output_pin_0\n",
    "ipPS = ol.caravel_ps_0\n",
    "# ipReadROMCODE = ol.read_romcode_0\n",
    "\n",
    "#Add for SPI\n",
    "ip_QSPI = ol.axi_quad_spi_0\n",
    "\n",
    "# ============================================\n",
    "# AXI QuadSPI Control\n",
    "# ============================================\n",
    "XSP_DGIER_OFFSET = 0x1C\n",
    "XSP_IISR_OFFSET = 0x20\n",
    "XSP_IIER_OFFSET = 0x28\n",
    "XSP_SRR_OFFSET = 0x40\n",
    "XSP_CR_OFFSET = 0x60\n",
    "XSP_SR_OFFSET = 0x64\n",
    "XSP_DTR_OFFSET = 0x68\n",
    "XSP_DRR_OFFSET = 0x6C\n",
    "XSP_SSR_OFFSET = 0x70\n",
    "XSP_TFO_OFFSET = 0x74\n",
    "XSP_RFO_OFFSET = 0x78\n",
    "XSP_REGISTERS = [0x40, 0x60, 0x64, 0x68, 0x6c, 0x70, 0x74, 0x78, 0x1c, 0x20, 0x28]\n",
    "\n",
    "XSP_SRR_RESET_MASK = 0x0A\n",
    "XSP_SR_TX_EMPTY_MASK = 0x04\n",
    "XSP_SR_TX_FULL_MASK = 0x08\n",
    "XSP_CR_TRANS_INHIBIT_MASK = 0x100\n",
    "XSP_CR_LOOPBACK_MASK = 0x01\n",
    "XSP_CR_ENABLE_MASK = 0x02\n",
    "XSP_CR_MASTER_MODE_MASK = 0x04\n",
    "XSP_CR_CLK_POLARITY_MASK = 0x08\n",
    "XSP_CR_CLK_PHASE_MASK = 0x10\n",
    "XSP_CR_TXFIFO_RESET_MASK = 0x20\n",
    "XSP_CR_RXFIFO_RESET_MASK = 0x40\n",
    "XSP_CR_MANUAL_SS_MASK = 0x80\n",
    "\n",
    "SLAVE_NO_SELECTION = 0xFFFFFFFF\n",
    "\n",
    "# Check MPRJ_IO input/out/en\n",
    "# 0x10 : Data signal of ps_mprj_in\n",
    "#        bit 31~0 - ps_mprj_in[31:0] (Read/Write)\n",
    "# 0x14 : Data signal of ps_mprj_in\n",
    "#        bit 5~0 - ps_mprj_in[37:32] (Read/Write)\n",
    "#        others  - reserved\n",
    "# 0x1c : Data signal of ps_mprj_out\n",
    "#        bit 31~0 - ps_mprj_out[31:0] (Read)\n",
    "# 0x20 : Data signal of ps_mprj_out\n",
    "#        bit 5~0 - ps_mprj_out[37:32] (Read)\n",
    "#        others  - reserved\n",
    "# 0x34 : Data signal of ps_mprj_en\n",
    "#        bit 31~0 - ps_mprj_en[31:0] (Read)\n",
    "# 0x38 : Data signal of ps_mprj_en\n",
    "#        bit 5~0 - ps_mprj_en[37:32] (Read)\n",
    "#        others  - reserved\n",
    "print (\"-> Check MPRJ_IO input/out/en\")\n",
    "print (\"   0x10 = \", hex(ipPS.read(0x10)))\n",
    "print (\"   0x14 = \", hex(ipPS.read(0x14)))\n",
    "print (\"   0x1c = \", hex(ipPS.read(0x1c)))\n",
    "print (\"   0x20 = \", hex(ipPS.read(0x20)))\n",
    "print (\"   0x34 = \", hex(ipPS.read(0x34)))\n",
    "print (\"   0x38 = \", hex(ipPS.read(0x38)))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "02ccec8c",
   "metadata": {},
   "outputs": [],
   "source": [
    "ol.interrupt_pins # Print out all interrupt pins"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "1aa01fd9",
   "metadata": {},
   "outputs": [],
   "source": [
    "mbIRQ = ol.ps_axil_0.aa_mb_irq # Instance the IRQ from FPGA-side MailBox"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "a35ea113",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Create np with 8K/4 (4 bytes per index) size and be initiled to 0\n",
    "npROM = np.zeros(ROM_SIZE >> 2, dtype=np.uint32)\n",
    "\n",
    "def load_fw():   \n",
    "    # ============================================\n",
    "    # Load firmware (fsic.hex) to memory npROM\n",
    "    # ============================================\n",
    "    print (\"===========================================\")\n",
    "    print (\"-> Load firmware (fsic.hex) to memory npROM\")\n",
    "\n",
    "    npROM_index = 0\n",
    "    npROM_offset = 0\n",
    "    fiROM = open(\"fsic.hex\", \"r+\")\n",
    "\n",
    "    for line in fiROM:\n",
    "        # offset header\n",
    "        if line.startswith('@'):\n",
    "            # Ignore first char @\n",
    "            npROM_offset = int(line[1:].strip(b'\\x00'.decode()), base = 16)\n",
    "            npROM_offset = npROM_offset >> 2 # 4byte per offset\n",
    "            #print (npROM_offset)\n",
    "            npROM_index = 0\n",
    "            continue\n",
    "        #print (line)\n",
    "\n",
    "        # We suppose the data must be 32bit alignment\n",
    "        buffer = 0\n",
    "        bytecount = 0\n",
    "        for line_byte in line.strip(b'\\x00'.decode()).split():\n",
    "            buffer += int(line_byte, base = 16) << (8 * bytecount)\n",
    "            bytecount += 1\n",
    "            # Collect 4 bytes, write to npROM\n",
    "            if(bytecount == 4):\n",
    "                npROM[npROM_offset + npROM_index] = buffer\n",
    "                # Clear buffer and bytecount\n",
    "                buffer = 0\n",
    "                bytecount = 0\n",
    "                npROM_index += 1\n",
    "                #print (npROM_index)\n",
    "                continue\n",
    "        # Fill rest data if not alignment 4 bytes\n",
    "        if (bytecount != 0):\n",
    "            npROM[npROM_offset + npROM_index] = buffer\n",
    "            npROM_index += 1\n",
    "\n",
    "    fiROM.close()\n",
    "    print (\"-> Finish loading firmware into npROM\")\n",
    "    print (\"===========================================\")\n",
    "\n",
    "\n",
    "def cnfg(AxiQspi, clk_phase=0, clk_pol=0):\n",
    "    print(\"-> Configure device\")\n",
    "    # Reset the SPI device\n",
    "    AxiQspi.write(XSP_SRR_OFFSET, XSP_SRR_RESET_MASK)\n",
    "    # Enable the transmit empty interrupt, which we use to determine progress on the transmission. \n",
    "    AxiQspi.write(XSP_IIER_OFFSET, XSP_SR_TX_EMPTY_MASK)\n",
    "    # Disable the global IPIF interrupt\n",
    "    AxiQspi.write(XSP_DGIER_OFFSET, 0)\n",
    "    # Deselect the slave on the SPI bus\n",
    "    AxiQspi.write(XSP_SSR_OFFSET, SLAVE_NO_SELECTION)\n",
    "    # Disable the transmitter, enable Manual Slave Select Assertion, put SPI controller into master mode, and enable it\n",
    "    ControlReg = AxiQspi.read(XSP_CR_OFFSET)\n",
    "    ControlReg = ControlReg | XSP_CR_MASTER_MODE_MASK | XSP_CR_MANUAL_SS_MASK | XSP_CR_ENABLE_MASK | XSP_CR_TXFIFO_RESET_MASK | XSP_CR_RXFIFO_RESET_MASK\n",
    "    AxiQspi.write(XSP_CR_OFFSET, ControlReg)\n",
    "    ControlReg = AxiQspi.read(XSP_CR_OFFSET)\n",
    "    ControlReg = ControlReg & ~(XSP_CR_CLK_PHASE_MASK | XSP_CR_CLK_POLARITY_MASK) \n",
    "    if clk_phase == 1:\n",
    "        ControlReg = ControlReg | XSP_CR_CLK_PHASE_MASK\n",
    "    if clk_pol == 1:\n",
    "        ControlReg = ControlReg | XSP_CR_CLK_POLARITY_MASK\n",
    "    AxiQspi.write(XSP_CR_OFFSET, ControlReg)\n",
    "\n",
    "    return 0\n",
    "\n",
    "def write_tx_fifo(AxiQspi):\n",
    "    #print(\"TransferData\")\n",
    "    ControlReg = AxiQspi.read(XSP_CR_OFFSET)\n",
    "    ControlReg = ControlReg & ~XSP_CR_TRANS_INHIBIT_MASK\n",
    "    AxiQspi.write(XSP_CR_OFFSET, ControlReg)\n",
    "\n",
    "    StatusReg = AxiQspi.read(XSP_SR_OFFSET)\n",
    "    while (StatusReg & XSP_SR_TX_EMPTY_MASK) == 0:\n",
    "        StatusReg = AxiQspi.read(XSP_SR_OFFSET)\n",
    "\n",
    "    #print('XSP_RFO_OFFSET  : 0x{0:08x}'.format(AxiQspi.read(XSP_RFO_OFFSET)))\n",
    "    ControlReg = AxiQspi.read(XSP_CR_OFFSET)\n",
    "    ControlReg = ControlReg | XSP_CR_TRANS_INHIBIT_MASK\n",
    "    AxiQspi.write(XSP_CR_OFFSET, ControlReg)\n",
    "\n",
    "\n",
    "def read_rx_fifo(bypass_length, AxiQspi):\n",
    "    #print(\"ReadResponse\")\n",
    "    resp = list()\n",
    "    RxFifoStatus = AxiQspi.read(XSP_SR_OFFSET) & 0x01\n",
    "    \n",
    "    # By pass the FIFO data during master issue command and address to slave device\n",
    "    command_addr_length = bypass_length\n",
    "    counter = 0    \n",
    "    \n",
    "    while RxFifoStatus == 0:\n",
    "        #temp = AxiQspi.read(XSP_RFO_OFFSET)\n",
    "        #print('XSP_RFO_OFFSET  : 0x{0:08x}'.format(temp))\n",
    "        temp = AxiQspi.read(XSP_DRR_OFFSET)\n",
    "        #print('XSP_DRR_OFFSET  : 0x{0:08x}'.format(temp))    \n",
    "\n",
    "        counter = counter + 1\n",
    "        if(counter > command_addr_length):\n",
    "            resp.append(temp)        \n",
    "        \n",
    "        RxFifoStatus = AxiQspi.read(XSP_SR_OFFSET) & 0x01\n",
    "\n",
    "    return resp\n",
    "\n",
    "def caravel_start():\n",
    "    # ============================================\n",
    "    # Release Reset First before passthrough mode\n",
    "    # ============================================\n",
    "    print (\"===========================================\")\n",
    "    print (\"-> Release Reset First before passthrough mode\")\n",
    "    print (\"===========================================\")\n",
    "    # Release Caravel reset\n",
    "    # 0x10 : Data signal of outpin_ctrl\n",
    "    #        bit 0  - outpin_ctrl[0] (Read/Write)\n",
    "    #        others - reserved\n",
    "    print (ipOUTPIN.read(0x10))\n",
    "    ipOUTPIN.write(0x10, 1)\n",
    "    print (ipOUTPIN.read(0x10))\n",
    "    \n",
    "def passthru():\n",
    "    # ============================================\n",
    "    # Enabling passthrou mode\n",
    "    # ============================================\n",
    "    print (\"===========================================\")\n",
    "    print (\"-> Enabling passthrough mode\")\n",
    "    print (\"===========================================\")\n",
    "    cnfg(ip_QSPI)\n",
    "    # Passthrou mode - Write command\n",
    "    ip_QSPI.write(XSP_DTR_OFFSET, 0xC4) # Pass-Through (management)\n",
    "    ip_QSPI.write(XSP_DTR_OFFSET, 0x02) # Command: Write data to memory\n",
    "    ip_QSPI.write(XSP_DTR_OFFSET, 0x00) # Address_byte0\n",
    "    ip_QSPI.write(XSP_DTR_OFFSET, 0x00) # Address_byte1\n",
    "    ip_QSPI.write(XSP_DTR_OFFSET, 0x00) # Address_byte2\n",
    "\n",
    "    print('-> XSP_TFO_OFFSET  : 0x{0:08x}'.format(ip_QSPI.read(XSP_TFO_OFFSET)))\n",
    "\n",
    "    ip_QSPI.write(XSP_SSR_OFFSET, 0xFFFFFFFE)\n",
    "    write_tx_fifo(ip_QSPI)\n",
    "\n",
    "    print('-> XSP_TFO_OFFSET  : 0x{0:08x}'.format(ip_QSPI.read(XSP_TFO_OFFSET)))\n",
    "    # ============================================\n",
    "    # Writing FW into SPIROM\n",
    "    # ============================================\n",
    "    # Fill up Tx_FIFO (16) for each write_tx_fifo\n",
    "    for index in range (ROM_SIZE >> 2):\n",
    "         # 4 bytes alignment in npROM\n",
    "        for byte_shift in range(4):\n",
    "            tmp = int((npROM[index] >> (byte_shift * 8)) & 0xFF)\n",
    "            ip_QSPI.write(XSP_DTR_OFFSET, tmp) # Write_data\n",
    "        # TX_FIFO = 16, 4 * 4 = 16\n",
    "        if((index % 3) == 3):\n",
    "            write_tx_fifo(ip_QSPI)\n",
    "\n",
    "    # If rest data is not enough 16 bytes. Tx_FIFO is not empty\n",
    "        StatusReg = ip_QSPI.read(XSP_SR_OFFSET)\n",
    "        if ((StatusReg & XSP_SR_TX_EMPTY_MASK) == 0):\n",
    "             write_tx_fifo(ip_QSPI)\n",
    "    print (\"-> Finish enabling passthrough mode\")\n",
    "    # ============================================\n",
    "    # Exit passthrou mode, FW will be fetched\n",
    "    # ============================================\n",
    "    print (\"===========================================\")\n",
    "    print (\"-> Exit passthrou mode, FW will be fetched\")\n",
    "    print (\"===========================================\")\n",
    "    ip_QSPI.write(XSP_SSR_OFFSET, SLAVE_NO_SELECTION)\n",
    "    # Check MPRJ_IO input/out/en\n",
    "    # 0x10 : Data signal of ps_mprj_in\n",
    "    #        bit 31~0 - ps_mprj_in[31:0] (Read/Write)\n",
    "    # 0x14 : Data signal of ps_mprj_in\n",
    "    #        bit 5~0 - ps_mprj_in[37:32] (Read/Write)\n",
    "    #        others  - reserved\n",
    "    # 0x1c : Data signal of ps_mprj_out\n",
    "    #        bit 31~0 - ps_mprj_out[31:0] (Read)\n",
    "    # 0x20 : Data signal of ps_mprj_out\n",
    "    #        bit 5~0 - ps_mprj_out[37:32] (Read)\n",
    "    #        others  - reserved\n",
    "    # 0x34 : Data signal of ps_mprj_en\n",
    "    #        bit 31~0 - ps_mprj_en[31:0] (Read)\n",
    "    # 0x38 : Data signal of ps_mprj_en\n",
    "    #        bit 5~0 - ps_mprj_en[37:32] (Read)\n",
    "    #        others  - reserved\n",
    "    print (\"Check MPRJ_IO input/out/en\")\n",
    "    print (\"0x10 = \", hex(ipPS.read(0x10)))\n",
    "    print (\"0x14 = \", hex(ipPS.read(0x14)))\n",
    "    print (\"0x1c = \", hex(ipPS.read(0x1c)))\n",
    "    print (\"0x20 = \", hex(ipPS.read(0x20)))\n",
    "    print (\"0x34 = \", hex(ipPS.read(0x34)))\n",
    "    print (\"0x38 = \", hex(ipPS.read(0x38)))\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "3cf413b9",
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "# ======================================================= #\n",
    "# Create asynchronous task for Interrupt Service Routine\n",
    "# ======================================================= #\n",
    "async def isr():\n",
    "    print(\"-> Waitting for MailBox interrupt\")\n",
    "    while(True):\n",
    "        await mbIRQ.wait() # Wait for Interrupt\n",
    "        print(\"*******************************************\")\n",
    "        print(\"*******************************************\")\n",
    "        print(\"-> Interrupt asserted!!!\")\n",
    "        print(\"*******************************************\")\n",
    "        print(\"*******************************************\")\n",
    "\n",
    "async def fir_dma_test():\n",
    "    print(\"===========================================\")\n",
    "    print(\"-> Configurate FIR and DMA\")\n",
    "    print(\"===========================================\")\n",
    "    \n",
    "    IP_BASE_ADDRESS = 0x60000000\n",
    "    ADDRESS_RANGE = 0xa000\n",
    "    mmio = MMIO(IP_BASE_ADDRESS, ADDRESS_RANGE)\n",
    "    \n",
    "\n",
    "    # PL_IS Config\n",
    "    ADDRESS_OFFSET = PL_IS #0x7000\n",
    "    print(\"-> mmio.read(PL_IS): \", hex(mmio.read(ADDRESS_OFFSET)))\n",
    "    mmio.write(ADDRESS_OFFSET, 0x12345671)\n",
    "    print(\"-> mmio.read(PL_IS): \", hex(mmio.read(ADDRESS_OFFSET)))\n",
    "    mmio.write(ADDRESS_OFFSET, 0x12345673)\n",
    "    print(\"-> mmio.read(PL_IS): \", hex(mmio.read(ADDRESS_OFFSET)))\n",
    "\n",
    "    # choose uprj1\n",
    "    ADDRESS_OFFSET = SOC_CC # 0x5000\n",
    "    mmio.write(ADDRESS_OFFSET, 0x00000001)\n",
    "    \n",
    "    # set len\n",
    "    ADDRESS_OFFSET = SOC_UP \n",
    "    mmio.write(ADDRESS_OFFSET + 0x10, 0x00000040)\n",
    "    # set coef\n",
    "    coef = [0x0,0xFFFFFFF6, 0xFFFFFFF7, 0x00000017, 0x00000038, 0x0000003f, 0x00000038, 0x00000017, 0xFFFFFFF7, 0xFFFFFFF6, 0x0]\n",
    "    ADDRESS_OFFSET = SOC_UP \n",
    "    for i in range(11):\n",
    "        mmio.write(ADDRESS_OFFSET + 0x20 + 4 * i, coef[i])\n",
    "    \n",
    "    ##setting mmio for DMA\n",
    "    ADDRESS_OFFSET = FIR_DMA\n",
    "    # firDMA_mmio = MMIO(0x60009000, 0x1000)\n",
    "    mmio.write(ADDRESS_OFFSET + 0x28, 0x00) # s2m disable to clear\n",
    "    mmio.write(ADDRESS_OFFSET + 0x70, 0x00) # m2s disable to clear\n",
    "    mmio.write(ADDRESS_OFFSET + 0x20, 0x40) # s2m set buffer len\n",
    "\n",
    "    firDMA_buf_i = allocate(shape=(1024,), dtype=np.int32)\n",
    "    firDMA_buf_o = allocate(shape=(1024,), dtype=np.int32)\n",
    "\n",
    "    mmio.write(ADDRESS_OFFSET + 0x30, firDMA_buf_o.device_address)  # output buffer addr low\n",
    "    mmio.write(ADDRESS_OFFSET + 0x34, 0x00) # output buffer addr high\n",
    "\n",
    "    mmio.write(ADDRESS_OFFSET + 0x4C,firDMA_buf_i.device_address)  # input buffer addr low\n",
    "    mmio.write(ADDRESS_OFFSET + 0x50, 0x00) # input buffer addr high\n",
    "    mmio.write(ADDRESS_OFFSET + 0x68, 0x40) # m2s set buffer len\n",
    "    \n",
    "    for i in range(64):\n",
    "        firDMA_buf_i[i] = i\n",
    "\n",
    "    print(\"-> Start FIR\")\n",
    "    print(\"-------------------------------------------\")\n",
    "    # fir ap_start\n",
    "    ADDRESS_OFFSET = SOC_UP \n",
    "    mmio.write(ADDRESS_OFFSET, 0x01)\n",
    "\n",
    "    print(\"-> Start DMA\")\n",
    "    print(\"-------------------------------------------\")\n",
    "    # dma_start\n",
    "    ADDRESS_OFFSET = FIR_DMA\n",
    "    mmio.write(ADDRESS_OFFSET, 0x01)\n",
    "\n",
    "    print(f\"-> DMA ap_control: {bin(mmio.read(ADDRESS_OFFSET + 0x00))}, FIR ap_control: {bin(mmio.read(SOC_UP + 0x00))}\")\n",
    "    print(f\"-> DMA s2m len: {mmio.read(ADDRESS_OFFSET + 0x68)}\")\n",
    "    print(f\"-> DMA m2s len: {mmio.read(ADDRESS_OFFSET + 0x20)}\")\n",
    "\n",
    "    print(\"-------------------------------------------\")\n",
    "    print(\"-> Wait DMA transfer done\")\n",
    "    while (mmio.read(ADDRESS_OFFSET + 0x10) != 0x01):\n",
    "        continue\n",
    "    \n",
    "    print(\"-> DMA transfer done!\")\n",
    "    print(\"-------------------------------------------\")\n",
    "\n",
    "    for i in range(64):\n",
    "        print(f\"result {i:>02d} : {firDMA_buf_o[i]:>5d}\")\n",
    "\n",
    "    ADDRESS_OFFSET = SOC_UP\n",
    "    print(f\"FIR control signal: {bin(mmio.read(0x00))}\")\n",
    "    print (\"===========================================\")\n",
    "    print (\"ON BOARD VALIDATION FINISH!\")\n",
    "    print (\"===========================================\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "3375d8df-e546-4367-aa7d-6654964cc61c",
   "metadata": {},
   "outputs": [],
   "source": [
    "async def async_main():\n",
    "    # Load Firmware into ROM\n",
    "    load_fw()\n",
    "    # Start Caravel and Passthrough mode\n",
    "    caravel_start()\n",
    "    passthru()\n",
    "    # Create ISR\n",
    "    task1 = asyncio.create_task(isr())\n",
    "    task2 = asyncio.create_task(fir_dma_test())\n",
    "    await asyncio.sleep(5)\n",
    "    task1.cancel()\n",
    "    try:\n",
    "        await task1\n",
    "    except asyncio.CancelledError:\n",
    "        print(\"-> ISR is cancelled.\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "5f8b282f",
   "metadata": {},
   "outputs": [],
   "source": [
    "asyncio.run(async_main())"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.2"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
