ROM Bank #0 (HOME):
  SECTION: $0000-$000E ($000F bytes)
           $0007 = memset
           $0000 = wait_ly
  SECTION: $0100-$286B ($276C bytes)
           $028E = stat_read_test_delay_dmg_0
           $028D = stat_read_test_delay_dmg_1
           $028C = stat_read_test_delay_dmg_2
           $028B = stat_read_test_delay_dmg_3
    SLACK: $1885 bytes

WRAM Bank #0:
  EMPTY

WRAM Bank #1:
  EMPTY

WRAM Bank #2:
  EMPTY

WRAM Bank #3:
  EMPTY

WRAM Bank #4:
  EMPTY

WRAM Bank #5:
  EMPTY

WRAM Bank #6:
  EMPTY

WRAM Bank #7:
  EMPTY

VRAM Bank #0:
  EMPTY

VRAM Bank #1:
  EMPTY

HRAM:
  EMPTY

SRAM Bank #0:
  EMPTY

SRAM Bank #1:
  EMPTY

SRAM Bank #2:
  EMPTY

SRAM Bank #3:
  EMPTY

