// Seed: 4159558501
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_8 = 1, id_9;
  assign id_9 = 1'b0 ? -1 == id_3 : id_4;
  module_0 modCall_1 ();
endmodule
module module_0 #(
    parameter id_5 = 32'd14
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    module_2,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  xnor primCall (id_1, id_11, id_12, id_14, id_15, id_16, id_2, id_3, id_4, id_6, id_9);
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  inout tri1 id_11;
  output wire id_10;
  inout wire id_9;
  module_0 modCall_1 ();
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire _id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_11 = -1 ? id_15 : -1;
  wire [-1 : id_5] id_17;
endmodule
