<stg><name>reduce_accum2_ii_is_4_Pipeline_1</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %accum_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="accum_0_0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %accum_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="accum_1_0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i2 0, i2 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
memset.loop:0 %p_load = load i2 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
memset.loop:2 %exitcond = icmp_eq  i2 %p_load, i2 2

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop:3 %empty_16 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
memset.loop:4 %empty_17 = add i2 %p_load, i2 1

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop:5 %br_ln0 = br i1 %exitcond, void %memset.loop.split, void %split.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
memset.loop.split:0 %accum_0_0_load_1 = load i32 %accum_0_0

]]></Node>
<StgValue><ssdm name="accum_0_0_load_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
memset.loop.split:1 %accum_1_0_load_1 = load i32 %accum_1_0

]]></Node>
<StgValue><ssdm name="accum_1_0_load_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="2">
<![CDATA[
memset.loop.split:2 %empty_18 = trunc i2 %p_load

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
memset.loop.split:3 %accum_1_1 = select i1 %empty_18, i32 0, i32 %accum_1_0_load_1

]]></Node>
<StgValue><ssdm name="accum_1_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
memset.loop.split:4 %accum_0_1 = select i1 %empty_18, i32 %accum_0_0_load_1, i32 0

]]></Node>
<StgValue><ssdm name="accum_0_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
memset.loop.split:5 %store_ln0 = store i32 %accum_1_1, i32 %accum_1_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
memset.loop.split:6 %store_ln0 = store i32 %accum_0_1, i32 %accum_0_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
memset.loop.split:7 %store_ln0 = store i2 %empty_17, i2 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.split:8 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
split.preheader.exitStub:0 %accum_0_0_load = load i32 %accum_0_0

]]></Node>
<StgValue><ssdm name="accum_0_0_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
split.preheader.exitStub:1 %accum_1_0_load = load i32 %accum_1_0

]]></Node>
<StgValue><ssdm name="accum_1_0_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
split.preheader.exitStub:2 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %accum_1_0_out, i32 %accum_1_0_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
split.preheader.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %accum_0_0_out, i32 %accum_0_0_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0">
<![CDATA[
split.preheader.exitStub:4 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="35" name="accum_1_0_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="accum_1_0_out"/></StgValue>
</port>
<port id="36" name="accum_0_0_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="accum_0_0_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="38" from="StgValue_37" to="empty" fromId="37" toId="4">
</dataflow>
<dataflow id="39" from="StgValue_37" to="accum_0_0" fromId="37" toId="5">
</dataflow>
<dataflow id="40" from="StgValue_37" to="accum_1_0" fromId="37" toId="6">
</dataflow>
<dataflow id="42" from="StgValue_41" to="store_ln0" fromId="41" toId="7">
</dataflow>
<dataflow id="43" from="empty" to="store_ln0" fromId="4" toId="7">
</dataflow>
<dataflow id="44" from="empty" to="p_load" fromId="4" toId="9">
</dataflow>
<dataflow id="46" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="45" toId="10">
</dataflow>
<dataflow id="48" from="StgValue_47" to="specpipeline_ln0" fromId="47" toId="10">
</dataflow>
<dataflow id="50" from="StgValue_49" to="specpipeline_ln0" fromId="49" toId="10">
</dataflow>
<dataflow id="51" from="StgValue_37" to="specpipeline_ln0" fromId="37" toId="10">
</dataflow>
<dataflow id="52" from="StgValue_49" to="specpipeline_ln0" fromId="49" toId="10">
</dataflow>
<dataflow id="54" from="p_str" to="specpipeline_ln0" fromId="53" toId="10">
</dataflow>
<dataflow id="55" from="p_load" to="exitcond" fromId="9" toId="11">
</dataflow>
<dataflow id="57" from="StgValue_56" to="exitcond" fromId="56" toId="11">
</dataflow>
<dataflow id="59" from="_ssdm_op_SpecLoopTripCount" to="empty_16" fromId="58" toId="12">
</dataflow>
<dataflow id="61" from="StgValue_60" to="empty_16" fromId="60" toId="12">
</dataflow>
<dataflow id="62" from="StgValue_60" to="empty_16" fromId="60" toId="12">
</dataflow>
<dataflow id="63" from="StgValue_60" to="empty_16" fromId="60" toId="12">
</dataflow>
<dataflow id="64" from="p_load" to="empty_17" fromId="9" toId="13">
</dataflow>
<dataflow id="66" from="StgValue_65" to="empty_17" fromId="65" toId="13">
</dataflow>
<dataflow id="67" from="exitcond" to="br_ln0" fromId="11" toId="14">
</dataflow>
<dataflow id="68" from="accum_0_0" to="accum_0_0_load_1" fromId="5" toId="15">
</dataflow>
<dataflow id="69" from="accum_1_0" to="accum_1_0_load_1" fromId="6" toId="16">
</dataflow>
<dataflow id="70" from="p_load" to="empty_18" fromId="9" toId="17">
</dataflow>
<dataflow id="71" from="empty_18" to="accum_1_1" fromId="17" toId="18">
</dataflow>
<dataflow id="73" from="StgValue_72" to="accum_1_1" fromId="72" toId="18">
</dataflow>
<dataflow id="74" from="accum_1_0_load_1" to="accum_1_1" fromId="16" toId="18">
</dataflow>
<dataflow id="75" from="empty_18" to="accum_0_1" fromId="17" toId="19">
</dataflow>
<dataflow id="76" from="accum_0_0_load_1" to="accum_0_1" fromId="15" toId="19">
</dataflow>
<dataflow id="77" from="StgValue_72" to="accum_0_1" fromId="72" toId="19">
</dataflow>
<dataflow id="78" from="accum_1_1" to="store_ln0" fromId="18" toId="20">
</dataflow>
<dataflow id="79" from="accum_1_0" to="store_ln0" fromId="6" toId="20">
</dataflow>
<dataflow id="80" from="accum_0_1" to="store_ln0" fromId="19" toId="21">
</dataflow>
<dataflow id="81" from="accum_0_0" to="store_ln0" fromId="5" toId="21">
</dataflow>
<dataflow id="82" from="empty_17" to="store_ln0" fromId="13" toId="22">
</dataflow>
<dataflow id="83" from="empty" to="store_ln0" fromId="4" toId="22">
</dataflow>
<dataflow id="84" from="accum_0_0" to="accum_0_0_load" fromId="5" toId="24">
</dataflow>
<dataflow id="85" from="accum_1_0" to="accum_1_0_load" fromId="6" toId="25">
</dataflow>
<dataflow id="87" from="_ssdm_op_Write.ap_auto.floatP0A" to="write_ln0" fromId="86" toId="26">
</dataflow>
<dataflow id="88" from="accum_1_0_out" to="write_ln0" fromId="35" toId="26">
</dataflow>
<dataflow id="89" from="accum_1_0_load" to="write_ln0" fromId="25" toId="26">
</dataflow>
<dataflow id="90" from="_ssdm_op_Write.ap_auto.floatP0A" to="write_ln0" fromId="86" toId="27">
</dataflow>
<dataflow id="91" from="accum_0_0_out" to="write_ln0" fromId="36" toId="27">
</dataflow>
<dataflow id="92" from="accum_0_0_load" to="write_ln0" fromId="24" toId="27">
</dataflow>
<dataflow id="93" from="exitcond" to="StgValue_2" fromId="11" toId="2">
</dataflow>
</dataflows>


</stg>
