<root><simulation><result_generated_time />2023-05-13 01:51:34<layer><layer_spec />{'B': 1, 'K': 96, 'C': 384, 'OY': 14, 'OX': 14, 'IY': 14, 'IX': 14, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />7225344<total_data_size_element />{'W': 36864, 'I': 75264, 'O': 18816}<total_data_reuse />{'W': 196, 'I': 96.0, 'O': 384}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_32']}, {'Row': ['C_2', 'OY_16']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />6720</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [512, 1, 1], 'I': [1024, 1, 1], 'O': [2, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 2)]], [[('C', 32)], [('C', 16)]], [], []]<I />[[], [[('C', 32)], [('C', 16), ('OY', 2)]], [], []]<O />[[[('C', 32)], [('C', 16)]], [[], [('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 12), ('OX', 14), ('K', 2), ('OY', 7)], [('K', 2)], []]<I />[[('K', 2), ('K', 12), ('OX', 14), ('K', 2)], [('OY', 7), ('K', 2)], []]<O />[[('K', 2), ('K', 12)], [('OX', 14), ('K', 2), ('OY', 7), ('K', 2)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [2.0, 98, 1, 1], 'I': [1.0, 48.0, 2.0, 1.0], 'O': [512.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [384, 393216, 393216], 'I': [112, 802816, 802816], 'O': [192, 150528, 150528], 'O_partial': [0, 0, 0], 'O_final': [192, 150528, 150528]}<actual_mem_utilization_individual />{'W': [0.75, 0.01, 0.0], 'I': [0.22, 0.02, 0.0], 'O': [0.38, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.75, 0.04, 0.0], 'I': [0.22, 0.04, 0.0], 'O': [0.38, 0.04, 0.0]}<effective_mem_size_bit />{'W': [384, 196608, 393216], 'I': [112, 802816, 802816], 'O': [96, 10752, 150528], 'O_partial': [0, 0, 0], 'O_final': [96, 10752, 150528]}<total_unit_count />{'W': [1024, 512, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1024, 2, 1, 1]}<unique_unit_count />{'W': [512, 512, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [2, 2, 1, 1]}<duplicate_unit_count />{'W': [2.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [512.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[3612672, 36864], [36864, 36864], [36864, 0]]<I />[[301056, 150528], [150528, 75264], [75264, 0]]<O />[[(0, 18816), (18816, 0)], [(0, 18816), (18816, 0)], [(0, 18816), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 18816), (18816, 0)], [(0, 18816), (18816, 0)], [(0, 18816), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[451584, 4608], [576, 576], [144, 0]]<I />[[37632, 18816], [2352, 1176], [294, 0]]<O />[[(0, 2352), (2352, 0)], [(0, 294), (294, 0)], [(0, 74), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 2352], [2352, 0]), ([0, 294], [294, 0]), ([0, 74], [0, 0])]</mem_access_count_word><mac_count><active />7225344<idle />0</mac_count></basic_info><energy><total_energy />15795987.1<mem_energy_breakdown><W />[153.4, 114.2, 191.8]<I />[19.5, 356.9, 391.6]<O />[1.6, 58.3, 97.9]</mem_energy_breakdown><MAC_energy><active_MAC />15794602.0<idle_MAC />0.0<total />15794602.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7861<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.7861<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />11968<latency_cycle_without_data_loading />9408<ideal_computing_cycle />9408<data_loading><load_cycle_total />2560<load_cycle_individual />{'W': [384, 768, 0], 'I': [224, 1568, 0]}<load_cycle_combined />{'W': 768, 'I': 1568}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-9407], [-666, -288], [-9408, -9408]], 'I': [[-9407], [-8710, -5824], [-9408, -9408]], 'O': [[-9408], [-8232, -9016], [-9114, -9334]]}<mem_stall_cycle_shared />{'W': [[-9407], [-666, 0], [0, 0]], 'I': [[-9407], [-8710, 0], [0, 0]], 'O': [[-9408], [-8232, -9016], [-9114, -9334]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [384, 393216, 393216], 'I': [112, 802816, 802816], 'O': [192, 150528, 150528], 'O_partial': [0, 0, 0], 'O_final': [192, 150528, 150528]}<data_size_each_level_total />{'W': [196608, 393216, 393216], 'I': [114688, 802816, 802816], 'O': [384, 150528, 150528]}<loop_cycles_each_level />{'W': [4704, 9408, 9408], 'I': [672, 9408, 9408], 'O': [24, 9408, 9408]}<top_ir_loop_size />{'W': [7, 1, 1], 'I': [2, 2, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.1], [41.8, 41.8], [41.8, 41.8]], 'I': [[8.0, 0.2], [170.7, 85.3], [85.3, 85.3]], 'O': [[8.0, 8.0], [16.0, 16.0], [16.0, 16.0]]}<req_inst_mem_bw />{'W': [[8.0, 0.6], [292.6, 41.8], [41.8, 41.8]], 'I': [[8.0, 0.3], [341.3, 170.7], [170.7, 85.3]], 'O': [[8.0, 8.0], [16.0, 16.0], [16.0, 16.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.6], [292.6, 41.8], [41.8, 0]], 'I': [[8.0, 0.2], [170.7, 85.3], [85.3, 0]], 'O': [[8.0, 8.0], [16.0, 16.0], [16.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.6], [479.2, 143.1], [127.1, 16.0]], 'I': [[8.0, 0.2], [479.2, 143.1], [127.1, 16.0]], 'O': [[8.0, 8.0], [479.2, 143.1], [127.1, 16.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 9408], [672, 4704, 2], [9408, 9408, 1]], 'I': [[1, 1, 9408], [672, 672, 14], [9408, 9408, 1]], 'O': [[1, 1, 9408], [24, 24, 392], [9408, 9408, 1]]}<trans_time_real />{'W': [[0, 1, 9408], [[6, 4704, 2], [384, 4704, 2]], [[768, 9408, 1], [192, 9408, 1]]], 'I': [[0, 1, 9408], [[2, 672, 14], [224, 672, 14]], [[1568, 9408, 1], [392, 9408, 1]]], 'O': [[0, 1, 9408], [[3, 24, 392], [1, 24, 392]], [[294, 9408, 1], [74, 9408, 1]]]}<single_stall_cycle />{'W': [[-1], [-666, -288], [-8640, -9216]], 'I': [[-1], [-670, -448], [-7840, -9016]], 'O': [[-1], [-21, -23], [-9114, -9334]]}<single_stall_count />{'W': [9407, 1, 0], 'I': [9407, 13, 0], 'O': [9408, 392, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [294, 0]}, 1: {'W': [384, 0], 'I': [2912, 0], 'O': [1176, 294]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-9408, -9408], [-9114, -9408]], 1: [[-6112, -9408], [-8232, -9114]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.4<mem_area />121.4<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>