0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_02_28/2025_02_28.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_02_28/2025_02_28.srcs/sim_1/new/tb_four_bits_adder.v,1740714017,verilog,,,,tb_four_bits_adder,,,,,,,,
C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_02_28/2025_02_28.srcs/sources_1/new/Four_bits_adder.v,1740709666,verilog,,C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_02_28/2025_02_28.srcs/sources_1/new/Full_adder.v,,Four_bits_adder,,,,,,,,
C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_02_28/2025_02_28.srcs/sources_1/new/Full_adder.v,1740707388,verilog,,C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_02_28/2025_02_28.srcs/sources_1/new/half_adder.v,,Full_adder,,,,,,,,
C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_02_28/2025_02_28.srcs/sources_1/new/half_adder.v,1740707029,verilog,,C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/2025_02_28/2025_02_28.srcs/sim_1/new/tb_four_bits_adder.v,,half_adder,,,,,,,,
