<profile>

<section name = "Vivado HLS Report for 'sobel_borderInterpolate'" level="0">
<item name = "Date">Sat Nov 14 10:52:23 2015
</item>
<item name = "Version">2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)</item>
<item name = "Project">sobel.prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="default">8.00, 6.86, 1.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 1, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, -, 0, 153</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, -</column>
<column name="Register">-, -, 41, -</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp_5_fu_132_p2">+, 0, 0, 14, 14, 3</column>
<column name="p_assign_1_fu_138_p2">-, 0, 0, 14, 14, 14</column>
<column name="p_assign_fu_83_p2">-, 0, 0, 13, 1, 13</column>
<column name="ap_return">Select, 0, 0, 14, 1, 14</column>
<column name="newSel9_fu_180_p3">Select, 0, 0, 14, 1, 14</column>
<column name="newSel_fu_163_p3">Select, 0, 0, 13, 1, 13</column>
<column name="p_p2_fu_89_p3">Select, 0, 0, 13, 1, 13</column>
<column name="or_cond_58_fu_63_p2">and, 0, 0, 1, 1, 1</column>
<column name="sel_tmp2_fu_144_p2">and, 0, 0, 1, 1, 1</column>
<column name="sel_tmp7_fu_158_p2">and, 0, 0, 1, 1, 1</column>
<column name="tmp_1_fu_69_p2">icmp, 0, 0, 14, 12, 1</column>
<column name="tmp_3_fu_97_p2">icmp, 0, 0, 16, 13, 13</column>
<column name="tmp_s_fu_57_p2">icmp, 0, 0, 16, 13, 13</column>
<column name="or_cond_fu_174_p2">or, 0, 0, 1, 1, 1</column>
<column name="sel_tmp1_fu_109_p2">or, 0, 0, 1, 1, 1</column>
<column name="sel_tmp6_demorgan_fu_148_p2">or, 0, 0, 1, 1, 1</column>
<column name="rev_fu_47_p2">xor, 0, 0, 2, 1, 2</column>
<column name="sel_tmp6_fu_152_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_not_fu_103_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="len_read_reg_195">12, 0, 12, 0</column>
<column name="or_cond_58_reg_205">1, 0, 1, 0</column>
<column name="p_p2_reg_217">13, 0, 13, 0</column>
<column name="p_read_reg_200">12, 0, 12, 0</column>
<column name="sel_tmp1_reg_228">1, 0, 1, 0</column>
<column name="tmp_1_reg_211">1, 0, 1, 0</column>
<column name="tmp_3_reg_223">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, sobel_borderInterpolate, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, sobel_borderInterpolate, return value</column>
<column name="ap_return">out, 14, ap_ctrl_hs, sobel_borderInterpolate, return value</column>
<column name="ap_ce">in, 1, ap_ctrl_hs, sobel_borderInterpolate, return value</column>
<column name="p">in, 12, ap_none, p, scalar</column>
<column name="len">in, 12, ap_none, len, scalar</column>
</table>
</item>
</section>
</profile>
