date tue nov gmt server ncsa content type text html last modified mon sep gmt content length cs ece homework cs ece advanced computer architecture prof mark d hill jeff shabel due thurs oct pertains chapter text hennessy patterson computer architecture quantitative approach second edition work alone late assignments accepted problem ii points using trace driven cache simulator use dinero examine direct mapped k byte unified cache byte blocks use default cache options using trace fragment spec gcc din z info read dinero man readme files directory p course cs markhill public software dinero copy trace file since almost mb might want test runs first k references z k instead waiting full simulation believe results much since using one trace fragment miss ratio direct mapped k byte unified cache byte blocks effective access time assuming ns access cache ns miss penalty b use assumptions part except change block size bytes new miss ratio larger block size could hurt miss penalty miss penalty new cache effective access time cache part round answer nearest ns ignore cycle time boundaries c use assumptions part except change associativity way new miss ratio larger associativity could hurt time access cache cache access time way cache effective access time cache part round answer nearest ns ignore cycle time boundaries d trace fragment begins true contents cache part unknown maximum relative error miss ratio caused lack knowledge explain got answer problem ii points h p problem part b plot miss ratios direct mapped fully associative instruction cache block size bytes use spec gcc din z problem vary cache size bytes k bytes plot sets data graph highlight point cache stops consistently exhibiting behavior described book