INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx/user/vivado/heap_2_clk/heap_2_clk.srcs/sources_1/imports/bram_2_clk/bram_rtl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block_ram_rtl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx/user/vivado/heap_2_clk/heap_2_clk.srcs/sources_1/imports/bram_2_clk/data_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_store
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx/user/vivado/heap_2_clk/heap_2_clk.srcs/sources_1/imports/bram_2_clk/heap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module heap
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx/user/vivado/heap_2_clk/heap_2_clk.srcs/sources_1/imports/bram_2_clk/sort_node.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sort_node
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Xilinx/user/vivado/heap_2_clk/heap_2_clk.srcs/sources_1/imports/bram_2_clk/heap_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module heap_tb
WARNING: [VRFC 10-3380] identifier 'cnt' is used before its declaration [F:/Xilinx/user/vivado/heap_2_clk/heap_2_clk.srcs/sources_1/imports/bram_2_clk/heap_tb.v:39]
