 
****************************************
Report : qor
Design : hist_eq_core
Version: V-2023.12-SP5-5
Date   : Fri Oct 31 23:46:33 2025
****************************************


  Timing Path Group 'i_clk'
  -----------------------------------
  Levels of Logic:              96.00
  Critical Path Length:          7.11
  Critical Path Slack:           0.00
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        773
  Hierarchical Port Count:       3092
  Leaf Cell Count:              31037
  Buf/Inv Cell Count:            2479
  Buf Cell Count:                 684
  Inv Cell Count:                1795
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     19800
  Sequential Cell Count:        11237
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    48331.835298
  Noncombinational Area: 78995.835046
  Buf/Inv Area:           4076.469819
  Total Buffer Area:          1635.92
  Total Inverter Area:        2440.54
  Macro/Black Box Area:      0.000000
  Net Area:              72378.255977
  -----------------------------------
  Cell Area:            127327.670344
  Design Area:          199705.926321


  Design Rules
  -----------------------------------
  Total Number of Nets:         32171
  Nets With Violations:            18
  Max Trans Violations:             2
  Max Cap Violations:              18
  -----------------------------------


  Hostname: hufsemi-class

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   67.46
  Logic Optimization:                346.89
  Mapping Optimization:              309.64
  -----------------------------------------
  Overall Compile Time:              864.66
  Overall Compile Wall Clock Time:   866.24

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
