--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\programy\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 4 -n 3 -fastpaths -xml MII_schem.twx MII_schem.ncd -o MII_schem.twr
MII_schem.pcf -ucf PHY.ucf -ucf GenIO.ucf

Design file:              MII_schem.ncd
Physical constraint file: MII_schem.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10411 paths analyzed, 474 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.555ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_12/readB_0 (SLICE_X39Y36.FXINB), 511 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_15/read_address_counter_1 (FF)
  Destination:          XLXI_12/readB_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.543ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.112 - 0.124)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_15/read_address_counter_1 to XLXI_12/readB_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y46.YQ      Tcko                  0.587   XLXI_15/read_address_counter<0>
                                                       XLXI_15/read_address_counter_1
    SLICE_X36Y83.F3      net (fanout=2052)     6.660   XLXI_15/read_address_counter<1>
    SLICE_X36Y83.X       Tilo                  0.759   XLXI_12/N373
                                                       XLXI_12/Mram_ram58.SLICEM_F
    SLICE_X46Y87.G1      net (fanout=1)        1.374   XLXI_12/N373
    SLICE_X46Y87.F5      Tif5                  1.033   XLXI_12/inst_LPM_MUX_14_f512
                                                       XLXI_12/inst_LPM_MUX_1615
                                                       XLXI_12/inst_LPM_MUX_14_f5_11
    SLICE_X46Y86.FXINB   net (fanout=1)        0.000   XLXI_12/inst_LPM_MUX_14_f512
    SLICE_X46Y86.FX      Tinbfx                0.364   XLXI_12/inst_LPM_MUX_13_f519
                                                       XLXI_12/inst_LPM_MUX_12_f6_8
    SLICE_X46Y87.FXINA   net (fanout=1)        0.000   XLXI_12/inst_LPM_MUX_12_f69
    SLICE_X46Y87.FX      Tinafx                0.364   XLXI_12/inst_LPM_MUX_14_f512
                                                       XLXI_12/inst_LPM_MUX_11_f7_2
    SLICE_X47Y87.FXINA   net (fanout=1)        0.000   XLXI_12/inst_LPM_MUX_11_f73
    SLICE_X47Y87.Y       Tif6y                 0.521   XLXI_12/inst_LPM_MUX_10_f8
                                                       XLXI_12/inst_LPM_MUX_10_f8
    SLICE_X39Y37.G3      net (fanout=1)        2.352   XLXI_12/inst_LPM_MUX_10_f8
    SLICE_X39Y37.F5      Tif5                  0.875   XLXI_12/inst_LPM_MUX_4_f5
                                                       XLXI_12/inst_LPM_MUX_6
                                                       XLXI_12/inst_LPM_MUX_4_f5
    SLICE_X39Y36.FXINB   net (fanout=1)        0.000   XLXI_12/inst_LPM_MUX_4_f5
    SLICE_X39Y36.CLK     Tfxck                 0.654   XLXI_12/readB<0>
                                                       XLXI_12/inst_LPM_MUX_2_f6
                                                       XLXI_12/readB_0
    -------------------------------------------------  ---------------------------
    Total                                     15.543ns (5.157ns logic, 10.386ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_15/read_address_counter_1 (FF)
  Destination:          XLXI_12/readB_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.450ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.112 - 0.124)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_15/read_address_counter_1 to XLXI_12/readB_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y46.YQ      Tcko                  0.587   XLXI_15/read_address_counter<0>
                                                       XLXI_15/read_address_counter_1
    SLICE_X36Y82.F3      net (fanout=2052)     6.660   XLXI_15/read_address_counter<1>
    SLICE_X36Y82.X       Tilo                  0.759   XLXI_12/N353
                                                       XLXI_12/Mram_ram48.SLICEM_F
    SLICE_X46Y88.F4      net (fanout=1)        1.281   XLXI_12/N353
    SLICE_X46Y88.F5      Tif5                  1.033   XLXI_12/inst_LPM_MUX_14_f514
                                                       XLXI_12/inst_LPM_MUX_1534
                                                       XLXI_12/inst_LPM_MUX_14_f5_13
    SLICE_X46Y88.FXINA   net (fanout=1)        0.000   XLXI_12/inst_LPM_MUX_14_f514
    SLICE_X46Y88.FX      Tinafx                0.364   XLXI_12/inst_LPM_MUX_14_f514
                                                       XLXI_12/inst_LPM_MUX_13_f6_3
    SLICE_X46Y89.FXINA   net (fanout=1)        0.000   XLXI_12/inst_LPM_MUX_13_f64
    SLICE_X46Y89.FX      Tinafx                0.364   XLXI_12/inst_LPM_MUX_15_f54
                                                       XLXI_12/inst_LPM_MUX_12_f7
    SLICE_X47Y87.FXINB   net (fanout=1)        0.000   XLXI_12/inst_LPM_MUX_12_f7
    SLICE_X47Y87.Y       Tif6y                 0.521   XLXI_12/inst_LPM_MUX_10_f8
                                                       XLXI_12/inst_LPM_MUX_10_f8
    SLICE_X39Y37.G3      net (fanout=1)        2.352   XLXI_12/inst_LPM_MUX_10_f8
    SLICE_X39Y37.F5      Tif5                  0.875   XLXI_12/inst_LPM_MUX_4_f5
                                                       XLXI_12/inst_LPM_MUX_6
                                                       XLXI_12/inst_LPM_MUX_4_f5
    SLICE_X39Y36.FXINB   net (fanout=1)        0.000   XLXI_12/inst_LPM_MUX_4_f5
    SLICE_X39Y36.CLK     Tfxck                 0.654   XLXI_12/readB<0>
                                                       XLXI_12/inst_LPM_MUX_2_f6
                                                       XLXI_12/readB_0
    -------------------------------------------------  ---------------------------
    Total                                     15.450ns (5.157ns logic, 10.293ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_15/read_address_counter_1 (FF)
  Destination:          XLXI_12/readB_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.799ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.112 - 0.124)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_15/read_address_counter_1 to XLXI_12/readB_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y46.YQ      Tcko                  0.587   XLXI_15/read_address_counter<0>
                                                       XLXI_15/read_address_counter_1
    SLICE_X36Y81.F3      net (fanout=2052)     6.209   XLXI_15/read_address_counter<1>
    SLICE_X36Y81.X       Tilo                  0.759   XLXI_12/N381
                                                       XLXI_12/Mram_ram62.SLICEM_F
    SLICE_X46Y86.G2      net (fanout=1)        1.081   XLXI_12/N381
    SLICE_X46Y86.F5      Tif5                  1.033   XLXI_12/inst_LPM_MUX_13_f519
                                                       XLXI_12/inst_LPM_MUX_1531
                                                       XLXI_12/inst_LPM_MUX_13_f5_18
    SLICE_X46Y86.FXINA   net (fanout=1)        0.000   XLXI_12/inst_LPM_MUX_13_f519
    SLICE_X46Y86.FX      Tinafx                0.364   XLXI_12/inst_LPM_MUX_13_f519
                                                       XLXI_12/inst_LPM_MUX_12_f6_8
    SLICE_X46Y87.FXINA   net (fanout=1)        0.000   XLXI_12/inst_LPM_MUX_12_f69
    SLICE_X46Y87.FX      Tinafx                0.364   XLXI_12/inst_LPM_MUX_14_f512
                                                       XLXI_12/inst_LPM_MUX_11_f7_2
    SLICE_X47Y87.FXINA   net (fanout=1)        0.000   XLXI_12/inst_LPM_MUX_11_f73
    SLICE_X47Y87.Y       Tif6y                 0.521   XLXI_12/inst_LPM_MUX_10_f8
                                                       XLXI_12/inst_LPM_MUX_10_f8
    SLICE_X39Y37.G3      net (fanout=1)        2.352   XLXI_12/inst_LPM_MUX_10_f8
    SLICE_X39Y37.F5      Tif5                  0.875   XLXI_12/inst_LPM_MUX_4_f5
                                                       XLXI_12/inst_LPM_MUX_6
                                                       XLXI_12/inst_LPM_MUX_4_f5
    SLICE_X39Y36.FXINB   net (fanout=1)        0.000   XLXI_12/inst_LPM_MUX_4_f5
    SLICE_X39Y36.CLK     Tfxck                 0.654   XLXI_12/readB<0>
                                                       XLXI_12/inst_LPM_MUX_2_f6
                                                       XLXI_12/readB_0
    -------------------------------------------------  ---------------------------
    Total                                     14.799ns (5.157ns logic, 9.642ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_12/readB_5 (SLICE_X33Y44.FXINA), 511 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_15/read_address_counter_1 (FF)
  Destination:          XLXI_12/readB_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.505ns (Levels of Logic = 7)
  Clock Path Skew:      -0.001ns (0.123 - 0.124)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_15/read_address_counter_1 to XLXI_12/readB_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y46.YQ      Tcko                  0.587   XLXI_15/read_address_counter<0>
                                                       XLXI_15/read_address_counter_1
    SLICE_X66Y10.F3      net (fanout=2052)     7.183   XLXI_15/read_address_counter<1>
    SLICE_X66Y10.X       Tilo                  0.759   XLXI_12/N3495
                                                       XLXI_12/Mram_ram_ren467.SLICEM_F
    SLICE_X55Y19.F1      net (fanout=1)        1.335   XLXI_12/N3495
    SLICE_X55Y19.F5      Tif5                  0.875   XLXI_12/inst_LPM_MUX9_7_f8
                                                       XLXI_12/inst_LPM_MUX9_132
                                                       XLXI_12/inst_LPM_MUX9_12_f5
    SLICE_X55Y18.FXINB   net (fanout=1)        0.000   XLXI_12/inst_LPM_MUX9_12_f5
    SLICE_X55Y18.FX      Tinbfx                0.463   XLXI_12/inst_LPM_MUX9_11_f51
                                                       XLXI_12/inst_LPM_MUX9_10_f6
    SLICE_X54Y19.FXINB   net (fanout=1)        0.000   XLXI_12/inst_LPM_MUX9_10_f6
    SLICE_X54Y19.FX      Tinbfx                0.364   XLXI_12/inst_LPM_MUX9_11_f5
                                                       XLXI_12/inst_LPM_MUX9_8_f7
    SLICE_X55Y19.FXINA   net (fanout=1)        0.000   XLXI_12/inst_LPM_MUX9_8_f7
    SLICE_X55Y19.Y       Tif6y                 0.521   XLXI_12/inst_LPM_MUX9_7_f8
                                                       XLXI_12/inst_LPM_MUX9_7_f8
    SLICE_X33Y44.F1      net (fanout=1)        1.889   XLXI_12/inst_LPM_MUX9_7_f8
    SLICE_X33Y44.F5      Tif5                  0.875   XLXI_12/readB<5>
                                                       XLXI_12/inst_LPM_MUX9_4
                                                       XLXI_12/inst_LPM_MUX9_3_f5
    SLICE_X33Y44.FXINA   net (fanout=1)        0.000   XLXI_12/inst_LPM_MUX9_3_f5
    SLICE_X33Y44.CLK     Tfxck                 0.654   XLXI_12/readB<5>
                                                       XLXI_12/inst_LPM_MUX9_2_f6
                                                       XLXI_12/readB_5
    -------------------------------------------------  ---------------------------
    Total                                     15.505ns (5.098ns logic, 10.407ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_15/read_address_counter_1 (FF)
  Destination:          XLXI_12/readB_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.429ns (Levels of Logic = 7)
  Clock Path Skew:      -0.001ns (0.123 - 0.124)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_15/read_address_counter_1 to XLXI_12/readB_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y46.YQ      Tcko                  0.587   XLXI_15/read_address_counter<0>
                                                       XLXI_15/read_address_counter_1
    SLICE_X66Y11.F3      net (fanout=2052)     7.183   XLXI_15/read_address_counter<1>
    SLICE_X66Y11.X       Tilo                  0.759   XLXI_12/N3501
                                                       XLXI_12/Mram_ram_ren470.SLICEM_F
    SLICE_X55Y18.G1      net (fanout=1)        1.259   XLXI_12/N3501
    SLICE_X55Y18.F5      Tif5                  0.875   XLXI_12/inst_LPM_MUX9_11_f51
                                                       XLXI_12/inst_LPM_MUX9_131
                                                       XLXI_12/inst_LPM_MUX9_11_f5_0
    SLICE_X55Y18.FXINA   net (fanout=1)        0.000   XLXI_12/inst_LPM_MUX9_11_f51
    SLICE_X55Y18.FX      Tinafx                0.463   XLXI_12/inst_LPM_MUX9_11_f51
                                                       XLXI_12/inst_LPM_MUX9_10_f6
    SLICE_X54Y19.FXINB   net (fanout=1)        0.000   XLXI_12/inst_LPM_MUX9_10_f6
    SLICE_X54Y19.FX      Tinbfx                0.364   XLXI_12/inst_LPM_MUX9_11_f5
                                                       XLXI_12/inst_LPM_MUX9_8_f7
    SLICE_X55Y19.FXINA   net (fanout=1)        0.000   XLXI_12/inst_LPM_MUX9_8_f7
    SLICE_X55Y19.Y       Tif6y                 0.521   XLXI_12/inst_LPM_MUX9_7_f8
                                                       XLXI_12/inst_LPM_MUX9_7_f8
    SLICE_X33Y44.F1      net (fanout=1)        1.889   XLXI_12/inst_LPM_MUX9_7_f8
    SLICE_X33Y44.F5      Tif5                  0.875   XLXI_12/readB<5>
                                                       XLXI_12/inst_LPM_MUX9_4
                                                       XLXI_12/inst_LPM_MUX9_3_f5
    SLICE_X33Y44.FXINA   net (fanout=1)        0.000   XLXI_12/inst_LPM_MUX9_3_f5
    SLICE_X33Y44.CLK     Tfxck                 0.654   XLXI_12/readB<5>
                                                       XLXI_12/inst_LPM_MUX9_2_f6
                                                       XLXI_12/readB_5
    -------------------------------------------------  ---------------------------
    Total                                     15.429ns (5.098ns logic, 10.331ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_15/read_address_counter_1 (FF)
  Destination:          XLXI_12/readB_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.376ns (Levels of Logic = 7)
  Clock Path Skew:      -0.001ns (0.123 - 0.124)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_15/read_address_counter_1 to XLXI_12/readB_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y46.YQ      Tcko                  0.587   XLXI_15/read_address_counter<0>
                                                       XLXI_15/read_address_counter_1
    SLICE_X66Y12.F3      net (fanout=2052)     7.187   XLXI_15/read_address_counter<1>
    SLICE_X66Y12.X       Tilo                  0.759   XLXI_12/N3503
                                                       XLXI_12/Mram_ram_ren471.SLICEM_F
    SLICE_X55Y18.F4      net (fanout=1)        1.202   XLXI_12/N3503
    SLICE_X55Y18.F5      Tif5                  0.875   XLXI_12/inst_LPM_MUX9_11_f51
                                                       XLXI_12/inst_LPM_MUX9_122
                                                       XLXI_12/inst_LPM_MUX9_11_f5_0
    SLICE_X55Y18.FXINA   net (fanout=1)        0.000   XLXI_12/inst_LPM_MUX9_11_f51
    SLICE_X55Y18.FX      Tinafx                0.463   XLXI_12/inst_LPM_MUX9_11_f51
                                                       XLXI_12/inst_LPM_MUX9_10_f6
    SLICE_X54Y19.FXINB   net (fanout=1)        0.000   XLXI_12/inst_LPM_MUX9_10_f6
    SLICE_X54Y19.FX      Tinbfx                0.364   XLXI_12/inst_LPM_MUX9_11_f5
                                                       XLXI_12/inst_LPM_MUX9_8_f7
    SLICE_X55Y19.FXINA   net (fanout=1)        0.000   XLXI_12/inst_LPM_MUX9_8_f7
    SLICE_X55Y19.Y       Tif6y                 0.521   XLXI_12/inst_LPM_MUX9_7_f8
                                                       XLXI_12/inst_LPM_MUX9_7_f8
    SLICE_X33Y44.F1      net (fanout=1)        1.889   XLXI_12/inst_LPM_MUX9_7_f8
    SLICE_X33Y44.F5      Tif5                  0.875   XLXI_12/readB<5>
                                                       XLXI_12/inst_LPM_MUX9_4
                                                       XLXI_12/inst_LPM_MUX9_3_f5
    SLICE_X33Y44.FXINA   net (fanout=1)        0.000   XLXI_12/inst_LPM_MUX9_3_f5
    SLICE_X33Y44.CLK     Tfxck                 0.654   XLXI_12/readB<5>
                                                       XLXI_12/inst_LPM_MUX9_2_f6
                                                       XLXI_12/readB_5
    -------------------------------------------------  ---------------------------
    Total                                     15.376ns (5.098ns logic, 10.278ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_12/readB_4 (SLICE_X35Y38.FXINB), 511 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_15/read_address_counter_1 (FF)
  Destination:          XLXI_12/readB_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.229ns (Levels of Logic = 7)
  Clock Path Skew:      -0.005ns (0.119 - 0.124)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_15/read_address_counter_1 to XLXI_12/readB_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y46.YQ      Tcko                  0.587   XLXI_15/read_address_counter<0>
                                                       XLXI_15/read_address_counter_1
    SLICE_X24Y88.F3      net (fanout=2052)     6.473   XLXI_15/read_address_counter<1>
    SLICE_X24Y88.X       Tilo                  0.759   XLXI_12/N2675
                                                       XLXI_12/Mram_ram_ren57.SLICEM_F
    SLICE_X20Y89.G2      net (fanout=1)        0.690   XLXI_12/N2675
    SLICE_X20Y89.F5      Tif5                  1.033   XLXI_12/inst_LPM_MUX8_14_f512
                                                       XLXI_12/inst_LPM_MUX8_1615
                                                       XLXI_12/inst_LPM_MUX8_14_f5_11
    SLICE_X20Y88.FXINB   net (fanout=1)        0.000   XLXI_12/inst_LPM_MUX8_14_f512
    SLICE_X20Y88.FX      Tinbfx                0.364   XLXI_12/inst_LPM_MUX8_13_f519
                                                       XLXI_12/inst_LPM_MUX8_12_f6_8
    SLICE_X20Y89.FXINA   net (fanout=1)        0.000   XLXI_12/inst_LPM_MUX8_12_f69
    SLICE_X20Y89.FX      Tinafx                0.364   XLXI_12/inst_LPM_MUX8_14_f512
                                                       XLXI_12/inst_LPM_MUX8_11_f7_2
    SLICE_X21Y89.FXINA   net (fanout=1)        0.000   XLXI_12/inst_LPM_MUX8_11_f73
    SLICE_X21Y89.Y       Tif6y                 0.521   XLXI_12/inst_LPM_MUX8_10_f8
                                                       XLXI_12/inst_LPM_MUX8_10_f8
    SLICE_X35Y39.G4      net (fanout=1)        2.909   XLXI_12/inst_LPM_MUX8_10_f8
    SLICE_X35Y39.F5      Tif5                  0.875   XLXI_12/inst_LPM_MUX8_4_f5
                                                       XLXI_12/inst_LPM_MUX8_6
                                                       XLXI_12/inst_LPM_MUX8_4_f5
    SLICE_X35Y38.FXINB   net (fanout=1)        0.000   XLXI_12/inst_LPM_MUX8_4_f5
    SLICE_X35Y38.CLK     Tfxck                 0.654   XLXI_12/readB<4>
                                                       XLXI_12/inst_LPM_MUX8_2_f6
                                                       XLXI_12/readB_4
    -------------------------------------------------  ---------------------------
    Total                                     15.229ns (5.157ns logic, 10.072ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_15/read_address_counter_1 (FF)
  Destination:          XLXI_12/readB_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.994ns (Levels of Logic = 7)
  Clock Path Skew:      -0.005ns (0.119 - 0.124)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_15/read_address_counter_1 to XLXI_12/readB_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y46.YQ      Tcko                  0.587   XLXI_15/read_address_counter<0>
                                                       XLXI_15/read_address_counter_1
    SLICE_X22Y87.F3      net (fanout=2052)     6.468   XLXI_15/read_address_counter<1>
    SLICE_X22Y87.X       Tilo                  0.759   XLXI_12/N2669
                                                       XLXI_12/Mram_ram_ren54.SLICEM_F
    SLICE_X21Y88.G1      net (fanout=1)        0.519   XLXI_12/N2669
    SLICE_X21Y88.F5      Tif5                  0.875   XLXI_12/inst_LPM_MUX8_14_f513
                                                       XLXI_12/inst_LPM_MUX8_1616
                                                       XLXI_12/inst_LPM_MUX8_14_f5_12
    SLICE_X21Y88.FXINA   net (fanout=1)        0.000   XLXI_12/inst_LPM_MUX8_14_f513
    SLICE_X21Y88.FX      Tinafx                0.463   XLXI_12/inst_LPM_MUX8_14_f513
                                                       XLXI_12/inst_LPM_MUX8_13_f6_2
    SLICE_X20Y89.FXINB   net (fanout=1)        0.000   XLXI_12/inst_LPM_MUX8_13_f63
    SLICE_X20Y89.FX      Tinbfx                0.364   XLXI_12/inst_LPM_MUX8_14_f512
                                                       XLXI_12/inst_LPM_MUX8_11_f7_2
    SLICE_X21Y89.FXINA   net (fanout=1)        0.000   XLXI_12/inst_LPM_MUX8_11_f73
    SLICE_X21Y89.Y       Tif6y                 0.521   XLXI_12/inst_LPM_MUX8_10_f8
                                                       XLXI_12/inst_LPM_MUX8_10_f8
    SLICE_X35Y39.G4      net (fanout=1)        2.909   XLXI_12/inst_LPM_MUX8_10_f8
    SLICE_X35Y39.F5      Tif5                  0.875   XLXI_12/inst_LPM_MUX8_4_f5
                                                       XLXI_12/inst_LPM_MUX8_6
                                                       XLXI_12/inst_LPM_MUX8_4_f5
    SLICE_X35Y38.FXINB   net (fanout=1)        0.000   XLXI_12/inst_LPM_MUX8_4_f5
    SLICE_X35Y38.CLK     Tfxck                 0.654   XLXI_12/readB<4>
                                                       XLXI_12/inst_LPM_MUX8_2_f6
                                                       XLXI_12/readB_4
    -------------------------------------------------  ---------------------------
    Total                                     14.994ns (5.098ns logic, 9.896ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_15/read_address_counter_1 (FF)
  Destination:          XLXI_12/readB_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.932ns (Levels of Logic = 7)
  Clock Path Skew:      -0.005ns (0.119 - 0.124)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_15/read_address_counter_1 to XLXI_12/readB_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y46.YQ      Tcko                  0.587   XLXI_15/read_address_counter<0>
                                                       XLXI_15/read_address_counter_1
    SLICE_X22Y86.F3      net (fanout=2052)     6.468   XLXI_15/read_address_counter<1>
    SLICE_X22Y86.X       Tilo                  0.759   XLXI_12/N2681
                                                       XLXI_12/Mram_ram_ren60.SLICEM_F
    SLICE_X20Y89.F2      net (fanout=1)        0.398   XLXI_12/N2681
    SLICE_X20Y89.F5      Tif5                  1.033   XLXI_12/inst_LPM_MUX8_14_f512
                                                       XLXI_12/inst_LPM_MUX8_1532
                                                       XLXI_12/inst_LPM_MUX8_14_f5_11
    SLICE_X20Y88.FXINB   net (fanout=1)        0.000   XLXI_12/inst_LPM_MUX8_14_f512
    SLICE_X20Y88.FX      Tinbfx                0.364   XLXI_12/inst_LPM_MUX8_13_f519
                                                       XLXI_12/inst_LPM_MUX8_12_f6_8
    SLICE_X20Y89.FXINA   net (fanout=1)        0.000   XLXI_12/inst_LPM_MUX8_12_f69
    SLICE_X20Y89.FX      Tinafx                0.364   XLXI_12/inst_LPM_MUX8_14_f512
                                                       XLXI_12/inst_LPM_MUX8_11_f7_2
    SLICE_X21Y89.FXINA   net (fanout=1)        0.000   XLXI_12/inst_LPM_MUX8_11_f73
    SLICE_X21Y89.Y       Tif6y                 0.521   XLXI_12/inst_LPM_MUX8_10_f8
                                                       XLXI_12/inst_LPM_MUX8_10_f8
    SLICE_X35Y39.G4      net (fanout=1)        2.909   XLXI_12/inst_LPM_MUX8_10_f8
    SLICE_X35Y39.F5      Tif5                  0.875   XLXI_12/inst_LPM_MUX8_4_f5
                                                       XLXI_12/inst_LPM_MUX8_6
                                                       XLXI_12/inst_LPM_MUX8_4_f5
    SLICE_X35Y38.FXINB   net (fanout=1)        0.000   XLXI_12/inst_LPM_MUX8_4_f5
    SLICE_X35Y38.CLK     Tfxck                 0.654   XLXI_12/readB<4>
                                                       XLXI_12/inst_LPM_MUX8_2_f6
                                                       XLXI_12/readB_4
    -------------------------------------------------  ---------------------------
    Total                                     14.932ns (5.157ns logic, 9.775ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_6/XLXI_115/XLXI_147/O (SLICE_X15Y44.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.960ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_6/XLXI_115/XLXI_147/Q (FF)
  Destination:          XLXI_6/XLXI_115/XLXI_147/O (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.960ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_6/XLXI_115/XLXI_147/Q to XLXI_6/XLXI_115/XLXI_147/O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y43.YQ      Tcko                  0.470   XLXI_6/XLXI_115/XLXI_147/Q
                                                       XLXI_6/XLXI_115/XLXI_147/Q
    SLICE_X15Y44.BY      net (fanout=1)        0.355   XLXI_6/XLXI_115/XLXI_147/Q
    SLICE_X15Y44.CLK     Tckdi       (-Th)    -0.135   XLXI_6/XLXI_115/XLXI_147/O
                                                       XLXI_6/XLXI_115/XLXI_147/O
    -------------------------------------------------  ---------------------------
    Total                                      0.960ns (0.605ns logic, 0.355ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_7/state_FSM_FFd2 (SLICE_X41Y41.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.982ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_7/state_FSM_FFd3 (FF)
  Destination:          XLXI_7/state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.987ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.045 - 0.040)
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_7/state_FSM_FFd3 to XLXI_7/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y41.XQ      Tcko                  0.473   XLXI_7/state_FSM_FFd3
                                                       XLXI_7/state_FSM_FFd3
    SLICE_X41Y41.BX      net (fanout=9)        0.421   XLXI_7/state_FSM_FFd3
    SLICE_X41Y41.CLK     Tckdi       (-Th)    -0.093   XLXI_7/state_FSM_FFd2
                                                       XLXI_7/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.987ns (0.566ns logic, 0.421ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/delay_rotary_q1 (SLICE_X67Y83.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/rotary_q1 (FF)
  Destination:          XLXI_2/delay_rotary_q1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.011ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.065 - 0.062)
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2/rotary_q1 to XLXI_2/delay_rotary_q1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y82.YQ      Tcko                  0.470   XLXI_2/rotary_q2
                                                       XLXI_2/rotary_q1
    SLICE_X67Y83.BY      net (fanout=3)        0.406   XLXI_2/rotary_q1
    SLICE_X67Y83.CLK     Tckdi       (-Th)    -0.135   XLXI_2/delay_rotary_q1
                                                       XLXI_2/delay_rotary_q1
    -------------------------------------------------  ---------------------------
    Total                                      1.011ns (0.605ns logic, 0.406ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: XLXI_6/XLXI_3/CLKA
  Logical resource: XLXI_6/XLXI_3.A/CLKA
  Location pin: RAMB16_X0Y4.CLKA
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: XLXI_6/XLXI_3/CLKA
  Logical resource: XLXI_6/XLXI_3.A/CLKA
  Location pin: RAMB16_X0Y4.CLKA
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: XLXI_6/XLXI_3/CLKA
  Logical resource: XLXI_6/XLXI_3.A/CLKA
  Location pin: RAMB16_X0Y4.CLKA
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   15.555|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10411 paths, 0 nets, and 12023 connections

Design statistics:
   Minimum period:  15.555ns{1}   (Maximum frequency:  64.288MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jun 26 20:37:43 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 217 MB



