Analysis & Synthesis report for SerDes_Sys
Mon Oct 16 22:38:18 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |SerDes_Sys|TX:u0|grey_encode:gray_encoder_0|bit_idx
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated
 18. Source assignments for TX:u0|altera_reset_controller:rst_controller
 19. Source assignments for TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 20. Source assignments for TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 21. Source assignments for sld_signaltap:TX
 22. Source assignments for sld_signaltap:auto_signaltap_1
 23. Parameter Settings for User Entity Instance: pll:G100MHz|pll_0002:pll_inst|altera_pll:altera_pll_i
 24. Parameter Settings for User Entity Instance: TX:u0|pam_4_encode:pam_encoder_0
 25. Parameter Settings for User Entity Instance: TX:u0|TX_onchip_memory2_0:onchip_memory2_0
 26. Parameter Settings for User Entity Instance: TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 27. Parameter Settings for User Entity Instance: TX:u0|prbs31:prbs_0
 28. Parameter Settings for User Entity Instance: TX:u0|altera_reset_controller:rst_controller
 29. Parameter Settings for User Entity Instance: TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 30. Parameter Settings for User Entity Instance: TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 31. Parameter Settings for Inferred Entity Instance: sld_signaltap:TX
 32. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_1
 33. altsyncram Parameter Settings by Entity Instance
 34. Port Connectivity Checks: "TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 35. Port Connectivity Checks: "TX:u0|altera_reset_controller:rst_controller"
 36. Port Connectivity Checks: "TX:u0|TX_onchip_memory2_0:onchip_memory2_0"
 37. Port Connectivity Checks: "TX:u0"
 38. Port Connectivity Checks: "pll:G100MHz"
 39. Signal Tap Logic Analyzer Settings
 40. Post-Synthesis Netlist Statistics for Top Partition
 41. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_1
 42. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 43. Elapsed Time Per Partition
 44. Connections to In-System Debugging Instance "TX"
 45. Connections to In-System Debugging Instance "auto_signaltap_1"
 46. Analysis & Synthesis Messages
 47. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Oct 16 22:38:18 2023          ;
; Quartus Prime Version           ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                   ; SerDes_Sys                                     ;
; Top-level Entity Name           ; SerDes_Sys                                     ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 1580                                           ;
; Total pins                      ; 43                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 42,496                                         ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 1                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; SerDes_Sys         ; SerDes_Sys         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                     ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------+
; qsys/TX/synthesis/TX.v                                             ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v                                             ; TX          ;
; qsys/TX/synthesis/submodules/altera_reset_controller.v             ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/altera_reset_controller.v             ; TX          ;
; qsys/TX/synthesis/submodules/altera_reset_synchronizer.v           ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/altera_reset_synchronizer.v           ; TX          ;
; qsys/TX/synthesis/submodules/prbs.v                                ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/prbs.v                                ; TX          ;
; qsys/TX/synthesis/submodules/TX_onchip_memory2_0.hex               ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.hex               ; TX          ;
; qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v                 ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v                 ; TX          ;
; qsys/TX/synthesis/submodules/gray_encoder.v                        ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/gray_encoder.v                        ; TX          ;
; qsys/TX/synthesis/submodules/PAM_4_encoder.sv                      ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/PAM_4_encoder.sv                      ; TX          ;
; rtl/SerDes_Sys.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv                                                  ;             ;
; ips/pll.v                                                          ; yes             ; User Wizard-Generated File                   ; C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/ips/pll.v                                                          ; pll         ;
; ips/pll/pll_0002.v                                                 ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/ips/pll/pll_0002.v                                                 ; pll         ;
; rtl/Tx_sim/hexDisplay.sv                                           ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/Tx_sim/hexDisplay.sv                                           ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_pll.v                                                           ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                         ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                                  ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                            ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                         ;             ;
; aglobal221.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                                                         ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                          ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc                                                             ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc                                                             ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc                                                           ;             ;
; db/altsyncram_2rm1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf                                             ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_signaltap.vhd                                                      ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                 ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_ela_control.vhd                                                    ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                       ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_constant.inc                                                       ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/dffeea.inc                                                             ;             ;
; sld_ela_trigger.tdf                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_ela_trigger.tdf                                                    ;             ;
; db/sld_ela_trigger_omn.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/sld_ela_trigger_omn.tdf                                         ;             ;
; db/sld_reserved_serdes_sys_tx_1_a6b3.v                             ; yes             ; Encrypted Auto-Generated Megafunction        ; C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/sld_reserved_serdes_sys_tx_1_a6b3.v                             ;             ;
; sld_alt_reduction.vhd                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_alt_reduction.vhd                                                  ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                          ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                           ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                 ;             ;
; db/altsyncram_mb84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_mb84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.tdf                                                           ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/memmodes.inc                                                         ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_hdffe.inc                                                            ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                    ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.inc                                                         ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.tdf                                                            ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/muxlut.inc                                                             ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/bypassff.inc                                                           ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altshift.inc                                                           ;             ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/mux_elc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.tdf                                                         ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/declut.inc                                                             ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_compare.inc                                                        ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_counter.tdf                                                        ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                                                        ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/cmpconst.inc                                                           ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_counter.inc                                                        ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                ;             ;
; db/cntr_59i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cntr_59i.tdf                                                    ;             ;
; db/cmpr_e9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cmpr_e9c.tdf                                                    ;             ;
; db/cntr_4vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cntr_4vi.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cntr_09i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                         ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                          ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                      ;             ;
; db/sld_ela_trigger_q1p.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/sld_ela_trigger_q1p.tdf                                         ;             ;
; db/sld_reserved_serdes_sys_auto_signaltap_1_1_d899.v               ; yes             ; Encrypted Auto-Generated Megafunction        ; C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/sld_reserved_serdes_sys_auto_signaltap_1_1_d899.v               ;             ;
; db/altsyncram_kh84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_kh84.tdf                                             ;             ;
; db/mux_dlc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/mux_dlc.tdf                                                     ;             ;
; db/cntr_79i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cntr_79i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_22j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cntr_22j.tdf                                                    ;             ;
; db/cntr_89i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cntr_89i.tdf                                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_hub.vhd                                                            ; altera_sld  ;
; db/ip/sldebe3d027/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/ip/sldebe3d027/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                       ;             ;
; db/altsyncram_ob84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_ob84.tdf                                             ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 923                      ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 737                      ;
;     -- 7 input functions                    ; 3                        ;
;     -- 6 input functions                    ; 230                      ;
;     -- 5 input functions                    ; 95                       ;
;     -- 4 input functions                    ; 84                       ;
;     -- <=3 input functions                  ; 325                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 1580                     ;
;                                             ;                          ;
; I/O pins                                    ; 43                       ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 42496                    ;
;                                             ;                          ;
; Total DSP Blocks                            ; 0                        ;
;                                             ;                          ;
; Total PLLs                                  ; 1                        ;
;     -- PLLs                                 ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 937                      ;
; Total fan-out                               ; 9736                     ;
; Average fan-out                             ; 3.93                     ;
+---------------------------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                 ; Entity Name                                     ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
; |SerDes_Sys                                                                                                                             ; 737 (2)             ; 1580 (0)                  ; 42496             ; 0          ; 43   ; 0            ; |SerDes_Sys                                                                                                                                                                                                                                                                                                                                                                                         ; SerDes_Sys                                      ; work         ;
;    |TX:u0|                                                                                                                              ; 40 (0)              ; 56 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|TX:u0                                                                                                                                                                                                                                                                                                                                                                                   ; TX                                              ; TX           ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 4 (4)               ; 12 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|TX:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                            ; altera_reset_controller                         ; TX           ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                 ; altera_reset_synchronizer                       ; TX           ;
;       |grey_encode:gray_encoder_0|                                                                                                      ; 4 (4)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|TX:u0|grey_encode:gray_encoder_0                                                                                                                                                                                                                                                                                                                                                        ; grey_encode                                     ; TX           ;
;       |pam_4_encode:pam_encoder_0|                                                                                                      ; 4 (4)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|TX:u0|pam_4_encode:pam_encoder_0                                                                                                                                                                                                                                                                                                                                                        ; pam_4_encode                                    ; TX           ;
;       |prbs31:prbs_0|                                                                                                                   ; 28 (28)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|TX:u0|prbs31:prbs_0                                                                                                                                                                                                                                                                                                                                                                     ; prbs31                                          ; TX           ;
;    |hexDisplay:display|                                                                                                                 ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|hexDisplay:display                                                                                                                                                                                                                                                                                                                                                                      ; hexDisplay                                      ; work         ;
;    |pll:G100MHz|                                                                                                                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|pll:G100MHz                                                                                                                                                                                                                                                                                                                                                                             ; pll                                             ; pll          ;
;       |pll_0002:pll_inst|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|pll:G100MHz|pll_0002:pll_inst                                                                                                                                                                                                                                                                                                                                                           ; pll_0002                                        ; pll          ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|pll:G100MHz|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                   ; altera_pll                                      ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 114 (1)             ; 122 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                        ; sld_hub                                         ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 113 (0)             ; 122 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                        ; alt_sld_fab_with_jtag_input                     ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 113 (0)             ; 122 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                     ; alt_sld_fab                                     ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 113 (1)             ; 122 (6)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                 ; alt_sld_fab_alt_sld_fab                         ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 112 (0)             ; 116 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                     ; alt_sld_fab_alt_sld_fab_sldfabric               ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 112 (77)            ; 116 (88)                  ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                        ; sld_jtag_hub                                    ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                ; sld_rom_sr                                      ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                              ; sld_shadow_jsm                                  ; altera_sld   ;
;    |sld_signaltap:TX|                                                                                                                   ; 306 (2)             ; 823 (88)                  ; 5632              ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX                                                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap                                   ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 304 (0)             ; 735 (0)                   ; 5632              ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                  ; sld_signaltap_impl                              ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 304 (65)            ; 735 (250)                 ; 5632              ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                           ; sld_signaltap_implb                             ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                            ; altdpram                                        ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                                        ; lpm_decode                                      ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                                                              ; decode_vnf                                      ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 5632              ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                           ; altsyncram                                      ; work         ;
;                |altsyncram_mb84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 5632              ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mb84:auto_generated                                                                                                                                                                                                            ; altsyncram_mb84                                 ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                            ; lpm_shiftreg                                    ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                              ; lpm_shiftreg                                    ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                                   ; serial_crc_16                                   ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                                ; sld_buffer_manager                              ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 100 (1)             ; 258 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                               ; sld_ela_control                                 ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                       ; lpm_shiftreg                                    ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|                                             ; 98 (0)              ; 242 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                                    ; sld_ela_trigger                                 ; work         ;
;                   |sld_ela_trigger_omn:auto_generated|                                                                                  ; 98 (0)              ; 242 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated                                                                                                                                                 ; sld_ela_trigger_omn                             ; work         ;
;                      |sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|                                                                      ; 98 (44)             ; 242 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1                                                                                                     ; sld_reserved_SerDes_Sys_TX_1_a6b3               ; work         ;
;                         |lpm_shiftreg:config_shiftreg_100|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_100                                                                    ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_102|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_102                                                                    ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_103|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_103                                                                    ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_105|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_105                                                                    ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_106|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_106                                                                    ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_108|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_108                                                                    ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_109|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_109                                                                    ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_10|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_10                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_111|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_111                                                                    ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_112|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_112                                                                    ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_114|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_114                                                                    ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_115|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_115                                                                    ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_116|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_116                                                                    ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_119|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_119                                                                    ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_11|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_120|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_120                                                                    ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_122|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_122                                                                    ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_123|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_123                                                                    ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_125|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_125                                                                    ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_126|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_126                                                                    ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_128|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_128                                                                    ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_129|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_129                                                                    ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_131|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_131                                                                    ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_132|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_132                                                                    ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_134|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_134                                                                    ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_135|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_135                                                                    ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_137|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_137                                                                    ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_138|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_138                                                                    ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_139|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_139                                                                    ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_13|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_13                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_141|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_141                                                                    ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_142|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_142                                                                    ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_144|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_144                                                                    ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_145|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_145                                                                    ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_146|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_146                                                                    ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_14|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_14                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_16|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_16                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_17|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_17                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_19|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_19                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_20|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_20                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_22|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_22                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_23|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_23                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_25|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_25                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_26|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_26                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_28|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_28                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_29|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_29                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_31|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_31                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_32|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_32                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_33|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_33                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_36|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_36                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_37|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_37                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_39|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_39                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_40|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_40                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_42|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_42                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_43|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_43                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_45|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_45                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_46|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_46                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_47|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_47                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_4|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_4                                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_50|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_50                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_51|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_51                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_53|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_53                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_54|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_54                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_56|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_56                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_57|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_57                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_59|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_59                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_60|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_60                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_62|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_62                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_63|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_63                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_65|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_65                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_66|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_66                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_68|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_68                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_69|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_69                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_70|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_70                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_73|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_73                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_74|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_74                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_76|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_76                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_77|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_77                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_79|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_79                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_7|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_7                                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_80|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_80                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_82|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_82                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_83|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_83                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_85|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_85                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_86|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_86                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_88|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_88                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_89|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_89                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_8|                                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                                                      ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_91|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_91                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_92|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_92                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_93|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_93                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_96|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_96                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_97|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_97                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_99|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|lpm_shiftreg:config_shiftreg_99                                                                     ; lpm_shiftreg                                    ; work         ;
;                         |sld_alt_reduction:unary_117|                                                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_alt_reduction:unary_117                                                                         ; sld_alt_reduction                               ; work         ;
;                         |sld_alt_reduction:unary_1|                                                                                     ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_alt_reduction:unary_1                                                                           ; sld_alt_reduction                               ; work         ;
;                         |sld_alt_reduction:unary_2|                                                                                     ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_alt_reduction:unary_2                                                                           ; sld_alt_reduction                               ; work         ;
;                         |sld_alt_reduction:unary_34|                                                                                    ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_alt_reduction:unary_34                                                                          ; sld_alt_reduction                               ; work         ;
;                         |sld_alt_reduction:unary_48|                                                                                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_alt_reduction:unary_48                                                                          ; sld_alt_reduction                               ; work         ;
;                         |sld_alt_reduction:unary_71|                                                                                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_alt_reduction:unary_71                                                                          ; sld_alt_reduction                               ; work         ;
;                         |sld_alt_reduction:unary_94|                                                                                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_alt_reduction:unary_94                                                                          ; sld_alt_reduction                               ; work         ;
;                         |sld_mbpmg:mbpm_101|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_101                                                                                  ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_101|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                            ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_104|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_104                                                                                  ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_104|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                            ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_107|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_107                                                                                  ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_107|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                            ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_110|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_110                                                                                  ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_110|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                            ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_113|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_113                                                                                  ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_113|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                            ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_118|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_118                                                                                  ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_118|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                            ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_121|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_121                                                                                  ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_121|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                            ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_124|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_124                                                                                  ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_124|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                            ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_127|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_127                                                                                  ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_127|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                            ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_12|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_12                                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_12|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_130|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_130                                                                                  ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_130|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                            ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_133|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_133                                                                                  ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_133|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                            ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_136|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_136                                                                                  ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_136|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                            ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_140|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_140                                                                                  ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_140|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                            ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_143|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_143                                                                                  ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_143|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                            ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_15|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_15                                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_15|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_18|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_18                                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_18|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_21|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_21                                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_21|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_24|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_24                                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_24|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_27|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_27                                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_27|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_30|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_30                                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_30|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_35|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_35                                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_35|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_38|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_38                                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_38|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_3|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_3                                                                                    ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_3|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                              ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_41|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_41                                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_41|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_44|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_44                                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_44|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_49|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_49                                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_49|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_52|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_52                                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_52|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_55|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_55                                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_55|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_58|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_58                                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_58|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_61|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_61                                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_61|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_64|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_64                                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_64|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_67|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_67                                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_67|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_6|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_6                                                                                    ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_6|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                              ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_72|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_72                                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_72|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_75|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_75                                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_75|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_78|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_78                                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_78|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_81|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_81                                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_81|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_84|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_84                                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_84|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_87|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_87                                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_87|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_90|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_90                                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_90|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_95|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_95                                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_95|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_98|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_98                                                                                   ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_98|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                             ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_9|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_9                                                                                    ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1|sld_mbpmg:mbpm_9|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                              ; sld_sbpmg                                       ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                                 ; sld_ela_trigger_flow_mgr                        ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                         ; lpm_shiftreg                                    ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 37 (11)             ; 92 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                          ; sld_offload_buffer_mgr                          ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                                ; lpm_counter                                     ; work         ;
;                   |cntr_59i:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_59i:auto_generated                                                                                                                        ; cntr_59i                                        ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                         ; lpm_counter                                     ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                                                                                 ; cntr_4vi                                        ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                               ; lpm_counter                                     ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                                                                                       ; cntr_09i                                        ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                                  ; lpm_counter                                     ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                                                          ; cntr_kri                                        ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                         ; lpm_shiftreg                                    ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                          ; lpm_shiftreg                                    ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                                       ; lpm_shiftreg                                    ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                                     ; sld_rom_sr                                      ; work         ;
;    |sld_signaltap:auto_signaltap_1|                                                                                                     ; 270 (2)             ; 575 (36)                  ; 36864             ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1                                                                                                                                                                                                                                                                                                                                                          ; sld_signaltap                                   ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 268 (0)             ; 539 (0)                   ; 36864             ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                    ; sld_signaltap_impl                              ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 268 (67)            ; 539 (154)                 ; 36864             ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                             ; sld_signaltap_implb                             ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 70 (70)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                              ; altdpram                                        ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                          ; lpm_decode                                      ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                                                ; decode_vnf                                      ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 36864             ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                             ; altsyncram                                      ; work         ;
;                |altsyncram_kh84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 36864             ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kh84:auto_generated                                                                                                                                                                                              ; altsyncram_kh84                                 ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                              ; lpm_shiftreg                                    ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                ; lpm_shiftreg                                    ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                     ; serial_crc_16                                   ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 80 (80)             ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                  ; sld_buffer_manager                              ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 37 (1)              ; 116 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                 ; sld_ela_control                                 ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                         ; lpm_shiftreg                                    ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|                                             ; 35 (0)              ; 100 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                      ; sld_ela_trigger                                 ; work         ;
;                   |sld_ela_trigger_q1p:auto_generated|                                                                                  ; 35 (0)              ; 100 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated                                                                                                                                   ; sld_ela_trigger_q1p                             ; work         ;
;                      |sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|                                                        ; 35 (18)             ; 100 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1                                                                         ; sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899 ; work         ;
;                         |lpm_shiftreg:config_shiftreg_10|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|lpm_shiftreg:config_shiftreg_10                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_11|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_13|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|lpm_shiftreg:config_shiftreg_13                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_14|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|lpm_shiftreg:config_shiftreg_14                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_16|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|lpm_shiftreg:config_shiftreg_16                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_17|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|lpm_shiftreg:config_shiftreg_17                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_19|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|lpm_shiftreg:config_shiftreg_19                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_20|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|lpm_shiftreg:config_shiftreg_20                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_22|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|lpm_shiftreg:config_shiftreg_22                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_23|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|lpm_shiftreg:config_shiftreg_23                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_25|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|lpm_shiftreg:config_shiftreg_25                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_26|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|lpm_shiftreg:config_shiftreg_26                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_27|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|lpm_shiftreg:config_shiftreg_27                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_30|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|lpm_shiftreg:config_shiftreg_30                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_31|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|lpm_shiftreg:config_shiftreg_31                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_33|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|lpm_shiftreg:config_shiftreg_33                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_34|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|lpm_shiftreg:config_shiftreg_34                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_35|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|lpm_shiftreg:config_shiftreg_35                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_37|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|lpm_shiftreg:config_shiftreg_37                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_38|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|lpm_shiftreg:config_shiftreg_38                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_40|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|lpm_shiftreg:config_shiftreg_40                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_41|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|lpm_shiftreg:config_shiftreg_41                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_43|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|lpm_shiftreg:config_shiftreg_43                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_44|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|lpm_shiftreg:config_shiftreg_44                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_46|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|lpm_shiftreg:config_shiftreg_46                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_47|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|lpm_shiftreg:config_shiftreg_47                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_49|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|lpm_shiftreg:config_shiftreg_49                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_4|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|lpm_shiftreg:config_shiftreg_4                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_50|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|lpm_shiftreg:config_shiftreg_50                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_52|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|lpm_shiftreg:config_shiftreg_52                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_53|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|lpm_shiftreg:config_shiftreg_53                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_55|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|lpm_shiftreg:config_shiftreg_55                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_56|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|lpm_shiftreg:config_shiftreg_56                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_58|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|lpm_shiftreg:config_shiftreg_58                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_59|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|lpm_shiftreg:config_shiftreg_59                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_60|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|lpm_shiftreg:config_shiftreg_60                                         ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_7|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|lpm_shiftreg:config_shiftreg_7                                          ; lpm_shiftreg                                    ; work         ;
;                         |lpm_shiftreg:config_shiftreg_8|                                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                          ; lpm_shiftreg                                    ; work         ;
;                         |sld_alt_reduction:unary_1|                                                                                     ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|sld_alt_reduction:unary_1                                               ; sld_alt_reduction                               ; work         ;
;                         |sld_alt_reduction:unary_28|                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|sld_alt_reduction:unary_28                                              ; sld_alt_reduction                               ; work         ;
;                         |sld_alt_reduction:unary_2|                                                                                     ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|sld_alt_reduction:unary_2                                               ; sld_alt_reduction                               ; work         ;
;                         |sld_mbpmg:mbpm_12|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|sld_mbpmg:mbpm_12                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|sld_mbpmg:mbpm_12|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_15|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|sld_mbpmg:mbpm_15                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|sld_mbpmg:mbpm_15|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_18|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|sld_mbpmg:mbpm_18                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|sld_mbpmg:mbpm_18|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_21|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|sld_mbpmg:mbpm_21                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|sld_mbpmg:mbpm_21|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_24|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|sld_mbpmg:mbpm_24                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|sld_mbpmg:mbpm_24|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_29|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|sld_mbpmg:mbpm_29                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|sld_mbpmg:mbpm_29|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_32|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|sld_mbpmg:mbpm_32                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|sld_mbpmg:mbpm_32|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_36|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|sld_mbpmg:mbpm_36                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|sld_mbpmg:mbpm_36|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_39|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|sld_mbpmg:mbpm_39                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|sld_mbpmg:mbpm_39|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_3|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|sld_mbpmg:mbpm_3                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|sld_mbpmg:mbpm_3|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_42|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|sld_mbpmg:mbpm_42                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|sld_mbpmg:mbpm_42|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_45|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|sld_mbpmg:mbpm_45                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|sld_mbpmg:mbpm_45|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_48|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|sld_mbpmg:mbpm_48                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|sld_mbpmg:mbpm_48|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_51|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|sld_mbpmg:mbpm_51                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|sld_mbpmg:mbpm_51|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_54|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|sld_mbpmg:mbpm_54                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|sld_mbpmg:mbpm_54|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_57|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|sld_mbpmg:mbpm_57                                                       ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|sld_mbpmg:mbpm_57|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_6|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|sld_mbpmg:mbpm_6                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|sld_mbpmg:mbpm_6|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                         |sld_mbpmg:mbpm_9|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|sld_mbpmg:mbpm_9                                                        ; sld_mbpmg                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1|sld_mbpmg:mbpm_9|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                       ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                   ; sld_ela_trigger_flow_mgr                        ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                           ; lpm_shiftreg                                    ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 41 (11)             ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                            ; sld_offload_buffer_mgr                          ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                  ; lpm_counter                                     ; work         ;
;                   |cntr_79i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_79i:auto_generated                                                                                                          ; cntr_79i                                        ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)              ; 11 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                           ; lpm_counter                                     ; work         ;
;                   |cntr_22j:auto_generated|                                                                                             ; 11 (11)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_22j:auto_generated                                                                                                                                   ; cntr_22j                                        ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                 ; lpm_counter                                     ; work         ;
;                   |cntr_89i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_89i:auto_generated                                                                                                                         ; cntr_89i                                        ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                    ; lpm_counter                                     ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                                            ; cntr_kri                                        ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                           ; lpm_shiftreg                                    ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                            ; lpm_shiftreg                                    ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                         ; lpm_shiftreg                                    ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                       ; sld_rom_sr                                      ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mb84:auto_generated|ALTSYNCRAM               ; AUTO ; Simple Dual Port ; 128          ; 44           ; 128          ; 44           ; 5632  ; None ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kh84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 18           ; 2048         ; 18           ; 36864 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                 ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                             ; IP Include File ;
+--------+------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; altera_pll                   ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|pll:G100MHz                                                                                                                                                                                                                                                                                                     ; ips/pll.v       ;
; Altera ; Signal Tap                   ; N/A     ; N/A          ; Licensed     ; |SerDes_Sys|sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_omn:auto_generated|sld_reserved_SerDes_Sys_TX_1_a6b3:mgl_prim1                             ;                 ;
; Altera ; Signal Tap                   ; N/A     ; N/A          ; Licensed     ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                             ;                 ;
; Altera ; Signal Tap                   ; N/A     ; N/A          ; Licensed     ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                         ;                 ;
; Altera ; Signal Tap                   ; N/A     ; N/A          ; Licensed     ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                               ;                 ;
; Altera ; Signal Tap                   ; N/A     ; N/A          ; Licensed     ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                             ;                 ;
; Altera ; Signal Tap                   ; N/A     ; N/A          ; Licensed     ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                               ;                 ;
; Altera ; Signal Tap                   ; N/A     ; N/A          ; Licensed     ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q1p:auto_generated|sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899:mgl_prim1 ;                 ;
; N/A    ; Qsys                         ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|TX:u0                                                                                                                                                                                                                                                                                                           ; qsys/TX.qsys    ;
; Altera ; altera_avalon_onchip_memory2 ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|TX:u0|TX_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                      ; qsys/TX.qsys    ;
; Altera ; altera_reset_controller      ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|TX:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                    ; qsys/TX.qsys    ;
+--------+------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |SerDes_Sys|TX:u0|grey_encode:gray_encoder_0|bit_idx ;
+------------+------------+------------+-------------------------------+
; Name       ; bit_idx.00 ; bit_idx.10 ; bit_idx.01                    ;
+------------+------------+------------+-------------------------------+
; bit_idx.00 ; 0          ; 0          ; 0                             ;
; bit_idx.01 ; 1          ; 0          ; 1                             ;
; bit_idx.10 ; 1          ; 1          ; 0                             ;
+------------+------------+------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                  ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                            ; yes                                                              ; yes                                        ;
; TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                            ; yes                                                              ; yes                                        ;
; TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                            ; yes                                                              ; yes                                        ;
; TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                            ; yes                                                              ; yes                                        ;
; TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                            ; yes                                                              ; yes                                        ;
; TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 7                                                                                       ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TX:u0|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                ; Lost fanout                                                                                                                                                                                         ;
; TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out                                                     ; Lost fanout                                                                                                                                                                                         ;
; TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0,1]                                                    ; Lost fanout                                                                                                                                                                                         ;
; TX:u0|pam_4_encode:pam_encoder_0|voltage_level_out[0]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; TX:u0|pam_4_encode:pam_encoder_0|voltage_level_out[2]                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; TX:u0|pam_4_encode:pam_encoder_0|voltage_level_out[1]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; hexDisplay:display|ones_digit[3,4]                                                                                                                                                      ; Merged with hexDisplay:display|ones_digit[0]                                                                                                                                                        ;
; hexDisplay:display|ones_digit[2,5,6]                                                                                                                                                    ; Merged with hexDisplay:display|ones_digit[1]                                                                                                                                                        ;
; hexDisplay:display|tens_digit[0,1,3,4,6]                                                                                                                                                ; Merged with hexDisplay:display|ones_digit[1]                                                                                                                                                        ;
; hexDisplay:display|tens_digit[5]                                                                                                                                                        ; Merged with hexDisplay:display|tens_digit[2]                                                                                                                                                        ;
; hexDisplay:display|hund_digit[1..6]                                                                                                                                                     ; Merged with hexDisplay:display|hund_digit[0]                                                                                                                                                        ;
; hexDisplay:display|neg[0..5]                                                                                                                                                            ; Merged with hexDisplay:display|hund_digit[0]                                                                                                                                                        ;
; TX:u0|pam_4_encode:pam_encoder_0|voltage_level_out[7]                                                                                                                                   ; Merged with TX:u0|pam_4_encode:pam_encoder_0|voltage_level_out[5]                                                                                                                                   ;
; hexDisplay:display|ones_digit[1]                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; TX:u0|pam_4_encode:pam_encoder_0|voltage_level_out[6]                                                                                                                                   ; Merged with TX:u0|pam_4_encode:pam_encoder_0|voltage_level_out[3]                                                                                                                                   ;
; TX:u0|pam_4_encode:pam_encoder_0|voltage_level_out[5]                                                                                                                                   ; Merged with TX:u0|pam_4_encode:pam_encoder_0|voltage_level_out[4]                                                                                                                                   ;
; Total Number of Removed Registers = 34                                                                                                                                                  ;                                                                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                       ; Merged with sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                 ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]  ; Merged with sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]  ; Merged with sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]  ; Merged with sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]  ; Merged with sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]  ; Merged with sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]  ; Merged with sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]  ; Merged with sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]  ; Merged with sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]  ; Merged with sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]  ; Merged with sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10] ; Merged with sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                   ; Merged with sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                             ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                   ; Merged with sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                             ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                   ; Merged with sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                             ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                   ; Merged with sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                             ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                   ; Merged with sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                             ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                   ; Merged with sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                             ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                   ; Merged with sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                             ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                   ; Merged with sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                             ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                   ; Merged with sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                             ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                   ; Merged with sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                             ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                  ; Merged with sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                            ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Total Number of Removed Registers = 26                                                                                                                                                  ;                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TX:u0|altera_reset_controller:rst_controller|r_early_rst                                                                                                     ; Lost Fanouts              ; TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out,                          ;
;                                                                                                                                                              ;                           ; TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0],                           ;
;                                                                                                                                                              ;                           ; TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                            ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1580  ;
; Number of registers using Synchronous Clear  ; 226   ;
; Number of registers using Synchronous Load   ; 333   ;
; Number of registers using Asynchronous Clear ; 637   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 875   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; TX:u0|prbs31:prbs_0|sr[27]                                                                                                                                                                                                                                                                                                      ; 3       ;
; TX:u0|prbs31:prbs_0|sr[30]                                                                                                                                                                                                                                                                                                      ; 2       ;
; TX:u0|prbs31:prbs_0|sr[29]                                                                                                                                                                                                                                                                                                      ; 1       ;
; TX:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                                ; 1       ;
; TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                             ; 1       ;
; TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                             ; 4       ;
; TX:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                                ; 1       ;
; TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                             ; 1       ;
; TX:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                                ; 1       ;
; TX:u0|prbs31:prbs_0|sr[23]                                                                                                                                                                                                                                                                                                      ; 1       ;
; TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                             ; 1       ;
; TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                 ; 1       ;
; TX:u0|prbs31:prbs_0|sr[21]                                                                                                                                                                                                                                                                                                      ; 1       ;
; TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                  ; 1       ;
; TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                  ; 1       ;
; TX:u0|prbs31:prbs_0|sr[19]                                                                                                                                                                                                                                                                                                      ; 1       ;
; TX:u0|prbs31:prbs_0|sr[18]                                                                                                                                                                                                                                                                                                      ; 1       ;
; TX:u0|prbs31:prbs_0|sr[16]                                                                                                                                                                                                                                                                                                      ; 1       ;
; TX:u0|prbs31:prbs_0|sr[13]                                                                                                                                                                                                                                                                                                      ; 1       ;
; TX:u0|prbs31:prbs_0|sr[10]                                                                                                                                                                                                                                                                                                      ; 1       ;
; TX:u0|prbs31:prbs_0|sr[8]                                                                                                                                                                                                                                                                                                       ; 1       ;
; TX:u0|prbs31:prbs_0|sr[4]                                                                                                                                                                                                                                                                                                       ; 1       ;
; TX:u0|prbs31:prbs_0|sr[3]                                                                                                                                                                                                                                                                                                       ; 1       ;
; TX:u0|prbs31:prbs_0|sr[2]                                                                                                                                                                                                                                                                                                       ; 1       ;
; TX:u0|prbs31:prbs_0|sr[1]                                                                                                                                                                                                                                                                                                       ; 1       ;
; TX:u0|prbs31:prbs_0|sr[0]                                                                                                                                                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                                 ; 1       ;
; sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                                 ; 1       ;
; sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                                 ; 1       ;
; sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                                 ; 1       ;
; sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                                 ; 1       ;
; sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                                 ; 1       ;
; sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                                 ; 1       ;
; sld_signaltap:TX|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                                 ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 48                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |SerDes_Sys|TX:u0|prbs31:prbs_0|sr[20]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SerDes_Sys|hexDisplay:display|tens_digit[2]                                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |SerDes_Sys|TX:u0|prbs31:prbs_0|sr[21]                                                                                                                                                                                                                                                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |SerDes_Sys|TX:u0|grey_encode:gray_encoder_0|bit_idx                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |SerDes_Sys|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 28:1               ; 4 bits    ; 72 LEs        ; 56 LEs               ; 16 LEs                 ; Yes        ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for TX:u0|altera_reset_controller:rst_controller       ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                          ;
+-------------------+-------+------+-----------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                              ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------+


+-----------------------------------------+
; Source assignments for sld_signaltap:TX ;
+-----------------+-------+------+--------+
; Assignment      ; Value ; From ; To     ;
+-----------------+-------+------+--------+
; MESSAGE_DISABLE ; 13410 ; -    ; -      ;
+-----------------+-------+------+--------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_1 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:G100MHz|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------+
; Parameter Name                       ; Value                  ; Type                               ;
+--------------------------------------+------------------------+------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                             ;
; fractional_vco_multiplier            ; false                  ; String                             ;
; pll_type                             ; General                ; String                             ;
; pll_subtype                          ; General                ; String                             ;
; number_of_clocks                     ; 1                      ; Signed Integer                     ;
; operation_mode                       ; normal                 ; String                             ;
; deserialization_factor               ; 4                      ; Signed Integer                     ;
; data_rate                            ; 0                      ; Signed Integer                     ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                     ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                             ;
; phase_shift0                         ; 0 ps                   ; String                             ;
; duty_cycle0                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency1              ; 0 MHz                  ; String                             ;
; phase_shift1                         ; 0 ps                   ; String                             ;
; duty_cycle1                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency2              ; 0 MHz                  ; String                             ;
; phase_shift2                         ; 0 ps                   ; String                             ;
; duty_cycle2                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency3              ; 0 MHz                  ; String                             ;
; phase_shift3                         ; 0 ps                   ; String                             ;
; duty_cycle3                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency4              ; 0 MHz                  ; String                             ;
; phase_shift4                         ; 0 ps                   ; String                             ;
; duty_cycle4                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency5              ; 0 MHz                  ; String                             ;
; phase_shift5                         ; 0 ps                   ; String                             ;
; duty_cycle5                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency6              ; 0 MHz                  ; String                             ;
; phase_shift6                         ; 0 ps                   ; String                             ;
; duty_cycle6                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency7              ; 0 MHz                  ; String                             ;
; phase_shift7                         ; 0 ps                   ; String                             ;
; duty_cycle7                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency8              ; 0 MHz                  ; String                             ;
; phase_shift8                         ; 0 ps                   ; String                             ;
; duty_cycle8                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency9              ; 0 MHz                  ; String                             ;
; phase_shift9                         ; 0 ps                   ; String                             ;
; duty_cycle9                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency10             ; 0 MHz                  ; String                             ;
; phase_shift10                        ; 0 ps                   ; String                             ;
; duty_cycle10                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency11             ; 0 MHz                  ; String                             ;
; phase_shift11                        ; 0 ps                   ; String                             ;
; duty_cycle11                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency12             ; 0 MHz                  ; String                             ;
; phase_shift12                        ; 0 ps                   ; String                             ;
; duty_cycle12                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency13             ; 0 MHz                  ; String                             ;
; phase_shift13                        ; 0 ps                   ; String                             ;
; duty_cycle13                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency14             ; 0 MHz                  ; String                             ;
; phase_shift14                        ; 0 ps                   ; String                             ;
; duty_cycle14                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency15             ; 0 MHz                  ; String                             ;
; phase_shift15                        ; 0 ps                   ; String                             ;
; duty_cycle15                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency16             ; 0 MHz                  ; String                             ;
; phase_shift16                        ; 0 ps                   ; String                             ;
; duty_cycle16                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency17             ; 0 MHz                  ; String                             ;
; phase_shift17                        ; 0 ps                   ; String                             ;
; duty_cycle17                         ; 50                     ; Signed Integer                     ;
; clock_name_0                         ;                        ; String                             ;
; clock_name_1                         ;                        ; String                             ;
; clock_name_2                         ;                        ; String                             ;
; clock_name_3                         ;                        ; String                             ;
; clock_name_4                         ;                        ; String                             ;
; clock_name_5                         ;                        ; String                             ;
; clock_name_6                         ;                        ; String                             ;
; clock_name_7                         ;                        ; String                             ;
; clock_name_8                         ;                        ; String                             ;
; clock_name_global_0                  ; false                  ; String                             ;
; clock_name_global_1                  ; false                  ; String                             ;
; clock_name_global_2                  ; false                  ; String                             ;
; clock_name_global_3                  ; false                  ; String                             ;
; clock_name_global_4                  ; false                  ; String                             ;
; clock_name_global_5                  ; false                  ; String                             ;
; clock_name_global_6                  ; false                  ; String                             ;
; clock_name_global_7                  ; false                  ; String                             ;
; clock_name_global_8                  ; false                  ; String                             ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                     ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                     ;
; m_cnt_bypass_en                      ; false                  ; String                             ;
; m_cnt_odd_div_duty_en                ; false                  ; String                             ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                     ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                     ;
; n_cnt_bypass_en                      ; false                  ; String                             ;
; n_cnt_odd_div_duty_en                ; false                  ; String                             ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en0                     ; false                  ; String                             ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                             ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en1                     ; false                  ; String                             ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                             ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en2                     ; false                  ; String                             ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                             ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en3                     ; false                  ; String                             ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                             ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en4                     ; false                  ; String                             ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                             ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en5                     ; false                  ; String                             ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                             ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en6                     ; false                  ; String                             ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                             ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en7                     ; false                  ; String                             ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                             ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en8                     ; false                  ; String                             ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                             ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en9                     ; false                  ; String                             ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                             ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en10                    ; false                  ; String                             ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                             ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en11                    ; false                  ; String                             ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                             ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en12                    ; false                  ; String                             ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                             ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en13                    ; false                  ; String                             ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                             ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en14                    ; false                  ; String                             ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                             ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en15                    ; false                  ; String                             ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                             ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en16                    ; false                  ; String                             ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                             ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en17                    ; false                  ; String                             ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                             ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                     ;
; pll_vco_div                          ; 1                      ; Signed Integer                     ;
; pll_slf_rst                          ; false                  ; String                             ;
; pll_bw_sel                           ; low                    ; String                             ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                             ;
; pll_cp_current                       ; 0                      ; Signed Integer                     ;
; pll_bwctrl                           ; 0                      ; Signed Integer                     ;
; pll_fractional_division              ; 1                      ; Signed Integer                     ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                     ;
; pll_dsm_out_sel                      ; 1st_order              ; String                             ;
; mimic_fbclk_type                     ; gclk                   ; String                             ;
; pll_fbclk_mux_1                      ; glb                    ; String                             ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                             ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                             ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                     ;
; refclk1_frequency                    ; 0 MHz                  ; String                             ;
; pll_clkin_0_src                      ; clk_0                  ; String                             ;
; pll_clkin_1_src                      ; clk_0                  ; String                             ;
; pll_clk_loss_sw_en                   ; false                  ; String                             ;
; pll_auto_clk_sw_en                   ; false                  ; String                             ;
; pll_manu_clk_sw_en                   ; false                  ; String                             ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                     ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                             ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                             ;
+--------------------------------------+------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TX:u0|pam_4_encode:pam_encoder_0 ;
+-------------------+-------+---------------------------------------------------+
; Parameter Name    ; Value ; Type                                              ;
+-------------------+-------+---------------------------------------------------+
; SIGNAL_RESOLUTION ; 8     ; Signed Integer                                    ;
; SYMBOL_SEPERATION ; 56    ; Signed Integer                                    ;
+-------------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TX:u0|TX_onchip_memory2_0:onchip_memory2_0 ;
+----------------+-------------------------+----------------------------------------------+
; Parameter Name ; Value                   ; Type                                         ;
+----------------+-------------------------+----------------------------------------------+
; INIT_FILE      ; TX_onchip_memory2_0.hex ; String                                       ;
+----------------+-------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------+----------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                               ;
+------------------------------------+-------------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                            ;
; OPERATION_MODE                     ; SINGLE_PORT             ; Untyped                                            ;
; WIDTH_A                            ; 32                      ; Signed Integer                                     ;
; WIDTHAD_A                          ; 10                      ; Signed Integer                                     ;
; NUMWORDS_A                         ; 1024                    ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                            ;
; WIDTH_B                            ; 1                       ; Untyped                                            ;
; WIDTHAD_B                          ; 1                       ; Untyped                                            ;
; NUMWORDS_B                         ; 1                       ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 4                       ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                            ;
; BYTE_SIZE                          ; 8                       ; Signed Integer                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE               ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                            ;
; INIT_FILE                          ; TX_onchip_memory2_0.hex ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 1024                    ; Signed Integer                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                  ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                  ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone V               ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_2rm1         ; Untyped                                            ;
+------------------------------------+-------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TX:u0|prbs31:prbs_0     ;
+----------------+-----------------------------------+-----------------+
; Parameter Name ; Value                             ; Type            ;
+----------------+-----------------------------------+-----------------+
; SEED           ; 001101000101011010010010100011111 ; Unsigned Binary ;
+----------------+-----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TX:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------+
; Parameter Name            ; Value    ; Type                                               ;
+---------------------------+----------+----------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                     ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                     ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                     ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                     ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                     ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                     ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                     ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                     ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                     ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                     ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                     ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                     ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                     ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                     ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                     ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                     ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                     ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                             ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                     ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                     ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                     ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                     ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                     ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                     ;
+---------------------------+----------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:TX                                     ;
+-------------------------------------------------+------------------------------------+----------------+
; Parameter Name                                  ; Value                              ; Type           ;
+-------------------------------------------------+------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                      ; String         ;
; sld_node_info                                   ; 805334528                          ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                    ; String         ;
; SLD_IP_VERSION                                  ; 6                                  ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                  ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                  ; Signed Integer ;
; sld_data_bits                                   ; 44                                 ; Untyped        ;
; sld_trigger_bits                                ; 44                                 ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                 ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                              ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                              ; Signed Integer ;
; sld_incremental_routing                         ; 1                                  ; Untyped        ;
; sld_sample_depth                                ; 128                                ; Untyped        ;
; sld_segment_size                                ; 128                                ; Untyped        ;
; sld_ram_block_type                              ; AUTO                               ; Untyped        ;
; sld_state_bits                                  ; 11                                 ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                  ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                  ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                  ; Signed Integer ;
; sld_trigger_level                               ; 1                                  ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                  ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                  ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                  ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                  ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                  ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_SerDes_Sys_TX_1_a6b3, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                  ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                  ; Untyped        ;
; sld_ram_pipeline                                ; 0                                  ; Untyped        ;
; sld_counter_pipeline                            ; 0                                  ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                  ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                               ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                               ; String         ;
; sld_inversion_mask_length                       ; 21                                 ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000              ; Untyped        ;
; sld_power_up_trigger                            ; 0                                  ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd          ; String         ;
; sld_state_flow_use_generated                    ; 0                                  ; Untyped        ;
; sld_current_resource_width                      ; 1                                  ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                ; Untyped        ;
; sld_storage_qualifier_bits                      ; 44                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                  ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                  ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                              ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                  ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                  ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                  ; Signed Integer ;
+-------------------------------------------------+------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_1                                     ;
+-------------------------------------------------+--------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                            ; Type           ;
+-------------------------------------------------+--------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                    ; String         ;
; sld_node_info                                   ; 805334529                                        ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                  ; String         ;
; SLD_IP_VERSION                                  ; 6                                                ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                ; Signed Integer ;
; sld_data_bits                                   ; 18                                               ; Untyped        ;
; sld_trigger_bits                                ; 18                                               ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                               ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                            ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                            ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                ; Untyped        ;
; sld_sample_depth                                ; 2048                                             ; Untyped        ;
; sld_segment_size                                ; 2048                                             ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                             ; Untyped        ;
; sld_state_bits                                  ; 11                                               ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                ; Signed Integer ;
; sld_trigger_level                               ; 1                                                ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                                ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                             ; String         ;
; sld_inversion_mask_length                       ; 25                                               ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000                        ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                        ; String         ;
; sld_state_flow_use_generated                    ; 0                                                ; Untyped        ;
; sld_current_resource_width                      ; 1                                                ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                              ; Untyped        ;
; sld_storage_qualifier_bits                      ; 18                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                              ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                            ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                 ;
+-------------------------------------------+----------------------------------------------------------------------+
; Name                                      ; Value                                                                ;
+-------------------------------------------+----------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                    ;
; Entity Instance                           ; TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 32                                                                   ;
;     -- NUMWORDS_A                         ; 1024                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
+-------------------------------------------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                   ;
+----------+-------+----------+-------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                              ;
+----------+-------+----------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "TX:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------------+
; Port           ; Type  ; Severity ; Details                              ;
+----------------+-------+----------+--------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                         ;
; reset_in1      ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                         ;
; reset_in2      ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                         ;
; reset_in3      ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                         ;
; reset_in4      ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                         ;
; reset_in5      ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                         ;
; reset_in6      ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                         ;
; reset_in7      ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                         ;
; reset_in8      ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                         ;
; reset_in9      ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                         ;
; reset_in10     ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                         ;
; reset_in11     ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                         ;
; reset_in12     ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                         ;
; reset_in13     ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                         ;
; reset_in14     ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                         ;
; reset_in15     ; Input ; Info     ; Stuck at GND                         ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                         ;
+----------------+-------+----------+--------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "TX:u0|TX_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+--------------------------------------------+
; Port   ; Type  ; Severity ; Details                                    ;
+--------+-------+----------+--------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                               ;
+--------+-------+----------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TX:u0"                                                                                                      ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; onchip_memory2_0_s1_readdata ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:G100MHz"                                                                                                                                                                         ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rst     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rst[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; TX               ; 44                  ; 44               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
; 1              ; auto_signaltap_1 ; 18                  ; 18               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 60                          ;
;     CLR               ; 5                           ;
;     ENA               ; 24                          ;
;     ENA CLR           ; 5                           ;
;     ENA SCLR          ; 15                          ;
;     plain             ; 11                          ;
; arriav_lcell_comb     ; 47                          ;
;     normal            ; 47                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 15                          ;
;         2 data inputs ; 23                          ;
;         3 data inputs ; 5                           ;
;         5 data inputs ; 2                           ;
; boundary_port         ; 64                          ;
; generic_pll           ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 1.00                        ;
; Average LUT depth     ; 0.81                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_1 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; arriav_ff             ; 575                                                    ;
;     CLR               ; 6                                                      ;
;     CLR SLD           ; 62                                                     ;
;     ENA               ; 75                                                     ;
;     ENA CLR           ; 124                                                    ;
;     ENA CLR SCLR      ; 34                                                     ;
;     ENA SCLR          ; 35                                                     ;
;     ENA SCLR SLD      ; 33                                                     ;
;     ENA SLD           ; 36                                                     ;
;     SCLR SLD          ; 10                                                     ;
;     plain             ; 160                                                    ;
; arriav_lcell_comb     ; 270                                                    ;
;     arith             ; 91                                                     ;
;         0 data inputs ; 4                                                      ;
;         1 data inputs ; 86                                                     ;
;         2 data inputs ; 1                                                      ;
;     normal            ; 179                                                    ;
;         0 data inputs ; 2                                                      ;
;         1 data inputs ; 12                                                     ;
;         2 data inputs ; 9                                                      ;
;         3 data inputs ; 11                                                     ;
;         4 data inputs ; 20                                                     ;
;         5 data inputs ; 35                                                     ;
;         6 data inputs ; 90                                                     ;
; boundary_port         ; 174                                                    ;
; stratixv_ram_block    ; 18                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 5.00                                                   ;
; Average LUT depth     ; 1.91                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 122                                      ;
;     CLR               ; 6                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 14                                       ;
;     ENA CLR SLD       ; 49                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 114                                      ;
;     extend            ; 2                                        ;
;         7 data inputs ; 2                                        ;
;     normal            ; 112                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 22                                       ;
;         3 data inputs ; 15                                       ;
;         4 data inputs ; 12                                       ;
;         5 data inputs ; 35                                       ;
;         6 data inputs ; 23                                       ;
; boundary_port         ; 173                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.28                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_1 ; 00:00:00     ;
; sld_hub:auto_hub               ; 00:00:00     ;
; Top                            ; 00:00:00     ;
+--------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "TX"                                                                                          ;
+---------------------------+---------------+-----------+------------------+-------------------+----------------------------------+---------+
; Name                      ; Type          ; Status    ; Partition Name   ; Netlist Type Used ; Actual Connection                ; Details ;
+---------------------------+---------------+-----------+------------------+-------------------+----------------------------------+---------+
; CLOCK_50                  ; pre-synthesis ; connected ; Top              ; post-synthesis    ; CLOCK_50                         ; N/A     ;
; HEX0[0]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; hexDisplay:display|ones_digit[0] ; N/A     ;
; HEX0[0]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; hexDisplay:display|ones_digit[0] ; N/A     ;
; HEX0[1]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; ~VCC                             ; N/A     ;
; HEX0[1]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; ~VCC                             ; N/A     ;
; HEX0[2]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; ~VCC                             ; N/A     ;
; HEX0[2]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; ~VCC                             ; N/A     ;
; HEX0[3]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; hexDisplay:display|ones_digit[0] ; N/A     ;
; HEX0[3]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; hexDisplay:display|ones_digit[0] ; N/A     ;
; HEX0[4]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; hexDisplay:display|ones_digit[0] ; N/A     ;
; HEX0[4]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; hexDisplay:display|ones_digit[0] ; N/A     ;
; HEX0[5]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; ~VCC                             ; N/A     ;
; HEX0[5]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; ~VCC                             ; N/A     ;
; HEX0[6]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; ~VCC                             ; N/A     ;
; HEX0[6]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; ~VCC                             ; N/A     ;
; HEX1[0]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; ~VCC                             ; N/A     ;
; HEX1[0]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; ~VCC                             ; N/A     ;
; HEX1[1]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; ~VCC                             ; N/A     ;
; HEX1[1]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; ~VCC                             ; N/A     ;
; HEX1[2]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; hexDisplay:display|tens_digit[2] ; N/A     ;
; HEX1[2]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; hexDisplay:display|tens_digit[2] ; N/A     ;
; HEX1[3]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; ~VCC                             ; N/A     ;
; HEX1[3]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; ~VCC                             ; N/A     ;
; HEX1[4]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; ~VCC                             ; N/A     ;
; HEX1[4]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; ~VCC                             ; N/A     ;
; HEX1[5]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; hexDisplay:display|tens_digit[2] ; N/A     ;
; HEX1[5]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; hexDisplay:display|tens_digit[2] ; N/A     ;
; HEX1[6]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; ~VCC                             ; N/A     ;
; HEX1[6]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; ~VCC                             ; N/A     ;
; HEX2[0]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; hexDisplay:display|hund_digit[0] ; N/A     ;
; HEX2[0]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; hexDisplay:display|hund_digit[0] ; N/A     ;
; HEX2[1]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; hexDisplay:display|hund_digit[0] ; N/A     ;
; HEX2[1]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; hexDisplay:display|hund_digit[0] ; N/A     ;
; HEX2[2]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; hexDisplay:display|hund_digit[0] ; N/A     ;
; HEX2[2]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; hexDisplay:display|hund_digit[0] ; N/A     ;
; HEX2[3]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; hexDisplay:display|hund_digit[0] ; N/A     ;
; HEX2[3]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; hexDisplay:display|hund_digit[0] ; N/A     ;
; HEX2[4]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; hexDisplay:display|hund_digit[0] ; N/A     ;
; HEX2[4]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; hexDisplay:display|hund_digit[0] ; N/A     ;
; HEX2[5]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; hexDisplay:display|hund_digit[0] ; N/A     ;
; HEX2[5]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; hexDisplay:display|hund_digit[0] ; N/A     ;
; HEX2[6]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; hexDisplay:display|hund_digit[0] ; N/A     ;
; HEX2[6]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; hexDisplay:display|hund_digit[0] ; N/A     ;
; HEX3[0]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; hexDisplay:display|hund_digit[0] ; N/A     ;
; HEX3[0]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; hexDisplay:display|hund_digit[0] ; N/A     ;
; HEX3[1]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; hexDisplay:display|hund_digit[0] ; N/A     ;
; HEX3[1]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; hexDisplay:display|hund_digit[0] ; N/A     ;
; HEX3[2]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; hexDisplay:display|hund_digit[0] ; N/A     ;
; HEX3[2]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; hexDisplay:display|hund_digit[0] ; N/A     ;
; HEX3[3]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; hexDisplay:display|hund_digit[0] ; N/A     ;
; HEX3[3]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; hexDisplay:display|hund_digit[0] ; N/A     ;
; HEX3[4]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; hexDisplay:display|hund_digit[0] ; N/A     ;
; HEX3[4]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; hexDisplay:display|hund_digit[0] ; N/A     ;
; HEX3[5]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; hexDisplay:display|hund_digit[0] ; N/A     ;
; HEX3[5]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; hexDisplay:display|hund_digit[0] ; N/A     ;
; HEX3[6]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; hexDisplay:display|neg[6]        ; N/A     ;
; HEX3[6]                   ; pre-synthesis ; connected ; Top              ; post-synthesis    ; hexDisplay:display|neg[6]        ; N/A     ;
; KEY[0]                    ; pre-synthesis ; connected ; Top              ; post-synthesis    ; KEY[0]                           ; N/A     ;
; KEY[0]                    ; pre-synthesis ; connected ; Top              ; post-synthesis    ; KEY[0]                           ; N/A     ;
; KEY[1]                    ; pre-synthesis ; connected ; Top              ; post-synthesis    ; KEY[1]                           ; N/A     ;
; KEY[1]                    ; pre-synthesis ; connected ; Top              ; post-synthesis    ; KEY[1]                           ; N/A     ;
; KEY[2]                    ; pre-synthesis ; connected ; Top              ; post-synthesis    ; KEY[2]                           ; N/A     ;
; KEY[2]                    ; pre-synthesis ; connected ; Top              ; post-synthesis    ; KEY[2]                           ; N/A     ;
; KEY[3]                    ; pre-synthesis ; connected ; Top              ; post-synthesis    ; KEY[3]                           ; N/A     ;
; KEY[3]                    ; pre-synthesis ; connected ; Top              ; post-synthesis    ; KEY[3]                           ; N/A     ;
; SW[0]                     ; pre-synthesis ; connected ; Top              ; post-synthesis    ; SW[0]                            ; N/A     ;
; SW[0]                     ; pre-synthesis ; connected ; Top              ; post-synthesis    ; SW[0]                            ; N/A     ;
; SW[1]                     ; pre-synthesis ; connected ; Top              ; post-synthesis    ; SW[1]                            ; N/A     ;
; SW[1]                     ; pre-synthesis ; connected ; Top              ; post-synthesis    ; SW[1]                            ; N/A     ;
; SW[2]                     ; pre-synthesis ; connected ; Top              ; post-synthesis    ; SW[2]                            ; N/A     ;
; SW[2]                     ; pre-synthesis ; connected ; Top              ; post-synthesis    ; SW[2]                            ; N/A     ;
; SW[3]                     ; pre-synthesis ; connected ; Top              ; post-synthesis    ; SW[3]                            ; N/A     ;
; SW[3]                     ; pre-synthesis ; connected ; Top              ; post-synthesis    ; SW[3]                            ; N/A     ;
; SW[4]                     ; pre-synthesis ; connected ; Top              ; post-synthesis    ; SW[4]                            ; N/A     ;
; SW[4]                     ; pre-synthesis ; connected ; Top              ; post-synthesis    ; SW[4]                            ; N/A     ;
; SW[5]                     ; pre-synthesis ; connected ; Top              ; post-synthesis    ; SW[5]                            ; N/A     ;
; SW[5]                     ; pre-synthesis ; connected ; Top              ; post-synthesis    ; SW[5]                            ; N/A     ;
; SW[6]                     ; pre-synthesis ; connected ; Top              ; post-synthesis    ; SW[6]                            ; N/A     ;
; SW[6]                     ; pre-synthesis ; connected ; Top              ; post-synthesis    ; SW[6]                            ; N/A     ;
; SW[7]                     ; pre-synthesis ; connected ; Top              ; post-synthesis    ; SW[7]                            ; N/A     ;
; SW[7]                     ; pre-synthesis ; connected ; Top              ; post-synthesis    ; SW[7]                            ; N/A     ;
; SW[8]                     ; pre-synthesis ; connected ; Top              ; post-synthesis    ; SW[8]                            ; N/A     ;
; SW[8]                     ; pre-synthesis ; connected ; Top              ; post-synthesis    ; SW[8]                            ; N/A     ;
; SW[9]                     ; pre-synthesis ; connected ; Top              ; post-synthesis    ; SW[9]                            ; N/A     ;
; SW[9]                     ; pre-synthesis ; connected ; Top              ; post-synthesis    ; SW[9]                            ; N/A     ;
; TX:u0|prbs_0_prbs_ctrl_en ; pre-synthesis ; connected ; Top              ; post-synthesis    ; SW[1]                            ; N/A     ;
; TX:u0|prbs_0_prbs_ctrl_en ; pre-synthesis ; connected ; Top              ; post-synthesis    ; SW[1]                            ; N/A     ;
; TX:u0|reset_reset_n       ; pre-synthesis ; connected ; Top              ; post-synthesis    ; KEY[0]                           ; N/A     ;
; TX:u0|reset_reset_n       ; pre-synthesis ; connected ; Top              ; post-synthesis    ; KEY[0]                           ; N/A     ;
; TX|gnd                    ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~GND            ; N/A     ;
; TX|gnd                    ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~GND            ; N/A     ;
; TX|gnd                    ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~GND            ; N/A     ;
; TX|gnd                    ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~GND            ; N/A     ;
; TX|gnd                    ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~GND            ; N/A     ;
; TX|gnd                    ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~GND            ; N/A     ;
; TX|gnd                    ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~GND            ; N/A     ;
; TX|gnd                    ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~GND            ; N/A     ;
; TX|gnd                    ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~GND            ; N/A     ;
; TX|gnd                    ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~GND            ; N/A     ;
; TX|gnd                    ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~GND            ; N/A     ;
; TX|gnd                    ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~GND            ; N/A     ;
; TX|gnd                    ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~GND            ; N/A     ;
; TX|gnd                    ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~GND            ; N/A     ;
; TX|gnd                    ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~GND            ; N/A     ;
; TX|vcc                    ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~VCC            ; N/A     ;
; TX|vcc                    ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~VCC            ; N/A     ;
; TX|vcc                    ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~VCC            ; N/A     ;
; TX|vcc                    ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~VCC            ; N/A     ;
; TX|vcc                    ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~VCC            ; N/A     ;
; TX|vcc                    ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~VCC            ; N/A     ;
; TX|vcc                    ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~VCC            ; N/A     ;
; TX|vcc                    ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~VCC            ; N/A     ;
; TX|vcc                    ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~VCC            ; N/A     ;
; TX|vcc                    ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~VCC            ; N/A     ;
; TX|vcc                    ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~VCC            ; N/A     ;
; TX|vcc                    ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~VCC            ; N/A     ;
; TX|vcc                    ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~VCC            ; N/A     ;
; TX|vcc                    ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~VCC            ; N/A     ;
; TX|vcc                    ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~VCC            ; N/A     ;
; TX|vcc                    ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~VCC            ; N/A     ;
; TX|vcc                    ; post-fitting  ; connected ; sld_signaltap:TX ; post-synthesis    ; sld_signaltap:TX|~VCC            ; N/A     ;
+---------------------------+---------------+-----------+------------------+-------------------+----------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_1"                                                                                                                                                             ;
+----------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------+---------+
; Name                                                     ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                    ; Details ;
+----------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------+---------+
; TX:u0|clk_clk                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pll:G100MHz|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ; N/A     ;
; TX:u0|grey_encode:gray_encoder_0|data_in                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:u0|prbs31:prbs_0|data_out                                         ; N/A     ;
; TX:u0|grey_encode:gray_encoder_0|data_in                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:u0|prbs31:prbs_0|data_out                                         ; N/A     ;
; TX:u0|grey_encode:gray_encoder_0|data_in_valid           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:u0|prbs31:prbs_0|data_out_valid                                   ; N/A     ;
; TX:u0|grey_encode:gray_encoder_0|data_in_valid           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:u0|prbs31:prbs_0|data_out_valid                                   ; N/A     ;
; TX:u0|grey_encode:gray_encoder_0|symbol_out[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:u0|grey_encode:gray_encoder_0|symbol_out[0]                       ; N/A     ;
; TX:u0|grey_encode:gray_encoder_0|symbol_out[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:u0|grey_encode:gray_encoder_0|symbol_out[0]                       ; N/A     ;
; TX:u0|grey_encode:gray_encoder_0|symbol_out[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:u0|grey_encode:gray_encoder_0|symbol_out[1]                       ; N/A     ;
; TX:u0|grey_encode:gray_encoder_0|symbol_out[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:u0|grey_encode:gray_encoder_0|symbol_out[1]                       ; N/A     ;
; TX:u0|pam_4_encode:pam_encoder_0|symbol_in[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:u0|grey_encode:gray_encoder_0|symbol_out[0]                       ; N/A     ;
; TX:u0|pam_4_encode:pam_encoder_0|symbol_in[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:u0|grey_encode:gray_encoder_0|symbol_out[0]                       ; N/A     ;
; TX:u0|pam_4_encode:pam_encoder_0|symbol_in[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:u0|grey_encode:gray_encoder_0|symbol_out[1]                       ; N/A     ;
; TX:u0|pam_4_encode:pam_encoder_0|symbol_in[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:u0|grey_encode:gray_encoder_0|symbol_out[1]                       ; N/A     ;
; TX:u0|pam_4_encode:pam_encoder_0|symbol_in_valid         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:u0|grey_encode:gray_encoder_0|symbol_out_valid                    ; N/A     ;
; TX:u0|pam_4_encode:pam_encoder_0|symbol_in_valid         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:u0|grey_encode:gray_encoder_0|symbol_out_valid                    ; N/A     ;
; TX:u0|pam_4_encode:pam_encoder_0|voltage_level_out[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                  ; N/A     ;
; TX:u0|pam_4_encode:pam_encoder_0|voltage_level_out[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                  ; N/A     ;
; TX:u0|pam_4_encode:pam_encoder_0|voltage_level_out[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                  ; N/A     ;
; TX:u0|pam_4_encode:pam_encoder_0|voltage_level_out[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                  ; N/A     ;
; TX:u0|pam_4_encode:pam_encoder_0|voltage_level_out[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                  ; N/A     ;
; TX:u0|pam_4_encode:pam_encoder_0|voltage_level_out[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                  ; N/A     ;
; TX:u0|pam_4_encode:pam_encoder_0|voltage_level_out[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:u0|pam_4_encode:pam_encoder_0|voltage_level_out[3]                ; N/A     ;
; TX:u0|pam_4_encode:pam_encoder_0|voltage_level_out[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:u0|pam_4_encode:pam_encoder_0|voltage_level_out[3]                ; N/A     ;
; TX:u0|pam_4_encode:pam_encoder_0|voltage_level_out[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:u0|pam_4_encode:pam_encoder_0|voltage_level_out[4]                ; N/A     ;
; TX:u0|pam_4_encode:pam_encoder_0|voltage_level_out[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:u0|pam_4_encode:pam_encoder_0|voltage_level_out[4]                ; N/A     ;
; TX:u0|pam_4_encode:pam_encoder_0|voltage_level_out[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:u0|pam_4_encode:pam_encoder_0|voltage_level_out[4]~_wirecell      ; N/A     ;
; TX:u0|pam_4_encode:pam_encoder_0|voltage_level_out[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:u0|pam_4_encode:pam_encoder_0|voltage_level_out[4]~_wirecell      ; N/A     ;
; TX:u0|pam_4_encode:pam_encoder_0|voltage_level_out[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:u0|pam_4_encode:pam_encoder_0|voltage_level_out[3]~_wirecell      ; N/A     ;
; TX:u0|pam_4_encode:pam_encoder_0|voltage_level_out[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:u0|pam_4_encode:pam_encoder_0|voltage_level_out[3]~_wirecell      ; N/A     ;
; TX:u0|pam_4_encode:pam_encoder_0|voltage_level_out[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:u0|pam_4_encode:pam_encoder_0|voltage_level_out[4]~_wirecell      ; N/A     ;
; TX:u0|pam_4_encode:pam_encoder_0|voltage_level_out[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:u0|pam_4_encode:pam_encoder_0|voltage_level_out[4]~_wirecell      ; N/A     ;
; TX:u0|pam_4_encode:pam_encoder_0|voltage_level_out_valid ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:u0|pam_4_encode:pam_encoder_0|voltage_level_out_valid             ; N/A     ;
; TX:u0|pam_4_encode:pam_encoder_0|voltage_level_out_valid ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:u0|pam_4_encode:pam_encoder_0|voltage_level_out_valid             ; N/A     ;
; TX:u0|prbs31:prbs_0|data_out                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:u0|prbs31:prbs_0|data_out                                         ; N/A     ;
; TX:u0|prbs31:prbs_0|data_out                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:u0|prbs31:prbs_0|data_out                                         ; N/A     ;
; TX:u0|prbs31:prbs_0|data_out_valid                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:u0|prbs31:prbs_0|data_out_valid                                   ; N/A     ;
; TX:u0|prbs31:prbs_0|data_out_valid                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TX:u0|prbs31:prbs_0|data_out_valid                                   ; N/A     ;
; auto_signaltap_1|gnd                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                  ; N/A     ;
; auto_signaltap_1|gnd                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                  ; N/A     ;
; auto_signaltap_1|gnd                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                  ; N/A     ;
; auto_signaltap_1|gnd                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                  ; N/A     ;
; auto_signaltap_1|gnd                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                  ; N/A     ;
; auto_signaltap_1|gnd                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                  ; N/A     ;
; auto_signaltap_1|gnd                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                  ; N/A     ;
; auto_signaltap_1|gnd                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                  ; N/A     ;
; auto_signaltap_1|gnd                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                  ; N/A     ;
; auto_signaltap_1|gnd                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                  ; N/A     ;
; auto_signaltap_1|gnd                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                  ; N/A     ;
; auto_signaltap_1|gnd                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                  ; N/A     ;
; auto_signaltap_1|gnd                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                  ; N/A     ;
; auto_signaltap_1|gnd                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                  ; N/A     ;
; auto_signaltap_1|gnd                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                  ; N/A     ;
; auto_signaltap_1|gnd                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                  ; N/A     ;
; auto_signaltap_1|vcc                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                  ; N/A     ;
; auto_signaltap_1|vcc                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                  ; N/A     ;
; auto_signaltap_1|vcc                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                  ; N/A     ;
; auto_signaltap_1|vcc                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                  ; N/A     ;
; auto_signaltap_1|vcc                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                  ; N/A     ;
; auto_signaltap_1|vcc                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                  ; N/A     ;
; auto_signaltap_1|vcc                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                  ; N/A     ;
; auto_signaltap_1|vcc                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                  ; N/A     ;
; auto_signaltap_1|vcc                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                  ; N/A     ;
; auto_signaltap_1|vcc                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                  ; N/A     ;
; auto_signaltap_1|vcc                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                  ; N/A     ;
; auto_signaltap_1|vcc                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                  ; N/A     ;
; auto_signaltap_1|vcc                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                  ; N/A     ;
; auto_signaltap_1|vcc                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                  ; N/A     ;
; auto_signaltap_1|vcc                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                  ; N/A     ;
; auto_signaltap_1|vcc                                     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                  ; N/A     ;
+----------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Mon Oct 16 22:37:48 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SerDes_Sys -c SerDes_Sys
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/tx.v
    Info (12023): Found entity 1: TX File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/prbs.v
    Info (12023): Found entity 1: prbs31 File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/prbs.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/tx_onchip_memory2_0.v
    Info (12023): Found entity 1: TX_onchip_memory2_0 File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/gray_encoder.v
    Info (12023): Found entity 1: grey_encode File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/gray_encoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/pam_4_encoder.sv
    Info (12023): Found entity 1: pam_4_encode File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/PAM_4_encoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/serdes_sys.sv
    Info (12023): Found entity 1: SerDes_Sys File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ips/pll.v
    Info (12023): Found entity 1: pll File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/ips/pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file ips/pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/ips/pll/pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/tx_sim/hexdisplay.sv
    Info (12023): Found entity 1: hexDisplay File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/Tx_sim/hexDisplay.sv Line: 1
Info (12127): Elaborating entity "SerDes_Sys" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:G100MHz" File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 66
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:G100MHz|pll_0002:pll_inst" File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/ips/pll.v Line: 19
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:G100MHz|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/ips/pll/pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:G100MHz|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/ips/pll/pll_0002.v Line: 85
Info (12133): Instantiated megafunction "pll:G100MHz|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/ips/pll/pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "TX" for hierarchy "TX:u0" File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 97
Info (12128): Elaborating entity "pam_4_encode" for hierarchy "TX:u0|pam_4_encode:pam_encoder_0" File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v Line: 42
Warning (10230): Verilog HDL assignment warning at PAM_4_encoder.sv(17): truncated value with size 32 to match size of target (8) File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/PAM_4_encoder.sv Line: 17
Warning (10230): Verilog HDL assignment warning at PAM_4_encoder.sv(18): truncated value with size 32 to match size of target (8) File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/PAM_4_encoder.sv Line: 18
Info (12128): Elaborating entity "grey_encode" for hierarchy "TX:u0|grey_encode:gray_encoder_0" File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v Line: 51
Info (12128): Elaborating entity "TX_onchip_memory2_0" for hierarchy "TX:u0|TX_onchip_memory2_0:onchip_memory2_0" File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v Line: 65
Info (12128): Elaborating entity "altsyncram" for hierarchy "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/TX_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "TX_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "1024"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2rm1.tdf
    Info (12023): Found entity 1: altsyncram_2rm1 File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2rm1" for hierarchy "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "prbs31" for hierarchy "TX:u0|prbs31:prbs_0" File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v Line: 75
Warning (10230): Verilog HDL assignment warning at prbs.v(8): truncated value with size 33 to match size of target (31) File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/prbs.v Line: 8
Warning (10230): Verilog HDL assignment warning at prbs.v(15): truncated value with size 33 to match size of target (31) File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/prbs.v Line: 15
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "TX:u0|altera_reset_controller:rst_controller" File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/TX.v Line: 138
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "TX:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "hexDisplay" for hierarchy "hexDisplay:display" File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 113
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_omn.tdf
    Info (12023): Found entity 1: sld_ela_trigger_omn File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/sld_ela_trigger_omn.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_serdes_sys_tx_1_a6b3.v
    Info (12023): Found entity 1: sld_reserved_SerDes_Sys_TX_1_a6b3 File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/sld_reserved_serdes_sys_tx_1_a6b3.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mb84.tdf
    Info (12023): Found entity 1: altsyncram_mb84 File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_mb84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/mux_elc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_59i.tdf
    Info (12023): Found entity 1: cntr_59i File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cntr_59i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf
    Info (12023): Found entity 1: cmpr_e9c File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cmpr_e9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cntr_4vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cntr_09i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cmpr_99c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_q1p.tdf
    Info (12023): Found entity 1: sld_ela_trigger_q1p File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/sld_ela_trigger_q1p.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_serdes_sys_auto_signaltap_1_1_d899.v
    Info (12023): Found entity 1: sld_reserved_SerDes_Sys_auto_signaltap_1_1_d899 File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/sld_reserved_serdes_sys_auto_signaltap_1_1_d899.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kh84.tdf
    Info (12023): Found entity 1: altsyncram_kh84 File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_kh84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf
    Info (12023): Found entity 1: mux_dlc File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/mux_dlc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_79i.tdf
    Info (12023): Found entity 1: cntr_79i File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cntr_79i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_22j.tdf
    Info (12023): Found entity 1: cntr_22j File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cntr_22j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_89i.tdf
    Info (12023): Found entity 1: cntr_89i File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/cntr_89i.tdf Line: 28
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "TX"
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_1"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.10.16.22:38:07 Progress: Loading sldebe3d027/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldebe3d027/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/ip/sldebe3d027/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[0]" File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 39
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[1]" File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 62
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[2]" File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 85
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[3]" File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 108
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[4]" File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 131
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[5]" File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 154
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[6]" File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 177
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[7]" File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 200
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[8]" File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 223
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[9]" File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 246
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[10]" File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 269
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[11]" File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 292
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[12]" File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 315
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[13]" File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 338
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[14]" File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 361
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[15]" File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 384
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[16]" File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 407
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[17]" File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 430
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[18]" File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 453
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[19]" File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 476
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[20]" File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 499
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[21]" File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 522
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[22]" File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 545
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[23]" File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 568
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[24]" File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 591
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[25]" File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 614
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[26]" File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 637
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[27]" File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 660
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[28]" File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 683
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[29]" File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 706
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[30]" File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 729
        Warning (14320): Synthesized away node "TX:u0|TX_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_2rm1:auto_generated|q_a[31]" File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/db/altsyncram_2rm1.tdf Line: 752
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[1]" is stuck at VCC File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 11
    Warning (13410): Pin "HEX0[2]" is stuck at VCC File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 11
    Warning (13410): Pin "HEX0[5]" is stuck at VCC File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 11
    Warning (13410): Pin "HEX0[6]" is stuck at VCC File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 11
    Warning (13410): Pin "HEX1[0]" is stuck at VCC File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 12
    Warning (13410): Pin "HEX1[1]" is stuck at VCC File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 12
    Warning (13410): Pin "HEX1[3]" is stuck at VCC File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 12
    Warning (13410): Pin "HEX1[4]" is stuck at VCC File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 12
    Warning (13410): Pin "HEX1[6]" is stuck at VCC File: C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/rtl/SerDes_Sys.sv Line: 12
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_1"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Warning (20013): Ignored 24 assignments for entity "de1soc_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored
Info (144001): Generated suppressed messages file C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/output_files/SerDes_Sys.map.smsg
Info (35024): Successfully connected in-system debug instance "TX" to all 121 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35024): Successfully connected in-system debug instance "auto_signaltap_1" to all 69 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 12 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance pll:G100MHz|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Info (21057): Implemented 2092 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 1981 logic cells
    Info (21064): Implemented 62 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings
    Info: Peak virtual memory: 5029 megabytes
    Info: Processing ended: Mon Oct 16 22:38:18 2023
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/ECE496_FPGA/FPGA-Accelerated-SERDES-Simulation-System/FPGA/output_files/SerDes_Sys.map.smsg.


