<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AMDGPUInstructionSelector.h source code [llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::AMDGPUInstructionSelector "/>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.h'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='AMDGPUInstructionSelector.h.html'>AMDGPUInstructionSelector.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- AMDGPUInstructionSelector --------------------------------*- C++ -*-==//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>/// \file</i></td></tr>
<tr><th id="9">9</th><td><i>/// This file declares the targeting of the InstructionSelector class for</i></td></tr>
<tr><th id="10">10</th><td><i>/// AMDGPU.</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_AMDGPUINSTRUCTIONSELECTOR_H">LLVM_LIB_TARGET_AMDGPU_AMDGPUINSTRUCTIONSELECTOR_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_AMDGPU_AMDGPUINSTRUCTIONSELECTOR_H" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_AMDGPUINSTRUCTIONSELECTOR_H">LLVM_LIB_TARGET_AMDGPU_AMDGPUINSTRUCTIONSELECTOR_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html">"llvm/CodeGen/GlobalISel/InstructionSelector.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/CodeGen/Register.h.html">"llvm/CodeGen/Register.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/IR/InstrTypes.h.html">"llvm/IR/InstrTypes.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/IR/Intrinsics.h.html">"llvm/IR/Intrinsics.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../../build/include/llvm/IR/IntrinsicsAMDGPU.h.html">"llvm/IR/IntrinsicsAMDGPU.h"</a></u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><b>namespace</b> {</td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/GET_GLOBALISEL_PREDICATE_BITSET" data-ref="_M/GET_GLOBALISEL_PREDICATE_BITSET">GET_GLOBALISEL_PREDICATE_BITSET</dfn></u></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/AMDGPUSubtarget" data-ref="_M/AMDGPUSubtarget">AMDGPUSubtarget</dfn> GCNSubtarget</u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../../build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc.html">"AMDGPUGenGlobalISel.inc"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#undef <a class="macro" href="#23" data-ref="_M/GET_GLOBALISEL_PREDICATE_BITSET">GET_GLOBALISEL_PREDICATE_BITSET</a></u></td></tr>
<tr><th id="27">27</th><td><u>#undef <a class="macro" href="#24" data-ref="_M/AMDGPUSubtarget">AMDGPUSubtarget</a></u></td></tr>
<tr><th id="28">28</th><td>}</td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><b>namespace</b> <span class="namespace">AMDGPU</span> {</td></tr>
<tr><th id="33">33</th><td><b>struct</b> <a class="type" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo" title='llvm::AMDGPU::ImageDimIntrinsicInfo' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo" id="llvm::AMDGPU::ImageDimIntrinsicInfo">ImageDimIntrinsicInfo</a>;</td></tr>
<tr><th id="34">34</th><td>}</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><b>class</b> <a class="type" href="AMDGPUInstrInfo.h.html#llvm::AMDGPUInstrInfo" title='llvm::AMDGPUInstrInfo' data-ref="llvm::AMDGPUInstrInfo" data-ref-filename="llvm..AMDGPUInstrInfo" id="llvm::AMDGPUInstrInfo">AMDGPUInstrInfo</a>;</td></tr>
<tr><th id="37">37</th><td><b>class</b> <a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo" id="llvm::AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a>;</td></tr>
<tr><th id="38">38</th><td><b>class</b> <a class="type" href="AMDGPUTargetMachine.h.html#llvm::AMDGPUTargetMachine" title='llvm::AMDGPUTargetMachine' data-ref="llvm::AMDGPUTargetMachine" data-ref-filename="llvm..AMDGPUTargetMachine" id="llvm::AMDGPUTargetMachine">AMDGPUTargetMachine</a>;</td></tr>
<tr><th id="39">39</th><td><b>class</b> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget" id="llvm::GCNSubtarget">GCNSubtarget</a>;</td></tr>
<tr><th id="40">40</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr" id="llvm::MachineInstr">MachineInstr</a>;</td></tr>
<tr><th id="41">41</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder" id="llvm::MachineIRBuilder">MachineIRBuilder</a>;</td></tr>
<tr><th id="42">42</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand" id="llvm::MachineOperand">MachineOperand</a>;</td></tr>
<tr><th id="43">43</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo" id="llvm::MachineRegisterInfo">MachineRegisterInfo</a>;</td></tr>
<tr><th id="44">44</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank" id="llvm::RegisterBank">RegisterBank</a>;</td></tr>
<tr><th id="45">45</th><td><b>class</b> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo" id="llvm::SIInstrInfo">SIInstrInfo</a>;</td></tr>
<tr><th id="46">46</th><td><b>class</b> <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo" data-ref-filename="llvm..SIMachineFunctionInfo" id="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>;</td></tr>
<tr><th id="47">47</th><td><b>class</b> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo" id="llvm::SIRegisterInfo">SIRegisterInfo</a>;</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><b>class</b> <dfn class="type def" id="llvm::AMDGPUInstructionSelector" title='llvm::AMDGPUInstructionSelector' data-ref="llvm::AMDGPUInstructionSelector" data-ref-filename="llvm..AMDGPUInstructionSelector">AMDGPUInstructionSelector</dfn> final : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a> {</td></tr>
<tr><th id="50">50</th><td><b>private</b>:</td></tr>
<tr><th id="51">51</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="decl field" id="llvm::AMDGPUInstructionSelector::MRI" title='llvm::AMDGPUInstructionSelector::MRI' data-ref="llvm::AMDGPUInstructionSelector::MRI" data-ref-filename="llvm..AMDGPUInstructionSelector..MRI">MRI</dfn>;</td></tr>
<tr><th id="52">52</th><td>  <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> *<dfn class="decl field" id="llvm::AMDGPUInstructionSelector::Subtarget" title='llvm::AMDGPUInstructionSelector::Subtarget' data-ref="llvm::AMDGPUInstructionSelector::Subtarget" data-ref-filename="llvm..AMDGPUInstructionSelector..Subtarget">Subtarget</dfn>;</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><b>public</b>:</td></tr>
<tr><th id="55">55</th><td>  <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZN4llvm25AMDGPUInstructionSelectorC1ERKNS_12GCNSubtargetERKNS_22AMDGPURegisterBankInfoERKNS_19AMDGPUTargetMachineE" title='llvm::AMDGPUInstructionSelector::AMDGPUInstructionSelector' data-ref="_ZN4llvm25AMDGPUInstructionSelectorC1ERKNS_12GCNSubtargetERKNS_22AMDGPURegisterBankInfoERKNS_19AMDGPUTargetMachineE" data-ref-filename="_ZN4llvm25AMDGPUInstructionSelectorC1ERKNS_12GCNSubtargetERKNS_22AMDGPURegisterBankInfoERKNS_19AMDGPUTargetMachineE" id="_ZN4llvm25AMDGPUInstructionSelectorC1ERKNS_12GCNSubtargetERKNS_22AMDGPURegisterBankInfoERKNS_19AMDGPUTargetMachineE">AMDGPUInstructionSelector</a>(<em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col1 decl" id="1STI" title='STI' data-type='const llvm::GCNSubtarget &amp;' data-ref="1STI" data-ref-filename="1STI">STI</dfn>,</td></tr>
<tr><th id="56">56</th><td>                            <em>const</em> <a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a> &amp;<dfn class="local col2 decl" id="2RBI" title='RBI' data-type='const llvm::AMDGPURegisterBankInfo &amp;' data-ref="2RBI" data-ref-filename="2RBI">RBI</dfn>,</td></tr>
<tr><th id="57">57</th><td>                            <em>const</em> <a class="type" href="AMDGPUTargetMachine.h.html#llvm::AMDGPUTargetMachine" title='llvm::AMDGPUTargetMachine' data-ref="llvm::AMDGPUTargetMachine" data-ref-filename="llvm..AMDGPUTargetMachine">AMDGPUTargetMachine</a> &amp;<dfn class="local col3 decl" id="3TM" title='TM' data-type='const llvm::AMDGPUTargetMachine &amp;' data-ref="3TM" data-ref-filename="3TM">TM</dfn>);</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td>  <em>bool</em> <a class="virtual decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZN4llvm25AMDGPUInstructionSelector6selectERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::select' data-ref="_ZN4llvm25AMDGPUInstructionSelector6selectERNS_12MachineInstrE" data-ref-filename="_ZN4llvm25AMDGPUInstructionSelector6selectERNS_12MachineInstrE" id="_ZN4llvm25AMDGPUInstructionSelector6selectERNS_12MachineInstrE">select</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="4I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="4I" data-ref-filename="4I">I</dfn>) override;</td></tr>
<tr><th id="60">60</th><td>  <em>static</em> <em>const</em> <em>char</em> *<a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZN4llvm25AMDGPUInstructionSelector7getNameEv" title='llvm::AMDGPUInstructionSelector::getName' data-ref="_ZN4llvm25AMDGPUInstructionSelector7getNameEv" data-ref-filename="_ZN4llvm25AMDGPUInstructionSelector7getNameEv" id="_ZN4llvm25AMDGPUInstructionSelector7getNameEv">getName</a>();</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>  <em>void</em> <a class="virtual decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZN4llvm25AMDGPUInstructionSelector7setupMFERNS_15MachineFunctionERNS_14GISelKnownBitsERNS_15CodeGenCoverageE" title='llvm::AMDGPUInstructionSelector::setupMF' data-ref="_ZN4llvm25AMDGPUInstructionSelector7setupMFERNS_15MachineFunctionERNS_14GISelKnownBitsERNS_15CodeGenCoverageE" data-ref-filename="_ZN4llvm25AMDGPUInstructionSelector7setupMFERNS_15MachineFunctionERNS_14GISelKnownBitsERNS_15CodeGenCoverageE" id="_ZN4llvm25AMDGPUInstructionSelector7setupMFERNS_15MachineFunctionERNS_14GISelKnownBitsERNS_15CodeGenCoverageE">setupMF</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="5MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="5MF" data-ref-filename="5MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/GISelKnownBits.h.html#llvm::GISelKnownBits" title='llvm::GISelKnownBits' data-ref="llvm::GISelKnownBits" data-ref-filename="llvm..GISelKnownBits">GISelKnownBits</a> &amp;<dfn class="local col6 decl" id="6KB" title='KB' data-type='llvm::GISelKnownBits &amp;' data-ref="6KB" data-ref-filename="6KB">KB</dfn>,</td></tr>
<tr><th id="63">63</th><td>               <a class="type" href="../../../include/llvm/Support/CodeGenCoverage.h.html#llvm::CodeGenCoverage" title='llvm::CodeGenCoverage' data-ref="llvm::CodeGenCoverage" data-ref-filename="llvm..CodeGenCoverage">CodeGenCoverage</a> &amp;<dfn class="local col7 decl" id="7CoverageInfo" title='CoverageInfo' data-type='llvm::CodeGenCoverage &amp;' data-ref="7CoverageInfo" data-ref-filename="7CoverageInfo">CoverageInfo</dfn>) override;</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><b>private</b>:</td></tr>
<tr><th id="66">66</th><td>  <b>struct</b> <dfn class="type def" id="llvm::AMDGPUInstructionSelector::GEPInfo" title='llvm::AMDGPUInstructionSelector::GEPInfo' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo" data-ref-filename="llvm..AMDGPUInstructionSelector..GEPInfo">GEPInfo</dfn> {</td></tr>
<tr><th id="67">67</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="decl field" id="llvm::AMDGPUInstructionSelector::GEPInfo::GEP" title='llvm::AMDGPUInstructionSelector::GEPInfo::GEP' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo::GEP" data-ref-filename="llvm..AMDGPUInstructionSelector..GEPInfo..GEP">GEP</dfn>;</td></tr>
<tr><th id="68">68</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>2</var>&gt; <dfn class="decl field" id="llvm::AMDGPUInstructionSelector::GEPInfo::SgprParts" title='llvm::AMDGPUInstructionSelector::GEPInfo::SgprParts' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo::SgprParts" data-ref-filename="llvm..AMDGPUInstructionSelector..GEPInfo..SgprParts">SgprParts</dfn>;</td></tr>
<tr><th id="69">69</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>2</var>&gt; <dfn class="decl field" id="llvm::AMDGPUInstructionSelector::GEPInfo::VgprParts" title='llvm::AMDGPUInstructionSelector::GEPInfo::VgprParts' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo::VgprParts" data-ref-filename="llvm..AMDGPUInstructionSelector..GEPInfo..VgprParts">VgprParts</dfn>;</td></tr>
<tr><th id="70">70</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="decl field" id="llvm::AMDGPUInstructionSelector::GEPInfo::Imm" title='llvm::AMDGPUInstructionSelector::GEPInfo::Imm' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo::Imm" data-ref-filename="llvm..AMDGPUInstructionSelector..GEPInfo..Imm">Imm</dfn>;</td></tr>
<tr><th id="71">71</th><td>    <dfn class="decl def fn" id="_ZN4llvm25AMDGPUInstructionSelector7GEPInfoC1ERKNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::GEPInfo::GEPInfo' data-ref="_ZN4llvm25AMDGPUInstructionSelector7GEPInfoC1ERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm25AMDGPUInstructionSelector7GEPInfoC1ERKNS_12MachineInstrE">GEPInfo</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="8GEP" title='GEP' data-type='const llvm::MachineInstr &amp;' data-ref="8GEP" data-ref-filename="8GEP">GEP</dfn>) : <a class="member field" href="#llvm::AMDGPUInstructionSelector::GEPInfo::GEP" title='llvm::AMDGPUInstructionSelector::GEPInfo::GEP' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo::GEP" data-ref-filename="llvm..AMDGPUInstructionSelector..GEPInfo..GEP">GEP</a>(<a class="local col8 ref" href="#8GEP" title='GEP' data-ref="8GEP" data-ref-filename="8GEP">GEP</a>), <a class="member field" href="#llvm::AMDGPUInstructionSelector::GEPInfo::Imm" title='llvm::AMDGPUInstructionSelector::GEPInfo::Imm' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo::Imm" data-ref-filename="llvm..AMDGPUInstructionSelector..GEPInfo..Imm">Imm</a>(<var>0</var>) { }</td></tr>
<tr><th id="72">72</th><td>  };</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector6isSGPRENS_8RegisterE" title='llvm::AMDGPUInstructionSelector::isSGPR' data-ref="_ZNK4llvm25AMDGPUInstructionSelector6isSGPRENS_8RegisterE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector6isSGPRENS_8RegisterE" id="_ZNK4llvm25AMDGPUInstructionSelector6isSGPRENS_8RegisterE">isSGPR</a>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="9Reg" title='Reg' data-type='llvm::Register' data-ref="9Reg" data-ref-filename="9Reg">Reg</dfn>) <em>const</em>;</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector14isInstrUniformERKNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::isInstrUniform' data-ref="_ZNK4llvm25AMDGPUInstructionSelector14isInstrUniformERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector14isInstrUniformERKNS_12MachineInstrE" id="_ZNK4llvm25AMDGPUInstructionSelector14isInstrUniformERKNS_12MachineInstrE">isInstrUniform</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="10MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="10MI" data-ref-filename="10MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="77">77</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector5isVCCENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::AMDGPUInstructionSelector::isVCC' data-ref="_ZNK4llvm25AMDGPUInstructionSelector5isVCCENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector5isVCCENS_8RegisterERKNS_19MachineRegisterInfoE" id="_ZNK4llvm25AMDGPUInstructionSelector5isVCCENS_8RegisterERKNS_19MachineRegisterInfoE">isVCC</a>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="11Reg" title='Reg' data-type='llvm::Register' data-ref="11Reg" data-ref-filename="11Reg">Reg</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="12MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="12MRI" data-ref-filename="12MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/RegisterBank.h.html#llvm::RegisterBank" title='llvm::RegisterBank' data-ref="llvm::RegisterBank" data-ref-filename="llvm..RegisterBank">RegisterBank</a> *<a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector18getArtifactRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" title='llvm::AMDGPUInstructionSelector::getArtifactRegBank' data-ref="_ZNK4llvm25AMDGPUInstructionSelector18getArtifactRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector18getArtifactRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE" id="_ZNK4llvm25AMDGPUInstructionSelector18getArtifactRegBankENS_8RegisterERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE">getArtifactRegBank</a>(</td></tr>
<tr><th id="80">80</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="13Reg" title='Reg' data-type='llvm::Register' data-ref="13Reg" data-ref-filename="13Reg">Reg</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="14MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="14MRI" data-ref-filename="14MRI">MRI</dfn>,</td></tr>
<tr><th id="81">81</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col5 decl" id="15TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="15TRI" data-ref-filename="15TRI">TRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td>  <i class="doc">/// tblgen-erated 'select' implementation.</i></td></tr>
<tr><th id="84">84</th><td>  <em>bool</em> <a class="decl fn" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc.html#_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE" title='llvm::AMDGPUInstructionSelector::selectImpl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE" id="_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE">selectImpl</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="16I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="16I" data-ref-filename="16I">I</dfn>, <a class="type" href="../../../include/llvm/Support/CodeGenCoverage.h.html#llvm::CodeGenCoverage" title='llvm::CodeGenCoverage' data-ref="llvm::CodeGenCoverage" data-ref-filename="llvm..CodeGenCoverage">CodeGenCoverage</a> &amp;<dfn class="local col7 decl" id="17CoverageInfo" title='CoverageInfo' data-type='llvm::CodeGenCoverage &amp;' data-ref="17CoverageInfo" data-ref-filename="17CoverageInfo">CoverageInfo</dfn>) <em>const</em>;</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector15getSubOperand64ERNS_14MachineOperandERKNS_19TargetRegisterClassEj" title='llvm::AMDGPUInstructionSelector::getSubOperand64' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15getSubOperand64ERNS_14MachineOperandERKNS_19TargetRegisterClassEj" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15getSubOperand64ERNS_14MachineOperandERKNS_19TargetRegisterClassEj" id="_ZNK4llvm25AMDGPUInstructionSelector15getSubOperand64ERNS_14MachineOperandERKNS_19TargetRegisterClassEj">getSubOperand64</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="18MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="18MO" data-ref-filename="18MO">MO</dfn>,</td></tr>
<tr><th id="87">87</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col9 decl" id="19SubRC" title='SubRC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="19SubRC" data-ref-filename="19SubRC">SubRC</dfn>,</td></tr>
<tr><th id="88">88</th><td>                                 <em>unsigned</em> <dfn class="local col0 decl" id="20SubIdx" title='SubIdx' data-type='unsigned int' data-ref="20SubIdx" data-ref-filename="20SubIdx">SubIdx</dfn>) <em>const</em>;</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector23constrainCopyLikeIntrinERNS_12MachineInstrEj" title='llvm::AMDGPUInstructionSelector::constrainCopyLikeIntrin' data-ref="_ZNK4llvm25AMDGPUInstructionSelector23constrainCopyLikeIntrinERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector23constrainCopyLikeIntrinERNS_12MachineInstrEj" id="_ZNK4llvm25AMDGPUInstructionSelector23constrainCopyLikeIntrinERNS_12MachineInstrEj">constrainCopyLikeIntrin</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="21MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="21MI" data-ref-filename="21MI">MI</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="22NewOpc" title='NewOpc' data-type='unsigned int' data-ref="22NewOpc" data-ref-filename="22NewOpc">NewOpc</dfn>) <em>const</em>;</td></tr>
<tr><th id="91">91</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector10selectCOPYERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectCOPY' data-ref="_ZNK4llvm25AMDGPUInstructionSelector10selectCOPYERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector10selectCOPYERNS_12MachineInstrE" id="_ZNK4llvm25AMDGPUInstructionSelector10selectCOPYERNS_12MachineInstrE">selectCOPY</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="23I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="23I" data-ref-filename="23I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="92">92</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector9selectPHIERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectPHI' data-ref="_ZNK4llvm25AMDGPUInstructionSelector9selectPHIERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector9selectPHIERNS_12MachineInstrE" id="_ZNK4llvm25AMDGPUInstructionSelector9selectPHIERNS_12MachineInstrE">selectPHI</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="24I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="24I" data-ref-filename="24I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="93">93</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector13selectG_TRUNCERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_TRUNC' data-ref="_ZNK4llvm25AMDGPUInstructionSelector13selectG_TRUNCERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector13selectG_TRUNCERNS_12MachineInstrE" id="_ZNK4llvm25AMDGPUInstructionSelector13selectG_TRUNCERNS_12MachineInstrE">selectG_TRUNC</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="25I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="25I" data-ref-filename="25I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="94">94</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector15selectG_SZA_EXTERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_SZA_EXT' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15selectG_SZA_EXTERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15selectG_SZA_EXTERNS_12MachineInstrE" id="_ZNK4llvm25AMDGPUInstructionSelector15selectG_SZA_EXTERNS_12MachineInstrE">selectG_SZA_EXT</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="26I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="26I" data-ref-filename="26I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="95">95</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector16selectG_CONSTANTERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_CONSTANT' data-ref="_ZNK4llvm25AMDGPUInstructionSelector16selectG_CONSTANTERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector16selectG_CONSTANTERNS_12MachineInstrE" id="_ZNK4llvm25AMDGPUInstructionSelector16selectG_CONSTANTERNS_12MachineInstrE">selectG_CONSTANT</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="27I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="27I" data-ref-filename="27I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="96">96</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector12selectG_FNEGERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_FNEG' data-ref="_ZNK4llvm25AMDGPUInstructionSelector12selectG_FNEGERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector12selectG_FNEGERNS_12MachineInstrE" id="_ZNK4llvm25AMDGPUInstructionSelector12selectG_FNEGERNS_12MachineInstrE">selectG_FNEG</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="28I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="28I" data-ref-filename="28I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="97">97</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector12selectG_FABSERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_FABS' data-ref="_ZNK4llvm25AMDGPUInstructionSelector12selectG_FABSERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector12selectG_FABSERNS_12MachineInstrE" id="_ZNK4llvm25AMDGPUInstructionSelector12selectG_FABSERNS_12MachineInstrE">selectG_FABS</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="29I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="29I" data-ref-filename="29I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="98">98</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector18selectG_AND_OR_XORERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_AND_OR_XOR' data-ref="_ZNK4llvm25AMDGPUInstructionSelector18selectG_AND_OR_XORERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector18selectG_AND_OR_XORERNS_12MachineInstrE" id="_ZNK4llvm25AMDGPUInstructionSelector18selectG_AND_OR_XORERNS_12MachineInstrE">selectG_AND_OR_XOR</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="30I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="30I" data-ref-filename="30I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="99">99</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector15selectG_ADD_SUBERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_ADD_SUB' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15selectG_ADD_SUBERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15selectG_ADD_SUBERNS_12MachineInstrE" id="_ZNK4llvm25AMDGPUInstructionSelector15selectG_ADD_SUBERNS_12MachineInstrE">selectG_ADD_SUB</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="31I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="31I" data-ref-filename="31I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="100">100</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector31selectG_UADDO_USUBO_UADDE_USUBEERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_UADDO_USUBO_UADDE_USUBE' data-ref="_ZNK4llvm25AMDGPUInstructionSelector31selectG_UADDO_USUBO_UADDE_USUBEERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector31selectG_UADDO_USUBO_UADDE_USUBEERNS_12MachineInstrE" id="_ZNK4llvm25AMDGPUInstructionSelector31selectG_UADDO_USUBO_UADDE_USUBEERNS_12MachineInstrE">selectG_UADDO_USUBO_UADDE_USUBE</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="32I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="32I" data-ref-filename="32I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="101">101</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector15selectG_EXTRACTERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_EXTRACT' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15selectG_EXTRACTERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15selectG_EXTRACTERNS_12MachineInstrE" id="_ZNK4llvm25AMDGPUInstructionSelector15selectG_EXTRACTERNS_12MachineInstrE">selectG_EXTRACT</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="33I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="33I" data-ref-filename="33I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="102">102</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector20selectG_MERGE_VALUESERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_MERGE_VALUES' data-ref="_ZNK4llvm25AMDGPUInstructionSelector20selectG_MERGE_VALUESERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector20selectG_MERGE_VALUESERNS_12MachineInstrE" id="_ZNK4llvm25AMDGPUInstructionSelector20selectG_MERGE_VALUESERNS_12MachineInstrE">selectG_MERGE_VALUES</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="34I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="34I" data-ref-filename="34I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="103">103</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector22selectG_UNMERGE_VALUESERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_UNMERGE_VALUES' data-ref="_ZNK4llvm25AMDGPUInstructionSelector22selectG_UNMERGE_VALUESERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector22selectG_UNMERGE_VALUESERNS_12MachineInstrE" id="_ZNK4llvm25AMDGPUInstructionSelector22selectG_UNMERGE_VALUESERNS_12MachineInstrE">selectG_UNMERGE_VALUES</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="35I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="35I" data-ref-filename="35I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="104">104</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector26selectG_BUILD_VECTOR_TRUNCERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_BUILD_VECTOR_TRUNC' data-ref="_ZNK4llvm25AMDGPUInstructionSelector26selectG_BUILD_VECTOR_TRUNCERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector26selectG_BUILD_VECTOR_TRUNCERNS_12MachineInstrE" id="_ZNK4llvm25AMDGPUInstructionSelector26selectG_BUILD_VECTOR_TRUNCERNS_12MachineInstrE">selectG_BUILD_VECTOR_TRUNC</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="36I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="36I" data-ref-filename="36I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="105">105</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector15selectG_PTR_ADDERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_PTR_ADD' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15selectG_PTR_ADDERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15selectG_PTR_ADDERNS_12MachineInstrE" id="_ZNK4llvm25AMDGPUInstructionSelector15selectG_PTR_ADDERNS_12MachineInstrE">selectG_PTR_ADD</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="37I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="37I" data-ref-filename="37I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="106">106</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector20selectG_IMPLICIT_DEFERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_IMPLICIT_DEF' data-ref="_ZNK4llvm25AMDGPUInstructionSelector20selectG_IMPLICIT_DEFERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector20selectG_IMPLICIT_DEFERNS_12MachineInstrE" id="_ZNK4llvm25AMDGPUInstructionSelector20selectG_IMPLICIT_DEFERNS_12MachineInstrE">selectG_IMPLICIT_DEF</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="38I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="38I" data-ref-filename="38I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="107">107</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector14selectG_INSERTERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_INSERT' data-ref="_ZNK4llvm25AMDGPUInstructionSelector14selectG_INSERTERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector14selectG_INSERTERNS_12MachineInstrE" id="_ZNK4llvm25AMDGPUInstructionSelector14selectG_INSERTERNS_12MachineInstrE">selectG_INSERT</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="39I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="39I" data-ref-filename="39I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector17selectInterpP1F16ERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectInterpP1F16' data-ref="_ZNK4llvm25AMDGPUInstructionSelector17selectInterpP1F16ERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector17selectInterpP1F16ERNS_12MachineInstrE" id="_ZNK4llvm25AMDGPUInstructionSelector17selectInterpP1F16ERNS_12MachineInstrE">selectInterpP1F16</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="40MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="40MI" data-ref-filename="40MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="110">110</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector15selectWritelaneERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectWritelane' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15selectWritelaneERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15selectWritelaneERNS_12MachineInstrE" id="_ZNK4llvm25AMDGPUInstructionSelector15selectWritelaneERNS_12MachineInstrE">selectWritelane</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="41MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="41MI" data-ref-filename="41MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="111">111</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector14selectDivScaleERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectDivScale' data-ref="_ZNK4llvm25AMDGPUInstructionSelector14selectDivScaleERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector14selectDivScaleERNS_12MachineInstrE" id="_ZNK4llvm25AMDGPUInstructionSelector14selectDivScaleERNS_12MachineInstrE">selectDivScale</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="42MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="42MI" data-ref-filename="42MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="112">112</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector19selectIntrinsicIcmpERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectIntrinsicIcmp' data-ref="_ZNK4llvm25AMDGPUInstructionSelector19selectIntrinsicIcmpERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector19selectIntrinsicIcmpERNS_12MachineInstrE" id="_ZNK4llvm25AMDGPUInstructionSelector19selectIntrinsicIcmpERNS_12MachineInstrE">selectIntrinsicIcmp</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="43MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="43MI" data-ref-filename="43MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="113">113</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector12selectBallotERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectBallot' data-ref="_ZNK4llvm25AMDGPUInstructionSelector12selectBallotERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector12selectBallotERNS_12MachineInstrE" id="_ZNK4llvm25AMDGPUInstructionSelector12selectBallotERNS_12MachineInstrE">selectBallot</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="44I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="44I" data-ref-filename="44I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="114">114</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector19selectRelocConstantERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectRelocConstant' data-ref="_ZNK4llvm25AMDGPUInstructionSelector19selectRelocConstantERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector19selectRelocConstantERNS_12MachineInstrE" id="_ZNK4llvm25AMDGPUInstructionSelector19selectRelocConstantERNS_12MachineInstrE">selectRelocConstant</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="45I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="45I" data-ref-filename="45I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="115">115</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector21selectGroupStaticSizeERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectGroupStaticSize' data-ref="_ZNK4llvm25AMDGPUInstructionSelector21selectGroupStaticSizeERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector21selectGroupStaticSizeERNS_12MachineInstrE" id="_ZNK4llvm25AMDGPUInstructionSelector21selectGroupStaticSizeERNS_12MachineInstrE">selectGroupStaticSize</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="46I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="46I" data-ref-filename="46I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="116">116</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector19selectReturnAddressERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectReturnAddress' data-ref="_ZNK4llvm25AMDGPUInstructionSelector19selectReturnAddressERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector19selectReturnAddressERNS_12MachineInstrE" id="_ZNK4llvm25AMDGPUInstructionSelector19selectReturnAddressERNS_12MachineInstrE">selectReturnAddress</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="47I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="47I" data-ref-filename="47I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="117">117</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector17selectG_INTRINSICERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_INTRINSIC' data-ref="_ZNK4llvm25AMDGPUInstructionSelector17selectG_INTRINSICERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector17selectG_INTRINSICERNS_12MachineInstrE" id="_ZNK4llvm25AMDGPUInstructionSelector17selectG_INTRINSICERNS_12MachineInstrE">selectG_INTRINSIC</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="48I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="48I" data-ref-filename="48I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector20selectEndCfIntrinsicERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectEndCfIntrinsic' data-ref="_ZNK4llvm25AMDGPUInstructionSelector20selectEndCfIntrinsicERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector20selectEndCfIntrinsicERNS_12MachineInstrE" id="_ZNK4llvm25AMDGPUInstructionSelector20selectEndCfIntrinsicERNS_12MachineInstrE">selectEndCfIntrinsic</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="49MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="49MI" data-ref-filename="49MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="120">120</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector24selectDSOrderedIntrinsicERNS_12MachineInstrEj" title='llvm::AMDGPUInstructionSelector::selectDSOrderedIntrinsic' data-ref="_ZNK4llvm25AMDGPUInstructionSelector24selectDSOrderedIntrinsicERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector24selectDSOrderedIntrinsicERNS_12MachineInstrEj" id="_ZNK4llvm25AMDGPUInstructionSelector24selectDSOrderedIntrinsicERNS_12MachineInstrEj">selectDSOrderedIntrinsic</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="50MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="50MI" data-ref-filename="50MI">MI</dfn>, <span class="namespace">Intrinsic::</span><a class="typedef" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::Intrinsic::ID" title='llvm::Intrinsic::ID' data-type='unsigned int' data-ref="llvm::Intrinsic::ID" data-ref-filename="llvm..Intrinsic..ID">ID</a> <dfn class="local col1 decl" id="51IID" title='IID' data-type='Intrinsic::ID' data-ref="51IID" data-ref-filename="51IID">IID</dfn>) <em>const</em>;</td></tr>
<tr><th id="121">121</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector20selectDSGWSIntrinsicERNS_12MachineInstrEj" title='llvm::AMDGPUInstructionSelector::selectDSGWSIntrinsic' data-ref="_ZNK4llvm25AMDGPUInstructionSelector20selectDSGWSIntrinsicERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector20selectDSGWSIntrinsicERNS_12MachineInstrEj" id="_ZNK4llvm25AMDGPUInstructionSelector20selectDSGWSIntrinsicERNS_12MachineInstrEj">selectDSGWSIntrinsic</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="52MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="52MI" data-ref-filename="52MI">MI</dfn>, <span class="namespace">Intrinsic::</span><a class="typedef" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::Intrinsic::ID" title='llvm::Intrinsic::ID' data-type='unsigned int' data-ref="llvm::Intrinsic::ID" data-ref-filename="llvm..Intrinsic..ID">ID</a> <dfn class="local col3 decl" id="53IID" title='IID' data-type='Intrinsic::ID' data-ref="53IID" data-ref-filename="53IID">IID</dfn>) <em>const</em>;</td></tr>
<tr><th id="122">122</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector21selectDSAppendConsumeERNS_12MachineInstrEb" title='llvm::AMDGPUInstructionSelector::selectDSAppendConsume' data-ref="_ZNK4llvm25AMDGPUInstructionSelector21selectDSAppendConsumeERNS_12MachineInstrEb" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector21selectDSAppendConsumeERNS_12MachineInstrEb" id="_ZNK4llvm25AMDGPUInstructionSelector21selectDSAppendConsumeERNS_12MachineInstrEb">selectDSAppendConsume</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="54MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="54MI" data-ref-filename="54MI">MI</dfn>, <em>bool</em> <dfn class="local col5 decl" id="55IsAppend" title='IsAppend' data-type='bool' data-ref="55IsAppend" data-ref-filename="55IsAppend">IsAppend</dfn>) <em>const</em>;</td></tr>
<tr><th id="123">123</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector14selectSBarrierERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectSBarrier' data-ref="_ZNK4llvm25AMDGPUInstructionSelector14selectSBarrierERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector14selectSBarrierERNS_12MachineInstrE" id="_ZNK4llvm25AMDGPUInstructionSelector14selectSBarrierERNS_12MachineInstrE">selectSBarrier</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="56MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="56MI" data-ref-filename="56MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector20selectImageIntrinsicERNS_12MachineInstrEPKNS_6AMDGPU21ImageDimIntrinsicInfoE" title='llvm::AMDGPUInstructionSelector::selectImageIntrinsic' data-ref="_ZNK4llvm25AMDGPUInstructionSelector20selectImageIntrinsicERNS_12MachineInstrEPKNS_6AMDGPU21ImageDimIntrinsicInfoE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector20selectImageIntrinsicERNS_12MachineInstrEPKNS_6AMDGPU21ImageDimIntrinsicInfoE" id="_ZNK4llvm25AMDGPUInstructionSelector20selectImageIntrinsicERNS_12MachineInstrEPKNS_6AMDGPU21ImageDimIntrinsicInfoE">selectImageIntrinsic</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="57MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="57MI" data-ref-filename="57MI">MI</dfn>,</td></tr>
<tr><th id="126">126</th><td>                            <em>const</em> <span class="namespace">AMDGPU::</span><a class="type" href="AMDGPUInstrInfo.h.html#llvm::AMDGPU::ImageDimIntrinsicInfo" title='llvm::AMDGPU::ImageDimIntrinsicInfo' data-ref="llvm::AMDGPU::ImageDimIntrinsicInfo" data-ref-filename="llvm..AMDGPU..ImageDimIntrinsicInfo">ImageDimIntrinsicInfo</a> *<dfn class="local col8 decl" id="58Intr" title='Intr' data-type='const AMDGPU::ImageDimIntrinsicInfo *' data-ref="58Intr" data-ref-filename="58Intr">Intr</dfn>) <em>const</em>;</td></tr>
<tr><th id="127">127</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector32selectG_INTRINSIC_W_SIDE_EFFECTSERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_INTRINSIC_W_SIDE_EFFECTS' data-ref="_ZNK4llvm25AMDGPUInstructionSelector32selectG_INTRINSIC_W_SIDE_EFFECTSERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector32selectG_INTRINSIC_W_SIDE_EFFECTSERNS_12MachineInstrE" id="_ZNK4llvm25AMDGPUInstructionSelector32selectG_INTRINSIC_W_SIDE_EFFECTSERNS_12MachineInstrE">selectG_INTRINSIC_W_SIDE_EFFECTS</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="59I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="59I" data-ref-filename="59I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="128">128</th><td>  <em>int</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector14getS_CMPOpcodeENS_7CmpInst9PredicateEj" title='llvm::AMDGPUInstructionSelector::getS_CMPOpcode' data-ref="_ZNK4llvm25AMDGPUInstructionSelector14getS_CMPOpcodeENS_7CmpInst9PredicateEj" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector14getS_CMPOpcodeENS_7CmpInst9PredicateEj" id="_ZNK4llvm25AMDGPUInstructionSelector14getS_CMPOpcodeENS_7CmpInst9PredicateEj">getS_CMPOpcode</a>(<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate" data-ref-filename="llvm..CmpInst..Predicate">Predicate</a> <dfn class="local col0 decl" id="60P" title='P' data-type='CmpInst::Predicate' data-ref="60P" data-ref-filename="60P">P</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="61Size" title='Size' data-type='unsigned int' data-ref="61Size" data-ref-filename="61Size">Size</dfn>) <em>const</em>;</td></tr>
<tr><th id="129">129</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector12selectG_ICMPERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_ICMP' data-ref="_ZNK4llvm25AMDGPUInstructionSelector12selectG_ICMPERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector12selectG_ICMPERNS_12MachineInstrE" id="_ZNK4llvm25AMDGPUInstructionSelector12selectG_ICMPERNS_12MachineInstrE">selectG_ICMP</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="62I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="62I" data-ref-filename="62I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="130">130</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector12hasVgprPartsENS_8ArrayRefINS0_7GEPInfoEEE" title='llvm::AMDGPUInstructionSelector::hasVgprParts' data-ref="_ZNK4llvm25AMDGPUInstructionSelector12hasVgprPartsENS_8ArrayRefINS0_7GEPInfoEEE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector12hasVgprPartsENS_8ArrayRefINS0_7GEPInfoEEE" id="_ZNK4llvm25AMDGPUInstructionSelector12hasVgprPartsENS_8ArrayRefINS0_7GEPInfoEEE">hasVgprParts</a>(<a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="#llvm::AMDGPUInstructionSelector::GEPInfo" title='llvm::AMDGPUInstructionSelector::GEPInfo' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo" data-ref-filename="llvm..AMDGPUInstructionSelector..GEPInfo">GEPInfo</a>&gt; <dfn class="local col3 decl" id="63AddrInfo" title='AddrInfo' data-type='ArrayRef&lt;llvm::AMDGPUInstructionSelector::GEPInfo&gt;' data-ref="63AddrInfo" data-ref-filename="63AddrInfo">AddrInfo</dfn>) <em>const</em>;</td></tr>
<tr><th id="131">131</th><td>  <em>void</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector15getAddrModeInfoERKNS_12MachineInstrERKNS_19MachineRegisterInfoERNS_15SmallVectorImplINS0_7GEPInfoEEE" title='llvm::AMDGPUInstructionSelector::getAddrModeInfo' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15getAddrModeInfoERKNS_12MachineInstrERKNS_19MachineRegisterInfoERNS_15SmallVectorImplINS0_7GEPInfoEEE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15getAddrModeInfoERKNS_12MachineInstrERKNS_19MachineRegisterInfoERNS_15SmallVectorImplINS0_7GEPInfoEEE" id="_ZNK4llvm25AMDGPUInstructionSelector15getAddrModeInfoERKNS_12MachineInstrERKNS_19MachineRegisterInfoERNS_15SmallVectorImplINS0_7GEPInfoEEE">getAddrModeInfo</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="64Load" title='Load' data-type='const llvm::MachineInstr &amp;' data-ref="64Load" data-ref-filename="64Load">Load</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="65MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="65MRI" data-ref-filename="65MRI">MRI</dfn>,</td></tr>
<tr><th id="132">132</th><td>                       <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="#llvm::AMDGPUInstructionSelector::GEPInfo" title='llvm::AMDGPUInstructionSelector::GEPInfo' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo" data-ref-filename="llvm..AMDGPUInstructionSelector..GEPInfo">GEPInfo</a>&gt; &amp;<dfn class="local col6 decl" id="66AddrInfo" title='AddrInfo' data-type='SmallVectorImpl&lt;llvm::AMDGPUInstructionSelector::GEPInfo&gt; &amp;' data-ref="66AddrInfo" data-ref-filename="66AddrInfo">AddrInfo</dfn>) <em>const</em>;</td></tr>
<tr><th id="133">133</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm25AMDGPUInstructionSelector10selectSMRDERNS_12MachineInstrENS_8ArrayRefINS0_7GEPInfoEEE" title='llvm::AMDGPUInstructionSelector::selectSMRD' data-ref="_ZNK4llvm25AMDGPUInstructionSelector10selectSMRDERNS_12MachineInstrENS_8ArrayRefINS0_7GEPInfoEEE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector10selectSMRDERNS_12MachineInstrENS_8ArrayRefINS0_7GEPInfoEEE">selectSMRD</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="67I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="67I" data-ref-filename="67I">I</dfn>, <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="#llvm::AMDGPUInstructionSelector::GEPInfo" title='llvm::AMDGPUInstructionSelector::GEPInfo' data-ref="llvm::AMDGPUInstructionSelector::GEPInfo" data-ref-filename="llvm..AMDGPUInstructionSelector..GEPInfo">GEPInfo</a>&gt; <dfn class="local col8 decl" id="68AddrInfo" title='AddrInfo' data-type='ArrayRef&lt;llvm::AMDGPUInstructionSelector::GEPInfo&gt;' data-ref="68AddrInfo" data-ref-filename="68AddrInfo">AddrInfo</dfn>) <em>const</em>;</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>  <em>void</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector6initM0ERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::initM0' data-ref="_ZNK4llvm25AMDGPUInstructionSelector6initM0ERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector6initM0ERNS_12MachineInstrE" id="_ZNK4llvm25AMDGPUInstructionSelector6initM0ERNS_12MachineInstrE">initM0</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="69I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="69I" data-ref-filename="69I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="136">136</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector28selectG_LOAD_STORE_ATOMICRMWERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_LOAD_STORE_ATOMICRMW' data-ref="_ZNK4llvm25AMDGPUInstructionSelector28selectG_LOAD_STORE_ATOMICRMWERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector28selectG_LOAD_STORE_ATOMICRMWERNS_12MachineInstrE" id="_ZNK4llvm25AMDGPUInstructionSelector28selectG_LOAD_STORE_ATOMICRMWERNS_12MachineInstrE">selectG_LOAD_STORE_ATOMICRMW</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="70I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="70I" data-ref-filename="70I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="137">137</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector29selectG_AMDGPU_ATOMIC_CMPXCHGERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_AMDGPU_ATOMIC_CMPXCHG' data-ref="_ZNK4llvm25AMDGPUInstructionSelector29selectG_AMDGPU_ATOMIC_CMPXCHGERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector29selectG_AMDGPU_ATOMIC_CMPXCHGERNS_12MachineInstrE" id="_ZNK4llvm25AMDGPUInstructionSelector29selectG_AMDGPU_ATOMIC_CMPXCHGERNS_12MachineInstrE">selectG_AMDGPU_ATOMIC_CMPXCHG</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="71I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="71I" data-ref-filename="71I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="138">138</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector14selectG_SELECTERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_SELECT' data-ref="_ZNK4llvm25AMDGPUInstructionSelector14selectG_SELECTERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector14selectG_SELECTERNS_12MachineInstrE" id="_ZNK4llvm25AMDGPUInstructionSelector14selectG_SELECTERNS_12MachineInstrE">selectG_SELECT</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="72I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="72I" data-ref-filename="72I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="139">139</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector14selectG_BRCONDERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_BRCOND' data-ref="_ZNK4llvm25AMDGPUInstructionSelector14selectG_BRCONDERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector14selectG_BRCONDERNS_12MachineInstrE" id="_ZNK4llvm25AMDGPUInstructionSelector14selectG_BRCONDERNS_12MachineInstrE">selectG_BRCOND</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="73I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="73I" data-ref-filename="73I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="140">140</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector20selectG_GLOBAL_VALUEERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_GLOBAL_VALUE' data-ref="_ZNK4llvm25AMDGPUInstructionSelector20selectG_GLOBAL_VALUEERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector20selectG_GLOBAL_VALUEERNS_12MachineInstrE" id="_ZNK4llvm25AMDGPUInstructionSelector20selectG_GLOBAL_VALUEERNS_12MachineInstrE">selectG_GLOBAL_VALUE</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="74I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="74I" data-ref-filename="74I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="141">141</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector15selectG_PTRMASKERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_PTRMASK' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15selectG_PTRMASKERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15selectG_PTRMASKERNS_12MachineInstrE" id="_ZNK4llvm25AMDGPUInstructionSelector15selectG_PTRMASKERNS_12MachineInstrE">selectG_PTRMASK</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="75I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="75I" data-ref-filename="75I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="142">142</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector26selectG_EXTRACT_VECTOR_ELTERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_EXTRACT_VECTOR_ELT' data-ref="_ZNK4llvm25AMDGPUInstructionSelector26selectG_EXTRACT_VECTOR_ELTERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector26selectG_EXTRACT_VECTOR_ELTERNS_12MachineInstrE" id="_ZNK4llvm25AMDGPUInstructionSelector26selectG_EXTRACT_VECTOR_ELTERNS_12MachineInstrE">selectG_EXTRACT_VECTOR_ELT</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="76I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="76I" data-ref-filename="76I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="143">143</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector25selectG_INSERT_VECTOR_ELTERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_INSERT_VECTOR_ELT' data-ref="_ZNK4llvm25AMDGPUInstructionSelector25selectG_INSERT_VECTOR_ELTERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector25selectG_INSERT_VECTOR_ELTERNS_12MachineInstrE" id="_ZNK4llvm25AMDGPUInstructionSelector25selectG_INSERT_VECTOR_ELTERNS_12MachineInstrE">selectG_INSERT_VECTOR_ELT</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="77I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="77I" data-ref-filename="77I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="144">144</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector22selectG_SHUFFLE_VECTORERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectG_SHUFFLE_VECTOR' data-ref="_ZNK4llvm25AMDGPUInstructionSelector22selectG_SHUFFLE_VECTORERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector22selectG_SHUFFLE_VECTORERNS_12MachineInstrE" id="_ZNK4llvm25AMDGPUInstructionSelector22selectG_SHUFFLE_VECTORERNS_12MachineInstrE">selectG_SHUFFLE_VECTOR</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="78I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="78I" data-ref-filename="78I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="145">145</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector31selectAMDGPU_BUFFER_ATOMIC_FADDERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectAMDGPU_BUFFER_ATOMIC_FADD' data-ref="_ZNK4llvm25AMDGPUInstructionSelector31selectAMDGPU_BUFFER_ATOMIC_FADDERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector31selectAMDGPU_BUFFER_ATOMIC_FADDERNS_12MachineInstrE" id="_ZNK4llvm25AMDGPUInstructionSelector31selectAMDGPU_BUFFER_ATOMIC_FADDERNS_12MachineInstrE">selectAMDGPU_BUFFER_ATOMIC_FADD</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="79I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="79I" data-ref-filename="79I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="146">146</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector31selectGlobalAtomicFaddIntrinsicERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectGlobalAtomicFaddIntrinsic' data-ref="_ZNK4llvm25AMDGPUInstructionSelector31selectGlobalAtomicFaddIntrinsicERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector31selectGlobalAtomicFaddIntrinsicERNS_12MachineInstrE" id="_ZNK4llvm25AMDGPUInstructionSelector31selectGlobalAtomicFaddIntrinsicERNS_12MachineInstrE">selectGlobalAtomicFaddIntrinsic</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="80I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="80I" data-ref-filename="80I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="147">147</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector18selectBVHIntrinsicERNS_12MachineInstrE" title='llvm::AMDGPUInstructionSelector::selectBVHIntrinsic' data-ref="_ZNK4llvm25AMDGPUInstructionSelector18selectBVHIntrinsicERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector18selectBVHIntrinsicERNS_12MachineInstrE" id="_ZNK4llvm25AMDGPUInstructionSelector18selectBVHIntrinsicERNS_12MachineInstrE">selectBVHIntrinsic</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="81I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="81I" data-ref-filename="81I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>  <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <em>unsigned</em>&gt; <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector18selectVOP3ModsImplERNS_14MachineOperandEb" title='llvm::AMDGPUInstructionSelector::selectVOP3ModsImpl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector18selectVOP3ModsImplERNS_14MachineOperandEb" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector18selectVOP3ModsImplERNS_14MachineOperandEb" id="_ZNK4llvm25AMDGPUInstructionSelector18selectVOP3ModsImplERNS_14MachineOperandEb">selectVOP3ModsImpl</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="82Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="82Root" data-ref-filename="82Root">Root</dfn>,</td></tr>
<tr><th id="150">150</th><td>                                                   <em>bool</em> <dfn class="local col3 decl" id="83AllowAbs" title='AllowAbs' data-type='bool' data-ref="83AllowAbs" data-ref-filename="83AllowAbs">AllowAbs</dfn> = <b>true</b>) <em>const</em>;</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="153">153</th><td>  <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector11selectVCSRCERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectVCSRC' data-ref="_ZNK4llvm25AMDGPUInstructionSelector11selectVCSRCERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector11selectVCSRCERNS_14MachineOperandE" id="_ZNK4llvm25AMDGPUInstructionSelector11selectVCSRCERNS_14MachineOperandE">selectVCSRC</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="84Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="84Root" data-ref-filename="84Root">Root</dfn>) <em>const</em>;</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="156">156</th><td>  <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector11selectVSRC0ERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectVSRC0' data-ref="_ZNK4llvm25AMDGPUInstructionSelector11selectVSRC0ERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector11selectVSRC0ERNS_14MachineOperandE" id="_ZNK4llvm25AMDGPUInstructionSelector11selectVSRC0ERNS_14MachineOperandE">selectVSRC0</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="85Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="85Root" data-ref-filename="85Root">Root</dfn>) <em>const</em>;</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="159">159</th><td>  <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector15selectVOP3Mods0ERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectVOP3Mods0' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15selectVOP3Mods0ERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15selectVOP3Mods0ERNS_14MachineOperandE" id="_ZNK4llvm25AMDGPUInstructionSelector15selectVOP3Mods0ERNS_14MachineOperandE">selectVOP3Mods0</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="86Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="86Root" data-ref-filename="86Root">Root</dfn>) <em>const</em>;</td></tr>
<tr><th id="160">160</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="161">161</th><td>  <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector16selectVOP3BMods0ERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectVOP3BMods0' data-ref="_ZNK4llvm25AMDGPUInstructionSelector16selectVOP3BMods0ERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector16selectVOP3BMods0ERNS_14MachineOperandE" id="_ZNK4llvm25AMDGPUInstructionSelector16selectVOP3BMods0ERNS_14MachineOperandE">selectVOP3BMods0</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="87Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="87Root" data-ref-filename="87Root">Root</dfn>) <em>const</em>;</td></tr>
<tr><th id="162">162</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="163">163</th><td>  <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector15selectVOP3OModsERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectVOP3OMods' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15selectVOP3OModsERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15selectVOP3OModsERNS_14MachineOperandE" id="_ZNK4llvm25AMDGPUInstructionSelector15selectVOP3OModsERNS_14MachineOperandE">selectVOP3OMods</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="88Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="88Root" data-ref-filename="88Root">Root</dfn>) <em>const</em>;</td></tr>
<tr><th id="164">164</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="165">165</th><td>  <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector14selectVOP3ModsERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectVOP3Mods' data-ref="_ZNK4llvm25AMDGPUInstructionSelector14selectVOP3ModsERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector14selectVOP3ModsERNS_14MachineOperandE" id="_ZNK4llvm25AMDGPUInstructionSelector14selectVOP3ModsERNS_14MachineOperandE">selectVOP3Mods</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="89Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="89Root" data-ref-filename="89Root">Root</dfn>) <em>const</em>;</td></tr>
<tr><th id="166">166</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="167">167</th><td>  <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector15selectVOP3BModsERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectVOP3BMods' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15selectVOP3BModsERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15selectVOP3BModsERNS_14MachineOperandE" id="_ZNK4llvm25AMDGPUInstructionSelector15selectVOP3BModsERNS_14MachineOperandE">selectVOP3BMods</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="90Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="90Root" data-ref-filename="90Root">Root</dfn>) <em>const</em>;</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td>  <a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector16selectVOP3NoModsERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectVOP3NoMods' data-ref="_ZNK4llvm25AMDGPUInstructionSelector16selectVOP3NoModsERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector16selectVOP3NoModsERNS_14MachineOperandE" id="_ZNK4llvm25AMDGPUInstructionSelector16selectVOP3NoModsERNS_14MachineOperandE">selectVOP3NoMods</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="91Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="91Root" data-ref-filename="91Root">Root</dfn>) <em>const</em>;</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="172">172</th><td>  <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector19selectVOP3Mods_nnanERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectVOP3Mods_nnan' data-ref="_ZNK4llvm25AMDGPUInstructionSelector19selectVOP3Mods_nnanERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector19selectVOP3Mods_nnanERNS_14MachineOperandE" id="_ZNK4llvm25AMDGPUInstructionSelector19selectVOP3Mods_nnanERNS_14MachineOperandE">selectVOP3Mods_nnan</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="92Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="92Root" data-ref-filename="92Root">Root</dfn>) <em>const</em>;</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>  <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="175">175</th><td>  <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector19selectVOP3PModsImplENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::AMDGPUInstructionSelector::selectVOP3PModsImpl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector19selectVOP3PModsImplENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector19selectVOP3PModsImplENS_8RegisterERKNS_19MachineRegisterInfoE" id="_ZNK4llvm25AMDGPUInstructionSelector19selectVOP3PModsImplENS_8RegisterERKNS_19MachineRegisterInfoE">selectVOP3PModsImpl</a>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="93Src" title='Src' data-type='llvm::Register' data-ref="93Src" data-ref-filename="93Src">Src</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="94MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="94MRI" data-ref-filename="94MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="178">178</th><td>  <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector15selectVOP3PModsERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectVOP3PMods' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15selectVOP3PModsERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15selectVOP3PModsERNS_14MachineOperandE" id="_ZNK4llvm25AMDGPUInstructionSelector15selectVOP3PModsERNS_14MachineOperandE">selectVOP3PMods</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="95Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="95Root" data-ref-filename="95Root">Root</dfn>) <em>const</em>;</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="181">181</th><td>  <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector19selectVOP3OpSelModsERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectVOP3OpSelMods' data-ref="_ZNK4llvm25AMDGPUInstructionSelector19selectVOP3OpSelModsERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector19selectVOP3OpSelModsERNS_14MachineOperandE" id="_ZNK4llvm25AMDGPUInstructionSelector19selectVOP3OpSelModsERNS_14MachineOperandE">selectVOP3OpSelMods</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="96Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="96Root" data-ref-filename="96Root">Root</dfn>) <em>const</em>;</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="184">184</th><td>  <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector13selectSmrdImmERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectSmrdImm' data-ref="_ZNK4llvm25AMDGPUInstructionSelector13selectSmrdImmERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector13selectSmrdImmERNS_14MachineOperandE" id="_ZNK4llvm25AMDGPUInstructionSelector13selectSmrdImmERNS_14MachineOperandE">selectSmrdImm</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="97Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="97Root" data-ref-filename="97Root">Root</dfn>) <em>const</em>;</td></tr>
<tr><th id="185">185</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="186">186</th><td>  <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector15selectSmrdImm32ERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectSmrdImm32' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15selectSmrdImm32ERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15selectSmrdImm32ERNS_14MachineOperandE" id="_ZNK4llvm25AMDGPUInstructionSelector15selectSmrdImm32ERNS_14MachineOperandE">selectSmrdImm32</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="98Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="98Root" data-ref-filename="98Root">Root</dfn>) <em>const</em>;</td></tr>
<tr><th id="187">187</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="188">188</th><td>  <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector14selectSmrdSgprERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectSmrdSgpr' data-ref="_ZNK4llvm25AMDGPUInstructionSelector14selectSmrdSgprERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector14selectSmrdSgprERNS_14MachineOperandE" id="_ZNK4llvm25AMDGPUInstructionSelector14selectSmrdSgprERNS_14MachineOperandE">selectSmrdSgpr</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="99Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="99Root" data-ref-filename="99Root">Root</dfn>) <em>const</em>;</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td>  <b>template</b> &lt;<em>bool</em> Signed&gt;</td></tr>
<tr><th id="191">191</th><td>  <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <em>int</em>&gt;</td></tr>
<tr><th id="192">192</th><td>  <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector20selectFlatOffsetImplERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectFlatOffsetImpl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector20selectFlatOffsetImplERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector20selectFlatOffsetImplERNS_14MachineOperandE" id="_ZNK4llvm25AMDGPUInstructionSelector20selectFlatOffsetImplERNS_14MachineOperandE">selectFlatOffsetImpl</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="100Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="100Root" data-ref-filename="100Root">Root</dfn>) <em>const</em>;</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="195">195</th><td>  <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector16selectFlatOffsetERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectFlatOffset' data-ref="_ZNK4llvm25AMDGPUInstructionSelector16selectFlatOffsetERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector16selectFlatOffsetERNS_14MachineOperandE" id="_ZNK4llvm25AMDGPUInstructionSelector16selectFlatOffsetERNS_14MachineOperandE">selectFlatOffset</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="101Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="101Root" data-ref-filename="101Root">Root</dfn>) <em>const</em>;</td></tr>
<tr><th id="196">196</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="197">197</th><td>  <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector22selectFlatOffsetSignedERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectFlatOffsetSigned' data-ref="_ZNK4llvm25AMDGPUInstructionSelector22selectFlatOffsetSignedERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector22selectFlatOffsetSignedERNS_14MachineOperandE" id="_ZNK4llvm25AMDGPUInstructionSelector22selectFlatOffsetSignedERNS_14MachineOperandE">selectFlatOffsetSigned</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="102Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="102Root" data-ref-filename="102Root">Root</dfn>) <em>const</em>;</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="200">200</th><td>  <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector17selectGlobalSAddrERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectGlobalSAddr' data-ref="_ZNK4llvm25AMDGPUInstructionSelector17selectGlobalSAddrERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector17selectGlobalSAddrERNS_14MachineOperandE" id="_ZNK4llvm25AMDGPUInstructionSelector17selectGlobalSAddrERNS_14MachineOperandE">selectGlobalSAddr</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="103Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="103Root" data-ref-filename="103Root">Root</dfn>) <em>const</em>;</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="203">203</th><td>  <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector18selectScratchSAddrERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectScratchSAddr' data-ref="_ZNK4llvm25AMDGPUInstructionSelector18selectScratchSAddrERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector18selectScratchSAddrERNS_14MachineOperandE" id="_ZNK4llvm25AMDGPUInstructionSelector18selectScratchSAddrERNS_14MachineOperandE">selectScratchSAddr</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="104Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="104Root" data-ref-filename="104Root">Root</dfn>) <em>const</em>;</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="206">206</th><td>  <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector23selectMUBUFScratchOffenERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectMUBUFScratchOffen' data-ref="_ZNK4llvm25AMDGPUInstructionSelector23selectMUBUFScratchOffenERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector23selectMUBUFScratchOffenERNS_14MachineOperandE" id="_ZNK4llvm25AMDGPUInstructionSelector23selectMUBUFScratchOffenERNS_14MachineOperandE">selectMUBUFScratchOffen</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="105Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="105Root" data-ref-filename="105Root">Root</dfn>) <em>const</em>;</td></tr>
<tr><th id="207">207</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="208">208</th><td>  <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector24selectMUBUFScratchOffsetERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectMUBUFScratchOffset' data-ref="_ZNK4llvm25AMDGPUInstructionSelector24selectMUBUFScratchOffsetERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector24selectMUBUFScratchOffsetERNS_14MachineOperandE" id="_ZNK4llvm25AMDGPUInstructionSelector24selectMUBUFScratchOffsetERNS_14MachineOperandE">selectMUBUFScratchOffset</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="106Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="106Root" data-ref-filename="106Root">Root</dfn>) <em>const</em>;</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector15isDSOffsetLegalENS_8RegisterEl" title='llvm::AMDGPUInstructionSelector::isDSOffsetLegal' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15isDSOffsetLegalENS_8RegisterEl" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15isDSOffsetLegalENS_8RegisterEl" id="_ZNK4llvm25AMDGPUInstructionSelector15isDSOffsetLegalENS_8RegisterEl">isDSOffsetLegal</a>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="107Base" title='Base' data-type='llvm::Register' data-ref="107Base" data-ref-filename="107Base">Base</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col8 decl" id="108Offset" title='Offset' data-type='int64_t' data-ref="108Offset" data-ref-filename="108Offset">Offset</dfn>) <em>const</em>;</td></tr>
<tr><th id="211">211</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector16isDSOffset2LegalENS_8RegisterEllj" title='llvm::AMDGPUInstructionSelector::isDSOffset2Legal' data-ref="_ZNK4llvm25AMDGPUInstructionSelector16isDSOffset2LegalENS_8RegisterEllj" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector16isDSOffset2LegalENS_8RegisterEllj" id="_ZNK4llvm25AMDGPUInstructionSelector16isDSOffset2LegalENS_8RegisterEllj">isDSOffset2Legal</a>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="109Base" title='Base' data-type='llvm::Register' data-ref="109Base" data-ref-filename="109Base">Base</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col0 decl" id="110Offset0" title='Offset0' data-type='int64_t' data-ref="110Offset0" data-ref-filename="110Offset0">Offset0</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col1 decl" id="111Offset1" title='Offset1' data-type='int64_t' data-ref="111Offset1" data-ref-filename="111Offset1">Offset1</dfn>,</td></tr>
<tr><th id="212">212</th><td>                        <em>unsigned</em> <dfn class="local col2 decl" id="112Size" title='Size' data-type='unsigned int' data-ref="112Size" data-ref-filename="112Size">Size</dfn>) <em>const</em>;</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>  <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="215">215</th><td>  <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector24selectDS1Addr1OffsetImplERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectDS1Addr1OffsetImpl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector24selectDS1Addr1OffsetImplERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector24selectDS1Addr1OffsetImplERNS_14MachineOperandE" id="_ZNK4llvm25AMDGPUInstructionSelector24selectDS1Addr1OffsetImplERNS_14MachineOperandE">selectDS1Addr1OffsetImpl</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="113Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="113Root" data-ref-filename="113Root">Root</dfn>) <em>const</em>;</td></tr>
<tr><th id="216">216</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="217">217</th><td>  <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector20selectDS1Addr1OffsetERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectDS1Addr1Offset' data-ref="_ZNK4llvm25AMDGPUInstructionSelector20selectDS1Addr1OffsetERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector20selectDS1Addr1OffsetERNS_14MachineOperandE" id="_ZNK4llvm25AMDGPUInstructionSelector20selectDS1Addr1OffsetERNS_14MachineOperandE">selectDS1Addr1Offset</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="114Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="114Root" data-ref-filename="114Root">Root</dfn>) <em>const</em>;</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="220">220</th><td>  <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector25selectDS64Bit4ByteAlignedERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectDS64Bit4ByteAligned' data-ref="_ZNK4llvm25AMDGPUInstructionSelector25selectDS64Bit4ByteAlignedERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector25selectDS64Bit4ByteAlignedERNS_14MachineOperandE" id="_ZNK4llvm25AMDGPUInstructionSelector25selectDS64Bit4ByteAlignedERNS_14MachineOperandE">selectDS64Bit4ByteAligned</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="115Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="115Root" data-ref-filename="115Root">Root</dfn>) <em>const</em>;</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="223">223</th><td>  <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector26selectDS128Bit8ByteAlignedERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectDS128Bit8ByteAligned' data-ref="_ZNK4llvm25AMDGPUInstructionSelector26selectDS128Bit8ByteAlignedERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector26selectDS128Bit8ByteAlignedERNS_14MachineOperandE" id="_ZNK4llvm25AMDGPUInstructionSelector26selectDS128Bit8ByteAlignedERNS_14MachineOperandE">selectDS128Bit8ByteAligned</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="116Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="116Root" data-ref-filename="116Root">Root</dfn>) <em>const</em>;</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td>  <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <em>unsigned</em>&gt; <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector22selectDSReadWrite2ImplERNS_14MachineOperandEj" title='llvm::AMDGPUInstructionSelector::selectDSReadWrite2Impl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector22selectDSReadWrite2ImplERNS_14MachineOperandEj" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector22selectDSReadWrite2ImplERNS_14MachineOperandEj" id="_ZNK4llvm25AMDGPUInstructionSelector22selectDSReadWrite2ImplERNS_14MachineOperandEj">selectDSReadWrite2Impl</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="117Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="117Root" data-ref-filename="117Root">Root</dfn>,</td></tr>
<tr><th id="226">226</th><td>                                                       <em>unsigned</em> <dfn class="local col8 decl" id="118size" title='size' data-type='unsigned int' data-ref="118size" data-ref-filename="118size">size</dfn>) <em>const</em>;</td></tr>
<tr><th id="227">227</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="228">228</th><td>  <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector18selectDSReadWrite2ERNS_14MachineOperandEj" title='llvm::AMDGPUInstructionSelector::selectDSReadWrite2' data-ref="_ZNK4llvm25AMDGPUInstructionSelector18selectDSReadWrite2ERNS_14MachineOperandEj" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector18selectDSReadWrite2ERNS_14MachineOperandEj" id="_ZNK4llvm25AMDGPUInstructionSelector18selectDSReadWrite2ERNS_14MachineOperandEj">selectDSReadWrite2</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="119Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="119Root" data-ref-filename="119Root">Root</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="120size" title='size' data-type='unsigned int' data-ref="120size" data-ref-filename="120size">size</dfn>) <em>const</em>;</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td>  <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a>&gt;</td></tr>
<tr><th id="231">231</th><td>  <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector28getPtrBaseWithConstantOffsetENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::AMDGPUInstructionSelector::getPtrBaseWithConstantOffset' data-ref="_ZNK4llvm25AMDGPUInstructionSelector28getPtrBaseWithConstantOffsetENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector28getPtrBaseWithConstantOffsetENS_8RegisterERKNS_19MachineRegisterInfoE" id="_ZNK4llvm25AMDGPUInstructionSelector28getPtrBaseWithConstantOffsetENS_8RegisterERKNS_19MachineRegisterInfoE">getPtrBaseWithConstantOffset</a>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="121Root" title='Root' data-type='llvm::Register' data-ref="121Root" data-ref-filename="121Root">Root</dfn>,</td></tr>
<tr><th id="232">232</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="122MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="122MRI" data-ref-filename="122MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td>  <i>// Parse out a chain of up to two g_ptr_add instructions.</i></td></tr>
<tr><th id="235">235</th><td><i>  // g_ptr_add (n0, _)</i></td></tr>
<tr><th id="236">236</th><td><i>  // g_ptr_add (n0, (n1 = g_ptr_add n2, n3))</i></td></tr>
<tr><th id="237">237</th><td>  <b>struct</b> <dfn class="type def" id="llvm::AMDGPUInstructionSelector::MUBUFAddressData" title='llvm::AMDGPUInstructionSelector::MUBUFAddressData' data-ref="llvm::AMDGPUInstructionSelector::MUBUFAddressData" data-ref-filename="llvm..AMDGPUInstructionSelector..MUBUFAddressData">MUBUFAddressData</dfn> {</td></tr>
<tr><th id="238">238</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl field" id="llvm::AMDGPUInstructionSelector::MUBUFAddressData::N0" title='llvm::AMDGPUInstructionSelector::MUBUFAddressData::N0' data-ref="llvm::AMDGPUInstructionSelector::MUBUFAddressData::N0" data-ref-filename="llvm..AMDGPUInstructionSelector..MUBUFAddressData..N0">N0</dfn>, <dfn class="decl field" id="llvm::AMDGPUInstructionSelector::MUBUFAddressData::N2" title='llvm::AMDGPUInstructionSelector::MUBUFAddressData::N2' data-ref="llvm::AMDGPUInstructionSelector::MUBUFAddressData::N2" data-ref-filename="llvm..AMDGPUInstructionSelector..MUBUFAddressData..N2">N2</dfn>, <dfn class="decl field" id="llvm::AMDGPUInstructionSelector::MUBUFAddressData::N3" title='llvm::AMDGPUInstructionSelector::MUBUFAddressData::N3' data-ref="llvm::AMDGPUInstructionSelector::MUBUFAddressData::N3" data-ref-filename="llvm..AMDGPUInstructionSelector..MUBUFAddressData..N3">N3</dfn>;</td></tr>
<tr><th id="239">239</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="decl field" id="llvm::AMDGPUInstructionSelector::MUBUFAddressData::Offset" title='llvm::AMDGPUInstructionSelector::MUBUFAddressData::Offset' data-ref="llvm::AMDGPUInstructionSelector::MUBUFAddressData::Offset" data-ref-filename="llvm..AMDGPUInstructionSelector..MUBUFAddressData..Offset">Offset</dfn> = <var>0</var>;</td></tr>
<tr><th id="240">240</th><td>  };</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector15shouldUseAddr64ENS0_16MUBUFAddressDataE" title='llvm::AMDGPUInstructionSelector::shouldUseAddr64' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15shouldUseAddr64ENS0_16MUBUFAddressDataE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15shouldUseAddr64ENS0_16MUBUFAddressDataE" id="_ZNK4llvm25AMDGPUInstructionSelector15shouldUseAddr64ENS0_16MUBUFAddressDataE">shouldUseAddr64</a>(<a class="type" href="#llvm::AMDGPUInstructionSelector::MUBUFAddressData" title='llvm::AMDGPUInstructionSelector::MUBUFAddressData' data-ref="llvm::AMDGPUInstructionSelector::MUBUFAddressData" data-ref-filename="llvm..AMDGPUInstructionSelector..MUBUFAddressData">MUBUFAddressData</a> <dfn class="local col3 decl" id="123AddrData" title='AddrData' data-type='llvm::AMDGPUInstructionSelector::MUBUFAddressData' data-ref="123AddrData" data-ref-filename="123AddrData">AddrData</dfn>) <em>const</em>;</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td>  <em>void</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector23splitIllegalMUBUFOffsetERNS_16MachineIRBuilderERNS_8RegisterERl" title='llvm::AMDGPUInstructionSelector::splitIllegalMUBUFOffset' data-ref="_ZNK4llvm25AMDGPUInstructionSelector23splitIllegalMUBUFOffsetERNS_16MachineIRBuilderERNS_8RegisterERl" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector23splitIllegalMUBUFOffsetERNS_16MachineIRBuilderERNS_8RegisterERl" id="_ZNK4llvm25AMDGPUInstructionSelector23splitIllegalMUBUFOffsetERNS_16MachineIRBuilderERNS_8RegisterERl">splitIllegalMUBUFOffset</a>(<a class="type" href="../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col4 decl" id="124B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="124B" data-ref-filename="124B">B</dfn>,</td></tr>
<tr><th id="245">245</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col5 decl" id="125SOffset" title='SOffset' data-type='llvm::Register &amp;' data-ref="125SOffset" data-ref-filename="125SOffset">SOffset</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col6 decl" id="126ImmOffset" title='ImmOffset' data-type='int64_t &amp;' data-ref="126ImmOffset" data-ref-filename="126ImmOffset">ImmOffset</dfn>) <em>const</em>;</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td>  <a class="type" href="#llvm::AMDGPUInstructionSelector::MUBUFAddressData" title='llvm::AMDGPUInstructionSelector::MUBUFAddressData' data-ref="llvm::AMDGPUInstructionSelector::MUBUFAddressData" data-ref-filename="llvm..AMDGPUInstructionSelector..MUBUFAddressData">MUBUFAddressData</a> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector17parseMUBUFAddressENS_8RegisterE" title='llvm::AMDGPUInstructionSelector::parseMUBUFAddress' data-ref="_ZNK4llvm25AMDGPUInstructionSelector17parseMUBUFAddressENS_8RegisterE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector17parseMUBUFAddressENS_8RegisterE" id="_ZNK4llvm25AMDGPUInstructionSelector17parseMUBUFAddressENS_8RegisterE">parseMUBUFAddress</a>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="127Src" title='Src' data-type='llvm::Register' data-ref="127Src" data-ref-filename="127Src">Src</dfn>) <em>const</em>;</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector21selectMUBUFAddr64ImplERNS_14MachineOperandERNS_8RegisterES4_S4_Rl" title='llvm::AMDGPUInstructionSelector::selectMUBUFAddr64Impl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector21selectMUBUFAddr64ImplERNS_14MachineOperandERNS_8RegisterES4_S4_Rl" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector21selectMUBUFAddr64ImplERNS_14MachineOperandERNS_8RegisterES4_S4_Rl" id="_ZNK4llvm25AMDGPUInstructionSelector21selectMUBUFAddr64ImplERNS_14MachineOperandERNS_8RegisterES4_S4_Rl">selectMUBUFAddr64Impl</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="128Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="128Root" data-ref-filename="128Root">Root</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col9 decl" id="129VAddr" title='VAddr' data-type='llvm::Register &amp;' data-ref="129VAddr" data-ref-filename="129VAddr">VAddr</dfn>,</td></tr>
<tr><th id="250">250</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col0 decl" id="130RSrcReg" title='RSrcReg' data-type='llvm::Register &amp;' data-ref="130RSrcReg" data-ref-filename="130RSrcReg">RSrcReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col1 decl" id="131SOffset" title='SOffset' data-type='llvm::Register &amp;' data-ref="131SOffset" data-ref-filename="131SOffset">SOffset</dfn>,</td></tr>
<tr><th id="251">251</th><td>                             <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col2 decl" id="132Offset" title='Offset' data-type='int64_t &amp;' data-ref="132Offset" data-ref-filename="132Offset">Offset</dfn>) <em>const</em>;</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector21selectMUBUFOffsetImplERNS_14MachineOperandERNS_8RegisterES4_Rl" title='llvm::AMDGPUInstructionSelector::selectMUBUFOffsetImpl' data-ref="_ZNK4llvm25AMDGPUInstructionSelector21selectMUBUFOffsetImplERNS_14MachineOperandERNS_8RegisterES4_Rl" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector21selectMUBUFOffsetImplERNS_14MachineOperandERNS_8RegisterES4_Rl" id="_ZNK4llvm25AMDGPUInstructionSelector21selectMUBUFOffsetImplERNS_14MachineOperandERNS_8RegisterES4_Rl">selectMUBUFOffsetImpl</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="133Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="133Root" data-ref-filename="133Root">Root</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col4 decl" id="134RSrcReg" title='RSrcReg' data-type='llvm::Register &amp;' data-ref="134RSrcReg" data-ref-filename="134RSrcReg">RSrcReg</dfn>,</td></tr>
<tr><th id="254">254</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col5 decl" id="135SOffset" title='SOffset' data-type='llvm::Register &amp;' data-ref="135SOffset" data-ref-filename="135SOffset">SOffset</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col6 decl" id="136Offset" title='Offset' data-type='int64_t &amp;' data-ref="136Offset" data-ref-filename="136Offset">Offset</dfn>) <em>const</em>;</td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="257">257</th><td>  <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector17selectMUBUFAddr64ERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectMUBUFAddr64' data-ref="_ZNK4llvm25AMDGPUInstructionSelector17selectMUBUFAddr64ERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector17selectMUBUFAddr64ERNS_14MachineOperandE" id="_ZNK4llvm25AMDGPUInstructionSelector17selectMUBUFAddr64ERNS_14MachineOperandE">selectMUBUFAddr64</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="137Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="137Root" data-ref-filename="137Root">Root</dfn>) <em>const</em>;</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="260">260</th><td>  <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector17selectMUBUFOffsetERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectMUBUFOffset' data-ref="_ZNK4llvm25AMDGPUInstructionSelector17selectMUBUFOffsetERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector17selectMUBUFOffsetERNS_14MachineOperandE" id="_ZNK4llvm25AMDGPUInstructionSelector17selectMUBUFOffsetERNS_14MachineOperandE">selectMUBUFOffset</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="138Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="138Root" data-ref-filename="138Root">Root</dfn>) <em>const</em>;</td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="263">263</th><td>  <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector23selectMUBUFOffsetAtomicERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectMUBUFOffsetAtomic' data-ref="_ZNK4llvm25AMDGPUInstructionSelector23selectMUBUFOffsetAtomicERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector23selectMUBUFOffsetAtomicERNS_14MachineOperandE" id="_ZNK4llvm25AMDGPUInstructionSelector23selectMUBUFOffsetAtomicERNS_14MachineOperandE">selectMUBUFOffsetAtomic</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="139Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="139Root" data-ref-filename="139Root">Root</dfn>) <em>const</em>;</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>  <a class="type" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector" data-ref-filename="llvm..InstructionSelector">InstructionSelector</a>::<a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a></td></tr>
<tr><th id="266">266</th><td>  <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector23selectMUBUFAddr64AtomicERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectMUBUFAddr64Atomic' data-ref="_ZNK4llvm25AMDGPUInstructionSelector23selectMUBUFAddr64AtomicERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector23selectMUBUFAddr64AtomicERNS_14MachineOperandE" id="_ZNK4llvm25AMDGPUInstructionSelector23selectMUBUFAddr64AtomicERNS_14MachineOperandE">selectMUBUFAddr64Atomic</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="140Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="140Root" data-ref-filename="140Root">Root</dfn>) <em>const</em>;</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td>  <a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector19selectSMRDBufferImmERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectSMRDBufferImm' data-ref="_ZNK4llvm25AMDGPUInstructionSelector19selectSMRDBufferImmERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector19selectSMRDBufferImmERNS_14MachineOperandE" id="_ZNK4llvm25AMDGPUInstructionSelector19selectSMRDBufferImmERNS_14MachineOperandE">selectSMRDBufferImm</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="141Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="141Root" data-ref-filename="141Root">Root</dfn>) <em>const</em>;</td></tr>
<tr><th id="269">269</th><td>  <a class="typedef" href="../../../include/llvm/CodeGen/GlobalISel/InstructionSelector.h.html#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns" data-ref-filename="llvm..InstructionSelector..ComplexRendererFns">ComplexRendererFns</a> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector21selectSMRDBufferImm32ERNS_14MachineOperandE" title='llvm::AMDGPUInstructionSelector::selectSMRDBufferImm32' data-ref="_ZNK4llvm25AMDGPUInstructionSelector21selectSMRDBufferImm32ERNS_14MachineOperandE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector21selectSMRDBufferImm32ERNS_14MachineOperandE" id="_ZNK4llvm25AMDGPUInstructionSelector21selectSMRDBufferImm32ERNS_14MachineOperandE">selectSMRDBufferImm32</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="142Root" title='Root' data-type='llvm::MachineOperand &amp;' data-ref="142Root" data-ref-filename="142Root">Root</dfn>) <em>const</em>;</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td>  <em>void</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector16renderTruncImm32ERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" title='llvm::AMDGPUInstructionSelector::renderTruncImm32' data-ref="_ZNK4llvm25AMDGPUInstructionSelector16renderTruncImm32ERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector16renderTruncImm32ERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" id="_ZNK4llvm25AMDGPUInstructionSelector16renderTruncImm32ERNS_19MachineInstrBuilderERKNS_12MachineInstrEi">renderTruncImm32</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col3 decl" id="143MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="143MIB" data-ref-filename="143MIB">MIB</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="144MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="144MI" data-ref-filename="144MI">MI</dfn>,</td></tr>
<tr><th id="272">272</th><td>                        <em>int</em> <dfn class="local col5 decl" id="145OpIdx" title='OpIdx' data-type='int' data-ref="145OpIdx" data-ref-filename="145OpIdx">OpIdx</dfn> = -<var>1</var>) <em>const</em>;</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td>  <em>void</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector15renderTruncTImmERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" title='llvm::AMDGPUInstructionSelector::renderTruncTImm' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15renderTruncTImmERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15renderTruncTImmERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" id="_ZNK4llvm25AMDGPUInstructionSelector15renderTruncTImmERNS_19MachineInstrBuilderERKNS_12MachineInstrEi">renderTruncTImm</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col6 decl" id="146MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="146MIB" data-ref-filename="146MIB">MIB</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="147MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="147MI" data-ref-filename="147MI">MI</dfn>,</td></tr>
<tr><th id="275">275</th><td>                       <em>int</em> <dfn class="local col8 decl" id="148OpIdx" title='OpIdx' data-type='int' data-ref="148OpIdx" data-ref-filename="148OpIdx">OpIdx</dfn>) <em>const</em>;</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td>  <em>void</em> <dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector16renderTruncTImm1ERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" title='llvm::AMDGPUInstructionSelector::renderTruncTImm1' data-ref="_ZNK4llvm25AMDGPUInstructionSelector16renderTruncTImm1ERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector16renderTruncTImm1ERNS_19MachineInstrBuilderERKNS_12MachineInstrEi">renderTruncTImm1</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col9 decl" id="149MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="149MIB" data-ref-filename="149MIB">MIB</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="150MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="150MI" data-ref-filename="150MI">MI</dfn>,</td></tr>
<tr><th id="278">278</th><td>                        <em>int</em> <dfn class="local col1 decl" id="151OpIdx" title='OpIdx' data-type='int' data-ref="151OpIdx" data-ref-filename="151OpIdx">OpIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="279">279</th><td>    <a class="member fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector15renderTruncTImmERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" title='llvm::AMDGPUInstructionSelector::renderTruncTImm' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15renderTruncTImmERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15renderTruncTImmERNS_19MachineInstrBuilderERKNS_12MachineInstrEi">renderTruncTImm</a>(<span class='refarg'><a class="local col9 ref" href="#149MIB" title='MIB' data-ref="149MIB" data-ref-filename="149MIB">MIB</a></span>, <a class="local col0 ref" href="#150MI" title='MI' data-ref="150MI" data-ref-filename="150MI">MI</a>, <a class="local col1 ref" href="#151OpIdx" title='OpIdx' data-ref="151OpIdx" data-ref-filename="151OpIdx">OpIdx</a>);</td></tr>
<tr><th id="280">280</th><td>  }</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td>  <em>void</em> <dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector16renderTruncTImm8ERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" title='llvm::AMDGPUInstructionSelector::renderTruncTImm8' data-ref="_ZNK4llvm25AMDGPUInstructionSelector16renderTruncTImm8ERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector16renderTruncTImm8ERNS_19MachineInstrBuilderERKNS_12MachineInstrEi">renderTruncTImm8</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col2 decl" id="152MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="152MIB" data-ref-filename="152MIB">MIB</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="153MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="153MI" data-ref-filename="153MI">MI</dfn>,</td></tr>
<tr><th id="283">283</th><td>                        <em>int</em> <dfn class="local col4 decl" id="154OpIdx" title='OpIdx' data-type='int' data-ref="154OpIdx" data-ref-filename="154OpIdx">OpIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="284">284</th><td>    <a class="member fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector15renderTruncTImmERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" title='llvm::AMDGPUInstructionSelector::renderTruncTImm' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15renderTruncTImmERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15renderTruncTImmERNS_19MachineInstrBuilderERKNS_12MachineInstrEi">renderTruncTImm</a>(<span class='refarg'><a class="local col2 ref" href="#152MIB" title='MIB' data-ref="152MIB" data-ref-filename="152MIB">MIB</a></span>, <a class="local col3 ref" href="#153MI" title='MI' data-ref="153MI" data-ref-filename="153MI">MI</a>, <a class="local col4 ref" href="#154OpIdx" title='OpIdx' data-ref="154OpIdx" data-ref-filename="154OpIdx">OpIdx</a>);</td></tr>
<tr><th id="285">285</th><td>  }</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td>  <em>void</em> <dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector17renderTruncTImm16ERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" title='llvm::AMDGPUInstructionSelector::renderTruncTImm16' data-ref="_ZNK4llvm25AMDGPUInstructionSelector17renderTruncTImm16ERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector17renderTruncTImm16ERNS_19MachineInstrBuilderERKNS_12MachineInstrEi">renderTruncTImm16</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col5 decl" id="155MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="155MIB" data-ref-filename="155MIB">MIB</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="156MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="156MI" data-ref-filename="156MI">MI</dfn>,</td></tr>
<tr><th id="288">288</th><td>                        <em>int</em> <dfn class="local col7 decl" id="157OpIdx" title='OpIdx' data-type='int' data-ref="157OpIdx" data-ref-filename="157OpIdx">OpIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="289">289</th><td>    <a class="member fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector15renderTruncTImmERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" title='llvm::AMDGPUInstructionSelector::renderTruncTImm' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15renderTruncTImmERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15renderTruncTImmERNS_19MachineInstrBuilderERKNS_12MachineInstrEi">renderTruncTImm</a>(<span class='refarg'><a class="local col5 ref" href="#155MIB" title='MIB' data-ref="155MIB" data-ref-filename="155MIB">MIB</a></span>, <a class="local col6 ref" href="#156MI" title='MI' data-ref="156MI" data-ref-filename="156MI">MI</a>, <a class="local col7 ref" href="#157OpIdx" title='OpIdx' data-ref="157OpIdx" data-ref-filename="157OpIdx">OpIdx</a>);</td></tr>
<tr><th id="290">290</th><td>  }</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td>  <em>void</em> <dfn class="decl def fn" id="_ZNK4llvm25AMDGPUInstructionSelector17renderTruncTImm32ERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" title='llvm::AMDGPUInstructionSelector::renderTruncTImm32' data-ref="_ZNK4llvm25AMDGPUInstructionSelector17renderTruncTImm32ERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector17renderTruncTImm32ERNS_19MachineInstrBuilderERKNS_12MachineInstrEi">renderTruncTImm32</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col8 decl" id="158MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="158MIB" data-ref-filename="158MIB">MIB</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="159MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="159MI" data-ref-filename="159MI">MI</dfn>,</td></tr>
<tr><th id="293">293</th><td>                        <em>int</em> <dfn class="local col0 decl" id="160OpIdx" title='OpIdx' data-type='int' data-ref="160OpIdx" data-ref-filename="160OpIdx">OpIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="294">294</th><td>    <a class="member fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector15renderTruncTImmERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" title='llvm::AMDGPUInstructionSelector::renderTruncTImm' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15renderTruncTImmERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15renderTruncTImmERNS_19MachineInstrBuilderERKNS_12MachineInstrEi">renderTruncTImm</a>(<span class='refarg'><a class="local col8 ref" href="#158MIB" title='MIB' data-ref="158MIB" data-ref-filename="158MIB">MIB</a></span>, <a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI" data-ref-filename="159MI">MI</a>, <a class="local col0 ref" href="#160OpIdx" title='OpIdx' data-ref="160OpIdx" data-ref-filename="160OpIdx">OpIdx</a>);</td></tr>
<tr><th id="295">295</th><td>  }</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td>  <em>void</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector15renderNegateImmERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" title='llvm::AMDGPUInstructionSelector::renderNegateImm' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15renderNegateImmERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15renderNegateImmERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" id="_ZNK4llvm25AMDGPUInstructionSelector15renderNegateImmERNS_19MachineInstrBuilderERKNS_12MachineInstrEi">renderNegateImm</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col1 decl" id="161MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="161MIB" data-ref-filename="161MIB">MIB</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="162MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="162MI" data-ref-filename="162MI">MI</dfn>,</td></tr>
<tr><th id="298">298</th><td>                       <em>int</em> <dfn class="local col3 decl" id="163OpIdx" title='OpIdx' data-type='int' data-ref="163OpIdx" data-ref-filename="163OpIdx">OpIdx</dfn>) <em>const</em>;</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td>  <em>void</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector16renderBitcastImmERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" title='llvm::AMDGPUInstructionSelector::renderBitcastImm' data-ref="_ZNK4llvm25AMDGPUInstructionSelector16renderBitcastImmERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector16renderBitcastImmERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" id="_ZNK4llvm25AMDGPUInstructionSelector16renderBitcastImmERNS_19MachineInstrBuilderERKNS_12MachineInstrEi">renderBitcastImm</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col4 decl" id="164MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="164MIB" data-ref-filename="164MIB">MIB</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="165MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="165MI" data-ref-filename="165MI">MI</dfn>,</td></tr>
<tr><th id="301">301</th><td>                        <em>int</em> <dfn class="local col6 decl" id="166OpIdx" title='OpIdx' data-type='int' data-ref="166OpIdx" data-ref-filename="166OpIdx">OpIdx</dfn>) <em>const</em>;</td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td>  <em>void</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector15renderPopcntImmERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" title='llvm::AMDGPUInstructionSelector::renderPopcntImm' data-ref="_ZNK4llvm25AMDGPUInstructionSelector15renderPopcntImmERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector15renderPopcntImmERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" id="_ZNK4llvm25AMDGPUInstructionSelector15renderPopcntImmERNS_19MachineInstrBuilderERKNS_12MachineInstrEi">renderPopcntImm</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col7 decl" id="167MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="167MIB" data-ref-filename="167MIB">MIB</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="168MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="168MI" data-ref-filename="168MI">MI</dfn>,</td></tr>
<tr><th id="304">304</th><td>                       <em>int</em> <dfn class="local col9 decl" id="169OpIdx" title='OpIdx' data-type='int' data-ref="169OpIdx" data-ref-filename="169OpIdx">OpIdx</dfn>) <em>const</em>;</td></tr>
<tr><th id="305">305</th><td>  <em>void</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector16renderExtractGLCERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" title='llvm::AMDGPUInstructionSelector::renderExtractGLC' data-ref="_ZNK4llvm25AMDGPUInstructionSelector16renderExtractGLCERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector16renderExtractGLCERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" id="_ZNK4llvm25AMDGPUInstructionSelector16renderExtractGLCERNS_19MachineInstrBuilderERKNS_12MachineInstrEi">renderExtractGLC</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col0 decl" id="170MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="170MIB" data-ref-filename="170MIB">MIB</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="171MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="171MI" data-ref-filename="171MI">MI</dfn>,</td></tr>
<tr><th id="306">306</th><td>                        <em>int</em> <dfn class="local col2 decl" id="172OpIdx" title='OpIdx' data-type='int' data-ref="172OpIdx" data-ref-filename="172OpIdx">OpIdx</dfn>) <em>const</em>;</td></tr>
<tr><th id="307">307</th><td>  <em>void</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector16renderExtractSLCERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" title='llvm::AMDGPUInstructionSelector::renderExtractSLC' data-ref="_ZNK4llvm25AMDGPUInstructionSelector16renderExtractSLCERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector16renderExtractSLCERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" id="_ZNK4llvm25AMDGPUInstructionSelector16renderExtractSLCERNS_19MachineInstrBuilderERKNS_12MachineInstrEi">renderExtractSLC</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col3 decl" id="173MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="173MIB" data-ref-filename="173MIB">MIB</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="174MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="174MI" data-ref-filename="174MI">MI</dfn>,</td></tr>
<tr><th id="308">308</th><td>                        <em>int</em> <dfn class="local col5 decl" id="175OpIdx" title='OpIdx' data-type='int' data-ref="175OpIdx" data-ref-filename="175OpIdx">OpIdx</dfn>) <em>const</em>;</td></tr>
<tr><th id="309">309</th><td>  <em>void</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector16renderExtractDLCERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" title='llvm::AMDGPUInstructionSelector::renderExtractDLC' data-ref="_ZNK4llvm25AMDGPUInstructionSelector16renderExtractDLCERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector16renderExtractDLCERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" id="_ZNK4llvm25AMDGPUInstructionSelector16renderExtractDLCERNS_19MachineInstrBuilderERKNS_12MachineInstrEi">renderExtractDLC</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col6 decl" id="176MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="176MIB" data-ref-filename="176MIB">MIB</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="177MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="177MI" data-ref-filename="177MI">MI</dfn>,</td></tr>
<tr><th id="310">310</th><td>                        <em>int</em> <dfn class="local col8 decl" id="178OpIdx" title='OpIdx' data-type='int' data-ref="178OpIdx" data-ref-filename="178OpIdx">OpIdx</dfn>) <em>const</em>;</td></tr>
<tr><th id="311">311</th><td>  <em>void</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector16renderExtractSWZERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" title='llvm::AMDGPUInstructionSelector::renderExtractSWZ' data-ref="_ZNK4llvm25AMDGPUInstructionSelector16renderExtractSWZERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector16renderExtractSWZERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" id="_ZNK4llvm25AMDGPUInstructionSelector16renderExtractSWZERNS_19MachineInstrBuilderERKNS_12MachineInstrEi">renderExtractSWZ</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col9 decl" id="179MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="179MIB" data-ref-filename="179MIB">MIB</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="180MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="180MI" data-ref-filename="180MI">MI</dfn>,</td></tr>
<tr><th id="312">312</th><td>                        <em>int</em> <dfn class="local col1 decl" id="181OpIdx" title='OpIdx' data-type='int' data-ref="181OpIdx" data-ref-filename="181OpIdx">OpIdx</dfn>) <em>const</em>;</td></tr>
<tr><th id="313">313</th><td>  <em>void</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector16renderFrameIndexERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" title='llvm::AMDGPUInstructionSelector::renderFrameIndex' data-ref="_ZNK4llvm25AMDGPUInstructionSelector16renderFrameIndexERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector16renderFrameIndexERNS_19MachineInstrBuilderERKNS_12MachineInstrEi" id="_ZNK4llvm25AMDGPUInstructionSelector16renderFrameIndexERNS_19MachineInstrBuilderERKNS_12MachineInstrEi">renderFrameIndex</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col2 decl" id="182MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="182MIB" data-ref-filename="182MIB">MIB</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="183MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="183MI" data-ref-filename="183MI">MI</dfn>,</td></tr>
<tr><th id="314">314</th><td>                        <em>int</em> <dfn class="local col4 decl" id="184OpIdx" title='OpIdx' data-type='int' data-ref="184OpIdx" data-ref-filename="184OpIdx">OpIdx</dfn>) <em>const</em>;</td></tr>
<tr><th id="315">315</th><td></td></tr>
<tr><th id="316">316</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector19isInlineImmediate16El" title='llvm::AMDGPUInstructionSelector::isInlineImmediate16' data-ref="_ZNK4llvm25AMDGPUInstructionSelector19isInlineImmediate16El" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector19isInlineImmediate16El" id="_ZNK4llvm25AMDGPUInstructionSelector19isInlineImmediate16El">isInlineImmediate16</a>(<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col5 decl" id="185Imm" title='Imm' data-type='int64_t' data-ref="185Imm" data-ref-filename="185Imm">Imm</dfn>) <em>const</em>;</td></tr>
<tr><th id="317">317</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector19isInlineImmediate32El" title='llvm::AMDGPUInstructionSelector::isInlineImmediate32' data-ref="_ZNK4llvm25AMDGPUInstructionSelector19isInlineImmediate32El" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector19isInlineImmediate32El" id="_ZNK4llvm25AMDGPUInstructionSelector19isInlineImmediate32El">isInlineImmediate32</a>(<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col6 decl" id="186Imm" title='Imm' data-type='int64_t' data-ref="186Imm" data-ref-filename="186Imm">Imm</dfn>) <em>const</em>;</td></tr>
<tr><th id="318">318</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector19isInlineImmediate64El" title='llvm::AMDGPUInstructionSelector::isInlineImmediate64' data-ref="_ZNK4llvm25AMDGPUInstructionSelector19isInlineImmediate64El" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector19isInlineImmediate64El" id="_ZNK4llvm25AMDGPUInstructionSelector19isInlineImmediate64El">isInlineImmediate64</a>(<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col7 decl" id="187Imm" title='Imm' data-type='int64_t' data-ref="187Imm" data-ref-filename="187Imm">Imm</dfn>) <em>const</em>;</td></tr>
<tr><th id="319">319</th><td>  <em>bool</em> <a class="decl fn" href="AMDGPUInstructionSelector.cpp.html#_ZNK4llvm25AMDGPUInstructionSelector17isInlineImmediateERKNS_7APFloatE" title='llvm::AMDGPUInstructionSelector::isInlineImmediate' data-ref="_ZNK4llvm25AMDGPUInstructionSelector17isInlineImmediateERKNS_7APFloatE" data-ref-filename="_ZNK4llvm25AMDGPUInstructionSelector17isInlineImmediateERKNS_7APFloatE" id="_ZNK4llvm25AMDGPUInstructionSelector17isInlineImmediateERKNS_7APFloatE">isInlineImmediate</a>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat" data-ref-filename="llvm..APFloat">APFloat</a> &amp;<dfn class="local col8 decl" id="188Imm" title='Imm' data-type='const llvm::APFloat &amp;' data-ref="188Imm" data-ref-filename="188Imm">Imm</dfn>) <em>const</em>;</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> &amp;<dfn class="decl field" id="llvm::AMDGPUInstructionSelector::TII" title='llvm::AMDGPUInstructionSelector::TII' data-ref="llvm::AMDGPUInstructionSelector::TII" data-ref-filename="llvm..AMDGPUInstructionSelector..TII">TII</dfn>;</td></tr>
<tr><th id="322">322</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> &amp;<dfn class="decl field" id="llvm::AMDGPUInstructionSelector::TRI" title='llvm::AMDGPUInstructionSelector::TRI' data-ref="llvm::AMDGPUInstructionSelector::TRI" data-ref-filename="llvm..AMDGPUInstructionSelector..TRI">TRI</dfn>;</td></tr>
<tr><th id="323">323</th><td>  <em>const</em> <a class="type" href="AMDGPURegisterBankInfo.h.html#llvm::AMDGPURegisterBankInfo" title='llvm::AMDGPURegisterBankInfo' data-ref="llvm::AMDGPURegisterBankInfo" data-ref-filename="llvm..AMDGPURegisterBankInfo">AMDGPURegisterBankInfo</a> &amp;<dfn class="decl field" id="llvm::AMDGPUInstructionSelector::RBI" title='llvm::AMDGPUInstructionSelector::RBI' data-ref="llvm::AMDGPUInstructionSelector::RBI" data-ref-filename="llvm..AMDGPUInstructionSelector..RBI">RBI</dfn>;</td></tr>
<tr><th id="324">324</th><td>  <em>const</em> <a class="type" href="AMDGPUTargetMachine.h.html#llvm::AMDGPUTargetMachine" title='llvm::AMDGPUTargetMachine' data-ref="llvm::AMDGPUTargetMachine" data-ref-filename="llvm..AMDGPUTargetMachine">AMDGPUTargetMachine</a> &amp;<dfn class="decl field" id="llvm::AMDGPUInstructionSelector::TM" title='llvm::AMDGPUInstructionSelector::TM' data-ref="llvm::AMDGPUInstructionSelector::TM" data-ref-filename="llvm..AMDGPUInstructionSelector..TM">TM</dfn>;</td></tr>
<tr><th id="325">325</th><td>  <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="decl field" id="llvm::AMDGPUInstructionSelector::STI" title='llvm::AMDGPUInstructionSelector::STI' data-ref="llvm::AMDGPUInstructionSelector::STI" data-ref-filename="llvm..AMDGPUInstructionSelector..STI">STI</dfn>;</td></tr>
<tr><th id="326">326</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::AMDGPUInstructionSelector::EnableLateStructurizeCFG" title='llvm::AMDGPUInstructionSelector::EnableLateStructurizeCFG' data-ref="llvm::AMDGPUInstructionSelector::EnableLateStructurizeCFG" data-ref-filename="llvm..AMDGPUInstructionSelector..EnableLateStructurizeCFG">EnableLateStructurizeCFG</dfn>;</td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/GET_GLOBALISEL_PREDICATES_DECL" data-ref="_M/GET_GLOBALISEL_PREDICATES_DECL">GET_GLOBALISEL_PREDICATES_DECL</dfn></u></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/AMDGPUSubtarget" data-ref="_M/AMDGPUSubtarget">AMDGPUSubtarget</dfn> GCNSubtarget</u></td></tr>
<tr><th id="329">329</th><td><u>#include <a href="../../../../build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc.html">"AMDGPUGenGlobalISel.inc"</a></u></td></tr>
<tr><th id="330">330</th><td><u>#undef <a class="macro" href="#327" data-ref="_M/GET_GLOBALISEL_PREDICATES_DECL">GET_GLOBALISEL_PREDICATES_DECL</a></u></td></tr>
<tr><th id="331">331</th><td><u>#undef <a class="macro" href="#328" data-ref="_M/AMDGPUSubtarget">AMDGPUSubtarget</a></u></td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/GET_GLOBALISEL_TEMPORARIES_DECL" data-ref="_M/GET_GLOBALISEL_TEMPORARIES_DECL">GET_GLOBALISEL_TEMPORARIES_DECL</dfn></u></td></tr>
<tr><th id="334">334</th><td><u>#include <a href="../../../../build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc.html">"AMDGPUGenGlobalISel.inc"</a></u></td></tr>
<tr><th id="335">335</th><td><u>#undef <a class="macro" href="#333" data-ref="_M/GET_GLOBALISEL_TEMPORARIES_DECL">GET_GLOBALISEL_TEMPORARIES_DECL</a></u></td></tr>
<tr><th id="336">336</th><td>};</td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td>} <i>// End llvm namespace.</i></td></tr>
<tr><th id="339">339</th><td><u>#<span data-ppcond="13">endif</span></u></td></tr>
<tr><th id="340">340</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='AMDGPUInstructionSelector.cpp.html'>llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>