5 c 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd fsm4.1.vcd -o fsm4.1.cdd -y lib -v fsm4.1.v -F main=state,state -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" fsm4.1.v 1 64 1
2 1 15 110013 32 1 c 0 0 clk
2 2 15 9000f 0 2a 1000 0 0 1 34 2
2 3 15 90013 4c 27 100a 1 2 1 34 2
2 4 16 6000a 2 1 c 0 0 reset
2 5 16 2000c 19 39 e 4 0
2 6 20 5000e 1 32 8 0 0 STATE_IDLE
2 7 19 9000d 26 1 a 0 0 state
2 8 20 0 14 2d 120e 6 7 1 34 1102
2 9 21 5000e 1 32 8 0 0 STATE_HEAD
2 10 21 0 9 2d 120e 9 7 1 34 1102
2 11 22 5000e 1 32 8 0 0 STATE_DATA
2 12 22 0 7 2d 120e 11 7 1 34 1102
2 13 23 5000e 1 32 8 0 0 STATE_TAIL
2 14 23 0 2 2d 120a 13 7 1 34 1002
2 15 23 390042 1 32 8 0 0 STATE_IDLE
2 16 23 2c0035 1 32 8 0 0 STATE_HEAD
2 17 23 1b0035 2 1a 1208 15 16 16 34 1faa 1faa faa faa
2 18 23 240027 2 1 c 0 0 head
2 19 23 1c0020 2 1 c 0 0 valid
2 20 23 1c0027 2 8 124c 18 19 1 34 11102
2 21 23 1b0042 2 19 1288 17 20 16 34 1faa 1faa faa faa
2 22 23 120016 0 1 400 0 0 state
2 23 23 120042 2 38 a 21 22
2 24 22 390042 1 32 8 0 0 STATE_DATA
2 25 22 2c0035 1 32 8 0 0 STATE_TAIL
2 26 22 1b0035 2 1a 1208 24 25 16 34 faa faa 1faa 1faa
2 27 22 240027 2 1 1c 0 0 tail
2 28 22 1c0020 1 1 18 0 0 valid
2 29 22 1c0027 2 8 133c 27 28 1 34 11002
2 30 22 1b0042 2 19 12b8 26 29 16 34 faa faa 1faa 1faa
2 31 22 120016 0 1 400 0 0 state
2 32 22 120042 5 38 2a 30 31
2 33 21 390042 1 32 8 0 0 STATE_DATA
2 34 21 2c0035 1 32 8 0 0 STATE_TAIL
2 35 21 1b0035 2 1a 1208 33 34 16 34 faa faa 1faa 1faa
2 36 21 240027 2 1 1c 0 0 tail
2 37 21 1c0020 1 1 18 0 0 valid
2 38 21 1c0027 2 8 133c 36 37 1 34 11002
2 39 21 1b0042 2 19 12b8 35 38 16 34 faa faa 1faa 1faa
2 40 21 120016 0 1 400 0 0 state
2 41 21 120042 2 38 2a 39 40
2 42 20 390042 1 32 8 0 0 STATE_IDLE
2 43 20 2c0035 1 32 8 0 0 STATE_HEAD
2 44 20 1b0035 3 1a 1208 42 43 16 34 1faa 1faa faa faa
2 45 20 240027 3 1 c 0 0 head
2 46 20 1c0020 3 1 c 0 0 valid
2 47 20 1c0027 3 8 124c 45 46 1 34 11102
2 48 20 1b0042 3 19 1288 44 47 16 34 1faa 1faa faa faa
2 49 20 120016 0 1 400 0 0 state
2 50 20 120042 b 38 a 48 49
2 51 17 d0016 1 32 8 0 0 STATE_IDLE
2 52 17 40008 0 1 400 0 0 state
2 53 17 40016 5 38 a 51 52
2 54 59 8000c 1 3d 5002 0 0 1 34 2 $u1
2 55 0 0 8 1 a 0 0 state
2 56 0 0 8 1 a 0 0 state
1 STATE_IDLE 0 80000 1 0 31 0 16 33 1 0 0 0
1 STATE_HEAD 0 80000 1 0 31 0 16 33 0 1 0 0
1 STATE_DATA 0 80000 1 0 31 0 16 33 0 0 1 0
1 STATE_TAIL 0 80000 1 0 31 0 16 33 0 0 0 1
1 clk 8 83000c 1 0 0 0 1 33 1102
1 reset 9 3000c 1 0 0 0 1 33 1002
1 head 10 3000c 1 0 0 0 1 33 1102
1 tail 11 3000c 1 0 0 0 1 33 1102
1 valid 12 3000c 1 0 0 0 1 33 1102
1 state 13 3000c 1 0 15 0 16 33 11aa 11aa 11aa 11aa
4 56 f 56 56
4 55 f 55 55
4 23 6 3 3
4 14 4 23 3
4 32 6 3 3
4 12 0 32 14
4 41 6 3 3
4 10 0 41 12
4 50 6 3 3
4 8 0 50 10
4 53 6 3 3
4 5 0 53 8
4 3 1 5 0
4 54 1 0 0
6 56 55 1 10,10,04,,81,80,,0108,08,0180,80,01,08,08
3 1 main.$u0 "main.$u0" fsm4.1.v 0 57 1
3 1 main.$u1 "main.$u1" fsm4.1.v 0 62 1
2 57 60 7000a 1 0 1004 0 0 1 36 0
2 58 60 10003 0 1 400 0 0 clk
2 59 60 1000a 1 37 6 57 58
2 60 61 120012 1 0 1008 0 0 32 96 4 0 0 0 0 0 0 0
2 61 61 100013 63 2c 900a 60 0 32 34 aa aa aa aa aa aa aa aa
2 62 61 1c001e 31 1 1c 0 0 clk
2 63 61 1b001b 31 1b 102c 62 0 1 34 1102
2 64 61 150017 0 1 400 0 0 clk
2 65 61 15001e 31 37 2e 63 64
4 65 6 61 61
4 61 0 65 0
4 59 11 61 61
