<!DOCTYPE html>
<html class="writer-html5" lang="zh" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>15. AudioDAC &mdash; BL616/BL618 参考手册  文档</title>
      <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../_static/style.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
        <script src="../_static/jquery.js"></script>
        <script src="../_static/underscore.js"></script>
        <script src="../_static/doctools.js"></script>
    <script src="../_static/js/theme.js"></script>
    <link rel="index" title="索引" href="../genindex.html" />
    <link rel="search" title="搜索" href="../search.html" />
    <link rel="next" title="16. AudioADC" href="AudioADC.html" />
    <link rel="prev" title="14. I2S" href="I2S.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
            <a href="../index.html" class="icon icon-home"> BL616/BL618 参考手册
            <img src="../_static/logo.png" class="logo" alt="Logo"/>
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="在文档中搜索" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="SystemAndMemoryOverview.html">1. 系统和存储器概述</a></li>
<li class="toctree-l1"><a class="reference internal" href="ResetAndClock.html">2. 复位和时钟</a></li>
<li class="toctree-l1"><a class="reference internal" href="GLB.html">3. GLB</a></li>
<li class="toctree-l1"><a class="reference internal" href="GPIO.html">4. GPIO</a></li>
<li class="toctree-l1"><a class="reference internal" href="ADC.html">5. ADC</a></li>
<li class="toctree-l1"><a class="reference internal" href="DAC.html">6. DAC</a></li>
<li class="toctree-l1"><a class="reference internal" href="DMA.html">7. DMA</a></li>
<li class="toctree-l1"><a class="reference internal" href="IR.html">8. IR</a></li>
<li class="toctree-l1"><a class="reference internal" href="SPI.html">9. SPI</a></li>
<li class="toctree-l1"><a class="reference internal" href="UART.html">10. UART</a></li>
<li class="toctree-l1"><a class="reference internal" href="I2C.html">11. I2C</a></li>
<li class="toctree-l1"><a class="reference internal" href="PWM.html">12. PWM</a></li>
<li class="toctree-l1"><a class="reference internal" href="TIMER.html">13. TIMER</a></li>
<li class="toctree-l1"><a class="reference internal" href="I2S.html">14. I2S</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">15. AudioDAC</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#id1">15.1. 简介</a></li>
<li class="toctree-l2"><a class="reference internal" href="#id2">15.2. 主要特征</a></li>
<li class="toctree-l2"><a class="reference internal" href="#id3">15.3. 时钟树</a></li>
<li class="toctree-l2"><a class="reference internal" href="#id4">15.4. 功能描述</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#id5">15.4.1. AudioDAC中断</a></li>
<li class="toctree-l3"><a class="reference internal" href="#fifo">15.4.2. FIFO格式控制</a></li>
<li class="toctree-l3"><a class="reference internal" href="#fifodma">15.4.3. FIFO的启动与DMA搬运</a></li>
<li class="toctree-l3"><a class="reference internal" href="#mixer">15.4.4. 可配置的 Mixer 声道混合器</a></li>
<li class="toctree-l3"><a class="reference internal" href="#id6">15.4.5. 音量控制</a></li>
<li class="toctree-l3"><a class="reference internal" href="#zerodetect">15.4.6. ZeroDetect</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#id7">15.5. 配置流程</a></li>
<li class="toctree-l2"><a class="reference internal" href="#id8">15.6. 寄存器描述</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#audac-0">15.6.1. audac_0</a></li>
<li class="toctree-l3"><a class="reference internal" href="#audac-status">15.6.2. audac_status</a></li>
<li class="toctree-l3"><a class="reference internal" href="#audac-s0">15.6.3. audac_s0</a></li>
<li class="toctree-l3"><a class="reference internal" href="#audac-s0-misc">15.6.4. audac_s0_misc</a></li>
<li class="toctree-l3"><a class="reference internal" href="#audac-zd-0">15.6.5. audac_zd_0</a></li>
<li class="toctree-l3"><a class="reference internal" href="#audac-1">15.6.6. audac_1</a></li>
<li class="toctree-l3"><a class="reference internal" href="#audac-fifo-ctrl">15.6.7. audac_fifo_ctrl</a></li>
<li class="toctree-l3"><a class="reference internal" href="#audac-fifo-status">15.6.8. audac_fifo_status</a></li>
<li class="toctree-l3"><a class="reference internal" href="#audac-fifo-data">15.6.9. audac_fifo_data</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="AudioADC.html">16. AudioADC</a></li>
<li class="toctree-l1"><a class="reference internal" href="EMAC.html">17. EMAC</a></li>
<li class="toctree-l1"><a class="reference internal" href="USB.html">18. USB</a></li>
<li class="toctree-l1"><a class="reference internal" href="Cam.html">19. CAM</a></li>
<li class="toctree-l1"><a class="reference internal" href="MJPEG.html">20. MJPEG</a></li>
<li class="toctree-l1"><a class="reference internal" href="DBI.html">21. DBI</a></li>
<li class="toctree-l1"><a class="reference internal" href="SDH.html">22. SDH</a></li>
<li class="toctree-l1"><a class="reference internal" href="SDIO.html">23. SDIO</a></li>
<li class="toctree-l1"><a class="reference internal" href="LowPower.html">24. LowPower</a></li>
<li class="toctree-l1"><a class="reference internal" href="SEC_ENG.html">25. SEC ENG</a></li>
<li class="toctree-l1"><a class="reference internal" href="version.html">26. 版本信息</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">BL616/BL618 参考手册</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../index.html" class="icon icon-home"></a> &raquo;</li>
      <li><span class="section-number">15. </span>AudioDAC</li>
      <li class="wy-breadcrumbs-aside">
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="audiodac">
<h1><span class="section-number">15. </span>AudioDAC<a class="headerlink" href="#audiodac" title="永久链接至标题"></a></h1>
<section id="id1">
<h2><span class="section-number">15.1. </span>简介<a class="headerlink" href="#id1" title="永久链接至标题"></a></h2>
<p>芯片内置一个单声道音频解调模块，可选 GPDAC 模拟输出模式与 PWM 输出模式，输出音频差分模拟信号实现音频播放。</p>
</section>
<section id="id2">
<h2><span class="section-number">15.2. </span>主要特征<a class="headerlink" href="#id2" title="永久链接至标题"></a></h2>
<ul>
<li><p>集成1路 PWM 调制输出，可输出一对占空比的值差分的PWM调制信号，经过外置RC滤波电路后，形成差分模拟信号</p>
<blockquote>
<div><ul class="simple">
<li><p>采样率：8k~48k</p></li>
<li><p>信噪比(A-W)：95dB 增益</p></li>
<li><p>谐波失真+噪声：-70dB &#64; 0dB增益</p></li>
</ul>
</div></blockquote>
</li>
<li><p>可以将 GPDAC 模块作为音频模拟信号输出，将处理后的音频数据，直接由双通道的 GPDAC 模块转化为模拟差分信号输出</p></li>
<li><p>独立的数字音量控制，并支持斜率可调的渐变音量调节与渐变静音</p></li>
<li><p>支持Mixer混合器，支持双声道音源数据输入，并可以选择其中一个单声道输出或混合成一个声道后输出</p></li>
<li><p>32位宽度FIFO，深度为32，支持 32bit/24bit/20bit/16bit 四种数据格式，支持单声道数据源与双声道混合数据源</p></li>
<li><p>支持DMA传输模式</p></li>
</ul>
</section>
<section id="id3">
<h2><span class="section-number">15.3. </span>时钟树<a class="headerlink" href="#id3" title="永久链接至标题"></a></h2>
<p>用户需要先将Audio PLL的输出时钟配置到491.52M或451.58M，分别对应48K系列与44.1K系列的采样率，选择Audio PLL输出的5分频作为AudioDAC时钟源。
AudioDAC模块内，会根据采样率设置，自动配置每个子模块的分频系数，无需手动设置分频系数。
时钟分频如下所示：</p>
<figure class="align-center" id="id9">
<img alt="../_images/clockTreePWM.svg" src="../_images/clockTreePWM.svg" /><figcaption>
<p><span class="caption-number">图 15.1 </span><span class="caption-text">时钟示意图</span><a class="headerlink" href="#id9" title="永久链接至图片"></a></p>
</figcaption>
</figure>
</section>
<section id="id4">
<h2><span class="section-number">15.4. </span>功能描述<a class="headerlink" href="#id4" title="永久链接至标题"></a></h2>
<p>AudioDAC模块基本框图如图所示。</p>
<figure class="align-center" id="id10">
<img alt="../_images/AudioDAC_Arc.svg" src="../_images/AudioDAC_Arc.svg" /><figcaption>
<p><span class="caption-number">图 15.2 </span><span class="caption-text">模块示意图</span><a class="headerlink" href="#id10" title="永久链接至图片"></a></p>
</figcaption>
</figure>
<p>AudioDAC会将TX FIFO中的数据先经过Mixer混合器处理，再进行数字音量调整、插值滤波等处理后，进行DSM调制，并根据设置的输出模式，
生成对应格式的数据到PWM调制器或者GPDAC模块。GPDAC模块可以直接输出模拟信号，PWM调制器输出的信号需要经过外部RC滤波器电路转化为模拟信号。</p>
<section id="id5">
<h3><span class="section-number">15.4.1. </span>AudioDAC中断<a class="headerlink" href="#id5" title="永久链接至标题"></a></h3>
<p>AudioDAC有着丰富的中断控制，包括以下几种中断模式：</p>
<ul class="simple">
<li><p>TX FIFO 请求中断</p>
<ul>
<li><p>当TX_FIFO_CTRL中TX_DRQ_CNT大于TX_TRG_LEVEL时，产生TX FIFO请求中断。当条件不满足时该中断标志会自动清除。</p></li>
</ul>
</li>
<li><p>TX FIFO undderrun中断</p>
<ul>
<li><p>当TX FIFO中并没有数据，但是用户却通过TX_FIFO_CTRL中的TX_CH_EN使能了TX FIFO状态机，则会进入TX FIFO underrun中断。</p></li>
</ul>
</li>
<li><p>TX FIFO overrun中断</p>
<ul>
<li><p>当TX FIFO已满，但继续向FIFO中填入数据时，会导致TX FIFO溢出，会产生TX FIFO overrun中断。</p></li>
</ul>
</li>
<li><p>音量调节完成中断</p>
<ul>
<li><p>Audio DAC音量控制支持渐入/渐出的功能，当音量调节到设定值后，会触发音量调节完成中断，以通知渐入/渐出调节完成。</p></li>
</ul>
</li>
</ul>
</section>
<section id="fifo">
<h3><span class="section-number">15.4.2. </span>FIFO格式控制<a class="headerlink" href="#fifo" title="永久链接至标题"></a></h3>
<p>AUPWM_TX_FIFO_CTRL可以控制音频数据储存在FIFO的格式，和设置音频数据源的通道数。
FIFO会根据数据格式与通道数设置，截取其中有效的16bit数据，并作为下一级Mixer混合器的对应通道的输入。</p>
<p>Audio DAC支持如下四种数据存储格式，由FIFO_CTRL[25:24]来决定。</p>
<blockquote>
<div><ul>
<li><p>Mode 0:</p>
<blockquote>
<div><p>32bit模式，DATA[15:0] = {FIFO[31:16]}，有效数据的最高位在31 bits</p>
</div></blockquote>
</li>
<li><p>Mode 1:</p>
<blockquote>
<div><p>24bit模式，DATA[15:0] = {FIFO[23:8]}}，有效数据的最高位在23 bits</p>
</div></blockquote>
</li>
<li><p>Mode 2:</p>
<blockquote>
<div><p>20bit模式，DATA[15:0] = {FIFO[19:4]}，有效数据的最高位在19 bits</p>
</div></blockquote>
</li>
<li><p>Mode 3:</p>
<blockquote>
<div><p>16bit模式，DATA[15:0] = {FIFO[15:0]}，有效数据的最高位在15 bits</p>
</div></blockquote>
</li>
</ul>
</div></blockquote>
<p>多数情况下，音频源数据是16bit的宽度时，选择Mode3即可。Audio DAC的最大分辨率也为16bits。
其他模式存在的意义在于，如果待播放的音频数据大小为32bit，其中有效数据宽度为 32/24/20 bits时，用户就无需在软件中将数据转化为16bit模式，
由 FIFO 自动转化，提高效率。</p>
<p>Audio DAC的数据源通道数由 audac_fifo_ctrl 寄存器的 tx_ch_en 段控制，对应的效果如下:</p>
<ul class="simple">
<li><p>0: 此时左右通道都关闭，FIFO里的数据不会被传输到Mixer混合器，Audio DAC停止播放</p></li>
<li><p>1: 单声道模式，此时FIFO里的数据全部被作为左声道数据，会被逐个输入到Mixer混合器的左声道中</p></li>
<li><p>2: 单声道模式，此时FIFO里的数据全部被作为右声道数据，会被逐个输入到Mixer混合器的右声道中</p></li>
<li><p>3: 双声道模式，此时FIFO里的奇数个数据被作为左声道数据，偶数个数据被作为右声道数据，分别输入到Mixer混合器的左右声道中</p></li>
</ul>
<p>因为Audio DAC只支持一路声道输出，所以在多数情况下应当选择单声道音源数据。但在声源数据已经是双声道无法改变时，可以借助Mixer混合器，选择其中一路或者混合播放，
详见后文中对Mixer混合器的介绍。</p>
</section>
<section id="fifodma">
<h3><span class="section-number">15.4.3. </span>FIFO的启动与DMA搬运<a class="headerlink" href="#fifodma" title="永久链接至标题"></a></h3>
<p>Audio DAC的TX FIFO数据可以通过DMA进行搬运，开启DMA模式需要将 audac_0 寄存器的 dac_itf_en 位DMA接口使能置1，和 audac_fifo_ctrl 寄存器的 tx_drq_en 位DMA请求使能位置1。</p>
<p>通过配置 audac_fifo_ctrl 寄存器的 tx_drq_cnt 段来选择触发DMA请求的FIFO数据量阈值，有4种可选，分别为8/16/32，和与 tx_trg_level 段配置的中断阈值相同。</p>
<p>用户可以通过 audac_fifo_status 寄存器的 txa_cnt 实时获得目前空闲的FIFO数量的数量。</p>
<p>当FIFO内空闲数量的值大于设定阈值，则会触发一次DMA搬运。</p>
<p>注意，如果TX FIFO里剩余的空闲数小于DMA一次搬入的数量， 则触发overrun错误，如果在Audio ADC工作时DMA没有及时搬入数据，也会触发underrun错误，因此要注意FIFO阈值与DMA brust的配置。</p>
</section>
<section id="mixer">
<h3><span class="section-number">15.4.4. </span>可配置的 Mixer 声道混合器<a class="headerlink" href="#mixer" title="永久链接至标题"></a></h3>
<p>Audio DAC只支持播放一路音频播放通道，如果源数据是双声道的交叉混合数据，则可以使用Mixer混合器，选择其中一路音频播放，或者将两路音频混合后播放。
由寄存器 audac_1 寄存器的 dac_mix_sel 段控制，支持以下4种模式:</p>
<blockquote>
<div><ul class="simple">
<li><p>仅选择左声道播放(奇数次的数据)</p></li>
<li><p>仅选择右声道播放(偶数次的数据)</p></li>
<li><p>将左右声道值相加后播放</p></li>
<li><p>取左右声道的平均值播放</p></li>
</ul>
</div></blockquote>
<p>注意，Mixer混声器的声道配置，必须与FIFO的声道配置相互匹配，否则Audio DAC会停止工作。
具体过程见下图所示。</p>
<figure class="align-center" id="id11">
<img alt="../_images/audacMixer.svg" src="../_images/audacMixer.svg" /><figcaption>
<p><span class="caption-number">图 15.3 </span><span class="caption-text">Mixer示意图</span><a class="headerlink" href="#id11" title="永久链接至图片"></a></p>
</figcaption>
</figure>
<p>当配置播放源为立体声的时候，此时DMA顺序搬来的数据会依次填入左右声道中，这要求数据源也是 L-R-L-R 交叉排序方式存储。
此时可以通过Mixer选择器选择需要哪一路声道或者将两个声道求和或取平均进入下一级调制电路。</p>
<p>注意tx_ch_en和Mixer选择。如果通过tc_ch_en将单声道数据放入左声道，但是mixer却是选择右声道，会造成错误无法播放。</p>
</section>
<section id="id6">
<h3><span class="section-number">15.4.5. </span>音量控制<a class="headerlink" href="#id6" title="永久链接至标题"></a></h3>
<p>用户可以通过audac_s0的dac_s0_volume寄存器配置音量，增益范围为-95.5dB-18dB，步进单位为0.5dB。
当dac_s0_volume_update寄存器为1时，音量才会被更新生效。</p>
<p>用户可以通过dac_s0_mute_softmode，dac_s0_ctrl_mode选择音量调节模式，有3种调节模式:</p>
<ul class="simple">
<li><p>0: 直接改变，新的音量生效后，会被立即从原来的音量改变到新的音量配置。</p></li>
<li><p>1: 过零点渐变模式: 新的音量生效后，会从原来的音量逐渐线性变化到新的音量，并且只会在音频数据为0时变化音量争议。</p></li>
<li><p>2: 渐变模式，新的音量生效后，会从原来的音量逐渐线性变化到新的音量。</p></li>
</ul>
<p>过零点渐变的斜率由 dac_s0_ctrl_zcd_rate 控制，渐变模式的斜率由 dac_s0_ctrl_rmp_rate 控制，可配置为每2到2048个采样点变化0.5dB，采样点计算方式为2^(n+1)次幂。
当渐变中，音量试图改变但是长时间没有遇到零点数据时，超过 dac_s0_ctrl_zcd_timeout 设定的值时，会强行更新一个步进量0.5dB。</p>
<p>另外还支持在不改变音量时，直接设置静音，同时静音也支持渐变模式，静音的渐变斜率与静音解除的渐变斜率分别为dac_s0_mute_rmpdn_rate与dac_s0_mute_rmpup_rate控制</p>
</section>
<section id="zerodetect">
<h3><span class="section-number">15.4.6. </span>ZeroDetect<a class="headerlink" href="#zerodetect" title="永久链接至标题"></a></h3>
<p>AudioDAC 提供ZeroDetect功能，当打开此功能(audac_zd_0寄存器的zd_en位置1)时，如果Mixer混声器输出的数据一直为零，并且数量超过阈值(audac_zd_0寄存器的zd_time段)，
则会关闭DSM调制器，保持输出为0。这样做的目的是减少播零数据与静音时带来的底噪。</p>
</section>
</section>
<section id="id7">
<h2><span class="section-number">15.5. </span>配置流程<a class="headerlink" href="#id7" title="永久链接至标题"></a></h2>
<ol class="arabic simple">
<li><p>根据待播的音频采样率，选择对应采样率。</p></li>
<li><p>根据实际需求，配置成PWM输出模式或GPDAC输出模式。GPDAC模式时需要额外配置DAC模块，详见DAC说明文档。</p></li>
<li><p>根据待播的音频声道数，配置FIFO与Mixer声道混合器。</p></li>
<li><p>配置DMA将数据搬运到AudioDAC TX FIFO。</p></li>
<li><p>通过audac_fifo_ctrl的tx_ch_en使能通道，开始播放。</p></li>
<li><p>在播放的过程中调整音量（可选）。</p></li>
</ol>
</section>
<section id="id8">
<h2><span class="section-number">15.6. </span>寄存器描述<a class="headerlink" href="#id8" title="永久链接至标题"></a></h2>
<table class="docutils align-default">
<colgroup>
<col style="width: 42%" />
<col style="width: 58%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>名称</p></td>
<td><p>描述</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#audac-0">audac_0</a></p></td>
<td><p>Clock control register</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#audac-status">audac_status</a></p></td>
<td><p>Status register</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#audac-s0">audac_s0</a></p></td>
<td><p>Volume control register 1</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#audac-s0-misc">audac_s0_misc</a></p></td>
<td><p>Volume control register 2</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#audac-zd-0">audac_zd_0</a></p></td>
<td><p>zero detect control register</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#audac-1">audac_1</a></p></td>
<td></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#audac-fifo-ctrl">audac_fifo_ctrl</a></p></td>
<td><p>fifo control register</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#audac-fifo-status">audac_fifo_status</a></p></td>
<td><p>fifo status register</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#audac-fifo-data">audac_fifo_data</a></p></td>
<td><p>fifo data register</p></td>
</tr>
</tbody>
</table>
<section id="audac-0">
<h3><span class="section-number">15.6.1. </span>audac_0<a class="headerlink" href="#audac-0" title="永久链接至标题"></a></h3>
<p><strong>地址：</strong>  0x20055000</p>
<figure class="align-center">
<img alt="../_images/audac_audac_0.svg" src="../_images/audac_audac_0.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="4"><p>31:28</p></td>
<td rowspan="4"><p>au_pwm_mode</p></td>
<td rowspan="4"><p>r/w</p></td>
<td rowspan="4"><p>4'd0</p></td>
<td rowspan="4"><p>pwm output mode,rang 0 ~ 6:</p>
<p>0:8KHz, 1:16KHz, 2:32KHz, 3:24KHz, 4:48KHz, 5:22.05KHz, 6:44.1KHz</p>
<p>gpdac output mode,rang 9 ~ 14:</p>
<p>9:16KHz, 10:32KHz, 11:24KHz, 12:48KHz, 13:22.05KHz, 14:44.1KHz,</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>27</p></td>
<td><p>ckg_ena</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>enabl eclock gen</p></td>
</tr>
<tr class="row-odd"><td><p>26:2</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>1</p></td>
<td><p>dac_itf_en</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>enable dac to audio dma interface</p></td>
</tr>
<tr class="row-odd"><td><p>0</p></td>
<td><p>dac_0_en</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>enable dac ch0</p></td>
</tr>
</tbody>
</table>
</section>
<section id="audac-status">
<h3><span class="section-number">15.6.2. </span>audac_status<a class="headerlink" href="#audac-status" title="永久链接至标题"></a></h3>
<p><strong>地址：</strong>  0x20055004</p>
<figure class="align-center">
<img alt="../_images/audac_audac_status.svg" src="../_images/audac_audac_status.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:25</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>24</p></td>
<td><p>audio_int_all</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>mute signal to analog</p></td>
</tr>
<tr class="row-even"><td><p>23</p></td>
<td><p>zd_amute</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>zero detect signal to analog</p></td>
</tr>
<tr class="row-odd"><td><p>22:18</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>17</p></td>
<td><p>dac_s0_int_clr</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>clear and close interrupt</p></td>
</tr>
<tr class="row-odd"><td><p>16</p></td>
<td><p>dac_s0_int</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>mute done interrupt status</p></td>
</tr>
<tr class="row-even"><td><p>15:14</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>13</p></td>
<td><p>dac_h0_mute_done</p></td>
<td><p>r</p></td>
<td><p>1</p></td>
<td><p>dvga mute done</p></td>
</tr>
<tr class="row-even"><td><p>12</p></td>
<td><p>dac_h0_busy</p></td>
<td><p>r</p></td>
<td><p>0</p></td>
<td><p>dvga busy</p></td>
</tr>
<tr class="row-odd"><td><p>11:0</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
</section>
<section id="audac-s0">
<h3><span class="section-number">15.6.3. </span>audac_s0<a class="headerlink" href="#audac-s0" title="永久链接至标题"></a></h3>
<p><strong>地址：</strong>  0x20055008</p>
<figure class="align-center">
<img alt="../_images/audac_audac_s0.svg" src="../_images/audac_audac_s0.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="2"><p>31</p></td>
<td rowspan="2"><p>dac_s0_mute</p></td>
<td rowspan="2"><p>r/w</p></td>
<td rowspan="2"><p>0</p></td>
<td rowspan="2"><p>dac dpga ch0 sw volume control</p>
<p>1:mute</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>30</p></td>
<td><p>dac_s0_mute_softmode</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>0:mute directly, 1:mute with ramp down</p></td>
</tr>
<tr class="row-odd"><td rowspan="13"><p>29:26</p></td>
<td rowspan="13"><p>dac_s0_mute_rmpdn_rate</p></td>
<td rowspan="13"><p>r/w</p></td>
<td rowspan="13"><p>4'd6</p></td>
<td rowspan="13"><p>mute ramp down rate:</p>
<p>0:2 fs sample</p>
<p>1:4 fs sample</p>
<p>2:8 fs sample</p>
<p>3:16 fs sample</p>
<p>4:32 fs sample</p>
<p>5:64 fs sample</p>
<p>6:128 fs sample</p>
<p>7:256 fs sample</p>
<p>8:512 fs sample</p>
<p>9:1024 fs sample</p>
<p>8:2048 fs sample</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="12"><p>25:22</p></td>
<td rowspan="12"><p>dac_s0_mute_rmpup_rate</p></td>
<td rowspan="12"><p>r/w</p></td>
<td rowspan="12"><p>4'd0</p></td>
<td rowspan="12"><p>mute ramp up rate</p>
<p>0:2 fs sample</p>
<p>1:4 fs sample</p>
<p>2:8 fs sample</p>
<p>3:16 fs sample</p>
<p>4:32 fs sample</p>
<p>5:64 fs sample</p>
<p>6:128 fs sample</p>
<p>7:256 fs sample</p>
<p>8:512 fs sample</p>
<p>9:1024 fs sample</p>
<p>8:2048 fs sample</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>21:13</p></td>
<td><p>dac_s0_volume</p></td>
<td><p>r/w</p></td>
<td><p>9'd0</p></td>
<td><p>volume s9.1, -95.5dB ~ +18dB in 0.5dB step</p></td>
</tr>
<tr class="row-odd"><td><p>12</p></td>
<td><p>dac_s0_volume_update</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>enable volume update</p></td>
</tr>
<tr class="row-even"><td><p>11:10</p></td>
<td><p>dac_s0_ctrl_mode</p></td>
<td><p>r/w</p></td>
<td><p>2'd2</p></td>
<td><p>0:direct force volume, 1:update volume at zero crossing, 2:update volume with ramp</p></td>
</tr>
<tr class="row-odd"><td rowspan="12"><p>9:6</p></td>
<td rowspan="12"><p>dac_s0_ctrl_zcd_rate</p></td>
<td rowspan="12"><p>r/w</p></td>
<td rowspan="12"><p>4'd2</p></td>
<td rowspan="12"><p>zero crossing rate</p>
<p>0:2 fs sample</p>
<p>1:4 fs sample</p>
<p>2:8 fs sample</p>
<p>3:16 fs sample</p>
<p>4:32 fs sample</p>
<p>5:64 fs sample</p>
<p>6:128 fs sample</p>
<p>7:256 fs sample</p>
<p>8:512 fs sample</p>
<p>9:1024 fs sample</p>
<p>8:2048 fs sample</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="12"><p>5:2</p></td>
<td rowspan="12"><p>dac_s0_ctrl_rmp_rate</p></td>
<td rowspan="12"><p>r/w</p></td>
<td rowspan="12"><p>4'd6</p></td>
<td rowspan="12"><p>ramp rate</p>
<p>0:2 fs sample</p>
<p>1:4 fs sample</p>
<p>2:8 fs sample</p>
<p>3:16 fs sample</p>
<p>4:32 fs sample</p>
<p>5:64 fs sample</p>
<p>6:128 fs sample</p>
<p>7:256 fs sample</p>
<p>8:512 fs sample</p>
<p>9:1024 fs sample</p>
<p>8:2048 fs sample</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>1:0</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
</section>
<section id="audac-s0-misc">
<h3><span class="section-number">15.6.4. </span>audac_s0_misc<a class="headerlink" href="#audac-s0-misc" title="永久链接至标题"></a></h3>
<p><strong>地址：</strong>  0x2005500c</p>
<figure class="align-center">
<img alt="../_images/audac_audac_s0_misc.svg" src="../_images/audac_audac_s0_misc.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="12"><p>31:28</p></td>
<td rowspan="12"><p>dac_s0_ctrl_zcd_timeout</p></td>
<td rowspan="12"><p>r/w</p></td>
<td rowspan="12"><p>4'd4</p></td>
<td rowspan="12"><p>zero crossing time out period</p>
<p>0:2 fs sample</p>
<p>1:4 fs sample</p>
<p>2:8 fs sample</p>
<p>3:16 fs sample</p>
<p>4:32 fs sample</p>
<p>5:64 fs sample</p>
<p>6:128 fs sample</p>
<p>7:256 fs sample</p>
<p>8:512 fs sample</p>
<p>9:1024 fs sample</p>
<p>8:2048 fs sample</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>27:0</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
</section>
<section id="audac-zd-0">
<h3><span class="section-number">15.6.5. </span>audac_zd_0<a class="headerlink" href="#audac-zd-0" title="永久链接至标题"></a></h3>
<p><strong>地址：</strong>  0x20055010</p>
<figure class="align-center">
<img alt="../_images/audac_audac_zd_0.svg" src="../_images/audac_audac_zd_0.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:17</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>16</p></td>
<td><p>zd_en</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>enable zero detect</p></td>
</tr>
<tr class="row-even"><td><p>15</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>14:0</p></td>
<td><p>zd_time</p></td>
<td><p>r/w</p></td>
<td><p>15'd512</p></td>
<td><p>number of zeros</p></td>
</tr>
</tbody>
</table>
</section>
<section id="audac-1">
<h3><span class="section-number">15.6.6. </span>audac_1<a class="headerlink" href="#audac-1" title="永久链接至标题"></a></h3>
<p><strong>地址：</strong>  0x20055014</p>
<figure class="align-center">
<img alt="../_images/audac_audac_1.svg" src="../_images/audac_audac_1.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:17</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>16:15</p></td>
<td><p>dac_dsm_dither_prbs_mode</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>dac dsm dither lfsr mode:0:LFSR32, 1:LFSR24, 2:LFSR16, 3:LFSR12</p></td>
</tr>
<tr class="row-even"><td><p>14</p></td>
<td><p>dac_dsm_dither_en</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>enable dac dsm dither</p></td>
</tr>
<tr class="row-odd"><td><p>13:11</p></td>
<td><p>dac_dsm_dither_amp</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>dac dsm dither amplitue</p></td>
</tr>
<tr class="row-even"><td><p>10</p></td>
<td><p>dac_dsm_scaling_en</p></td>
<td><p>r/w</p></td>
<td><p>1</p></td>
<td><p>enable dac dsm scaling</p></td>
</tr>
<tr class="row-odd"><td><p>9</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>8:7</p></td>
<td><p>dac_dsm_scaling_mode</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>dac dsm scaling value;  u4.4</p></td>
</tr>
<tr class="row-odd"><td><p>6:5</p></td>
<td><p>dac_dsm_order</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>0: 2-order, 1: 3-order</p></td>
</tr>
<tr class="row-even"><td><p>4</p></td>
<td><p>dac_dsm_out_fmt</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>offset binary 1:2's complement</p></td>
</tr>
<tr class="row-odd"><td><p>3:2</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td><p>1:0</p></td>
<td><p>dac_mix_sel</p></td>
<td><p>r/w</p></td>
<td><p>0</p></td>
<td><p>L channel, 1:R channel, 2: L+R, 3: (L+R)/2</p></td>
</tr>
</tbody>
</table>
</section>
<section id="audac-fifo-ctrl">
<h3><span class="section-number">15.6.7. </span>audac_fifo_ctrl<a class="headerlink" href="#audac-fifo-ctrl" title="永久链接至标题"></a></h3>
<p><strong>地址：</strong>  0x2005508c</p>
<figure class="align-center">
<img alt="../_images/audac_audac_fifo_ctrl.svg" src="../_images/audac_audac_fifo_ctrl.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:26</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="11"><p>25:24</p></td>
<td rowspan="11"><p>tx_data_mode</p></td>
<td rowspan="11"><p>r/w</p></td>
<td rowspan="11"><p>2'b0</p></td>
<td rowspan="11"><p>TX_FIFO_DATIN_MODE.</p>
<p>TX FIFO DATA Input Mode (Mode 0, 1, 2, 3)</p>
<p>Mode 0: Valid data's MSB is at [31] of TX_FIFO register</p>
<p>Mode 1: Valid data's MSB is at [23] of TX_FIFO register</p>
<p>Mode 2: Valid data's MSB is at [19] of TX_FIFO register</p>
<p>Mode 3: Valid data's MSB is at [15] of TX_FIFO register</p>
<p>For 16-bits transmitted audio sample:</p>
<p>Mode 0: FIFO_I[15:0] = {TXDATA[31:16]}</p>
<p>Mode 1: FIFO_I[15:0] = {TXDATA[23:8]}</p>
<p>Mode 2: FIFO_I[15:0] = {TXDATA[19:4]}</p>
<p>Mode 3: FIFO_I[15:0] = {TXDATA[15:0]}</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>23:21</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="6"><p>20:16</p></td>
<td rowspan="6"><p>tx_trg_level</p></td>
<td rowspan="6"><p>r/w</p></td>
<td rowspan="6"><p>5'd7</p></td>
<td rowspan="6"><p>TX_FIFO_TRG_LEVEL.</p>
<p>TX FIFO Trigger Level (TXTL[4:0])</p>
<p>Interrupt and DMA request trigger level for TX FIFO room available condition</p>
<p>IRQ/DRQ Generated when WLEVEL &gt; TXTL[4:0]</p>
<p>Notes:</p>
<p>WLEVEL represents the number of room available in the TX FIFO</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td rowspan="7"><p>15:14</p></td>
<td rowspan="7"><p>tx_drq_cnt</p></td>
<td rowspan="7"><p>r/w</p></td>
<td rowspan="7"><p>2'b0</p></td>
<td rowspan="7"><p>DAC_DRQ_CLR_CNT.</p>
<p>When TX FIFO available room less than or equal N, DRQ Request will be de-asserted. N is defined here:</p>
<p>00: IRQ/DRQ de-asserted when WLEVEL &lt;= TXTL[4:0]</p>
<p>01: IRQ/DRQ de-asserted when WLEVEL &lt; 2</p>
<p>10: IRQ/DRQ de-asserted when WLEVEL &lt; 4</p>
<p>11: IRQ/DRQ de-asserted when WLEVEL &lt; 8</p>
<p>WLEVEL represents the number of room available in the TX FIFO</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>13:10</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="6"><p>9:8</p></td>
<td rowspan="6"><p>tx_ch_en</p></td>
<td rowspan="6"><p>r/w</p></td>
<td rowspan="6"><p>2'b0</p></td>
<td rowspan="6"><p>TX_FIFO_DATOUT_DST.</p>
<p>TX FIFO Data Output Destination Select.</p>
<p>0: Disable 1: Enable</p>
<p>Bit9: DAC2 data</p>
<p>Bit8: DAC1 data</p>
<p>When some of the above bits set to ’1’, these data are always arranged in order from low-bit to high-bit.(bit8-&gt;bit9)</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>7:5</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="4"><p>4</p></td>
<td rowspan="4"><p>tx_drq_en</p></td>
<td rowspan="4"><p>r/w</p></td>
<td rowspan="4"><p>1'b0</p></td>
<td rowspan="4"><p>DAC_DRQ_EN.</p>
<p>DAC FIFO Room Available DRQ Enable.</p>
<p>0: Disable</p>
<p>1: Enable</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="4"><p>3</p></td>
<td rowspan="4"><p>txa_int_en</p></td>
<td rowspan="4"><p>r/w</p></td>
<td rowspan="4"><p>1'b0</p></td>
<td rowspan="4"><p>DAC_IRQ_EN.</p>
<p>DAC FIFO Room Available IRQ Enable.</p>
<p>0: Disable</p>
<p>1: Enable</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="4"><p>2</p></td>
<td rowspan="4"><p>txu_int_en</p></td>
<td rowspan="4"><p>r/w</p></td>
<td rowspan="4"><p>1'b0</p></td>
<td rowspan="4"><p>DAC_UNDERRUN_IRQ_EN.</p>
<p>DAC FIFO Under Run IRQ Enable</p>
<p>0: Disable</p>
<p>1: Enable</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="4"><p>1</p></td>
<td rowspan="4"><p>txo_int_en</p></td>
<td rowspan="4"><p>r/w</p></td>
<td rowspan="4"><p>1'b0</p></td>
<td rowspan="4"><p>DAC_OVERRUN_IRQ_EN.</p>
<p>DAC FIFO Over Run IRQ Enable</p>
<p>0: Disable</p>
<p>1: Enable</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="3"><p>0</p></td>
<td rowspan="3"><p>tx_fifo_flush</p></td>
<td rowspan="3"><p>w1c</p></td>
<td rowspan="3"><p>1'b0</p></td>
<td rowspan="3"><p>DAC_FIFO_FLUSH.</p>
<p>DAC FIFO Flush.</p>
<p>Write ‘1’ to flush TX FIFO, self clear to ‘0’.</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
</tbody>
</table>
</section>
<section id="audac-fifo-status">
<h3><span class="section-number">15.6.8. </span>audac_fifo_status<a class="headerlink" href="#audac-fifo-status" title="永久链接至标题"></a></h3>
<p><strong>地址：</strong>  0x20055090</p>
<figure class="align-center">
<img alt="../_images/audac_audac_fifo_status.svg" src="../_images/audac_audac_fifo_status.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>31:25</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="4"><p>24</p></td>
<td rowspan="4"><p>txa</p></td>
<td rowspan="4"><p>r</p></td>
<td rowspan="4"><p>1'b1</p></td>
<td rowspan="4"><p>TXA.</p>
<p>TX FIFO Room Available</p>
<p>0: No room for new sample in TX FIFO</p>
<p>1: More than one room for new sample in TX FIFO (&gt;= 1 word)</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>23:21</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>20:16</p></td>
<td rowspan="2"><p>txa_cnt</p></td>
<td rowspan="2"><p>r</p></td>
<td rowspan="2"><p>5'd16</p></td>
<td rowspan="2"><p>TXA_CNT.</p>
<p>TX FIFO Available Room Word Counter</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>15:5</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="5"><p>4</p></td>
<td rowspan="5"><p>txa_int</p></td>
<td rowspan="5"><p>r</p></td>
<td rowspan="5"><p>1'b0</p></td>
<td rowspan="5"><p>TXA_INT.</p>
<p>TX FIFO Room Available Pending Interrupt</p>
<p>0: No Pending IRQ</p>
<p>1: Room Available Pending IRQ</p>
<p>Automatic clear if interrupt condition fails.</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td><p>3</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="row-odd"><td rowspan="5"><p>2</p></td>
<td rowspan="5"><p>txu_int</p></td>
<td rowspan="5"><p>r</p></td>
<td rowspan="5"><p>1'b0</p></td>
<td rowspan="5"><p>TXU_INT.</p>
<p>TX FIFO Underrun Pending Interrupt</p>
<p>0: No Pending IRQ</p>
<p>1: FIFO Underrun Pending IRQ</p>
<p>Write ‘1’ to clear this interrupt</p>
</td>
</tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"><td rowspan="5"><p>1</p></td>
<td rowspan="5"><p>txo_int</p></td>
<td rowspan="5"><p>r</p></td>
<td rowspan="5"><p>1'b0</p></td>
<td rowspan="5"><p>TXO_INT.</p>
<p>TX FIFO Overrun Pending Interrupt</p>
<p>0: No Pending IRQ</p>
<p>1: FIFO Overrun Pending IRQ</p>
<p>Write ‘1’ to clear this interrupt</p>
</td>
</tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"></tr>
<tr class="row-even"></tr>
<tr class="row-odd"><td><p>0</p></td>
<td><p>RSVD</p></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
</section>
<section id="audac-fifo-data">
<h3><span class="section-number">15.6.9. </span>audac_fifo_data<a class="headerlink" href="#audac-fifo-data" title="永久链接至标题"></a></h3>
<p><strong>地址：</strong>  0x20055094</p>
<figure class="align-center">
<img alt="../_images/audac_audac_fifo_data.svg" src="../_images/audac_audac_fifo_data.svg" /></figure>
<table class="colwidths-given docutils align-center" style="width: 100%">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 10%" />
<col style="width: 10%" />
<col style="width: 55%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>位</p></th>
<th class="head"><p>名称</p></th>
<th class="head"><p>权限</p></th>
<th class="head"><p>复位值</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td rowspan="2"><p>31:0</p></td>
<td rowspan="2"><p>tx_data</p></td>
<td rowspan="2"><p>w</p></td>
<td rowspan="2"><p>32'h0</p></td>
<td rowspan="2"><p>TX_DATA.</p>
<p>Transmitting left, right channel sample data should be written this register one by one. The left channel sample data is first and then the right channel sample.</p>
</td>
</tr>
<tr class="row-odd"></tr>
</tbody>
</table>
</section>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="I2S.html" class="btn btn-neutral float-left" title="14. I2S" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> 上一页</a>
        <a href="AudioADC.html" class="btn btn-neutral float-right" title="16. AudioADC" accesskey="n" rel="next">下一页 <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; 版权所有 2022.</p>
  </div>

  利用 <a href="https://www.sphinx-doc.org/">Sphinx</a> 构建，使用了 
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">主题</a>
    由 <a href="https://readthedocs.org">Read the Docs</a>开发.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>