simSeconds 0.16625255525700003
simTicks 166252636707.2195
finalTick 298130776539616.5
simFreq 1000000000000.0
hostSeconds 240.02812085999997
hostTickRate 649513776.7370341
hostMemory 53536261.762616
simInsts 110000020.99021499
simOps 117538897.268422
hostInstRate 478017.547959
hostOpRate 514961.83756400004
system.clk_domain.clock 999.9999999999999
system.cpu_clk_domain.clock 499.99999999999994
system.cpu_voltage_domain.voltage 0.9999999999999999
system.l2.demandHits::switch_cpus.inst 326208.1796080001
system.l2.demandHits::switch_cpus.data 2092635.4429910001
system.l2.demandHits::total 2418843.622599
system.l2.overallHits::switch_cpus.inst 326208.1796080001
system.l2.overallHits::switch_cpus.data 2092635.4429910001
system.l2.overallHits::total 2418843.622599
system.l2.demandMisses::cpu.inst 2.6750410000000002
system.l2.demandMisses::cpu.data 3.874713
system.l2.demandMisses::switch_cpus.inst 7774.219877
system.l2.demandMisses::switch_cpus.data 2086126.9100459998
system.l2.demandMisses::total 2093900.8757789999
system.l2.overallMisses::cpu.inst 2.6750410000000002
system.l2.overallMisses::cpu.data 3.874713
system.l2.overallMisses::switch_cpus.inst 7774.219877
system.l2.overallMisses::switch_cpus.data 2086126.9100459998
system.l2.overallMisses::total 2093900.8757789999
system.l2.demandMissLatency::switch_cpus.inst 630757055.8605
system.l2.demandMissLatency::switch_cpus.data 155509044960.15048
system.l2.demandMissLatency::total 156139780544.18698
system.l2.overallMissLatency::switch_cpus.inst 630757055.8605
system.l2.overallMissLatency::switch_cpus.data 155509044960.15048
system.l2.overallMissLatency::total 156139780544.18698
system.l2.demandAccesses::cpu.inst 2.6750410000000002
system.l2.demandAccesses::cpu.data 3.874713
system.l2.demandAccesses::switch_cpus.inst 333982.14534099994
system.l2.demandAccesses::switch_cpus.data 4178762.353037
system.l2.demandAccesses::total 4512744.498378
system.l2.overallAccesses::cpu.inst 2.6750410000000002
system.l2.overallAccesses::cpu.data 3.874713
system.l2.overallAccesses::switch_cpus.inst 333982.14534099994
system.l2.overallAccesses::switch_cpus.data 4178762.353037
system.l2.overallAccesses::total 4512744.498378
system.l2.demandMissRate::cpu.inst 0.9999999999999999
system.l2.demandMissRate::cpu.data 0.9911089999999999
system.l2.demandMissRate::switch_cpus.inst 0.591803641543
system.l2.demandMissRate::switch_cpus.data 0.385385432633
system.l2.demandMissRate::total 0.37906370576399995
system.l2.overallMissRate::cpu.inst 0.9999999999999999
system.l2.overallMissRate::cpu.data 0.9911089999999999
system.l2.overallMissRate::switch_cpus.inst 0.591803641543
system.l2.overallMissRate::switch_cpus.data 0.385385432633
system.l2.overallMissRate::total 0.37906370576399995
system.l2.demandAvgMissLatency::switch_cpus.inst 83081.41790893691
system.l2.demandAvgMissLatency::switch_cpus.data 78622.52462984197
system.l2.demandAvgMissLatency::total 78331.11380026967
system.l2.overallAvgMissLatency::switch_cpus.inst 83081.41790893691
system.l2.overallAvgMissLatency::switch_cpus.data 78622.52462984197
system.l2.overallAvgMissLatency::total 78331.11380026967
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.writebacks::writebacks 47034.865710000005
system.l2.writebacks::total 47034.865710000005
system.l2.demandMshrMisses::switch_cpus.inst 7774.219877
system.l2.demandMshrMisses::switch_cpus.data 2086126.9100459998
system.l2.demandMshrMisses::total 2093900.8757789999
system.l2.overallMshrMisses::switch_cpus.inst 7774.219877
system.l2.overallMshrMisses::switch_cpus.data 2086126.9100459998
system.l2.overallMshrMisses::total 2093900.8757789999
system.l2.demandMshrMissLatency::switch_cpus.inst 553014531.478529
system.l2.demandMshrMissLatency::switch_cpus.data 134647770610.30212
system.l2.demandMshrMissLatency::total 135200766211.39667
system.l2.overallMshrMissLatency::switch_cpus.inst 553014531.478529
system.l2.overallMshrMissLatency::switch_cpus.data 134647770610.30212
system.l2.overallMshrMissLatency::total 135200766211.39667
system.l2.demandMshrMissRate::switch_cpus.inst 0.591803641543
system.l2.demandMshrMissRate::switch_cpus.data 0.385385432633
system.l2.demandMshrMissRate::total 0.37906370576399995
system.l2.overallMshrMissRate::switch_cpus.inst 0.591803641543
system.l2.overallMshrMissRate::switch_cpus.data 0.385385432633
system.l2.overallMshrMissRate::total 0.37906370576399995
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 73081.40400621532
system.l2.demandAvgMshrMissLatency::switch_cpus.data 68622.51606739215
system.l2.demandAvgMshrMissLatency::total 68331.10410374338
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 73081.40400621532
system.l2.overallAvgMshrMissLatency::switch_cpus.data 68622.51606739215
system.l2.overallAvgMshrMissLatency::total 68331.10410374338
system.l2.replacements 2091840.849573
system.l2.ReadCleanReq.hits::switch_cpus.inst 326208.1796080001
system.l2.ReadCleanReq.hits::total 326208.1796080001
system.l2.ReadCleanReq.misses::cpu.inst 2.6750410000000002
system.l2.ReadCleanReq.misses::switch_cpus.inst 7774.219877
system.l2.ReadCleanReq.misses::total 7774.233253
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 630757055.8605
system.l2.ReadCleanReq.missLatency::total 630757055.8605
system.l2.ReadCleanReq.accesses::cpu.inst 2.6750410000000002
system.l2.ReadCleanReq.accesses::switch_cpus.inst 333982.14534099994
system.l2.ReadCleanReq.accesses::total 333982.14534099994
system.l2.ReadCleanReq.missRate::cpu.inst 0.9999999999999999
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.591803641543
system.l2.ReadCleanReq.missRate::total 0.5918132254470001
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 83081.41790893691
system.l2.ReadCleanReq.avgMissLatency::total 83067.2917089378
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 7774.219877
system.l2.ReadCleanReq.mshrMisses::total 7774.219877
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 553014531.478529
system.l2.ReadCleanReq.mshrMissLatency::total 553014531.478529
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.591803641543
system.l2.ReadCleanReq.mshrMissRate::total 0.591803052999
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 73081.40400621532
system.l2.ReadCleanReq.avgMshrMissLatency::total 73081.40400621532
system.l2.ReadExReq.hits::switch_cpus.data 45456.172437
system.l2.ReadExReq.hits::total 45456.172437
system.l2.ReadExReq.misses::switch_cpus.data 26149.561211
system.l2.ReadExReq.misses::total 26149.561211
system.l2.ReadExReq.missLatency::switch_cpus.data 2174551338.0025
system.l2.ReadExReq.missLatency::total 2174551338.0025
system.l2.ReadExReq.accesses::switch_cpus.data 71605.733648
system.l2.ReadExReq.accesses::total 71605.733648
system.l2.ReadExReq.missRate::switch_cpus.data 0.18781629914700002
system.l2.ReadExReq.missRate::total 0.18781629914700002
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 85063.61494830398
system.l2.ReadExReq.avgMissLatency::total 85063.61494830398
system.l2.ReadExReq.mshrMisses::switch_cpus.data 26149.561211
system.l2.ReadExReq.mshrMisses::total 26149.561211
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 1913054913.694152
system.l2.ReadExReq.mshrMissLatency::total 1913054913.694152
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.18781629914700002
system.l2.ReadExReq.mshrMissRate::total 0.18781629914700002
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 75063.59769564029
system.l2.ReadExReq.avgMshrMissLatency::total 75063.59769564029
system.l2.ReadSharedReq.hits::switch_cpus.data 2047179.2705540003
system.l2.ReadSharedReq.hits::total 2047179.2705540003
system.l2.ReadSharedReq.misses::cpu.data 2.8829510000000003
system.l2.ReadSharedReq.misses::switch_cpus.data 2059977.3488349998
system.l2.ReadSharedReq.misses::total 2059977.3488349998
system.l2.ReadSharedReq.missLatency::switch_cpus.data 153334493622.14798
system.l2.ReadSharedReq.missLatency::total 153334493622.14798
system.l2.ReadSharedReq.accesses::cpu.data 2.8829510000000003
system.l2.ReadSharedReq.accesses::switch_cpus.data 4107156.6193890003
system.l2.ReadSharedReq.accesses::total 4107156.6193890003
system.l2.ReadSharedReq.missRate::cpu.data 0.9911089999999999
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.37490964243600006
system.l2.ReadSharedReq.missRate::total 0.37490964243600006
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 79011.93364857156
system.l2.ReadSharedReq.avgMissLatency::total 79011.93364857156
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 2059977.3488349998
system.l2.ReadSharedReq.mshrMisses::total 2059977.3488349998
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 132734715696.60797
system.l2.ReadSharedReq.mshrMissLatency::total 132734715696.60797
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.37490964243600006
system.l2.ReadSharedReq.mshrMissRate::total 0.37490964243600006
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 69011.93211102781
system.l2.ReadSharedReq.avgMshrMissLatency::total 69011.93211102781
system.l2.WritebackClean.hits::writebacks 333948.7936279999
system.l2.WritebackClean.hits::total 333948.7936279999
system.l2.WritebackClean.accesses::writebacks 333948.7936279999
system.l2.WritebackClean.accesses::total 333948.7936279999
system.l2.WritebackDirty.hits::writebacks 1497670.140041
system.l2.WritebackDirty.hits::total 1497670.140041
system.l2.WritebackDirty.accesses::writebacks 1497670.140041
system.l2.WritebackDirty.accesses::total 1497670.140041
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 166252636707.2195
system.l2.tags.tagsInUse 31460.541462136316
system.l2.tags.totalRefs 9515497.058958998
system.l2.tags.sampledRefs 2136846.61323
system.l2.tags.avgRefs 13.657337780316997
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::writebacks 780.8441964705279
system.l2.tags.occupancies::cpu.inst 0.501098269838
system.l2.tags.occupancies::cpu.data 1.640551924934
system.l2.tags.occupancies::switch_cpus.inst 2078.2470584555163
system.l2.tags.occupancies::switch_cpus.data 28599.947262654245
system.l2.tags.avgOccs::writebacks 0.023829469783
system.l2.tags.avgOccs::cpu.inst 1.533311e-05
system.l2.tags.avgOccs::cpu.data 5.0012370000000014e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.063423162949
system.l2.tags.avgOccs::switch_cpus.data 0.8728009925560001
system.l2.tags.avgOccs::total 0.960099581358
system.l2.tags.occupanciesTaskId::1024 32525.107618
system.l2.tags.ageTaskId_1024::0 100.41920999999999
system.l2.tags.ageTaskId_1024::1 893.5184449999998
system.l2.tags.ageTaskId_1024::2 9346.637112999997
system.l2.tags.ageTaskId_1024::3 15725.580787000003
system.l2.tags.ageTaskId_1024::4 6458.972212999999
system.l2.tags.ratioOccsTaskId::1024 0.992587511059
system.l2.tags.tagAccesses 74566082.289418
system.l2.tags.dataAccesses 74566082.289418
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 166252636707.2195
system.mem_ctrls.avgPriority_writebacks::samples 47031.766934
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 7774.219877
system.mem_ctrls.avgPriority_switch_cpus.data::samples 2086018.5225030002
system.mem_ctrls.priorityMinLatency 1.875e-08
system.mem_ctrls.priorityMaxLatency 0.008412053524495752
system.mem_ctrls.numReadWriteTurnArounds 2840.4736359999997
system.mem_ctrls.numWriteReadTurnArounds 2840.4736359999997
system.mem_ctrls.numStayReadState 4267347.734515
system.mem_ctrls.numStayWriteState 44248.80309699999
system.mem_ctrls.readReqs 2093901.3194979997
system.mem_ctrls.writeReqs 47034.865710000005
system.mem_ctrls.readBursts 2093901.3194979997
system.mem_ctrls.writeBursts 47034.865710000005
system.mem_ctrls.servicedByWrQ 108.83126200000001
system.mem_ctrls.mergedWrBursts 3.098776
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.19641603
system.mem_ctrls.avgWrQLen 25.17583349
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.080751
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 2093901.3194979997
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 47034.865710000005
system.mem_ctrls.rdQLenPdf::0 1774566.9503859996
system.mem_ctrls.rdQLenPdf::1 307389.65744100005
system.mem_ctrls.rdQLenPdf::2 10904.733704
system.mem_ctrls.rdQLenPdf::3 926.2046119999998
system.mem_ctrls.rdQLenPdf::4 4.239563999999999
system.mem_ctrls.rdQLenPdf::5 0.695188
system.mem_ctrls.rdQLenPdf::6 0.007341
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.00155
system.mem_ctrls.wrQLenPdf::1 0.00155
system.mem_ctrls.wrQLenPdf::2 0.00155
system.mem_ctrls.wrQLenPdf::3 0.00155
system.mem_ctrls.wrQLenPdf::4 0.00155
system.mem_ctrls.wrQLenPdf::5 0.00155
system.mem_ctrls.wrQLenPdf::6 0.00155
system.mem_ctrls.wrQLenPdf::7 0.015007999999999999
system.mem_ctrls.wrQLenPdf::8 0.015007999999999999
system.mem_ctrls.wrQLenPdf::9 0.015007999999999999
system.mem_ctrls.wrQLenPdf::10 0.015007999999999999
system.mem_ctrls.wrQLenPdf::11 0.015007999999999999
system.mem_ctrls.wrQLenPdf::12 0.015007999999999999
system.mem_ctrls.wrQLenPdf::13 0.015007999999999999
system.mem_ctrls.wrQLenPdf::14 0.015007999999999999
system.mem_ctrls.wrQLenPdf::15 612.4247340000001
system.mem_ctrls.wrQLenPdf::16 651.8607349999999
system.mem_ctrls.wrQLenPdf::17 2559.3931960000004
system.mem_ctrls.wrQLenPdf::18 2846.314311
system.mem_ctrls.wrQLenPdf::19 2857.981143
system.mem_ctrls.wrQLenPdf::20 2871.104443
system.mem_ctrls.wrQLenPdf::21 2868.7932999999994
system.mem_ctrls.wrQLenPdf::22 2866.328018
system.mem_ctrls.wrQLenPdf::23 2871.40206
system.mem_ctrls.wrQLenPdf::24 2870.941539999999
system.mem_ctrls.wrQLenPdf::25 2913.0469499999995
system.mem_ctrls.wrQLenPdf::26 2884.6699579999995
system.mem_ctrls.wrQLenPdf::27 2879.5159009999998
system.mem_ctrls.wrQLenPdf::28 2884.9556719999996
system.mem_ctrls.wrQLenPdf::29 2968.721485999999
system.mem_ctrls.wrQLenPdf::30 2886.2294540000003
system.mem_ctrls.wrQLenPdf::31 2881.987964
system.mem_ctrls.wrQLenPdf::32 2842.1348909999997
system.mem_ctrls.wrQLenPdf::33 6.179341
system.mem_ctrls.wrQLenPdf::34 1.9066100000000001
system.mem_ctrls.wrQLenPdf::35 1.202694
system.mem_ctrls.wrQLenPdf::36 0.762644
system.mem_ctrls.wrQLenPdf::37 0.769985
system.mem_ctrls.wrQLenPdf::38 0.42536799999999997
system.mem_ctrls.wrQLenPdf::39 0.403345
system.mem_ctrls.wrQLenPdf::40 0.044046
system.mem_ctrls.wrQLenPdf::41 0.07341
system.mem_ctrls.wrQLenPdf::42 0.044046
system.mem_ctrls.wrQLenPdf::43 0.080751
system.mem_ctrls.wrQLenPdf::44 0.088092
system.mem_ctrls.wrQLenPdf::45 0.080751
system.mem_ctrls.wrQLenPdf::46 0.095433
system.mem_ctrls.wrQLenPdf::47 0.07341
system.mem_ctrls.wrQLenPdf::48 0.124797
system.mem_ctrls.wrQLenPdf::49 0.066069
system.mem_ctrls.wrQLenPdf::50 0.058728
system.mem_ctrls.wrQLenPdf::51 0.066069
system.mem_ctrls.wrQLenPdf::52 0.080751
system.mem_ctrls.wrQLenPdf::53 0.066069
system.mem_ctrls.wrQLenPdf::54 0.161502
system.mem_ctrls.wrQLenPdf::55 0.095433
system.mem_ctrls.wrQLenPdf::56 0.102774
system.mem_ctrls.wrQLenPdf::57 0.132138
system.mem_ctrls.wrQLenPdf::58 0.102774
system.mem_ctrls.wrQLenPdf::59 0.088092
system.mem_ctrls.wrQLenPdf::60 0.095433
system.mem_ctrls.wrQLenPdf::61 0.095433
system.mem_ctrls.wrQLenPdf::62 0.07341
system.mem_ctrls.wrQLenPdf::63 0.190866
system.mem_ctrls.rdPerTurnAround::samples 2840.4736359999997
system.mem_ctrls.rdPerTurnAround::mean 2815.6649761461667
system.mem_ctrls.rdPerTurnAround::gmean 6614.815461244803
system.mem_ctrls.rdPerTurnAround::stdev 2473.8876927309393
system.mem_ctrls.rdPerTurnAround::0-1023 522.1172809999999
system.mem_ctrls.rdPerTurnAround::1024-2047 83.063815
system.mem_ctrls.rdPerTurnAround::2048-3071 38.968371
system.mem_ctrls.rdPerTurnAround::27648-28671 0.009054
system.mem_ctrls.rdPerTurnAround::total 2840.4736359999997
system.mem_ctrls.wrPerTurnAround::samples 2840.4736359999997
system.mem_ctrls.wrPerTurnAround::mean 16.402440420229
system.mem_ctrls.wrPerTurnAround::gmean 16.377045731901
system.mem_ctrls.wrPerTurnAround::stdev 0.7876541840299998
system.mem_ctrls.wrPerTurnAround::16 2126.161657
system.mem_ctrls.wrPerTurnAround::17 51.115538
system.mem_ctrls.wrPerTurnAround::18 498.31650199999996
system.mem_ctrls.wrPerTurnAround::19 74.864921
system.mem_ctrls.wrPerTurnAround::20 14.128946000000001
system.mem_ctrls.wrPerTurnAround::total 2840.4736359999997
system.mem_ctrls.bytesReadWrQ 6965.200768000001
system.mem_ctrls.bytesReadSys 134009684.44787198
system.mem_ctrls.bytesWrittenSys 3010231.4054400004
system.mem_ctrls.avgRdBWSys 662583230.8166442
system.mem_ctrls.avgWrBWSys 31524135.64269019
system.mem_ctrls.totGap 166259424674.68854
system.mem_ctrls.avgGap 384406.88769331994
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 497550.072128
system.mem_ctrls.requestorReadBytes::switch_cpus.data 133505185.44019201
system.mem_ctrls.requestorWriteBytes::writebacks 3009792.5459200004
system.mem_ctrls.requestorReadRate::switch_cpus.inst 6646241.09253466
system.mem_ctrls.requestorReadRate::switch_cpus.data 655849604.4565408
system.mem_ctrls.requestorWriteRate::writebacks 31517817.27819154
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 7774.219877
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 2086127.353765
system.mem_ctrls.requestorWriteAccesses::writebacks 47034.865710000005
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 233381725.85600004
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 49227407371.91925
system.mem_ctrls.requestorWriteTotalLat::writebacks 4049562837834.534
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 31956.57787613
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 27614.928133720005
system.mem_ctrls.requestorWriteAvgLat::writebacks 345694301.3256257
system.mem_ctrls.dram.bytesRead::cpu.inst 171.20262400000001
system.mem_ctrls.dram.bytesRead::cpu.data 247.981632
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 497550.072128
system.mem_ctrls.dram.bytesRead::switch_cpus.data 133512150.64096
system.mem_ctrls.dram.bytesRead::total 134009684.44787198
system.mem_ctrls.dram.bytesInstRead::cpu.inst 171.20262400000001
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 497550.072128
system.mem_ctrls.dram.bytesInstRead::total 497550.928192
system.mem_ctrls.dram.bytesWritten::writebacks 3010231.4054400004
system.mem_ctrls.dram.bytesWritten::total 3010231.4054400004
system.mem_ctrls.dram.numReads::cpu.inst 2.6750410000000002
system.mem_ctrls.dram.numReads::cpu.data 3.874713
system.mem_ctrls.dram.numReads::switch_cpus.inst 7774.219877
system.mem_ctrls.dram.numReads::switch_cpus.data 2086127.353765
system.mem_ctrls.dram.numReads::total 2093901.3194979997
system.mem_ctrls.dram.numWrites::writebacks 47034.865710000005
system.mem_ctrls.dram.numWrites::total 47034.865710000005
system.mem_ctrls.dram.bwRead::cpu.inst 14403.368031999998
system.mem_ctrls.dram.bwRead::cpu.data 20460.364198000003
system.mem_ctrls.dram.bwRead::switch_cpus.inst 6646240.988921
system.mem_ctrls.dram.bwRead::switch_cpus.data 655938801.906974
system.mem_ctrls.dram.bwRead::total 662583230.5920951
system.mem_ctrls.dram.bwInstRead::cpu.inst 14403.368031999998
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 6646240.988921
system.mem_ctrls.dram.bwInstRead::total 6646336.373177
system.mem_ctrls.dram.bwWrite::writebacks 31524135.64576
system.mem_ctrls.dram.bwWrite::total 31524135.64576
system.mem_ctrls.dram.bwTotal::writebacks 31524135.64576
system.mem_ctrls.dram.bwTotal::cpu.inst 14403.368031999998
system.mem_ctrls.dram.bwTotal::cpu.data 20460.364198000003
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 6646240.988921
system.mem_ctrls.dram.bwTotal::switch_cpus.data 655938801.906974
system.mem_ctrls.dram.bwTotal::total 694107366.482064
system.mem_ctrls.dram.readBursts 2093792.4882359998
system.mem_ctrls.dram.writeBursts 47028.00853000001
system.mem_ctrls.dram.perBankRdBursts::0 138702.667458
system.mem_ctrls.dram.perBankRdBursts::1 136741.793102
system.mem_ctrls.dram.perBankRdBursts::2 138321.387985
system.mem_ctrls.dram.perBankRdBursts::3 126422.92803999998
system.mem_ctrls.dram.perBankRdBursts::4 123758.35627399999
system.mem_ctrls.dram.perBankRdBursts::5 124906.76544199999
system.mem_ctrls.dram.perBankRdBursts::6 117755.15473099997
system.mem_ctrls.dram.perBankRdBursts::7 121223.852731
system.mem_ctrls.dram.perBankRdBursts::8 121572.338176
system.mem_ctrls.dram.perBankRdBursts::9 122933.09158199998
system.mem_ctrls.dram.perBankRdBursts::10 125534.80259600002
system.mem_ctrls.dram.perBankRdBursts::11 131359.89341599998
system.mem_ctrls.dram.perBankRdBursts::12 137448.554737
system.mem_ctrls.dram.perBankRdBursts::13 141229.54292500002
system.mem_ctrls.dram.perBankRdBursts::14 141359.931897
system.mem_ctrls.dram.perBankRdBursts::15 144521.42714400002
system.mem_ctrls.dram.perBankWrBursts::0 2935.2092509999998
system.mem_ctrls.dram.perBankWrBursts::1 3348.8330660000006
system.mem_ctrls.dram.perBankWrBursts::2 2600.0863969999996
system.mem_ctrls.dram.perBankWrBursts::3 2885.11802
system.mem_ctrls.dram.perBankWrBursts::4 2947.1104029999997
system.mem_ctrls.dram.perBankWrBursts::5 2970.512421999999
system.mem_ctrls.dram.perBankWrBursts::6 3303.1848549999995
system.mem_ctrls.dram.perBankWrBursts::7 2991.9394070000003
system.mem_ctrls.dram.perBankWrBursts::8 3152.254467
system.mem_ctrls.dram.perBankWrBursts::9 3349.9128869999995
system.mem_ctrls.dram.perBankWrBursts::10 2648.589065
system.mem_ctrls.dram.perBankWrBursts::11 2592.2891919999997
system.mem_ctrls.dram.perBankWrBursts::12 3012.9969060000003
system.mem_ctrls.dram.perBankWrBursts::13 2910.644164
system.mem_ctrls.dram.perBankWrBursts::14 2666.2232550000003
system.mem_ctrls.dram.perBankWrBursts::15 2713.1047729999996
system.mem_ctrls.dram.totQLat 10202171462.130249
system.mem_ctrls.dram.totBusLat 10468962441.18
system.mem_ctrls.dram.totMemAccLat 49460780616.55525
system.mem_ctrls.dram.avgQLat 8639.60486149
system.mem_ctrls.dram.avgBusLat 4999.999999999999
system.mem_ctrls.dram.avgMemAccLat 27389.60486149001
system.mem_ctrls.dram.readRowHits 1882068.8773290003
system.mem_ctrls.dram.writeRowHits 27698.352286999998
system.mem_ctrls.dram.readRowHitRate 78.79178112999998
system.mem_ctrls.dram.writeRowHitRate 64.08130367000001
system.mem_ctrls.dram.bytesPerActivate::samples 231054.72759
system.mem_ctrls.dram.bytesPerActivate::mean 479.6141751725121
system.mem_ctrls.dram.bytesPerActivate::gmean 328.299289230177
system.mem_ctrls.dram.bytesPerActivate::stdev 315.293686934353
system.mem_ctrls.dram.bytesPerActivate::0-127 53333.032495
system.mem_ctrls.dram.bytesPerActivate::128-255 30341.155065999992
system.mem_ctrls.dram.bytesPerActivate::256-383 14543.694763999998
system.mem_ctrls.dram.bytesPerActivate::384-511 8114.4734260000005
system.mem_ctrls.dram.bytesPerActivate::512-639 5910.584123000001
system.mem_ctrls.dram.bytesPerActivate::640-767 5219.523372
system.mem_ctrls.dram.bytesPerActivate::768-895 4724.205690000001
system.mem_ctrls.dram.bytesPerActivate::896-1023 4562.214688
system.mem_ctrls.dram.bytesPerActivate::1024-1151 104332.544638
system.mem_ctrls.dram.bytesPerActivate::total 231054.72759
system.mem_ctrls.dram.dramBytesRead 134002719.24710399
system.mem_ctrls.dram.dramBytesWritten 3009792.5459200004
system.mem_ctrls.dram.avgRdBW 662.49403329748
system.mem_ctrls.dram.avgWrBW 31.51781740605099
system.mem_ctrls.dram.peakBW 12799.999999999998
system.mem_ctrls.dram.busUtil 5.42183349
system.mem_ctrls.dram.busUtilRead 5.177184029999999
system.mem_ctrls.dram.busUtilWrite 0.24460623
system.mem_ctrls.dram.pageHitRate 76.30452788000001
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 166252636707.2195
system.mem_ctrls.dram.rank0.actEnergy 810814148.7654599
system.mem_ctrls.dram.rank0.preEnergy 430962915.69820493
system.mem_ctrls.dram.rank0.readEnergy 7338726947.14782
system.mem_ctrls.dram.rank0.writeEnergy 125186007.74562
system.mem_ctrls.dram.rank0.refreshEnergy 13123753529.387283
system.mem_ctrls.dram.rank0.actBackEnergy 50867638478.82702
system.mem_ctrls.dram.rank0.preBackEnergy 21005099254.97568
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 93702181282.5471
system.mem_ctrls.dram.rank0.averagePower 553.825430174449
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 53832538056.76125
system.mem_ctrls.dram.rank0.pwrStateTime::REF 5551526573.085
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 106868572077.37326
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 838906178.68554
system.mem_ctrls.dram.rank1.preEnergy 445889775.505845
system.mem_ctrls.dram.rank1.readEnergy 7610951418.857219
system.mem_ctrls.dram.rank1.writeEnergy 120300196.78098
system.mem_ctrls.dram.rank1.refreshEnergy 13123753529.387283
system.mem_ctrls.dram.rank1.actBackEnergy 52162721928.456985
system.mem_ctrls.dram.rank1.preBackEnergy 19914502665.8136
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 94217025693.48746
system.mem_ctrls.dram.rank1.averagePower 556.5738504803469
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 50988715144.8845
system.mem_ctrls.dram.rank1.pwrStateTime::REF 5551526573.085
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 109712394989.25
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 166252636707.2195
system.membus.transDist::ReadResp 2067751.7582870005
system.membus.transDist::WritebackDirty 47034.865710000005
system.membus.transDist::CleanEvict 2044613.3413489999
system.membus.transDist::ReadExReq 26149.561211
system.membus.transDist::ReadExResp 26149.561211
system.membus.transDist::ReadSharedReq 2067751.7582870005
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 6282759.526341
system.membus.pktCount::total 6282759.526341
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 137019915.85331202
system.membus.pktSize::total 137019915.85331202
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 2097209.9997839998
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 2097209.9997839998
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 2097209.9997839998
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 166252636707.2195
system.membus.reqLayer0.occupancy 4672391589.208251
system.membus.reqLayer0.utilization 0.00033440000000000005
system.membus.respLayer1.occupancy 11043323221.53525
system.membus.respLayer1.utilization 0.06478790000000001
system.membus.snoop_filter.totRequests 4188858.2875939994
system.membus.snoop_filter.hitSingleRequests 2091648.2878099997
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 332505345.763186
system.switch_cpus.cpi 3.3247452106199997
system.switch_cpus.ipc 0.40965709571599995
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 119437407.21740298
system.switch_cpus.nonSpecInstsAdded 3788.123612
system.switch_cpus.instsIssued 114045697.17190099
system.switch_cpus.squashedInstsIssued 7289.382759000001
system.switch_cpus.squashedInstsExamined 12691370.772691
system.switch_cpus.squashedOperandsExamined 11343799.191482
system.switch_cpus.squashedNonSpecRemoved 1128.305733
system.switch_cpus.numIssuedDist::samples 330438406.443269
system.switch_cpus.numIssuedDist::mean 0.496825053082
system.switch_cpus.numIssuedDist::stdev 1.038926441223
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 275193111.480237
system.switch_cpus.numIssuedDist::1 26274657.075050004
system.switch_cpus.numIssuedDist::2 15688096.078056
system.switch_cpus.numIssuedDist::3 6446901.869898999
system.switch_cpus.numIssuedDist::4 2699271.625038
system.switch_cpus.numIssuedDist::5 1306638.0888369996
system.switch_cpus.numIssuedDist::6 1098784.493728
system.switch_cpus.numIssuedDist::7 716407.4350550001
system.switch_cpus.numIssuedDist::8 1014538.2973689999
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 7.999999999999999
system.switch_cpus.numIssuedDist::total 330438406.443269
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 280.979374
system.switch_cpus.statFuBusy::IntDiv 0.0
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.0
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 0.0
system.switch_cpus.statFuBusy::SimdAddAcc 0.0
system.switch_cpus.statFuBusy::SimdAlu 0.0
system.switch_cpus.statFuBusy::SimdCmp 0.0
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 0.322594
system.switch_cpus.statFuBusy::SimdMult 0.0
system.switch_cpus.statFuBusy::SimdMultAcc 0.0
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 0.0
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 24256.072764
system.switch_cpus.statFuBusy::MemWrite 3955.307778
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 1691.941957
system.switch_cpus.statIssuedInstType_0::IntAlu 73381720.87211199
system.switch_cpus.statIssuedInstType_0::IntMult 153173.873556
system.switch_cpus.statIssuedInstType_0::IntDiv 16767.690441
system.switch_cpus.statIssuedInstType_0::FloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::FloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::FloatCvt 24.839738
system.switch_cpus.statIssuedInstType_0::FloatMult 0.0
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::FloatDiv 9.67782
system.switch_cpus.statIssuedInstType_0::FloatMisc 2010.567622
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdAdd 9035.836349
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 0.007341
system.switch_cpus.statIssuedInstType_0::SimdAlu 11343.242284
system.switch_cpus.statIssuedInstType_0::SimdCmp 13398.364383
system.switch_cpus.statIssuedInstType_0::SimdCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdMisc 30596.723792
system.switch_cpus.statIssuedInstType_0::SimdMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 2833.924915
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 34020206.038851
system.switch_cpus.statIssuedInstType_0::MemWrite 6402883.570739999
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 114045697.17190099
system.switch_cpus.issueRate 0.484443884869
system.switch_cpus.fuBusy 28492.682509999995
system.switch_cpus.fuBusyRate 0.00024036742900000003
system.switch_cpus.intInstQueueReads 557775465.0536029
system.switch_cpus.intInstQueueWrites 131698964.42684402
system.switch_cpus.intInstQueueWakeupAccesses 112281499.679746
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 790116.022804
system.switch_cpus.vecInstQueueWrites 433601.686862
system.switch_cpus.vecInstQueueWakeupAccesses 388577.56311999995
system.switch_cpus.intAluAccesses 113676888.94435
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 395608.96810399997
system.switch_cpus.numSquashedInsts 521575.91688699985
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 257258.66898100002
system.switch_cpus.idleCycles 2066944.5591649998
system.switch_cpus.MemDepUnit__0.insertedLoads 35071667.8089
system.switch_cpus.MemDepUnit__0.insertedStores 6563070.770051
system.switch_cpus.MemDepUnit__0.conflictingLoads 3465200.525242999
system.switch_cpus.MemDepUnit__0.conflictingStores 2274.433557
system.switch_cpus.MemDepUnit__0.MDPLookups 35071667.8089
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 2775077.1907019997
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 97674.72049800001
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 639361.120827
system.switch_cpus.branchPred.lookups_0::CallDirect 623871.4591689998
system.switch_cpus.branchPred.lookups_0::CallIndirect 75867.320767
system.switch_cpus.branchPred.lookups_0::DirectCond 29105523.066318996
system.switch_cpus.branchPred.lookups_0::DirectUncond 851528.596454
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 89748.791027
system.switch_cpus.branchPred.lookups_0::total 31385900.354562998
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 77927.468784
system.switch_cpus.branchPred.squashes_0::CallDirect 121846.952385
system.switch_cpus.branchPred.squashes_0::CallIndirect 16459.454632
system.switch_cpus.branchPred.squashes_0::DirectCond 5366998.427753
system.switch_cpus.branchPred.squashes_0::DirectUncond 182008.411126
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 10655.073106
system.switch_cpus.branchPred.squashes_0::total 5775895.7877859995
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 532.099258
system.switch_cpus.branchPred.corrected_0::CallDirect 25589.504154
system.switch_cpus.branchPred.corrected_0::CallIndirect 5275.441708
system.switch_cpus.branchPred.corrected_0::DirectCond 539882.494005
system.switch_cpus.branchPred.corrected_0::DirectUncond 19505.100851999996
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 18186.413097
system.switch_cpus.branchPred.corrected_0::total 608971.0530739999
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 561433.7593019999
system.switch_cpus.branchPred.committed_0::CallDirect 502024.58304799994
system.switch_cpus.branchPred.committed_0::CallIndirect 59407.866135
system.switch_cpus.branchPred.committed_0::DirectCond 23738522.329761002
system.switch_cpus.branchPred.committed_0::DirectUncond 669520.1656699999
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 79093.717921
system.switch_cpus.branchPred.committed_0::total 25610002.421836995
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 372.153316
system.switch_cpus.branchPred.mispredicted_0::CallDirect 19112.932092999996
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 4629.14094
system.switch_cpus.branchPred.mispredicted_0::DirectCond 504557.79098999995
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 13493.976597
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 18017.998220999998
system.switch_cpus.branchPred.mispredicted_0::total 560183.9921569999
system.switch_cpus.branchPred.targetProvider_0::NoTarget 17285614.592683002
system.switch_cpus.branchPred.targetProvider_0::BTB 13319413.571860999
system.switch_cpus.branchPred.targetProvider_0::RAS 639361.0939110001
system.switch_cpus.branchPred.targetProvider_0::Indirect 141511.09610800003
system.switch_cpus.branchPred.targetProvider_0::total 31385900.354562998
system.switch_cpus.branchPred.targetWrong_0::NoBranch 342906.1570410001
system.switch_cpus.branchPred.targetWrong_0::Return 253243.714091
system.switch_cpus.branchPred.targetWrong_0::CallDirect 532.099258
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 12289.082684
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 608971.0530739999
system.switch_cpus.branchPred.condPredicted 29105523.066318996
system.switch_cpus.branchPred.condPredictedTaken 12064111.433493
system.switch_cpus.branchPred.condIncorrect 608971.0530739999
system.switch_cpus.branchPred.predTakenBTBMiss 97945.57591200001
system.switch_cpus.branchPred.NotTakenMispredicted 355727.33898300014
system.switch_cpus.branchPred.TakenMispredicted 253243.714091
system.switch_cpus.branchPred.BTBLookups 31385900.354562998
system.switch_cpus.branchPred.BTBUpdates 331733.38492
system.switch_cpus.branchPred.BTBHits 24562082.577904996
system.switch_cpus.branchPred.BTBHitRatio 0.7452767752139999
system.switch_cpus.branchPred.BTBMispredicted 111904.05841999997
system.switch_cpus.branchPred.indirectLookups 165616.11179399997
system.switch_cpus.branchPred.indirectHits 141511.09610800003
system.switch_cpus.branchPred.indirectMisses 24105.015685999995
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 639361.120827
system.switch_cpus.branchPred.btb.lookups::CallDirect 623871.4591689998
system.switch_cpus.branchPred.btb.lookups::CallIndirect 75867.320767
system.switch_cpus.branchPred.btb.lookups::DirectCond 29105523.066318996
system.switch_cpus.branchPred.btb.lookups::DirectUncond 851528.596454
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 89748.791027
system.switch_cpus.branchPred.btb.lookups::total 31385900.354562998
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 639361.120827
system.switch_cpus.branchPred.btb.misses::CallDirect 30230.075654
system.switch_cpus.branchPred.btb.misses::CallIndirect 75867.320767
system.switch_cpus.branchPred.btb.misses::DirectCond 5965696.588916998
system.switch_cpus.branchPred.btb.misses::DirectUncond 22913.879466
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 89748.791027
system.switch_cpus.branchPred.btb.misses::total 6823817.7766579995
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 25589.504154
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 286638.779914
system.switch_cpus.branchPred.btb.updates::DirectUncond 19505.100851999996
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 331733.38492
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 25589.504154
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 286638.779914
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 19505.100851999996
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 331733.38492
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 166252636707.2195
system.switch_cpus.branchPred.indirectBranchPred.lookups 165616.11179399997
system.switch_cpus.branchPred.indirectBranchPred.hits 141511.09610800003
system.switch_cpus.branchPred.indirectBranchPred.misses 24105.015685999995
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 23461.854804999995
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 189077.966599
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 454.619953
system.switch_cpus.branchPred.ras.pushes 777666.2487199999
system.switch_cpus.branchPred.ras.pops 777667.5278439998
system.switch_cpus.branchPred.ras.squashes 216233.87580100002
system.switch_cpus.branchPred.ras.used 561433.7593019999
system.switch_cpus.branchPred.ras.correct 561061.6059859999
system.switch_cpus.branchPred.ras.incorrect 372.153316
system.switch_cpus.commit.commitSquashedInsts 12825033.535105
system.switch_cpus.commit.commitNonSpecStalls 2659.854095
system.switch_cpus.commit.branchMispredicts 563976.5349999999
system.switch_cpus.commit.numCommittedDist::samples 325855091.279624
system.switch_cpus.commit.numCommittedDist::mean 0.477383634636
system.switch_cpus.commit.numCommittedDist::stdev 0.923854647938
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 278657285.279757
system.switch_cpus.commit.numCommittedDist::1 14019639.802666003
system.switch_cpus.commit.numCommittedDist::2 6783676.891222001
system.switch_cpus.commit.numCommittedDist::3 26394489.305979002
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 3.0
system.switch_cpus.commit.numCommittedDist::total 325855091.279624
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 1326.3589299999999
system.switch_cpus.commit.functionCalls 561432.4491829999
system.switch_cpus.commit.committedInstType_0::No_OpClass 1589.230634
system.switch_cpus.commit.committedInstType_0::IntAlu 69141156.91652101
system.switch_cpus.commit.committedInstType_0::IntMult 145358.31179999997
system.switch_cpus.commit.committedInstType_0::IntDiv 15216.690764
system.switch_cpus.commit.committedInstType_0::FloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::FloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::FloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::FloatMult 0.0
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::FloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::FloatMisc 1995.031723
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdAdd 8953.779607
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdAlu 11088.468792000001
system.switch_cpus.commit.committedInstType_0::SimdCmp 12966.213612
system.switch_cpus.commit.committedInstType_0::SimdCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdMisc 27871.823974
system.switch_cpus.commit.committedInstType_0::SimdMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 2799.993817
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 31418268.698817
system.switch_cpus.commit.committedInstType_0::MemWrite 5983196.342986
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 106770461.503047
system.switch_cpus.commit.commitEligibleSamples 26394489.305979002
system.switch_cpus.commit.memOrderViolationEvents 0.0
system.switch_cpus.commit.PNDLoadViolations 0.0
system.switch_cpus.commitStats0.numInsts 100020642.62003599
system.switch_cpus.commitStats0.numOps 106770461.503047
system.switch_cpus.commitStats0.numInstsNotNOP 100000000.90676999
system.switch_cpus.commitStats0.numOpsNotNOP 106749819.789781
system.switch_cpus.commitStats0.cpi 3.3247452106199997
system.switch_cpus.commitStats0.ipc 0.40965709571599995
system.switch_cpus.commitStats0.numMemRefs 37401465.041803
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 92026845.01444799
system.switch_cpus.commitStats0.numLoadInsts 31418268.698817
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 5981869.984056
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 378409.203768
system.switch_cpus.commitStats0.committedInstType::No_OpClass 1589.230634
system.switch_cpus.commitStats0.committedInstType::IntAlu 69141156.91652101
system.switch_cpus.commitStats0.committedInstType::IntMult 145358.31179999997
system.switch_cpus.commitStats0.committedInstType::IntDiv 15216.690764
system.switch_cpus.commitStats0.committedInstType::FloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::FloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::FloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::FloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMisc 1995.031723
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAdd 8953.779607
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAlu 11088.468792000001
system.switch_cpus.commitStats0.committedInstType::SimdCmp 12966.213612
system.switch_cpus.commitStats0.committedInstType::SimdCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMisc 27871.823974
system.switch_cpus.commitStats0.committedInstType::SimdMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 2799.993817
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 31418268.698817
system.switch_cpus.commitStats0.committedInstType::MemWrite 5983196.342986
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 106770461.503047
system.switch_cpus.commitStats0.committedControl::IsControl 25610001.978852
system.switch_cpus.commitStats0.committedControl::IsDirectControl 24910066.632476
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 699935.346376
system.switch_cpus.commitStats0.committedControl::IsCondControl 23738521.886531
system.switch_cpus.commitStats0.committedControl::IsUncondControl 1871480.0923210003
system.switch_cpus.commitStats0.committedControl::IsCall 561432.4491829999
system.switch_cpus.commitStats0.committedControl::IsReturn 561433.76232
system.switch_cpus.decode.idleCycles 24511130.065935
system.switch_cpus.decode.blockedCycles 257254892.19227502
system.switch_cpus.decode.runCycles 42638021.16099399
system.switch_cpus.decode.unblockCycles 5470123.465303
system.switch_cpus.decode.squashCycles 564239.558762
system.switch_cpus.decode.branchResolved 12603883.525712
system.switch_cpus.decode.branchMispred 46733.114764
system.switch_cpus.decode.decodedInsts 121651026.926467
system.switch_cpus.decode.squashedInsts 37903.333528
system.switch_cpus.executeStats0.numInsts 113524119.47908099
system.switch_cpus.executeStats0.numNop 21309.561886
system.switch_cpus.executeStats0.numBranches 27131651.538425002
system.switch_cpus.executeStats0.numLoadInsts 33823269.820705
system.switch_cpus.executeStats0.numStoreInsts 6364220.016102999
system.switch_cpus.executeStats0.instRate 0.48156507121599995
system.switch_cpus.executeStats0.numCCRegReads 44612435.449908
system.switch_cpus.executeStats0.numCCRegWrites 41236628.417529
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 114829581.401998
system.switch_cpus.executeStats0.numIntRegWrites 68208433.839509
system.switch_cpus.executeStats0.numMemRefs 40187489.836807996
system.switch_cpus.executeStats0.numMiscRegReads 12984279.011763
system.switch_cpus.executeStats0.numMiscRegWrites 2653.38507
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecRegReads 301719.09406999993
system.switch_cpus.executeStats0.numVecRegWrites 133289.07741700002
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 14100285.761880001
system.switch_cpus.fetch.cycles 282036557.720907
system.switch_cpus.fetch.squashCycles 1218668.327536
system.switch_cpus.fetch.cacheLines 41492998.055869006
system.switch_cpus.fetch.icacheSquashes 244495.188209
system.switch_cpus.fetch.nisnDist::samples 330438406.443269
system.switch_cpus.fetch.nisnDist::mean 0.544102731869
system.switch_cpus.fetch.nisnDist::stdev 0.945570486035
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 267326218.44470295
system.switch_cpus.fetch.nisnDist::1 27628467.754994
system.switch_cpus.fetch.nisnDist::2 6924852.952295
system.switch_cpus.fetch.nisnDist::3 28558867.291277
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 3.0
system.switch_cpus.fetch.nisnDist::total 330438406.443269
system.switch_cpus.fetchStats0.numInsts 119340799.517261
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 0.47990782092999995
system.switch_cpus.fetchStats0.numBranches 31385900.354562998
system.switch_cpus.fetchStats0.branchRate 0.11648628429199999
system.switch_cpus.fetchStats0.icacheStallCycles 47791655.37940302
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 564239.558762
system.switch_cpus.iew.blockCycles 40276996.298245
system.switch_cpus.iew.unblockCycles 137265726.373602
system.switch_cpus.iew.dispatchedInsts 119462504.90290098
system.switch_cpus.iew.dispSquashedInsts 151407.79718599998
system.switch_cpus.iew.dispLoadInsts 35071667.8089
system.switch_cpus.iew.dispStoreInsts 6563070.770051
system.switch_cpus.iew.dispNonSpecInsts 3788.123612
system.switch_cpus.iew.iqFullEvents 166610.488171
system.switch_cpus.iew.lsqFullEvents 136643750.21223
system.switch_cpus.iew.predictedTakenIncorrect 296882.53842600004
system.switch_cpus.iew.predictedNotTakenIncorrect 323383.540922
system.switch_cpus.iew.branchMispredicts 620266.079348
system.switch_cpus.iew.instsToCommit 112821557.36485101
system.switch_cpus.iew.writebackCount 112670077.24286602
system.switch_cpus.iew.producerInst 61247697.271195
system.switch_cpus.iew.consumerInst 118352171.883138
system.switch_cpus.iew.wbRate 0.477801463335
system.switch_cpus.iew.wbFanout 0.5250499223890001
system.switch_cpus.lsq0.forwLoads 130442.26050900001
system.switch_cpus.lsq0.squashedLoads 3653398.2503
system.switch_cpus.lsq0.ignoredResponses 1268.2406339999998
system.switch_cpus.lsq0.memOrderViolation 0.0
system.switch_cpus.lsq0.squashedStores 579874.6362799999
system.switch_cpus.lsq0.rescheduledLoads 214713.863388
system.switch_cpus.lsq0.blockedByCache 56262.617743999996
system.switch_cpus.lsq0.loadToUse::samples 31418268.752242
system.switch_cpus.lsq0.loadToUse::mean 39.189891034989
system.switch_cpus.lsq0.loadToUse::stdev 52.254406545802
system.switch_cpus.lsq0.loadToUse::0-9 17603139.843575004
system.switch_cpus.lsq0.loadToUse::10-19 1807597.2478550002
system.switch_cpus.lsq0.loadToUse::20-29 3763161.5308479997
system.switch_cpus.lsq0.loadToUse::30-39 428486.506488
system.switch_cpus.lsq0.loadToUse::40-49 17924.452079000002
system.switch_cpus.lsq0.loadToUse::50-59 8696.724735
system.switch_cpus.lsq0.loadToUse::60-69 21736.184998999997
system.switch_cpus.lsq0.loadToUse::70-79 41199.926839
system.switch_cpus.lsq0.loadToUse::80-89 9146.228898000001
system.switch_cpus.lsq0.loadToUse::90-99 41450.391753
system.switch_cpus.lsq0.loadToUse::100-109 95753.142134
system.switch_cpus.lsq0.loadToUse::110-119 59019.623867
system.switch_cpus.lsq0.loadToUse::120-129 43316.635779
system.switch_cpus.lsq0.loadToUse::130-139 1005093.4195509999
system.switch_cpus.lsq0.loadToUse::140-149 5615119.317139
system.switch_cpus.lsq0.loadToUse::150-159 149076.82835400003
system.switch_cpus.lsq0.loadToUse::160-169 88238.73983699999
system.switch_cpus.lsq0.loadToUse::170-179 436211.035739
system.switch_cpus.lsq0.loadToUse::180-189 16354.132258
system.switch_cpus.lsq0.loadToUse::190-199 7422.946404
system.switch_cpus.lsq0.loadToUse::200-209 51267.611193000004
system.switch_cpus.lsq0.loadToUse::210-219 11845.221099
system.switch_cpus.lsq0.loadToUse::220-229 1676.8521859999998
system.switch_cpus.lsq0.loadToUse::230-239 394.364455
system.switch_cpus.lsq0.loadToUse::240-249 469.13915900000006
system.switch_cpus.lsq0.loadToUse::250-259 304.40528100000006
system.switch_cpus.lsq0.loadToUse::260-269 867.6324529999999
system.switch_cpus.lsq0.loadToUse::270-279 1008.6760360000001
system.switch_cpus.lsq0.loadToUse::280-289 2109.6299910000002
system.switch_cpus.lsq0.loadToUse::290-299 2731.0998130000003
system.switch_cpus.lsq0.loadToUse::overflows 87449.42294099998
system.switch_cpus.lsq0.loadToUse::min_value 1.779037
system.switch_cpus.lsq0.loadToUse::max_value 1208.417409
system.switch_cpus.lsq0.loadToUse::total 31418268.752242
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 166252636707.2195
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 166252636707.2195
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 166252636707.2195
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 166252636707.2195
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 166252636707.2195
system.switch_cpus.rename.squashCycles 564239.558762
system.switch_cpus.rename.idleCycles 27376635.724916
system.switch_cpus.rename.blockCycles 191752696.360038
system.switch_cpus.rename.serializeStallCycles 541646.938064
system.switch_cpus.rename.runCycles 44707221.909367
system.switch_cpus.rename.unblockCycles 65495965.95212201
system.switch_cpus.rename.renamedInsts 120800783.805627
system.switch_cpus.rename.ROBFullEvents 500656.12381799996
system.switch_cpus.rename.IQFullEvents 1937082.055717
system.switch_cpus.rename.LQFullEvents 57812847.479875006
system.switch_cpus.rename.SQFullEvents 4170395.279681
system.switch_cpus.rename.fullRegistersEvents 60734.295134999986
system.switch_cpus.rename.renamedOperands 131787287.39634602
system.switch_cpus.rename.lookups 189888626.149998
system.switch_cpus.rename.intLookups 121980250.86701201
system.switch_cpus.rename.vecLookups 320825.10474300006
system.switch_cpus.rename.committedMaps 117634435.118933
system.switch_cpus.rename.undoneMaps 14152846.097566001
system.switch_cpus.rename.serializing 23419.4789
system.switch_cpus.rename.tempSerializing 10.420903000000001
system.switch_cpus.rename.skidInsts 12945247.972249
system.switch_cpus.rob.reads 419052677.702891
system.switch_cpus.rob.writes 243780729.40432802
system.switch_cpus.rob.squashedLoads 3809381.6050190004
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 619702.109419
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 100000000.90676999
system.switch_cpus.thread_0.numOps 106749819.789781
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 4441140.027376
system.tol2bus.transDist::WritebackDirty 1544705.0057510003
system.tol2bus.transDist::WritebackClean 333949.6039899999
system.tol2bus.transDist::CleanEvict 4741688.024048
system.tol2bus.transDist::ReadExReq 71605.733648
system.tol2bus.transDist::ReadExResp 71605.73797099998
system.tol2bus.transDist::ReadCleanReq 333982.92144599993
system.tol2bus.transDist::ReadSharedReq 4107156.6193890003
system.tol2bus.pktCount::total 13585571.253225
system.tol2bus.pktSize::total 406039342.929472
system.tol2bus.snoops 2091841.625678
system.tol2bus.snoopTraffic 3010281.07616
system.tol2bus.snoopFanout::samples 6620375.726698
system.tol2bus.snoopFanout::mean 6.905491900000002e-05
system.tol2bus.snoopFanout::stdev 0.006088410166999998
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 6620155.501282
system.tol2bus.snoopFanout::1 220.225416
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 0.9999999999999999
system.tol2bus.snoopFanout::total 6620375.726698
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 166252636707.2195
system.tol2bus.reqLayer0.occupancy 6360138737.58213
system.tol2bus.reqLayer0.utilization 0.0334258
system.tol2bus.respLayer0.occupancy 501248528.53199095
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 6276086144.446766
system.tol2bus.respLayer1.utilization 0.0007341
system.tol2bus.snoop_filter.totRequests 9057037.328551998
system.tol2bus.snoop_filter.hitSingleRequests 4528502.678590999
system.tol2bus.snoop_filter.hitMultiRequests 27.512183
system.tol2bus.snoop_filter.totSnoops 192.688355
system.tol2bus.snoop_filter.hitSingleSnoops 192.688355
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 0.9999999999999999
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.mem_ctrls.rdPerTurnAround::0-63 1576.006704
system.mem_ctrls.rdPerTurnAround::64-127 52.895185999999995
system.mem_ctrls.rdPerTurnAround::128-191 10.30318
system.mem_ctrls.rdPerTurnAround::192-255 5.027686
system.mem_ctrls.rdPerTurnAround::256-319 1.833616
system.mem_ctrls.rdPerTurnAround::320-383 1.25751
system.mem_ctrls.rdPerTurnAround::384-447 0.530836
system.mem_ctrls.rdPerTurnAround::448-511 0.413134
system.mem_ctrls.rdPerTurnAround::512-575 0.072432
system.mem_ctrls.rdPerTurnAround::576-639 0.340702
system.mem_ctrls.rdPerTurnAround::640-703 0.331648
system.mem_ctrls.rdPerTurnAround::704-767 0.681404
system.mem_ctrls.rdPerTurnAround::768-831 0.009054
system.mem_ctrls.rdPerTurnAround::896-959 0.009054
system.mem_ctrls.rdPerTurnAround::960-1023 0.009054
system.mem_ctrls.rdPerTurnAround::1088-1151 0.009054
system.mem_ctrls.rdPerTurnAround::1344-1407 0.009054
system.mem_ctrls.wrPerTurnAround::21 6.205221
system.l2.CleanEvict.mshrMisses::writebacks 0.032464
system.l2.CleanEvict.mshrMisses::total 0.032464
system.l2.CleanEvict.mshrMissRate::writebacks inf
system.l2.CleanEvict.mshrMissRate::total inf
system.mem_ctrls.rdPerTurnAround::20480-24575 0.007586
system.mem_ctrls.rdPerTurnAround::94208-98303 0.00155
system.l2.InvalidateReq.hits::switch_cpus.data 12480.656039
system.l2.InvalidateReq.hits::total 12480.656039
system.l2.InvalidateReq.misses::switch_cpus.data 3308.680286
system.l2.InvalidateReq.misses::total 3308.680286
system.l2.InvalidateReq.accesses::switch_cpus.data 15789.336325
system.l2.InvalidateReq.accesses::total 15789.336325
system.l2.InvalidateReq.missRate::switch_cpus.data 0.075229653316
system.l2.InvalidateReq.missRate::total 0.075229653316
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 3308.680286
system.l2.InvalidateReq.mshrMisses::total 3308.680286
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 63455419.019999996
system.l2.InvalidateReq.mshrMissLatency::total 63455419.019999996
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.075229653316
system.l2.InvalidateReq.mshrMissRate::total 0.075229653316
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 6381.86587944321
system.l2.InvalidateReq.avgMshrMissLatency::total 6381.86587944321
system.mem_ctrls.rdPerTurnAround::18432-19455 0.22659100000000001
system.mem_ctrls.wrPerTurnAround::22 1.620311
system.membus.transDist::InvalidateReq 3308.680286
system.switch_cpus.executeStats0.numVecPredRegReads 32160.131333999998
system.switch_cpus.executeStats0.numVecPredRegWrites 10972.043537
system.switch_cpus.fetch.miscStallCycles 108.340203
system.switch_cpus.fetch.pendingTrapStallCycles 732.1415840000001
system.switch_cpus.fetch.icacheWaitRetryStallCycles 17.084434
system.switch_cpus.rename.vecPredLookups 21995.642587000002
system.tol2bus.transDist::InvalidateReq 15789.336325
system.tol2bus.transDist::InvalidateResp 15789.336325
system.l2.UpgradeReq.hits::switch_cpus.data 0.266317
system.l2.UpgradeReq.hits::total 0.266317
system.l2.UpgradeReq.accesses::switch_cpus.data 0.266317
system.l2.UpgradeReq.accesses::total 0.266317
system.mem_ctrls.rdPerTurnAround::0-15 50.469259
system.mem_ctrls.rdPerTurnAround::16-31 199.710105
system.mem_ctrls.rdPerTurnAround::32-47 18.259757999999998
system.mem_ctrls.rdPerTurnAround::48-63 5.695963
system.mem_ctrls.rdPerTurnAround::64-79 2.395204
system.mem_ctrls.rdPerTurnAround::80-95 1.5376130000000001
system.mem_ctrls.rdPerTurnAround::96-111 1.456862
system.mem_ctrls.rdPerTurnAround::112-127 1.284675
system.mem_ctrls.rdPerTurnAround::128-143 0.9062870000000001
system.mem_ctrls.rdPerTurnAround::144-159 0.844215
system.mem_ctrls.rdPerTurnAround::160-175 0.543234
system.mem_ctrls.rdPerTurnAround::176-191 0.34502700000000003
system.mem_ctrls.rdPerTurnAround::192-207 0.271617
system.mem_ctrls.rdPerTurnAround::208-223 0.22757100000000002
system.mem_ctrls.rdPerTurnAround::224-239 0.190866
system.mem_ctrls.rdPerTurnAround::240-255 0.095433
system.mem_ctrls.rdPerTurnAround::256-271 0.051387
system.mem_ctrls.rdPerTurnAround::272-287 0.054731
system.mem_ctrls.rdPerTurnAround::288-303 0.022023
system.mem_ctrls.rdPerTurnAround::320-335 0.007341
system.mem_ctrls.rdPerTurnAround::336-351 0.007341
system.mem_ctrls.wrPerTurnAround::16-19 58.412337
system.mem_ctrls.wrPerTurnAround::20-23 0.638667
system.mem_ctrls.wrPerTurnAround::24-27 0.095433
system.mem_ctrls.wrPerTurnAround::28-31 0.036705
system.mem_ctrls.wrPerTurnAround::32-35 0.022023
system.mem_ctrls.wrPerTurnAround::36-39 0.022023
system.mem_ctrls.wrPerTurnAround::40-43 0.007341
system.mem_ctrls.wrPerTurnAround::44-47 0.014682
system.mem_ctrls.wrPerTurnAround::52-55 0.014682
system.mem_ctrls.wrPerTurnAround::60-63 0.007341
system.mem_ctrls.wrPerTurnAround::80-83 0.007341
system.mem_ctrls.wrPerTurnAround::84-87 0.007341
system.mem_ctrls.wrPerTurnAround::128-131 0.007341
system.mem_ctrls.wrPerTurnAround::172-175 0.007341
system.mem_ctrls.wrPerTurnAround::188-191 0.007341
system.mem_ctrls.wrPerTurnAround::200-203 0.007341
system.tol2bus.transDist::UpgradeReq 0.266317
system.tol2bus.transDist::UpgradeResp 0.266317
system.mem_ctrls.rdPerTurnAround::0-2047 22.291429000000004
system.mem_ctrls.rdPerTurnAround::2048-4095 9.107162
system.mem_ctrls.rdPerTurnAround::4096-6143 11.342791
system.mem_ctrls.rdPerTurnAround::6144-8191 13.662111
system.mem_ctrls.rdPerTurnAround::8192-10239 11.881044
system.mem_ctrls.rdPerTurnAround::10240-12287 10.567912999999999
system.mem_ctrls.rdPerTurnAround::12288-14335 6.670864
system.mem_ctrls.rdPerTurnAround::14336-16383 5.547129
system.mem_ctrls.rdPerTurnAround::16384-18431 4.0705409999999995
system.mem_ctrls.rdPerTurnAround::18432-20479 2.832131
system.mem_ctrls.rdPerTurnAround::22528-24575 1.4370280000000002
system.mem_ctrls.rdPerTurnAround::32768-34815 0.07063599999999999
system.mem_ctrls.rdPerTurnAround::49152-51199 0.055954
system.mem_ctrls.rdPerTurnAround::20480-22527 1.018758
system.mem_ctrls.rdPerTurnAround::24576-26623 0.985398
system.mem_ctrls.rdPerTurnAround::26624-28671 0.556441
system.mem_ctrls.rdPerTurnAround::28672-30719 0.220717
system.mem_ctrls.rdPerTurnAround::30720-32767 0.058972
system.mem_ctrls.rdPerTurnAround::34816-36863 0.055954
system.l2.ReadExReq.misses::cpu.data 0.9917619999999999
system.l2.ReadExReq.accesses::cpu.data 0.9917619999999999
system.l2.ReadExReq.missRate::cpu.data 0.33890699999999996
system.mem_ctrls.rdPerTurnAround::28672-29695 0.003344
system.mem_ctrls.rdPerTurnAround::47104-49151 0.054731
system.mem_ctrls.rdPerTurnAround::3072-4095 25.897084000000003
system.mem_ctrls.rdPerTurnAround::4096-5119 27.948541
system.mem_ctrls.rdPerTurnAround::5120-6143 13.710041
system.mem_ctrls.rdPerTurnAround::6144-7167 14.707995
system.mem_ctrls.rdPerTurnAround::7168-8191 14.077491
system.mem_ctrls.rdPerTurnAround::8192-9215 5.125698
system.mem_ctrls.rdPerTurnAround::9216-10239 6.465743000000001
system.mem_ctrls.rdPerTurnAround::10240-11263 4.7524489999999995
system.mem_ctrls.rdPerTurnAround::11264-12287 4.257179000000001
system.mem_ctrls.rdPerTurnAround::12288-13311 2.969169
system.mem_ctrls.rdPerTurnAround::13312-14335 4.947635000000001
system.mem_ctrls.rdPerTurnAround::14336-15359 2.855872
system.mem_ctrls.rdPerTurnAround::15360-16383 1.217211
system.mem_ctrls.rdPerTurnAround::17408-18431 0.621697
system.mem_ctrls.rdPerTurnAround::16384-17407 0.32838599999999996
system.mem_ctrls.rdPerTurnAround::0-255 86.31734099999998
system.mem_ctrls.rdPerTurnAround::256-511 0.168597
system.mem_ctrls.rdPerTurnAround::512-767 0.038907
system.mem_ctrls.rdPerTurnAround::768-1023 0.034584
system.mem_ctrls.rdPerTurnAround::1024-1279 0.004323
system.mem_ctrls.rdPerTurnAround::1280-1535 0.004323
system.mem_ctrls.rdPerTurnAround::1536-1791 0.004323
system.mem_ctrls.rdPerTurnAround::1792-2047 0.004323
system.mem_ctrls.rdPerTurnAround::2304-2559 0.004323
system.mem_ctrls.rdPerTurnAround::6144-6399 0.004323
system.mem_ctrls.rdPerTurnAround::6400-6655 0.004323
system.mem_ctrls.rdPerTurnAround::23552-24575 0.34094599999999997
system.mem_ctrls.rdPerTurnAround::0-31 0.03426
system.mem_ctrls.rdPerTurnAround::32-63 1.50173
system.mem_ctrls.rdPerTurnAround::64-95 1.5302799999999999
system.mem_ctrls.rdPerTurnAround::96-127 0.482495
system.mem_ctrls.rdPerTurnAround::128-159 0.185575
system.mem_ctrls.rdPerTurnAround::160-191 0.07422999999999999
system.mem_ctrls.rdPerTurnAround::192-223 0.014275
system.mem_ctrls.rdPerTurnAround::224-255 0.02855
system.mem_ctrls.rdPerTurnAround::256-287 0.00571
system.mem_ctrls.rdPerTurnAround::288-319 0.002855
system.mem_ctrls.rdPerTurnAround::352-383 0.00571
system.mem_ctrls.rdPerTurnAround::416-447 0.002855
system.mem_ctrls.rdPerTurnAround::448-479 0.002855
system.mem_ctrls.rdPerTurnAround::512-543 0.002855
system.mem_ctrls.rdPerTurnAround::14848-15359 0.336052
system.mem_ctrls.rdPerTurnAround::832-895 0.645188
system.mem_ctrls.rdPerTurnAround::1216-1279 0.322594
system.mem_ctrls.wrPerTurnAround::23 0.645188
system.mem_ctrls.wrPerTurnAround::24 1.9355639999999998
system.mem_ctrls.wrPerTurnAround::25 0.645188
system.mem_ctrls.wrPerTurnAround::26 0.9677819999999999
system.mem_ctrls.wrPerTurnAround::27 1.290376
system.mem_ctrls.wrPerTurnAround::29 0.9677819999999999
system.mem_ctrls.wrPerTurnAround::30 0.645188
system.mem_ctrls.wrPerTurnAround::31 0.322594
system.mem_ctrls.wrPerTurnAround::32 0.322594
system.mem_ctrls.wrPerTurnAround::34 0.322594
system.mem_ctrls.wrPerTurnAround::36 0.322594
system.mem_ctrls.wrPerTurnAround::37 0.322594
system.mem_ctrls.wrPerTurnAround::38 0.645188
system.mem_ctrls.wrPerTurnAround::40 0.322594
system.mem_ctrls.wrPerTurnAround::41 0.322594
system.mem_ctrls.wrPerTurnAround::42 0.322594
system.mem_ctrls.wrPerTurnAround::46 0.322594
system.mem_ctrls.wrPerTurnAround::60 0.322594
system.switch_cpus.fetch.tlbCycles 1.61297
system.mem_ctrls.rdPerTurnAround::0-4095 0.012072
system.mem_ctrls.rdPerTurnAround::4096-8191 0.009054
system.mem_ctrls.rdPerTurnAround::8192-12287 0.003018
system.mem_ctrls.rdPerTurnAround::12288-16383 0.009054
system.mem_ctrls.rdPerTurnAround::16384-20479 0.003018
system.mem_ctrls.rdPerTurnAround::28672-32767 0.003018
system.mem_ctrls.rdPerTurnAround::65536-69631 0.003018
system.mem_ctrls.rdPerTurnAround::59392-61439 0.015987
system.mem_ctrls.rdPerTurnAround::19456-20479 0.13939700000000002
system.mem_ctrls.rdPerTurnAround::20480-21503 0.111338
system.mem_ctrls.rdPerTurnAround::21504-22527 0.120066
system.mem_ctrls.rdPerTurnAround::22528-23551 0.09592200000000001
system.mem_ctrls.rdPerTurnAround::24576-25599 0.015987
system.mem_ctrls.rdPerTurnAround::25600-26623 0.015987
system.mem_ctrls.rdPerTurnAround::26624-27647 0.015987
system.mem_ctrls.rdPerTurnAround::31744-32767 0.015987
system.mem_ctrls.rdPerTurnAround::38912-40959 0.063377
system.mem_ctrls.rdPerTurnAround::51200-53247 0.108809
system.mem_ctrls.rdPerTurnAround::36864-38911 0.108809
system.mem_ctrls.dram.bytesPerActivate::64-127 16.674462
system.mem_ctrls.dram.bytesPerActivate::128-191 4.9794599999999996
system.mem_ctrls.dram.bytesPerActivate::192-255 1.2650519999999998
system.mem_ctrls.dram.bytesPerActivate::256-319 0.565236
system.mem_ctrls.dram.bytesPerActivate::320-383 0.13458
system.mem_ctrls.dram.bytesPerActivate::384-447 0.148038
system.mem_ctrls.dram.bytesPerActivate::448-511 0.053832
system.mem_ctrls.dram.bytesPerActivate::512-575 0.040374
system.mem_ctrls.dram.bytesPerActivate::576-639 0.013458
system.mem_ctrls.dram.bytesPerActivate::640-703 0.040374
system.mem_ctrls.dram.bytesPerActivate::704-767 0.040374
system.mem_ctrls.dram.bytesPerActivate::768-831 0.026916
system.mem_ctrls.dram.bytesPerActivate::896-959 0.026916
CPI 3.325053427481273

Per-Address PND Load Violations:
