Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/avalon_div/avalon_div.qsys" --block-symbol-file --output-directory="/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/avalon_div/avalon_div" --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading avalon_div/avalon_div.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 21.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 21.1]
Progress: Parameterizing module cpu
Progress: Adding div32 [divisor_avalon 1.0]
Progress: Parameterizing module div32
Progress: Adding jtag_uart [altera_avalon_jtag_uart 21.1]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module onchip_memory
Progress: Adding sseg [altera_avalon_pio 21.1]
Progress: Parameterizing module sseg
Progress: Adding sysid [altera_avalon_sysid_qsys 21.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: avalon_div.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: avalon_div.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: avalon_div.sysid: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/avalon_div/avalon_div.qsys" --synthesis=VHDL --output-directory="/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/avalon_div/avalon_div/synthesis" --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading avalon_div/avalon_div.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 21.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 21.1]
Progress: Parameterizing module cpu
Progress: Adding div32 [divisor_avalon 1.0]
Progress: Parameterizing module div32
Progress: Adding jtag_uart [altera_avalon_jtag_uart 21.1]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module onchip_memory
Progress: Adding sseg [altera_avalon_pio 21.1]
Progress: Parameterizing module sseg
Progress: Adding sysid [altera_avalon_sysid_qsys 21.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: avalon_div.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: avalon_div.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: avalon_div.sysid: Time stamp will be automatically updated when this component is generated.
Info: avalon_div: Generating avalon_div "avalon_div" for QUARTUS_SYNTH
Info: cpu: "avalon_div" instantiated altera_nios2_gen2 "cpu"
Info: div32: "avalon_div" instantiated divisor_avalon "div32"
Info: jtag_uart: Starting RTL generation for module 'avalon_div_jtag_uart'
Info: jtag_uart:   Generation command is [exec /home/danielcrovo/intelFPGA_lite/21.1/quartus/linux64/perl/bin/perl -I /home/danielcrovo/intelFPGA_lite/21.1/quartus/linux64/perl/lib -I /home/danielcrovo/intelFPGA_lite/21.1/quartus/sopc_builder/bin/europa -I /home/danielcrovo/intelFPGA_lite/21.1/quartus/sopc_builder/bin -I /home/danielcrovo/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/danielcrovo/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/danielcrovo/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=avalon_div_jtag_uart --dir=/tmp/alt9270_188100822630576503.dir/0003_jtag_uart_gen/ --quartus_dir=/home/danielcrovo/intelFPGA_lite/21.1/quartus --verilog --config=/tmp/alt9270_188100822630576503.dir/0003_jtag_uart_gen//avalon_div_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'avalon_div_jtag_uart'
Info: jtag_uart: "avalon_div" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: onchip_memory: Starting RTL generation for module 'avalon_div_onchip_memory'
Info: onchip_memory:   Generation command is [exec /home/danielcrovo/intelFPGA_lite/21.1/quartus/linux64/perl/bin/perl -I /home/danielcrovo/intelFPGA_lite/21.1/quartus/linux64/perl/lib -I /home/danielcrovo/intelFPGA_lite/21.1/quartus/sopc_builder/bin/europa -I /home/danielcrovo/intelFPGA_lite/21.1/quartus/sopc_builder/bin -I /home/danielcrovo/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/danielcrovo/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/danielcrovo/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=avalon_div_onchip_memory --dir=/tmp/alt9270_188100822630576503.dir/0004_onchip_memory_gen/ --quartus_dir=/home/danielcrovo/intelFPGA_lite/21.1/quartus --verilog --config=/tmp/alt9270_188100822630576503.dir/0004_onchip_memory_gen//avalon_div_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'avalon_div_onchip_memory'
Info: onchip_memory: "avalon_div" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: sseg: Starting RTL generation for module 'avalon_div_sseg'
Info: sseg:   Generation command is [exec /home/danielcrovo/intelFPGA_lite/21.1/quartus/linux64/perl/bin/perl -I /home/danielcrovo/intelFPGA_lite/21.1/quartus/linux64/perl/lib -I /home/danielcrovo/intelFPGA_lite/21.1/quartus/sopc_builder/bin/europa -I /home/danielcrovo/intelFPGA_lite/21.1/quartus/sopc_builder/bin -I /home/danielcrovo/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/danielcrovo/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/danielcrovo/intelFPGA_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=avalon_div_sseg --dir=/tmp/alt9270_188100822630576503.dir/0005_sseg_gen/ --quartus_dir=/home/danielcrovo/intelFPGA_lite/21.1/quartus --verilog --config=/tmp/alt9270_188100822630576503.dir/0005_sseg_gen//avalon_div_sseg_component_configuration.pl  --do_build_sim=0  ]
Info: sseg: Done RTL generation for module 'avalon_div_sseg'
Info: sseg: "avalon_div" instantiated altera_avalon_pio "sseg"
Info: sysid: "avalon_div" instantiated altera_avalon_sysid_qsys "sysid"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "avalon_div" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "avalon_div" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "avalon_div" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'avalon_div_cpu_cpu'
Info: cpu:   Generation command is [exec /home/danielcrovo/intelFPGA_lite/21.1/quartus/linux64//perl/bin/perl -I /home/danielcrovo/intelFPGA_lite/21.1/quartus/linux64//perl/lib -I /home/danielcrovo/intelFPGA_lite/21.1/quartus/sopc_builder/bin/europa -I /home/danielcrovo/intelFPGA_lite/21.1/quartus/sopc_builder/bin -I /home/danielcrovo/intelFPGA_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/danielcrovo/intelFPGA_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/danielcrovo/intelFPGA_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/danielcrovo/intelFPGA_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/danielcrovo/intelFPGA_lite/21.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=avalon_div_cpu_cpu --dir=/tmp/alt9270_188100822630576503.dir/0009_cpu_gen/ --quartus_bindir=/home/danielcrovo/intelFPGA_lite/21.1/quartus/linux64/ --verilog --config=/tmp/alt9270_188100822630576503.dir/0009_cpu_gen//avalon_div_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2022.10.05 16:18:53 (*) Starting Nios II generation
Info: cpu: # 2022.10.05 16:18:53 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.10.05 16:18:53 (*)   Creating all objects for CPU
Info: cpu: # 2022.10.05 16:18:54 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.10.05 16:18:54 (*)   Creating plain-text RTL
Info: cpu: # 2022.10.05 16:18:54 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'avalon_div_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/avalon_div/avalon_div/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: avalon_div: Done "avalon_div" with 24 modules, 38 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
