# compile verilog/system verilog design source files
sv xil_defaultlib  "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" --include "../../../milosar.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../milosar.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../milosar.ip_user_files/ipstatic/clk_wiz_v5_3" --include "../../../milosar.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl"
verilog xil_defaultlib  "../../../milosar.srcs/sources_1/new/frequency_divider.v" --include "../../../milosar.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../milosar.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../milosar.ip_user_files/ipstatic/clk_wiz_v5_3" --include "../../../milosar.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl"
verilog xil_defaultlib  "../../../milosar.srcs/sim_1/new/tb_frequency_divider.v" --include "../../../milosar.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../milosar.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog" --include "../../../milosar.ip_user_files/ipstatic/clk_wiz_v5_3" --include "../../../milosar.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
