task_name="gates"
userfiles="gates_beh.vhdl"
entityfiles="gates.vhdl"
extrafiles="IEEE_1164_Gates_pkg.vhdl IEEE_1164_Gates.vhdl IEEE_1164_Gates_beh.vhdl"
constraintfile="scripts/check.sh"

simulation_timeout="30s"
attach_wave_file="0" # "1" to attach, "0" to not attach
