

================================================================
== Vitis HLS Report for 'mask_and_normalize_ap_fixed_16_6_4_0_0_ap_fixed_16_6_4_0_0_config5_s'
================================================================
* Date:           Thu Feb  6 04:43:36 2025

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.347 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       42|       42| 0.210 us | 0.210 us |   36|   36| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 36, depth = 43


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 43
* Pipeline : 1
  Pipeline-0 : II = 36, D = 43, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.59>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:151]   --->   Operation 44 'getelementptr' 'kernel_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (0.59ns)   --->   "%kernel_load = load i7 %kernel_addr"   --->   Operation 45 'load' 'kernel_load' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%padding_mask_addr = getelementptr i16 %padding_mask, i64, i64"   --->   Operation 46 'getelementptr' 'padding_mask_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (0.59ns)   --->   "%padding_mask_load = load i4 %padding_mask_addr"   --->   Operation 47 'load' 'padding_mask_load' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%kernel_addr_1 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 48 'getelementptr' 'kernel_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (0.59ns)   --->   "%kernel_load_1 = load i7 %kernel_addr_1"   --->   Operation 49 'load' 'kernel_load_1' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%padding_mask_addr_1 = getelementptr i16 %padding_mask, i64, i64"   --->   Operation 50 'getelementptr' 'padding_mask_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (0.59ns)   --->   "%padding_mask_load_1 = load i4 %padding_mask_addr_1"   --->   Operation 51 'load' 'padding_mask_load_1' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>

State 2 <SV = 1> <Delay = 3.12>
ST_2 : Operation 52 [1/2] (0.59ns)   --->   "%kernel_load = load i7 %kernel_addr"   --->   Operation 52 'load' 'kernel_load' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i11 %kernel_load"   --->   Operation 53 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/2] (0.59ns)   --->   "%padding_mask_load = load i4 %padding_mask_addr"   --->   Operation 54 'load' 'padding_mask_load' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %padding_mask_load"   --->   Operation 55 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i27 %sext_ln1118, i27 %zext_ln1118"   --->   Operation 56 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/2] (0.59ns)   --->   "%kernel_load_1 = load i7 %kernel_addr_1"   --->   Operation 57 'load' 'kernel_load_1' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i11 %kernel_load_1"   --->   Operation 58 'zext' 'zext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_865 = mul i27 %zext_ln1118_1, i27 %sext_ln1118"   --->   Operation 59 'mul' 'mul_ln1118_865' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 60 [1/2] (0.59ns)   --->   "%padding_mask_load_1 = load i4 %padding_mask_addr_1"   --->   Operation 60 'load' 'padding_mask_load_1' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%kernel_addr_2 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 61 'getelementptr' 'kernel_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (0.59ns)   --->   "%kernel_load_2 = load i7 %kernel_addr_2"   --->   Operation 62 'load' 'kernel_load_2' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%padding_mask_addr_2 = getelementptr i16 %padding_mask, i64, i64"   --->   Operation 63 'getelementptr' 'padding_mask_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [2/2] (0.59ns)   --->   "%padding_mask_load_2 = load i4 %padding_mask_addr_2"   --->   Operation 64 'load' 'padding_mask_load_2' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%kernel_addr_3 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 65 'getelementptr' 'kernel_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (0.59ns)   --->   "%kernel_load_3 = load i7 %kernel_addr_3"   --->   Operation 66 'load' 'kernel_load_3' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%padding_mask_addr_3 = getelementptr i16 %padding_mask, i64, i64"   --->   Operation 67 'getelementptr' 'padding_mask_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (0.59ns)   --->   "%padding_mask_load_3 = load i4 %padding_mask_addr_3"   --->   Operation 68 'load' 'padding_mask_load_3' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>

State 3 <SV = 2> <Delay = 3.24>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1118_72 = sext i27 %mul_ln1118"   --->   Operation 69 'sext' 'sext_ln1118_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln1118_73 = sext i16 %padding_mask_load"   --->   Operation 70 'sext' 'sext_ln1118_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_s = mul i43 %sext_ln1118_73, i43 %sext_ln1118_72"   --->   Operation 71 'mul' 'p_Val2_s' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_9306 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_s, i32"   --->   Operation 72 'bitselect' 'p_Result_9306' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln718 = trunc i43 %p_Val2_s"   --->   Operation 73 'trunc' 'trunc_ln718' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.71ns)   --->   "%r = icmp_ne  i19 %trunc_ln718, i19"   --->   Operation 74 'icmp' 'r' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_s = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_s, i32, i32"   --->   Operation 75 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.61ns)   --->   "%Range2_all_ones = icmp_eq  i6 %tmp_s, i6"   --->   Operation 76 'icmp' 'Range2_all_ones' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_1896 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_s, i32, i32"   --->   Operation 77 'partselect' 'tmp_1896' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.59ns)   --->   "%Range1_all_ones = icmp_eq  i7 %tmp_1896, i7"   --->   Operation 78 'icmp' 'Range1_all_ones' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.59ns)   --->   "%Range1_all_zeros = icmp_eq  i7 %tmp_1896, i7"   --->   Operation 79 'icmp' 'Range1_all_zeros' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1118_74 = sext i27 %mul_ln1118_865"   --->   Operation 80 'sext' 'sext_ln1118_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln1118_75 = sext i16 %padding_mask_load_1"   --->   Operation 81 'sext' 'sext_ln1118_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_2811 = mul i43 %sext_ln1118_75, i43 %sext_ln1118_74"   --->   Operation 82 'mul' 'p_Val2_2811' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%p_Result_9310 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2811, i32"   --->   Operation 83 'bitselect' 'p_Result_9310' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln718_936 = trunc i43 %p_Val2_2811"   --->   Operation 84 'trunc' 'trunc_ln718_936' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.71ns)   --->   "%r_936 = icmp_ne  i19 %trunc_ln718_936, i19"   --->   Operation 85 'icmp' 'r_936' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_1897 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_2811, i32, i32"   --->   Operation 86 'partselect' 'tmp_1897' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.61ns)   --->   "%Range2_all_ones_936 = icmp_eq  i6 %tmp_1897, i6"   --->   Operation 87 'icmp' 'Range2_all_ones_936' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_1898 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_2811, i32, i32"   --->   Operation 88 'partselect' 'tmp_1898' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.59ns)   --->   "%Range1_all_ones_936 = icmp_eq  i7 %tmp_1898, i7"   --->   Operation 89 'icmp' 'Range1_all_ones_936' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.59ns)   --->   "%Range1_all_zeros_864 = icmp_eq  i7 %tmp_1898, i7"   --->   Operation 90 'icmp' 'Range1_all_zeros_864' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/2] (0.59ns)   --->   "%kernel_load_2 = load i7 %kernel_addr_2"   --->   Operation 91 'load' 'kernel_load_2' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i11 %kernel_load_2"   --->   Operation 92 'zext' 'zext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_867 = mul i27 %zext_ln1118_2, i27 %sext_ln1118"   --->   Operation 93 'mul' 'mul_ln1118_867' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 94 [1/2] (0.59ns)   --->   "%padding_mask_load_2 = load i4 %padding_mask_addr_2"   --->   Operation 94 'load' 'padding_mask_load_2' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_3 : Operation 95 [1/2] (0.59ns)   --->   "%kernel_load_3 = load i7 %kernel_addr_3"   --->   Operation 95 'load' 'kernel_load_3' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i11 %kernel_load_3"   --->   Operation 96 'zext' 'zext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln1118_81 = sext i16 %padding_mask_load_1"   --->   Operation 97 'sext' 'sext_ln1118_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_872 = mul i27 %zext_ln1118_3, i27 %sext_ln1118_81"   --->   Operation 98 'mul' 'mul_ln1118_872' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%kernel_addr_4 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 99 'getelementptr' 'kernel_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [2/2] (0.59ns)   --->   "%kernel_load_4 = load i7 %kernel_addr_4"   --->   Operation 100 'load' 'kernel_load_4' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%kernel_addr_5 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 101 'getelementptr' 'kernel_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [2/2] (0.59ns)   --->   "%kernel_load_5 = load i7 %kernel_addr_5"   --->   Operation 102 'load' 'kernel_load_5' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_3 : Operation 103 [1/2] (0.59ns)   --->   "%padding_mask_load_3 = load i4 %padding_mask_addr_3"   --->   Operation 103 'load' 'padding_mask_load_3' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%padding_mask_addr_4 = getelementptr i16 %padding_mask, i64, i64"   --->   Operation 104 'getelementptr' 'padding_mask_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [2/2] (0.59ns)   --->   "%padding_mask_load_4 = load i4 %padding_mask_addr_4"   --->   Operation 105 'load' 'padding_mask_load_4' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%padding_mask_addr_5 = getelementptr i16 %padding_mask, i64, i64"   --->   Operation 106 'getelementptr' 'padding_mask_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [2/2] (0.59ns)   --->   "%padding_mask_load_5 = load i4 %padding_mask_addr_5"   --->   Operation 107 'load' 'padding_mask_load_5' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>

State 4 <SV = 3> <Delay = 3.24>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2809)   --->   "%p_Val2_2808 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_s, i32, i32"   --->   Operation 108 'partselect' 'p_Val2_2808' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2809)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_s, i32"   --->   Operation 109 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2809)   --->   "%p_Result_9307 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_s, i32"   --->   Operation 110 'bitselect' 'p_Result_9307' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node carry_1872)   --->   "%p_Result_9308 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_s, i32"   --->   Operation 111 'bitselect' 'p_Result_9308' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2809)   --->   "%or_ln412 = or i1 %p_Result_s, i1 %r"   --->   Operation 112 'or' 'or_ln412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2809)   --->   "%and_ln412 = and i1 %or_ln412, i1 %p_Result_9307"   --->   Operation 113 'and' 'and_ln412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2809)   --->   "%zext_ln415 = zext i1 %and_ln412"   --->   Operation 114 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2809 = add i16 %zext_ln415, i16 %p_Val2_2808"   --->   Operation 115 'add' 'p_Val2_2809' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%p_Result_9309 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2809, i32"   --->   Operation 116 'bitselect' 'p_Result_9309' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node carry_1872)   --->   "%xor_ln416 = xor i1 %p_Result_9309, i1"   --->   Operation 117 'xor' 'xor_ln416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1872 = and i1 %p_Result_9308, i1 %xor_ln416"   --->   Operation 118 'and' 'carry_1872' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%deleted_zeros = select i1 %carry_1872, i1 %Range1_all_ones, i1 %Range1_all_zeros"   --->   Operation 119 'select' 'deleted_zeros' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%tmp_7708 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_s, i32"   --->   Operation 120 'bitselect' 'tmp_7708' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln780 = xor i1 %tmp_7708, i1"   --->   Operation 121 'xor' 'xor_ln780' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%and_ln780 = and i1 %Range2_all_ones, i1 %xor_ln780"   --->   Operation 122 'and' 'and_ln780' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%deleted_ones = select i1 %carry_1872, i1 %and_ln780, i1 %Range1_all_ones"   --->   Operation 123 'select' 'deleted_ones' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node or_ln384)   --->   "%and_ln781 = and i1 %carry_1872, i1 %Range1_all_ones"   --->   Operation 124 'and' 'and_ln781' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%xor_ln785 = xor i1 %deleted_zeros, i1"   --->   Operation 125 'xor' 'xor_ln785' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%or_ln785 = or i1 %p_Result_9309, i1 %xor_ln785"   --->   Operation 126 'or' 'or_ln785' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%xor_ln785_1800 = xor i1 %p_Result_9306, i1"   --->   Operation 127 'xor' 'xor_ln785_1800' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow = and i1 %or_ln785, i1 %xor_ln785_1800"   --->   Operation 128 'and' 'overflow' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %p_Result_9309, i1 %deleted_ones"   --->   Operation 129 'and' 'and_ln786' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node or_ln384)   --->   "%or_ln786 = or i1 %and_ln781, i1 %and_ln786"   --->   Operation 130 'or' 'or_ln786' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node or_ln384)   --->   "%xor_ln786 = xor i1 %or_ln786, i1"   --->   Operation 131 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node or_ln384)   --->   "%underflow = and i1 %p_Result_9306, i1 %xor_ln786"   --->   Operation 132 'and' 'underflow' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_72)   --->   "%select_ln384_1728 = select i1 %overflow, i16, i16"   --->   Operation 133 'select' 'select_ln384_1728' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384 = or i1 %overflow, i1 %underflow"   --->   Operation 134 'or' 'or_ln384' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_72 = select i1 %or_ln384, i16 %select_ln384_1728, i16 %p_Val2_2809"   --->   Operation 135 'select' 'masked_kernel_V_72' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2813)   --->   "%p_Val2_2812 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_2811, i32, i32"   --->   Operation 136 'partselect' 'p_Val2_2812' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2813)   --->   "%p_Result_8498 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2811, i32"   --->   Operation 137 'bitselect' 'p_Result_8498' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2813)   --->   "%p_Result_9311 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2811, i32"   --->   Operation 138 'bitselect' 'p_Result_9311' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node carry_1874)   --->   "%p_Result_9312 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2811, i32"   --->   Operation 139 'bitselect' 'p_Result_9312' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2813)   --->   "%or_ln412_1008 = or i1 %p_Result_8498, i1 %r_936"   --->   Operation 140 'or' 'or_ln412_1008' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2813)   --->   "%and_ln412_1008 = and i1 %or_ln412_1008, i1 %p_Result_9311"   --->   Operation 141 'and' 'and_ln412_1008' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2813)   --->   "%zext_ln415_1008 = zext i1 %and_ln412_1008"   --->   Operation 142 'zext' 'zext_ln415_1008' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2813 = add i16 %zext_ln415_1008, i16 %p_Val2_2812"   --->   Operation 143 'add' 'p_Val2_2813' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%p_Result_9313 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2813, i32"   --->   Operation 144 'bitselect' 'p_Result_9313' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node carry_1874)   --->   "%xor_ln416_936 = xor i1 %p_Result_9313, i1"   --->   Operation 145 'xor' 'xor_ln416_936' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1874 = and i1 %p_Result_9312, i1 %xor_ln416_936"   --->   Operation 146 'and' 'carry_1874' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node overflow_936)   --->   "%deleted_zeros_936 = select i1 %carry_1874, i1 %Range1_all_ones_936, i1 %Range1_all_zeros_864"   --->   Operation 147 'select' 'deleted_zeros_936' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1729)   --->   "%tmp_7714 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2811, i32"   --->   Operation 148 'bitselect' 'tmp_7714' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1729)   --->   "%xor_ln780_864 = xor i1 %tmp_7714, i1"   --->   Operation 149 'xor' 'xor_ln780_864' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1729)   --->   "%and_ln780_864 = and i1 %Range2_all_ones_936, i1 %xor_ln780_864"   --->   Operation 150 'and' 'and_ln780_864' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1729)   --->   "%deleted_ones_864 = select i1 %carry_1874, i1 %and_ln780_864, i1 %Range1_all_ones_936"   --->   Operation 151 'select' 'deleted_ones_864' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_864)   --->   "%and_ln781_864 = and i1 %carry_1874, i1 %Range1_all_ones_936"   --->   Operation 152 'and' 'and_ln781_864' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node overflow_936)   --->   "%xor_ln785_1801 = xor i1 %deleted_zeros_936, i1"   --->   Operation 153 'xor' 'xor_ln785_1801' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node overflow_936)   --->   "%or_ln785_935 = or i1 %p_Result_9313, i1 %xor_ln785_1801"   --->   Operation 154 'or' 'or_ln785_935' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node overflow_936)   --->   "%xor_ln785_1802 = xor i1 %p_Result_9310, i1"   --->   Operation 155 'xor' 'xor_ln785_1802' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_936 = and i1 %or_ln785_935, i1 %xor_ln785_1802"   --->   Operation 156 'and' 'overflow_936' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1729 = and i1 %p_Result_9313, i1 %deleted_ones_864"   --->   Operation 157 'and' 'and_ln786_1729' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_864)   --->   "%or_ln786_864 = or i1 %and_ln781_864, i1 %and_ln786_1729"   --->   Operation 158 'or' 'or_ln786_864' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_864)   --->   "%xor_ln786_864 = xor i1 %or_ln786_864, i1"   --->   Operation 159 'xor' 'xor_ln786_864' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_864)   --->   "%underflow_864 = and i1 %p_Result_9310, i1 %xor_ln786_864"   --->   Operation 160 'and' 'underflow_864' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V)   --->   "%select_ln384 = select i1 %overflow_936, i16, i16"   --->   Operation 161 'select' 'select_ln384' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_864 = or i1 %overflow_936, i1 %underflow_864"   --->   Operation 162 'or' 'or_ln384_864' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V = select i1 %or_ln384_864, i16 %select_ln384, i16 %p_Val2_2813"   --->   Operation 163 'select' 'masked_kernel_V' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln1118_76 = sext i27 %mul_ln1118_867"   --->   Operation 164 'sext' 'sext_ln1118_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln1118_77 = sext i16 %padding_mask_load_2"   --->   Operation 165 'sext' 'sext_ln1118_77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_2816 = mul i43 %sext_ln1118_77, i43 %sext_ln1118_76"   --->   Operation 166 'mul' 'p_Val2_2816' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%p_Result_9316 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2816, i32"   --->   Operation 167 'bitselect' 'p_Result_9316' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln718_937 = trunc i43 %p_Val2_2816"   --->   Operation 168 'trunc' 'trunc_ln718_937' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.71ns)   --->   "%r_937 = icmp_ne  i19 %trunc_ln718_937, i19"   --->   Operation 169 'icmp' 'r_937' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_1899 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_2816, i32, i32"   --->   Operation 170 'partselect' 'tmp_1899' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.61ns)   --->   "%Range2_all_ones_937 = icmp_eq  i6 %tmp_1899, i6"   --->   Operation 171 'icmp' 'Range2_all_ones_937' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_1900 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_2816, i32, i32"   --->   Operation 172 'partselect' 'tmp_1900' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.59ns)   --->   "%Range1_all_ones_938 = icmp_eq  i7 %tmp_1900, i7"   --->   Operation 173 'icmp' 'Range1_all_ones_938' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 174 [1/1] (0.59ns)   --->   "%Range1_all_zeros_865 = icmp_eq  i7 %tmp_1900, i7"   --->   Operation 174 'icmp' 'Range1_all_zeros_865' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln1118_82 = sext i27 %mul_ln1118_872"   --->   Operation 175 'sext' 'sext_ln1118_82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_2830 = mul i43 %sext_ln1118_73, i43 %sext_ln1118_82"   --->   Operation 176 'mul' 'p_Val2_2830' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%p_Result_9334 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2830, i32"   --->   Operation 177 'bitselect' 'p_Result_9334' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln718_941 = trunc i43 %p_Val2_2830"   --->   Operation 178 'trunc' 'trunc_ln718_941' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.71ns)   --->   "%r_941 = icmp_ne  i19 %trunc_ln718_941, i19"   --->   Operation 179 'icmp' 'r_941' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_1907 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_2830, i32, i32"   --->   Operation 180 'partselect' 'tmp_1907' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.61ns)   --->   "%Range2_all_ones_941 = icmp_eq  i6 %tmp_1907, i6"   --->   Operation 181 'icmp' 'Range2_all_ones_941' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_1908 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_2830, i32, i32"   --->   Operation 182 'partselect' 'tmp_1908' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.59ns)   --->   "%Range1_all_ones_943 = icmp_eq  i7 %tmp_1908, i7"   --->   Operation 183 'icmp' 'Range1_all_ones_943' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [1/1] (0.59ns)   --->   "%Range1_all_zeros_869 = icmp_eq  i7 %tmp_1908, i7"   --->   Operation 184 'icmp' 'Range1_all_zeros_869' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 185 [1/2] (0.59ns)   --->   "%kernel_load_4 = load i7 %kernel_addr_4"   --->   Operation 185 'load' 'kernel_load_4' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln1118_4 = zext i11 %kernel_load_4"   --->   Operation 186 'zext' 'zext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_874 = mul i27 %zext_ln1118_4, i27 %sext_ln1118_81"   --->   Operation 187 'mul' 'mul_ln1118_874' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 188 [1/2] (0.59ns)   --->   "%kernel_load_5 = load i7 %kernel_addr_5"   --->   Operation 188 'load' 'kernel_load_5' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln1118_5 = zext i11 %kernel_load_5"   --->   Operation 189 'zext' 'zext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_876 = mul i27 %zext_ln1118_5, i27 %sext_ln1118_81"   --->   Operation 190 'mul' 'mul_ln1118_876' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%kernel_addr_6 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 191 'getelementptr' 'kernel_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 192 [2/2] (0.59ns)   --->   "%kernel_load_6 = load i7 %kernel_addr_6"   --->   Operation 192 'load' 'kernel_load_6' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%kernel_addr_7 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 193 'getelementptr' 'kernel_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 194 [2/2] (0.59ns)   --->   "%kernel_load_7 = load i7 %kernel_addr_7"   --->   Operation 194 'load' 'kernel_load_7' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_4 : Operation 195 [1/2] (0.59ns)   --->   "%padding_mask_load_4 = load i4 %padding_mask_addr_4"   --->   Operation 195 'load' 'padding_mask_load_4' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_4 : Operation 196 [1/2] (0.59ns)   --->   "%padding_mask_load_5 = load i4 %padding_mask_addr_5"   --->   Operation 196 'load' 'padding_mask_load_5' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%padding_mask_addr_6 = getelementptr i16 %padding_mask, i64, i64"   --->   Operation 197 'getelementptr' 'padding_mask_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 198 [2/2] (0.59ns)   --->   "%padding_mask_load_6 = load i4 %padding_mask_addr_6"   --->   Operation 198 'load' 'padding_mask_load_6' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%padding_mask_addr_7 = getelementptr i16 %padding_mask, i64, i64"   --->   Operation 199 'getelementptr' 'padding_mask_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 200 [2/2] (0.59ns)   --->   "%padding_mask_load_7 = load i4 %padding_mask_addr_7"   --->   Operation 200 'load' 'padding_mask_load_7' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>

State 5 <SV = 4> <Delay = 3.99>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i16 %masked_kernel_V_72"   --->   Operation 201 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln703_720 = sext i16 %masked_kernel_V"   --->   Operation 202 'sext' 'sext_ln703_720' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (0.78ns)   --->   "%p_Val2_2814 = add i17 %sext_ln703_720, i17 %sext_ln703"   --->   Operation 203 'add' 'p_Val2_2814' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%p_Result_9314 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %p_Val2_2814, i32"   --->   Operation 204 'bitselect' 'p_Result_9314' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.78ns)   --->   "%p_Val2_2815 = add i16 %masked_kernel_V_72, i16 %masked_kernel_V"   --->   Operation 205 'add' 'p_Val2_2815' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%p_Result_9315 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2815, i32"   --->   Operation 206 'bitselect' 'p_Result_9315' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%xor_ln785_1803 = xor i1 %p_Result_9314, i1"   --->   Operation 207 'xor' 'xor_ln785_1803' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%overflow_937 = and i1 %p_Result_9315, i1 %xor_ln785_1803"   --->   Operation 208 'and' 'overflow_937' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%xor_ln340 = xor i1 %p_Result_9314, i1 %p_Result_9315"   --->   Operation 209 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%select_ln384_1729 = select i1 %overflow_937, i16, i16"   --->   Operation 210 'select' 'select_ln384_1729' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 211 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %xor_ln340, i16 %select_ln384_1729, i16 %p_Val2_2815"   --->   Operation 211 'select' 'select_ln340' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2818)   --->   "%p_Val2_2817 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_2816, i32, i32"   --->   Operation 212 'partselect' 'p_Val2_2817' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2818)   --->   "%p_Result_8505 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2816, i32"   --->   Operation 213 'bitselect' 'p_Result_8505' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2818)   --->   "%p_Result_9317 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2816, i32"   --->   Operation 214 'bitselect' 'p_Result_9317' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node carry_1876)   --->   "%p_Result_9318 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2816, i32"   --->   Operation 215 'bitselect' 'p_Result_9318' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2818)   --->   "%or_ln412_1009 = or i1 %p_Result_8505, i1 %r_937"   --->   Operation 216 'or' 'or_ln412_1009' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2818)   --->   "%and_ln412_1009 = and i1 %or_ln412_1009, i1 %p_Result_9317"   --->   Operation 217 'and' 'and_ln412_1009' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2818)   --->   "%zext_ln415_1009 = zext i1 %and_ln412_1009"   --->   Operation 218 'zext' 'zext_ln415_1009' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2818 = add i16 %zext_ln415_1009, i16 %p_Val2_2817"   --->   Operation 219 'add' 'p_Val2_2818' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%p_Result_9319 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2818, i32"   --->   Operation 220 'bitselect' 'p_Result_9319' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node carry_1876)   --->   "%xor_ln416_937 = xor i1 %p_Result_9319, i1"   --->   Operation 221 'xor' 'xor_ln416_937' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 222 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1876 = and i1 %p_Result_9318, i1 %xor_ln416_937"   --->   Operation 222 'and' 'carry_1876' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node overflow_938)   --->   "%deleted_zeros_937 = select i1 %carry_1876, i1 %Range1_all_ones_938, i1 %Range1_all_zeros_865"   --->   Operation 223 'select' 'deleted_zeros_937' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1731)   --->   "%tmp_7722 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2816, i32"   --->   Operation 224 'bitselect' 'tmp_7722' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1731)   --->   "%xor_ln780_865 = xor i1 %tmp_7722, i1"   --->   Operation 225 'xor' 'xor_ln780_865' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1731)   --->   "%and_ln780_865 = and i1 %Range2_all_ones_937, i1 %xor_ln780_865"   --->   Operation 226 'and' 'and_ln780_865' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1731)   --->   "%deleted_ones_866 = select i1 %carry_1876, i1 %and_ln780_865, i1 %Range1_all_ones_938"   --->   Operation 227 'select' 'deleted_ones_866' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_865)   --->   "%and_ln781_865 = and i1 %carry_1876, i1 %Range1_all_ones_938"   --->   Operation 228 'and' 'and_ln781_865' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node overflow_938)   --->   "%xor_ln785_1804 = xor i1 %deleted_zeros_937, i1"   --->   Operation 229 'xor' 'xor_ln785_1804' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node overflow_938)   --->   "%or_ln785_936 = or i1 %p_Result_9319, i1 %xor_ln785_1804"   --->   Operation 230 'or' 'or_ln785_936' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node overflow_938)   --->   "%xor_ln785_1805 = xor i1 %p_Result_9316, i1"   --->   Operation 231 'xor' 'xor_ln785_1805' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 232 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_938 = and i1 %or_ln785_936, i1 %xor_ln785_1805"   --->   Operation 232 'and' 'overflow_938' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 233 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1731 = and i1 %p_Result_9319, i1 %deleted_ones_866"   --->   Operation 233 'and' 'and_ln786_1731' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_865)   --->   "%or_ln786_865 = or i1 %and_ln781_865, i1 %and_ln786_1731"   --->   Operation 234 'or' 'or_ln786_865' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_865)   --->   "%xor_ln786_865 = xor i1 %or_ln786_865, i1"   --->   Operation 235 'xor' 'xor_ln786_865' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_865)   --->   "%underflow_865 = and i1 %p_Result_9316, i1 %xor_ln786_865"   --->   Operation 236 'and' 'underflow_865' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_2)   --->   "%select_ln384_1730 = select i1 %overflow_938, i16, i16"   --->   Operation 237 'select' 'select_ln384_1730' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 238 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_865 = or i1 %overflow_938, i1 %underflow_865"   --->   Operation 238 'or' 'or_ln384_865' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 239 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_2 = select i1 %or_ln384_865, i16 %select_ln384_1730, i16 %p_Val2_2818"   --->   Operation 239 'select' 'masked_kernel_V_2' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln703_721 = sext i16 %select_ln340"   --->   Operation 240 'sext' 'sext_ln703_721' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln703_722 = sext i16 %masked_kernel_V_2"   --->   Operation 241 'sext' 'sext_ln703_722' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 242 [1/1] (0.78ns)   --->   "%p_Val2_2819 = add i17 %sext_ln703_721, i17 %sext_ln703_722"   --->   Operation 242 'add' 'p_Val2_2819' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%p_Result_9320 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %p_Val2_2819, i32"   --->   Operation 243 'bitselect' 'p_Result_9320' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (0.78ns)   --->   "%p_Val2_2820 = add i16 %masked_kernel_V_2, i16 %select_ln340"   --->   Operation 244 'add' 'p_Val2_2820' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%p_Result_9321 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2820, i32"   --->   Operation 245 'bitselect' 'p_Result_9321' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_72)   --->   "%xor_ln785_1806 = xor i1 %p_Result_9320, i1"   --->   Operation 246 'xor' 'xor_ln785_1806' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_72)   --->   "%overflow_939 = and i1 %p_Result_9321, i1 %xor_ln785_1806"   --->   Operation 247 'and' 'overflow_939' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_72)   --->   "%xor_ln340_1 = xor i1 %p_Result_9320, i1 %p_Result_9321"   --->   Operation 248 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_72)   --->   "%select_ln384_1731 = select i1 %overflow_939, i16, i16"   --->   Operation 249 'select' 'select_ln384_1731' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 250 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_72 = select i1 %xor_ln340_1, i16 %select_ln384_1731, i16 %p_Val2_2820"   --->   Operation 250 'select' 'select_ln340_72' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 251 [1/1] (0.00ns)   --->   "%tmp = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %select_ln340_72, i32, i32"   --->   Operation 251 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln850 = sext i13 %tmp"   --->   Operation 252 'sext' 'sext_ln850' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node index)   --->   "%tmp_7725 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln340_72, i32"   --->   Operation 253 'bitselect' 'tmp_7725' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i16 %select_ln340_72"   --->   Operation 254 'trunc' 'trunc_ln851' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 255 [1/1] (0.00ns)   --->   "%p_Result_s_25 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln851, i7"   --->   Operation 255 'bitconcatenate' 'p_Result_s_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 256 [1/1] (0.60ns)   --->   "%icmp_ln851 = icmp_ne  i10 %p_Result_s_25, i10"   --->   Operation 256 'icmp' 'icmp_ln851' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 257 [1/1] (0.75ns)   --->   "%add_ln695 = add i14, i14 %sext_ln850"   --->   Operation 257 'add' 'add_ln695' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node index)   --->   "%select_ln850 = select i1 %icmp_ln851, i14 %add_ln695, i14 %sext_ln850"   --->   Operation 258 'select' 'select_ln850' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 259 [1/1] (0.34ns) (out node of the LUT)   --->   "%index = select i1 %tmp_7725, i14 %select_ln850, i14 %sext_ln850"   --->   Operation 259 'select' 'index' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln193 = trunc i14 %index" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 260 'trunc' 'trunc_ln193' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_7726 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %index, i32" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 261 'bitselect' 'tmp_7726' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 262 [1/1] (0.32ns)   --->   "%index_216 = select i1 %tmp_7726, i13, i13 %trunc_ln193" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 262 'select' 'index_216' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln193_1 = trunc i13 %index_216" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 263 'trunc' 'trunc_ln193_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_7727 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index_216, i32, i32" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 264 'partselect' 'tmp_7727' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2832)   --->   "%p_Val2_2831 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_2830, i32, i32"   --->   Operation 265 'partselect' 'p_Val2_2831' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2832)   --->   "%p_Result_8527 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2830, i32"   --->   Operation 266 'bitselect' 'p_Result_8527' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2832)   --->   "%p_Result_9335 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2830, i32"   --->   Operation 267 'bitselect' 'p_Result_9335' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node carry_1884)   --->   "%p_Result_9336 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2830, i32"   --->   Operation 268 'bitselect' 'p_Result_9336' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2832)   --->   "%or_ln412_1013 = or i1 %p_Result_8527, i1 %r_941"   --->   Operation 269 'or' 'or_ln412_1013' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2832)   --->   "%and_ln412_1013 = and i1 %or_ln412_1013, i1 %p_Result_9335"   --->   Operation 270 'and' 'and_ln412_1013' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2832)   --->   "%zext_ln415_1013 = zext i1 %and_ln412_1013"   --->   Operation 271 'zext' 'zext_ln415_1013' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 272 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2832 = add i16 %zext_ln415_1013, i16 %p_Val2_2831"   --->   Operation 272 'add' 'p_Val2_2832' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 273 [1/1] (0.00ns)   --->   "%p_Result_9337 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2832, i32"   --->   Operation 273 'bitselect' 'p_Result_9337' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node carry_1884)   --->   "%xor_ln416_941 = xor i1 %p_Result_9337, i1"   --->   Operation 274 'xor' 'xor_ln416_941' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 275 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1884 = and i1 %p_Result_9336, i1 %xor_ln416_941"   --->   Operation 275 'and' 'carry_1884' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node overflow_943)   --->   "%deleted_zeros_941 = select i1 %carry_1884, i1 %Range1_all_ones_943, i1 %Range1_all_zeros_869"   --->   Operation 276 'select' 'deleted_zeros_941' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1739)   --->   "%tmp_7751 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2830, i32"   --->   Operation 277 'bitselect' 'tmp_7751' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1739)   --->   "%xor_ln780_869 = xor i1 %tmp_7751, i1"   --->   Operation 278 'xor' 'xor_ln780_869' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1739)   --->   "%and_ln780_869 = and i1 %Range2_all_ones_941, i1 %xor_ln780_869"   --->   Operation 279 'and' 'and_ln780_869' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1739)   --->   "%deleted_ones_871 = select i1 %carry_1884, i1 %and_ln780_869, i1 %Range1_all_ones_943"   --->   Operation 280 'select' 'deleted_ones_871' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_869)   --->   "%and_ln781_869 = and i1 %carry_1884, i1 %Range1_all_ones_943"   --->   Operation 281 'and' 'and_ln781_869' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node overflow_943)   --->   "%xor_ln785_1813 = xor i1 %deleted_zeros_941, i1"   --->   Operation 282 'xor' 'xor_ln785_1813' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node overflow_943)   --->   "%or_ln785_940 = or i1 %p_Result_9337, i1 %xor_ln785_1813"   --->   Operation 283 'or' 'or_ln785_940' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node overflow_943)   --->   "%xor_ln785_1814 = xor i1 %p_Result_9334, i1"   --->   Operation 284 'xor' 'xor_ln785_1814' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 285 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_943 = and i1 %or_ln785_940, i1 %xor_ln785_1814"   --->   Operation 285 'and' 'overflow_943' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 286 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1739 = and i1 %p_Result_9337, i1 %deleted_ones_871"   --->   Operation 286 'and' 'and_ln786_1739' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_869)   --->   "%or_ln786_869 = or i1 %and_ln781_869, i1 %and_ln786_1739"   --->   Operation 287 'or' 'or_ln786_869' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_869)   --->   "%xor_ln786_869 = xor i1 %or_ln786_869, i1"   --->   Operation 288 'xor' 'xor_ln786_869' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_869)   --->   "%underflow_869 = and i1 %p_Result_9334, i1 %xor_ln786_869"   --->   Operation 289 'and' 'underflow_869' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_73)   --->   "%select_ln384_1735 = select i1 %overflow_943, i16, i16"   --->   Operation 290 'select' 'select_ln384_1735' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 291 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_869 = or i1 %overflow_943, i1 %underflow_869"   --->   Operation 291 'or' 'or_ln384_869' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 292 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_73 = select i1 %or_ln384_869, i16 %select_ln384_1735, i16 %p_Val2_2832"   --->   Operation 292 'select' 'masked_kernel_V_73' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln1118_83 = sext i27 %mul_ln1118_874"   --->   Operation 293 'sext' 'sext_ln1118_83' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 294 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_2834 = mul i43 %sext_ln1118_75, i43 %sext_ln1118_83"   --->   Operation 294 'mul' 'p_Val2_2834' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 295 [1/1] (0.00ns)   --->   "%p_Result_9338 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2834, i32"   --->   Operation 295 'bitselect' 'p_Result_9338' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 296 [1/1] (0.00ns)   --->   "%trunc_ln718_942 = trunc i43 %p_Val2_2834"   --->   Operation 296 'trunc' 'trunc_ln718_942' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 297 [1/1] (0.71ns)   --->   "%r_942 = icmp_ne  i19 %trunc_ln718_942, i19"   --->   Operation 297 'icmp' 'r_942' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_1909 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_2834, i32, i32"   --->   Operation 298 'partselect' 'tmp_1909' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 299 [1/1] (0.61ns)   --->   "%Range2_all_ones_942 = icmp_eq  i6 %tmp_1909, i6"   --->   Operation 299 'icmp' 'Range2_all_ones_942' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_1910 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_2834, i32, i32"   --->   Operation 300 'partselect' 'tmp_1910' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 301 [1/1] (0.59ns)   --->   "%Range1_all_ones_944 = icmp_eq  i7 %tmp_1910, i7"   --->   Operation 301 'icmp' 'Range1_all_ones_944' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 302 [1/1] (0.59ns)   --->   "%Range1_all_zeros_870 = icmp_eq  i7 %tmp_1910, i7"   --->   Operation 302 'icmp' 'Range1_all_zeros_870' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln1118_84 = sext i27 %mul_ln1118_876"   --->   Operation 303 'sext' 'sext_ln1118_84' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 304 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_2839 = mul i43 %sext_ln1118_77, i43 %sext_ln1118_84"   --->   Operation 304 'mul' 'p_Val2_2839' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 305 [1/1] (0.00ns)   --->   "%p_Result_9344 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2839, i32"   --->   Operation 305 'bitselect' 'p_Result_9344' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln718_943 = trunc i43 %p_Val2_2839"   --->   Operation 306 'trunc' 'trunc_ln718_943' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 307 [1/1] (0.71ns)   --->   "%r_943 = icmp_ne  i19 %trunc_ln718_943, i19"   --->   Operation 307 'icmp' 'r_943' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_1911 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_2839, i32, i32"   --->   Operation 308 'partselect' 'tmp_1911' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 309 [1/1] (0.61ns)   --->   "%Range2_all_ones_943 = icmp_eq  i6 %tmp_1911, i6"   --->   Operation 309 'icmp' 'Range2_all_ones_943' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_1912 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_2839, i32, i32"   --->   Operation 310 'partselect' 'tmp_1912' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 311 [1/1] (0.59ns)   --->   "%Range1_all_ones_946 = icmp_eq  i7 %tmp_1912, i7"   --->   Operation 311 'icmp' 'Range1_all_ones_946' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 312 [1/1] (0.59ns)   --->   "%Range1_all_zeros_871 = icmp_eq  i7 %tmp_1912, i7"   --->   Operation 312 'icmp' 'Range1_all_zeros_871' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 313 [1/2] (0.59ns)   --->   "%kernel_load_6 = load i7 %kernel_addr_6"   --->   Operation 313 'load' 'kernel_load_6' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_5 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln1118_6 = zext i11 %kernel_load_6"   --->   Operation 314 'zext' 'zext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln1118_88 = sext i16 %padding_mask_load_2"   --->   Operation 315 'sext' 'sext_ln1118_88' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 316 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_881 = mul i27 %zext_ln1118_6, i27 %sext_ln1118_88"   --->   Operation 316 'mul' 'mul_ln1118_881' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 317 [1/2] (0.59ns)   --->   "%kernel_load_7 = load i7 %kernel_addr_7"   --->   Operation 317 'load' 'kernel_load_7' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_5 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln1118_7 = zext i11 %kernel_load_7"   --->   Operation 318 'zext' 'zext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 319 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_883 = mul i27 %zext_ln1118_7, i27 %sext_ln1118_88"   --->   Operation 319 'mul' 'mul_ln1118_883' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 320 [1/1] (0.00ns)   --->   "%kernel_addr_8 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 320 'getelementptr' 'kernel_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 321 [2/2] (0.59ns)   --->   "%kernel_load_8 = load i7 %kernel_addr_8"   --->   Operation 321 'load' 'kernel_load_8' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_5 : Operation 322 [1/1] (0.00ns)   --->   "%kernel_addr_9 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 322 'getelementptr' 'kernel_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 323 [2/2] (0.59ns)   --->   "%kernel_load_9 = load i7 %kernel_addr_9"   --->   Operation 323 'load' 'kernel_load_9' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_5 : Operation 324 [1/2] (0.59ns)   --->   "%padding_mask_load_6 = load i4 %padding_mask_addr_6"   --->   Operation 324 'load' 'padding_mask_load_6' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_5 : Operation 325 [1/2] (0.59ns)   --->   "%padding_mask_load_7 = load i4 %padding_mask_addr_7"   --->   Operation 325 'load' 'padding_mask_load_7' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_5 : Operation 326 [1/1] (0.00ns)   --->   "%padding_mask_addr_8 = getelementptr i16 %padding_mask, i64, i64"   --->   Operation 326 'getelementptr' 'padding_mask_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 327 [2/2] (0.59ns)   --->   "%padding_mask_load_8 = load i4 %padding_mask_addr_8"   --->   Operation 327 'load' 'padding_mask_load_8' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_5 : Operation 328 [1/1] (0.00ns)   --->   "%padding_mask_addr_9 = getelementptr i16 %padding_mask, i64, i64"   --->   Operation 328 'getelementptr' 'padding_mask_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 329 [2/2] (0.59ns)   --->   "%padding_mask_load_9 = load i4 %padding_mask_addr_9"   --->   Operation 329 'load' 'padding_mask_load_9' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>

State 6 <SV = 5> <Delay = 3.36>
ST_6 : Operation 330 [1/1] (0.49ns)   --->   "%icmp_ln195 = icmp_ne  i3 %tmp_7727, i3" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 330 'icmp' 'icmp_ln195' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 331 [1/1] (0.30ns)   --->   "%index_217 = select i1 %icmp_ln195, i10, i10 %trunc_ln193_1" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 331 'select' 'index_217' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln196 = zext i10 %index_217" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 332 'zext' 'zext_ln196' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 333 [1/1] (0.00ns)   --->   "%inv_table_addr = getelementptr i11 %inv_table, i64, i64 %zext_ln196" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 333 'getelementptr' 'inv_table_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 334 [2/2] (1.15ns)   --->   "%inv_table_load = load i10 %inv_table_addr"   --->   Operation 334 'load' 'inv_table_load' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_6 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2836)   --->   "%p_Val2_2835 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_2834, i32, i32"   --->   Operation 335 'partselect' 'p_Val2_2835' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2836)   --->   "%p_Result_8532 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2834, i32"   --->   Operation 336 'bitselect' 'p_Result_8532' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2836)   --->   "%p_Result_9339 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2834, i32"   --->   Operation 337 'bitselect' 'p_Result_9339' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node carry_1886)   --->   "%p_Result_9340 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2834, i32"   --->   Operation 338 'bitselect' 'p_Result_9340' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2836)   --->   "%or_ln412_1014 = or i1 %p_Result_8532, i1 %r_942"   --->   Operation 339 'or' 'or_ln412_1014' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2836)   --->   "%and_ln412_1014 = and i1 %or_ln412_1014, i1 %p_Result_9339"   --->   Operation 340 'and' 'and_ln412_1014' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2836)   --->   "%zext_ln415_1014 = zext i1 %and_ln412_1014"   --->   Operation 341 'zext' 'zext_ln415_1014' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 342 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2836 = add i16 %zext_ln415_1014, i16 %p_Val2_2835"   --->   Operation 342 'add' 'p_Val2_2836' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 343 [1/1] (0.00ns)   --->   "%p_Result_9341 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2836, i32"   --->   Operation 343 'bitselect' 'p_Result_9341' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node carry_1886)   --->   "%xor_ln416_942 = xor i1 %p_Result_9341, i1"   --->   Operation 344 'xor' 'xor_ln416_942' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 345 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1886 = and i1 %p_Result_9340, i1 %xor_ln416_942"   --->   Operation 345 'and' 'carry_1886' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node overflow_944)   --->   "%deleted_zeros_942 = select i1 %carry_1886, i1 %Range1_all_ones_944, i1 %Range1_all_zeros_870"   --->   Operation 346 'select' 'deleted_zeros_942' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1741)   --->   "%tmp_7757 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2834, i32"   --->   Operation 347 'bitselect' 'tmp_7757' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1741)   --->   "%xor_ln780_870 = xor i1 %tmp_7757, i1"   --->   Operation 348 'xor' 'xor_ln780_870' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1741)   --->   "%and_ln780_870 = and i1 %Range2_all_ones_942, i1 %xor_ln780_870"   --->   Operation 349 'and' 'and_ln780_870' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1741)   --->   "%deleted_ones_872 = select i1 %carry_1886, i1 %and_ln780_870, i1 %Range1_all_ones_944"   --->   Operation 350 'select' 'deleted_ones_872' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_870)   --->   "%and_ln781_870 = and i1 %carry_1886, i1 %Range1_all_ones_944"   --->   Operation 351 'and' 'and_ln781_870' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node overflow_944)   --->   "%xor_ln785_1815 = xor i1 %deleted_zeros_942, i1"   --->   Operation 352 'xor' 'xor_ln785_1815' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node overflow_944)   --->   "%or_ln785_941 = or i1 %p_Result_9341, i1 %xor_ln785_1815"   --->   Operation 353 'or' 'or_ln785_941' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node overflow_944)   --->   "%xor_ln785_1816 = xor i1 %p_Result_9338, i1"   --->   Operation 354 'xor' 'xor_ln785_1816' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 355 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_944 = and i1 %or_ln785_941, i1 %xor_ln785_1816"   --->   Operation 355 'and' 'overflow_944' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 356 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1741 = and i1 %p_Result_9341, i1 %deleted_ones_872"   --->   Operation 356 'and' 'and_ln786_1741' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_870)   --->   "%or_ln786_870 = or i1 %and_ln781_870, i1 %and_ln786_1741"   --->   Operation 357 'or' 'or_ln786_870' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_870)   --->   "%xor_ln786_870 = xor i1 %or_ln786_870, i1"   --->   Operation 358 'xor' 'xor_ln786_870' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_870)   --->   "%underflow_870 = and i1 %p_Result_9338, i1 %xor_ln786_870"   --->   Operation 359 'and' 'underflow_870' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_4)   --->   "%select_ln384_1736 = select i1 %overflow_944, i16, i16"   --->   Operation 360 'select' 'select_ln384_1736' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 361 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_870 = or i1 %overflow_944, i1 %underflow_870"   --->   Operation 361 'or' 'or_ln384_870' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 362 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_4 = select i1 %or_ln384_870, i16 %select_ln384_1736, i16 %p_Val2_2836"   --->   Operation 362 'select' 'masked_kernel_V_4' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 363 [1/1] (0.00ns)   --->   "%sext_ln703_723 = sext i16 %masked_kernel_V_73"   --->   Operation 363 'sext' 'sext_ln703_723' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln703_724 = sext i16 %masked_kernel_V_4"   --->   Operation 364 'sext' 'sext_ln703_724' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 365 [1/1] (0.78ns)   --->   "%p_Val2_2837 = add i17 %sext_ln703_724, i17 %sext_ln703_723"   --->   Operation 365 'add' 'p_Val2_2837' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 366 [1/1] (0.00ns)   --->   "%p_Result_9342 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %p_Val2_2837, i32"   --->   Operation 366 'bitselect' 'p_Result_9342' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 367 [1/1] (0.78ns)   --->   "%p_Val2_2838 = add i16 %masked_kernel_V_73, i16 %masked_kernel_V_4"   --->   Operation 367 'add' 'p_Val2_2838' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 368 [1/1] (0.00ns)   --->   "%p_Result_9343 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2838, i32"   --->   Operation 368 'bitselect' 'p_Result_9343' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_73)   --->   "%xor_ln785_1817 = xor i1 %p_Result_9342, i1"   --->   Operation 369 'xor' 'xor_ln785_1817' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_73)   --->   "%overflow_945 = and i1 %p_Result_9343, i1 %xor_ln785_1817"   --->   Operation 370 'and' 'overflow_945' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_73)   --->   "%xor_ln340_2 = xor i1 %p_Result_9342, i1 %p_Result_9343"   --->   Operation 371 'xor' 'xor_ln340_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_73)   --->   "%select_ln384_1737 = select i1 %overflow_945, i16, i16"   --->   Operation 372 'select' 'select_ln384_1737' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 373 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_73 = select i1 %xor_ln340_2, i16 %select_ln384_1737, i16 %p_Val2_2838"   --->   Operation 373 'select' 'select_ln340_73' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2841)   --->   "%p_Val2_2840 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_2839, i32, i32"   --->   Operation 374 'partselect' 'p_Val2_2840' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2841)   --->   "%p_Result_8539 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2839, i32"   --->   Operation 375 'bitselect' 'p_Result_8539' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2841)   --->   "%p_Result_9345 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2839, i32"   --->   Operation 376 'bitselect' 'p_Result_9345' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node carry_1888)   --->   "%p_Result_9346 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2839, i32"   --->   Operation 377 'bitselect' 'p_Result_9346' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2841)   --->   "%or_ln412_1015 = or i1 %p_Result_8539, i1 %r_943"   --->   Operation 378 'or' 'or_ln412_1015' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2841)   --->   "%and_ln412_1015 = and i1 %or_ln412_1015, i1 %p_Result_9345"   --->   Operation 379 'and' 'and_ln412_1015' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2841)   --->   "%zext_ln415_1015 = zext i1 %and_ln412_1015"   --->   Operation 380 'zext' 'zext_ln415_1015' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 381 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2841 = add i16 %zext_ln415_1015, i16 %p_Val2_2840"   --->   Operation 381 'add' 'p_Val2_2841' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 382 [1/1] (0.00ns)   --->   "%p_Result_9347 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2841, i32"   --->   Operation 382 'bitselect' 'p_Result_9347' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node carry_1888)   --->   "%xor_ln416_943 = xor i1 %p_Result_9347, i1"   --->   Operation 383 'xor' 'xor_ln416_943' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 384 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1888 = and i1 %p_Result_9346, i1 %xor_ln416_943"   --->   Operation 384 'and' 'carry_1888' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node overflow_946)   --->   "%deleted_zeros_943 = select i1 %carry_1888, i1 %Range1_all_ones_946, i1 %Range1_all_zeros_871"   --->   Operation 385 'select' 'deleted_zeros_943' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1743)   --->   "%tmp_7765 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2839, i32"   --->   Operation 386 'bitselect' 'tmp_7765' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1743)   --->   "%xor_ln780_871 = xor i1 %tmp_7765, i1"   --->   Operation 387 'xor' 'xor_ln780_871' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1743)   --->   "%and_ln780_871 = and i1 %Range2_all_ones_943, i1 %xor_ln780_871"   --->   Operation 388 'and' 'and_ln780_871' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1743)   --->   "%deleted_ones_874 = select i1 %carry_1888, i1 %and_ln780_871, i1 %Range1_all_ones_946"   --->   Operation 389 'select' 'deleted_ones_874' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_871)   --->   "%and_ln781_871 = and i1 %carry_1888, i1 %Range1_all_ones_946"   --->   Operation 390 'and' 'and_ln781_871' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node overflow_946)   --->   "%xor_ln785_1818 = xor i1 %deleted_zeros_943, i1"   --->   Operation 391 'xor' 'xor_ln785_1818' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node overflow_946)   --->   "%or_ln785_942 = or i1 %p_Result_9347, i1 %xor_ln785_1818"   --->   Operation 392 'or' 'or_ln785_942' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node overflow_946)   --->   "%xor_ln785_1819 = xor i1 %p_Result_9344, i1"   --->   Operation 393 'xor' 'xor_ln785_1819' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 394 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_946 = and i1 %or_ln785_942, i1 %xor_ln785_1819"   --->   Operation 394 'and' 'overflow_946' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 395 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1743 = and i1 %p_Result_9347, i1 %deleted_ones_874"   --->   Operation 395 'and' 'and_ln786_1743' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_871)   --->   "%or_ln786_871 = or i1 %and_ln781_871, i1 %and_ln786_1743"   --->   Operation 396 'or' 'or_ln786_871' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_871)   --->   "%xor_ln786_871 = xor i1 %or_ln786_871, i1"   --->   Operation 397 'xor' 'xor_ln786_871' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_871)   --->   "%underflow_871 = and i1 %p_Result_9344, i1 %xor_ln786_871"   --->   Operation 398 'and' 'underflow_871' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_5)   --->   "%select_ln384_1738 = select i1 %overflow_946, i16, i16"   --->   Operation 399 'select' 'select_ln384_1738' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 400 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_871 = or i1 %overflow_946, i1 %underflow_871"   --->   Operation 400 'or' 'or_ln384_871' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 401 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_5 = select i1 %or_ln384_871, i16 %select_ln384_1738, i16 %p_Val2_2841"   --->   Operation 401 'select' 'masked_kernel_V_5' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln703_725 = sext i16 %select_ln340_73"   --->   Operation 402 'sext' 'sext_ln703_725' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln703_726 = sext i16 %masked_kernel_V_5"   --->   Operation 403 'sext' 'sext_ln703_726' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 404 [1/1] (0.78ns)   --->   "%p_Val2_2842 = add i17 %sext_ln703_725, i17 %sext_ln703_726"   --->   Operation 404 'add' 'p_Val2_2842' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 405 [1/1] (0.00ns)   --->   "%p_Result_9348 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %p_Val2_2842, i32"   --->   Operation 405 'bitselect' 'p_Result_9348' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 406 [1/1] (0.78ns)   --->   "%p_Val2_2843 = add i16 %masked_kernel_V_5, i16 %select_ln340_73"   --->   Operation 406 'add' 'p_Val2_2843' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 407 [1/1] (0.00ns)   --->   "%p_Result_9349 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2843, i32"   --->   Operation 407 'bitselect' 'p_Result_9349' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 408 [1/1] (0.00ns)   --->   "%sext_ln1118_89 = sext i27 %mul_ln1118_881"   --->   Operation 408 'sext' 'sext_ln1118_89' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 409 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_2853 = mul i43 %sext_ln1118_73, i43 %sext_ln1118_89"   --->   Operation 409 'mul' 'p_Val2_2853' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 410 [1/1] (0.00ns)   --->   "%p_Result_9362 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2853, i32"   --->   Operation 410 'bitselect' 'p_Result_9362' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 411 [1/1] (0.00ns)   --->   "%trunc_ln718_947 = trunc i43 %p_Val2_2853"   --->   Operation 411 'trunc' 'trunc_ln718_947' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 412 [1/1] (0.71ns)   --->   "%r_947 = icmp_ne  i19 %trunc_ln718_947, i19"   --->   Operation 412 'icmp' 'r_947' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_1919 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_2853, i32, i32"   --->   Operation 413 'partselect' 'tmp_1919' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 414 [1/1] (0.61ns)   --->   "%Range2_all_ones_947 = icmp_eq  i6 %tmp_1919, i6"   --->   Operation 414 'icmp' 'Range2_all_ones_947' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_1920 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_2853, i32, i32"   --->   Operation 415 'partselect' 'tmp_1920' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 416 [1/1] (0.59ns)   --->   "%Range1_all_ones_951 = icmp_eq  i7 %tmp_1920, i7"   --->   Operation 416 'icmp' 'Range1_all_ones_951' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 417 [1/1] (0.59ns)   --->   "%Range1_all_zeros_875 = icmp_eq  i7 %tmp_1920, i7"   --->   Operation 417 'icmp' 'Range1_all_zeros_875' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 418 [1/1] (0.00ns)   --->   "%sext_ln1118_90 = sext i27 %mul_ln1118_883"   --->   Operation 418 'sext' 'sext_ln1118_90' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 419 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_2857 = mul i43 %sext_ln1118_75, i43 %sext_ln1118_90"   --->   Operation 419 'mul' 'p_Val2_2857' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 420 [1/1] (0.00ns)   --->   "%p_Result_9366 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2857, i32"   --->   Operation 420 'bitselect' 'p_Result_9366' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 421 [1/1] (0.00ns)   --->   "%trunc_ln718_948 = trunc i43 %p_Val2_2857"   --->   Operation 421 'trunc' 'trunc_ln718_948' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 422 [1/1] (0.71ns)   --->   "%r_948 = icmp_ne  i19 %trunc_ln718_948, i19"   --->   Operation 422 'icmp' 'r_948' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 423 [1/1] (0.00ns)   --->   "%tmp_1921 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_2857, i32, i32"   --->   Operation 423 'partselect' 'tmp_1921' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 424 [1/1] (0.61ns)   --->   "%Range2_all_ones_948 = icmp_eq  i6 %tmp_1921, i6"   --->   Operation 424 'icmp' 'Range2_all_ones_948' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_1922 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_2857, i32, i32"   --->   Operation 425 'partselect' 'tmp_1922' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 426 [1/1] (0.59ns)   --->   "%Range1_all_ones_952 = icmp_eq  i7 %tmp_1922, i7"   --->   Operation 426 'icmp' 'Range1_all_ones_952' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 427 [1/1] (0.59ns)   --->   "%Range1_all_zeros_876 = icmp_eq  i7 %tmp_1922, i7"   --->   Operation 427 'icmp' 'Range1_all_zeros_876' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 428 [1/2] (0.59ns)   --->   "%kernel_load_8 = load i7 %kernel_addr_8"   --->   Operation 428 'load' 'kernel_load_8' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_6 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln1118_8 = zext i11 %kernel_load_8"   --->   Operation 429 'zext' 'zext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 430 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_885 = mul i27 %zext_ln1118_8, i27 %sext_ln1118_88"   --->   Operation 430 'mul' 'mul_ln1118_885' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 431 [1/2] (0.59ns)   --->   "%kernel_load_9 = load i7 %kernel_addr_9"   --->   Operation 431 'load' 'kernel_load_9' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_6 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln1118_9 = zext i11 %kernel_load_9"   --->   Operation 432 'zext' 'zext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 433 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_890 = mul i27 %zext_ln1118_9, i27 %sext_ln1118"   --->   Operation 433 'mul' 'mul_ln1118_890' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 434 [1/1] (0.00ns)   --->   "%kernel_addr_10 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 434 'getelementptr' 'kernel_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 435 [2/2] (0.59ns)   --->   "%kernel_load_10 = load i7 %kernel_addr_10"   --->   Operation 435 'load' 'kernel_load_10' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_6 : Operation 436 [1/1] (0.00ns)   --->   "%kernel_addr_11 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 436 'getelementptr' 'kernel_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 437 [2/2] (0.59ns)   --->   "%kernel_load_11 = load i7 %kernel_addr_11"   --->   Operation 437 'load' 'kernel_load_11' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_6 : Operation 438 [1/2] (0.59ns)   --->   "%padding_mask_load_8 = load i4 %padding_mask_addr_8"   --->   Operation 438 'load' 'padding_mask_load_8' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_6 : Operation 439 [1/2] (0.59ns)   --->   "%padding_mask_load_9 = load i4 %padding_mask_addr_9"   --->   Operation 439 'load' 'padding_mask_load_9' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_6 : Operation 440 [1/1] (0.00ns)   --->   "%padding_mask_addr_10 = getelementptr i16 %padding_mask, i64, i64"   --->   Operation 440 'getelementptr' 'padding_mask_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 441 [2/2] (0.59ns)   --->   "%padding_mask_load_10 = load i4 %padding_mask_addr_10"   --->   Operation 441 'load' 'padding_mask_load_10' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_6 : Operation 442 [1/1] (0.00ns)   --->   "%padding_mask_addr_11 = getelementptr i16 %padding_mask, i64, i64"   --->   Operation 442 'getelementptr' 'padding_mask_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 443 [2/2] (0.59ns)   --->   "%padding_mask_load_11 = load i4 %padding_mask_addr_11"   --->   Operation 443 'load' 'padding_mask_load_11' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>

State 7 <SV = 6> <Delay = 4.34>
ST_7 : Operation 444 [1/2] (1.15ns)   --->   "%inv_table_load = load i10 %inv_table_addr"   --->   Operation 444 'load' 'inv_table_load' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_7 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i11 %inv_table_load"   --->   Operation 445 'zext' 'zext_ln1116' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 446 [1/1] (0.00ns)   --->   "%sext_ln1118_78 = sext i16 %masked_kernel_V_72"   --->   Operation 446 'sext' 'sext_ln1118_78' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 447 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_2821 = mul i27 %zext_ln1116, i27 %sext_ln1118_78"   --->   Operation 447 'mul' 'p_Val2_2821' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 448 [1/1] (0.00ns)   --->   "%p_Result_9322 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2821, i32"   --->   Operation 448 'bitselect' 'p_Result_9322' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 449 [1/1] (0.00ns)   --->   "%trunc_ln718_938 = trunc i27 %p_Val2_2821"   --->   Operation 449 'trunc' 'trunc_ln718_938' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 450 [1/1] (0.63ns)   --->   "%r_938 = icmp_ne  i5 %trunc_ln718_938, i5"   --->   Operation 450 'icmp' 'r_938' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_1901 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_2821, i32, i32"   --->   Operation 451 'partselect' 'tmp_1901' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 452 [1/1] (0.65ns)   --->   "%Range2_all_ones_938 = icmp_eq  i4 %tmp_1901, i4"   --->   Operation 452 'icmp' 'Range2_all_ones_938' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_1902 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_2821, i32, i32"   --->   Operation 453 'partselect' 'tmp_1902' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 454 [1/1] (0.63ns)   --->   "%Range1_all_ones_940 = icmp_eq  i5 %tmp_1902, i5"   --->   Operation 454 'icmp' 'Range1_all_ones_940' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 455 [1/1] (0.63ns)   --->   "%Range1_all_zeros_866 = icmp_eq  i5 %tmp_1902, i5"   --->   Operation 455 'icmp' 'Range1_all_zeros_866' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 456 [1/1] (0.00ns)   --->   "%sext_ln1118_79 = sext i16 %masked_kernel_V"   --->   Operation 456 'sext' 'sext_ln1118_79' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 457 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_2824 = mul i27 %zext_ln1116, i27 %sext_ln1118_79"   --->   Operation 457 'mul' 'p_Val2_2824' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 458 [1/1] (0.00ns)   --->   "%p_Result_9326 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2824, i32"   --->   Operation 458 'bitselect' 'p_Result_9326' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 459 [1/1] (0.00ns)   --->   "%trunc_ln718_939 = trunc i27 %p_Val2_2824"   --->   Operation 459 'trunc' 'trunc_ln718_939' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 460 [1/1] (0.63ns)   --->   "%r_939 = icmp_ne  i5 %trunc_ln718_939, i5"   --->   Operation 460 'icmp' 'r_939' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_1903 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_2824, i32, i32"   --->   Operation 461 'partselect' 'tmp_1903' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 462 [1/1] (0.65ns)   --->   "%Range2_all_ones_939 = icmp_eq  i4 %tmp_1903, i4"   --->   Operation 462 'icmp' 'Range2_all_ones_939' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_1904 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_2824, i32, i32"   --->   Operation 463 'partselect' 'tmp_1904' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 464 [1/1] (0.63ns)   --->   "%Range1_all_ones_941 = icmp_eq  i5 %tmp_1904, i5"   --->   Operation 464 'icmp' 'Range1_all_ones_941' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 465 [1/1] (0.63ns)   --->   "%Range1_all_zeros_867 = icmp_eq  i5 %tmp_1904, i5"   --->   Operation 465 'icmp' 'Range1_all_zeros_867' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_74)   --->   "%xor_ln785_1820 = xor i1 %p_Result_9348, i1"   --->   Operation 466 'xor' 'xor_ln785_1820' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_74)   --->   "%overflow_947 = and i1 %p_Result_9349, i1 %xor_ln785_1820"   --->   Operation 467 'and' 'overflow_947' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_74)   --->   "%xor_ln340_3 = xor i1 %p_Result_9348, i1 %p_Result_9349"   --->   Operation 468 'xor' 'xor_ln340_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_74)   --->   "%select_ln384_1739 = select i1 %overflow_947, i16, i16"   --->   Operation 469 'select' 'select_ln384_1739' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 470 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_74 = select i1 %xor_ln340_3, i16 %select_ln384_1739, i16 %p_Val2_2843"   --->   Operation 470 'select' 'select_ln340_74' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 471 [1/1] (0.00ns)   --->   "%tmp_425 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %select_ln340_74, i32, i32"   --->   Operation 471 'partselect' 'tmp_425' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 472 [1/1] (0.00ns)   --->   "%sext_ln850_72 = sext i13 %tmp_425"   --->   Operation 472 'sext' 'sext_ln850_72' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node index_218)   --->   "%tmp_7768 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln340_74, i32"   --->   Operation 473 'bitselect' 'tmp_7768' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 474 [1/1] (0.00ns)   --->   "%trunc_ln851_72 = trunc i16 %select_ln340_74"   --->   Operation 474 'trunc' 'trunc_ln851_72' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 475 [1/1] (0.00ns)   --->   "%p_Result_88 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln851_72, i7"   --->   Operation 475 'bitconcatenate' 'p_Result_88' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 476 [1/1] (0.60ns)   --->   "%icmp_ln851_72 = icmp_ne  i10 %p_Result_88, i10"   --->   Operation 476 'icmp' 'icmp_ln851_72' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 477 [1/1] (0.75ns)   --->   "%add_ln695_72 = add i14, i14 %sext_ln850_72"   --->   Operation 477 'add' 'add_ln695_72' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node index_218)   --->   "%select_ln850_72 = select i1 %icmp_ln851_72, i14 %add_ln695_72, i14 %sext_ln850_72"   --->   Operation 478 'select' 'select_ln850_72' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 479 [1/1] (0.34ns) (out node of the LUT)   --->   "%index_218 = select i1 %tmp_7768, i14 %select_ln850_72, i14 %sext_ln850_72"   --->   Operation 479 'select' 'index_218' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 480 [1/1] (0.00ns)   --->   "%trunc_ln193_2 = trunc i14 %index_218" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 480 'trunc' 'trunc_ln193_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 481 [1/1] (0.00ns)   --->   "%tmp_7769 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %index_218, i32" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 481 'bitselect' 'tmp_7769' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 482 [1/1] (0.32ns)   --->   "%index_219 = select i1 %tmp_7769, i13, i13 %trunc_ln193_2" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 482 'select' 'index_219' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 483 [1/1] (0.00ns)   --->   "%trunc_ln193_3 = trunc i13 %index_219" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 483 'trunc' 'trunc_ln193_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_7770 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index_219, i32, i32" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 484 'partselect' 'tmp_7770' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 485 [1/1] (0.49ns)   --->   "%icmp_ln195_1 = icmp_ne  i3 %tmp_7770, i3" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 485 'icmp' 'icmp_ln195_1' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 486 [1/1] (0.30ns)   --->   "%index_220 = select i1 %icmp_ln195_1, i10, i10 %trunc_ln193_3" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 486 'select' 'index_220' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 487 [1/1] (0.00ns)   --->   "%zext_ln196_1 = zext i10 %index_220" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 487 'zext' 'zext_ln196_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 488 [1/1] (0.00ns)   --->   "%inv_table_addr_1 = getelementptr i11 %inv_table, i64, i64 %zext_ln196_1" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 488 'getelementptr' 'inv_table_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 489 [2/2] (1.15ns)   --->   "%inv_table_load_1 = load i10 %inv_table_addr_1"   --->   Operation 489 'load' 'inv_table_load_1' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_7 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2855)   --->   "%p_Val2_2854 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_2853, i32, i32"   --->   Operation 490 'partselect' 'p_Val2_2854' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2855)   --->   "%p_Result_8561 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2853, i32"   --->   Operation 491 'bitselect' 'p_Result_8561' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2855)   --->   "%p_Result_9363 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2853, i32"   --->   Operation 492 'bitselect' 'p_Result_9363' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node carry_1896)   --->   "%p_Result_9364 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2853, i32"   --->   Operation 493 'bitselect' 'p_Result_9364' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2855)   --->   "%or_ln412_1019 = or i1 %p_Result_8561, i1 %r_947"   --->   Operation 494 'or' 'or_ln412_1019' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2855)   --->   "%and_ln412_1019 = and i1 %or_ln412_1019, i1 %p_Result_9363"   --->   Operation 495 'and' 'and_ln412_1019' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2855)   --->   "%zext_ln415_1019 = zext i1 %and_ln412_1019"   --->   Operation 496 'zext' 'zext_ln415_1019' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 497 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2855 = add i16 %zext_ln415_1019, i16 %p_Val2_2854"   --->   Operation 497 'add' 'p_Val2_2855' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 498 [1/1] (0.00ns)   --->   "%p_Result_9365 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2855, i32"   --->   Operation 498 'bitselect' 'p_Result_9365' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node carry_1896)   --->   "%xor_ln416_947 = xor i1 %p_Result_9365, i1"   --->   Operation 499 'xor' 'xor_ln416_947' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 500 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1896 = and i1 %p_Result_9364, i1 %xor_ln416_947"   --->   Operation 500 'and' 'carry_1896' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node overflow_951)   --->   "%deleted_zeros_947 = select i1 %carry_1896, i1 %Range1_all_ones_951, i1 %Range1_all_zeros_875"   --->   Operation 501 'select' 'deleted_zeros_947' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1751)   --->   "%tmp_7794 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2853, i32"   --->   Operation 502 'bitselect' 'tmp_7794' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1751)   --->   "%xor_ln780_875 = xor i1 %tmp_7794, i1"   --->   Operation 503 'xor' 'xor_ln780_875' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1751)   --->   "%and_ln780_875 = and i1 %Range2_all_ones_947, i1 %xor_ln780_875"   --->   Operation 504 'and' 'and_ln780_875' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1751)   --->   "%deleted_ones_879 = select i1 %carry_1896, i1 %and_ln780_875, i1 %Range1_all_ones_951"   --->   Operation 505 'select' 'deleted_ones_879' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_875)   --->   "%and_ln781_875 = and i1 %carry_1896, i1 %Range1_all_ones_951"   --->   Operation 506 'and' 'and_ln781_875' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node overflow_951)   --->   "%xor_ln785_1827 = xor i1 %deleted_zeros_947, i1"   --->   Operation 507 'xor' 'xor_ln785_1827' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node overflow_951)   --->   "%or_ln785_946 = or i1 %p_Result_9365, i1 %xor_ln785_1827"   --->   Operation 508 'or' 'or_ln785_946' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node overflow_951)   --->   "%xor_ln785_1828 = xor i1 %p_Result_9362, i1"   --->   Operation 509 'xor' 'xor_ln785_1828' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 510 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_951 = and i1 %or_ln785_946, i1 %xor_ln785_1828"   --->   Operation 510 'and' 'overflow_951' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 511 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1751 = and i1 %p_Result_9365, i1 %deleted_ones_879"   --->   Operation 511 'and' 'and_ln786_1751' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_875)   --->   "%or_ln786_875 = or i1 %and_ln781_875, i1 %and_ln786_1751"   --->   Operation 512 'or' 'or_ln786_875' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_875)   --->   "%xor_ln786_875 = xor i1 %or_ln786_875, i1"   --->   Operation 513 'xor' 'xor_ln786_875' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_875)   --->   "%underflow_875 = and i1 %p_Result_9362, i1 %xor_ln786_875"   --->   Operation 514 'and' 'underflow_875' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_74)   --->   "%select_ln384_1743 = select i1 %overflow_951, i16, i16"   --->   Operation 515 'select' 'select_ln384_1743' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 516 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_875 = or i1 %overflow_951, i1 %underflow_875"   --->   Operation 516 'or' 'or_ln384_875' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 517 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_74 = select i1 %or_ln384_875, i16 %select_ln384_1743, i16 %p_Val2_2855"   --->   Operation 517 'select' 'masked_kernel_V_74' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2859)   --->   "%p_Val2_2858 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_2857, i32, i32"   --->   Operation 518 'partselect' 'p_Val2_2858' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2859)   --->   "%p_Result_8566 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2857, i32"   --->   Operation 519 'bitselect' 'p_Result_8566' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2859)   --->   "%p_Result_9367 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2857, i32"   --->   Operation 520 'bitselect' 'p_Result_9367' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node carry_1898)   --->   "%p_Result_9368 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2857, i32"   --->   Operation 521 'bitselect' 'p_Result_9368' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2859)   --->   "%or_ln412_1020 = or i1 %p_Result_8566, i1 %r_948"   --->   Operation 522 'or' 'or_ln412_1020' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2859)   --->   "%and_ln412_1020 = and i1 %or_ln412_1020, i1 %p_Result_9367"   --->   Operation 523 'and' 'and_ln412_1020' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2859)   --->   "%zext_ln415_1020 = zext i1 %and_ln412_1020"   --->   Operation 524 'zext' 'zext_ln415_1020' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 525 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2859 = add i16 %zext_ln415_1020, i16 %p_Val2_2858"   --->   Operation 525 'add' 'p_Val2_2859' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 526 [1/1] (0.00ns)   --->   "%p_Result_9369 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2859, i32"   --->   Operation 526 'bitselect' 'p_Result_9369' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node carry_1898)   --->   "%xor_ln416_948 = xor i1 %p_Result_9369, i1"   --->   Operation 527 'xor' 'xor_ln416_948' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 528 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1898 = and i1 %p_Result_9368, i1 %xor_ln416_948"   --->   Operation 528 'and' 'carry_1898' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node overflow_952)   --->   "%deleted_zeros_948 = select i1 %carry_1898, i1 %Range1_all_ones_952, i1 %Range1_all_zeros_876"   --->   Operation 529 'select' 'deleted_zeros_948' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1753)   --->   "%tmp_7800 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2857, i32"   --->   Operation 530 'bitselect' 'tmp_7800' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1753)   --->   "%xor_ln780_876 = xor i1 %tmp_7800, i1"   --->   Operation 531 'xor' 'xor_ln780_876' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1753)   --->   "%and_ln780_876 = and i1 %Range2_all_ones_948, i1 %xor_ln780_876"   --->   Operation 532 'and' 'and_ln780_876' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1753)   --->   "%deleted_ones_880 = select i1 %carry_1898, i1 %and_ln780_876, i1 %Range1_all_ones_952"   --->   Operation 533 'select' 'deleted_ones_880' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_876)   --->   "%and_ln781_876 = and i1 %carry_1898, i1 %Range1_all_ones_952"   --->   Operation 534 'and' 'and_ln781_876' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node overflow_952)   --->   "%xor_ln785_1829 = xor i1 %deleted_zeros_948, i1"   --->   Operation 535 'xor' 'xor_ln785_1829' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node overflow_952)   --->   "%or_ln785_947 = or i1 %p_Result_9369, i1 %xor_ln785_1829"   --->   Operation 536 'or' 'or_ln785_947' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node overflow_952)   --->   "%xor_ln785_1830 = xor i1 %p_Result_9366, i1"   --->   Operation 537 'xor' 'xor_ln785_1830' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 538 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_952 = and i1 %or_ln785_947, i1 %xor_ln785_1830"   --->   Operation 538 'and' 'overflow_952' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 539 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1753 = and i1 %p_Result_9369, i1 %deleted_ones_880"   --->   Operation 539 'and' 'and_ln786_1753' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_876)   --->   "%or_ln786_876 = or i1 %and_ln781_876, i1 %and_ln786_1753"   --->   Operation 540 'or' 'or_ln786_876' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_876)   --->   "%xor_ln786_876 = xor i1 %or_ln786_876, i1"   --->   Operation 541 'xor' 'xor_ln786_876' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_876)   --->   "%underflow_876 = and i1 %p_Result_9366, i1 %xor_ln786_876"   --->   Operation 542 'and' 'underflow_876' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_7)   --->   "%select_ln384_1744 = select i1 %overflow_952, i16, i16"   --->   Operation 543 'select' 'select_ln384_1744' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 544 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_876 = or i1 %overflow_952, i1 %underflow_876"   --->   Operation 544 'or' 'or_ln384_876' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 545 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_7 = select i1 %or_ln384_876, i16 %select_ln384_1744, i16 %p_Val2_2859"   --->   Operation 545 'select' 'masked_kernel_V_7' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 546 [1/1] (0.00ns)   --->   "%sext_ln1118_91 = sext i27 %mul_ln1118_885"   --->   Operation 546 'sext' 'sext_ln1118_91' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 547 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_2862 = mul i43 %sext_ln1118_77, i43 %sext_ln1118_91"   --->   Operation 547 'mul' 'p_Val2_2862' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 548 [1/1] (0.00ns)   --->   "%p_Result_9372 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2862, i32"   --->   Operation 548 'bitselect' 'p_Result_9372' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 549 [1/1] (0.00ns)   --->   "%trunc_ln718_949 = trunc i43 %p_Val2_2862"   --->   Operation 549 'trunc' 'trunc_ln718_949' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 550 [1/1] (0.71ns)   --->   "%r_949 = icmp_ne  i19 %trunc_ln718_949, i19"   --->   Operation 550 'icmp' 'r_949' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 551 [1/1] (0.00ns)   --->   "%tmp_1923 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_2862, i32, i32"   --->   Operation 551 'partselect' 'tmp_1923' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 552 [1/1] (0.61ns)   --->   "%Range2_all_ones_949 = icmp_eq  i6 %tmp_1923, i6"   --->   Operation 552 'icmp' 'Range2_all_ones_949' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 553 [1/1] (0.00ns)   --->   "%tmp_1924 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_2862, i32, i32"   --->   Operation 553 'partselect' 'tmp_1924' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 554 [1/1] (0.59ns)   --->   "%Range1_all_ones_954 = icmp_eq  i7 %tmp_1924, i7"   --->   Operation 554 'icmp' 'Range1_all_ones_954' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 555 [1/1] (0.59ns)   --->   "%Range1_all_zeros_877 = icmp_eq  i7 %tmp_1924, i7"   --->   Operation 555 'icmp' 'Range1_all_zeros_877' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 556 [1/1] (0.00ns)   --->   "%sext_ln1118_95 = sext i27 %mul_ln1118_890"   --->   Operation 556 'sext' 'sext_ln1118_95' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 557 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_2876 = mul i43 %sext_ln1118_73, i43 %sext_ln1118_95"   --->   Operation 557 'mul' 'p_Val2_2876' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 558 [1/1] (0.00ns)   --->   "%p_Result_9390 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2876, i32"   --->   Operation 558 'bitselect' 'p_Result_9390' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 559 [1/1] (0.00ns)   --->   "%trunc_ln718_953 = trunc i43 %p_Val2_2876"   --->   Operation 559 'trunc' 'trunc_ln718_953' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 560 [1/1] (0.71ns)   --->   "%r_953 = icmp_ne  i19 %trunc_ln718_953, i19"   --->   Operation 560 'icmp' 'r_953' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 561 [1/1] (0.00ns)   --->   "%tmp_1931 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_2876, i32, i32"   --->   Operation 561 'partselect' 'tmp_1931' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 562 [1/1] (0.61ns)   --->   "%Range2_all_ones_953 = icmp_eq  i6 %tmp_1931, i6"   --->   Operation 562 'icmp' 'Range2_all_ones_953' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_1932 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_2876, i32, i32"   --->   Operation 563 'partselect' 'tmp_1932' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 564 [1/1] (0.59ns)   --->   "%Range1_all_ones_959 = icmp_eq  i7 %tmp_1932, i7"   --->   Operation 564 'icmp' 'Range1_all_ones_959' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 565 [1/1] (0.59ns)   --->   "%Range1_all_zeros_881 = icmp_eq  i7 %tmp_1932, i7"   --->   Operation 565 'icmp' 'Range1_all_zeros_881' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 566 [1/2] (0.59ns)   --->   "%kernel_load_10 = load i7 %kernel_addr_10"   --->   Operation 566 'load' 'kernel_load_10' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_7 : Operation 567 [1/1] (0.00ns)   --->   "%zext_ln1118_10 = zext i11 %kernel_load_10"   --->   Operation 567 'zext' 'zext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 568 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_892 = mul i27 %zext_ln1118_10, i27 %sext_ln1118"   --->   Operation 568 'mul' 'mul_ln1118_892' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 569 [1/2] (0.59ns)   --->   "%kernel_load_11 = load i7 %kernel_addr_11"   --->   Operation 569 'load' 'kernel_load_11' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_7 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln1118_11 = zext i11 %kernel_load_11"   --->   Operation 570 'zext' 'zext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 571 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_894 = mul i27 %zext_ln1118_11, i27 %sext_ln1118"   --->   Operation 571 'mul' 'mul_ln1118_894' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 572 [1/1] (0.00ns)   --->   "%kernel_addr_12 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 572 'getelementptr' 'kernel_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 573 [2/2] (0.59ns)   --->   "%kernel_load_12 = load i7 %kernel_addr_12"   --->   Operation 573 'load' 'kernel_load_12' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_7 : Operation 574 [1/1] (0.00ns)   --->   "%kernel_addr_13 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 574 'getelementptr' 'kernel_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 575 [2/2] (0.59ns)   --->   "%kernel_load_13 = load i7 %kernel_addr_13"   --->   Operation 575 'load' 'kernel_load_13' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_7 : Operation 576 [1/2] (0.59ns)   --->   "%padding_mask_load_10 = load i4 %padding_mask_addr_10"   --->   Operation 576 'load' 'padding_mask_load_10' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_7 : Operation 577 [1/2] (0.59ns)   --->   "%padding_mask_load_11 = load i4 %padding_mask_addr_11"   --->   Operation 577 'load' 'padding_mask_load_11' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>

State 8 <SV = 7> <Delay = 4.34>
ST_8 : Operation 578 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:153]   --->   Operation 578 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2823)   --->   "%p_Val2_2822 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_2821, i32, i32"   --->   Operation 579 'partselect' 'p_Val2_2822' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2823)   --->   "%p_Result_8512 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2821, i32"   --->   Operation 580 'bitselect' 'p_Result_8512' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2823)   --->   "%p_Result_9323 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2821, i32"   --->   Operation 581 'bitselect' 'p_Result_9323' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node carry_1878)   --->   "%p_Result_9324 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2821, i32"   --->   Operation 582 'bitselect' 'p_Result_9324' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2823)   --->   "%or_ln412_1010 = or i1 %p_Result_8512, i1 %r_938"   --->   Operation 583 'or' 'or_ln412_1010' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2823)   --->   "%and_ln412_1010 = and i1 %or_ln412_1010, i1 %p_Result_9323"   --->   Operation 584 'and' 'and_ln412_1010' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2823)   --->   "%zext_ln415_1010 = zext i1 %and_ln412_1010"   --->   Operation 585 'zext' 'zext_ln415_1010' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 586 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2823 = add i16 %zext_ln415_1010, i16 %p_Val2_2822"   --->   Operation 586 'add' 'p_Val2_2823' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 587 [1/1] (0.00ns)   --->   "%p_Result_9325 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2823, i32"   --->   Operation 587 'bitselect' 'p_Result_9325' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node carry_1878)   --->   "%xor_ln416_938 = xor i1 %p_Result_9325, i1"   --->   Operation 588 'xor' 'xor_ln416_938' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 589 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1878 = and i1 %p_Result_9324, i1 %xor_ln416_938"   --->   Operation 589 'and' 'carry_1878' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node overflow_940)   --->   "%deleted_zeros_938 = select i1 %carry_1878, i1 %Range1_all_ones_940, i1 %Range1_all_zeros_866"   --->   Operation 590 'select' 'deleted_zeros_938' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1733)   --->   "%tmp_7733 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2821, i32"   --->   Operation 591 'bitselect' 'tmp_7733' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1733)   --->   "%xor_ln780_866 = xor i1 %tmp_7733, i1"   --->   Operation 592 'xor' 'xor_ln780_866' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1733)   --->   "%and_ln780_866 = and i1 %Range2_all_ones_938, i1 %xor_ln780_866"   --->   Operation 593 'and' 'and_ln780_866' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1733)   --->   "%deleted_ones_868 = select i1 %carry_1878, i1 %and_ln780_866, i1 %Range1_all_ones_940"   --->   Operation 594 'select' 'deleted_ones_868' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_866)   --->   "%and_ln781_866 = and i1 %carry_1878, i1 %Range1_all_ones_940"   --->   Operation 595 'and' 'and_ln781_866' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node overflow_940)   --->   "%xor_ln785_1807 = xor i1 %deleted_zeros_938, i1"   --->   Operation 596 'xor' 'xor_ln785_1807' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node overflow_940)   --->   "%or_ln785_937 = or i1 %p_Result_9325, i1 %xor_ln785_1807"   --->   Operation 597 'or' 'or_ln785_937' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node overflow_940)   --->   "%xor_ln785_1808 = xor i1 %p_Result_9322, i1"   --->   Operation 598 'xor' 'xor_ln785_1808' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 599 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_940 = and i1 %or_ln785_937, i1 %xor_ln785_1808"   --->   Operation 599 'and' 'overflow_940' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 600 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1733 = and i1 %p_Result_9325, i1 %deleted_ones_868"   --->   Operation 600 'and' 'and_ln786_1733' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_866)   --->   "%or_ln786_866 = or i1 %and_ln781_866, i1 %and_ln786_1733"   --->   Operation 601 'or' 'or_ln786_866' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_866)   --->   "%xor_ln786_866 = xor i1 %or_ln786_866, i1"   --->   Operation 602 'xor' 'xor_ln786_866' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_866)   --->   "%underflow_866 = and i1 %p_Result_9322, i1 %xor_ln786_866"   --->   Operation 603 'and' 'underflow_866' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_868)   --->   "%select_ln384_1732 = select i1 %overflow_940, i16, i16"   --->   Operation 604 'select' 'select_ln384_1732' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 605 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_866 = or i1 %overflow_940, i1 %underflow_866"   --->   Operation 605 'or' 'or_ln384_866' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 606 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_868 = select i1 %or_ln384_866, i16 %select_ln384_1732, i16 %p_Val2_2823"   --->   Operation 606 'select' 'select_ln384_868' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 607 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_868, i7 %output_addr"   --->   Operation 607 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_8 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2826)   --->   "%p_Val2_2825 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_2824, i32, i32"   --->   Operation 608 'partselect' 'p_Val2_2825' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2826)   --->   "%p_Result_8517 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2824, i32"   --->   Operation 609 'bitselect' 'p_Result_8517' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2826)   --->   "%p_Result_9327 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2824, i32"   --->   Operation 610 'bitselect' 'p_Result_9327' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node carry_1880)   --->   "%p_Result_9328 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2824, i32"   --->   Operation 611 'bitselect' 'p_Result_9328' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2826)   --->   "%or_ln412_1011 = or i1 %p_Result_8517, i1 %r_939"   --->   Operation 612 'or' 'or_ln412_1011' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2826)   --->   "%and_ln412_1011 = and i1 %or_ln412_1011, i1 %p_Result_9327"   --->   Operation 613 'and' 'and_ln412_1011' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2826)   --->   "%zext_ln415_1011 = zext i1 %and_ln412_1011"   --->   Operation 614 'zext' 'zext_ln415_1011' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 615 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2826 = add i16 %zext_ln415_1011, i16 %p_Val2_2825"   --->   Operation 615 'add' 'p_Val2_2826' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 616 [1/1] (0.00ns)   --->   "%p_Result_9329 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2826, i32"   --->   Operation 616 'bitselect' 'p_Result_9329' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node carry_1880)   --->   "%xor_ln416_939 = xor i1 %p_Result_9329, i1"   --->   Operation 617 'xor' 'xor_ln416_939' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 618 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1880 = and i1 %p_Result_9328, i1 %xor_ln416_939"   --->   Operation 618 'and' 'carry_1880' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node overflow_941)   --->   "%deleted_zeros_939 = select i1 %carry_1880, i1 %Range1_all_ones_941, i1 %Range1_all_zeros_867"   --->   Operation 619 'select' 'deleted_zeros_939' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1735)   --->   "%tmp_7739 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2824, i32"   --->   Operation 620 'bitselect' 'tmp_7739' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1735)   --->   "%xor_ln780_867 = xor i1 %tmp_7739, i1"   --->   Operation 621 'xor' 'xor_ln780_867' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1735)   --->   "%and_ln780_867 = and i1 %Range2_all_ones_939, i1 %xor_ln780_867"   --->   Operation 622 'and' 'and_ln780_867' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1735)   --->   "%deleted_ones_869 = select i1 %carry_1880, i1 %and_ln780_867, i1 %Range1_all_ones_941"   --->   Operation 623 'select' 'deleted_ones_869' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_867)   --->   "%and_ln781_867 = and i1 %carry_1880, i1 %Range1_all_ones_941"   --->   Operation 624 'and' 'and_ln781_867' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node overflow_941)   --->   "%xor_ln785_1809 = xor i1 %deleted_zeros_939, i1"   --->   Operation 625 'xor' 'xor_ln785_1809' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node overflow_941)   --->   "%or_ln785_938 = or i1 %p_Result_9329, i1 %xor_ln785_1809"   --->   Operation 626 'or' 'or_ln785_938' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node overflow_941)   --->   "%xor_ln785_1810 = xor i1 %p_Result_9326, i1"   --->   Operation 627 'xor' 'xor_ln785_1810' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 628 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_941 = and i1 %or_ln785_938, i1 %xor_ln785_1810"   --->   Operation 628 'and' 'overflow_941' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 629 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1735 = and i1 %p_Result_9329, i1 %deleted_ones_869"   --->   Operation 629 'and' 'and_ln786_1735' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_867)   --->   "%or_ln786_867 = or i1 %and_ln781_867, i1 %and_ln786_1735"   --->   Operation 630 'or' 'or_ln786_867' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_867)   --->   "%xor_ln786_867 = xor i1 %or_ln786_867, i1"   --->   Operation 631 'xor' 'xor_ln786_867' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_867)   --->   "%underflow_867 = and i1 %p_Result_9326, i1 %xor_ln786_867"   --->   Operation 632 'and' 'underflow_867' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_869)   --->   "%select_ln384_1733 = select i1 %overflow_941, i16, i16"   --->   Operation 633 'select' 'select_ln384_1733' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 634 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_867 = or i1 %overflow_941, i1 %underflow_867"   --->   Operation 634 'or' 'or_ln384_867' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 635 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_869 = select i1 %or_ln384_867, i16 %select_ln384_1733, i16 %p_Val2_2826"   --->   Operation 635 'select' 'select_ln384_869' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 636 [1/1] (0.00ns)   --->   "%output_addr142 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 636 'getelementptr' 'output_addr142' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 637 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_869, i7 %output_addr142"   --->   Operation 637 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_8 : Operation 638 [1/1] (0.00ns)   --->   "%sext_ln1118_80 = sext i16 %masked_kernel_V_2"   --->   Operation 638 'sext' 'sext_ln1118_80' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 639 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_2827 = mul i27 %zext_ln1116, i27 %sext_ln1118_80"   --->   Operation 639 'mul' 'p_Val2_2827' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 640 [1/1] (0.00ns)   --->   "%p_Result_9330 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2827, i32"   --->   Operation 640 'bitselect' 'p_Result_9330' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 641 [1/1] (0.00ns)   --->   "%trunc_ln718_940 = trunc i27 %p_Val2_2827"   --->   Operation 641 'trunc' 'trunc_ln718_940' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 642 [1/1] (0.63ns)   --->   "%r_940 = icmp_ne  i5 %trunc_ln718_940, i5"   --->   Operation 642 'icmp' 'r_940' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 643 [1/1] (0.00ns)   --->   "%tmp_1905 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_2827, i32, i32"   --->   Operation 643 'partselect' 'tmp_1905' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 644 [1/1] (0.65ns)   --->   "%Range2_all_ones_940 = icmp_eq  i4 %tmp_1905, i4"   --->   Operation 644 'icmp' 'Range2_all_ones_940' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 645 [1/1] (0.00ns)   --->   "%tmp_1906 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_2827, i32, i32"   --->   Operation 645 'partselect' 'tmp_1906' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 646 [1/1] (0.63ns)   --->   "%Range1_all_ones_942 = icmp_eq  i5 %tmp_1906, i5"   --->   Operation 646 'icmp' 'Range1_all_ones_942' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 647 [1/1] (0.63ns)   --->   "%Range1_all_zeros_868 = icmp_eq  i5 %tmp_1906, i5"   --->   Operation 647 'icmp' 'Range1_all_zeros_868' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 648 [1/2] (1.15ns)   --->   "%inv_table_load_1 = load i10 %inv_table_addr_1"   --->   Operation 648 'load' 'inv_table_load_1' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_8 : Operation 649 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i11 %inv_table_load_1"   --->   Operation 649 'zext' 'zext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 650 [1/1] (0.00ns)   --->   "%sext_ln1118_85 = sext i16 %masked_kernel_V_73"   --->   Operation 650 'sext' 'sext_ln1118_85' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 651 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_2844 = mul i27 %zext_ln1116_1, i27 %sext_ln1118_85"   --->   Operation 651 'mul' 'p_Val2_2844' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 652 [1/1] (0.00ns)   --->   "%p_Result_9350 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2844, i32"   --->   Operation 652 'bitselect' 'p_Result_9350' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 653 [1/1] (0.00ns)   --->   "%trunc_ln718_944 = trunc i27 %p_Val2_2844"   --->   Operation 653 'trunc' 'trunc_ln718_944' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 654 [1/1] (0.63ns)   --->   "%r_944 = icmp_ne  i5 %trunc_ln718_944, i5"   --->   Operation 654 'icmp' 'r_944' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 655 [1/1] (0.00ns)   --->   "%tmp_1913 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_2844, i32, i32"   --->   Operation 655 'partselect' 'tmp_1913' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 656 [1/1] (0.65ns)   --->   "%Range2_all_ones_944 = icmp_eq  i4 %tmp_1913, i4"   --->   Operation 656 'icmp' 'Range2_all_ones_944' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 657 [1/1] (0.00ns)   --->   "%tmp_1914 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_2844, i32, i32"   --->   Operation 657 'partselect' 'tmp_1914' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 658 [1/1] (0.63ns)   --->   "%Range1_all_ones_948 = icmp_eq  i5 %tmp_1914, i5"   --->   Operation 658 'icmp' 'Range1_all_ones_948' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 659 [1/1] (0.63ns)   --->   "%Range1_all_zeros_872 = icmp_eq  i5 %tmp_1914, i5"   --->   Operation 659 'icmp' 'Range1_all_zeros_872' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 660 [1/1] (0.00ns)   --->   "%sext_ln703_727 = sext i16 %masked_kernel_V_74"   --->   Operation 660 'sext' 'sext_ln703_727' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 661 [1/1] (0.00ns)   --->   "%sext_ln703_728 = sext i16 %masked_kernel_V_7"   --->   Operation 661 'sext' 'sext_ln703_728' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 662 [1/1] (0.78ns)   --->   "%p_Val2_2860 = add i17 %sext_ln703_728, i17 %sext_ln703_727"   --->   Operation 662 'add' 'p_Val2_2860' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 663 [1/1] (0.00ns)   --->   "%p_Result_9370 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %p_Val2_2860, i32"   --->   Operation 663 'bitselect' 'p_Result_9370' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 664 [1/1] (0.78ns)   --->   "%p_Val2_2861 = add i16 %masked_kernel_V_74, i16 %masked_kernel_V_7"   --->   Operation 664 'add' 'p_Val2_2861' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 665 [1/1] (0.00ns)   --->   "%p_Result_9371 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2861, i32"   --->   Operation 665 'bitselect' 'p_Result_9371' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_75)   --->   "%xor_ln785_1831 = xor i1 %p_Result_9370, i1"   --->   Operation 666 'xor' 'xor_ln785_1831' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_75)   --->   "%overflow_953 = and i1 %p_Result_9371, i1 %xor_ln785_1831"   --->   Operation 667 'and' 'overflow_953' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_75)   --->   "%xor_ln340_4 = xor i1 %p_Result_9370, i1 %p_Result_9371"   --->   Operation 668 'xor' 'xor_ln340_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_75)   --->   "%select_ln384_1745 = select i1 %overflow_953, i16, i16"   --->   Operation 669 'select' 'select_ln384_1745' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 670 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_75 = select i1 %xor_ln340_4, i16 %select_ln384_1745, i16 %p_Val2_2861"   --->   Operation 670 'select' 'select_ln340_75' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2864)   --->   "%p_Val2_2863 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_2862, i32, i32"   --->   Operation 671 'partselect' 'p_Val2_2863' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2864)   --->   "%p_Result_8573 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2862, i32"   --->   Operation 672 'bitselect' 'p_Result_8573' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2864)   --->   "%p_Result_9373 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2862, i32"   --->   Operation 673 'bitselect' 'p_Result_9373' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node carry_1900)   --->   "%p_Result_9374 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2862, i32"   --->   Operation 674 'bitselect' 'p_Result_9374' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2864)   --->   "%or_ln412_1021 = or i1 %p_Result_8573, i1 %r_949"   --->   Operation 675 'or' 'or_ln412_1021' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2864)   --->   "%and_ln412_1021 = and i1 %or_ln412_1021, i1 %p_Result_9373"   --->   Operation 676 'and' 'and_ln412_1021' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2864)   --->   "%zext_ln415_1021 = zext i1 %and_ln412_1021"   --->   Operation 677 'zext' 'zext_ln415_1021' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 678 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2864 = add i16 %zext_ln415_1021, i16 %p_Val2_2863"   --->   Operation 678 'add' 'p_Val2_2864' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 679 [1/1] (0.00ns)   --->   "%p_Result_9375 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2864, i32"   --->   Operation 679 'bitselect' 'p_Result_9375' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node carry_1900)   --->   "%xor_ln416_949 = xor i1 %p_Result_9375, i1"   --->   Operation 680 'xor' 'xor_ln416_949' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 681 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1900 = and i1 %p_Result_9374, i1 %xor_ln416_949"   --->   Operation 681 'and' 'carry_1900' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node overflow_954)   --->   "%deleted_zeros_949 = select i1 %carry_1900, i1 %Range1_all_ones_954, i1 %Range1_all_zeros_877"   --->   Operation 682 'select' 'deleted_zeros_949' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1755)   --->   "%tmp_7808 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2862, i32"   --->   Operation 683 'bitselect' 'tmp_7808' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1755)   --->   "%xor_ln780_877 = xor i1 %tmp_7808, i1"   --->   Operation 684 'xor' 'xor_ln780_877' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1755)   --->   "%and_ln780_877 = and i1 %Range2_all_ones_949, i1 %xor_ln780_877"   --->   Operation 685 'and' 'and_ln780_877' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1755)   --->   "%deleted_ones_882 = select i1 %carry_1900, i1 %and_ln780_877, i1 %Range1_all_ones_954"   --->   Operation 686 'select' 'deleted_ones_882' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_877)   --->   "%and_ln781_877 = and i1 %carry_1900, i1 %Range1_all_ones_954"   --->   Operation 687 'and' 'and_ln781_877' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node overflow_954)   --->   "%xor_ln785_1832 = xor i1 %deleted_zeros_949, i1"   --->   Operation 688 'xor' 'xor_ln785_1832' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node overflow_954)   --->   "%or_ln785_948 = or i1 %p_Result_9375, i1 %xor_ln785_1832"   --->   Operation 689 'or' 'or_ln785_948' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node overflow_954)   --->   "%xor_ln785_1833 = xor i1 %p_Result_9372, i1"   --->   Operation 690 'xor' 'xor_ln785_1833' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 691 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_954 = and i1 %or_ln785_948, i1 %xor_ln785_1833"   --->   Operation 691 'and' 'overflow_954' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 692 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1755 = and i1 %p_Result_9375, i1 %deleted_ones_882"   --->   Operation 692 'and' 'and_ln786_1755' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_877)   --->   "%or_ln786_877 = or i1 %and_ln781_877, i1 %and_ln786_1755"   --->   Operation 693 'or' 'or_ln786_877' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_877)   --->   "%xor_ln786_877 = xor i1 %or_ln786_877, i1"   --->   Operation 694 'xor' 'xor_ln786_877' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_877)   --->   "%underflow_877 = and i1 %p_Result_9372, i1 %xor_ln786_877"   --->   Operation 695 'and' 'underflow_877' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_8)   --->   "%select_ln384_1746 = select i1 %overflow_954, i16, i16"   --->   Operation 696 'select' 'select_ln384_1746' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 697 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_877 = or i1 %overflow_954, i1 %underflow_877"   --->   Operation 697 'or' 'or_ln384_877' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 698 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_8 = select i1 %or_ln384_877, i16 %select_ln384_1746, i16 %p_Val2_2864"   --->   Operation 698 'select' 'masked_kernel_V_8' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 699 [1/1] (0.00ns)   --->   "%sext_ln703_729 = sext i16 %select_ln340_75"   --->   Operation 699 'sext' 'sext_ln703_729' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 700 [1/1] (0.00ns)   --->   "%sext_ln703_730 = sext i16 %masked_kernel_V_8"   --->   Operation 700 'sext' 'sext_ln703_730' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 701 [1/1] (0.78ns)   --->   "%p_Val2_2865 = add i17 %sext_ln703_729, i17 %sext_ln703_730"   --->   Operation 701 'add' 'p_Val2_2865' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 702 [1/1] (0.00ns)   --->   "%p_Result_9376 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %p_Val2_2865, i32"   --->   Operation 702 'bitselect' 'p_Result_9376' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 703 [1/1] (0.78ns)   --->   "%p_Val2_2866 = add i16 %masked_kernel_V_8, i16 %select_ln340_75"   --->   Operation 703 'add' 'p_Val2_2866' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 704 [1/1] (0.00ns)   --->   "%p_Result_9377 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2866, i32"   --->   Operation 704 'bitselect' 'p_Result_9377' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_76)   --->   "%xor_ln785_1834 = xor i1 %p_Result_9376, i1"   --->   Operation 705 'xor' 'xor_ln785_1834' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_76)   --->   "%overflow_955 = and i1 %p_Result_9377, i1 %xor_ln785_1834"   --->   Operation 706 'and' 'overflow_955' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_76)   --->   "%xor_ln340_5 = xor i1 %p_Result_9376, i1 %p_Result_9377"   --->   Operation 707 'xor' 'xor_ln340_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_76)   --->   "%select_ln384_1747 = select i1 %overflow_955, i16, i16"   --->   Operation 708 'select' 'select_ln384_1747' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 709 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_76 = select i1 %xor_ln340_5, i16 %select_ln384_1747, i16 %p_Val2_2866"   --->   Operation 709 'select' 'select_ln340_76' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 710 [1/1] (0.00ns)   --->   "%tmp_427 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %select_ln340_76, i32, i32"   --->   Operation 710 'partselect' 'tmp_427' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 711 [1/1] (0.00ns)   --->   "%sext_ln850_73 = sext i13 %tmp_427"   --->   Operation 711 'sext' 'sext_ln850_73' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node index_221)   --->   "%tmp_7811 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln340_76, i32"   --->   Operation 712 'bitselect' 'tmp_7811' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 713 [1/1] (0.00ns)   --->   "%trunc_ln851_73 = trunc i16 %select_ln340_76"   --->   Operation 713 'trunc' 'trunc_ln851_73' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 714 [1/1] (0.00ns)   --->   "%p_Result_89 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln851_73, i7"   --->   Operation 714 'bitconcatenate' 'p_Result_89' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 715 [1/1] (0.60ns)   --->   "%icmp_ln851_73 = icmp_ne  i10 %p_Result_89, i10"   --->   Operation 715 'icmp' 'icmp_ln851_73' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 716 [1/1] (0.75ns)   --->   "%add_ln695_73 = add i14, i14 %sext_ln850_73"   --->   Operation 716 'add' 'add_ln695_73' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node index_221)   --->   "%select_ln850_73 = select i1 %icmp_ln851_73, i14 %add_ln695_73, i14 %sext_ln850_73"   --->   Operation 717 'select' 'select_ln850_73' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 718 [1/1] (0.34ns) (out node of the LUT)   --->   "%index_221 = select i1 %tmp_7811, i14 %select_ln850_73, i14 %sext_ln850_73"   --->   Operation 718 'select' 'index_221' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 719 [1/1] (0.00ns)   --->   "%trunc_ln193_4 = trunc i14 %index_221" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 719 'trunc' 'trunc_ln193_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 720 [1/1] (0.00ns)   --->   "%tmp_7812 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %index_221, i32" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 720 'bitselect' 'tmp_7812' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 721 [1/1] (0.32ns)   --->   "%index_222 = select i1 %tmp_7812, i13, i13 %trunc_ln193_4" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 721 'select' 'index_222' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 722 [1/1] (0.00ns)   --->   "%trunc_ln193_5 = trunc i13 %index_222" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 722 'trunc' 'trunc_ln193_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 723 [1/1] (0.00ns)   --->   "%tmp_7813 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index_222, i32, i32" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 723 'partselect' 'tmp_7813' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2878)   --->   "%p_Val2_2877 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_2876, i32, i32"   --->   Operation 724 'partselect' 'p_Val2_2877' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2878)   --->   "%p_Result_8595 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2876, i32"   --->   Operation 725 'bitselect' 'p_Result_8595' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2878)   --->   "%p_Result_9391 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2876, i32"   --->   Operation 726 'bitselect' 'p_Result_9391' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 727 [1/1] (0.00ns) (grouped into LUT with out node carry_1908)   --->   "%p_Result_9392 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2876, i32"   --->   Operation 727 'bitselect' 'p_Result_9392' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2878)   --->   "%or_ln412_1025 = or i1 %p_Result_8595, i1 %r_953"   --->   Operation 728 'or' 'or_ln412_1025' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2878)   --->   "%and_ln412_1025 = and i1 %or_ln412_1025, i1 %p_Result_9391"   --->   Operation 729 'and' 'and_ln412_1025' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2878)   --->   "%zext_ln415_1025 = zext i1 %and_ln412_1025"   --->   Operation 730 'zext' 'zext_ln415_1025' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 731 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2878 = add i16 %zext_ln415_1025, i16 %p_Val2_2877"   --->   Operation 731 'add' 'p_Val2_2878' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 732 [1/1] (0.00ns)   --->   "%p_Result_9393 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2878, i32"   --->   Operation 732 'bitselect' 'p_Result_9393' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 733 [1/1] (0.00ns) (grouped into LUT with out node carry_1908)   --->   "%xor_ln416_953 = xor i1 %p_Result_9393, i1"   --->   Operation 733 'xor' 'xor_ln416_953' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 734 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1908 = and i1 %p_Result_9392, i1 %xor_ln416_953"   --->   Operation 734 'and' 'carry_1908' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node overflow_959)   --->   "%deleted_zeros_953 = select i1 %carry_1908, i1 %Range1_all_ones_959, i1 %Range1_all_zeros_881"   --->   Operation 735 'select' 'deleted_zeros_953' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1763)   --->   "%tmp_7837 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2876, i32"   --->   Operation 736 'bitselect' 'tmp_7837' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1763)   --->   "%xor_ln780_881 = xor i1 %tmp_7837, i1"   --->   Operation 737 'xor' 'xor_ln780_881' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 738 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1763)   --->   "%and_ln780_881 = and i1 %Range2_all_ones_953, i1 %xor_ln780_881"   --->   Operation 738 'and' 'and_ln780_881' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1763)   --->   "%deleted_ones_887 = select i1 %carry_1908, i1 %and_ln780_881, i1 %Range1_all_ones_959"   --->   Operation 739 'select' 'deleted_ones_887' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_881)   --->   "%and_ln781_881 = and i1 %carry_1908, i1 %Range1_all_ones_959"   --->   Operation 740 'and' 'and_ln781_881' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 741 [1/1] (0.00ns) (grouped into LUT with out node overflow_959)   --->   "%xor_ln785_1841 = xor i1 %deleted_zeros_953, i1"   --->   Operation 741 'xor' 'xor_ln785_1841' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node overflow_959)   --->   "%or_ln785_952 = or i1 %p_Result_9393, i1 %xor_ln785_1841"   --->   Operation 742 'or' 'or_ln785_952' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 743 [1/1] (0.00ns) (grouped into LUT with out node overflow_959)   --->   "%xor_ln785_1842 = xor i1 %p_Result_9390, i1"   --->   Operation 743 'xor' 'xor_ln785_1842' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 744 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_959 = and i1 %or_ln785_952, i1 %xor_ln785_1842"   --->   Operation 744 'and' 'overflow_959' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 745 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1763 = and i1 %p_Result_9393, i1 %deleted_ones_887"   --->   Operation 745 'and' 'and_ln786_1763' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_881)   --->   "%or_ln786_881 = or i1 %and_ln781_881, i1 %and_ln786_1763"   --->   Operation 746 'or' 'or_ln786_881' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_881)   --->   "%xor_ln786_881 = xor i1 %or_ln786_881, i1"   --->   Operation 747 'xor' 'xor_ln786_881' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_881)   --->   "%underflow_881 = and i1 %p_Result_9390, i1 %xor_ln786_881"   --->   Operation 748 'and' 'underflow_881' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_75)   --->   "%select_ln384_1751 = select i1 %overflow_959, i16, i16"   --->   Operation 749 'select' 'select_ln384_1751' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 750 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_881 = or i1 %overflow_959, i1 %underflow_881"   --->   Operation 750 'or' 'or_ln384_881' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 751 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_75 = select i1 %or_ln384_881, i16 %select_ln384_1751, i16 %p_Val2_2878"   --->   Operation 751 'select' 'masked_kernel_V_75' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 752 [1/1] (0.00ns)   --->   "%sext_ln1118_96 = sext i27 %mul_ln1118_892"   --->   Operation 752 'sext' 'sext_ln1118_96' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 753 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_2880 = mul i43 %sext_ln1118_75, i43 %sext_ln1118_96"   --->   Operation 753 'mul' 'p_Val2_2880' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 754 [1/1] (0.00ns)   --->   "%p_Result_9394 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2880, i32"   --->   Operation 754 'bitselect' 'p_Result_9394' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 755 [1/1] (0.00ns)   --->   "%trunc_ln718_954 = trunc i43 %p_Val2_2880"   --->   Operation 755 'trunc' 'trunc_ln718_954' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 756 [1/1] (0.71ns)   --->   "%r_954 = icmp_ne  i19 %trunc_ln718_954, i19"   --->   Operation 756 'icmp' 'r_954' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 757 [1/1] (0.00ns)   --->   "%tmp_1933 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_2880, i32, i32"   --->   Operation 757 'partselect' 'tmp_1933' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 758 [1/1] (0.61ns)   --->   "%Range2_all_ones_954 = icmp_eq  i6 %tmp_1933, i6"   --->   Operation 758 'icmp' 'Range2_all_ones_954' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 759 [1/1] (0.00ns)   --->   "%tmp_1934 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_2880, i32, i32"   --->   Operation 759 'partselect' 'tmp_1934' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 760 [1/1] (0.59ns)   --->   "%Range1_all_ones_960 = icmp_eq  i7 %tmp_1934, i7"   --->   Operation 760 'icmp' 'Range1_all_ones_960' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 761 [1/1] (0.59ns)   --->   "%Range1_all_zeros_882 = icmp_eq  i7 %tmp_1934, i7"   --->   Operation 761 'icmp' 'Range1_all_zeros_882' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 762 [1/1] (0.00ns)   --->   "%sext_ln1118_97 = sext i27 %mul_ln1118_894"   --->   Operation 762 'sext' 'sext_ln1118_97' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 763 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_2885 = mul i43 %sext_ln1118_77, i43 %sext_ln1118_97"   --->   Operation 763 'mul' 'p_Val2_2885' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 764 [1/1] (0.00ns)   --->   "%p_Result_9400 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2885, i32"   --->   Operation 764 'bitselect' 'p_Result_9400' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 765 [1/1] (0.00ns)   --->   "%trunc_ln718_955 = trunc i43 %p_Val2_2885"   --->   Operation 765 'trunc' 'trunc_ln718_955' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 766 [1/1] (0.71ns)   --->   "%r_955 = icmp_ne  i19 %trunc_ln718_955, i19"   --->   Operation 766 'icmp' 'r_955' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 767 [1/1] (0.00ns)   --->   "%tmp_1935 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_2885, i32, i32"   --->   Operation 767 'partselect' 'tmp_1935' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 768 [1/1] (0.61ns)   --->   "%Range2_all_ones_955 = icmp_eq  i6 %tmp_1935, i6"   --->   Operation 768 'icmp' 'Range2_all_ones_955' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 769 [1/1] (0.00ns)   --->   "%tmp_1936 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_2885, i32, i32"   --->   Operation 769 'partselect' 'tmp_1936' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 770 [1/1] (0.59ns)   --->   "%Range1_all_ones_962 = icmp_eq  i7 %tmp_1936, i7"   --->   Operation 770 'icmp' 'Range1_all_ones_962' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 771 [1/1] (0.59ns)   --->   "%Range1_all_zeros_883 = icmp_eq  i7 %tmp_1936, i7"   --->   Operation 771 'icmp' 'Range1_all_zeros_883' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 772 [1/2] (0.59ns)   --->   "%kernel_load_12 = load i7 %kernel_addr_12"   --->   Operation 772 'load' 'kernel_load_12' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_8 : Operation 773 [1/1] (0.00ns)   --->   "%zext_ln1118_12 = zext i11 %kernel_load_12"   --->   Operation 773 'zext' 'zext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 774 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_899 = mul i27 %zext_ln1118_12, i27 %sext_ln1118_81"   --->   Operation 774 'mul' 'mul_ln1118_899' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 775 [1/2] (0.59ns)   --->   "%kernel_load_13 = load i7 %kernel_addr_13"   --->   Operation 775 'load' 'kernel_load_13' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_8 : Operation 776 [1/1] (0.00ns)   --->   "%zext_ln1118_13 = zext i11 %kernel_load_13"   --->   Operation 776 'zext' 'zext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 777 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_901 = mul i27 %zext_ln1118_13, i27 %sext_ln1118_81"   --->   Operation 777 'mul' 'mul_ln1118_901' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 778 [1/1] (0.00ns)   --->   "%kernel_addr_14 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 778 'getelementptr' 'kernel_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 779 [2/2] (0.59ns)   --->   "%kernel_load_14 = load i7 %kernel_addr_14"   --->   Operation 779 'load' 'kernel_load_14' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_8 : Operation 780 [1/1] (0.00ns)   --->   "%kernel_addr_15 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 780 'getelementptr' 'kernel_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 781 [2/2] (0.59ns)   --->   "%kernel_load_15 = load i7 %kernel_addr_15"   --->   Operation 781 'load' 'kernel_load_15' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>

State 9 <SV = 8> <Delay = 3.36>
ST_9 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2829)   --->   "%p_Val2_2828 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_2827, i32, i32"   --->   Operation 782 'partselect' 'p_Val2_2828' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2829)   --->   "%p_Result_8522 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2827, i32"   --->   Operation 783 'bitselect' 'p_Result_8522' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2829)   --->   "%p_Result_9331 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2827, i32"   --->   Operation 784 'bitselect' 'p_Result_9331' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 785 [1/1] (0.00ns) (grouped into LUT with out node carry_1882)   --->   "%p_Result_9332 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2827, i32"   --->   Operation 785 'bitselect' 'p_Result_9332' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2829)   --->   "%or_ln412_1012 = or i1 %p_Result_8522, i1 %r_940"   --->   Operation 786 'or' 'or_ln412_1012' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2829)   --->   "%and_ln412_1012 = and i1 %or_ln412_1012, i1 %p_Result_9331"   --->   Operation 787 'and' 'and_ln412_1012' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2829)   --->   "%zext_ln415_1012 = zext i1 %and_ln412_1012"   --->   Operation 788 'zext' 'zext_ln415_1012' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 789 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2829 = add i16 %zext_ln415_1012, i16 %p_Val2_2828"   --->   Operation 789 'add' 'p_Val2_2829' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 790 [1/1] (0.00ns)   --->   "%p_Result_9333 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2829, i32"   --->   Operation 790 'bitselect' 'p_Result_9333' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 791 [1/1] (0.00ns) (grouped into LUT with out node carry_1882)   --->   "%xor_ln416_940 = xor i1 %p_Result_9333, i1"   --->   Operation 791 'xor' 'xor_ln416_940' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 792 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1882 = and i1 %p_Result_9332, i1 %xor_ln416_940"   --->   Operation 792 'and' 'carry_1882' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node overflow_942)   --->   "%deleted_zeros_940 = select i1 %carry_1882, i1 %Range1_all_ones_942, i1 %Range1_all_zeros_868"   --->   Operation 793 'select' 'deleted_zeros_940' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1737)   --->   "%tmp_7745 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2827, i32"   --->   Operation 794 'bitselect' 'tmp_7745' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1737)   --->   "%xor_ln780_868 = xor i1 %tmp_7745, i1"   --->   Operation 795 'xor' 'xor_ln780_868' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1737)   --->   "%and_ln780_868 = and i1 %Range2_all_ones_940, i1 %xor_ln780_868"   --->   Operation 796 'and' 'and_ln780_868' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1737)   --->   "%deleted_ones_870 = select i1 %carry_1882, i1 %and_ln780_868, i1 %Range1_all_ones_942"   --->   Operation 797 'select' 'deleted_ones_870' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_868)   --->   "%and_ln781_868 = and i1 %carry_1882, i1 %Range1_all_ones_942"   --->   Operation 798 'and' 'and_ln781_868' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node overflow_942)   --->   "%xor_ln785_1811 = xor i1 %deleted_zeros_940, i1"   --->   Operation 799 'xor' 'xor_ln785_1811' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node overflow_942)   --->   "%or_ln785_939 = or i1 %p_Result_9333, i1 %xor_ln785_1811"   --->   Operation 800 'or' 'or_ln785_939' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 801 [1/1] (0.00ns) (grouped into LUT with out node overflow_942)   --->   "%xor_ln785_1812 = xor i1 %p_Result_9330, i1"   --->   Operation 801 'xor' 'xor_ln785_1812' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 802 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_942 = and i1 %or_ln785_939, i1 %xor_ln785_1812"   --->   Operation 802 'and' 'overflow_942' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 803 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1737 = and i1 %p_Result_9333, i1 %deleted_ones_870"   --->   Operation 803 'and' 'and_ln786_1737' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 804 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_868)   --->   "%or_ln786_868 = or i1 %and_ln781_868, i1 %and_ln786_1737"   --->   Operation 804 'or' 'or_ln786_868' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_868)   --->   "%xor_ln786_868 = xor i1 %or_ln786_868, i1"   --->   Operation 805 'xor' 'xor_ln786_868' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_868)   --->   "%underflow_868 = and i1 %p_Result_9330, i1 %xor_ln786_868"   --->   Operation 806 'and' 'underflow_868' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_870)   --->   "%select_ln384_1734 = select i1 %overflow_942, i16, i16"   --->   Operation 807 'select' 'select_ln384_1734' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 808 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_868 = or i1 %overflow_942, i1 %underflow_868"   --->   Operation 808 'or' 'or_ln384_868' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 809 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_870 = select i1 %or_ln384_868, i16 %select_ln384_1734, i16 %p_Val2_2829"   --->   Operation 809 'select' 'select_ln384_870' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 810 [1/1] (0.00ns)   --->   "%output_addr_72 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 810 'getelementptr' 'output_addr_72' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 811 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_870, i7 %output_addr_72"   --->   Operation 811 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_9 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2846)   --->   "%p_Val2_2845 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_2844, i32, i32"   --->   Operation 812 'partselect' 'p_Val2_2845' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2846)   --->   "%p_Result_8546 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2844, i32"   --->   Operation 813 'bitselect' 'p_Result_8546' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2846)   --->   "%p_Result_9351 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2844, i32"   --->   Operation 814 'bitselect' 'p_Result_9351' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node carry_1890)   --->   "%p_Result_9352 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2844, i32"   --->   Operation 815 'bitselect' 'p_Result_9352' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2846)   --->   "%or_ln412_1016 = or i1 %p_Result_8546, i1 %r_944"   --->   Operation 816 'or' 'or_ln412_1016' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2846)   --->   "%and_ln412_1016 = and i1 %or_ln412_1016, i1 %p_Result_9351"   --->   Operation 817 'and' 'and_ln412_1016' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2846)   --->   "%zext_ln415_1016 = zext i1 %and_ln412_1016"   --->   Operation 818 'zext' 'zext_ln415_1016' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 819 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2846 = add i16 %zext_ln415_1016, i16 %p_Val2_2845"   --->   Operation 819 'add' 'p_Val2_2846' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 820 [1/1] (0.00ns)   --->   "%p_Result_9353 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2846, i32"   --->   Operation 820 'bitselect' 'p_Result_9353' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node carry_1890)   --->   "%xor_ln416_944 = xor i1 %p_Result_9353, i1"   --->   Operation 821 'xor' 'xor_ln416_944' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 822 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1890 = and i1 %p_Result_9352, i1 %xor_ln416_944"   --->   Operation 822 'and' 'carry_1890' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node overflow_948)   --->   "%deleted_zeros_944 = select i1 %carry_1890, i1 %Range1_all_ones_948, i1 %Range1_all_zeros_872"   --->   Operation 823 'select' 'deleted_zeros_944' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1745)   --->   "%tmp_7776 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2844, i32"   --->   Operation 824 'bitselect' 'tmp_7776' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1745)   --->   "%xor_ln780_872 = xor i1 %tmp_7776, i1"   --->   Operation 825 'xor' 'xor_ln780_872' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1745)   --->   "%and_ln780_872 = and i1 %Range2_all_ones_944, i1 %xor_ln780_872"   --->   Operation 826 'and' 'and_ln780_872' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1745)   --->   "%deleted_ones_876 = select i1 %carry_1890, i1 %and_ln780_872, i1 %Range1_all_ones_948"   --->   Operation 827 'select' 'deleted_ones_876' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_872)   --->   "%and_ln781_872 = and i1 %carry_1890, i1 %Range1_all_ones_948"   --->   Operation 828 'and' 'and_ln781_872' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node overflow_948)   --->   "%xor_ln785_1821 = xor i1 %deleted_zeros_944, i1"   --->   Operation 829 'xor' 'xor_ln785_1821' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node overflow_948)   --->   "%or_ln785_943 = or i1 %p_Result_9353, i1 %xor_ln785_1821"   --->   Operation 830 'or' 'or_ln785_943' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node overflow_948)   --->   "%xor_ln785_1822 = xor i1 %p_Result_9350, i1"   --->   Operation 831 'xor' 'xor_ln785_1822' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 832 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_948 = and i1 %or_ln785_943, i1 %xor_ln785_1822"   --->   Operation 832 'and' 'overflow_948' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 833 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1745 = and i1 %p_Result_9353, i1 %deleted_ones_876"   --->   Operation 833 'and' 'and_ln786_1745' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_872)   --->   "%or_ln786_872 = or i1 %and_ln781_872, i1 %and_ln786_1745"   --->   Operation 834 'or' 'or_ln786_872' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_872)   --->   "%xor_ln786_872 = xor i1 %or_ln786_872, i1"   --->   Operation 835 'xor' 'xor_ln786_872' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_872)   --->   "%underflow_872 = and i1 %p_Result_9350, i1 %xor_ln786_872"   --->   Operation 836 'and' 'underflow_872' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_876)   --->   "%select_ln384_1740 = select i1 %overflow_948, i16, i16"   --->   Operation 837 'select' 'select_ln384_1740' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 838 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_872 = or i1 %overflow_948, i1 %underflow_872"   --->   Operation 838 'or' 'or_ln384_872' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 839 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_876 = select i1 %or_ln384_872, i16 %select_ln384_1740, i16 %p_Val2_2846"   --->   Operation 839 'select' 'select_ln384_876' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 840 [1/1] (0.00ns)   --->   "%output_addr_73 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 840 'getelementptr' 'output_addr_73' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 841 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_876, i7 %output_addr_73"   --->   Operation 841 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_9 : Operation 842 [1/1] (0.00ns)   --->   "%sext_ln1118_86 = sext i16 %masked_kernel_V_4"   --->   Operation 842 'sext' 'sext_ln1118_86' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 843 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_2847 = mul i27 %zext_ln1116_1, i27 %sext_ln1118_86"   --->   Operation 843 'mul' 'p_Val2_2847' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 844 [1/1] (0.00ns)   --->   "%p_Result_9354 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2847, i32"   --->   Operation 844 'bitselect' 'p_Result_9354' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 845 [1/1] (0.00ns)   --->   "%trunc_ln718_945 = trunc i27 %p_Val2_2847"   --->   Operation 845 'trunc' 'trunc_ln718_945' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 846 [1/1] (0.63ns)   --->   "%r_945 = icmp_ne  i5 %trunc_ln718_945, i5"   --->   Operation 846 'icmp' 'r_945' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 847 [1/1] (0.00ns)   --->   "%tmp_1915 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_2847, i32, i32"   --->   Operation 847 'partselect' 'tmp_1915' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 848 [1/1] (0.65ns)   --->   "%Range2_all_ones_945 = icmp_eq  i4 %tmp_1915, i4"   --->   Operation 848 'icmp' 'Range2_all_ones_945' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 849 [1/1] (0.00ns)   --->   "%tmp_1916 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_2847, i32, i32"   --->   Operation 849 'partselect' 'tmp_1916' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 850 [1/1] (0.63ns)   --->   "%Range1_all_ones_949 = icmp_eq  i5 %tmp_1916, i5"   --->   Operation 850 'icmp' 'Range1_all_ones_949' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 851 [1/1] (0.63ns)   --->   "%Range1_all_zeros_873 = icmp_eq  i5 %tmp_1916, i5"   --->   Operation 851 'icmp' 'Range1_all_zeros_873' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 852 [1/1] (0.00ns)   --->   "%sext_ln1118_87 = sext i16 %masked_kernel_V_5"   --->   Operation 852 'sext' 'sext_ln1118_87' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 853 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_2850 = mul i27 %zext_ln1116_1, i27 %sext_ln1118_87"   --->   Operation 853 'mul' 'p_Val2_2850' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 854 [1/1] (0.00ns)   --->   "%p_Result_9358 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2850, i32"   --->   Operation 854 'bitselect' 'p_Result_9358' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 855 [1/1] (0.00ns)   --->   "%trunc_ln718_946 = trunc i27 %p_Val2_2850"   --->   Operation 855 'trunc' 'trunc_ln718_946' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 856 [1/1] (0.63ns)   --->   "%r_946 = icmp_ne  i5 %trunc_ln718_946, i5"   --->   Operation 856 'icmp' 'r_946' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 857 [1/1] (0.00ns)   --->   "%tmp_1917 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_2850, i32, i32"   --->   Operation 857 'partselect' 'tmp_1917' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 858 [1/1] (0.65ns)   --->   "%Range2_all_ones_946 = icmp_eq  i4 %tmp_1917, i4"   --->   Operation 858 'icmp' 'Range2_all_ones_946' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 859 [1/1] (0.00ns)   --->   "%tmp_1918 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_2850, i32, i32"   --->   Operation 859 'partselect' 'tmp_1918' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 860 [1/1] (0.63ns)   --->   "%Range1_all_ones_950 = icmp_eq  i5 %tmp_1918, i5"   --->   Operation 860 'icmp' 'Range1_all_ones_950' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 861 [1/1] (0.63ns)   --->   "%Range1_all_zeros_874 = icmp_eq  i5 %tmp_1918, i5"   --->   Operation 861 'icmp' 'Range1_all_zeros_874' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 862 [1/1] (0.49ns)   --->   "%icmp_ln195_2 = icmp_ne  i3 %tmp_7813, i3" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 862 'icmp' 'icmp_ln195_2' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 863 [1/1] (0.30ns)   --->   "%index_223 = select i1 %icmp_ln195_2, i10, i10 %trunc_ln193_5" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 863 'select' 'index_223' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 864 [1/1] (0.00ns)   --->   "%zext_ln196_2 = zext i10 %index_223" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 864 'zext' 'zext_ln196_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 865 [1/1] (0.00ns)   --->   "%inv_table_addr_2 = getelementptr i11 %inv_table, i64, i64 %zext_ln196_2" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 865 'getelementptr' 'inv_table_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 866 [2/2] (1.15ns)   --->   "%inv_table_load_2 = load i10 %inv_table_addr_2"   --->   Operation 866 'load' 'inv_table_load_2' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_9 : Operation 867 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2882)   --->   "%p_Val2_2881 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_2880, i32, i32"   --->   Operation 867 'partselect' 'p_Val2_2881' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 868 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2882)   --->   "%p_Result_8600 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2880, i32"   --->   Operation 868 'bitselect' 'p_Result_8600' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2882)   --->   "%p_Result_9395 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2880, i32"   --->   Operation 869 'bitselect' 'p_Result_9395' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node carry_1910)   --->   "%p_Result_9396 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2880, i32"   --->   Operation 870 'bitselect' 'p_Result_9396' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2882)   --->   "%or_ln412_1026 = or i1 %p_Result_8600, i1 %r_954"   --->   Operation 871 'or' 'or_ln412_1026' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 872 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2882)   --->   "%and_ln412_1026 = and i1 %or_ln412_1026, i1 %p_Result_9395"   --->   Operation 872 'and' 'and_ln412_1026' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2882)   --->   "%zext_ln415_1026 = zext i1 %and_ln412_1026"   --->   Operation 873 'zext' 'zext_ln415_1026' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 874 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2882 = add i16 %zext_ln415_1026, i16 %p_Val2_2881"   --->   Operation 874 'add' 'p_Val2_2882' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 875 [1/1] (0.00ns)   --->   "%p_Result_9397 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2882, i32"   --->   Operation 875 'bitselect' 'p_Result_9397' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node carry_1910)   --->   "%xor_ln416_954 = xor i1 %p_Result_9397, i1"   --->   Operation 876 'xor' 'xor_ln416_954' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 877 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1910 = and i1 %p_Result_9396, i1 %xor_ln416_954"   --->   Operation 877 'and' 'carry_1910' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node overflow_960)   --->   "%deleted_zeros_954 = select i1 %carry_1910, i1 %Range1_all_ones_960, i1 %Range1_all_zeros_882"   --->   Operation 878 'select' 'deleted_zeros_954' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1765)   --->   "%tmp_7843 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2880, i32"   --->   Operation 879 'bitselect' 'tmp_7843' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1765)   --->   "%xor_ln780_882 = xor i1 %tmp_7843, i1"   --->   Operation 880 'xor' 'xor_ln780_882' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 881 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1765)   --->   "%and_ln780_882 = and i1 %Range2_all_ones_954, i1 %xor_ln780_882"   --->   Operation 881 'and' 'and_ln780_882' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 882 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1765)   --->   "%deleted_ones_888 = select i1 %carry_1910, i1 %and_ln780_882, i1 %Range1_all_ones_960"   --->   Operation 882 'select' 'deleted_ones_888' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_882)   --->   "%and_ln781_882 = and i1 %carry_1910, i1 %Range1_all_ones_960"   --->   Operation 883 'and' 'and_ln781_882' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 884 [1/1] (0.00ns) (grouped into LUT with out node overflow_960)   --->   "%xor_ln785_1843 = xor i1 %deleted_zeros_954, i1"   --->   Operation 884 'xor' 'xor_ln785_1843' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 885 [1/1] (0.00ns) (grouped into LUT with out node overflow_960)   --->   "%or_ln785_953 = or i1 %p_Result_9397, i1 %xor_ln785_1843"   --->   Operation 885 'or' 'or_ln785_953' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 886 [1/1] (0.00ns) (grouped into LUT with out node overflow_960)   --->   "%xor_ln785_1844 = xor i1 %p_Result_9394, i1"   --->   Operation 886 'xor' 'xor_ln785_1844' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 887 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_960 = and i1 %or_ln785_953, i1 %xor_ln785_1844"   --->   Operation 887 'and' 'overflow_960' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 888 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1765 = and i1 %p_Result_9397, i1 %deleted_ones_888"   --->   Operation 888 'and' 'and_ln786_1765' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 889 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_882)   --->   "%or_ln786_882 = or i1 %and_ln781_882, i1 %and_ln786_1765"   --->   Operation 889 'or' 'or_ln786_882' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_882)   --->   "%xor_ln786_882 = xor i1 %or_ln786_882, i1"   --->   Operation 890 'xor' 'xor_ln786_882' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_882)   --->   "%underflow_882 = and i1 %p_Result_9394, i1 %xor_ln786_882"   --->   Operation 891 'and' 'underflow_882' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_10)   --->   "%select_ln384_1752 = select i1 %overflow_960, i16, i16"   --->   Operation 892 'select' 'select_ln384_1752' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 893 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_882 = or i1 %overflow_960, i1 %underflow_882"   --->   Operation 893 'or' 'or_ln384_882' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 894 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_10 = select i1 %or_ln384_882, i16 %select_ln384_1752, i16 %p_Val2_2882"   --->   Operation 894 'select' 'masked_kernel_V_10' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 895 [1/1] (0.00ns)   --->   "%sext_ln703_731 = sext i16 %masked_kernel_V_75"   --->   Operation 895 'sext' 'sext_ln703_731' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 896 [1/1] (0.00ns)   --->   "%sext_ln703_732 = sext i16 %masked_kernel_V_10"   --->   Operation 896 'sext' 'sext_ln703_732' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 897 [1/1] (0.78ns)   --->   "%p_Val2_2883 = add i17 %sext_ln703_732, i17 %sext_ln703_731"   --->   Operation 897 'add' 'p_Val2_2883' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 898 [1/1] (0.00ns)   --->   "%p_Result_9398 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %p_Val2_2883, i32"   --->   Operation 898 'bitselect' 'p_Result_9398' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 899 [1/1] (0.78ns)   --->   "%p_Val2_2884 = add i16 %masked_kernel_V_75, i16 %masked_kernel_V_10"   --->   Operation 899 'add' 'p_Val2_2884' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 900 [1/1] (0.00ns)   --->   "%p_Result_9399 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2884, i32"   --->   Operation 900 'bitselect' 'p_Result_9399' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_77)   --->   "%xor_ln785_1845 = xor i1 %p_Result_9398, i1"   --->   Operation 901 'xor' 'xor_ln785_1845' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_77)   --->   "%overflow_961 = and i1 %p_Result_9399, i1 %xor_ln785_1845"   --->   Operation 902 'and' 'overflow_961' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 903 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_77)   --->   "%xor_ln340_6 = xor i1 %p_Result_9398, i1 %p_Result_9399"   --->   Operation 903 'xor' 'xor_ln340_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 904 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_77)   --->   "%select_ln384_1753 = select i1 %overflow_961, i16, i16"   --->   Operation 904 'select' 'select_ln384_1753' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 905 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_77 = select i1 %xor_ln340_6, i16 %select_ln384_1753, i16 %p_Val2_2884"   --->   Operation 905 'select' 'select_ln340_77' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2887)   --->   "%p_Val2_2886 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_2885, i32, i32"   --->   Operation 906 'partselect' 'p_Val2_2886' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 907 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2887)   --->   "%p_Result_8607 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2885, i32"   --->   Operation 907 'bitselect' 'p_Result_8607' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 908 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2887)   --->   "%p_Result_9401 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2885, i32"   --->   Operation 908 'bitselect' 'p_Result_9401' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 909 [1/1] (0.00ns) (grouped into LUT with out node carry_1912)   --->   "%p_Result_9402 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2885, i32"   --->   Operation 909 'bitselect' 'p_Result_9402' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2887)   --->   "%or_ln412_1027 = or i1 %p_Result_8607, i1 %r_955"   --->   Operation 910 'or' 'or_ln412_1027' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 911 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2887)   --->   "%and_ln412_1027 = and i1 %or_ln412_1027, i1 %p_Result_9401"   --->   Operation 911 'and' 'and_ln412_1027' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2887)   --->   "%zext_ln415_1027 = zext i1 %and_ln412_1027"   --->   Operation 912 'zext' 'zext_ln415_1027' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 913 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2887 = add i16 %zext_ln415_1027, i16 %p_Val2_2886"   --->   Operation 913 'add' 'p_Val2_2887' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 914 [1/1] (0.00ns)   --->   "%p_Result_9403 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2887, i32"   --->   Operation 914 'bitselect' 'p_Result_9403' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 915 [1/1] (0.00ns) (grouped into LUT with out node carry_1912)   --->   "%xor_ln416_955 = xor i1 %p_Result_9403, i1"   --->   Operation 915 'xor' 'xor_ln416_955' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 916 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1912 = and i1 %p_Result_9402, i1 %xor_ln416_955"   --->   Operation 916 'and' 'carry_1912' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 917 [1/1] (0.00ns) (grouped into LUT with out node overflow_962)   --->   "%deleted_zeros_955 = select i1 %carry_1912, i1 %Range1_all_ones_962, i1 %Range1_all_zeros_883"   --->   Operation 917 'select' 'deleted_zeros_955' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1767)   --->   "%tmp_7851 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2885, i32"   --->   Operation 918 'bitselect' 'tmp_7851' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1767)   --->   "%xor_ln780_883 = xor i1 %tmp_7851, i1"   --->   Operation 919 'xor' 'xor_ln780_883' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 920 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1767)   --->   "%and_ln780_883 = and i1 %Range2_all_ones_955, i1 %xor_ln780_883"   --->   Operation 920 'and' 'and_ln780_883' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 921 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1767)   --->   "%deleted_ones_890 = select i1 %carry_1912, i1 %and_ln780_883, i1 %Range1_all_ones_962"   --->   Operation 921 'select' 'deleted_ones_890' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 922 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_883)   --->   "%and_ln781_883 = and i1 %carry_1912, i1 %Range1_all_ones_962"   --->   Operation 922 'and' 'and_ln781_883' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 923 [1/1] (0.00ns) (grouped into LUT with out node overflow_962)   --->   "%xor_ln785_1846 = xor i1 %deleted_zeros_955, i1"   --->   Operation 923 'xor' 'xor_ln785_1846' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node overflow_962)   --->   "%or_ln785_954 = or i1 %p_Result_9403, i1 %xor_ln785_1846"   --->   Operation 924 'or' 'or_ln785_954' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 925 [1/1] (0.00ns) (grouped into LUT with out node overflow_962)   --->   "%xor_ln785_1847 = xor i1 %p_Result_9400, i1"   --->   Operation 925 'xor' 'xor_ln785_1847' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 926 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_962 = and i1 %or_ln785_954, i1 %xor_ln785_1847"   --->   Operation 926 'and' 'overflow_962' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 927 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1767 = and i1 %p_Result_9403, i1 %deleted_ones_890"   --->   Operation 927 'and' 'and_ln786_1767' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 928 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_883)   --->   "%or_ln786_883 = or i1 %and_ln781_883, i1 %and_ln786_1767"   --->   Operation 928 'or' 'or_ln786_883' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_883)   --->   "%xor_ln786_883 = xor i1 %or_ln786_883, i1"   --->   Operation 929 'xor' 'xor_ln786_883' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_883)   --->   "%underflow_883 = and i1 %p_Result_9400, i1 %xor_ln786_883"   --->   Operation 930 'and' 'underflow_883' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_11)   --->   "%select_ln384_1754 = select i1 %overflow_962, i16, i16"   --->   Operation 931 'select' 'select_ln384_1754' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 932 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_883 = or i1 %overflow_962, i1 %underflow_883"   --->   Operation 932 'or' 'or_ln384_883' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 933 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_11 = select i1 %or_ln384_883, i16 %select_ln384_1754, i16 %p_Val2_2887"   --->   Operation 933 'select' 'masked_kernel_V_11' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 934 [1/1] (0.00ns)   --->   "%sext_ln703_733 = sext i16 %select_ln340_77"   --->   Operation 934 'sext' 'sext_ln703_733' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 935 [1/1] (0.00ns)   --->   "%sext_ln703_734 = sext i16 %masked_kernel_V_11"   --->   Operation 935 'sext' 'sext_ln703_734' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 936 [1/1] (0.78ns)   --->   "%p_Val2_2888 = add i17 %sext_ln703_733, i17 %sext_ln703_734"   --->   Operation 936 'add' 'p_Val2_2888' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 937 [1/1] (0.00ns)   --->   "%p_Result_9404 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %p_Val2_2888, i32"   --->   Operation 937 'bitselect' 'p_Result_9404' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 938 [1/1] (0.78ns)   --->   "%p_Val2_2889 = add i16 %masked_kernel_V_11, i16 %select_ln340_77"   --->   Operation 938 'add' 'p_Val2_2889' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 939 [1/1] (0.00ns)   --->   "%p_Result_9405 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2889, i32"   --->   Operation 939 'bitselect' 'p_Result_9405' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 940 [1/1] (0.00ns)   --->   "%sext_ln1118_101 = sext i27 %mul_ln1118_899"   --->   Operation 940 'sext' 'sext_ln1118_101' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 941 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_2899 = mul i43 %sext_ln1118_73, i43 %sext_ln1118_101"   --->   Operation 941 'mul' 'p_Val2_2899' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 942 [1/1] (0.00ns)   --->   "%p_Result_9418 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2899, i32"   --->   Operation 942 'bitselect' 'p_Result_9418' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 943 [1/1] (0.00ns)   --->   "%trunc_ln718_959 = trunc i43 %p_Val2_2899"   --->   Operation 943 'trunc' 'trunc_ln718_959' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 944 [1/1] (0.71ns)   --->   "%r_959 = icmp_ne  i19 %trunc_ln718_959, i19"   --->   Operation 944 'icmp' 'r_959' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 945 [1/1] (0.00ns)   --->   "%tmp_1943 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_2899, i32, i32"   --->   Operation 945 'partselect' 'tmp_1943' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 946 [1/1] (0.61ns)   --->   "%Range2_all_ones_959 = icmp_eq  i6 %tmp_1943, i6"   --->   Operation 946 'icmp' 'Range2_all_ones_959' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 947 [1/1] (0.00ns)   --->   "%tmp_1944 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_2899, i32, i32"   --->   Operation 947 'partselect' 'tmp_1944' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 948 [1/1] (0.59ns)   --->   "%Range1_all_ones_967 = icmp_eq  i7 %tmp_1944, i7"   --->   Operation 948 'icmp' 'Range1_all_ones_967' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 949 [1/1] (0.59ns)   --->   "%Range1_all_zeros_887 = icmp_eq  i7 %tmp_1944, i7"   --->   Operation 949 'icmp' 'Range1_all_zeros_887' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 950 [1/1] (0.00ns)   --->   "%sext_ln1118_102 = sext i27 %mul_ln1118_901"   --->   Operation 950 'sext' 'sext_ln1118_102' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 951 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_2903 = mul i43 %sext_ln1118_75, i43 %sext_ln1118_102"   --->   Operation 951 'mul' 'p_Val2_2903' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 952 [1/1] (0.00ns)   --->   "%p_Result_9422 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2903, i32"   --->   Operation 952 'bitselect' 'p_Result_9422' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 953 [1/1] (0.00ns)   --->   "%trunc_ln718_960 = trunc i43 %p_Val2_2903"   --->   Operation 953 'trunc' 'trunc_ln718_960' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 954 [1/1] (0.71ns)   --->   "%r_960 = icmp_ne  i19 %trunc_ln718_960, i19"   --->   Operation 954 'icmp' 'r_960' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 955 [1/1] (0.00ns)   --->   "%tmp_1945 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_2903, i32, i32"   --->   Operation 955 'partselect' 'tmp_1945' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 956 [1/1] (0.61ns)   --->   "%Range2_all_ones_960 = icmp_eq  i6 %tmp_1945, i6"   --->   Operation 956 'icmp' 'Range2_all_ones_960' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 957 [1/1] (0.00ns)   --->   "%tmp_1946 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_2903, i32, i32"   --->   Operation 957 'partselect' 'tmp_1946' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 958 [1/1] (0.59ns)   --->   "%Range1_all_ones_968 = icmp_eq  i7 %tmp_1946, i7"   --->   Operation 958 'icmp' 'Range1_all_ones_968' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 959 [1/1] (0.59ns)   --->   "%Range1_all_zeros_888 = icmp_eq  i7 %tmp_1946, i7"   --->   Operation 959 'icmp' 'Range1_all_zeros_888' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 960 [1/2] (0.59ns)   --->   "%kernel_load_14 = load i7 %kernel_addr_14"   --->   Operation 960 'load' 'kernel_load_14' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_9 : Operation 961 [1/1] (0.00ns)   --->   "%zext_ln1118_14 = zext i11 %kernel_load_14"   --->   Operation 961 'zext' 'zext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 962 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_903 = mul i27 %zext_ln1118_14, i27 %sext_ln1118_81"   --->   Operation 962 'mul' 'mul_ln1118_903' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 963 [1/2] (0.59ns)   --->   "%kernel_load_15 = load i7 %kernel_addr_15"   --->   Operation 963 'load' 'kernel_load_15' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_9 : Operation 964 [1/1] (0.00ns)   --->   "%zext_ln1118_15 = zext i11 %kernel_load_15"   --->   Operation 964 'zext' 'zext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 965 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_908 = mul i27 %zext_ln1118_15, i27 %sext_ln1118_88"   --->   Operation 965 'mul' 'mul_ln1118_908' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 966 [1/1] (0.00ns)   --->   "%kernel_addr_16 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 966 'getelementptr' 'kernel_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 967 [2/2] (0.59ns)   --->   "%kernel_load_16 = load i7 %kernel_addr_16"   --->   Operation 967 'load' 'kernel_load_16' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_9 : Operation 968 [1/1] (0.00ns)   --->   "%kernel_addr_17 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 968 'getelementptr' 'kernel_addr_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 969 [2/2] (0.59ns)   --->   "%kernel_load_17 = load i7 %kernel_addr_17"   --->   Operation 969 'load' 'kernel_load_17' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>

State 10 <SV = 9> <Delay = 4.34>
ST_10 : Operation 970 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2849)   --->   "%p_Val2_2848 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_2847, i32, i32"   --->   Operation 970 'partselect' 'p_Val2_2848' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 971 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2849)   --->   "%p_Result_8551 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2847, i32"   --->   Operation 971 'bitselect' 'p_Result_8551' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 972 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2849)   --->   "%p_Result_9355 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2847, i32"   --->   Operation 972 'bitselect' 'p_Result_9355' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 973 [1/1] (0.00ns) (grouped into LUT with out node carry_1892)   --->   "%p_Result_9356 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2847, i32"   --->   Operation 973 'bitselect' 'p_Result_9356' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 974 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2849)   --->   "%or_ln412_1017 = or i1 %p_Result_8551, i1 %r_945"   --->   Operation 974 'or' 'or_ln412_1017' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 975 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2849)   --->   "%and_ln412_1017 = and i1 %or_ln412_1017, i1 %p_Result_9355"   --->   Operation 975 'and' 'and_ln412_1017' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 976 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2849)   --->   "%zext_ln415_1017 = zext i1 %and_ln412_1017"   --->   Operation 976 'zext' 'zext_ln415_1017' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 977 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2849 = add i16 %zext_ln415_1017, i16 %p_Val2_2848"   --->   Operation 977 'add' 'p_Val2_2849' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 978 [1/1] (0.00ns)   --->   "%p_Result_9357 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2849, i32"   --->   Operation 978 'bitselect' 'p_Result_9357' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 979 [1/1] (0.00ns) (grouped into LUT with out node carry_1892)   --->   "%xor_ln416_945 = xor i1 %p_Result_9357, i1"   --->   Operation 979 'xor' 'xor_ln416_945' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 980 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1892 = and i1 %p_Result_9356, i1 %xor_ln416_945"   --->   Operation 980 'and' 'carry_1892' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 981 [1/1] (0.00ns) (grouped into LUT with out node overflow_949)   --->   "%deleted_zeros_945 = select i1 %carry_1892, i1 %Range1_all_ones_949, i1 %Range1_all_zeros_873"   --->   Operation 981 'select' 'deleted_zeros_945' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 982 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1747)   --->   "%tmp_7782 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2847, i32"   --->   Operation 982 'bitselect' 'tmp_7782' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 983 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1747)   --->   "%xor_ln780_873 = xor i1 %tmp_7782, i1"   --->   Operation 983 'xor' 'xor_ln780_873' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 984 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1747)   --->   "%and_ln780_873 = and i1 %Range2_all_ones_945, i1 %xor_ln780_873"   --->   Operation 984 'and' 'and_ln780_873' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 985 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1747)   --->   "%deleted_ones_877 = select i1 %carry_1892, i1 %and_ln780_873, i1 %Range1_all_ones_949"   --->   Operation 985 'select' 'deleted_ones_877' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 986 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_873)   --->   "%and_ln781_873 = and i1 %carry_1892, i1 %Range1_all_ones_949"   --->   Operation 986 'and' 'and_ln781_873' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 987 [1/1] (0.00ns) (grouped into LUT with out node overflow_949)   --->   "%xor_ln785_1823 = xor i1 %deleted_zeros_945, i1"   --->   Operation 987 'xor' 'xor_ln785_1823' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node overflow_949)   --->   "%or_ln785_944 = or i1 %p_Result_9357, i1 %xor_ln785_1823"   --->   Operation 988 'or' 'or_ln785_944' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node overflow_949)   --->   "%xor_ln785_1824 = xor i1 %p_Result_9354, i1"   --->   Operation 989 'xor' 'xor_ln785_1824' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 990 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_949 = and i1 %or_ln785_944, i1 %xor_ln785_1824"   --->   Operation 990 'and' 'overflow_949' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 991 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1747 = and i1 %p_Result_9357, i1 %deleted_ones_877"   --->   Operation 991 'and' 'and_ln786_1747' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_873)   --->   "%or_ln786_873 = or i1 %and_ln781_873, i1 %and_ln786_1747"   --->   Operation 992 'or' 'or_ln786_873' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 993 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_873)   --->   "%xor_ln786_873 = xor i1 %or_ln786_873, i1"   --->   Operation 993 'xor' 'xor_ln786_873' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 994 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_873)   --->   "%underflow_873 = and i1 %p_Result_9354, i1 %xor_ln786_873"   --->   Operation 994 'and' 'underflow_873' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 995 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_877)   --->   "%select_ln384_1741 = select i1 %overflow_949, i16, i16"   --->   Operation 995 'select' 'select_ln384_1741' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 996 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_873 = or i1 %overflow_949, i1 %underflow_873"   --->   Operation 996 'or' 'or_ln384_873' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 997 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_877 = select i1 %or_ln384_873, i16 %select_ln384_1741, i16 %p_Val2_2849"   --->   Operation 997 'select' 'select_ln384_877' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 998 [1/1] (0.00ns)   --->   "%output_addr_74 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 998 'getelementptr' 'output_addr_74' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 999 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_877, i7 %output_addr_74"   --->   Operation 999 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_10 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2852)   --->   "%p_Val2_2851 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_2850, i32, i32"   --->   Operation 1000 'partselect' 'p_Val2_2851' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1001 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2852)   --->   "%p_Result_8556 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2850, i32"   --->   Operation 1001 'bitselect' 'p_Result_8556' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1002 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2852)   --->   "%p_Result_9359 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2850, i32"   --->   Operation 1002 'bitselect' 'p_Result_9359' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1003 [1/1] (0.00ns) (grouped into LUT with out node carry_1894)   --->   "%p_Result_9360 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2850, i32"   --->   Operation 1003 'bitselect' 'p_Result_9360' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2852)   --->   "%or_ln412_1018 = or i1 %p_Result_8556, i1 %r_946"   --->   Operation 1004 'or' 'or_ln412_1018' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2852)   --->   "%and_ln412_1018 = and i1 %or_ln412_1018, i1 %p_Result_9359"   --->   Operation 1005 'and' 'and_ln412_1018' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1006 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2852)   --->   "%zext_ln415_1018 = zext i1 %and_ln412_1018"   --->   Operation 1006 'zext' 'zext_ln415_1018' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1007 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2852 = add i16 %zext_ln415_1018, i16 %p_Val2_2851"   --->   Operation 1007 'add' 'p_Val2_2852' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1008 [1/1] (0.00ns)   --->   "%p_Result_9361 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2852, i32"   --->   Operation 1008 'bitselect' 'p_Result_9361' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1009 [1/1] (0.00ns) (grouped into LUT with out node carry_1894)   --->   "%xor_ln416_946 = xor i1 %p_Result_9361, i1"   --->   Operation 1009 'xor' 'xor_ln416_946' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1010 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1894 = and i1 %p_Result_9360, i1 %xor_ln416_946"   --->   Operation 1010 'and' 'carry_1894' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1011 [1/1] (0.00ns) (grouped into LUT with out node overflow_950)   --->   "%deleted_zeros_946 = select i1 %carry_1894, i1 %Range1_all_ones_950, i1 %Range1_all_zeros_874"   --->   Operation 1011 'select' 'deleted_zeros_946' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1012 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1749)   --->   "%tmp_7788 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2850, i32"   --->   Operation 1012 'bitselect' 'tmp_7788' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1013 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1749)   --->   "%xor_ln780_874 = xor i1 %tmp_7788, i1"   --->   Operation 1013 'xor' 'xor_ln780_874' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1014 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1749)   --->   "%and_ln780_874 = and i1 %Range2_all_ones_946, i1 %xor_ln780_874"   --->   Operation 1014 'and' 'and_ln780_874' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1749)   --->   "%deleted_ones_878 = select i1 %carry_1894, i1 %and_ln780_874, i1 %Range1_all_ones_950"   --->   Operation 1015 'select' 'deleted_ones_878' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_874)   --->   "%and_ln781_874 = and i1 %carry_1894, i1 %Range1_all_ones_950"   --->   Operation 1016 'and' 'and_ln781_874' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1017 [1/1] (0.00ns) (grouped into LUT with out node overflow_950)   --->   "%xor_ln785_1825 = xor i1 %deleted_zeros_946, i1"   --->   Operation 1017 'xor' 'xor_ln785_1825' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1018 [1/1] (0.00ns) (grouped into LUT with out node overflow_950)   --->   "%or_ln785_945 = or i1 %p_Result_9361, i1 %xor_ln785_1825"   --->   Operation 1018 'or' 'or_ln785_945' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1019 [1/1] (0.00ns) (grouped into LUT with out node overflow_950)   --->   "%xor_ln785_1826 = xor i1 %p_Result_9358, i1"   --->   Operation 1019 'xor' 'xor_ln785_1826' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1020 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_950 = and i1 %or_ln785_945, i1 %xor_ln785_1826"   --->   Operation 1020 'and' 'overflow_950' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1021 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1749 = and i1 %p_Result_9361, i1 %deleted_ones_878"   --->   Operation 1021 'and' 'and_ln786_1749' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1022 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_874)   --->   "%or_ln786_874 = or i1 %and_ln781_874, i1 %and_ln786_1749"   --->   Operation 1022 'or' 'or_ln786_874' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1023 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_874)   --->   "%xor_ln786_874 = xor i1 %or_ln786_874, i1"   --->   Operation 1023 'xor' 'xor_ln786_874' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1024 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_874)   --->   "%underflow_874 = and i1 %p_Result_9358, i1 %xor_ln786_874"   --->   Operation 1024 'and' 'underflow_874' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_878)   --->   "%select_ln384_1742 = select i1 %overflow_950, i16, i16"   --->   Operation 1025 'select' 'select_ln384_1742' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1026 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_874 = or i1 %overflow_950, i1 %underflow_874"   --->   Operation 1026 'or' 'or_ln384_874' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1027 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_878 = select i1 %or_ln384_874, i16 %select_ln384_1742, i16 %p_Val2_2852"   --->   Operation 1027 'select' 'select_ln384_878' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1028 [1/1] (0.00ns)   --->   "%output_addr_75 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1028 'getelementptr' 'output_addr_75' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1029 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_878, i7 %output_addr_75"   --->   Operation 1029 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_10 : Operation 1030 [1/2] (1.15ns)   --->   "%inv_table_load_2 = load i10 %inv_table_addr_2"   --->   Operation 1030 'load' 'inv_table_load_2' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_10 : Operation 1031 [1/1] (0.00ns)   --->   "%zext_ln1116_2 = zext i11 %inv_table_load_2"   --->   Operation 1031 'zext' 'zext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1032 [1/1] (0.00ns)   --->   "%sext_ln1118_92 = sext i16 %masked_kernel_V_74"   --->   Operation 1032 'sext' 'sext_ln1118_92' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1033 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_2867 = mul i27 %zext_ln1116_2, i27 %sext_ln1118_92"   --->   Operation 1033 'mul' 'p_Val2_2867' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1034 [1/1] (0.00ns)   --->   "%p_Result_9378 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2867, i32"   --->   Operation 1034 'bitselect' 'p_Result_9378' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1035 [1/1] (0.00ns)   --->   "%trunc_ln718_950 = trunc i27 %p_Val2_2867"   --->   Operation 1035 'trunc' 'trunc_ln718_950' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1036 [1/1] (0.63ns)   --->   "%r_950 = icmp_ne  i5 %trunc_ln718_950, i5"   --->   Operation 1036 'icmp' 'r_950' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1037 [1/1] (0.00ns)   --->   "%tmp_1925 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_2867, i32, i32"   --->   Operation 1037 'partselect' 'tmp_1925' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1038 [1/1] (0.65ns)   --->   "%Range2_all_ones_950 = icmp_eq  i4 %tmp_1925, i4"   --->   Operation 1038 'icmp' 'Range2_all_ones_950' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1039 [1/1] (0.00ns)   --->   "%tmp_1926 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_2867, i32, i32"   --->   Operation 1039 'partselect' 'tmp_1926' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1040 [1/1] (0.63ns)   --->   "%Range1_all_ones_956 = icmp_eq  i5 %tmp_1926, i5"   --->   Operation 1040 'icmp' 'Range1_all_ones_956' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1041 [1/1] (0.63ns)   --->   "%Range1_all_zeros_878 = icmp_eq  i5 %tmp_1926, i5"   --->   Operation 1041 'icmp' 'Range1_all_zeros_878' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1042 [1/1] (0.00ns)   --->   "%sext_ln1118_93 = sext i16 %masked_kernel_V_7"   --->   Operation 1042 'sext' 'sext_ln1118_93' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1043 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_2870 = mul i27 %zext_ln1116_2, i27 %sext_ln1118_93"   --->   Operation 1043 'mul' 'p_Val2_2870' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1044 [1/1] (0.00ns)   --->   "%p_Result_9382 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2870, i32"   --->   Operation 1044 'bitselect' 'p_Result_9382' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1045 [1/1] (0.00ns)   --->   "%trunc_ln718_951 = trunc i27 %p_Val2_2870"   --->   Operation 1045 'trunc' 'trunc_ln718_951' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1046 [1/1] (0.63ns)   --->   "%r_951 = icmp_ne  i5 %trunc_ln718_951, i5"   --->   Operation 1046 'icmp' 'r_951' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1047 [1/1] (0.00ns)   --->   "%tmp_1927 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_2870, i32, i32"   --->   Operation 1047 'partselect' 'tmp_1927' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1048 [1/1] (0.65ns)   --->   "%Range2_all_ones_951 = icmp_eq  i4 %tmp_1927, i4"   --->   Operation 1048 'icmp' 'Range2_all_ones_951' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1049 [1/1] (0.00ns)   --->   "%tmp_1928 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_2870, i32, i32"   --->   Operation 1049 'partselect' 'tmp_1928' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1050 [1/1] (0.63ns)   --->   "%Range1_all_ones_957 = icmp_eq  i5 %tmp_1928, i5"   --->   Operation 1050 'icmp' 'Range1_all_ones_957' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1051 [1/1] (0.63ns)   --->   "%Range1_all_zeros_879 = icmp_eq  i5 %tmp_1928, i5"   --->   Operation 1051 'icmp' 'Range1_all_zeros_879' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1052 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_78)   --->   "%xor_ln785_1848 = xor i1 %p_Result_9404, i1"   --->   Operation 1052 'xor' 'xor_ln785_1848' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1053 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_78)   --->   "%overflow_963 = and i1 %p_Result_9405, i1 %xor_ln785_1848"   --->   Operation 1053 'and' 'overflow_963' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_78)   --->   "%xor_ln340_7 = xor i1 %p_Result_9404, i1 %p_Result_9405"   --->   Operation 1054 'xor' 'xor_ln340_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1055 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_78)   --->   "%select_ln384_1755 = select i1 %overflow_963, i16, i16"   --->   Operation 1055 'select' 'select_ln384_1755' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1056 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_78 = select i1 %xor_ln340_7, i16 %select_ln384_1755, i16 %p_Val2_2889"   --->   Operation 1056 'select' 'select_ln340_78' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1057 [1/1] (0.00ns)   --->   "%tmp_429 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %select_ln340_78, i32, i32"   --->   Operation 1057 'partselect' 'tmp_429' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1058 [1/1] (0.00ns)   --->   "%sext_ln850_74 = sext i13 %tmp_429"   --->   Operation 1058 'sext' 'sext_ln850_74' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1059 [1/1] (0.00ns) (grouped into LUT with out node index_224)   --->   "%tmp_7854 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln340_78, i32"   --->   Operation 1059 'bitselect' 'tmp_7854' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1060 [1/1] (0.00ns)   --->   "%trunc_ln851_74 = trunc i16 %select_ln340_78"   --->   Operation 1060 'trunc' 'trunc_ln851_74' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1061 [1/1] (0.00ns)   --->   "%p_Result_90 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln851_74, i7"   --->   Operation 1061 'bitconcatenate' 'p_Result_90' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1062 [1/1] (0.60ns)   --->   "%icmp_ln851_74 = icmp_ne  i10 %p_Result_90, i10"   --->   Operation 1062 'icmp' 'icmp_ln851_74' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1063 [1/1] (0.75ns)   --->   "%add_ln695_74 = add i14, i14 %sext_ln850_74"   --->   Operation 1063 'add' 'add_ln695_74' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1064 [1/1] (0.00ns) (grouped into LUT with out node index_224)   --->   "%select_ln850_74 = select i1 %icmp_ln851_74, i14 %add_ln695_74, i14 %sext_ln850_74"   --->   Operation 1064 'select' 'select_ln850_74' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1065 [1/1] (0.34ns) (out node of the LUT)   --->   "%index_224 = select i1 %tmp_7854, i14 %select_ln850_74, i14 %sext_ln850_74"   --->   Operation 1065 'select' 'index_224' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1066 [1/1] (0.00ns)   --->   "%trunc_ln193_6 = trunc i14 %index_224" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1066 'trunc' 'trunc_ln193_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1067 [1/1] (0.00ns)   --->   "%tmp_7855 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %index_224, i32" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 1067 'bitselect' 'tmp_7855' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1068 [1/1] (0.32ns)   --->   "%index_225 = select i1 %tmp_7855, i13, i13 %trunc_ln193_6" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 1068 'select' 'index_225' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1069 [1/1] (0.00ns)   --->   "%trunc_ln193_7 = trunc i13 %index_225" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1069 'trunc' 'trunc_ln193_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1070 [1/1] (0.00ns)   --->   "%tmp_7856 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index_225, i32, i32" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 1070 'partselect' 'tmp_7856' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1071 [1/1] (0.49ns)   --->   "%icmp_ln195_3 = icmp_ne  i3 %tmp_7856, i3" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 1071 'icmp' 'icmp_ln195_3' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1072 [1/1] (0.30ns)   --->   "%index_226 = select i1 %icmp_ln195_3, i10, i10 %trunc_ln193_7" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 1072 'select' 'index_226' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1073 [1/1] (0.00ns)   --->   "%zext_ln196_3 = zext i10 %index_226" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 1073 'zext' 'zext_ln196_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1074 [1/1] (0.00ns)   --->   "%inv_table_addr_3 = getelementptr i11 %inv_table, i64, i64 %zext_ln196_3" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 1074 'getelementptr' 'inv_table_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1075 [2/2] (1.15ns)   --->   "%inv_table_load_3 = load i10 %inv_table_addr_3"   --->   Operation 1075 'load' 'inv_table_load_3' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_10 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2901)   --->   "%p_Val2_2900 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_2899, i32, i32"   --->   Operation 1076 'partselect' 'p_Val2_2900' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1077 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2901)   --->   "%p_Result_8629 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2899, i32"   --->   Operation 1077 'bitselect' 'p_Result_8629' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2901)   --->   "%p_Result_9419 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2899, i32"   --->   Operation 1078 'bitselect' 'p_Result_9419' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node carry_1920)   --->   "%p_Result_9420 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2899, i32"   --->   Operation 1079 'bitselect' 'p_Result_9420' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1080 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2901)   --->   "%or_ln412_1031 = or i1 %p_Result_8629, i1 %r_959"   --->   Operation 1080 'or' 'or_ln412_1031' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1081 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2901)   --->   "%and_ln412_1031 = and i1 %or_ln412_1031, i1 %p_Result_9419"   --->   Operation 1081 'and' 'and_ln412_1031' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1082 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2901)   --->   "%zext_ln415_1031 = zext i1 %and_ln412_1031"   --->   Operation 1082 'zext' 'zext_ln415_1031' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1083 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2901 = add i16 %zext_ln415_1031, i16 %p_Val2_2900"   --->   Operation 1083 'add' 'p_Val2_2901' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1084 [1/1] (0.00ns)   --->   "%p_Result_9421 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2901, i32"   --->   Operation 1084 'bitselect' 'p_Result_9421' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node carry_1920)   --->   "%xor_ln416_959 = xor i1 %p_Result_9421, i1"   --->   Operation 1085 'xor' 'xor_ln416_959' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1086 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1920 = and i1 %p_Result_9420, i1 %xor_ln416_959"   --->   Operation 1086 'and' 'carry_1920' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1087 [1/1] (0.00ns) (grouped into LUT with out node overflow_967)   --->   "%deleted_zeros_959 = select i1 %carry_1920, i1 %Range1_all_ones_967, i1 %Range1_all_zeros_887"   --->   Operation 1087 'select' 'deleted_zeros_959' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1775)   --->   "%tmp_7880 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2899, i32"   --->   Operation 1088 'bitselect' 'tmp_7880' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1775)   --->   "%xor_ln780_887 = xor i1 %tmp_7880, i1"   --->   Operation 1089 'xor' 'xor_ln780_887' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1775)   --->   "%and_ln780_887 = and i1 %Range2_all_ones_959, i1 %xor_ln780_887"   --->   Operation 1090 'and' 'and_ln780_887' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1091 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1775)   --->   "%deleted_ones_895 = select i1 %carry_1920, i1 %and_ln780_887, i1 %Range1_all_ones_967"   --->   Operation 1091 'select' 'deleted_ones_895' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1092 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_887)   --->   "%and_ln781_887 = and i1 %carry_1920, i1 %Range1_all_ones_967"   --->   Operation 1092 'and' 'and_ln781_887' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1093 [1/1] (0.00ns) (grouped into LUT with out node overflow_967)   --->   "%xor_ln785_1855 = xor i1 %deleted_zeros_959, i1"   --->   Operation 1093 'xor' 'xor_ln785_1855' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node overflow_967)   --->   "%or_ln785_958 = or i1 %p_Result_9421, i1 %xor_ln785_1855"   --->   Operation 1094 'or' 'or_ln785_958' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1095 [1/1] (0.00ns) (grouped into LUT with out node overflow_967)   --->   "%xor_ln785_1856 = xor i1 %p_Result_9418, i1"   --->   Operation 1095 'xor' 'xor_ln785_1856' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1096 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_967 = and i1 %or_ln785_958, i1 %xor_ln785_1856"   --->   Operation 1096 'and' 'overflow_967' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1097 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1775 = and i1 %p_Result_9421, i1 %deleted_ones_895"   --->   Operation 1097 'and' 'and_ln786_1775' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1098 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_887)   --->   "%or_ln786_887 = or i1 %and_ln781_887, i1 %and_ln786_1775"   --->   Operation 1098 'or' 'or_ln786_887' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1099 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_887)   --->   "%xor_ln786_887 = xor i1 %or_ln786_887, i1"   --->   Operation 1099 'xor' 'xor_ln786_887' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1100 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_887)   --->   "%underflow_887 = and i1 %p_Result_9418, i1 %xor_ln786_887"   --->   Operation 1100 'and' 'underflow_887' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1101 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_76)   --->   "%select_ln384_1759 = select i1 %overflow_967, i16, i16"   --->   Operation 1101 'select' 'select_ln384_1759' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1102 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_887 = or i1 %overflow_967, i1 %underflow_887"   --->   Operation 1102 'or' 'or_ln384_887' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1103 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_76 = select i1 %or_ln384_887, i16 %select_ln384_1759, i16 %p_Val2_2901"   --->   Operation 1103 'select' 'masked_kernel_V_76' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1104 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2905)   --->   "%p_Val2_2904 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_2903, i32, i32"   --->   Operation 1104 'partselect' 'p_Val2_2904' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2905)   --->   "%p_Result_8634 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2903, i32"   --->   Operation 1105 'bitselect' 'p_Result_8634' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1106 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2905)   --->   "%p_Result_9423 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2903, i32"   --->   Operation 1106 'bitselect' 'p_Result_9423' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1107 [1/1] (0.00ns) (grouped into LUT with out node carry_1922)   --->   "%p_Result_9424 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2903, i32"   --->   Operation 1107 'bitselect' 'p_Result_9424' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1108 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2905)   --->   "%or_ln412_1032 = or i1 %p_Result_8634, i1 %r_960"   --->   Operation 1108 'or' 'or_ln412_1032' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1109 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2905)   --->   "%and_ln412_1032 = and i1 %or_ln412_1032, i1 %p_Result_9423"   --->   Operation 1109 'and' 'and_ln412_1032' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1110 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2905)   --->   "%zext_ln415_1032 = zext i1 %and_ln412_1032"   --->   Operation 1110 'zext' 'zext_ln415_1032' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1111 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2905 = add i16 %zext_ln415_1032, i16 %p_Val2_2904"   --->   Operation 1111 'add' 'p_Val2_2905' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1112 [1/1] (0.00ns)   --->   "%p_Result_9425 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2905, i32"   --->   Operation 1112 'bitselect' 'p_Result_9425' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1113 [1/1] (0.00ns) (grouped into LUT with out node carry_1922)   --->   "%xor_ln416_960 = xor i1 %p_Result_9425, i1"   --->   Operation 1113 'xor' 'xor_ln416_960' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1114 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1922 = and i1 %p_Result_9424, i1 %xor_ln416_960"   --->   Operation 1114 'and' 'carry_1922' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1115 [1/1] (0.00ns) (grouped into LUT with out node overflow_968)   --->   "%deleted_zeros_960 = select i1 %carry_1922, i1 %Range1_all_ones_968, i1 %Range1_all_zeros_888"   --->   Operation 1115 'select' 'deleted_zeros_960' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1777)   --->   "%tmp_7886 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2903, i32"   --->   Operation 1116 'bitselect' 'tmp_7886' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1777)   --->   "%xor_ln780_888 = xor i1 %tmp_7886, i1"   --->   Operation 1117 'xor' 'xor_ln780_888' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1118 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1777)   --->   "%and_ln780_888 = and i1 %Range2_all_ones_960, i1 %xor_ln780_888"   --->   Operation 1118 'and' 'and_ln780_888' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1119 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1777)   --->   "%deleted_ones_896 = select i1 %carry_1922, i1 %and_ln780_888, i1 %Range1_all_ones_968"   --->   Operation 1119 'select' 'deleted_ones_896' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1120 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_888)   --->   "%and_ln781_888 = and i1 %carry_1922, i1 %Range1_all_ones_968"   --->   Operation 1120 'and' 'and_ln781_888' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1121 [1/1] (0.00ns) (grouped into LUT with out node overflow_968)   --->   "%xor_ln785_1857 = xor i1 %deleted_zeros_960, i1"   --->   Operation 1121 'xor' 'xor_ln785_1857' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node overflow_968)   --->   "%or_ln785_959 = or i1 %p_Result_9425, i1 %xor_ln785_1857"   --->   Operation 1122 'or' 'or_ln785_959' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1123 [1/1] (0.00ns) (grouped into LUT with out node overflow_968)   --->   "%xor_ln785_1858 = xor i1 %p_Result_9422, i1"   --->   Operation 1123 'xor' 'xor_ln785_1858' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1124 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_968 = and i1 %or_ln785_959, i1 %xor_ln785_1858"   --->   Operation 1124 'and' 'overflow_968' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1125 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1777 = and i1 %p_Result_9425, i1 %deleted_ones_896"   --->   Operation 1125 'and' 'and_ln786_1777' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1126 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_888)   --->   "%or_ln786_888 = or i1 %and_ln781_888, i1 %and_ln786_1777"   --->   Operation 1126 'or' 'or_ln786_888' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1127 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_888)   --->   "%xor_ln786_888 = xor i1 %or_ln786_888, i1"   --->   Operation 1127 'xor' 'xor_ln786_888' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_888)   --->   "%underflow_888 = and i1 %p_Result_9422, i1 %xor_ln786_888"   --->   Operation 1128 'and' 'underflow_888' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1129 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_13)   --->   "%select_ln384_1760 = select i1 %overflow_968, i16, i16"   --->   Operation 1129 'select' 'select_ln384_1760' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1130 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_888 = or i1 %overflow_968, i1 %underflow_888"   --->   Operation 1130 'or' 'or_ln384_888' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1131 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_13 = select i1 %or_ln384_888, i16 %select_ln384_1760, i16 %p_Val2_2905"   --->   Operation 1131 'select' 'masked_kernel_V_13' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1132 [1/1] (0.00ns)   --->   "%sext_ln1118_103 = sext i27 %mul_ln1118_903"   --->   Operation 1132 'sext' 'sext_ln1118_103' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1133 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_2908 = mul i43 %sext_ln1118_77, i43 %sext_ln1118_103"   --->   Operation 1133 'mul' 'p_Val2_2908' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1134 [1/1] (0.00ns)   --->   "%p_Result_9428 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2908, i32"   --->   Operation 1134 'bitselect' 'p_Result_9428' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1135 [1/1] (0.00ns)   --->   "%trunc_ln718_961 = trunc i43 %p_Val2_2908"   --->   Operation 1135 'trunc' 'trunc_ln718_961' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1136 [1/1] (0.71ns)   --->   "%r_961 = icmp_ne  i19 %trunc_ln718_961, i19"   --->   Operation 1136 'icmp' 'r_961' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1137 [1/1] (0.00ns)   --->   "%tmp_1947 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_2908, i32, i32"   --->   Operation 1137 'partselect' 'tmp_1947' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1138 [1/1] (0.61ns)   --->   "%Range2_all_ones_961 = icmp_eq  i6 %tmp_1947, i6"   --->   Operation 1138 'icmp' 'Range2_all_ones_961' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1139 [1/1] (0.00ns)   --->   "%tmp_1948 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_2908, i32, i32"   --->   Operation 1139 'partselect' 'tmp_1948' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1140 [1/1] (0.59ns)   --->   "%Range1_all_ones_970 = icmp_eq  i7 %tmp_1948, i7"   --->   Operation 1140 'icmp' 'Range1_all_ones_970' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1141 [1/1] (0.59ns)   --->   "%Range1_all_zeros_889 = icmp_eq  i7 %tmp_1948, i7"   --->   Operation 1141 'icmp' 'Range1_all_zeros_889' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1142 [1/1] (0.00ns)   --->   "%sext_ln1118_107 = sext i27 %mul_ln1118_908"   --->   Operation 1142 'sext' 'sext_ln1118_107' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1143 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_2922 = mul i43 %sext_ln1118_73, i43 %sext_ln1118_107"   --->   Operation 1143 'mul' 'p_Val2_2922' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1144 [1/1] (0.00ns)   --->   "%p_Result_9446 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2922, i32"   --->   Operation 1144 'bitselect' 'p_Result_9446' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1145 [1/1] (0.00ns)   --->   "%trunc_ln718_965 = trunc i43 %p_Val2_2922"   --->   Operation 1145 'trunc' 'trunc_ln718_965' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1146 [1/1] (0.71ns)   --->   "%r_965 = icmp_ne  i19 %trunc_ln718_965, i19"   --->   Operation 1146 'icmp' 'r_965' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1147 [1/1] (0.00ns)   --->   "%tmp_1955 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_2922, i32, i32"   --->   Operation 1147 'partselect' 'tmp_1955' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1148 [1/1] (0.61ns)   --->   "%Range2_all_ones_965 = icmp_eq  i6 %tmp_1955, i6"   --->   Operation 1148 'icmp' 'Range2_all_ones_965' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1149 [1/1] (0.00ns)   --->   "%tmp_1956 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_2922, i32, i32"   --->   Operation 1149 'partselect' 'tmp_1956' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1150 [1/1] (0.59ns)   --->   "%Range1_all_ones_975 = icmp_eq  i7 %tmp_1956, i7"   --->   Operation 1150 'icmp' 'Range1_all_ones_975' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1151 [1/1] (0.59ns)   --->   "%Range1_all_zeros_893 = icmp_eq  i7 %tmp_1956, i7"   --->   Operation 1151 'icmp' 'Range1_all_zeros_893' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1152 [1/2] (0.59ns)   --->   "%kernel_load_16 = load i7 %kernel_addr_16"   --->   Operation 1152 'load' 'kernel_load_16' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_10 : Operation 1153 [1/1] (0.00ns)   --->   "%zext_ln1118_16 = zext i11 %kernel_load_16"   --->   Operation 1153 'zext' 'zext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1154 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_910 = mul i27 %zext_ln1118_16, i27 %sext_ln1118_88"   --->   Operation 1154 'mul' 'mul_ln1118_910' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1155 [1/2] (0.59ns)   --->   "%kernel_load_17 = load i7 %kernel_addr_17"   --->   Operation 1155 'load' 'kernel_load_17' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_10 : Operation 1156 [1/1] (0.00ns)   --->   "%zext_ln1118_17 = zext i11 %kernel_load_17"   --->   Operation 1156 'zext' 'zext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1157 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_912 = mul i27 %zext_ln1118_17, i27 %sext_ln1118_88"   --->   Operation 1157 'mul' 'mul_ln1118_912' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1158 [1/1] (0.00ns)   --->   "%kernel_addr_18 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1158 'getelementptr' 'kernel_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1159 [2/2] (0.59ns)   --->   "%kernel_load_18 = load i7 %kernel_addr_18"   --->   Operation 1159 'load' 'kernel_load_18' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_10 : Operation 1160 [1/1] (0.00ns)   --->   "%kernel_addr_19 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1160 'getelementptr' 'kernel_addr_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 1161 [2/2] (0.59ns)   --->   "%kernel_load_19 = load i7 %kernel_addr_19"   --->   Operation 1161 'load' 'kernel_load_19' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>

State 11 <SV = 10> <Delay = 4.34>
ST_11 : Operation 1162 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2869)   --->   "%p_Val2_2868 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_2867, i32, i32"   --->   Operation 1162 'partselect' 'p_Val2_2868' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1163 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2869)   --->   "%p_Result_8580 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2867, i32"   --->   Operation 1163 'bitselect' 'p_Result_8580' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1164 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2869)   --->   "%p_Result_9379 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2867, i32"   --->   Operation 1164 'bitselect' 'p_Result_9379' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1165 [1/1] (0.00ns) (grouped into LUT with out node carry_1902)   --->   "%p_Result_9380 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2867, i32"   --->   Operation 1165 'bitselect' 'p_Result_9380' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1166 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2869)   --->   "%or_ln412_1022 = or i1 %p_Result_8580, i1 %r_950"   --->   Operation 1166 'or' 'or_ln412_1022' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1167 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2869)   --->   "%and_ln412_1022 = and i1 %or_ln412_1022, i1 %p_Result_9379"   --->   Operation 1167 'and' 'and_ln412_1022' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1168 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2869)   --->   "%zext_ln415_1022 = zext i1 %and_ln412_1022"   --->   Operation 1168 'zext' 'zext_ln415_1022' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1169 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2869 = add i16 %zext_ln415_1022, i16 %p_Val2_2868"   --->   Operation 1169 'add' 'p_Val2_2869' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1170 [1/1] (0.00ns)   --->   "%p_Result_9381 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2869, i32"   --->   Operation 1170 'bitselect' 'p_Result_9381' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1171 [1/1] (0.00ns) (grouped into LUT with out node carry_1902)   --->   "%xor_ln416_950 = xor i1 %p_Result_9381, i1"   --->   Operation 1171 'xor' 'xor_ln416_950' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1172 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1902 = and i1 %p_Result_9380, i1 %xor_ln416_950"   --->   Operation 1172 'and' 'carry_1902' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1173 [1/1] (0.00ns) (grouped into LUT with out node overflow_956)   --->   "%deleted_zeros_950 = select i1 %carry_1902, i1 %Range1_all_ones_956, i1 %Range1_all_zeros_878"   --->   Operation 1173 'select' 'deleted_zeros_950' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1174 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1757)   --->   "%tmp_7819 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2867, i32"   --->   Operation 1174 'bitselect' 'tmp_7819' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1175 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1757)   --->   "%xor_ln780_878 = xor i1 %tmp_7819, i1"   --->   Operation 1175 'xor' 'xor_ln780_878' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1176 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1757)   --->   "%and_ln780_878 = and i1 %Range2_all_ones_950, i1 %xor_ln780_878"   --->   Operation 1176 'and' 'and_ln780_878' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1177 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1757)   --->   "%deleted_ones_884 = select i1 %carry_1902, i1 %and_ln780_878, i1 %Range1_all_ones_956"   --->   Operation 1177 'select' 'deleted_ones_884' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1178 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_878)   --->   "%and_ln781_878 = and i1 %carry_1902, i1 %Range1_all_ones_956"   --->   Operation 1178 'and' 'and_ln781_878' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1179 [1/1] (0.00ns) (grouped into LUT with out node overflow_956)   --->   "%xor_ln785_1835 = xor i1 %deleted_zeros_950, i1"   --->   Operation 1179 'xor' 'xor_ln785_1835' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1180 [1/1] (0.00ns) (grouped into LUT with out node overflow_956)   --->   "%or_ln785_949 = or i1 %p_Result_9381, i1 %xor_ln785_1835"   --->   Operation 1180 'or' 'or_ln785_949' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1181 [1/1] (0.00ns) (grouped into LUT with out node overflow_956)   --->   "%xor_ln785_1836 = xor i1 %p_Result_9378, i1"   --->   Operation 1181 'xor' 'xor_ln785_1836' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1182 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_956 = and i1 %or_ln785_949, i1 %xor_ln785_1836"   --->   Operation 1182 'and' 'overflow_956' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1183 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1757 = and i1 %p_Result_9381, i1 %deleted_ones_884"   --->   Operation 1183 'and' 'and_ln786_1757' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1184 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_878)   --->   "%or_ln786_878 = or i1 %and_ln781_878, i1 %and_ln786_1757"   --->   Operation 1184 'or' 'or_ln786_878' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1185 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_878)   --->   "%xor_ln786_878 = xor i1 %or_ln786_878, i1"   --->   Operation 1185 'xor' 'xor_ln786_878' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1186 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_878)   --->   "%underflow_878 = and i1 %p_Result_9378, i1 %xor_ln786_878"   --->   Operation 1186 'and' 'underflow_878' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1187 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_884)   --->   "%select_ln384_1748 = select i1 %overflow_956, i16, i16"   --->   Operation 1187 'select' 'select_ln384_1748' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1188 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_878 = or i1 %overflow_956, i1 %underflow_878"   --->   Operation 1188 'or' 'or_ln384_878' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1189 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_884 = select i1 %or_ln384_878, i16 %select_ln384_1748, i16 %p_Val2_2869"   --->   Operation 1189 'select' 'select_ln384_884' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1190 [1/1] (0.00ns)   --->   "%output_addr_76 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1190 'getelementptr' 'output_addr_76' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1191 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_884, i7 %output_addr_76"   --->   Operation 1191 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_11 : Operation 1192 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2872)   --->   "%p_Val2_2871 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_2870, i32, i32"   --->   Operation 1192 'partselect' 'p_Val2_2871' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1193 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2872)   --->   "%p_Result_8585 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2870, i32"   --->   Operation 1193 'bitselect' 'p_Result_8585' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2872)   --->   "%p_Result_9383 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2870, i32"   --->   Operation 1194 'bitselect' 'p_Result_9383' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1195 [1/1] (0.00ns) (grouped into LUT with out node carry_1904)   --->   "%p_Result_9384 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2870, i32"   --->   Operation 1195 'bitselect' 'p_Result_9384' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1196 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2872)   --->   "%or_ln412_1023 = or i1 %p_Result_8585, i1 %r_951"   --->   Operation 1196 'or' 'or_ln412_1023' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2872)   --->   "%and_ln412_1023 = and i1 %or_ln412_1023, i1 %p_Result_9383"   --->   Operation 1197 'and' 'and_ln412_1023' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2872)   --->   "%zext_ln415_1023 = zext i1 %and_ln412_1023"   --->   Operation 1198 'zext' 'zext_ln415_1023' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1199 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2872 = add i16 %zext_ln415_1023, i16 %p_Val2_2871"   --->   Operation 1199 'add' 'p_Val2_2872' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1200 [1/1] (0.00ns)   --->   "%p_Result_9385 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2872, i32"   --->   Operation 1200 'bitselect' 'p_Result_9385' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1201 [1/1] (0.00ns) (grouped into LUT with out node carry_1904)   --->   "%xor_ln416_951 = xor i1 %p_Result_9385, i1"   --->   Operation 1201 'xor' 'xor_ln416_951' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1202 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1904 = and i1 %p_Result_9384, i1 %xor_ln416_951"   --->   Operation 1202 'and' 'carry_1904' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1203 [1/1] (0.00ns) (grouped into LUT with out node overflow_957)   --->   "%deleted_zeros_951 = select i1 %carry_1904, i1 %Range1_all_ones_957, i1 %Range1_all_zeros_879"   --->   Operation 1203 'select' 'deleted_zeros_951' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1204 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1759)   --->   "%tmp_7825 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2870, i32"   --->   Operation 1204 'bitselect' 'tmp_7825' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1205 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1759)   --->   "%xor_ln780_879 = xor i1 %tmp_7825, i1"   --->   Operation 1205 'xor' 'xor_ln780_879' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1206 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1759)   --->   "%and_ln780_879 = and i1 %Range2_all_ones_951, i1 %xor_ln780_879"   --->   Operation 1206 'and' 'and_ln780_879' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1207 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1759)   --->   "%deleted_ones_885 = select i1 %carry_1904, i1 %and_ln780_879, i1 %Range1_all_ones_957"   --->   Operation 1207 'select' 'deleted_ones_885' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1208 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_879)   --->   "%and_ln781_879 = and i1 %carry_1904, i1 %Range1_all_ones_957"   --->   Operation 1208 'and' 'and_ln781_879' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1209 [1/1] (0.00ns) (grouped into LUT with out node overflow_957)   --->   "%xor_ln785_1837 = xor i1 %deleted_zeros_951, i1"   --->   Operation 1209 'xor' 'xor_ln785_1837' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1210 [1/1] (0.00ns) (grouped into LUT with out node overflow_957)   --->   "%or_ln785_950 = or i1 %p_Result_9385, i1 %xor_ln785_1837"   --->   Operation 1210 'or' 'or_ln785_950' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1211 [1/1] (0.00ns) (grouped into LUT with out node overflow_957)   --->   "%xor_ln785_1838 = xor i1 %p_Result_9382, i1"   --->   Operation 1211 'xor' 'xor_ln785_1838' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1212 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_957 = and i1 %or_ln785_950, i1 %xor_ln785_1838"   --->   Operation 1212 'and' 'overflow_957' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1213 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1759 = and i1 %p_Result_9385, i1 %deleted_ones_885"   --->   Operation 1213 'and' 'and_ln786_1759' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1214 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_879)   --->   "%or_ln786_879 = or i1 %and_ln781_879, i1 %and_ln786_1759"   --->   Operation 1214 'or' 'or_ln786_879' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1215 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_879)   --->   "%xor_ln786_879 = xor i1 %or_ln786_879, i1"   --->   Operation 1215 'xor' 'xor_ln786_879' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1216 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_879)   --->   "%underflow_879 = and i1 %p_Result_9382, i1 %xor_ln786_879"   --->   Operation 1216 'and' 'underflow_879' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1217 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_885)   --->   "%select_ln384_1749 = select i1 %overflow_957, i16, i16"   --->   Operation 1217 'select' 'select_ln384_1749' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1218 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_879 = or i1 %overflow_957, i1 %underflow_879"   --->   Operation 1218 'or' 'or_ln384_879' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1219 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_885 = select i1 %or_ln384_879, i16 %select_ln384_1749, i16 %p_Val2_2872"   --->   Operation 1219 'select' 'select_ln384_885' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1220 [1/1] (0.00ns)   --->   "%output_addr_77 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1220 'getelementptr' 'output_addr_77' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1221 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_885, i7 %output_addr_77"   --->   Operation 1221 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_11 : Operation 1222 [1/1] (0.00ns)   --->   "%sext_ln1118_94 = sext i16 %masked_kernel_V_8"   --->   Operation 1222 'sext' 'sext_ln1118_94' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1223 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_2873 = mul i27 %zext_ln1116_2, i27 %sext_ln1118_94"   --->   Operation 1223 'mul' 'p_Val2_2873' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1224 [1/1] (0.00ns)   --->   "%p_Result_9386 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2873, i32"   --->   Operation 1224 'bitselect' 'p_Result_9386' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1225 [1/1] (0.00ns)   --->   "%trunc_ln718_952 = trunc i27 %p_Val2_2873"   --->   Operation 1225 'trunc' 'trunc_ln718_952' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1226 [1/1] (0.63ns)   --->   "%r_952 = icmp_ne  i5 %trunc_ln718_952, i5"   --->   Operation 1226 'icmp' 'r_952' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1227 [1/1] (0.00ns)   --->   "%tmp_1929 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_2873, i32, i32"   --->   Operation 1227 'partselect' 'tmp_1929' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1228 [1/1] (0.65ns)   --->   "%Range2_all_ones_952 = icmp_eq  i4 %tmp_1929, i4"   --->   Operation 1228 'icmp' 'Range2_all_ones_952' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1229 [1/1] (0.00ns)   --->   "%tmp_1930 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_2873, i32, i32"   --->   Operation 1229 'partselect' 'tmp_1930' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1230 [1/1] (0.63ns)   --->   "%Range1_all_ones_958 = icmp_eq  i5 %tmp_1930, i5"   --->   Operation 1230 'icmp' 'Range1_all_ones_958' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1231 [1/1] (0.63ns)   --->   "%Range1_all_zeros_880 = icmp_eq  i5 %tmp_1930, i5"   --->   Operation 1231 'icmp' 'Range1_all_zeros_880' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1232 [1/2] (1.15ns)   --->   "%inv_table_load_3 = load i10 %inv_table_addr_3"   --->   Operation 1232 'load' 'inv_table_load_3' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_11 : Operation 1233 [1/1] (0.00ns)   --->   "%zext_ln1116_3 = zext i11 %inv_table_load_3"   --->   Operation 1233 'zext' 'zext_ln1116_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1234 [1/1] (0.00ns)   --->   "%sext_ln1118_98 = sext i16 %masked_kernel_V_75"   --->   Operation 1234 'sext' 'sext_ln1118_98' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1235 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_2890 = mul i27 %zext_ln1116_3, i27 %sext_ln1118_98"   --->   Operation 1235 'mul' 'p_Val2_2890' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1236 [1/1] (0.00ns)   --->   "%p_Result_9406 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2890, i32"   --->   Operation 1236 'bitselect' 'p_Result_9406' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1237 [1/1] (0.00ns)   --->   "%trunc_ln718_956 = trunc i27 %p_Val2_2890"   --->   Operation 1237 'trunc' 'trunc_ln718_956' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1238 [1/1] (0.63ns)   --->   "%r_956 = icmp_ne  i5 %trunc_ln718_956, i5"   --->   Operation 1238 'icmp' 'r_956' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1239 [1/1] (0.00ns)   --->   "%tmp_1937 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_2890, i32, i32"   --->   Operation 1239 'partselect' 'tmp_1937' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1240 [1/1] (0.65ns)   --->   "%Range2_all_ones_956 = icmp_eq  i4 %tmp_1937, i4"   --->   Operation 1240 'icmp' 'Range2_all_ones_956' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1241 [1/1] (0.00ns)   --->   "%tmp_1938 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_2890, i32, i32"   --->   Operation 1241 'partselect' 'tmp_1938' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1242 [1/1] (0.63ns)   --->   "%Range1_all_ones_964 = icmp_eq  i5 %tmp_1938, i5"   --->   Operation 1242 'icmp' 'Range1_all_ones_964' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1243 [1/1] (0.63ns)   --->   "%Range1_all_zeros_884 = icmp_eq  i5 %tmp_1938, i5"   --->   Operation 1243 'icmp' 'Range1_all_zeros_884' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1244 [1/1] (0.00ns)   --->   "%sext_ln703_735 = sext i16 %masked_kernel_V_76"   --->   Operation 1244 'sext' 'sext_ln703_735' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1245 [1/1] (0.00ns)   --->   "%sext_ln703_736 = sext i16 %masked_kernel_V_13"   --->   Operation 1245 'sext' 'sext_ln703_736' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1246 [1/1] (0.78ns)   --->   "%p_Val2_2906 = add i17 %sext_ln703_736, i17 %sext_ln703_735"   --->   Operation 1246 'add' 'p_Val2_2906' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1247 [1/1] (0.00ns)   --->   "%p_Result_9426 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %p_Val2_2906, i32"   --->   Operation 1247 'bitselect' 'p_Result_9426' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1248 [1/1] (0.78ns)   --->   "%p_Val2_2907 = add i16 %masked_kernel_V_76, i16 %masked_kernel_V_13"   --->   Operation 1248 'add' 'p_Val2_2907' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1249 [1/1] (0.00ns)   --->   "%p_Result_9427 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2907, i32"   --->   Operation 1249 'bitselect' 'p_Result_9427' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1250 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_79)   --->   "%xor_ln785_1859 = xor i1 %p_Result_9426, i1"   --->   Operation 1250 'xor' 'xor_ln785_1859' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1251 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_79)   --->   "%overflow_969 = and i1 %p_Result_9427, i1 %xor_ln785_1859"   --->   Operation 1251 'and' 'overflow_969' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1252 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_79)   --->   "%xor_ln340_8 = xor i1 %p_Result_9426, i1 %p_Result_9427"   --->   Operation 1252 'xor' 'xor_ln340_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1253 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_79)   --->   "%select_ln384_1761 = select i1 %overflow_969, i16, i16"   --->   Operation 1253 'select' 'select_ln384_1761' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1254 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_79 = select i1 %xor_ln340_8, i16 %select_ln384_1761, i16 %p_Val2_2907"   --->   Operation 1254 'select' 'select_ln340_79' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1255 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2910)   --->   "%p_Val2_2909 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_2908, i32, i32"   --->   Operation 1255 'partselect' 'p_Val2_2909' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1256 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2910)   --->   "%p_Result_8641 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2908, i32"   --->   Operation 1256 'bitselect' 'p_Result_8641' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1257 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2910)   --->   "%p_Result_9429 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2908, i32"   --->   Operation 1257 'bitselect' 'p_Result_9429' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1258 [1/1] (0.00ns) (grouped into LUT with out node carry_1924)   --->   "%p_Result_9430 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2908, i32"   --->   Operation 1258 'bitselect' 'p_Result_9430' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1259 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2910)   --->   "%or_ln412_1033 = or i1 %p_Result_8641, i1 %r_961"   --->   Operation 1259 'or' 'or_ln412_1033' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1260 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2910)   --->   "%and_ln412_1033 = and i1 %or_ln412_1033, i1 %p_Result_9429"   --->   Operation 1260 'and' 'and_ln412_1033' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1261 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2910)   --->   "%zext_ln415_1033 = zext i1 %and_ln412_1033"   --->   Operation 1261 'zext' 'zext_ln415_1033' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1262 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2910 = add i16 %zext_ln415_1033, i16 %p_Val2_2909"   --->   Operation 1262 'add' 'p_Val2_2910' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1263 [1/1] (0.00ns)   --->   "%p_Result_9431 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2910, i32"   --->   Operation 1263 'bitselect' 'p_Result_9431' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1264 [1/1] (0.00ns) (grouped into LUT with out node carry_1924)   --->   "%xor_ln416_961 = xor i1 %p_Result_9431, i1"   --->   Operation 1264 'xor' 'xor_ln416_961' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1265 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1924 = and i1 %p_Result_9430, i1 %xor_ln416_961"   --->   Operation 1265 'and' 'carry_1924' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1266 [1/1] (0.00ns) (grouped into LUT with out node overflow_970)   --->   "%deleted_zeros_961 = select i1 %carry_1924, i1 %Range1_all_ones_970, i1 %Range1_all_zeros_889"   --->   Operation 1266 'select' 'deleted_zeros_961' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1267 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1779)   --->   "%tmp_7894 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2908, i32"   --->   Operation 1267 'bitselect' 'tmp_7894' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1268 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1779)   --->   "%xor_ln780_889 = xor i1 %tmp_7894, i1"   --->   Operation 1268 'xor' 'xor_ln780_889' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1269 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1779)   --->   "%and_ln780_889 = and i1 %Range2_all_ones_961, i1 %xor_ln780_889"   --->   Operation 1269 'and' 'and_ln780_889' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1270 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1779)   --->   "%deleted_ones_898 = select i1 %carry_1924, i1 %and_ln780_889, i1 %Range1_all_ones_970"   --->   Operation 1270 'select' 'deleted_ones_898' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1271 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_889)   --->   "%and_ln781_889 = and i1 %carry_1924, i1 %Range1_all_ones_970"   --->   Operation 1271 'and' 'and_ln781_889' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1272 [1/1] (0.00ns) (grouped into LUT with out node overflow_970)   --->   "%xor_ln785_1860 = xor i1 %deleted_zeros_961, i1"   --->   Operation 1272 'xor' 'xor_ln785_1860' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1273 [1/1] (0.00ns) (grouped into LUT with out node overflow_970)   --->   "%or_ln785_960 = or i1 %p_Result_9431, i1 %xor_ln785_1860"   --->   Operation 1273 'or' 'or_ln785_960' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1274 [1/1] (0.00ns) (grouped into LUT with out node overflow_970)   --->   "%xor_ln785_1861 = xor i1 %p_Result_9428, i1"   --->   Operation 1274 'xor' 'xor_ln785_1861' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1275 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_970 = and i1 %or_ln785_960, i1 %xor_ln785_1861"   --->   Operation 1275 'and' 'overflow_970' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1276 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1779 = and i1 %p_Result_9431, i1 %deleted_ones_898"   --->   Operation 1276 'and' 'and_ln786_1779' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1277 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_889)   --->   "%or_ln786_889 = or i1 %and_ln781_889, i1 %and_ln786_1779"   --->   Operation 1277 'or' 'or_ln786_889' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1278 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_889)   --->   "%xor_ln786_889 = xor i1 %or_ln786_889, i1"   --->   Operation 1278 'xor' 'xor_ln786_889' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1279 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_889)   --->   "%underflow_889 = and i1 %p_Result_9428, i1 %xor_ln786_889"   --->   Operation 1279 'and' 'underflow_889' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1280 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_14)   --->   "%select_ln384_1762 = select i1 %overflow_970, i16, i16"   --->   Operation 1280 'select' 'select_ln384_1762' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1281 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_889 = or i1 %overflow_970, i1 %underflow_889"   --->   Operation 1281 'or' 'or_ln384_889' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1282 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_14 = select i1 %or_ln384_889, i16 %select_ln384_1762, i16 %p_Val2_2910"   --->   Operation 1282 'select' 'masked_kernel_V_14' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1283 [1/1] (0.00ns)   --->   "%sext_ln703_737 = sext i16 %select_ln340_79"   --->   Operation 1283 'sext' 'sext_ln703_737' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1284 [1/1] (0.00ns)   --->   "%sext_ln703_738 = sext i16 %masked_kernel_V_14"   --->   Operation 1284 'sext' 'sext_ln703_738' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1285 [1/1] (0.78ns)   --->   "%p_Val2_2911 = add i17 %sext_ln703_737, i17 %sext_ln703_738"   --->   Operation 1285 'add' 'p_Val2_2911' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1286 [1/1] (0.00ns)   --->   "%p_Result_9432 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %p_Val2_2911, i32"   --->   Operation 1286 'bitselect' 'p_Result_9432' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1287 [1/1] (0.78ns)   --->   "%p_Val2_2912 = add i16 %masked_kernel_V_14, i16 %select_ln340_79"   --->   Operation 1287 'add' 'p_Val2_2912' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1288 [1/1] (0.00ns)   --->   "%p_Result_9433 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2912, i32"   --->   Operation 1288 'bitselect' 'p_Result_9433' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1289 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_80)   --->   "%xor_ln785_1862 = xor i1 %p_Result_9432, i1"   --->   Operation 1289 'xor' 'xor_ln785_1862' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1290 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_80)   --->   "%overflow_971 = and i1 %p_Result_9433, i1 %xor_ln785_1862"   --->   Operation 1290 'and' 'overflow_971' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1291 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_80)   --->   "%xor_ln340_9 = xor i1 %p_Result_9432, i1 %p_Result_9433"   --->   Operation 1291 'xor' 'xor_ln340_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1292 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_80)   --->   "%select_ln384_1763 = select i1 %overflow_971, i16, i16"   --->   Operation 1292 'select' 'select_ln384_1763' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1293 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_80 = select i1 %xor_ln340_9, i16 %select_ln384_1763, i16 %p_Val2_2912"   --->   Operation 1293 'select' 'select_ln340_80' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1294 [1/1] (0.00ns)   --->   "%tmp_431 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %select_ln340_80, i32, i32"   --->   Operation 1294 'partselect' 'tmp_431' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1295 [1/1] (0.00ns)   --->   "%sext_ln850_75 = sext i13 %tmp_431"   --->   Operation 1295 'sext' 'sext_ln850_75' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1296 [1/1] (0.00ns) (grouped into LUT with out node index_227)   --->   "%tmp_7897 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln340_80, i32"   --->   Operation 1296 'bitselect' 'tmp_7897' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1297 [1/1] (0.00ns)   --->   "%trunc_ln851_75 = trunc i16 %select_ln340_80"   --->   Operation 1297 'trunc' 'trunc_ln851_75' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1298 [1/1] (0.00ns)   --->   "%p_Result_91 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln851_75, i7"   --->   Operation 1298 'bitconcatenate' 'p_Result_91' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1299 [1/1] (0.60ns)   --->   "%icmp_ln851_75 = icmp_ne  i10 %p_Result_91, i10"   --->   Operation 1299 'icmp' 'icmp_ln851_75' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1300 [1/1] (0.75ns)   --->   "%add_ln695_75 = add i14, i14 %sext_ln850_75"   --->   Operation 1300 'add' 'add_ln695_75' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1301 [1/1] (0.00ns) (grouped into LUT with out node index_227)   --->   "%select_ln850_75 = select i1 %icmp_ln851_75, i14 %add_ln695_75, i14 %sext_ln850_75"   --->   Operation 1301 'select' 'select_ln850_75' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1302 [1/1] (0.34ns) (out node of the LUT)   --->   "%index_227 = select i1 %tmp_7897, i14 %select_ln850_75, i14 %sext_ln850_75"   --->   Operation 1302 'select' 'index_227' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1303 [1/1] (0.00ns)   --->   "%trunc_ln193_8 = trunc i14 %index_227" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1303 'trunc' 'trunc_ln193_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1304 [1/1] (0.00ns)   --->   "%tmp_7898 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %index_227, i32" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 1304 'bitselect' 'tmp_7898' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1305 [1/1] (0.32ns)   --->   "%index_228 = select i1 %tmp_7898, i13, i13 %trunc_ln193_8" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 1305 'select' 'index_228' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1306 [1/1] (0.00ns)   --->   "%trunc_ln193_9 = trunc i13 %index_228" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1306 'trunc' 'trunc_ln193_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1307 [1/1] (0.00ns)   --->   "%tmp_7899 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index_228, i32, i32" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 1307 'partselect' 'tmp_7899' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1308 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2924)   --->   "%p_Val2_2923 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_2922, i32, i32"   --->   Operation 1308 'partselect' 'p_Val2_2923' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1309 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2924)   --->   "%p_Result_8663 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2922, i32"   --->   Operation 1309 'bitselect' 'p_Result_8663' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1310 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2924)   --->   "%p_Result_9447 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2922, i32"   --->   Operation 1310 'bitselect' 'p_Result_9447' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1311 [1/1] (0.00ns) (grouped into LUT with out node carry_1932)   --->   "%p_Result_9448 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2922, i32"   --->   Operation 1311 'bitselect' 'p_Result_9448' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1312 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2924)   --->   "%or_ln412_1037 = or i1 %p_Result_8663, i1 %r_965"   --->   Operation 1312 'or' 'or_ln412_1037' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1313 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2924)   --->   "%and_ln412_1037 = and i1 %or_ln412_1037, i1 %p_Result_9447"   --->   Operation 1313 'and' 'and_ln412_1037' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1314 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2924)   --->   "%zext_ln415_1037 = zext i1 %and_ln412_1037"   --->   Operation 1314 'zext' 'zext_ln415_1037' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1315 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2924 = add i16 %zext_ln415_1037, i16 %p_Val2_2923"   --->   Operation 1315 'add' 'p_Val2_2924' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1316 [1/1] (0.00ns)   --->   "%p_Result_9449 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2924, i32"   --->   Operation 1316 'bitselect' 'p_Result_9449' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1317 [1/1] (0.00ns) (grouped into LUT with out node carry_1932)   --->   "%xor_ln416_965 = xor i1 %p_Result_9449, i1"   --->   Operation 1317 'xor' 'xor_ln416_965' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1318 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1932 = and i1 %p_Result_9448, i1 %xor_ln416_965"   --->   Operation 1318 'and' 'carry_1932' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1319 [1/1] (0.00ns) (grouped into LUT with out node overflow_975)   --->   "%deleted_zeros_965 = select i1 %carry_1932, i1 %Range1_all_ones_975, i1 %Range1_all_zeros_893"   --->   Operation 1319 'select' 'deleted_zeros_965' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1320 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1787)   --->   "%tmp_7923 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2922, i32"   --->   Operation 1320 'bitselect' 'tmp_7923' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1321 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1787)   --->   "%xor_ln780_893 = xor i1 %tmp_7923, i1"   --->   Operation 1321 'xor' 'xor_ln780_893' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1322 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1787)   --->   "%and_ln780_893 = and i1 %Range2_all_ones_965, i1 %xor_ln780_893"   --->   Operation 1322 'and' 'and_ln780_893' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1323 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1787)   --->   "%deleted_ones_903 = select i1 %carry_1932, i1 %and_ln780_893, i1 %Range1_all_ones_975"   --->   Operation 1323 'select' 'deleted_ones_903' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1324 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_893)   --->   "%and_ln781_893 = and i1 %carry_1932, i1 %Range1_all_ones_975"   --->   Operation 1324 'and' 'and_ln781_893' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1325 [1/1] (0.00ns) (grouped into LUT with out node overflow_975)   --->   "%xor_ln785_1869 = xor i1 %deleted_zeros_965, i1"   --->   Operation 1325 'xor' 'xor_ln785_1869' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1326 [1/1] (0.00ns) (grouped into LUT with out node overflow_975)   --->   "%or_ln785_964 = or i1 %p_Result_9449, i1 %xor_ln785_1869"   --->   Operation 1326 'or' 'or_ln785_964' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1327 [1/1] (0.00ns) (grouped into LUT with out node overflow_975)   --->   "%xor_ln785_1870 = xor i1 %p_Result_9446, i1"   --->   Operation 1327 'xor' 'xor_ln785_1870' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1328 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_975 = and i1 %or_ln785_964, i1 %xor_ln785_1870"   --->   Operation 1328 'and' 'overflow_975' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1329 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1787 = and i1 %p_Result_9449, i1 %deleted_ones_903"   --->   Operation 1329 'and' 'and_ln786_1787' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1330 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_893)   --->   "%or_ln786_893 = or i1 %and_ln781_893, i1 %and_ln786_1787"   --->   Operation 1330 'or' 'or_ln786_893' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1331 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_893)   --->   "%xor_ln786_893 = xor i1 %or_ln786_893, i1"   --->   Operation 1331 'xor' 'xor_ln786_893' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1332 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_893)   --->   "%underflow_893 = and i1 %p_Result_9446, i1 %xor_ln786_893"   --->   Operation 1332 'and' 'underflow_893' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1333 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_77)   --->   "%select_ln384_1767 = select i1 %overflow_975, i16, i16"   --->   Operation 1333 'select' 'select_ln384_1767' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1334 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_893 = or i1 %overflow_975, i1 %underflow_893"   --->   Operation 1334 'or' 'or_ln384_893' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1335 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_77 = select i1 %or_ln384_893, i16 %select_ln384_1767, i16 %p_Val2_2924"   --->   Operation 1335 'select' 'masked_kernel_V_77' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1336 [1/1] (0.00ns)   --->   "%sext_ln1118_108 = sext i27 %mul_ln1118_910"   --->   Operation 1336 'sext' 'sext_ln1118_108' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1337 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_2926 = mul i43 %sext_ln1118_75, i43 %sext_ln1118_108"   --->   Operation 1337 'mul' 'p_Val2_2926' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1338 [1/1] (0.00ns)   --->   "%p_Result_9450 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2926, i32"   --->   Operation 1338 'bitselect' 'p_Result_9450' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1339 [1/1] (0.00ns)   --->   "%trunc_ln718_966 = trunc i43 %p_Val2_2926"   --->   Operation 1339 'trunc' 'trunc_ln718_966' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1340 [1/1] (0.71ns)   --->   "%r_966 = icmp_ne  i19 %trunc_ln718_966, i19"   --->   Operation 1340 'icmp' 'r_966' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1341 [1/1] (0.00ns)   --->   "%tmp_1957 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_2926, i32, i32"   --->   Operation 1341 'partselect' 'tmp_1957' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1342 [1/1] (0.61ns)   --->   "%Range2_all_ones_966 = icmp_eq  i6 %tmp_1957, i6"   --->   Operation 1342 'icmp' 'Range2_all_ones_966' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1343 [1/1] (0.00ns)   --->   "%tmp_1958 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_2926, i32, i32"   --->   Operation 1343 'partselect' 'tmp_1958' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1344 [1/1] (0.59ns)   --->   "%Range1_all_ones_976 = icmp_eq  i7 %tmp_1958, i7"   --->   Operation 1344 'icmp' 'Range1_all_ones_976' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1345 [1/1] (0.59ns)   --->   "%Range1_all_zeros_894 = icmp_eq  i7 %tmp_1958, i7"   --->   Operation 1345 'icmp' 'Range1_all_zeros_894' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1346 [1/1] (0.00ns)   --->   "%sext_ln1118_109 = sext i27 %mul_ln1118_912"   --->   Operation 1346 'sext' 'sext_ln1118_109' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1347 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_2931 = mul i43 %sext_ln1118_77, i43 %sext_ln1118_109"   --->   Operation 1347 'mul' 'p_Val2_2931' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1348 [1/1] (0.00ns)   --->   "%p_Result_9456 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2931, i32"   --->   Operation 1348 'bitselect' 'p_Result_9456' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1349 [1/1] (0.00ns)   --->   "%trunc_ln718_967 = trunc i43 %p_Val2_2931"   --->   Operation 1349 'trunc' 'trunc_ln718_967' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1350 [1/1] (0.71ns)   --->   "%r_967 = icmp_ne  i19 %trunc_ln718_967, i19"   --->   Operation 1350 'icmp' 'r_967' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1351 [1/1] (0.00ns)   --->   "%tmp_1959 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_2931, i32, i32"   --->   Operation 1351 'partselect' 'tmp_1959' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1352 [1/1] (0.61ns)   --->   "%Range2_all_ones_967 = icmp_eq  i6 %tmp_1959, i6"   --->   Operation 1352 'icmp' 'Range2_all_ones_967' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1353 [1/1] (0.00ns)   --->   "%tmp_1960 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_2931, i32, i32"   --->   Operation 1353 'partselect' 'tmp_1960' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1354 [1/1] (0.59ns)   --->   "%Range1_all_ones_978 = icmp_eq  i7 %tmp_1960, i7"   --->   Operation 1354 'icmp' 'Range1_all_ones_978' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1355 [1/1] (0.59ns)   --->   "%Range1_all_zeros_895 = icmp_eq  i7 %tmp_1960, i7"   --->   Operation 1355 'icmp' 'Range1_all_zeros_895' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1356 [1/2] (0.59ns)   --->   "%kernel_load_18 = load i7 %kernel_addr_18"   --->   Operation 1356 'load' 'kernel_load_18' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_11 : Operation 1357 [1/1] (0.00ns)   --->   "%zext_ln1118_18 = zext i11 %kernel_load_18"   --->   Operation 1357 'zext' 'zext_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1358 [1/1] (0.00ns)   --->   "%sext_ln1118_113 = sext i16 %padding_mask_load_3"   --->   Operation 1358 'sext' 'sext_ln1118_113' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1359 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_917 = mul i27 %sext_ln1118_113, i27 %zext_ln1118_18"   --->   Operation 1359 'mul' 'mul_ln1118_917' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1360 [1/2] (0.59ns)   --->   "%kernel_load_19 = load i7 %kernel_addr_19"   --->   Operation 1360 'load' 'kernel_load_19' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_11 : Operation 1361 [1/1] (0.00ns)   --->   "%zext_ln1118_19 = zext i11 %kernel_load_19"   --->   Operation 1361 'zext' 'zext_ln1118_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1362 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_919 = mul i27 %zext_ln1118_19, i27 %sext_ln1118_113"   --->   Operation 1362 'mul' 'mul_ln1118_919' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1363 [1/1] (0.00ns)   --->   "%kernel_addr_20 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1363 'getelementptr' 'kernel_addr_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1364 [2/2] (0.59ns)   --->   "%kernel_load_20 = load i7 %kernel_addr_20"   --->   Operation 1364 'load' 'kernel_load_20' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_11 : Operation 1365 [1/1] (0.00ns)   --->   "%kernel_addr_21 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1365 'getelementptr' 'kernel_addr_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1366 [2/2] (0.59ns)   --->   "%kernel_load_21 = load i7 %kernel_addr_21"   --->   Operation 1366 'load' 'kernel_load_21' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>

State 12 <SV = 11> <Delay = 3.36>
ST_12 : Operation 1367 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2875)   --->   "%p_Val2_2874 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_2873, i32, i32"   --->   Operation 1367 'partselect' 'p_Val2_2874' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1368 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2875)   --->   "%p_Result_8590 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2873, i32"   --->   Operation 1368 'bitselect' 'p_Result_8590' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1369 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2875)   --->   "%p_Result_9387 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2873, i32"   --->   Operation 1369 'bitselect' 'p_Result_9387' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1370 [1/1] (0.00ns) (grouped into LUT with out node carry_1906)   --->   "%p_Result_9388 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2873, i32"   --->   Operation 1370 'bitselect' 'p_Result_9388' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1371 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2875)   --->   "%or_ln412_1024 = or i1 %p_Result_8590, i1 %r_952"   --->   Operation 1371 'or' 'or_ln412_1024' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1372 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2875)   --->   "%and_ln412_1024 = and i1 %or_ln412_1024, i1 %p_Result_9387"   --->   Operation 1372 'and' 'and_ln412_1024' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1373 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2875)   --->   "%zext_ln415_1024 = zext i1 %and_ln412_1024"   --->   Operation 1373 'zext' 'zext_ln415_1024' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1374 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2875 = add i16 %zext_ln415_1024, i16 %p_Val2_2874"   --->   Operation 1374 'add' 'p_Val2_2875' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1375 [1/1] (0.00ns)   --->   "%p_Result_9389 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2875, i32"   --->   Operation 1375 'bitselect' 'p_Result_9389' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1376 [1/1] (0.00ns) (grouped into LUT with out node carry_1906)   --->   "%xor_ln416_952 = xor i1 %p_Result_9389, i1"   --->   Operation 1376 'xor' 'xor_ln416_952' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1377 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1906 = and i1 %p_Result_9388, i1 %xor_ln416_952"   --->   Operation 1377 'and' 'carry_1906' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1378 [1/1] (0.00ns) (grouped into LUT with out node overflow_958)   --->   "%deleted_zeros_952 = select i1 %carry_1906, i1 %Range1_all_ones_958, i1 %Range1_all_zeros_880"   --->   Operation 1378 'select' 'deleted_zeros_952' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1379 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1761)   --->   "%tmp_7831 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2873, i32"   --->   Operation 1379 'bitselect' 'tmp_7831' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1380 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1761)   --->   "%xor_ln780_880 = xor i1 %tmp_7831, i1"   --->   Operation 1380 'xor' 'xor_ln780_880' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1381 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1761)   --->   "%and_ln780_880 = and i1 %Range2_all_ones_952, i1 %xor_ln780_880"   --->   Operation 1381 'and' 'and_ln780_880' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1382 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1761)   --->   "%deleted_ones_886 = select i1 %carry_1906, i1 %and_ln780_880, i1 %Range1_all_ones_958"   --->   Operation 1382 'select' 'deleted_ones_886' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1383 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_880)   --->   "%and_ln781_880 = and i1 %carry_1906, i1 %Range1_all_ones_958"   --->   Operation 1383 'and' 'and_ln781_880' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1384 [1/1] (0.00ns) (grouped into LUT with out node overflow_958)   --->   "%xor_ln785_1839 = xor i1 %deleted_zeros_952, i1"   --->   Operation 1384 'xor' 'xor_ln785_1839' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1385 [1/1] (0.00ns) (grouped into LUT with out node overflow_958)   --->   "%or_ln785_951 = or i1 %p_Result_9389, i1 %xor_ln785_1839"   --->   Operation 1385 'or' 'or_ln785_951' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1386 [1/1] (0.00ns) (grouped into LUT with out node overflow_958)   --->   "%xor_ln785_1840 = xor i1 %p_Result_9386, i1"   --->   Operation 1386 'xor' 'xor_ln785_1840' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1387 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_958 = and i1 %or_ln785_951, i1 %xor_ln785_1840"   --->   Operation 1387 'and' 'overflow_958' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1388 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1761 = and i1 %p_Result_9389, i1 %deleted_ones_886"   --->   Operation 1388 'and' 'and_ln786_1761' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1389 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_880)   --->   "%or_ln786_880 = or i1 %and_ln781_880, i1 %and_ln786_1761"   --->   Operation 1389 'or' 'or_ln786_880' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1390 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_880)   --->   "%xor_ln786_880 = xor i1 %or_ln786_880, i1"   --->   Operation 1390 'xor' 'xor_ln786_880' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1391 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_880)   --->   "%underflow_880 = and i1 %p_Result_9386, i1 %xor_ln786_880"   --->   Operation 1391 'and' 'underflow_880' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1392 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_886)   --->   "%select_ln384_1750 = select i1 %overflow_958, i16, i16"   --->   Operation 1392 'select' 'select_ln384_1750' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1393 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_880 = or i1 %overflow_958, i1 %underflow_880"   --->   Operation 1393 'or' 'or_ln384_880' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1394 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_886 = select i1 %or_ln384_880, i16 %select_ln384_1750, i16 %p_Val2_2875"   --->   Operation 1394 'select' 'select_ln384_886' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1395 [1/1] (0.00ns)   --->   "%output_addr_78 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1395 'getelementptr' 'output_addr_78' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1396 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_886, i7 %output_addr_78"   --->   Operation 1396 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_12 : Operation 1397 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2892)   --->   "%p_Val2_2891 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_2890, i32, i32"   --->   Operation 1397 'partselect' 'p_Val2_2891' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1398 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2892)   --->   "%p_Result_8614 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2890, i32"   --->   Operation 1398 'bitselect' 'p_Result_8614' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1399 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2892)   --->   "%p_Result_9407 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2890, i32"   --->   Operation 1399 'bitselect' 'p_Result_9407' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1400 [1/1] (0.00ns) (grouped into LUT with out node carry_1914)   --->   "%p_Result_9408 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2890, i32"   --->   Operation 1400 'bitselect' 'p_Result_9408' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1401 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2892)   --->   "%or_ln412_1028 = or i1 %p_Result_8614, i1 %r_956"   --->   Operation 1401 'or' 'or_ln412_1028' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1402 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2892)   --->   "%and_ln412_1028 = and i1 %or_ln412_1028, i1 %p_Result_9407"   --->   Operation 1402 'and' 'and_ln412_1028' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1403 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2892)   --->   "%zext_ln415_1028 = zext i1 %and_ln412_1028"   --->   Operation 1403 'zext' 'zext_ln415_1028' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1404 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2892 = add i16 %zext_ln415_1028, i16 %p_Val2_2891"   --->   Operation 1404 'add' 'p_Val2_2892' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1405 [1/1] (0.00ns)   --->   "%p_Result_9409 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2892, i32"   --->   Operation 1405 'bitselect' 'p_Result_9409' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1406 [1/1] (0.00ns) (grouped into LUT with out node carry_1914)   --->   "%xor_ln416_956 = xor i1 %p_Result_9409, i1"   --->   Operation 1406 'xor' 'xor_ln416_956' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1407 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1914 = and i1 %p_Result_9408, i1 %xor_ln416_956"   --->   Operation 1407 'and' 'carry_1914' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1408 [1/1] (0.00ns) (grouped into LUT with out node overflow_964)   --->   "%deleted_zeros_956 = select i1 %carry_1914, i1 %Range1_all_ones_964, i1 %Range1_all_zeros_884"   --->   Operation 1408 'select' 'deleted_zeros_956' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1409 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1769)   --->   "%tmp_7862 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2890, i32"   --->   Operation 1409 'bitselect' 'tmp_7862' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1410 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1769)   --->   "%xor_ln780_884 = xor i1 %tmp_7862, i1"   --->   Operation 1410 'xor' 'xor_ln780_884' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1411 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1769)   --->   "%and_ln780_884 = and i1 %Range2_all_ones_956, i1 %xor_ln780_884"   --->   Operation 1411 'and' 'and_ln780_884' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1412 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1769)   --->   "%deleted_ones_892 = select i1 %carry_1914, i1 %and_ln780_884, i1 %Range1_all_ones_964"   --->   Operation 1412 'select' 'deleted_ones_892' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1413 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_884)   --->   "%and_ln781_884 = and i1 %carry_1914, i1 %Range1_all_ones_964"   --->   Operation 1413 'and' 'and_ln781_884' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1414 [1/1] (0.00ns) (grouped into LUT with out node overflow_964)   --->   "%xor_ln785_1849 = xor i1 %deleted_zeros_956, i1"   --->   Operation 1414 'xor' 'xor_ln785_1849' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1415 [1/1] (0.00ns) (grouped into LUT with out node overflow_964)   --->   "%or_ln785_955 = or i1 %p_Result_9409, i1 %xor_ln785_1849"   --->   Operation 1415 'or' 'or_ln785_955' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1416 [1/1] (0.00ns) (grouped into LUT with out node overflow_964)   --->   "%xor_ln785_1850 = xor i1 %p_Result_9406, i1"   --->   Operation 1416 'xor' 'xor_ln785_1850' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1417 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_964 = and i1 %or_ln785_955, i1 %xor_ln785_1850"   --->   Operation 1417 'and' 'overflow_964' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1418 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1769 = and i1 %p_Result_9409, i1 %deleted_ones_892"   --->   Operation 1418 'and' 'and_ln786_1769' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1419 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_884)   --->   "%or_ln786_884 = or i1 %and_ln781_884, i1 %and_ln786_1769"   --->   Operation 1419 'or' 'or_ln786_884' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1420 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_884)   --->   "%xor_ln786_884 = xor i1 %or_ln786_884, i1"   --->   Operation 1420 'xor' 'xor_ln786_884' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1421 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_884)   --->   "%underflow_884 = and i1 %p_Result_9406, i1 %xor_ln786_884"   --->   Operation 1421 'and' 'underflow_884' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1422 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_892)   --->   "%select_ln384_1756 = select i1 %overflow_964, i16, i16"   --->   Operation 1422 'select' 'select_ln384_1756' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1423 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_884 = or i1 %overflow_964, i1 %underflow_884"   --->   Operation 1423 'or' 'or_ln384_884' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1424 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_892 = select i1 %or_ln384_884, i16 %select_ln384_1756, i16 %p_Val2_2892"   --->   Operation 1424 'select' 'select_ln384_892' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1425 [1/1] (0.00ns)   --->   "%output_addr_79 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1425 'getelementptr' 'output_addr_79' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1426 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_892, i7 %output_addr_79"   --->   Operation 1426 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_12 : Operation 1427 [1/1] (0.00ns)   --->   "%sext_ln1118_99 = sext i16 %masked_kernel_V_10"   --->   Operation 1427 'sext' 'sext_ln1118_99' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1428 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_2893 = mul i27 %zext_ln1116_3, i27 %sext_ln1118_99"   --->   Operation 1428 'mul' 'p_Val2_2893' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1429 [1/1] (0.00ns)   --->   "%p_Result_9410 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2893, i32"   --->   Operation 1429 'bitselect' 'p_Result_9410' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1430 [1/1] (0.00ns)   --->   "%trunc_ln718_957 = trunc i27 %p_Val2_2893"   --->   Operation 1430 'trunc' 'trunc_ln718_957' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1431 [1/1] (0.63ns)   --->   "%r_957 = icmp_ne  i5 %trunc_ln718_957, i5"   --->   Operation 1431 'icmp' 'r_957' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1432 [1/1] (0.00ns)   --->   "%tmp_1939 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_2893, i32, i32"   --->   Operation 1432 'partselect' 'tmp_1939' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1433 [1/1] (0.65ns)   --->   "%Range2_all_ones_957 = icmp_eq  i4 %tmp_1939, i4"   --->   Operation 1433 'icmp' 'Range2_all_ones_957' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1434 [1/1] (0.00ns)   --->   "%tmp_1940 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_2893, i32, i32"   --->   Operation 1434 'partselect' 'tmp_1940' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1435 [1/1] (0.63ns)   --->   "%Range1_all_ones_965 = icmp_eq  i5 %tmp_1940, i5"   --->   Operation 1435 'icmp' 'Range1_all_ones_965' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1436 [1/1] (0.63ns)   --->   "%Range1_all_zeros_885 = icmp_eq  i5 %tmp_1940, i5"   --->   Operation 1436 'icmp' 'Range1_all_zeros_885' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1437 [1/1] (0.00ns)   --->   "%sext_ln1118_100 = sext i16 %masked_kernel_V_11"   --->   Operation 1437 'sext' 'sext_ln1118_100' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1438 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_2896 = mul i27 %zext_ln1116_3, i27 %sext_ln1118_100"   --->   Operation 1438 'mul' 'p_Val2_2896' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1439 [1/1] (0.00ns)   --->   "%p_Result_9414 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2896, i32"   --->   Operation 1439 'bitselect' 'p_Result_9414' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1440 [1/1] (0.00ns)   --->   "%trunc_ln718_958 = trunc i27 %p_Val2_2896"   --->   Operation 1440 'trunc' 'trunc_ln718_958' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1441 [1/1] (0.63ns)   --->   "%r_958 = icmp_ne  i5 %trunc_ln718_958, i5"   --->   Operation 1441 'icmp' 'r_958' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1442 [1/1] (0.00ns)   --->   "%tmp_1941 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_2896, i32, i32"   --->   Operation 1442 'partselect' 'tmp_1941' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1443 [1/1] (0.65ns)   --->   "%Range2_all_ones_958 = icmp_eq  i4 %tmp_1941, i4"   --->   Operation 1443 'icmp' 'Range2_all_ones_958' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1444 [1/1] (0.00ns)   --->   "%tmp_1942 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_2896, i32, i32"   --->   Operation 1444 'partselect' 'tmp_1942' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1445 [1/1] (0.63ns)   --->   "%Range1_all_ones_966 = icmp_eq  i5 %tmp_1942, i5"   --->   Operation 1445 'icmp' 'Range1_all_ones_966' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1446 [1/1] (0.63ns)   --->   "%Range1_all_zeros_886 = icmp_eq  i5 %tmp_1942, i5"   --->   Operation 1446 'icmp' 'Range1_all_zeros_886' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1447 [1/1] (0.49ns)   --->   "%icmp_ln195_4 = icmp_ne  i3 %tmp_7899, i3" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 1447 'icmp' 'icmp_ln195_4' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1448 [1/1] (0.30ns)   --->   "%index_229 = select i1 %icmp_ln195_4, i10, i10 %trunc_ln193_9" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 1448 'select' 'index_229' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1449 [1/1] (0.00ns)   --->   "%zext_ln196_4 = zext i10 %index_229" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 1449 'zext' 'zext_ln196_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1450 [1/1] (0.00ns)   --->   "%inv_table_addr_4 = getelementptr i11 %inv_table, i64, i64 %zext_ln196_4" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 1450 'getelementptr' 'inv_table_addr_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1451 [2/2] (1.15ns)   --->   "%inv_table_load_4 = load i10 %inv_table_addr_4"   --->   Operation 1451 'load' 'inv_table_load_4' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_12 : Operation 1452 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2928)   --->   "%p_Val2_2927 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_2926, i32, i32"   --->   Operation 1452 'partselect' 'p_Val2_2927' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1453 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2928)   --->   "%p_Result_8668 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2926, i32"   --->   Operation 1453 'bitselect' 'p_Result_8668' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1454 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2928)   --->   "%p_Result_9451 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2926, i32"   --->   Operation 1454 'bitselect' 'p_Result_9451' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1455 [1/1] (0.00ns) (grouped into LUT with out node carry_1934)   --->   "%p_Result_9452 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2926, i32"   --->   Operation 1455 'bitselect' 'p_Result_9452' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1456 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2928)   --->   "%or_ln412_1038 = or i1 %p_Result_8668, i1 %r_966"   --->   Operation 1456 'or' 'or_ln412_1038' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1457 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2928)   --->   "%and_ln412_1038 = and i1 %or_ln412_1038, i1 %p_Result_9451"   --->   Operation 1457 'and' 'and_ln412_1038' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1458 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2928)   --->   "%zext_ln415_1038 = zext i1 %and_ln412_1038"   --->   Operation 1458 'zext' 'zext_ln415_1038' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1459 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2928 = add i16 %zext_ln415_1038, i16 %p_Val2_2927"   --->   Operation 1459 'add' 'p_Val2_2928' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1460 [1/1] (0.00ns)   --->   "%p_Result_9453 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2928, i32"   --->   Operation 1460 'bitselect' 'p_Result_9453' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1461 [1/1] (0.00ns) (grouped into LUT with out node carry_1934)   --->   "%xor_ln416_966 = xor i1 %p_Result_9453, i1"   --->   Operation 1461 'xor' 'xor_ln416_966' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1462 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1934 = and i1 %p_Result_9452, i1 %xor_ln416_966"   --->   Operation 1462 'and' 'carry_1934' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1463 [1/1] (0.00ns) (grouped into LUT with out node overflow_976)   --->   "%deleted_zeros_966 = select i1 %carry_1934, i1 %Range1_all_ones_976, i1 %Range1_all_zeros_894"   --->   Operation 1463 'select' 'deleted_zeros_966' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1464 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1789)   --->   "%tmp_7929 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2926, i32"   --->   Operation 1464 'bitselect' 'tmp_7929' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1465 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1789)   --->   "%xor_ln780_894 = xor i1 %tmp_7929, i1"   --->   Operation 1465 'xor' 'xor_ln780_894' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1466 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1789)   --->   "%and_ln780_894 = and i1 %Range2_all_ones_966, i1 %xor_ln780_894"   --->   Operation 1466 'and' 'and_ln780_894' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1467 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1789)   --->   "%deleted_ones_904 = select i1 %carry_1934, i1 %and_ln780_894, i1 %Range1_all_ones_976"   --->   Operation 1467 'select' 'deleted_ones_904' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1468 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_894)   --->   "%and_ln781_894 = and i1 %carry_1934, i1 %Range1_all_ones_976"   --->   Operation 1468 'and' 'and_ln781_894' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1469 [1/1] (0.00ns) (grouped into LUT with out node overflow_976)   --->   "%xor_ln785_1871 = xor i1 %deleted_zeros_966, i1"   --->   Operation 1469 'xor' 'xor_ln785_1871' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1470 [1/1] (0.00ns) (grouped into LUT with out node overflow_976)   --->   "%or_ln785_965 = or i1 %p_Result_9453, i1 %xor_ln785_1871"   --->   Operation 1470 'or' 'or_ln785_965' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1471 [1/1] (0.00ns) (grouped into LUT with out node overflow_976)   --->   "%xor_ln785_1872 = xor i1 %p_Result_9450, i1"   --->   Operation 1471 'xor' 'xor_ln785_1872' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1472 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_976 = and i1 %or_ln785_965, i1 %xor_ln785_1872"   --->   Operation 1472 'and' 'overflow_976' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1473 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1789 = and i1 %p_Result_9453, i1 %deleted_ones_904"   --->   Operation 1473 'and' 'and_ln786_1789' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1474 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_894)   --->   "%or_ln786_894 = or i1 %and_ln781_894, i1 %and_ln786_1789"   --->   Operation 1474 'or' 'or_ln786_894' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1475 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_894)   --->   "%xor_ln786_894 = xor i1 %or_ln786_894, i1"   --->   Operation 1475 'xor' 'xor_ln786_894' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1476 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_894)   --->   "%underflow_894 = and i1 %p_Result_9450, i1 %xor_ln786_894"   --->   Operation 1476 'and' 'underflow_894' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1477 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_16)   --->   "%select_ln384_1768 = select i1 %overflow_976, i16, i16"   --->   Operation 1477 'select' 'select_ln384_1768' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1478 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_894 = or i1 %overflow_976, i1 %underflow_894"   --->   Operation 1478 'or' 'or_ln384_894' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1479 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_16 = select i1 %or_ln384_894, i16 %select_ln384_1768, i16 %p_Val2_2928"   --->   Operation 1479 'select' 'masked_kernel_V_16' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1480 [1/1] (0.00ns)   --->   "%sext_ln703_739 = sext i16 %masked_kernel_V_77"   --->   Operation 1480 'sext' 'sext_ln703_739' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1481 [1/1] (0.00ns)   --->   "%sext_ln703_740 = sext i16 %masked_kernel_V_16"   --->   Operation 1481 'sext' 'sext_ln703_740' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1482 [1/1] (0.78ns)   --->   "%p_Val2_2929 = add i17 %sext_ln703_740, i17 %sext_ln703_739"   --->   Operation 1482 'add' 'p_Val2_2929' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1483 [1/1] (0.00ns)   --->   "%p_Result_9454 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %p_Val2_2929, i32"   --->   Operation 1483 'bitselect' 'p_Result_9454' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1484 [1/1] (0.78ns)   --->   "%p_Val2_2930 = add i16 %masked_kernel_V_77, i16 %masked_kernel_V_16"   --->   Operation 1484 'add' 'p_Val2_2930' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1485 [1/1] (0.00ns)   --->   "%p_Result_9455 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2930, i32"   --->   Operation 1485 'bitselect' 'p_Result_9455' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1486 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_81)   --->   "%xor_ln785_1873 = xor i1 %p_Result_9454, i1"   --->   Operation 1486 'xor' 'xor_ln785_1873' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1487 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_81)   --->   "%overflow_977 = and i1 %p_Result_9455, i1 %xor_ln785_1873"   --->   Operation 1487 'and' 'overflow_977' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1488 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_81)   --->   "%xor_ln340_10 = xor i1 %p_Result_9454, i1 %p_Result_9455"   --->   Operation 1488 'xor' 'xor_ln340_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1489 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_81)   --->   "%select_ln384_1769 = select i1 %overflow_977, i16, i16"   --->   Operation 1489 'select' 'select_ln384_1769' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1490 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_81 = select i1 %xor_ln340_10, i16 %select_ln384_1769, i16 %p_Val2_2930"   --->   Operation 1490 'select' 'select_ln340_81' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1491 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2933)   --->   "%p_Val2_2932 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_2931, i32, i32"   --->   Operation 1491 'partselect' 'p_Val2_2932' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1492 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2933)   --->   "%p_Result_8675 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2931, i32"   --->   Operation 1492 'bitselect' 'p_Result_8675' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1493 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2933)   --->   "%p_Result_9457 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2931, i32"   --->   Operation 1493 'bitselect' 'p_Result_9457' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1494 [1/1] (0.00ns) (grouped into LUT with out node carry_1936)   --->   "%p_Result_9458 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2931, i32"   --->   Operation 1494 'bitselect' 'p_Result_9458' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1495 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2933)   --->   "%or_ln412_1039 = or i1 %p_Result_8675, i1 %r_967"   --->   Operation 1495 'or' 'or_ln412_1039' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1496 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2933)   --->   "%and_ln412_1039 = and i1 %or_ln412_1039, i1 %p_Result_9457"   --->   Operation 1496 'and' 'and_ln412_1039' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1497 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2933)   --->   "%zext_ln415_1039 = zext i1 %and_ln412_1039"   --->   Operation 1497 'zext' 'zext_ln415_1039' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1498 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2933 = add i16 %zext_ln415_1039, i16 %p_Val2_2932"   --->   Operation 1498 'add' 'p_Val2_2933' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1499 [1/1] (0.00ns)   --->   "%p_Result_9459 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2933, i32"   --->   Operation 1499 'bitselect' 'p_Result_9459' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1500 [1/1] (0.00ns) (grouped into LUT with out node carry_1936)   --->   "%xor_ln416_967 = xor i1 %p_Result_9459, i1"   --->   Operation 1500 'xor' 'xor_ln416_967' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1501 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1936 = and i1 %p_Result_9458, i1 %xor_ln416_967"   --->   Operation 1501 'and' 'carry_1936' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1502 [1/1] (0.00ns) (grouped into LUT with out node overflow_978)   --->   "%deleted_zeros_967 = select i1 %carry_1936, i1 %Range1_all_ones_978, i1 %Range1_all_zeros_895"   --->   Operation 1502 'select' 'deleted_zeros_967' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1503 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1791)   --->   "%tmp_7937 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2931, i32"   --->   Operation 1503 'bitselect' 'tmp_7937' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1504 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1791)   --->   "%xor_ln780_895 = xor i1 %tmp_7937, i1"   --->   Operation 1504 'xor' 'xor_ln780_895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1505 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1791)   --->   "%and_ln780_895 = and i1 %Range2_all_ones_967, i1 %xor_ln780_895"   --->   Operation 1505 'and' 'and_ln780_895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1506 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1791)   --->   "%deleted_ones_906 = select i1 %carry_1936, i1 %and_ln780_895, i1 %Range1_all_ones_978"   --->   Operation 1506 'select' 'deleted_ones_906' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1507 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_895)   --->   "%and_ln781_895 = and i1 %carry_1936, i1 %Range1_all_ones_978"   --->   Operation 1507 'and' 'and_ln781_895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1508 [1/1] (0.00ns) (grouped into LUT with out node overflow_978)   --->   "%xor_ln785_1874 = xor i1 %deleted_zeros_967, i1"   --->   Operation 1508 'xor' 'xor_ln785_1874' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1509 [1/1] (0.00ns) (grouped into LUT with out node overflow_978)   --->   "%or_ln785_966 = or i1 %p_Result_9459, i1 %xor_ln785_1874"   --->   Operation 1509 'or' 'or_ln785_966' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1510 [1/1] (0.00ns) (grouped into LUT with out node overflow_978)   --->   "%xor_ln785_1875 = xor i1 %p_Result_9456, i1"   --->   Operation 1510 'xor' 'xor_ln785_1875' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1511 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_978 = and i1 %or_ln785_966, i1 %xor_ln785_1875"   --->   Operation 1511 'and' 'overflow_978' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1512 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1791 = and i1 %p_Result_9459, i1 %deleted_ones_906"   --->   Operation 1512 'and' 'and_ln786_1791' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1513 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_895)   --->   "%or_ln786_895 = or i1 %and_ln781_895, i1 %and_ln786_1791"   --->   Operation 1513 'or' 'or_ln786_895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1514 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_895)   --->   "%xor_ln786_895 = xor i1 %or_ln786_895, i1"   --->   Operation 1514 'xor' 'xor_ln786_895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1515 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_895)   --->   "%underflow_895 = and i1 %p_Result_9456, i1 %xor_ln786_895"   --->   Operation 1515 'and' 'underflow_895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1516 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_17)   --->   "%select_ln384_1770 = select i1 %overflow_978, i16, i16"   --->   Operation 1516 'select' 'select_ln384_1770' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1517 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_895 = or i1 %overflow_978, i1 %underflow_895"   --->   Operation 1517 'or' 'or_ln384_895' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1518 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_17 = select i1 %or_ln384_895, i16 %select_ln384_1770, i16 %p_Val2_2933"   --->   Operation 1518 'select' 'masked_kernel_V_17' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1519 [1/1] (0.00ns)   --->   "%sext_ln703_741 = sext i16 %select_ln340_81"   --->   Operation 1519 'sext' 'sext_ln703_741' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1520 [1/1] (0.00ns)   --->   "%sext_ln703_742 = sext i16 %masked_kernel_V_17"   --->   Operation 1520 'sext' 'sext_ln703_742' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1521 [1/1] (0.78ns)   --->   "%p_Val2_2934 = add i17 %sext_ln703_741, i17 %sext_ln703_742"   --->   Operation 1521 'add' 'p_Val2_2934' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1522 [1/1] (0.00ns)   --->   "%p_Result_9460 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %p_Val2_2934, i32"   --->   Operation 1522 'bitselect' 'p_Result_9460' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1523 [1/1] (0.78ns)   --->   "%p_Val2_2935 = add i16 %masked_kernel_V_17, i16 %select_ln340_81"   --->   Operation 1523 'add' 'p_Val2_2935' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1524 [1/1] (0.00ns)   --->   "%p_Result_9461 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2935, i32"   --->   Operation 1524 'bitselect' 'p_Result_9461' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1525 [1/1] (0.00ns)   --->   "%sext_ln1118_114 = sext i27 %mul_ln1118_917"   --->   Operation 1525 'sext' 'sext_ln1118_114' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1526 [1/1] (0.00ns)   --->   "%sext_ln1118_115 = sext i16 %padding_mask_load_3"   --->   Operation 1526 'sext' 'sext_ln1118_115' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1527 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_2945 = mul i43 %sext_ln1118_115, i43 %sext_ln1118_114"   --->   Operation 1527 'mul' 'p_Val2_2945' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1528 [1/1] (0.00ns)   --->   "%p_Result_9474 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2945, i32"   --->   Operation 1528 'bitselect' 'p_Result_9474' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1529 [1/1] (0.00ns)   --->   "%trunc_ln718_971 = trunc i43 %p_Val2_2945"   --->   Operation 1529 'trunc' 'trunc_ln718_971' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1530 [1/1] (0.71ns)   --->   "%r_971 = icmp_ne  i19 %trunc_ln718_971, i19"   --->   Operation 1530 'icmp' 'r_971' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1531 [1/1] (0.00ns)   --->   "%tmp_1967 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_2945, i32, i32"   --->   Operation 1531 'partselect' 'tmp_1967' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1532 [1/1] (0.61ns)   --->   "%Range2_all_ones_971 = icmp_eq  i6 %tmp_1967, i6"   --->   Operation 1532 'icmp' 'Range2_all_ones_971' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1533 [1/1] (0.00ns)   --->   "%tmp_1968 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_2945, i32, i32"   --->   Operation 1533 'partselect' 'tmp_1968' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1534 [1/1] (0.59ns)   --->   "%Range1_all_ones_983 = icmp_eq  i7 %tmp_1968, i7"   --->   Operation 1534 'icmp' 'Range1_all_ones_983' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1535 [1/1] (0.59ns)   --->   "%Range1_all_zeros_899 = icmp_eq  i7 %tmp_1968, i7"   --->   Operation 1535 'icmp' 'Range1_all_zeros_899' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1536 [1/1] (0.00ns)   --->   "%sext_ln1118_116 = sext i27 %mul_ln1118_919"   --->   Operation 1536 'sext' 'sext_ln1118_116' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1537 [1/1] (0.00ns)   --->   "%sext_ln1118_117 = sext i16 %padding_mask_load_4"   --->   Operation 1537 'sext' 'sext_ln1118_117' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1538 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_2949 = mul i43 %sext_ln1118_117, i43 %sext_ln1118_116"   --->   Operation 1538 'mul' 'p_Val2_2949' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1539 [1/1] (0.00ns)   --->   "%p_Result_9478 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2949, i32"   --->   Operation 1539 'bitselect' 'p_Result_9478' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1540 [1/1] (0.00ns)   --->   "%trunc_ln718_972 = trunc i43 %p_Val2_2949"   --->   Operation 1540 'trunc' 'trunc_ln718_972' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1541 [1/1] (0.71ns)   --->   "%r_972 = icmp_ne  i19 %trunc_ln718_972, i19"   --->   Operation 1541 'icmp' 'r_972' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1542 [1/1] (0.00ns)   --->   "%tmp_1969 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_2949, i32, i32"   --->   Operation 1542 'partselect' 'tmp_1969' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1543 [1/1] (0.61ns)   --->   "%Range2_all_ones_972 = icmp_eq  i6 %tmp_1969, i6"   --->   Operation 1543 'icmp' 'Range2_all_ones_972' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1544 [1/1] (0.00ns)   --->   "%tmp_1970 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_2949, i32, i32"   --->   Operation 1544 'partselect' 'tmp_1970' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1545 [1/1] (0.59ns)   --->   "%Range1_all_ones_984 = icmp_eq  i7 %tmp_1970, i7"   --->   Operation 1545 'icmp' 'Range1_all_ones_984' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1546 [1/1] (0.59ns)   --->   "%Range1_all_zeros_900 = icmp_eq  i7 %tmp_1970, i7"   --->   Operation 1546 'icmp' 'Range1_all_zeros_900' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1547 [1/2] (0.59ns)   --->   "%kernel_load_20 = load i7 %kernel_addr_20"   --->   Operation 1547 'load' 'kernel_load_20' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_12 : Operation 1548 [1/1] (0.00ns)   --->   "%zext_ln1118_20 = zext i11 %kernel_load_20"   --->   Operation 1548 'zext' 'zext_ln1118_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1549 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_921 = mul i27 %zext_ln1118_20, i27 %sext_ln1118_113"   --->   Operation 1549 'mul' 'mul_ln1118_921' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1550 [1/2] (0.59ns)   --->   "%kernel_load_21 = load i7 %kernel_addr_21"   --->   Operation 1550 'load' 'kernel_load_21' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_12 : Operation 1551 [1/1] (0.00ns)   --->   "%zext_ln1118_21 = zext i11 %kernel_load_21"   --->   Operation 1551 'zext' 'zext_ln1118_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1552 [1/1] (0.00ns)   --->   "%sext_ln1118_123 = sext i16 %padding_mask_load_4"   --->   Operation 1552 'sext' 'sext_ln1118_123' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1553 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_926 = mul i27 %zext_ln1118_21, i27 %sext_ln1118_123"   --->   Operation 1553 'mul' 'mul_ln1118_926' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1554 [1/1] (0.00ns)   --->   "%kernel_addr_22 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1554 'getelementptr' 'kernel_addr_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1555 [2/2] (0.59ns)   --->   "%kernel_load_22 = load i7 %kernel_addr_22"   --->   Operation 1555 'load' 'kernel_load_22' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_12 : Operation 1556 [1/1] (0.00ns)   --->   "%kernel_addr_23 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1556 'getelementptr' 'kernel_addr_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 1557 [2/2] (0.59ns)   --->   "%kernel_load_23 = load i7 %kernel_addr_23"   --->   Operation 1557 'load' 'kernel_load_23' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>

State 13 <SV = 12> <Delay = 4.34>
ST_13 : Operation 1558 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2895)   --->   "%p_Val2_2894 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_2893, i32, i32"   --->   Operation 1558 'partselect' 'p_Val2_2894' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1559 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2895)   --->   "%p_Result_8619 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2893, i32"   --->   Operation 1559 'bitselect' 'p_Result_8619' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1560 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2895)   --->   "%p_Result_9411 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2893, i32"   --->   Operation 1560 'bitselect' 'p_Result_9411' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1561 [1/1] (0.00ns) (grouped into LUT with out node carry_1916)   --->   "%p_Result_9412 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2893, i32"   --->   Operation 1561 'bitselect' 'p_Result_9412' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1562 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2895)   --->   "%or_ln412_1029 = or i1 %p_Result_8619, i1 %r_957"   --->   Operation 1562 'or' 'or_ln412_1029' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1563 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2895)   --->   "%and_ln412_1029 = and i1 %or_ln412_1029, i1 %p_Result_9411"   --->   Operation 1563 'and' 'and_ln412_1029' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1564 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2895)   --->   "%zext_ln415_1029 = zext i1 %and_ln412_1029"   --->   Operation 1564 'zext' 'zext_ln415_1029' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1565 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2895 = add i16 %zext_ln415_1029, i16 %p_Val2_2894"   --->   Operation 1565 'add' 'p_Val2_2895' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1566 [1/1] (0.00ns)   --->   "%p_Result_9413 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2895, i32"   --->   Operation 1566 'bitselect' 'p_Result_9413' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1567 [1/1] (0.00ns) (grouped into LUT with out node carry_1916)   --->   "%xor_ln416_957 = xor i1 %p_Result_9413, i1"   --->   Operation 1567 'xor' 'xor_ln416_957' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1568 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1916 = and i1 %p_Result_9412, i1 %xor_ln416_957"   --->   Operation 1568 'and' 'carry_1916' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1569 [1/1] (0.00ns) (grouped into LUT with out node overflow_965)   --->   "%deleted_zeros_957 = select i1 %carry_1916, i1 %Range1_all_ones_965, i1 %Range1_all_zeros_885"   --->   Operation 1569 'select' 'deleted_zeros_957' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1570 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1771)   --->   "%tmp_7868 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2893, i32"   --->   Operation 1570 'bitselect' 'tmp_7868' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1571 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1771)   --->   "%xor_ln780_885 = xor i1 %tmp_7868, i1"   --->   Operation 1571 'xor' 'xor_ln780_885' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1572 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1771)   --->   "%and_ln780_885 = and i1 %Range2_all_ones_957, i1 %xor_ln780_885"   --->   Operation 1572 'and' 'and_ln780_885' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1573 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1771)   --->   "%deleted_ones_893 = select i1 %carry_1916, i1 %and_ln780_885, i1 %Range1_all_ones_965"   --->   Operation 1573 'select' 'deleted_ones_893' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1574 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_885)   --->   "%and_ln781_885 = and i1 %carry_1916, i1 %Range1_all_ones_965"   --->   Operation 1574 'and' 'and_ln781_885' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1575 [1/1] (0.00ns) (grouped into LUT with out node overflow_965)   --->   "%xor_ln785_1851 = xor i1 %deleted_zeros_957, i1"   --->   Operation 1575 'xor' 'xor_ln785_1851' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1576 [1/1] (0.00ns) (grouped into LUT with out node overflow_965)   --->   "%or_ln785_956 = or i1 %p_Result_9413, i1 %xor_ln785_1851"   --->   Operation 1576 'or' 'or_ln785_956' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1577 [1/1] (0.00ns) (grouped into LUT with out node overflow_965)   --->   "%xor_ln785_1852 = xor i1 %p_Result_9410, i1"   --->   Operation 1577 'xor' 'xor_ln785_1852' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1578 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_965 = and i1 %or_ln785_956, i1 %xor_ln785_1852"   --->   Operation 1578 'and' 'overflow_965' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1579 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1771 = and i1 %p_Result_9413, i1 %deleted_ones_893"   --->   Operation 1579 'and' 'and_ln786_1771' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1580 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_885)   --->   "%or_ln786_885 = or i1 %and_ln781_885, i1 %and_ln786_1771"   --->   Operation 1580 'or' 'or_ln786_885' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1581 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_885)   --->   "%xor_ln786_885 = xor i1 %or_ln786_885, i1"   --->   Operation 1581 'xor' 'xor_ln786_885' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1582 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_885)   --->   "%underflow_885 = and i1 %p_Result_9410, i1 %xor_ln786_885"   --->   Operation 1582 'and' 'underflow_885' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1583 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_893)   --->   "%select_ln384_1757 = select i1 %overflow_965, i16, i16"   --->   Operation 1583 'select' 'select_ln384_1757' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1584 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_885 = or i1 %overflow_965, i1 %underflow_885"   --->   Operation 1584 'or' 'or_ln384_885' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1585 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_893 = select i1 %or_ln384_885, i16 %select_ln384_1757, i16 %p_Val2_2895"   --->   Operation 1585 'select' 'select_ln384_893' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1586 [1/1] (0.00ns)   --->   "%output_addr_80 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1586 'getelementptr' 'output_addr_80' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1587 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_893, i7 %output_addr_80"   --->   Operation 1587 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_13 : Operation 1588 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2898)   --->   "%p_Val2_2897 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_2896, i32, i32"   --->   Operation 1588 'partselect' 'p_Val2_2897' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1589 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2898)   --->   "%p_Result_8624 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2896, i32"   --->   Operation 1589 'bitselect' 'p_Result_8624' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1590 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2898)   --->   "%p_Result_9415 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2896, i32"   --->   Operation 1590 'bitselect' 'p_Result_9415' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1591 [1/1] (0.00ns) (grouped into LUT with out node carry_1918)   --->   "%p_Result_9416 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2896, i32"   --->   Operation 1591 'bitselect' 'p_Result_9416' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1592 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2898)   --->   "%or_ln412_1030 = or i1 %p_Result_8624, i1 %r_958"   --->   Operation 1592 'or' 'or_ln412_1030' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1593 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2898)   --->   "%and_ln412_1030 = and i1 %or_ln412_1030, i1 %p_Result_9415"   --->   Operation 1593 'and' 'and_ln412_1030' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1594 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2898)   --->   "%zext_ln415_1030 = zext i1 %and_ln412_1030"   --->   Operation 1594 'zext' 'zext_ln415_1030' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1595 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2898 = add i16 %zext_ln415_1030, i16 %p_Val2_2897"   --->   Operation 1595 'add' 'p_Val2_2898' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1596 [1/1] (0.00ns)   --->   "%p_Result_9417 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2898, i32"   --->   Operation 1596 'bitselect' 'p_Result_9417' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1597 [1/1] (0.00ns) (grouped into LUT with out node carry_1918)   --->   "%xor_ln416_958 = xor i1 %p_Result_9417, i1"   --->   Operation 1597 'xor' 'xor_ln416_958' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1598 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1918 = and i1 %p_Result_9416, i1 %xor_ln416_958"   --->   Operation 1598 'and' 'carry_1918' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1599 [1/1] (0.00ns) (grouped into LUT with out node overflow_966)   --->   "%deleted_zeros_958 = select i1 %carry_1918, i1 %Range1_all_ones_966, i1 %Range1_all_zeros_886"   --->   Operation 1599 'select' 'deleted_zeros_958' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1600 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1773)   --->   "%tmp_7874 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2896, i32"   --->   Operation 1600 'bitselect' 'tmp_7874' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1601 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1773)   --->   "%xor_ln780_886 = xor i1 %tmp_7874, i1"   --->   Operation 1601 'xor' 'xor_ln780_886' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1602 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1773)   --->   "%and_ln780_886 = and i1 %Range2_all_ones_958, i1 %xor_ln780_886"   --->   Operation 1602 'and' 'and_ln780_886' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1603 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1773)   --->   "%deleted_ones_894 = select i1 %carry_1918, i1 %and_ln780_886, i1 %Range1_all_ones_966"   --->   Operation 1603 'select' 'deleted_ones_894' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1604 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_886)   --->   "%and_ln781_886 = and i1 %carry_1918, i1 %Range1_all_ones_966"   --->   Operation 1604 'and' 'and_ln781_886' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1605 [1/1] (0.00ns) (grouped into LUT with out node overflow_966)   --->   "%xor_ln785_1853 = xor i1 %deleted_zeros_958, i1"   --->   Operation 1605 'xor' 'xor_ln785_1853' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1606 [1/1] (0.00ns) (grouped into LUT with out node overflow_966)   --->   "%or_ln785_957 = or i1 %p_Result_9417, i1 %xor_ln785_1853"   --->   Operation 1606 'or' 'or_ln785_957' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1607 [1/1] (0.00ns) (grouped into LUT with out node overflow_966)   --->   "%xor_ln785_1854 = xor i1 %p_Result_9414, i1"   --->   Operation 1607 'xor' 'xor_ln785_1854' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1608 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_966 = and i1 %or_ln785_957, i1 %xor_ln785_1854"   --->   Operation 1608 'and' 'overflow_966' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1609 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1773 = and i1 %p_Result_9417, i1 %deleted_ones_894"   --->   Operation 1609 'and' 'and_ln786_1773' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1610 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_886)   --->   "%or_ln786_886 = or i1 %and_ln781_886, i1 %and_ln786_1773"   --->   Operation 1610 'or' 'or_ln786_886' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1611 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_886)   --->   "%xor_ln786_886 = xor i1 %or_ln786_886, i1"   --->   Operation 1611 'xor' 'xor_ln786_886' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1612 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_886)   --->   "%underflow_886 = and i1 %p_Result_9414, i1 %xor_ln786_886"   --->   Operation 1612 'and' 'underflow_886' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1613 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_894)   --->   "%select_ln384_1758 = select i1 %overflow_966, i16, i16"   --->   Operation 1613 'select' 'select_ln384_1758' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1614 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_886 = or i1 %overflow_966, i1 %underflow_886"   --->   Operation 1614 'or' 'or_ln384_886' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1615 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_894 = select i1 %or_ln384_886, i16 %select_ln384_1758, i16 %p_Val2_2898"   --->   Operation 1615 'select' 'select_ln384_894' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1616 [1/1] (0.00ns)   --->   "%output_addr_81 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1616 'getelementptr' 'output_addr_81' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1617 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_894, i7 %output_addr_81"   --->   Operation 1617 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_13 : Operation 1618 [1/2] (1.15ns)   --->   "%inv_table_load_4 = load i10 %inv_table_addr_4"   --->   Operation 1618 'load' 'inv_table_load_4' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_13 : Operation 1619 [1/1] (0.00ns)   --->   "%zext_ln1116_4 = zext i11 %inv_table_load_4"   --->   Operation 1619 'zext' 'zext_ln1116_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1620 [1/1] (0.00ns)   --->   "%sext_ln1118_104 = sext i16 %masked_kernel_V_76"   --->   Operation 1620 'sext' 'sext_ln1118_104' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1621 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_2913 = mul i27 %zext_ln1116_4, i27 %sext_ln1118_104"   --->   Operation 1621 'mul' 'p_Val2_2913' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1622 [1/1] (0.00ns)   --->   "%p_Result_9434 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2913, i32"   --->   Operation 1622 'bitselect' 'p_Result_9434' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1623 [1/1] (0.00ns)   --->   "%trunc_ln718_962 = trunc i27 %p_Val2_2913"   --->   Operation 1623 'trunc' 'trunc_ln718_962' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1624 [1/1] (0.63ns)   --->   "%r_962 = icmp_ne  i5 %trunc_ln718_962, i5"   --->   Operation 1624 'icmp' 'r_962' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1625 [1/1] (0.00ns)   --->   "%tmp_1949 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_2913, i32, i32"   --->   Operation 1625 'partselect' 'tmp_1949' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1626 [1/1] (0.65ns)   --->   "%Range2_all_ones_962 = icmp_eq  i4 %tmp_1949, i4"   --->   Operation 1626 'icmp' 'Range2_all_ones_962' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1627 [1/1] (0.00ns)   --->   "%tmp_1950 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_2913, i32, i32"   --->   Operation 1627 'partselect' 'tmp_1950' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1628 [1/1] (0.63ns)   --->   "%Range1_all_ones_972 = icmp_eq  i5 %tmp_1950, i5"   --->   Operation 1628 'icmp' 'Range1_all_ones_972' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1629 [1/1] (0.63ns)   --->   "%Range1_all_zeros_890 = icmp_eq  i5 %tmp_1950, i5"   --->   Operation 1629 'icmp' 'Range1_all_zeros_890' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1630 [1/1] (0.00ns)   --->   "%sext_ln1118_105 = sext i16 %masked_kernel_V_13"   --->   Operation 1630 'sext' 'sext_ln1118_105' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1631 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_2916 = mul i27 %zext_ln1116_4, i27 %sext_ln1118_105"   --->   Operation 1631 'mul' 'p_Val2_2916' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1632 [1/1] (0.00ns)   --->   "%p_Result_9438 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2916, i32"   --->   Operation 1632 'bitselect' 'p_Result_9438' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1633 [1/1] (0.00ns)   --->   "%trunc_ln718_963 = trunc i27 %p_Val2_2916"   --->   Operation 1633 'trunc' 'trunc_ln718_963' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1634 [1/1] (0.63ns)   --->   "%r_963 = icmp_ne  i5 %trunc_ln718_963, i5"   --->   Operation 1634 'icmp' 'r_963' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1635 [1/1] (0.00ns)   --->   "%tmp_1951 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_2916, i32, i32"   --->   Operation 1635 'partselect' 'tmp_1951' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1636 [1/1] (0.65ns)   --->   "%Range2_all_ones_963 = icmp_eq  i4 %tmp_1951, i4"   --->   Operation 1636 'icmp' 'Range2_all_ones_963' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1637 [1/1] (0.00ns)   --->   "%tmp_1952 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_2916, i32, i32"   --->   Operation 1637 'partselect' 'tmp_1952' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1638 [1/1] (0.63ns)   --->   "%Range1_all_ones_973 = icmp_eq  i5 %tmp_1952, i5"   --->   Operation 1638 'icmp' 'Range1_all_ones_973' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1639 [1/1] (0.63ns)   --->   "%Range1_all_zeros_891 = icmp_eq  i5 %tmp_1952, i5"   --->   Operation 1639 'icmp' 'Range1_all_zeros_891' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1640 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_82)   --->   "%xor_ln785_1876 = xor i1 %p_Result_9460, i1"   --->   Operation 1640 'xor' 'xor_ln785_1876' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1641 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_82)   --->   "%overflow_979 = and i1 %p_Result_9461, i1 %xor_ln785_1876"   --->   Operation 1641 'and' 'overflow_979' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1642 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_82)   --->   "%xor_ln340_11 = xor i1 %p_Result_9460, i1 %p_Result_9461"   --->   Operation 1642 'xor' 'xor_ln340_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1643 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_82)   --->   "%select_ln384_1771 = select i1 %overflow_979, i16, i16"   --->   Operation 1643 'select' 'select_ln384_1771' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1644 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_82 = select i1 %xor_ln340_11, i16 %select_ln384_1771, i16 %p_Val2_2935"   --->   Operation 1644 'select' 'select_ln340_82' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1645 [1/1] (0.00ns)   --->   "%tmp_433 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %select_ln340_82, i32, i32"   --->   Operation 1645 'partselect' 'tmp_433' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1646 [1/1] (0.00ns)   --->   "%sext_ln850_76 = sext i13 %tmp_433"   --->   Operation 1646 'sext' 'sext_ln850_76' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1647 [1/1] (0.00ns) (grouped into LUT with out node index_230)   --->   "%tmp_7940 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln340_82, i32"   --->   Operation 1647 'bitselect' 'tmp_7940' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1648 [1/1] (0.00ns)   --->   "%trunc_ln851_76 = trunc i16 %select_ln340_82"   --->   Operation 1648 'trunc' 'trunc_ln851_76' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1649 [1/1] (0.00ns)   --->   "%p_Result_92 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln851_76, i7"   --->   Operation 1649 'bitconcatenate' 'p_Result_92' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1650 [1/1] (0.60ns)   --->   "%icmp_ln851_76 = icmp_ne  i10 %p_Result_92, i10"   --->   Operation 1650 'icmp' 'icmp_ln851_76' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1651 [1/1] (0.75ns)   --->   "%add_ln695_76 = add i14, i14 %sext_ln850_76"   --->   Operation 1651 'add' 'add_ln695_76' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1652 [1/1] (0.00ns) (grouped into LUT with out node index_230)   --->   "%select_ln850_76 = select i1 %icmp_ln851_76, i14 %add_ln695_76, i14 %sext_ln850_76"   --->   Operation 1652 'select' 'select_ln850_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1653 [1/1] (0.34ns) (out node of the LUT)   --->   "%index_230 = select i1 %tmp_7940, i14 %select_ln850_76, i14 %sext_ln850_76"   --->   Operation 1653 'select' 'index_230' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1654 [1/1] (0.00ns)   --->   "%trunc_ln193_10 = trunc i14 %index_230" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1654 'trunc' 'trunc_ln193_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1655 [1/1] (0.00ns)   --->   "%tmp_7941 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %index_230, i32" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 1655 'bitselect' 'tmp_7941' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1656 [1/1] (0.32ns)   --->   "%index_231 = select i1 %tmp_7941, i13, i13 %trunc_ln193_10" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 1656 'select' 'index_231' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1657 [1/1] (0.00ns)   --->   "%trunc_ln193_11 = trunc i13 %index_231" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1657 'trunc' 'trunc_ln193_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1658 [1/1] (0.00ns)   --->   "%tmp_7942 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index_231, i32, i32" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 1658 'partselect' 'tmp_7942' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1659 [1/1] (0.49ns)   --->   "%icmp_ln195_5 = icmp_ne  i3 %tmp_7942, i3" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 1659 'icmp' 'icmp_ln195_5' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1660 [1/1] (0.30ns)   --->   "%index_232 = select i1 %icmp_ln195_5, i10, i10 %trunc_ln193_11" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 1660 'select' 'index_232' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1661 [1/1] (0.00ns)   --->   "%zext_ln196_5 = zext i10 %index_232" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 1661 'zext' 'zext_ln196_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1662 [1/1] (0.00ns)   --->   "%inv_table_addr_5 = getelementptr i11 %inv_table, i64, i64 %zext_ln196_5" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 1662 'getelementptr' 'inv_table_addr_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1663 [2/2] (1.15ns)   --->   "%inv_table_load_5 = load i10 %inv_table_addr_5"   --->   Operation 1663 'load' 'inv_table_load_5' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_13 : Operation 1664 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2947)   --->   "%p_Val2_2946 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_2945, i32, i32"   --->   Operation 1664 'partselect' 'p_Val2_2946' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1665 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2947)   --->   "%p_Result_8697 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2945, i32"   --->   Operation 1665 'bitselect' 'p_Result_8697' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1666 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2947)   --->   "%p_Result_9475 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2945, i32"   --->   Operation 1666 'bitselect' 'p_Result_9475' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1667 [1/1] (0.00ns) (grouped into LUT with out node carry_1944)   --->   "%p_Result_9476 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2945, i32"   --->   Operation 1667 'bitselect' 'p_Result_9476' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1668 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2947)   --->   "%or_ln412_1043 = or i1 %p_Result_8697, i1 %r_971"   --->   Operation 1668 'or' 'or_ln412_1043' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1669 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2947)   --->   "%and_ln412_1043 = and i1 %or_ln412_1043, i1 %p_Result_9475"   --->   Operation 1669 'and' 'and_ln412_1043' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1670 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2947)   --->   "%zext_ln415_1043 = zext i1 %and_ln412_1043"   --->   Operation 1670 'zext' 'zext_ln415_1043' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1671 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2947 = add i16 %zext_ln415_1043, i16 %p_Val2_2946"   --->   Operation 1671 'add' 'p_Val2_2947' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1672 [1/1] (0.00ns)   --->   "%p_Result_9477 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2947, i32"   --->   Operation 1672 'bitselect' 'p_Result_9477' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1673 [1/1] (0.00ns) (grouped into LUT with out node carry_1944)   --->   "%xor_ln416_971 = xor i1 %p_Result_9477, i1"   --->   Operation 1673 'xor' 'xor_ln416_971' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1674 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1944 = and i1 %p_Result_9476, i1 %xor_ln416_971"   --->   Operation 1674 'and' 'carry_1944' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1675 [1/1] (0.00ns) (grouped into LUT with out node overflow_983)   --->   "%deleted_zeros_971 = select i1 %carry_1944, i1 %Range1_all_ones_983, i1 %Range1_all_zeros_899"   --->   Operation 1675 'select' 'deleted_zeros_971' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1676 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1799)   --->   "%tmp_7966 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2945, i32"   --->   Operation 1676 'bitselect' 'tmp_7966' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1677 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1799)   --->   "%xor_ln780_899 = xor i1 %tmp_7966, i1"   --->   Operation 1677 'xor' 'xor_ln780_899' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1678 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1799)   --->   "%and_ln780_899 = and i1 %Range2_all_ones_971, i1 %xor_ln780_899"   --->   Operation 1678 'and' 'and_ln780_899' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1679 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1799)   --->   "%deleted_ones_911 = select i1 %carry_1944, i1 %and_ln780_899, i1 %Range1_all_ones_983"   --->   Operation 1679 'select' 'deleted_ones_911' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1680 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_899)   --->   "%and_ln781_899 = and i1 %carry_1944, i1 %Range1_all_ones_983"   --->   Operation 1680 'and' 'and_ln781_899' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1681 [1/1] (0.00ns) (grouped into LUT with out node overflow_983)   --->   "%xor_ln785_1883 = xor i1 %deleted_zeros_971, i1"   --->   Operation 1681 'xor' 'xor_ln785_1883' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1682 [1/1] (0.00ns) (grouped into LUT with out node overflow_983)   --->   "%or_ln785_970 = or i1 %p_Result_9477, i1 %xor_ln785_1883"   --->   Operation 1682 'or' 'or_ln785_970' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1683 [1/1] (0.00ns) (grouped into LUT with out node overflow_983)   --->   "%xor_ln785_1884 = xor i1 %p_Result_9474, i1"   --->   Operation 1683 'xor' 'xor_ln785_1884' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1684 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_983 = and i1 %or_ln785_970, i1 %xor_ln785_1884"   --->   Operation 1684 'and' 'overflow_983' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1685 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1799 = and i1 %p_Result_9477, i1 %deleted_ones_911"   --->   Operation 1685 'and' 'and_ln786_1799' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1686 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_899)   --->   "%or_ln786_899 = or i1 %and_ln781_899, i1 %and_ln786_1799"   --->   Operation 1686 'or' 'or_ln786_899' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1687 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_899)   --->   "%xor_ln786_899 = xor i1 %or_ln786_899, i1"   --->   Operation 1687 'xor' 'xor_ln786_899' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1688 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_899)   --->   "%underflow_899 = and i1 %p_Result_9474, i1 %xor_ln786_899"   --->   Operation 1688 'and' 'underflow_899' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1689 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_78)   --->   "%select_ln384_1775 = select i1 %overflow_983, i16, i16"   --->   Operation 1689 'select' 'select_ln384_1775' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1690 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_899 = or i1 %overflow_983, i1 %underflow_899"   --->   Operation 1690 'or' 'or_ln384_899' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1691 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_78 = select i1 %or_ln384_899, i16 %select_ln384_1775, i16 %p_Val2_2947"   --->   Operation 1691 'select' 'masked_kernel_V_78' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1692 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2951)   --->   "%p_Val2_2950 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_2949, i32, i32"   --->   Operation 1692 'partselect' 'p_Val2_2950' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1693 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2951)   --->   "%p_Result_8702 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2949, i32"   --->   Operation 1693 'bitselect' 'p_Result_8702' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1694 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2951)   --->   "%p_Result_9479 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2949, i32"   --->   Operation 1694 'bitselect' 'p_Result_9479' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1695 [1/1] (0.00ns) (grouped into LUT with out node carry_1946)   --->   "%p_Result_9480 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2949, i32"   --->   Operation 1695 'bitselect' 'p_Result_9480' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1696 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2951)   --->   "%or_ln412_1044 = or i1 %p_Result_8702, i1 %r_972"   --->   Operation 1696 'or' 'or_ln412_1044' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1697 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2951)   --->   "%and_ln412_1044 = and i1 %or_ln412_1044, i1 %p_Result_9479"   --->   Operation 1697 'and' 'and_ln412_1044' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1698 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2951)   --->   "%zext_ln415_1044 = zext i1 %and_ln412_1044"   --->   Operation 1698 'zext' 'zext_ln415_1044' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1699 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2951 = add i16 %zext_ln415_1044, i16 %p_Val2_2950"   --->   Operation 1699 'add' 'p_Val2_2951' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1700 [1/1] (0.00ns)   --->   "%p_Result_9481 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2951, i32"   --->   Operation 1700 'bitselect' 'p_Result_9481' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1701 [1/1] (0.00ns) (grouped into LUT with out node carry_1946)   --->   "%xor_ln416_972 = xor i1 %p_Result_9481, i1"   --->   Operation 1701 'xor' 'xor_ln416_972' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1702 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1946 = and i1 %p_Result_9480, i1 %xor_ln416_972"   --->   Operation 1702 'and' 'carry_1946' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1703 [1/1] (0.00ns) (grouped into LUT with out node overflow_984)   --->   "%deleted_zeros_972 = select i1 %carry_1946, i1 %Range1_all_ones_984, i1 %Range1_all_zeros_900"   --->   Operation 1703 'select' 'deleted_zeros_972' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1704 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1801)   --->   "%tmp_7972 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2949, i32"   --->   Operation 1704 'bitselect' 'tmp_7972' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1705 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1801)   --->   "%xor_ln780_900 = xor i1 %tmp_7972, i1"   --->   Operation 1705 'xor' 'xor_ln780_900' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1706 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1801)   --->   "%and_ln780_900 = and i1 %Range2_all_ones_972, i1 %xor_ln780_900"   --->   Operation 1706 'and' 'and_ln780_900' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1707 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1801)   --->   "%deleted_ones_912 = select i1 %carry_1946, i1 %and_ln780_900, i1 %Range1_all_ones_984"   --->   Operation 1707 'select' 'deleted_ones_912' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1708 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_900)   --->   "%and_ln781_900 = and i1 %carry_1946, i1 %Range1_all_ones_984"   --->   Operation 1708 'and' 'and_ln781_900' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1709 [1/1] (0.00ns) (grouped into LUT with out node overflow_984)   --->   "%xor_ln785_1885 = xor i1 %deleted_zeros_972, i1"   --->   Operation 1709 'xor' 'xor_ln785_1885' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1710 [1/1] (0.00ns) (grouped into LUT with out node overflow_984)   --->   "%or_ln785_971 = or i1 %p_Result_9481, i1 %xor_ln785_1885"   --->   Operation 1710 'or' 'or_ln785_971' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1711 [1/1] (0.00ns) (grouped into LUT with out node overflow_984)   --->   "%xor_ln785_1886 = xor i1 %p_Result_9478, i1"   --->   Operation 1711 'xor' 'xor_ln785_1886' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1712 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_984 = and i1 %or_ln785_971, i1 %xor_ln785_1886"   --->   Operation 1712 'and' 'overflow_984' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1713 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1801 = and i1 %p_Result_9481, i1 %deleted_ones_912"   --->   Operation 1713 'and' 'and_ln786_1801' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1714 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_900)   --->   "%or_ln786_900 = or i1 %and_ln781_900, i1 %and_ln786_1801"   --->   Operation 1714 'or' 'or_ln786_900' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1715 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_900)   --->   "%xor_ln786_900 = xor i1 %or_ln786_900, i1"   --->   Operation 1715 'xor' 'xor_ln786_900' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1716 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_900)   --->   "%underflow_900 = and i1 %p_Result_9478, i1 %xor_ln786_900"   --->   Operation 1716 'and' 'underflow_900' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1717 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_19)   --->   "%select_ln384_1776 = select i1 %overflow_984, i16, i16"   --->   Operation 1717 'select' 'select_ln384_1776' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1718 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_900 = or i1 %overflow_984, i1 %underflow_900"   --->   Operation 1718 'or' 'or_ln384_900' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1719 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_19 = select i1 %or_ln384_900, i16 %select_ln384_1776, i16 %p_Val2_2951"   --->   Operation 1719 'select' 'masked_kernel_V_19' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1720 [1/1] (0.00ns)   --->   "%sext_ln1118_118 = sext i27 %mul_ln1118_921"   --->   Operation 1720 'sext' 'sext_ln1118_118' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1721 [1/1] (0.00ns)   --->   "%sext_ln1118_119 = sext i16 %padding_mask_load_5"   --->   Operation 1721 'sext' 'sext_ln1118_119' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1722 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_2954 = mul i43 %sext_ln1118_119, i43 %sext_ln1118_118"   --->   Operation 1722 'mul' 'p_Val2_2954' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1723 [1/1] (0.00ns)   --->   "%p_Result_9484 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2954, i32"   --->   Operation 1723 'bitselect' 'p_Result_9484' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1724 [1/1] (0.00ns)   --->   "%trunc_ln718_973 = trunc i43 %p_Val2_2954"   --->   Operation 1724 'trunc' 'trunc_ln718_973' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1725 [1/1] (0.71ns)   --->   "%r_973 = icmp_ne  i19 %trunc_ln718_973, i19"   --->   Operation 1725 'icmp' 'r_973' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1726 [1/1] (0.00ns)   --->   "%tmp_1971 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_2954, i32, i32"   --->   Operation 1726 'partselect' 'tmp_1971' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1727 [1/1] (0.61ns)   --->   "%Range2_all_ones_973 = icmp_eq  i6 %tmp_1971, i6"   --->   Operation 1727 'icmp' 'Range2_all_ones_973' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1728 [1/1] (0.00ns)   --->   "%tmp_1972 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_2954, i32, i32"   --->   Operation 1728 'partselect' 'tmp_1972' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1729 [1/1] (0.59ns)   --->   "%Range1_all_ones_986 = icmp_eq  i7 %tmp_1972, i7"   --->   Operation 1729 'icmp' 'Range1_all_ones_986' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1730 [1/1] (0.59ns)   --->   "%Range1_all_zeros_901 = icmp_eq  i7 %tmp_1972, i7"   --->   Operation 1730 'icmp' 'Range1_all_zeros_901' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1731 [1/1] (0.00ns)   --->   "%sext_ln1118_124 = sext i27 %mul_ln1118_926"   --->   Operation 1731 'sext' 'sext_ln1118_124' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1732 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_2968 = mul i43 %sext_ln1118_115, i43 %sext_ln1118_124"   --->   Operation 1732 'mul' 'p_Val2_2968' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1733 [1/1] (0.00ns)   --->   "%p_Result_9502 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2968, i32"   --->   Operation 1733 'bitselect' 'p_Result_9502' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1734 [1/1] (0.00ns)   --->   "%trunc_ln718_977 = trunc i43 %p_Val2_2968"   --->   Operation 1734 'trunc' 'trunc_ln718_977' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1735 [1/1] (0.71ns)   --->   "%r_977 = icmp_ne  i19 %trunc_ln718_977, i19"   --->   Operation 1735 'icmp' 'r_977' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1736 [1/1] (0.00ns)   --->   "%tmp_1979 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_2968, i32, i32"   --->   Operation 1736 'partselect' 'tmp_1979' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1737 [1/1] (0.61ns)   --->   "%Range2_all_ones_977 = icmp_eq  i6 %tmp_1979, i6"   --->   Operation 1737 'icmp' 'Range2_all_ones_977' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1738 [1/1] (0.00ns)   --->   "%tmp_1980 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_2968, i32, i32"   --->   Operation 1738 'partselect' 'tmp_1980' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1739 [1/1] (0.59ns)   --->   "%Range1_all_ones_991 = icmp_eq  i7 %tmp_1980, i7"   --->   Operation 1739 'icmp' 'Range1_all_ones_991' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1740 [1/1] (0.59ns)   --->   "%Range1_all_zeros_905 = icmp_eq  i7 %tmp_1980, i7"   --->   Operation 1740 'icmp' 'Range1_all_zeros_905' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1741 [1/2] (0.59ns)   --->   "%kernel_load_22 = load i7 %kernel_addr_22"   --->   Operation 1741 'load' 'kernel_load_22' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_13 : Operation 1742 [1/1] (0.00ns)   --->   "%zext_ln1118_22 = zext i11 %kernel_load_22"   --->   Operation 1742 'zext' 'zext_ln1118_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1743 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_928 = mul i27 %zext_ln1118_22, i27 %sext_ln1118_123"   --->   Operation 1743 'mul' 'mul_ln1118_928' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1744 [1/2] (0.59ns)   --->   "%kernel_load_23 = load i7 %kernel_addr_23"   --->   Operation 1744 'load' 'kernel_load_23' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_13 : Operation 1745 [1/1] (0.00ns)   --->   "%zext_ln1118_23 = zext i11 %kernel_load_23"   --->   Operation 1745 'zext' 'zext_ln1118_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1746 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_930 = mul i27 %zext_ln1118_23, i27 %sext_ln1118_123"   --->   Operation 1746 'mul' 'mul_ln1118_930' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1747 [1/1] (0.00ns)   --->   "%kernel_addr_24 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1747 'getelementptr' 'kernel_addr_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1748 [2/2] (0.59ns)   --->   "%kernel_load_24 = load i7 %kernel_addr_24"   --->   Operation 1748 'load' 'kernel_load_24' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_13 : Operation 1749 [1/1] (0.00ns)   --->   "%kernel_addr_25 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1749 'getelementptr' 'kernel_addr_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 1750 [2/2] (0.59ns)   --->   "%kernel_load_25 = load i7 %kernel_addr_25"   --->   Operation 1750 'load' 'kernel_load_25' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>

State 14 <SV = 13> <Delay = 4.34>
ST_14 : Operation 1751 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2915)   --->   "%p_Val2_2914 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_2913, i32, i32"   --->   Operation 1751 'partselect' 'p_Val2_2914' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1752 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2915)   --->   "%p_Result_8648 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2913, i32"   --->   Operation 1752 'bitselect' 'p_Result_8648' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1753 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2915)   --->   "%p_Result_9435 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2913, i32"   --->   Operation 1753 'bitselect' 'p_Result_9435' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1754 [1/1] (0.00ns) (grouped into LUT with out node carry_1926)   --->   "%p_Result_9436 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2913, i32"   --->   Operation 1754 'bitselect' 'p_Result_9436' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1755 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2915)   --->   "%or_ln412_1034 = or i1 %p_Result_8648, i1 %r_962"   --->   Operation 1755 'or' 'or_ln412_1034' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1756 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2915)   --->   "%and_ln412_1034 = and i1 %or_ln412_1034, i1 %p_Result_9435"   --->   Operation 1756 'and' 'and_ln412_1034' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1757 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2915)   --->   "%zext_ln415_1034 = zext i1 %and_ln412_1034"   --->   Operation 1757 'zext' 'zext_ln415_1034' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1758 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2915 = add i16 %zext_ln415_1034, i16 %p_Val2_2914"   --->   Operation 1758 'add' 'p_Val2_2915' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1759 [1/1] (0.00ns)   --->   "%p_Result_9437 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2915, i32"   --->   Operation 1759 'bitselect' 'p_Result_9437' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1760 [1/1] (0.00ns) (grouped into LUT with out node carry_1926)   --->   "%xor_ln416_962 = xor i1 %p_Result_9437, i1"   --->   Operation 1760 'xor' 'xor_ln416_962' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1761 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1926 = and i1 %p_Result_9436, i1 %xor_ln416_962"   --->   Operation 1761 'and' 'carry_1926' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1762 [1/1] (0.00ns) (grouped into LUT with out node overflow_972)   --->   "%deleted_zeros_962 = select i1 %carry_1926, i1 %Range1_all_ones_972, i1 %Range1_all_zeros_890"   --->   Operation 1762 'select' 'deleted_zeros_962' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1763 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1781)   --->   "%tmp_7905 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2913, i32"   --->   Operation 1763 'bitselect' 'tmp_7905' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1764 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1781)   --->   "%xor_ln780_890 = xor i1 %tmp_7905, i1"   --->   Operation 1764 'xor' 'xor_ln780_890' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1765 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1781)   --->   "%and_ln780_890 = and i1 %Range2_all_ones_962, i1 %xor_ln780_890"   --->   Operation 1765 'and' 'and_ln780_890' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1766 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1781)   --->   "%deleted_ones_900 = select i1 %carry_1926, i1 %and_ln780_890, i1 %Range1_all_ones_972"   --->   Operation 1766 'select' 'deleted_ones_900' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1767 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_890)   --->   "%and_ln781_890 = and i1 %carry_1926, i1 %Range1_all_ones_972"   --->   Operation 1767 'and' 'and_ln781_890' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1768 [1/1] (0.00ns) (grouped into LUT with out node overflow_972)   --->   "%xor_ln785_1863 = xor i1 %deleted_zeros_962, i1"   --->   Operation 1768 'xor' 'xor_ln785_1863' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1769 [1/1] (0.00ns) (grouped into LUT with out node overflow_972)   --->   "%or_ln785_961 = or i1 %p_Result_9437, i1 %xor_ln785_1863"   --->   Operation 1769 'or' 'or_ln785_961' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1770 [1/1] (0.00ns) (grouped into LUT with out node overflow_972)   --->   "%xor_ln785_1864 = xor i1 %p_Result_9434, i1"   --->   Operation 1770 'xor' 'xor_ln785_1864' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1771 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_972 = and i1 %or_ln785_961, i1 %xor_ln785_1864"   --->   Operation 1771 'and' 'overflow_972' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1772 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1781 = and i1 %p_Result_9437, i1 %deleted_ones_900"   --->   Operation 1772 'and' 'and_ln786_1781' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1773 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_890)   --->   "%or_ln786_890 = or i1 %and_ln781_890, i1 %and_ln786_1781"   --->   Operation 1773 'or' 'or_ln786_890' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1774 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_890)   --->   "%xor_ln786_890 = xor i1 %or_ln786_890, i1"   --->   Operation 1774 'xor' 'xor_ln786_890' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1775 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_890)   --->   "%underflow_890 = and i1 %p_Result_9434, i1 %xor_ln786_890"   --->   Operation 1775 'and' 'underflow_890' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1776 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_900)   --->   "%select_ln384_1764 = select i1 %overflow_972, i16, i16"   --->   Operation 1776 'select' 'select_ln384_1764' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1777 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_890 = or i1 %overflow_972, i1 %underflow_890"   --->   Operation 1777 'or' 'or_ln384_890' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1778 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_900 = select i1 %or_ln384_890, i16 %select_ln384_1764, i16 %p_Val2_2915"   --->   Operation 1778 'select' 'select_ln384_900' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1779 [1/1] (0.00ns)   --->   "%output_addr_82 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1779 'getelementptr' 'output_addr_82' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1780 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_900, i7 %output_addr_82"   --->   Operation 1780 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_14 : Operation 1781 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2918)   --->   "%p_Val2_2917 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_2916, i32, i32"   --->   Operation 1781 'partselect' 'p_Val2_2917' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1782 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2918)   --->   "%p_Result_8653 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2916, i32"   --->   Operation 1782 'bitselect' 'p_Result_8653' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1783 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2918)   --->   "%p_Result_9439 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2916, i32"   --->   Operation 1783 'bitselect' 'p_Result_9439' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1784 [1/1] (0.00ns) (grouped into LUT with out node carry_1928)   --->   "%p_Result_9440 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2916, i32"   --->   Operation 1784 'bitselect' 'p_Result_9440' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1785 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2918)   --->   "%or_ln412_1035 = or i1 %p_Result_8653, i1 %r_963"   --->   Operation 1785 'or' 'or_ln412_1035' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1786 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2918)   --->   "%and_ln412_1035 = and i1 %or_ln412_1035, i1 %p_Result_9439"   --->   Operation 1786 'and' 'and_ln412_1035' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1787 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2918)   --->   "%zext_ln415_1035 = zext i1 %and_ln412_1035"   --->   Operation 1787 'zext' 'zext_ln415_1035' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1788 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2918 = add i16 %zext_ln415_1035, i16 %p_Val2_2917"   --->   Operation 1788 'add' 'p_Val2_2918' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1789 [1/1] (0.00ns)   --->   "%p_Result_9441 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2918, i32"   --->   Operation 1789 'bitselect' 'p_Result_9441' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1790 [1/1] (0.00ns) (grouped into LUT with out node carry_1928)   --->   "%xor_ln416_963 = xor i1 %p_Result_9441, i1"   --->   Operation 1790 'xor' 'xor_ln416_963' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1791 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1928 = and i1 %p_Result_9440, i1 %xor_ln416_963"   --->   Operation 1791 'and' 'carry_1928' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1792 [1/1] (0.00ns) (grouped into LUT with out node overflow_973)   --->   "%deleted_zeros_963 = select i1 %carry_1928, i1 %Range1_all_ones_973, i1 %Range1_all_zeros_891"   --->   Operation 1792 'select' 'deleted_zeros_963' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1793 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1783)   --->   "%tmp_7911 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2916, i32"   --->   Operation 1793 'bitselect' 'tmp_7911' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1794 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1783)   --->   "%xor_ln780_891 = xor i1 %tmp_7911, i1"   --->   Operation 1794 'xor' 'xor_ln780_891' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1795 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1783)   --->   "%and_ln780_891 = and i1 %Range2_all_ones_963, i1 %xor_ln780_891"   --->   Operation 1795 'and' 'and_ln780_891' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1796 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1783)   --->   "%deleted_ones_901 = select i1 %carry_1928, i1 %and_ln780_891, i1 %Range1_all_ones_973"   --->   Operation 1796 'select' 'deleted_ones_901' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1797 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_891)   --->   "%and_ln781_891 = and i1 %carry_1928, i1 %Range1_all_ones_973"   --->   Operation 1797 'and' 'and_ln781_891' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1798 [1/1] (0.00ns) (grouped into LUT with out node overflow_973)   --->   "%xor_ln785_1865 = xor i1 %deleted_zeros_963, i1"   --->   Operation 1798 'xor' 'xor_ln785_1865' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1799 [1/1] (0.00ns) (grouped into LUT with out node overflow_973)   --->   "%or_ln785_962 = or i1 %p_Result_9441, i1 %xor_ln785_1865"   --->   Operation 1799 'or' 'or_ln785_962' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1800 [1/1] (0.00ns) (grouped into LUT with out node overflow_973)   --->   "%xor_ln785_1866 = xor i1 %p_Result_9438, i1"   --->   Operation 1800 'xor' 'xor_ln785_1866' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1801 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_973 = and i1 %or_ln785_962, i1 %xor_ln785_1866"   --->   Operation 1801 'and' 'overflow_973' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1802 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1783 = and i1 %p_Result_9441, i1 %deleted_ones_901"   --->   Operation 1802 'and' 'and_ln786_1783' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1803 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_891)   --->   "%or_ln786_891 = or i1 %and_ln781_891, i1 %and_ln786_1783"   --->   Operation 1803 'or' 'or_ln786_891' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1804 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_891)   --->   "%xor_ln786_891 = xor i1 %or_ln786_891, i1"   --->   Operation 1804 'xor' 'xor_ln786_891' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1805 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_891)   --->   "%underflow_891 = and i1 %p_Result_9438, i1 %xor_ln786_891"   --->   Operation 1805 'and' 'underflow_891' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1806 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_901)   --->   "%select_ln384_1765 = select i1 %overflow_973, i16, i16"   --->   Operation 1806 'select' 'select_ln384_1765' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1807 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_891 = or i1 %overflow_973, i1 %underflow_891"   --->   Operation 1807 'or' 'or_ln384_891' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1808 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_901 = select i1 %or_ln384_891, i16 %select_ln384_1765, i16 %p_Val2_2918"   --->   Operation 1808 'select' 'select_ln384_901' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1809 [1/1] (0.00ns)   --->   "%output_addr_83 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1809 'getelementptr' 'output_addr_83' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1810 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_901, i7 %output_addr_83"   --->   Operation 1810 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_14 : Operation 1811 [1/1] (0.00ns)   --->   "%sext_ln1118_106 = sext i16 %masked_kernel_V_14"   --->   Operation 1811 'sext' 'sext_ln1118_106' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1812 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_2919 = mul i27 %zext_ln1116_4, i27 %sext_ln1118_106"   --->   Operation 1812 'mul' 'p_Val2_2919' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1813 [1/1] (0.00ns)   --->   "%p_Result_9442 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2919, i32"   --->   Operation 1813 'bitselect' 'p_Result_9442' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1814 [1/1] (0.00ns)   --->   "%trunc_ln718_964 = trunc i27 %p_Val2_2919"   --->   Operation 1814 'trunc' 'trunc_ln718_964' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1815 [1/1] (0.63ns)   --->   "%r_964 = icmp_ne  i5 %trunc_ln718_964, i5"   --->   Operation 1815 'icmp' 'r_964' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1816 [1/1] (0.00ns)   --->   "%tmp_1953 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_2919, i32, i32"   --->   Operation 1816 'partselect' 'tmp_1953' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1817 [1/1] (0.65ns)   --->   "%Range2_all_ones_964 = icmp_eq  i4 %tmp_1953, i4"   --->   Operation 1817 'icmp' 'Range2_all_ones_964' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1818 [1/1] (0.00ns)   --->   "%tmp_1954 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_2919, i32, i32"   --->   Operation 1818 'partselect' 'tmp_1954' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1819 [1/1] (0.63ns)   --->   "%Range1_all_ones_974 = icmp_eq  i5 %tmp_1954, i5"   --->   Operation 1819 'icmp' 'Range1_all_ones_974' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1820 [1/1] (0.63ns)   --->   "%Range1_all_zeros_892 = icmp_eq  i5 %tmp_1954, i5"   --->   Operation 1820 'icmp' 'Range1_all_zeros_892' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1821 [1/2] (1.15ns)   --->   "%inv_table_load_5 = load i10 %inv_table_addr_5"   --->   Operation 1821 'load' 'inv_table_load_5' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_14 : Operation 1822 [1/1] (0.00ns)   --->   "%zext_ln1116_5 = zext i11 %inv_table_load_5"   --->   Operation 1822 'zext' 'zext_ln1116_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1823 [1/1] (0.00ns)   --->   "%sext_ln1118_110 = sext i16 %masked_kernel_V_77"   --->   Operation 1823 'sext' 'sext_ln1118_110' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1824 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_2936 = mul i27 %zext_ln1116_5, i27 %sext_ln1118_110"   --->   Operation 1824 'mul' 'p_Val2_2936' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1825 [1/1] (0.00ns)   --->   "%p_Result_9462 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2936, i32"   --->   Operation 1825 'bitselect' 'p_Result_9462' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1826 [1/1] (0.00ns)   --->   "%trunc_ln718_968 = trunc i27 %p_Val2_2936"   --->   Operation 1826 'trunc' 'trunc_ln718_968' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1827 [1/1] (0.63ns)   --->   "%r_968 = icmp_ne  i5 %trunc_ln718_968, i5"   --->   Operation 1827 'icmp' 'r_968' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1828 [1/1] (0.00ns)   --->   "%tmp_1961 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_2936, i32, i32"   --->   Operation 1828 'partselect' 'tmp_1961' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1829 [1/1] (0.65ns)   --->   "%Range2_all_ones_968 = icmp_eq  i4 %tmp_1961, i4"   --->   Operation 1829 'icmp' 'Range2_all_ones_968' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1830 [1/1] (0.00ns)   --->   "%tmp_1962 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_2936, i32, i32"   --->   Operation 1830 'partselect' 'tmp_1962' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1831 [1/1] (0.63ns)   --->   "%Range1_all_ones_980 = icmp_eq  i5 %tmp_1962, i5"   --->   Operation 1831 'icmp' 'Range1_all_ones_980' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1832 [1/1] (0.63ns)   --->   "%Range1_all_zeros_896 = icmp_eq  i5 %tmp_1962, i5"   --->   Operation 1832 'icmp' 'Range1_all_zeros_896' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1833 [1/1] (0.00ns)   --->   "%sext_ln703_743 = sext i16 %masked_kernel_V_78"   --->   Operation 1833 'sext' 'sext_ln703_743' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1834 [1/1] (0.00ns)   --->   "%sext_ln703_744 = sext i16 %masked_kernel_V_19"   --->   Operation 1834 'sext' 'sext_ln703_744' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1835 [1/1] (0.78ns)   --->   "%p_Val2_2952 = add i17 %sext_ln703_744, i17 %sext_ln703_743"   --->   Operation 1835 'add' 'p_Val2_2952' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1836 [1/1] (0.00ns)   --->   "%p_Result_9482 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %p_Val2_2952, i32"   --->   Operation 1836 'bitselect' 'p_Result_9482' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1837 [1/1] (0.78ns)   --->   "%p_Val2_2953 = add i16 %masked_kernel_V_78, i16 %masked_kernel_V_19"   --->   Operation 1837 'add' 'p_Val2_2953' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1838 [1/1] (0.00ns)   --->   "%p_Result_9483 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2953, i32"   --->   Operation 1838 'bitselect' 'p_Result_9483' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1839 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_83)   --->   "%xor_ln785_1887 = xor i1 %p_Result_9482, i1"   --->   Operation 1839 'xor' 'xor_ln785_1887' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1840 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_83)   --->   "%overflow_985 = and i1 %p_Result_9483, i1 %xor_ln785_1887"   --->   Operation 1840 'and' 'overflow_985' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1841 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_83)   --->   "%xor_ln340_12 = xor i1 %p_Result_9482, i1 %p_Result_9483"   --->   Operation 1841 'xor' 'xor_ln340_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1842 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_83)   --->   "%select_ln384_1777 = select i1 %overflow_985, i16, i16"   --->   Operation 1842 'select' 'select_ln384_1777' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1843 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_83 = select i1 %xor_ln340_12, i16 %select_ln384_1777, i16 %p_Val2_2953"   --->   Operation 1843 'select' 'select_ln340_83' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1844 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2956)   --->   "%p_Val2_2955 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_2954, i32, i32"   --->   Operation 1844 'partselect' 'p_Val2_2955' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1845 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2956)   --->   "%p_Result_8709 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2954, i32"   --->   Operation 1845 'bitselect' 'p_Result_8709' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1846 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2956)   --->   "%p_Result_9485 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2954, i32"   --->   Operation 1846 'bitselect' 'p_Result_9485' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1847 [1/1] (0.00ns) (grouped into LUT with out node carry_1948)   --->   "%p_Result_9486 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2954, i32"   --->   Operation 1847 'bitselect' 'p_Result_9486' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1848 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2956)   --->   "%or_ln412_1045 = or i1 %p_Result_8709, i1 %r_973"   --->   Operation 1848 'or' 'or_ln412_1045' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1849 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2956)   --->   "%and_ln412_1045 = and i1 %or_ln412_1045, i1 %p_Result_9485"   --->   Operation 1849 'and' 'and_ln412_1045' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1850 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2956)   --->   "%zext_ln415_1045 = zext i1 %and_ln412_1045"   --->   Operation 1850 'zext' 'zext_ln415_1045' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1851 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2956 = add i16 %zext_ln415_1045, i16 %p_Val2_2955"   --->   Operation 1851 'add' 'p_Val2_2956' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1852 [1/1] (0.00ns)   --->   "%p_Result_9487 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2956, i32"   --->   Operation 1852 'bitselect' 'p_Result_9487' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1853 [1/1] (0.00ns) (grouped into LUT with out node carry_1948)   --->   "%xor_ln416_973 = xor i1 %p_Result_9487, i1"   --->   Operation 1853 'xor' 'xor_ln416_973' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1854 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1948 = and i1 %p_Result_9486, i1 %xor_ln416_973"   --->   Operation 1854 'and' 'carry_1948' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1855 [1/1] (0.00ns) (grouped into LUT with out node overflow_986)   --->   "%deleted_zeros_973 = select i1 %carry_1948, i1 %Range1_all_ones_986, i1 %Range1_all_zeros_901"   --->   Operation 1855 'select' 'deleted_zeros_973' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1856 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1803)   --->   "%tmp_7980 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2954, i32"   --->   Operation 1856 'bitselect' 'tmp_7980' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1857 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1803)   --->   "%xor_ln780_901 = xor i1 %tmp_7980, i1"   --->   Operation 1857 'xor' 'xor_ln780_901' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1858 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1803)   --->   "%and_ln780_901 = and i1 %Range2_all_ones_973, i1 %xor_ln780_901"   --->   Operation 1858 'and' 'and_ln780_901' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1859 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1803)   --->   "%deleted_ones_914 = select i1 %carry_1948, i1 %and_ln780_901, i1 %Range1_all_ones_986"   --->   Operation 1859 'select' 'deleted_ones_914' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1860 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_901)   --->   "%and_ln781_901 = and i1 %carry_1948, i1 %Range1_all_ones_986"   --->   Operation 1860 'and' 'and_ln781_901' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1861 [1/1] (0.00ns) (grouped into LUT with out node overflow_986)   --->   "%xor_ln785_1888 = xor i1 %deleted_zeros_973, i1"   --->   Operation 1861 'xor' 'xor_ln785_1888' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1862 [1/1] (0.00ns) (grouped into LUT with out node overflow_986)   --->   "%or_ln785_972 = or i1 %p_Result_9487, i1 %xor_ln785_1888"   --->   Operation 1862 'or' 'or_ln785_972' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1863 [1/1] (0.00ns) (grouped into LUT with out node overflow_986)   --->   "%xor_ln785_1889 = xor i1 %p_Result_9484, i1"   --->   Operation 1863 'xor' 'xor_ln785_1889' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1864 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_986 = and i1 %or_ln785_972, i1 %xor_ln785_1889"   --->   Operation 1864 'and' 'overflow_986' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1865 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1803 = and i1 %p_Result_9487, i1 %deleted_ones_914"   --->   Operation 1865 'and' 'and_ln786_1803' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1866 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_901)   --->   "%or_ln786_901 = or i1 %and_ln781_901, i1 %and_ln786_1803"   --->   Operation 1866 'or' 'or_ln786_901' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1867 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_901)   --->   "%xor_ln786_901 = xor i1 %or_ln786_901, i1"   --->   Operation 1867 'xor' 'xor_ln786_901' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1868 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_901)   --->   "%underflow_901 = and i1 %p_Result_9484, i1 %xor_ln786_901"   --->   Operation 1868 'and' 'underflow_901' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1869 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_20)   --->   "%select_ln384_1778 = select i1 %overflow_986, i16, i16"   --->   Operation 1869 'select' 'select_ln384_1778' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1870 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_901 = or i1 %overflow_986, i1 %underflow_901"   --->   Operation 1870 'or' 'or_ln384_901' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1871 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_20 = select i1 %or_ln384_901, i16 %select_ln384_1778, i16 %p_Val2_2956"   --->   Operation 1871 'select' 'masked_kernel_V_20' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1872 [1/1] (0.00ns)   --->   "%sext_ln703_745 = sext i16 %select_ln340_83"   --->   Operation 1872 'sext' 'sext_ln703_745' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1873 [1/1] (0.00ns)   --->   "%sext_ln703_746 = sext i16 %masked_kernel_V_20"   --->   Operation 1873 'sext' 'sext_ln703_746' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1874 [1/1] (0.78ns)   --->   "%p_Val2_2957 = add i17 %sext_ln703_745, i17 %sext_ln703_746"   --->   Operation 1874 'add' 'p_Val2_2957' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1875 [1/1] (0.00ns)   --->   "%p_Result_9488 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %p_Val2_2957, i32"   --->   Operation 1875 'bitselect' 'p_Result_9488' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1876 [1/1] (0.78ns)   --->   "%p_Val2_2958 = add i16 %masked_kernel_V_20, i16 %select_ln340_83"   --->   Operation 1876 'add' 'p_Val2_2958' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1877 [1/1] (0.00ns)   --->   "%p_Result_9489 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2958, i32"   --->   Operation 1877 'bitselect' 'p_Result_9489' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1878 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_84)   --->   "%xor_ln785_1890 = xor i1 %p_Result_9488, i1"   --->   Operation 1878 'xor' 'xor_ln785_1890' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1879 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_84)   --->   "%overflow_987 = and i1 %p_Result_9489, i1 %xor_ln785_1890"   --->   Operation 1879 'and' 'overflow_987' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1880 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_84)   --->   "%xor_ln340_13 = xor i1 %p_Result_9488, i1 %p_Result_9489"   --->   Operation 1880 'xor' 'xor_ln340_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1881 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_84)   --->   "%select_ln384_1779 = select i1 %overflow_987, i16, i16"   --->   Operation 1881 'select' 'select_ln384_1779' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1882 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_84 = select i1 %xor_ln340_13, i16 %select_ln384_1779, i16 %p_Val2_2958"   --->   Operation 1882 'select' 'select_ln340_84' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1883 [1/1] (0.00ns)   --->   "%tmp_435 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %select_ln340_84, i32, i32"   --->   Operation 1883 'partselect' 'tmp_435' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1884 [1/1] (0.00ns)   --->   "%sext_ln850_77 = sext i13 %tmp_435"   --->   Operation 1884 'sext' 'sext_ln850_77' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1885 [1/1] (0.00ns) (grouped into LUT with out node index_233)   --->   "%tmp_7983 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln340_84, i32"   --->   Operation 1885 'bitselect' 'tmp_7983' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1886 [1/1] (0.00ns)   --->   "%trunc_ln851_77 = trunc i16 %select_ln340_84"   --->   Operation 1886 'trunc' 'trunc_ln851_77' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1887 [1/1] (0.00ns)   --->   "%p_Result_93 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln851_77, i7"   --->   Operation 1887 'bitconcatenate' 'p_Result_93' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1888 [1/1] (0.60ns)   --->   "%icmp_ln851_77 = icmp_ne  i10 %p_Result_93, i10"   --->   Operation 1888 'icmp' 'icmp_ln851_77' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1889 [1/1] (0.75ns)   --->   "%add_ln695_77 = add i14, i14 %sext_ln850_77"   --->   Operation 1889 'add' 'add_ln695_77' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1890 [1/1] (0.00ns) (grouped into LUT with out node index_233)   --->   "%select_ln850_77 = select i1 %icmp_ln851_77, i14 %add_ln695_77, i14 %sext_ln850_77"   --->   Operation 1890 'select' 'select_ln850_77' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1891 [1/1] (0.34ns) (out node of the LUT)   --->   "%index_233 = select i1 %tmp_7983, i14 %select_ln850_77, i14 %sext_ln850_77"   --->   Operation 1891 'select' 'index_233' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1892 [1/1] (0.00ns)   --->   "%trunc_ln193_12 = trunc i14 %index_233" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1892 'trunc' 'trunc_ln193_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1893 [1/1] (0.00ns)   --->   "%tmp_7984 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %index_233, i32" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 1893 'bitselect' 'tmp_7984' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1894 [1/1] (0.32ns)   --->   "%index_234 = select i1 %tmp_7984, i13, i13 %trunc_ln193_12" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 1894 'select' 'index_234' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1895 [1/1] (0.00ns)   --->   "%trunc_ln193_13 = trunc i13 %index_234" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 1895 'trunc' 'trunc_ln193_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1896 [1/1] (0.00ns)   --->   "%tmp_7985 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index_234, i32, i32" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 1896 'partselect' 'tmp_7985' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1897 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2970)   --->   "%p_Val2_2969 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_2968, i32, i32"   --->   Operation 1897 'partselect' 'p_Val2_2969' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1898 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2970)   --->   "%p_Result_8731 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2968, i32"   --->   Operation 1898 'bitselect' 'p_Result_8731' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1899 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2970)   --->   "%p_Result_9503 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2968, i32"   --->   Operation 1899 'bitselect' 'p_Result_9503' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1900 [1/1] (0.00ns) (grouped into LUT with out node carry_1956)   --->   "%p_Result_9504 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2968, i32"   --->   Operation 1900 'bitselect' 'p_Result_9504' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1901 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2970)   --->   "%or_ln412_1049 = or i1 %p_Result_8731, i1 %r_977"   --->   Operation 1901 'or' 'or_ln412_1049' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1902 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2970)   --->   "%and_ln412_1049 = and i1 %or_ln412_1049, i1 %p_Result_9503"   --->   Operation 1902 'and' 'and_ln412_1049' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1903 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2970)   --->   "%zext_ln415_1049 = zext i1 %and_ln412_1049"   --->   Operation 1903 'zext' 'zext_ln415_1049' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1904 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2970 = add i16 %zext_ln415_1049, i16 %p_Val2_2969"   --->   Operation 1904 'add' 'p_Val2_2970' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1905 [1/1] (0.00ns)   --->   "%p_Result_9505 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2970, i32"   --->   Operation 1905 'bitselect' 'p_Result_9505' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1906 [1/1] (0.00ns) (grouped into LUT with out node carry_1956)   --->   "%xor_ln416_977 = xor i1 %p_Result_9505, i1"   --->   Operation 1906 'xor' 'xor_ln416_977' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1907 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1956 = and i1 %p_Result_9504, i1 %xor_ln416_977"   --->   Operation 1907 'and' 'carry_1956' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1908 [1/1] (0.00ns) (grouped into LUT with out node overflow_991)   --->   "%deleted_zeros_977 = select i1 %carry_1956, i1 %Range1_all_ones_991, i1 %Range1_all_zeros_905"   --->   Operation 1908 'select' 'deleted_zeros_977' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1909 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1811)   --->   "%tmp_8009 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2968, i32"   --->   Operation 1909 'bitselect' 'tmp_8009' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1910 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1811)   --->   "%xor_ln780_905 = xor i1 %tmp_8009, i1"   --->   Operation 1910 'xor' 'xor_ln780_905' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1911 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1811)   --->   "%and_ln780_905 = and i1 %Range2_all_ones_977, i1 %xor_ln780_905"   --->   Operation 1911 'and' 'and_ln780_905' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1912 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1811)   --->   "%deleted_ones_919 = select i1 %carry_1956, i1 %and_ln780_905, i1 %Range1_all_ones_991"   --->   Operation 1912 'select' 'deleted_ones_919' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1913 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_905)   --->   "%and_ln781_905 = and i1 %carry_1956, i1 %Range1_all_ones_991"   --->   Operation 1913 'and' 'and_ln781_905' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1914 [1/1] (0.00ns) (grouped into LUT with out node overflow_991)   --->   "%xor_ln785_1897 = xor i1 %deleted_zeros_977, i1"   --->   Operation 1914 'xor' 'xor_ln785_1897' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1915 [1/1] (0.00ns) (grouped into LUT with out node overflow_991)   --->   "%or_ln785_976 = or i1 %p_Result_9505, i1 %xor_ln785_1897"   --->   Operation 1915 'or' 'or_ln785_976' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1916 [1/1] (0.00ns) (grouped into LUT with out node overflow_991)   --->   "%xor_ln785_1898 = xor i1 %p_Result_9502, i1"   --->   Operation 1916 'xor' 'xor_ln785_1898' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1917 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_991 = and i1 %or_ln785_976, i1 %xor_ln785_1898"   --->   Operation 1917 'and' 'overflow_991' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1918 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1811 = and i1 %p_Result_9505, i1 %deleted_ones_919"   --->   Operation 1918 'and' 'and_ln786_1811' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1919 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_905)   --->   "%or_ln786_905 = or i1 %and_ln781_905, i1 %and_ln786_1811"   --->   Operation 1919 'or' 'or_ln786_905' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1920 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_905)   --->   "%xor_ln786_905 = xor i1 %or_ln786_905, i1"   --->   Operation 1920 'xor' 'xor_ln786_905' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1921 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_905)   --->   "%underflow_905 = and i1 %p_Result_9502, i1 %xor_ln786_905"   --->   Operation 1921 'and' 'underflow_905' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1922 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_79)   --->   "%select_ln384_1783 = select i1 %overflow_991, i16, i16"   --->   Operation 1922 'select' 'select_ln384_1783' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1923 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_905 = or i1 %overflow_991, i1 %underflow_905"   --->   Operation 1923 'or' 'or_ln384_905' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1924 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_79 = select i1 %or_ln384_905, i16 %select_ln384_1783, i16 %p_Val2_2970"   --->   Operation 1924 'select' 'masked_kernel_V_79' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1925 [1/1] (0.00ns)   --->   "%sext_ln1118_125 = sext i27 %mul_ln1118_928"   --->   Operation 1925 'sext' 'sext_ln1118_125' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1926 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_2972 = mul i43 %sext_ln1118_117, i43 %sext_ln1118_125"   --->   Operation 1926 'mul' 'p_Val2_2972' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1927 [1/1] (0.00ns)   --->   "%p_Result_9506 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2972, i32"   --->   Operation 1927 'bitselect' 'p_Result_9506' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1928 [1/1] (0.00ns)   --->   "%trunc_ln718_978 = trunc i43 %p_Val2_2972"   --->   Operation 1928 'trunc' 'trunc_ln718_978' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1929 [1/1] (0.71ns)   --->   "%r_978 = icmp_ne  i19 %trunc_ln718_978, i19"   --->   Operation 1929 'icmp' 'r_978' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1930 [1/1] (0.00ns)   --->   "%tmp_1981 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_2972, i32, i32"   --->   Operation 1930 'partselect' 'tmp_1981' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1931 [1/1] (0.61ns)   --->   "%Range2_all_ones_978 = icmp_eq  i6 %tmp_1981, i6"   --->   Operation 1931 'icmp' 'Range2_all_ones_978' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1932 [1/1] (0.00ns)   --->   "%tmp_1982 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_2972, i32, i32"   --->   Operation 1932 'partselect' 'tmp_1982' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1933 [1/1] (0.59ns)   --->   "%Range1_all_ones_992 = icmp_eq  i7 %tmp_1982, i7"   --->   Operation 1933 'icmp' 'Range1_all_ones_992' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1934 [1/1] (0.59ns)   --->   "%Range1_all_zeros_906 = icmp_eq  i7 %tmp_1982, i7"   --->   Operation 1934 'icmp' 'Range1_all_zeros_906' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1935 [1/1] (0.00ns)   --->   "%sext_ln1118_126 = sext i27 %mul_ln1118_930"   --->   Operation 1935 'sext' 'sext_ln1118_126' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1936 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_2977 = mul i43 %sext_ln1118_119, i43 %sext_ln1118_126"   --->   Operation 1936 'mul' 'p_Val2_2977' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1937 [1/1] (0.00ns)   --->   "%p_Result_9512 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2977, i32"   --->   Operation 1937 'bitselect' 'p_Result_9512' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1938 [1/1] (0.00ns)   --->   "%trunc_ln718_979 = trunc i43 %p_Val2_2977"   --->   Operation 1938 'trunc' 'trunc_ln718_979' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1939 [1/1] (0.71ns)   --->   "%r_979 = icmp_ne  i19 %trunc_ln718_979, i19"   --->   Operation 1939 'icmp' 'r_979' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1940 [1/1] (0.00ns)   --->   "%tmp_1983 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_2977, i32, i32"   --->   Operation 1940 'partselect' 'tmp_1983' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1941 [1/1] (0.61ns)   --->   "%Range2_all_ones_979 = icmp_eq  i6 %tmp_1983, i6"   --->   Operation 1941 'icmp' 'Range2_all_ones_979' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1942 [1/1] (0.00ns)   --->   "%tmp_1984 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_2977, i32, i32"   --->   Operation 1942 'partselect' 'tmp_1984' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1943 [1/1] (0.59ns)   --->   "%Range1_all_ones_994 = icmp_eq  i7 %tmp_1984, i7"   --->   Operation 1943 'icmp' 'Range1_all_ones_994' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1944 [1/1] (0.59ns)   --->   "%Range1_all_zeros_907 = icmp_eq  i7 %tmp_1984, i7"   --->   Operation 1944 'icmp' 'Range1_all_zeros_907' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1945 [1/2] (0.59ns)   --->   "%kernel_load_24 = load i7 %kernel_addr_24"   --->   Operation 1945 'load' 'kernel_load_24' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_14 : Operation 1946 [1/1] (0.00ns)   --->   "%zext_ln1118_24 = zext i11 %kernel_load_24"   --->   Operation 1946 'zext' 'zext_ln1118_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1947 [1/1] (0.00ns)   --->   "%sext_ln1118_130 = sext i16 %padding_mask_load_5"   --->   Operation 1947 'sext' 'sext_ln1118_130' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1948 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_935 = mul i27 %zext_ln1118_24, i27 %sext_ln1118_130"   --->   Operation 1948 'mul' 'mul_ln1118_935' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1949 [1/2] (0.59ns)   --->   "%kernel_load_25 = load i7 %kernel_addr_25"   --->   Operation 1949 'load' 'kernel_load_25' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_14 : Operation 1950 [1/1] (0.00ns)   --->   "%zext_ln1118_25 = zext i11 %kernel_load_25"   --->   Operation 1950 'zext' 'zext_ln1118_25' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1951 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_937 = mul i27 %zext_ln1118_25, i27 %sext_ln1118_130"   --->   Operation 1951 'mul' 'mul_ln1118_937' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1952 [1/1] (0.00ns)   --->   "%kernel_addr_26 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1952 'getelementptr' 'kernel_addr_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1953 [2/2] (0.59ns)   --->   "%kernel_load_26 = load i7 %kernel_addr_26"   --->   Operation 1953 'load' 'kernel_load_26' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_14 : Operation 1954 [1/1] (0.00ns)   --->   "%kernel_addr_27 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 1954 'getelementptr' 'kernel_addr_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1955 [2/2] (0.59ns)   --->   "%kernel_load_27 = load i7 %kernel_addr_27"   --->   Operation 1955 'load' 'kernel_load_27' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>

State 15 <SV = 14> <Delay = 3.36>
ST_15 : Operation 1956 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2921)   --->   "%p_Val2_2920 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_2919, i32, i32"   --->   Operation 1956 'partselect' 'p_Val2_2920' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1957 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2921)   --->   "%p_Result_8658 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2919, i32"   --->   Operation 1957 'bitselect' 'p_Result_8658' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1958 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2921)   --->   "%p_Result_9443 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2919, i32"   --->   Operation 1958 'bitselect' 'p_Result_9443' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1959 [1/1] (0.00ns) (grouped into LUT with out node carry_1930)   --->   "%p_Result_9444 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2919, i32"   --->   Operation 1959 'bitselect' 'p_Result_9444' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1960 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2921)   --->   "%or_ln412_1036 = or i1 %p_Result_8658, i1 %r_964"   --->   Operation 1960 'or' 'or_ln412_1036' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1961 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2921)   --->   "%and_ln412_1036 = and i1 %or_ln412_1036, i1 %p_Result_9443"   --->   Operation 1961 'and' 'and_ln412_1036' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1962 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2921)   --->   "%zext_ln415_1036 = zext i1 %and_ln412_1036"   --->   Operation 1962 'zext' 'zext_ln415_1036' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1963 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2921 = add i16 %zext_ln415_1036, i16 %p_Val2_2920"   --->   Operation 1963 'add' 'p_Val2_2921' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1964 [1/1] (0.00ns)   --->   "%p_Result_9445 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2921, i32"   --->   Operation 1964 'bitselect' 'p_Result_9445' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1965 [1/1] (0.00ns) (grouped into LUT with out node carry_1930)   --->   "%xor_ln416_964 = xor i1 %p_Result_9445, i1"   --->   Operation 1965 'xor' 'xor_ln416_964' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1966 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1930 = and i1 %p_Result_9444, i1 %xor_ln416_964"   --->   Operation 1966 'and' 'carry_1930' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1967 [1/1] (0.00ns) (grouped into LUT with out node overflow_974)   --->   "%deleted_zeros_964 = select i1 %carry_1930, i1 %Range1_all_ones_974, i1 %Range1_all_zeros_892"   --->   Operation 1967 'select' 'deleted_zeros_964' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1968 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1785)   --->   "%tmp_7917 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2919, i32"   --->   Operation 1968 'bitselect' 'tmp_7917' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1969 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1785)   --->   "%xor_ln780_892 = xor i1 %tmp_7917, i1"   --->   Operation 1969 'xor' 'xor_ln780_892' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1970 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1785)   --->   "%and_ln780_892 = and i1 %Range2_all_ones_964, i1 %xor_ln780_892"   --->   Operation 1970 'and' 'and_ln780_892' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1971 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1785)   --->   "%deleted_ones_902 = select i1 %carry_1930, i1 %and_ln780_892, i1 %Range1_all_ones_974"   --->   Operation 1971 'select' 'deleted_ones_902' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1972 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_892)   --->   "%and_ln781_892 = and i1 %carry_1930, i1 %Range1_all_ones_974"   --->   Operation 1972 'and' 'and_ln781_892' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1973 [1/1] (0.00ns) (grouped into LUT with out node overflow_974)   --->   "%xor_ln785_1867 = xor i1 %deleted_zeros_964, i1"   --->   Operation 1973 'xor' 'xor_ln785_1867' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1974 [1/1] (0.00ns) (grouped into LUT with out node overflow_974)   --->   "%or_ln785_963 = or i1 %p_Result_9445, i1 %xor_ln785_1867"   --->   Operation 1974 'or' 'or_ln785_963' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1975 [1/1] (0.00ns) (grouped into LUT with out node overflow_974)   --->   "%xor_ln785_1868 = xor i1 %p_Result_9442, i1"   --->   Operation 1975 'xor' 'xor_ln785_1868' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1976 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_974 = and i1 %or_ln785_963, i1 %xor_ln785_1868"   --->   Operation 1976 'and' 'overflow_974' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1977 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1785 = and i1 %p_Result_9445, i1 %deleted_ones_902"   --->   Operation 1977 'and' 'and_ln786_1785' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1978 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_892)   --->   "%or_ln786_892 = or i1 %and_ln781_892, i1 %and_ln786_1785"   --->   Operation 1978 'or' 'or_ln786_892' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1979 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_892)   --->   "%xor_ln786_892 = xor i1 %or_ln786_892, i1"   --->   Operation 1979 'xor' 'xor_ln786_892' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1980 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_892)   --->   "%underflow_892 = and i1 %p_Result_9442, i1 %xor_ln786_892"   --->   Operation 1980 'and' 'underflow_892' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1981 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_902)   --->   "%select_ln384_1766 = select i1 %overflow_974, i16, i16"   --->   Operation 1981 'select' 'select_ln384_1766' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1982 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_892 = or i1 %overflow_974, i1 %underflow_892"   --->   Operation 1982 'or' 'or_ln384_892' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1983 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_902 = select i1 %or_ln384_892, i16 %select_ln384_1766, i16 %p_Val2_2921"   --->   Operation 1983 'select' 'select_ln384_902' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1984 [1/1] (0.00ns)   --->   "%output_addr_84 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 1984 'getelementptr' 'output_addr_84' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1985 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_902, i7 %output_addr_84"   --->   Operation 1985 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_15 : Operation 1986 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2938)   --->   "%p_Val2_2937 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_2936, i32, i32"   --->   Operation 1986 'partselect' 'p_Val2_2937' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1987 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2938)   --->   "%p_Result_8682 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2936, i32"   --->   Operation 1987 'bitselect' 'p_Result_8682' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1988 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2938)   --->   "%p_Result_9463 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2936, i32"   --->   Operation 1988 'bitselect' 'p_Result_9463' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1989 [1/1] (0.00ns) (grouped into LUT with out node carry_1938)   --->   "%p_Result_9464 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2936, i32"   --->   Operation 1989 'bitselect' 'p_Result_9464' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1990 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2938)   --->   "%or_ln412_1040 = or i1 %p_Result_8682, i1 %r_968"   --->   Operation 1990 'or' 'or_ln412_1040' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1991 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2938)   --->   "%and_ln412_1040 = and i1 %or_ln412_1040, i1 %p_Result_9463"   --->   Operation 1991 'and' 'and_ln412_1040' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1992 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2938)   --->   "%zext_ln415_1040 = zext i1 %and_ln412_1040"   --->   Operation 1992 'zext' 'zext_ln415_1040' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1993 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2938 = add i16 %zext_ln415_1040, i16 %p_Val2_2937"   --->   Operation 1993 'add' 'p_Val2_2938' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1994 [1/1] (0.00ns)   --->   "%p_Result_9465 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2938, i32"   --->   Operation 1994 'bitselect' 'p_Result_9465' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1995 [1/1] (0.00ns) (grouped into LUT with out node carry_1938)   --->   "%xor_ln416_968 = xor i1 %p_Result_9465, i1"   --->   Operation 1995 'xor' 'xor_ln416_968' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1996 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1938 = and i1 %p_Result_9464, i1 %xor_ln416_968"   --->   Operation 1996 'and' 'carry_1938' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1997 [1/1] (0.00ns) (grouped into LUT with out node overflow_980)   --->   "%deleted_zeros_968 = select i1 %carry_1938, i1 %Range1_all_ones_980, i1 %Range1_all_zeros_896"   --->   Operation 1997 'select' 'deleted_zeros_968' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1998 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1793)   --->   "%tmp_7948 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2936, i32"   --->   Operation 1998 'bitselect' 'tmp_7948' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1999 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1793)   --->   "%xor_ln780_896 = xor i1 %tmp_7948, i1"   --->   Operation 1999 'xor' 'xor_ln780_896' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2000 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1793)   --->   "%and_ln780_896 = and i1 %Range2_all_ones_968, i1 %xor_ln780_896"   --->   Operation 2000 'and' 'and_ln780_896' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2001 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1793)   --->   "%deleted_ones_908 = select i1 %carry_1938, i1 %and_ln780_896, i1 %Range1_all_ones_980"   --->   Operation 2001 'select' 'deleted_ones_908' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2002 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_896)   --->   "%and_ln781_896 = and i1 %carry_1938, i1 %Range1_all_ones_980"   --->   Operation 2002 'and' 'and_ln781_896' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2003 [1/1] (0.00ns) (grouped into LUT with out node overflow_980)   --->   "%xor_ln785_1877 = xor i1 %deleted_zeros_968, i1"   --->   Operation 2003 'xor' 'xor_ln785_1877' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2004 [1/1] (0.00ns) (grouped into LUT with out node overflow_980)   --->   "%or_ln785_967 = or i1 %p_Result_9465, i1 %xor_ln785_1877"   --->   Operation 2004 'or' 'or_ln785_967' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2005 [1/1] (0.00ns) (grouped into LUT with out node overflow_980)   --->   "%xor_ln785_1878 = xor i1 %p_Result_9462, i1"   --->   Operation 2005 'xor' 'xor_ln785_1878' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2006 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_980 = and i1 %or_ln785_967, i1 %xor_ln785_1878"   --->   Operation 2006 'and' 'overflow_980' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2007 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1793 = and i1 %p_Result_9465, i1 %deleted_ones_908"   --->   Operation 2007 'and' 'and_ln786_1793' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2008 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_896)   --->   "%or_ln786_896 = or i1 %and_ln781_896, i1 %and_ln786_1793"   --->   Operation 2008 'or' 'or_ln786_896' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2009 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_896)   --->   "%xor_ln786_896 = xor i1 %or_ln786_896, i1"   --->   Operation 2009 'xor' 'xor_ln786_896' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2010 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_896)   --->   "%underflow_896 = and i1 %p_Result_9462, i1 %xor_ln786_896"   --->   Operation 2010 'and' 'underflow_896' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2011 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_908)   --->   "%select_ln384_1772 = select i1 %overflow_980, i16, i16"   --->   Operation 2011 'select' 'select_ln384_1772' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2012 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_896 = or i1 %overflow_980, i1 %underflow_896"   --->   Operation 2012 'or' 'or_ln384_896' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2013 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_908 = select i1 %or_ln384_896, i16 %select_ln384_1772, i16 %p_Val2_2938"   --->   Operation 2013 'select' 'select_ln384_908' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2014 [1/1] (0.00ns)   --->   "%output_addr_85 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2014 'getelementptr' 'output_addr_85' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2015 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_908, i7 %output_addr_85"   --->   Operation 2015 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_15 : Operation 2016 [1/1] (0.00ns)   --->   "%sext_ln1118_111 = sext i16 %masked_kernel_V_16"   --->   Operation 2016 'sext' 'sext_ln1118_111' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2017 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_2939 = mul i27 %zext_ln1116_5, i27 %sext_ln1118_111"   --->   Operation 2017 'mul' 'p_Val2_2939' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2018 [1/1] (0.00ns)   --->   "%p_Result_9466 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2939, i32"   --->   Operation 2018 'bitselect' 'p_Result_9466' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2019 [1/1] (0.00ns)   --->   "%trunc_ln718_969 = trunc i27 %p_Val2_2939"   --->   Operation 2019 'trunc' 'trunc_ln718_969' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2020 [1/1] (0.63ns)   --->   "%r_969 = icmp_ne  i5 %trunc_ln718_969, i5"   --->   Operation 2020 'icmp' 'r_969' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2021 [1/1] (0.00ns)   --->   "%tmp_1963 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_2939, i32, i32"   --->   Operation 2021 'partselect' 'tmp_1963' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2022 [1/1] (0.65ns)   --->   "%Range2_all_ones_969 = icmp_eq  i4 %tmp_1963, i4"   --->   Operation 2022 'icmp' 'Range2_all_ones_969' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2023 [1/1] (0.00ns)   --->   "%tmp_1964 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_2939, i32, i32"   --->   Operation 2023 'partselect' 'tmp_1964' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2024 [1/1] (0.63ns)   --->   "%Range1_all_ones_981 = icmp_eq  i5 %tmp_1964, i5"   --->   Operation 2024 'icmp' 'Range1_all_ones_981' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2025 [1/1] (0.63ns)   --->   "%Range1_all_zeros_897 = icmp_eq  i5 %tmp_1964, i5"   --->   Operation 2025 'icmp' 'Range1_all_zeros_897' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2026 [1/1] (0.00ns)   --->   "%sext_ln1118_112 = sext i16 %masked_kernel_V_17"   --->   Operation 2026 'sext' 'sext_ln1118_112' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2027 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_2942 = mul i27 %zext_ln1116_5, i27 %sext_ln1118_112"   --->   Operation 2027 'mul' 'p_Val2_2942' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2028 [1/1] (0.00ns)   --->   "%p_Result_9470 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2942, i32"   --->   Operation 2028 'bitselect' 'p_Result_9470' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2029 [1/1] (0.00ns)   --->   "%trunc_ln718_970 = trunc i27 %p_Val2_2942"   --->   Operation 2029 'trunc' 'trunc_ln718_970' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2030 [1/1] (0.63ns)   --->   "%r_970 = icmp_ne  i5 %trunc_ln718_970, i5"   --->   Operation 2030 'icmp' 'r_970' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2031 [1/1] (0.00ns)   --->   "%tmp_1965 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_2942, i32, i32"   --->   Operation 2031 'partselect' 'tmp_1965' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2032 [1/1] (0.65ns)   --->   "%Range2_all_ones_970 = icmp_eq  i4 %tmp_1965, i4"   --->   Operation 2032 'icmp' 'Range2_all_ones_970' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2033 [1/1] (0.00ns)   --->   "%tmp_1966 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_2942, i32, i32"   --->   Operation 2033 'partselect' 'tmp_1966' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2034 [1/1] (0.63ns)   --->   "%Range1_all_ones_982 = icmp_eq  i5 %tmp_1966, i5"   --->   Operation 2034 'icmp' 'Range1_all_ones_982' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2035 [1/1] (0.63ns)   --->   "%Range1_all_zeros_898 = icmp_eq  i5 %tmp_1966, i5"   --->   Operation 2035 'icmp' 'Range1_all_zeros_898' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2036 [1/1] (0.49ns)   --->   "%icmp_ln195_6 = icmp_ne  i3 %tmp_7985, i3" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2036 'icmp' 'icmp_ln195_6' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2037 [1/1] (0.30ns)   --->   "%index_235 = select i1 %icmp_ln195_6, i10, i10 %trunc_ln193_13" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2037 'select' 'index_235' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2038 [1/1] (0.00ns)   --->   "%zext_ln196_6 = zext i10 %index_235" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2038 'zext' 'zext_ln196_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2039 [1/1] (0.00ns)   --->   "%inv_table_addr_6 = getelementptr i11 %inv_table, i64, i64 %zext_ln196_6" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2039 'getelementptr' 'inv_table_addr_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2040 [2/2] (1.15ns)   --->   "%inv_table_load_6 = load i10 %inv_table_addr_6"   --->   Operation 2040 'load' 'inv_table_load_6' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_15 : Operation 2041 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2974)   --->   "%p_Val2_2973 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_2972, i32, i32"   --->   Operation 2041 'partselect' 'p_Val2_2973' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2042 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2974)   --->   "%p_Result_8736 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2972, i32"   --->   Operation 2042 'bitselect' 'p_Result_8736' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2043 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2974)   --->   "%p_Result_9507 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2972, i32"   --->   Operation 2043 'bitselect' 'p_Result_9507' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2044 [1/1] (0.00ns) (grouped into LUT with out node carry_1958)   --->   "%p_Result_9508 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2972, i32"   --->   Operation 2044 'bitselect' 'p_Result_9508' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2045 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2974)   --->   "%or_ln412_1050 = or i1 %p_Result_8736, i1 %r_978"   --->   Operation 2045 'or' 'or_ln412_1050' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2046 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2974)   --->   "%and_ln412_1050 = and i1 %or_ln412_1050, i1 %p_Result_9507"   --->   Operation 2046 'and' 'and_ln412_1050' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2047 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2974)   --->   "%zext_ln415_1050 = zext i1 %and_ln412_1050"   --->   Operation 2047 'zext' 'zext_ln415_1050' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2048 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2974 = add i16 %zext_ln415_1050, i16 %p_Val2_2973"   --->   Operation 2048 'add' 'p_Val2_2974' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2049 [1/1] (0.00ns)   --->   "%p_Result_9509 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2974, i32"   --->   Operation 2049 'bitselect' 'p_Result_9509' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2050 [1/1] (0.00ns) (grouped into LUT with out node carry_1958)   --->   "%xor_ln416_978 = xor i1 %p_Result_9509, i1"   --->   Operation 2050 'xor' 'xor_ln416_978' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2051 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1958 = and i1 %p_Result_9508, i1 %xor_ln416_978"   --->   Operation 2051 'and' 'carry_1958' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2052 [1/1] (0.00ns) (grouped into LUT with out node overflow_992)   --->   "%deleted_zeros_978 = select i1 %carry_1958, i1 %Range1_all_ones_992, i1 %Range1_all_zeros_906"   --->   Operation 2052 'select' 'deleted_zeros_978' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2053 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1813)   --->   "%tmp_8015 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2972, i32"   --->   Operation 2053 'bitselect' 'tmp_8015' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2054 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1813)   --->   "%xor_ln780_906 = xor i1 %tmp_8015, i1"   --->   Operation 2054 'xor' 'xor_ln780_906' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2055 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1813)   --->   "%and_ln780_906 = and i1 %Range2_all_ones_978, i1 %xor_ln780_906"   --->   Operation 2055 'and' 'and_ln780_906' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2056 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1813)   --->   "%deleted_ones_920 = select i1 %carry_1958, i1 %and_ln780_906, i1 %Range1_all_ones_992"   --->   Operation 2056 'select' 'deleted_ones_920' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2057 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_906)   --->   "%and_ln781_906 = and i1 %carry_1958, i1 %Range1_all_ones_992"   --->   Operation 2057 'and' 'and_ln781_906' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2058 [1/1] (0.00ns) (grouped into LUT with out node overflow_992)   --->   "%xor_ln785_1899 = xor i1 %deleted_zeros_978, i1"   --->   Operation 2058 'xor' 'xor_ln785_1899' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2059 [1/1] (0.00ns) (grouped into LUT with out node overflow_992)   --->   "%or_ln785_977 = or i1 %p_Result_9509, i1 %xor_ln785_1899"   --->   Operation 2059 'or' 'or_ln785_977' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2060 [1/1] (0.00ns) (grouped into LUT with out node overflow_992)   --->   "%xor_ln785_1900 = xor i1 %p_Result_9506, i1"   --->   Operation 2060 'xor' 'xor_ln785_1900' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2061 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_992 = and i1 %or_ln785_977, i1 %xor_ln785_1900"   --->   Operation 2061 'and' 'overflow_992' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2062 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1813 = and i1 %p_Result_9509, i1 %deleted_ones_920"   --->   Operation 2062 'and' 'and_ln786_1813' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2063 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_906)   --->   "%or_ln786_906 = or i1 %and_ln781_906, i1 %and_ln786_1813"   --->   Operation 2063 'or' 'or_ln786_906' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2064 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_906)   --->   "%xor_ln786_906 = xor i1 %or_ln786_906, i1"   --->   Operation 2064 'xor' 'xor_ln786_906' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2065 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_906)   --->   "%underflow_906 = and i1 %p_Result_9506, i1 %xor_ln786_906"   --->   Operation 2065 'and' 'underflow_906' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2066 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_22)   --->   "%select_ln384_1784 = select i1 %overflow_992, i16, i16"   --->   Operation 2066 'select' 'select_ln384_1784' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2067 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_906 = or i1 %overflow_992, i1 %underflow_906"   --->   Operation 2067 'or' 'or_ln384_906' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2068 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_22 = select i1 %or_ln384_906, i16 %select_ln384_1784, i16 %p_Val2_2974"   --->   Operation 2068 'select' 'masked_kernel_V_22' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2069 [1/1] (0.00ns)   --->   "%sext_ln703_747 = sext i16 %masked_kernel_V_79"   --->   Operation 2069 'sext' 'sext_ln703_747' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2070 [1/1] (0.00ns)   --->   "%sext_ln703_748 = sext i16 %masked_kernel_V_22"   --->   Operation 2070 'sext' 'sext_ln703_748' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2071 [1/1] (0.78ns)   --->   "%p_Val2_2975 = add i17 %sext_ln703_748, i17 %sext_ln703_747"   --->   Operation 2071 'add' 'p_Val2_2975' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2072 [1/1] (0.00ns)   --->   "%p_Result_9510 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %p_Val2_2975, i32"   --->   Operation 2072 'bitselect' 'p_Result_9510' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2073 [1/1] (0.78ns)   --->   "%p_Val2_2976 = add i16 %masked_kernel_V_79, i16 %masked_kernel_V_22"   --->   Operation 2073 'add' 'p_Val2_2976' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2074 [1/1] (0.00ns)   --->   "%p_Result_9511 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2976, i32"   --->   Operation 2074 'bitselect' 'p_Result_9511' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2075 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_85)   --->   "%xor_ln785_1901 = xor i1 %p_Result_9510, i1"   --->   Operation 2075 'xor' 'xor_ln785_1901' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2076 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_85)   --->   "%overflow_993 = and i1 %p_Result_9511, i1 %xor_ln785_1901"   --->   Operation 2076 'and' 'overflow_993' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2077 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_85)   --->   "%xor_ln340_14 = xor i1 %p_Result_9510, i1 %p_Result_9511"   --->   Operation 2077 'xor' 'xor_ln340_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2078 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_85)   --->   "%select_ln384_1785 = select i1 %overflow_993, i16, i16"   --->   Operation 2078 'select' 'select_ln384_1785' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2079 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_85 = select i1 %xor_ln340_14, i16 %select_ln384_1785, i16 %p_Val2_2976"   --->   Operation 2079 'select' 'select_ln340_85' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2080 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2979)   --->   "%p_Val2_2978 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_2977, i32, i32"   --->   Operation 2080 'partselect' 'p_Val2_2978' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2081 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2979)   --->   "%p_Result_8743 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2977, i32"   --->   Operation 2081 'bitselect' 'p_Result_8743' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2082 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2979)   --->   "%p_Result_9513 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2977, i32"   --->   Operation 2082 'bitselect' 'p_Result_9513' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2083 [1/1] (0.00ns) (grouped into LUT with out node carry_1960)   --->   "%p_Result_9514 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2977, i32"   --->   Operation 2083 'bitselect' 'p_Result_9514' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2084 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2979)   --->   "%or_ln412_1051 = or i1 %p_Result_8743, i1 %r_979"   --->   Operation 2084 'or' 'or_ln412_1051' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2085 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2979)   --->   "%and_ln412_1051 = and i1 %or_ln412_1051, i1 %p_Result_9513"   --->   Operation 2085 'and' 'and_ln412_1051' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2086 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2979)   --->   "%zext_ln415_1051 = zext i1 %and_ln412_1051"   --->   Operation 2086 'zext' 'zext_ln415_1051' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2087 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2979 = add i16 %zext_ln415_1051, i16 %p_Val2_2978"   --->   Operation 2087 'add' 'p_Val2_2979' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2088 [1/1] (0.00ns)   --->   "%p_Result_9515 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2979, i32"   --->   Operation 2088 'bitselect' 'p_Result_9515' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2089 [1/1] (0.00ns) (grouped into LUT with out node carry_1960)   --->   "%xor_ln416_979 = xor i1 %p_Result_9515, i1"   --->   Operation 2089 'xor' 'xor_ln416_979' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2090 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1960 = and i1 %p_Result_9514, i1 %xor_ln416_979"   --->   Operation 2090 'and' 'carry_1960' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2091 [1/1] (0.00ns) (grouped into LUT with out node overflow_994)   --->   "%deleted_zeros_979 = select i1 %carry_1960, i1 %Range1_all_ones_994, i1 %Range1_all_zeros_907"   --->   Operation 2091 'select' 'deleted_zeros_979' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2092 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1815)   --->   "%tmp_8023 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2977, i32"   --->   Operation 2092 'bitselect' 'tmp_8023' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2093 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1815)   --->   "%xor_ln780_907 = xor i1 %tmp_8023, i1"   --->   Operation 2093 'xor' 'xor_ln780_907' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2094 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1815)   --->   "%and_ln780_907 = and i1 %Range2_all_ones_979, i1 %xor_ln780_907"   --->   Operation 2094 'and' 'and_ln780_907' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2095 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1815)   --->   "%deleted_ones_922 = select i1 %carry_1960, i1 %and_ln780_907, i1 %Range1_all_ones_994"   --->   Operation 2095 'select' 'deleted_ones_922' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2096 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_907)   --->   "%and_ln781_907 = and i1 %carry_1960, i1 %Range1_all_ones_994"   --->   Operation 2096 'and' 'and_ln781_907' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2097 [1/1] (0.00ns) (grouped into LUT with out node overflow_994)   --->   "%xor_ln785_1902 = xor i1 %deleted_zeros_979, i1"   --->   Operation 2097 'xor' 'xor_ln785_1902' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2098 [1/1] (0.00ns) (grouped into LUT with out node overflow_994)   --->   "%or_ln785_978 = or i1 %p_Result_9515, i1 %xor_ln785_1902"   --->   Operation 2098 'or' 'or_ln785_978' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2099 [1/1] (0.00ns) (grouped into LUT with out node overflow_994)   --->   "%xor_ln785_1903 = xor i1 %p_Result_9512, i1"   --->   Operation 2099 'xor' 'xor_ln785_1903' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2100 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_994 = and i1 %or_ln785_978, i1 %xor_ln785_1903"   --->   Operation 2100 'and' 'overflow_994' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2101 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1815 = and i1 %p_Result_9515, i1 %deleted_ones_922"   --->   Operation 2101 'and' 'and_ln786_1815' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2102 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_907)   --->   "%or_ln786_907 = or i1 %and_ln781_907, i1 %and_ln786_1815"   --->   Operation 2102 'or' 'or_ln786_907' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2103 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_907)   --->   "%xor_ln786_907 = xor i1 %or_ln786_907, i1"   --->   Operation 2103 'xor' 'xor_ln786_907' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2104 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_907)   --->   "%underflow_907 = and i1 %p_Result_9512, i1 %xor_ln786_907"   --->   Operation 2104 'and' 'underflow_907' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2105 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_23)   --->   "%select_ln384_1786 = select i1 %overflow_994, i16, i16"   --->   Operation 2105 'select' 'select_ln384_1786' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2106 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_907 = or i1 %overflow_994, i1 %underflow_907"   --->   Operation 2106 'or' 'or_ln384_907' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2107 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_23 = select i1 %or_ln384_907, i16 %select_ln384_1786, i16 %p_Val2_2979"   --->   Operation 2107 'select' 'masked_kernel_V_23' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 2108 [1/1] (0.00ns)   --->   "%sext_ln703_749 = sext i16 %select_ln340_85"   --->   Operation 2108 'sext' 'sext_ln703_749' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2109 [1/1] (0.00ns)   --->   "%sext_ln703_750 = sext i16 %masked_kernel_V_23"   --->   Operation 2109 'sext' 'sext_ln703_750' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2110 [1/1] (0.78ns)   --->   "%p_Val2_2980 = add i17 %sext_ln703_749, i17 %sext_ln703_750"   --->   Operation 2110 'add' 'p_Val2_2980' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2111 [1/1] (0.00ns)   --->   "%p_Result_9516 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %p_Val2_2980, i32"   --->   Operation 2111 'bitselect' 'p_Result_9516' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2112 [1/1] (0.78ns)   --->   "%p_Val2_2981 = add i16 %masked_kernel_V_23, i16 %select_ln340_85"   --->   Operation 2112 'add' 'p_Val2_2981' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2113 [1/1] (0.00ns)   --->   "%p_Result_9517 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2981, i32"   --->   Operation 2113 'bitselect' 'p_Result_9517' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2114 [1/1] (0.00ns)   --->   "%sext_ln1118_131 = sext i27 %mul_ln1118_935"   --->   Operation 2114 'sext' 'sext_ln1118_131' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2115 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_2991 = mul i43 %sext_ln1118_115, i43 %sext_ln1118_131"   --->   Operation 2115 'mul' 'p_Val2_2991' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2116 [1/1] (0.00ns)   --->   "%p_Result_9530 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2991, i32"   --->   Operation 2116 'bitselect' 'p_Result_9530' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2117 [1/1] (0.00ns)   --->   "%trunc_ln718_983 = trunc i43 %p_Val2_2991"   --->   Operation 2117 'trunc' 'trunc_ln718_983' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2118 [1/1] (0.71ns)   --->   "%r_983 = icmp_ne  i19 %trunc_ln718_983, i19"   --->   Operation 2118 'icmp' 'r_983' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2119 [1/1] (0.00ns)   --->   "%tmp_1991 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_2991, i32, i32"   --->   Operation 2119 'partselect' 'tmp_1991' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2120 [1/1] (0.61ns)   --->   "%Range2_all_ones_983 = icmp_eq  i6 %tmp_1991, i6"   --->   Operation 2120 'icmp' 'Range2_all_ones_983' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2121 [1/1] (0.00ns)   --->   "%tmp_1992 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_2991, i32, i32"   --->   Operation 2121 'partselect' 'tmp_1992' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2122 [1/1] (0.59ns)   --->   "%Range1_all_ones_999 = icmp_eq  i7 %tmp_1992, i7"   --->   Operation 2122 'icmp' 'Range1_all_ones_999' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2123 [1/1] (0.59ns)   --->   "%Range1_all_zeros_911 = icmp_eq  i7 %tmp_1992, i7"   --->   Operation 2123 'icmp' 'Range1_all_zeros_911' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2124 [1/1] (0.00ns)   --->   "%sext_ln1118_132 = sext i27 %mul_ln1118_937"   --->   Operation 2124 'sext' 'sext_ln1118_132' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2125 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_2995 = mul i43 %sext_ln1118_117, i43 %sext_ln1118_132"   --->   Operation 2125 'mul' 'p_Val2_2995' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2126 [1/1] (0.00ns)   --->   "%p_Result_9534 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2995, i32"   --->   Operation 2126 'bitselect' 'p_Result_9534' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2127 [1/1] (0.00ns)   --->   "%trunc_ln718_984 = trunc i43 %p_Val2_2995"   --->   Operation 2127 'trunc' 'trunc_ln718_984' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2128 [1/1] (0.71ns)   --->   "%r_984 = icmp_ne  i19 %trunc_ln718_984, i19"   --->   Operation 2128 'icmp' 'r_984' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2129 [1/1] (0.00ns)   --->   "%tmp_1993 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_2995, i32, i32"   --->   Operation 2129 'partselect' 'tmp_1993' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2130 [1/1] (0.61ns)   --->   "%Range2_all_ones_984 = icmp_eq  i6 %tmp_1993, i6"   --->   Operation 2130 'icmp' 'Range2_all_ones_984' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2131 [1/1] (0.00ns)   --->   "%tmp_1994 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_2995, i32, i32"   --->   Operation 2131 'partselect' 'tmp_1994' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2132 [1/1] (0.59ns)   --->   "%Range1_all_ones_1000 = icmp_eq  i7 %tmp_1994, i7"   --->   Operation 2132 'icmp' 'Range1_all_ones_1000' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2133 [1/1] (0.59ns)   --->   "%Range1_all_zeros_912 = icmp_eq  i7 %tmp_1994, i7"   --->   Operation 2133 'icmp' 'Range1_all_zeros_912' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2134 [1/2] (0.59ns)   --->   "%kernel_load_26 = load i7 %kernel_addr_26"   --->   Operation 2134 'load' 'kernel_load_26' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_15 : Operation 2135 [1/1] (0.00ns)   --->   "%zext_ln1118_26 = zext i11 %kernel_load_26"   --->   Operation 2135 'zext' 'zext_ln1118_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2136 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_939 = mul i27 %zext_ln1118_26, i27 %sext_ln1118_130"   --->   Operation 2136 'mul' 'mul_ln1118_939' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2137 [1/2] (0.59ns)   --->   "%kernel_load_27 = load i7 %kernel_addr_27"   --->   Operation 2137 'load' 'kernel_load_27' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_15 : Operation 2138 [1/1] (0.00ns)   --->   "%zext_ln1118_27 = zext i11 %kernel_load_27"   --->   Operation 2138 'zext' 'zext_ln1118_27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2139 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_944 = mul i27 %zext_ln1118_27, i27 %sext_ln1118_113"   --->   Operation 2139 'mul' 'mul_ln1118_944' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 2140 [1/1] (0.00ns)   --->   "%kernel_addr_28 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2140 'getelementptr' 'kernel_addr_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2141 [2/2] (0.59ns)   --->   "%kernel_load_28 = load i7 %kernel_addr_28"   --->   Operation 2141 'load' 'kernel_load_28' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_15 : Operation 2142 [1/1] (0.00ns)   --->   "%kernel_addr_29 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2142 'getelementptr' 'kernel_addr_29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 2143 [2/2] (0.59ns)   --->   "%kernel_load_29 = load i7 %kernel_addr_29"   --->   Operation 2143 'load' 'kernel_load_29' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>

State 16 <SV = 15> <Delay = 4.34>
ST_16 : Operation 2144 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2941)   --->   "%p_Val2_2940 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_2939, i32, i32"   --->   Operation 2144 'partselect' 'p_Val2_2940' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2145 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2941)   --->   "%p_Result_8687 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2939, i32"   --->   Operation 2145 'bitselect' 'p_Result_8687' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2146 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2941)   --->   "%p_Result_9467 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2939, i32"   --->   Operation 2146 'bitselect' 'p_Result_9467' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2147 [1/1] (0.00ns) (grouped into LUT with out node carry_1940)   --->   "%p_Result_9468 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2939, i32"   --->   Operation 2147 'bitselect' 'p_Result_9468' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2148 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2941)   --->   "%or_ln412_1041 = or i1 %p_Result_8687, i1 %r_969"   --->   Operation 2148 'or' 'or_ln412_1041' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2149 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2941)   --->   "%and_ln412_1041 = and i1 %or_ln412_1041, i1 %p_Result_9467"   --->   Operation 2149 'and' 'and_ln412_1041' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2150 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2941)   --->   "%zext_ln415_1041 = zext i1 %and_ln412_1041"   --->   Operation 2150 'zext' 'zext_ln415_1041' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2151 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2941 = add i16 %zext_ln415_1041, i16 %p_Val2_2940"   --->   Operation 2151 'add' 'p_Val2_2941' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2152 [1/1] (0.00ns)   --->   "%p_Result_9469 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2941, i32"   --->   Operation 2152 'bitselect' 'p_Result_9469' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2153 [1/1] (0.00ns) (grouped into LUT with out node carry_1940)   --->   "%xor_ln416_969 = xor i1 %p_Result_9469, i1"   --->   Operation 2153 'xor' 'xor_ln416_969' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2154 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1940 = and i1 %p_Result_9468, i1 %xor_ln416_969"   --->   Operation 2154 'and' 'carry_1940' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2155 [1/1] (0.00ns) (grouped into LUT with out node overflow_981)   --->   "%deleted_zeros_969 = select i1 %carry_1940, i1 %Range1_all_ones_981, i1 %Range1_all_zeros_897"   --->   Operation 2155 'select' 'deleted_zeros_969' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2156 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1795)   --->   "%tmp_7954 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2939, i32"   --->   Operation 2156 'bitselect' 'tmp_7954' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2157 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1795)   --->   "%xor_ln780_897 = xor i1 %tmp_7954, i1"   --->   Operation 2157 'xor' 'xor_ln780_897' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2158 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1795)   --->   "%and_ln780_897 = and i1 %Range2_all_ones_969, i1 %xor_ln780_897"   --->   Operation 2158 'and' 'and_ln780_897' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2159 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1795)   --->   "%deleted_ones_909 = select i1 %carry_1940, i1 %and_ln780_897, i1 %Range1_all_ones_981"   --->   Operation 2159 'select' 'deleted_ones_909' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2160 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_897)   --->   "%and_ln781_897 = and i1 %carry_1940, i1 %Range1_all_ones_981"   --->   Operation 2160 'and' 'and_ln781_897' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2161 [1/1] (0.00ns) (grouped into LUT with out node overflow_981)   --->   "%xor_ln785_1879 = xor i1 %deleted_zeros_969, i1"   --->   Operation 2161 'xor' 'xor_ln785_1879' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2162 [1/1] (0.00ns) (grouped into LUT with out node overflow_981)   --->   "%or_ln785_968 = or i1 %p_Result_9469, i1 %xor_ln785_1879"   --->   Operation 2162 'or' 'or_ln785_968' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2163 [1/1] (0.00ns) (grouped into LUT with out node overflow_981)   --->   "%xor_ln785_1880 = xor i1 %p_Result_9466, i1"   --->   Operation 2163 'xor' 'xor_ln785_1880' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2164 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_981 = and i1 %or_ln785_968, i1 %xor_ln785_1880"   --->   Operation 2164 'and' 'overflow_981' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2165 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1795 = and i1 %p_Result_9469, i1 %deleted_ones_909"   --->   Operation 2165 'and' 'and_ln786_1795' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2166 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_897)   --->   "%or_ln786_897 = or i1 %and_ln781_897, i1 %and_ln786_1795"   --->   Operation 2166 'or' 'or_ln786_897' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2167 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_897)   --->   "%xor_ln786_897 = xor i1 %or_ln786_897, i1"   --->   Operation 2167 'xor' 'xor_ln786_897' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2168 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_897)   --->   "%underflow_897 = and i1 %p_Result_9466, i1 %xor_ln786_897"   --->   Operation 2168 'and' 'underflow_897' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2169 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_909)   --->   "%select_ln384_1773 = select i1 %overflow_981, i16, i16"   --->   Operation 2169 'select' 'select_ln384_1773' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2170 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_897 = or i1 %overflow_981, i1 %underflow_897"   --->   Operation 2170 'or' 'or_ln384_897' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2171 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_909 = select i1 %or_ln384_897, i16 %select_ln384_1773, i16 %p_Val2_2941"   --->   Operation 2171 'select' 'select_ln384_909' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2172 [1/1] (0.00ns)   --->   "%output_addr_86 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2172 'getelementptr' 'output_addr_86' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2173 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_909, i7 %output_addr_86"   --->   Operation 2173 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_16 : Operation 2174 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2944)   --->   "%p_Val2_2943 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_2942, i32, i32"   --->   Operation 2174 'partselect' 'p_Val2_2943' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2175 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2944)   --->   "%p_Result_8692 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2942, i32"   --->   Operation 2175 'bitselect' 'p_Result_8692' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2176 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2944)   --->   "%p_Result_9471 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2942, i32"   --->   Operation 2176 'bitselect' 'p_Result_9471' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2177 [1/1] (0.00ns) (grouped into LUT with out node carry_1942)   --->   "%p_Result_9472 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2942, i32"   --->   Operation 2177 'bitselect' 'p_Result_9472' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2178 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2944)   --->   "%or_ln412_1042 = or i1 %p_Result_8692, i1 %r_970"   --->   Operation 2178 'or' 'or_ln412_1042' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2179 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2944)   --->   "%and_ln412_1042 = and i1 %or_ln412_1042, i1 %p_Result_9471"   --->   Operation 2179 'and' 'and_ln412_1042' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2180 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2944)   --->   "%zext_ln415_1042 = zext i1 %and_ln412_1042"   --->   Operation 2180 'zext' 'zext_ln415_1042' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2181 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2944 = add i16 %zext_ln415_1042, i16 %p_Val2_2943"   --->   Operation 2181 'add' 'p_Val2_2944' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2182 [1/1] (0.00ns)   --->   "%p_Result_9473 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2944, i32"   --->   Operation 2182 'bitselect' 'p_Result_9473' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2183 [1/1] (0.00ns) (grouped into LUT with out node carry_1942)   --->   "%xor_ln416_970 = xor i1 %p_Result_9473, i1"   --->   Operation 2183 'xor' 'xor_ln416_970' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2184 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1942 = and i1 %p_Result_9472, i1 %xor_ln416_970"   --->   Operation 2184 'and' 'carry_1942' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2185 [1/1] (0.00ns) (grouped into LUT with out node overflow_982)   --->   "%deleted_zeros_970 = select i1 %carry_1942, i1 %Range1_all_ones_982, i1 %Range1_all_zeros_898"   --->   Operation 2185 'select' 'deleted_zeros_970' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2186 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1797)   --->   "%tmp_7960 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2942, i32"   --->   Operation 2186 'bitselect' 'tmp_7960' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2187 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1797)   --->   "%xor_ln780_898 = xor i1 %tmp_7960, i1"   --->   Operation 2187 'xor' 'xor_ln780_898' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2188 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1797)   --->   "%and_ln780_898 = and i1 %Range2_all_ones_970, i1 %xor_ln780_898"   --->   Operation 2188 'and' 'and_ln780_898' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2189 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1797)   --->   "%deleted_ones_910 = select i1 %carry_1942, i1 %and_ln780_898, i1 %Range1_all_ones_982"   --->   Operation 2189 'select' 'deleted_ones_910' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2190 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_898)   --->   "%and_ln781_898 = and i1 %carry_1942, i1 %Range1_all_ones_982"   --->   Operation 2190 'and' 'and_ln781_898' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2191 [1/1] (0.00ns) (grouped into LUT with out node overflow_982)   --->   "%xor_ln785_1881 = xor i1 %deleted_zeros_970, i1"   --->   Operation 2191 'xor' 'xor_ln785_1881' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2192 [1/1] (0.00ns) (grouped into LUT with out node overflow_982)   --->   "%or_ln785_969 = or i1 %p_Result_9473, i1 %xor_ln785_1881"   --->   Operation 2192 'or' 'or_ln785_969' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2193 [1/1] (0.00ns) (grouped into LUT with out node overflow_982)   --->   "%xor_ln785_1882 = xor i1 %p_Result_9470, i1"   --->   Operation 2193 'xor' 'xor_ln785_1882' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2194 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_982 = and i1 %or_ln785_969, i1 %xor_ln785_1882"   --->   Operation 2194 'and' 'overflow_982' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2195 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1797 = and i1 %p_Result_9473, i1 %deleted_ones_910"   --->   Operation 2195 'and' 'and_ln786_1797' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2196 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_898)   --->   "%or_ln786_898 = or i1 %and_ln781_898, i1 %and_ln786_1797"   --->   Operation 2196 'or' 'or_ln786_898' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2197 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_898)   --->   "%xor_ln786_898 = xor i1 %or_ln786_898, i1"   --->   Operation 2197 'xor' 'xor_ln786_898' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2198 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_898)   --->   "%underflow_898 = and i1 %p_Result_9470, i1 %xor_ln786_898"   --->   Operation 2198 'and' 'underflow_898' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2199 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_910)   --->   "%select_ln384_1774 = select i1 %overflow_982, i16, i16"   --->   Operation 2199 'select' 'select_ln384_1774' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2200 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_898 = or i1 %overflow_982, i1 %underflow_898"   --->   Operation 2200 'or' 'or_ln384_898' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2201 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_910 = select i1 %or_ln384_898, i16 %select_ln384_1774, i16 %p_Val2_2944"   --->   Operation 2201 'select' 'select_ln384_910' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2202 [1/1] (0.00ns)   --->   "%output_addr_87 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2202 'getelementptr' 'output_addr_87' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2203 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_910, i7 %output_addr_87"   --->   Operation 2203 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_16 : Operation 2204 [1/2] (1.15ns)   --->   "%inv_table_load_6 = load i10 %inv_table_addr_6"   --->   Operation 2204 'load' 'inv_table_load_6' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_16 : Operation 2205 [1/1] (0.00ns)   --->   "%zext_ln1116_6 = zext i11 %inv_table_load_6"   --->   Operation 2205 'zext' 'zext_ln1116_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2206 [1/1] (0.00ns)   --->   "%sext_ln1118_120 = sext i16 %masked_kernel_V_78"   --->   Operation 2206 'sext' 'sext_ln1118_120' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2207 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_2959 = mul i27 %zext_ln1116_6, i27 %sext_ln1118_120"   --->   Operation 2207 'mul' 'p_Val2_2959' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2208 [1/1] (0.00ns)   --->   "%p_Result_9490 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2959, i32"   --->   Operation 2208 'bitselect' 'p_Result_9490' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2209 [1/1] (0.00ns)   --->   "%trunc_ln718_974 = trunc i27 %p_Val2_2959"   --->   Operation 2209 'trunc' 'trunc_ln718_974' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2210 [1/1] (0.63ns)   --->   "%r_974 = icmp_ne  i5 %trunc_ln718_974, i5"   --->   Operation 2210 'icmp' 'r_974' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2211 [1/1] (0.00ns)   --->   "%tmp_1973 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_2959, i32, i32"   --->   Operation 2211 'partselect' 'tmp_1973' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2212 [1/1] (0.65ns)   --->   "%Range2_all_ones_974 = icmp_eq  i4 %tmp_1973, i4"   --->   Operation 2212 'icmp' 'Range2_all_ones_974' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2213 [1/1] (0.00ns)   --->   "%tmp_1974 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_2959, i32, i32"   --->   Operation 2213 'partselect' 'tmp_1974' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2214 [1/1] (0.63ns)   --->   "%Range1_all_ones_988 = icmp_eq  i5 %tmp_1974, i5"   --->   Operation 2214 'icmp' 'Range1_all_ones_988' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2215 [1/1] (0.63ns)   --->   "%Range1_all_zeros_902 = icmp_eq  i5 %tmp_1974, i5"   --->   Operation 2215 'icmp' 'Range1_all_zeros_902' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2216 [1/1] (0.00ns)   --->   "%sext_ln1118_121 = sext i16 %masked_kernel_V_19"   --->   Operation 2216 'sext' 'sext_ln1118_121' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2217 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_2962 = mul i27 %zext_ln1116_6, i27 %sext_ln1118_121"   --->   Operation 2217 'mul' 'p_Val2_2962' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2218 [1/1] (0.00ns)   --->   "%p_Result_9494 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2962, i32"   --->   Operation 2218 'bitselect' 'p_Result_9494' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2219 [1/1] (0.00ns)   --->   "%trunc_ln718_975 = trunc i27 %p_Val2_2962"   --->   Operation 2219 'trunc' 'trunc_ln718_975' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2220 [1/1] (0.63ns)   --->   "%r_975 = icmp_ne  i5 %trunc_ln718_975, i5"   --->   Operation 2220 'icmp' 'r_975' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2221 [1/1] (0.00ns)   --->   "%tmp_1975 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_2962, i32, i32"   --->   Operation 2221 'partselect' 'tmp_1975' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2222 [1/1] (0.65ns)   --->   "%Range2_all_ones_975 = icmp_eq  i4 %tmp_1975, i4"   --->   Operation 2222 'icmp' 'Range2_all_ones_975' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2223 [1/1] (0.00ns)   --->   "%tmp_1976 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_2962, i32, i32"   --->   Operation 2223 'partselect' 'tmp_1976' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2224 [1/1] (0.63ns)   --->   "%Range1_all_ones_989 = icmp_eq  i5 %tmp_1976, i5"   --->   Operation 2224 'icmp' 'Range1_all_ones_989' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2225 [1/1] (0.63ns)   --->   "%Range1_all_zeros_903 = icmp_eq  i5 %tmp_1976, i5"   --->   Operation 2225 'icmp' 'Range1_all_zeros_903' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2226 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_86)   --->   "%xor_ln785_1904 = xor i1 %p_Result_9516, i1"   --->   Operation 2226 'xor' 'xor_ln785_1904' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2227 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_86)   --->   "%overflow_995 = and i1 %p_Result_9517, i1 %xor_ln785_1904"   --->   Operation 2227 'and' 'overflow_995' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2228 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_86)   --->   "%xor_ln340_15 = xor i1 %p_Result_9516, i1 %p_Result_9517"   --->   Operation 2228 'xor' 'xor_ln340_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2229 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_86)   --->   "%select_ln384_1787 = select i1 %overflow_995, i16, i16"   --->   Operation 2229 'select' 'select_ln384_1787' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2230 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_86 = select i1 %xor_ln340_15, i16 %select_ln384_1787, i16 %p_Val2_2981"   --->   Operation 2230 'select' 'select_ln340_86' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2231 [1/1] (0.00ns)   --->   "%tmp_437 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %select_ln340_86, i32, i32"   --->   Operation 2231 'partselect' 'tmp_437' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2232 [1/1] (0.00ns)   --->   "%sext_ln850_78 = sext i13 %tmp_437"   --->   Operation 2232 'sext' 'sext_ln850_78' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2233 [1/1] (0.00ns) (grouped into LUT with out node index_236)   --->   "%tmp_8026 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln340_86, i32"   --->   Operation 2233 'bitselect' 'tmp_8026' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2234 [1/1] (0.00ns)   --->   "%trunc_ln851_78 = trunc i16 %select_ln340_86"   --->   Operation 2234 'trunc' 'trunc_ln851_78' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2235 [1/1] (0.00ns)   --->   "%p_Result_94 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln851_78, i7"   --->   Operation 2235 'bitconcatenate' 'p_Result_94' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2236 [1/1] (0.60ns)   --->   "%icmp_ln851_78 = icmp_ne  i10 %p_Result_94, i10"   --->   Operation 2236 'icmp' 'icmp_ln851_78' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2237 [1/1] (0.75ns)   --->   "%add_ln695_78 = add i14, i14 %sext_ln850_78"   --->   Operation 2237 'add' 'add_ln695_78' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2238 [1/1] (0.00ns) (grouped into LUT with out node index_236)   --->   "%select_ln850_78 = select i1 %icmp_ln851_78, i14 %add_ln695_78, i14 %sext_ln850_78"   --->   Operation 2238 'select' 'select_ln850_78' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2239 [1/1] (0.34ns) (out node of the LUT)   --->   "%index_236 = select i1 %tmp_8026, i14 %select_ln850_78, i14 %sext_ln850_78"   --->   Operation 2239 'select' 'index_236' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2240 [1/1] (0.00ns)   --->   "%trunc_ln193_14 = trunc i14 %index_236" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2240 'trunc' 'trunc_ln193_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2241 [1/1] (0.00ns)   --->   "%tmp_8027 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %index_236, i32" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2241 'bitselect' 'tmp_8027' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2242 [1/1] (0.32ns)   --->   "%index_237 = select i1 %tmp_8027, i13, i13 %trunc_ln193_14" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2242 'select' 'index_237' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2243 [1/1] (0.00ns)   --->   "%trunc_ln193_15 = trunc i13 %index_237" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2243 'trunc' 'trunc_ln193_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2244 [1/1] (0.00ns)   --->   "%tmp_8028 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index_237, i32, i32" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2244 'partselect' 'tmp_8028' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2245 [1/1] (0.49ns)   --->   "%icmp_ln195_7 = icmp_ne  i3 %tmp_8028, i3" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2245 'icmp' 'icmp_ln195_7' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2246 [1/1] (0.30ns)   --->   "%index_238 = select i1 %icmp_ln195_7, i10, i10 %trunc_ln193_15" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2246 'select' 'index_238' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2247 [1/1] (0.00ns)   --->   "%zext_ln196_7 = zext i10 %index_238" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2247 'zext' 'zext_ln196_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2248 [1/1] (0.00ns)   --->   "%inv_table_addr_7 = getelementptr i11 %inv_table, i64, i64 %zext_ln196_7" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2248 'getelementptr' 'inv_table_addr_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2249 [2/2] (1.15ns)   --->   "%inv_table_load_7 = load i10 %inv_table_addr_7"   --->   Operation 2249 'load' 'inv_table_load_7' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_16 : Operation 2250 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2993)   --->   "%p_Val2_2992 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_2991, i32, i32"   --->   Operation 2250 'partselect' 'p_Val2_2992' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2251 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2993)   --->   "%p_Result_8765 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2991, i32"   --->   Operation 2251 'bitselect' 'p_Result_8765' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2252 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2993)   --->   "%p_Result_9531 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2991, i32"   --->   Operation 2252 'bitselect' 'p_Result_9531' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2253 [1/1] (0.00ns) (grouped into LUT with out node carry_1968)   --->   "%p_Result_9532 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2991, i32"   --->   Operation 2253 'bitselect' 'p_Result_9532' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2254 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2993)   --->   "%or_ln412_1055 = or i1 %p_Result_8765, i1 %r_983"   --->   Operation 2254 'or' 'or_ln412_1055' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2255 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2993)   --->   "%and_ln412_1055 = and i1 %or_ln412_1055, i1 %p_Result_9531"   --->   Operation 2255 'and' 'and_ln412_1055' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2256 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2993)   --->   "%zext_ln415_1055 = zext i1 %and_ln412_1055"   --->   Operation 2256 'zext' 'zext_ln415_1055' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2257 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2993 = add i16 %zext_ln415_1055, i16 %p_Val2_2992"   --->   Operation 2257 'add' 'p_Val2_2993' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2258 [1/1] (0.00ns)   --->   "%p_Result_9533 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2993, i32"   --->   Operation 2258 'bitselect' 'p_Result_9533' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2259 [1/1] (0.00ns) (grouped into LUT with out node carry_1968)   --->   "%xor_ln416_983 = xor i1 %p_Result_9533, i1"   --->   Operation 2259 'xor' 'xor_ln416_983' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2260 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1968 = and i1 %p_Result_9532, i1 %xor_ln416_983"   --->   Operation 2260 'and' 'carry_1968' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2261 [1/1] (0.00ns) (grouped into LUT with out node overflow_999)   --->   "%deleted_zeros_983 = select i1 %carry_1968, i1 %Range1_all_ones_999, i1 %Range1_all_zeros_911"   --->   Operation 2261 'select' 'deleted_zeros_983' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2262 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1823)   --->   "%tmp_8052 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2991, i32"   --->   Operation 2262 'bitselect' 'tmp_8052' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2263 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1823)   --->   "%xor_ln780_911 = xor i1 %tmp_8052, i1"   --->   Operation 2263 'xor' 'xor_ln780_911' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2264 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1823)   --->   "%and_ln780_911 = and i1 %Range2_all_ones_983, i1 %xor_ln780_911"   --->   Operation 2264 'and' 'and_ln780_911' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2265 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1823)   --->   "%deleted_ones_927 = select i1 %carry_1968, i1 %and_ln780_911, i1 %Range1_all_ones_999"   --->   Operation 2265 'select' 'deleted_ones_927' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2266 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_911)   --->   "%and_ln781_911 = and i1 %carry_1968, i1 %Range1_all_ones_999"   --->   Operation 2266 'and' 'and_ln781_911' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2267 [1/1] (0.00ns) (grouped into LUT with out node overflow_999)   --->   "%xor_ln785_1911 = xor i1 %deleted_zeros_983, i1"   --->   Operation 2267 'xor' 'xor_ln785_1911' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2268 [1/1] (0.00ns) (grouped into LUT with out node overflow_999)   --->   "%or_ln785_982 = or i1 %p_Result_9533, i1 %xor_ln785_1911"   --->   Operation 2268 'or' 'or_ln785_982' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2269 [1/1] (0.00ns) (grouped into LUT with out node overflow_999)   --->   "%xor_ln785_1912 = xor i1 %p_Result_9530, i1"   --->   Operation 2269 'xor' 'xor_ln785_1912' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2270 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_999 = and i1 %or_ln785_982, i1 %xor_ln785_1912"   --->   Operation 2270 'and' 'overflow_999' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2271 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1823 = and i1 %p_Result_9533, i1 %deleted_ones_927"   --->   Operation 2271 'and' 'and_ln786_1823' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2272 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_911)   --->   "%or_ln786_911 = or i1 %and_ln781_911, i1 %and_ln786_1823"   --->   Operation 2272 'or' 'or_ln786_911' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2273 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_911)   --->   "%xor_ln786_911 = xor i1 %or_ln786_911, i1"   --->   Operation 2273 'xor' 'xor_ln786_911' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2274 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_911)   --->   "%underflow_911 = and i1 %p_Result_9530, i1 %xor_ln786_911"   --->   Operation 2274 'and' 'underflow_911' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2275 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_80)   --->   "%select_ln384_1791 = select i1 %overflow_999, i16, i16"   --->   Operation 2275 'select' 'select_ln384_1791' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2276 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_911 = or i1 %overflow_999, i1 %underflow_911"   --->   Operation 2276 'or' 'or_ln384_911' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2277 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_80 = select i1 %or_ln384_911, i16 %select_ln384_1791, i16 %p_Val2_2993"   --->   Operation 2277 'select' 'masked_kernel_V_80' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2278 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2997)   --->   "%p_Val2_2996 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_2995, i32, i32"   --->   Operation 2278 'partselect' 'p_Val2_2996' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2279 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2997)   --->   "%p_Result_8770 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2995, i32"   --->   Operation 2279 'bitselect' 'p_Result_8770' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2280 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2997)   --->   "%p_Result_9535 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2995, i32"   --->   Operation 2280 'bitselect' 'p_Result_9535' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2281 [1/1] (0.00ns) (grouped into LUT with out node carry_1970)   --->   "%p_Result_9536 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2995, i32"   --->   Operation 2281 'bitselect' 'p_Result_9536' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2282 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2997)   --->   "%or_ln412_1056 = or i1 %p_Result_8770, i1 %r_984"   --->   Operation 2282 'or' 'or_ln412_1056' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2283 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2997)   --->   "%and_ln412_1056 = and i1 %or_ln412_1056, i1 %p_Result_9535"   --->   Operation 2283 'and' 'and_ln412_1056' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2284 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2997)   --->   "%zext_ln415_1056 = zext i1 %and_ln412_1056"   --->   Operation 2284 'zext' 'zext_ln415_1056' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2285 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2997 = add i16 %zext_ln415_1056, i16 %p_Val2_2996"   --->   Operation 2285 'add' 'p_Val2_2997' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2286 [1/1] (0.00ns)   --->   "%p_Result_9537 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2997, i32"   --->   Operation 2286 'bitselect' 'p_Result_9537' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2287 [1/1] (0.00ns) (grouped into LUT with out node carry_1970)   --->   "%xor_ln416_984 = xor i1 %p_Result_9537, i1"   --->   Operation 2287 'xor' 'xor_ln416_984' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2288 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1970 = and i1 %p_Result_9536, i1 %xor_ln416_984"   --->   Operation 2288 'and' 'carry_1970' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2289 [1/1] (0.00ns) (grouped into LUT with out node overflow_1000)   --->   "%deleted_zeros_984 = select i1 %carry_1970, i1 %Range1_all_ones_1000, i1 %Range1_all_zeros_912"   --->   Operation 2289 'select' 'deleted_zeros_984' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2290 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1825)   --->   "%tmp_8058 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_2995, i32"   --->   Operation 2290 'bitselect' 'tmp_8058' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2291 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1825)   --->   "%xor_ln780_912 = xor i1 %tmp_8058, i1"   --->   Operation 2291 'xor' 'xor_ln780_912' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2292 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1825)   --->   "%and_ln780_912 = and i1 %Range2_all_ones_984, i1 %xor_ln780_912"   --->   Operation 2292 'and' 'and_ln780_912' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2293 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1825)   --->   "%deleted_ones_928 = select i1 %carry_1970, i1 %and_ln780_912, i1 %Range1_all_ones_1000"   --->   Operation 2293 'select' 'deleted_ones_928' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2294 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_912)   --->   "%and_ln781_912 = and i1 %carry_1970, i1 %Range1_all_ones_1000"   --->   Operation 2294 'and' 'and_ln781_912' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2295 [1/1] (0.00ns) (grouped into LUT with out node overflow_1000)   --->   "%xor_ln785_1913 = xor i1 %deleted_zeros_984, i1"   --->   Operation 2295 'xor' 'xor_ln785_1913' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2296 [1/1] (0.00ns) (grouped into LUT with out node overflow_1000)   --->   "%or_ln785_983 = or i1 %p_Result_9537, i1 %xor_ln785_1913"   --->   Operation 2296 'or' 'or_ln785_983' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2297 [1/1] (0.00ns) (grouped into LUT with out node overflow_1000)   --->   "%xor_ln785_1914 = xor i1 %p_Result_9534, i1"   --->   Operation 2297 'xor' 'xor_ln785_1914' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2298 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1000 = and i1 %or_ln785_983, i1 %xor_ln785_1914"   --->   Operation 2298 'and' 'overflow_1000' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2299 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1825 = and i1 %p_Result_9537, i1 %deleted_ones_928"   --->   Operation 2299 'and' 'and_ln786_1825' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2300 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_912)   --->   "%or_ln786_912 = or i1 %and_ln781_912, i1 %and_ln786_1825"   --->   Operation 2300 'or' 'or_ln786_912' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2301 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_912)   --->   "%xor_ln786_912 = xor i1 %or_ln786_912, i1"   --->   Operation 2301 'xor' 'xor_ln786_912' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2302 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_912)   --->   "%underflow_912 = and i1 %p_Result_9534, i1 %xor_ln786_912"   --->   Operation 2302 'and' 'underflow_912' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2303 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_25)   --->   "%select_ln384_1792 = select i1 %overflow_1000, i16, i16"   --->   Operation 2303 'select' 'select_ln384_1792' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2304 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_912 = or i1 %overflow_1000, i1 %underflow_912"   --->   Operation 2304 'or' 'or_ln384_912' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2305 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_25 = select i1 %or_ln384_912, i16 %select_ln384_1792, i16 %p_Val2_2997"   --->   Operation 2305 'select' 'masked_kernel_V_25' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 2306 [1/1] (0.00ns)   --->   "%sext_ln1118_133 = sext i27 %mul_ln1118_939"   --->   Operation 2306 'sext' 'sext_ln1118_133' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2307 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3000 = mul i43 %sext_ln1118_119, i43 %sext_ln1118_133"   --->   Operation 2307 'mul' 'p_Val2_3000' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2308 [1/1] (0.00ns)   --->   "%p_Result_9540 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3000, i32"   --->   Operation 2308 'bitselect' 'p_Result_9540' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2309 [1/1] (0.00ns)   --->   "%trunc_ln718_985 = trunc i43 %p_Val2_3000"   --->   Operation 2309 'trunc' 'trunc_ln718_985' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2310 [1/1] (0.71ns)   --->   "%r_985 = icmp_ne  i19 %trunc_ln718_985, i19"   --->   Operation 2310 'icmp' 'r_985' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2311 [1/1] (0.00ns)   --->   "%tmp_1995 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_3000, i32, i32"   --->   Operation 2311 'partselect' 'tmp_1995' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2312 [1/1] (0.61ns)   --->   "%Range2_all_ones_985 = icmp_eq  i6 %tmp_1995, i6"   --->   Operation 2312 'icmp' 'Range2_all_ones_985' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2313 [1/1] (0.00ns)   --->   "%tmp_1996 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_3000, i32, i32"   --->   Operation 2313 'partselect' 'tmp_1996' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2314 [1/1] (0.59ns)   --->   "%Range1_all_ones_1002 = icmp_eq  i7 %tmp_1996, i7"   --->   Operation 2314 'icmp' 'Range1_all_ones_1002' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2315 [1/1] (0.59ns)   --->   "%Range1_all_zeros_913 = icmp_eq  i7 %tmp_1996, i7"   --->   Operation 2315 'icmp' 'Range1_all_zeros_913' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2316 [1/1] (0.00ns)   --->   "%sext_ln1118_137 = sext i27 %mul_ln1118_944"   --->   Operation 2316 'sext' 'sext_ln1118_137' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2317 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3014 = mul i43 %sext_ln1118_115, i43 %sext_ln1118_137"   --->   Operation 2317 'mul' 'p_Val2_3014' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2318 [1/1] (0.00ns)   --->   "%p_Result_9558 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3014, i32"   --->   Operation 2318 'bitselect' 'p_Result_9558' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2319 [1/1] (0.00ns)   --->   "%trunc_ln718_989 = trunc i43 %p_Val2_3014"   --->   Operation 2319 'trunc' 'trunc_ln718_989' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2320 [1/1] (0.71ns)   --->   "%r_989 = icmp_ne  i19 %trunc_ln718_989, i19"   --->   Operation 2320 'icmp' 'r_989' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2321 [1/1] (0.00ns)   --->   "%tmp_2003 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_3014, i32, i32"   --->   Operation 2321 'partselect' 'tmp_2003' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2322 [1/1] (0.61ns)   --->   "%Range2_all_ones_989 = icmp_eq  i6 %tmp_2003, i6"   --->   Operation 2322 'icmp' 'Range2_all_ones_989' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2323 [1/1] (0.00ns)   --->   "%tmp_2004 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_3014, i32, i32"   --->   Operation 2323 'partselect' 'tmp_2004' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2324 [1/1] (0.59ns)   --->   "%Range1_all_ones_1007 = icmp_eq  i7 %tmp_2004, i7"   --->   Operation 2324 'icmp' 'Range1_all_ones_1007' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2325 [1/1] (0.59ns)   --->   "%Range1_all_zeros_917 = icmp_eq  i7 %tmp_2004, i7"   --->   Operation 2325 'icmp' 'Range1_all_zeros_917' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2326 [1/2] (0.59ns)   --->   "%kernel_load_28 = load i7 %kernel_addr_28"   --->   Operation 2326 'load' 'kernel_load_28' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_16 : Operation 2327 [1/1] (0.00ns)   --->   "%zext_ln1118_28 = zext i11 %kernel_load_28"   --->   Operation 2327 'zext' 'zext_ln1118_28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2328 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_946 = mul i27 %zext_ln1118_28, i27 %sext_ln1118_113"   --->   Operation 2328 'mul' 'mul_ln1118_946' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2329 [1/2] (0.59ns)   --->   "%kernel_load_29 = load i7 %kernel_addr_29"   --->   Operation 2329 'load' 'kernel_load_29' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_16 : Operation 2330 [1/1] (0.00ns)   --->   "%zext_ln1118_29 = zext i11 %kernel_load_29"   --->   Operation 2330 'zext' 'zext_ln1118_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2331 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_948 = mul i27 %zext_ln1118_29, i27 %sext_ln1118_113"   --->   Operation 2331 'mul' 'mul_ln1118_948' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 2332 [1/1] (0.00ns)   --->   "%kernel_addr_30 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2332 'getelementptr' 'kernel_addr_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2333 [2/2] (0.59ns)   --->   "%kernel_load_30 = load i7 %kernel_addr_30"   --->   Operation 2333 'load' 'kernel_load_30' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_16 : Operation 2334 [1/1] (0.00ns)   --->   "%kernel_addr_31 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2334 'getelementptr' 'kernel_addr_31' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 2335 [2/2] (0.59ns)   --->   "%kernel_load_31 = load i7 %kernel_addr_31"   --->   Operation 2335 'load' 'kernel_load_31' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>

State 17 <SV = 16> <Delay = 4.34>
ST_17 : Operation 2336 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2961)   --->   "%p_Val2_2960 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_2959, i32, i32"   --->   Operation 2336 'partselect' 'p_Val2_2960' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2337 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2961)   --->   "%p_Result_8716 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2959, i32"   --->   Operation 2337 'bitselect' 'p_Result_8716' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2338 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2961)   --->   "%p_Result_9491 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2959, i32"   --->   Operation 2338 'bitselect' 'p_Result_9491' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2339 [1/1] (0.00ns) (grouped into LUT with out node carry_1950)   --->   "%p_Result_9492 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2959, i32"   --->   Operation 2339 'bitselect' 'p_Result_9492' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2340 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2961)   --->   "%or_ln412_1046 = or i1 %p_Result_8716, i1 %r_974"   --->   Operation 2340 'or' 'or_ln412_1046' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2341 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2961)   --->   "%and_ln412_1046 = and i1 %or_ln412_1046, i1 %p_Result_9491"   --->   Operation 2341 'and' 'and_ln412_1046' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2342 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2961)   --->   "%zext_ln415_1046 = zext i1 %and_ln412_1046"   --->   Operation 2342 'zext' 'zext_ln415_1046' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2343 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2961 = add i16 %zext_ln415_1046, i16 %p_Val2_2960"   --->   Operation 2343 'add' 'p_Val2_2961' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2344 [1/1] (0.00ns)   --->   "%p_Result_9493 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2961, i32"   --->   Operation 2344 'bitselect' 'p_Result_9493' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2345 [1/1] (0.00ns) (grouped into LUT with out node carry_1950)   --->   "%xor_ln416_974 = xor i1 %p_Result_9493, i1"   --->   Operation 2345 'xor' 'xor_ln416_974' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2346 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1950 = and i1 %p_Result_9492, i1 %xor_ln416_974"   --->   Operation 2346 'and' 'carry_1950' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2347 [1/1] (0.00ns) (grouped into LUT with out node overflow_988)   --->   "%deleted_zeros_974 = select i1 %carry_1950, i1 %Range1_all_ones_988, i1 %Range1_all_zeros_902"   --->   Operation 2347 'select' 'deleted_zeros_974' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2348 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1805)   --->   "%tmp_7991 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2959, i32"   --->   Operation 2348 'bitselect' 'tmp_7991' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2349 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1805)   --->   "%xor_ln780_902 = xor i1 %tmp_7991, i1"   --->   Operation 2349 'xor' 'xor_ln780_902' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2350 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1805)   --->   "%and_ln780_902 = and i1 %Range2_all_ones_974, i1 %xor_ln780_902"   --->   Operation 2350 'and' 'and_ln780_902' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2351 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1805)   --->   "%deleted_ones_916 = select i1 %carry_1950, i1 %and_ln780_902, i1 %Range1_all_ones_988"   --->   Operation 2351 'select' 'deleted_ones_916' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2352 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_902)   --->   "%and_ln781_902 = and i1 %carry_1950, i1 %Range1_all_ones_988"   --->   Operation 2352 'and' 'and_ln781_902' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2353 [1/1] (0.00ns) (grouped into LUT with out node overflow_988)   --->   "%xor_ln785_1891 = xor i1 %deleted_zeros_974, i1"   --->   Operation 2353 'xor' 'xor_ln785_1891' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2354 [1/1] (0.00ns) (grouped into LUT with out node overflow_988)   --->   "%or_ln785_973 = or i1 %p_Result_9493, i1 %xor_ln785_1891"   --->   Operation 2354 'or' 'or_ln785_973' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2355 [1/1] (0.00ns) (grouped into LUT with out node overflow_988)   --->   "%xor_ln785_1892 = xor i1 %p_Result_9490, i1"   --->   Operation 2355 'xor' 'xor_ln785_1892' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2356 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_988 = and i1 %or_ln785_973, i1 %xor_ln785_1892"   --->   Operation 2356 'and' 'overflow_988' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2357 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1805 = and i1 %p_Result_9493, i1 %deleted_ones_916"   --->   Operation 2357 'and' 'and_ln786_1805' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2358 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_902)   --->   "%or_ln786_902 = or i1 %and_ln781_902, i1 %and_ln786_1805"   --->   Operation 2358 'or' 'or_ln786_902' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2359 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_902)   --->   "%xor_ln786_902 = xor i1 %or_ln786_902, i1"   --->   Operation 2359 'xor' 'xor_ln786_902' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2360 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_902)   --->   "%underflow_902 = and i1 %p_Result_9490, i1 %xor_ln786_902"   --->   Operation 2360 'and' 'underflow_902' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2361 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_916)   --->   "%select_ln384_1780 = select i1 %overflow_988, i16, i16"   --->   Operation 2361 'select' 'select_ln384_1780' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2362 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_902 = or i1 %overflow_988, i1 %underflow_902"   --->   Operation 2362 'or' 'or_ln384_902' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2363 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_916 = select i1 %or_ln384_902, i16 %select_ln384_1780, i16 %p_Val2_2961"   --->   Operation 2363 'select' 'select_ln384_916' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2364 [1/1] (0.00ns)   --->   "%output_addr_88 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2364 'getelementptr' 'output_addr_88' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2365 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_916, i7 %output_addr_88"   --->   Operation 2365 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_17 : Operation 2366 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2964)   --->   "%p_Val2_2963 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_2962, i32, i32"   --->   Operation 2366 'partselect' 'p_Val2_2963' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2367 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2964)   --->   "%p_Result_8721 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2962, i32"   --->   Operation 2367 'bitselect' 'p_Result_8721' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2368 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2964)   --->   "%p_Result_9495 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2962, i32"   --->   Operation 2368 'bitselect' 'p_Result_9495' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2369 [1/1] (0.00ns) (grouped into LUT with out node carry_1952)   --->   "%p_Result_9496 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2962, i32"   --->   Operation 2369 'bitselect' 'p_Result_9496' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2370 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2964)   --->   "%or_ln412_1047 = or i1 %p_Result_8721, i1 %r_975"   --->   Operation 2370 'or' 'or_ln412_1047' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2371 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2964)   --->   "%and_ln412_1047 = and i1 %or_ln412_1047, i1 %p_Result_9495"   --->   Operation 2371 'and' 'and_ln412_1047' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2372 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2964)   --->   "%zext_ln415_1047 = zext i1 %and_ln412_1047"   --->   Operation 2372 'zext' 'zext_ln415_1047' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2373 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2964 = add i16 %zext_ln415_1047, i16 %p_Val2_2963"   --->   Operation 2373 'add' 'p_Val2_2964' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2374 [1/1] (0.00ns)   --->   "%p_Result_9497 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2964, i32"   --->   Operation 2374 'bitselect' 'p_Result_9497' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2375 [1/1] (0.00ns) (grouped into LUT with out node carry_1952)   --->   "%xor_ln416_975 = xor i1 %p_Result_9497, i1"   --->   Operation 2375 'xor' 'xor_ln416_975' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2376 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1952 = and i1 %p_Result_9496, i1 %xor_ln416_975"   --->   Operation 2376 'and' 'carry_1952' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2377 [1/1] (0.00ns) (grouped into LUT with out node overflow_989)   --->   "%deleted_zeros_975 = select i1 %carry_1952, i1 %Range1_all_ones_989, i1 %Range1_all_zeros_903"   --->   Operation 2377 'select' 'deleted_zeros_975' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2378 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1807)   --->   "%tmp_7997 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2962, i32"   --->   Operation 2378 'bitselect' 'tmp_7997' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2379 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1807)   --->   "%xor_ln780_903 = xor i1 %tmp_7997, i1"   --->   Operation 2379 'xor' 'xor_ln780_903' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2380 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1807)   --->   "%and_ln780_903 = and i1 %Range2_all_ones_975, i1 %xor_ln780_903"   --->   Operation 2380 'and' 'and_ln780_903' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2381 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1807)   --->   "%deleted_ones_917 = select i1 %carry_1952, i1 %and_ln780_903, i1 %Range1_all_ones_989"   --->   Operation 2381 'select' 'deleted_ones_917' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2382 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_903)   --->   "%and_ln781_903 = and i1 %carry_1952, i1 %Range1_all_ones_989"   --->   Operation 2382 'and' 'and_ln781_903' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2383 [1/1] (0.00ns) (grouped into LUT with out node overflow_989)   --->   "%xor_ln785_1893 = xor i1 %deleted_zeros_975, i1"   --->   Operation 2383 'xor' 'xor_ln785_1893' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2384 [1/1] (0.00ns) (grouped into LUT with out node overflow_989)   --->   "%or_ln785_974 = or i1 %p_Result_9497, i1 %xor_ln785_1893"   --->   Operation 2384 'or' 'or_ln785_974' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2385 [1/1] (0.00ns) (grouped into LUT with out node overflow_989)   --->   "%xor_ln785_1894 = xor i1 %p_Result_9494, i1"   --->   Operation 2385 'xor' 'xor_ln785_1894' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2386 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_989 = and i1 %or_ln785_974, i1 %xor_ln785_1894"   --->   Operation 2386 'and' 'overflow_989' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2387 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1807 = and i1 %p_Result_9497, i1 %deleted_ones_917"   --->   Operation 2387 'and' 'and_ln786_1807' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2388 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_903)   --->   "%or_ln786_903 = or i1 %and_ln781_903, i1 %and_ln786_1807"   --->   Operation 2388 'or' 'or_ln786_903' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2389 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_903)   --->   "%xor_ln786_903 = xor i1 %or_ln786_903, i1"   --->   Operation 2389 'xor' 'xor_ln786_903' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2390 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_903)   --->   "%underflow_903 = and i1 %p_Result_9494, i1 %xor_ln786_903"   --->   Operation 2390 'and' 'underflow_903' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2391 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_917)   --->   "%select_ln384_1781 = select i1 %overflow_989, i16, i16"   --->   Operation 2391 'select' 'select_ln384_1781' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2392 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_903 = or i1 %overflow_989, i1 %underflow_903"   --->   Operation 2392 'or' 'or_ln384_903' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2393 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_917 = select i1 %or_ln384_903, i16 %select_ln384_1781, i16 %p_Val2_2964"   --->   Operation 2393 'select' 'select_ln384_917' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2394 [1/1] (0.00ns)   --->   "%output_addr_89 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2394 'getelementptr' 'output_addr_89' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2395 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_917, i7 %output_addr_89"   --->   Operation 2395 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_17 : Operation 2396 [1/1] (0.00ns)   --->   "%sext_ln1118_122 = sext i16 %masked_kernel_V_20"   --->   Operation 2396 'sext' 'sext_ln1118_122' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2397 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_2965 = mul i27 %zext_ln1116_6, i27 %sext_ln1118_122"   --->   Operation 2397 'mul' 'p_Val2_2965' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2398 [1/1] (0.00ns)   --->   "%p_Result_9498 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2965, i32"   --->   Operation 2398 'bitselect' 'p_Result_9498' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2399 [1/1] (0.00ns)   --->   "%trunc_ln718_976 = trunc i27 %p_Val2_2965"   --->   Operation 2399 'trunc' 'trunc_ln718_976' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2400 [1/1] (0.63ns)   --->   "%r_976 = icmp_ne  i5 %trunc_ln718_976, i5"   --->   Operation 2400 'icmp' 'r_976' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2401 [1/1] (0.00ns)   --->   "%tmp_1977 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_2965, i32, i32"   --->   Operation 2401 'partselect' 'tmp_1977' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2402 [1/1] (0.65ns)   --->   "%Range2_all_ones_976 = icmp_eq  i4 %tmp_1977, i4"   --->   Operation 2402 'icmp' 'Range2_all_ones_976' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2403 [1/1] (0.00ns)   --->   "%tmp_1978 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_2965, i32, i32"   --->   Operation 2403 'partselect' 'tmp_1978' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2404 [1/1] (0.63ns)   --->   "%Range1_all_ones_990 = icmp_eq  i5 %tmp_1978, i5"   --->   Operation 2404 'icmp' 'Range1_all_ones_990' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2405 [1/1] (0.63ns)   --->   "%Range1_all_zeros_904 = icmp_eq  i5 %tmp_1978, i5"   --->   Operation 2405 'icmp' 'Range1_all_zeros_904' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2406 [1/2] (1.15ns)   --->   "%inv_table_load_7 = load i10 %inv_table_addr_7"   --->   Operation 2406 'load' 'inv_table_load_7' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_17 : Operation 2407 [1/1] (0.00ns)   --->   "%zext_ln1116_7 = zext i11 %inv_table_load_7"   --->   Operation 2407 'zext' 'zext_ln1116_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2408 [1/1] (0.00ns)   --->   "%sext_ln1118_127 = sext i16 %masked_kernel_V_79"   --->   Operation 2408 'sext' 'sext_ln1118_127' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2409 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_2982 = mul i27 %zext_ln1116_7, i27 %sext_ln1118_127"   --->   Operation 2409 'mul' 'p_Val2_2982' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2410 [1/1] (0.00ns)   --->   "%p_Result_9518 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2982, i32"   --->   Operation 2410 'bitselect' 'p_Result_9518' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2411 [1/1] (0.00ns)   --->   "%trunc_ln718_980 = trunc i27 %p_Val2_2982"   --->   Operation 2411 'trunc' 'trunc_ln718_980' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2412 [1/1] (0.63ns)   --->   "%r_980 = icmp_ne  i5 %trunc_ln718_980, i5"   --->   Operation 2412 'icmp' 'r_980' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2413 [1/1] (0.00ns)   --->   "%tmp_1985 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_2982, i32, i32"   --->   Operation 2413 'partselect' 'tmp_1985' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2414 [1/1] (0.65ns)   --->   "%Range2_all_ones_980 = icmp_eq  i4 %tmp_1985, i4"   --->   Operation 2414 'icmp' 'Range2_all_ones_980' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2415 [1/1] (0.00ns)   --->   "%tmp_1986 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_2982, i32, i32"   --->   Operation 2415 'partselect' 'tmp_1986' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2416 [1/1] (0.63ns)   --->   "%Range1_all_ones_996 = icmp_eq  i5 %tmp_1986, i5"   --->   Operation 2416 'icmp' 'Range1_all_ones_996' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2417 [1/1] (0.63ns)   --->   "%Range1_all_zeros_908 = icmp_eq  i5 %tmp_1986, i5"   --->   Operation 2417 'icmp' 'Range1_all_zeros_908' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2418 [1/1] (0.00ns)   --->   "%sext_ln703_751 = sext i16 %masked_kernel_V_80"   --->   Operation 2418 'sext' 'sext_ln703_751' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2419 [1/1] (0.00ns)   --->   "%sext_ln703_752 = sext i16 %masked_kernel_V_25"   --->   Operation 2419 'sext' 'sext_ln703_752' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2420 [1/1] (0.78ns)   --->   "%p_Val2_2998 = add i17 %sext_ln703_752, i17 %sext_ln703_751"   --->   Operation 2420 'add' 'p_Val2_2998' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2421 [1/1] (0.00ns)   --->   "%p_Result_9538 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %p_Val2_2998, i32"   --->   Operation 2421 'bitselect' 'p_Result_9538' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2422 [1/1] (0.78ns)   --->   "%p_Val2_2999 = add i16 %masked_kernel_V_80, i16 %masked_kernel_V_25"   --->   Operation 2422 'add' 'p_Val2_2999' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2423 [1/1] (0.00ns)   --->   "%p_Result_9539 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2999, i32"   --->   Operation 2423 'bitselect' 'p_Result_9539' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2424 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_87)   --->   "%xor_ln785_1915 = xor i1 %p_Result_9538, i1"   --->   Operation 2424 'xor' 'xor_ln785_1915' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2425 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_87)   --->   "%overflow_1001 = and i1 %p_Result_9539, i1 %xor_ln785_1915"   --->   Operation 2425 'and' 'overflow_1001' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2426 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_87)   --->   "%xor_ln340_16 = xor i1 %p_Result_9538, i1 %p_Result_9539"   --->   Operation 2426 'xor' 'xor_ln340_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2427 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_87)   --->   "%select_ln384_1793 = select i1 %overflow_1001, i16, i16"   --->   Operation 2427 'select' 'select_ln384_1793' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2428 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_87 = select i1 %xor_ln340_16, i16 %select_ln384_1793, i16 %p_Val2_2999"   --->   Operation 2428 'select' 'select_ln340_87' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2429 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3002)   --->   "%p_Val2_3001 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_3000, i32, i32"   --->   Operation 2429 'partselect' 'p_Val2_3001' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2430 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3002)   --->   "%p_Result_8777 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3000, i32"   --->   Operation 2430 'bitselect' 'p_Result_8777' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2431 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3002)   --->   "%p_Result_9541 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3000, i32"   --->   Operation 2431 'bitselect' 'p_Result_9541' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2432 [1/1] (0.00ns) (grouped into LUT with out node carry_1972)   --->   "%p_Result_9542 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3000, i32"   --->   Operation 2432 'bitselect' 'p_Result_9542' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2433 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3002)   --->   "%or_ln412_1057 = or i1 %p_Result_8777, i1 %r_985"   --->   Operation 2433 'or' 'or_ln412_1057' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2434 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3002)   --->   "%and_ln412_1057 = and i1 %or_ln412_1057, i1 %p_Result_9541"   --->   Operation 2434 'and' 'and_ln412_1057' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2435 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3002)   --->   "%zext_ln415_1057 = zext i1 %and_ln412_1057"   --->   Operation 2435 'zext' 'zext_ln415_1057' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2436 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3002 = add i16 %zext_ln415_1057, i16 %p_Val2_3001"   --->   Operation 2436 'add' 'p_Val2_3002' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2437 [1/1] (0.00ns)   --->   "%p_Result_9543 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3002, i32"   --->   Operation 2437 'bitselect' 'p_Result_9543' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2438 [1/1] (0.00ns) (grouped into LUT with out node carry_1972)   --->   "%xor_ln416_985 = xor i1 %p_Result_9543, i1"   --->   Operation 2438 'xor' 'xor_ln416_985' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2439 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1972 = and i1 %p_Result_9542, i1 %xor_ln416_985"   --->   Operation 2439 'and' 'carry_1972' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2440 [1/1] (0.00ns) (grouped into LUT with out node overflow_1002)   --->   "%deleted_zeros_985 = select i1 %carry_1972, i1 %Range1_all_ones_1002, i1 %Range1_all_zeros_913"   --->   Operation 2440 'select' 'deleted_zeros_985' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2441 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1827)   --->   "%tmp_8066 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3000, i32"   --->   Operation 2441 'bitselect' 'tmp_8066' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2442 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1827)   --->   "%xor_ln780_913 = xor i1 %tmp_8066, i1"   --->   Operation 2442 'xor' 'xor_ln780_913' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2443 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1827)   --->   "%and_ln780_913 = and i1 %Range2_all_ones_985, i1 %xor_ln780_913"   --->   Operation 2443 'and' 'and_ln780_913' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2444 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1827)   --->   "%deleted_ones_930 = select i1 %carry_1972, i1 %and_ln780_913, i1 %Range1_all_ones_1002"   --->   Operation 2444 'select' 'deleted_ones_930' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2445 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_913)   --->   "%and_ln781_913 = and i1 %carry_1972, i1 %Range1_all_ones_1002"   --->   Operation 2445 'and' 'and_ln781_913' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2446 [1/1] (0.00ns) (grouped into LUT with out node overflow_1002)   --->   "%xor_ln785_1916 = xor i1 %deleted_zeros_985, i1"   --->   Operation 2446 'xor' 'xor_ln785_1916' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2447 [1/1] (0.00ns) (grouped into LUT with out node overflow_1002)   --->   "%or_ln785_984 = or i1 %p_Result_9543, i1 %xor_ln785_1916"   --->   Operation 2447 'or' 'or_ln785_984' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2448 [1/1] (0.00ns) (grouped into LUT with out node overflow_1002)   --->   "%xor_ln785_1917 = xor i1 %p_Result_9540, i1"   --->   Operation 2448 'xor' 'xor_ln785_1917' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2449 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1002 = and i1 %or_ln785_984, i1 %xor_ln785_1917"   --->   Operation 2449 'and' 'overflow_1002' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2450 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1827 = and i1 %p_Result_9543, i1 %deleted_ones_930"   --->   Operation 2450 'and' 'and_ln786_1827' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2451 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_913)   --->   "%or_ln786_913 = or i1 %and_ln781_913, i1 %and_ln786_1827"   --->   Operation 2451 'or' 'or_ln786_913' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2452 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_913)   --->   "%xor_ln786_913 = xor i1 %or_ln786_913, i1"   --->   Operation 2452 'xor' 'xor_ln786_913' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2453 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_913)   --->   "%underflow_913 = and i1 %p_Result_9540, i1 %xor_ln786_913"   --->   Operation 2453 'and' 'underflow_913' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2454 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_26)   --->   "%select_ln384_1794 = select i1 %overflow_1002, i16, i16"   --->   Operation 2454 'select' 'select_ln384_1794' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2455 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_913 = or i1 %overflow_1002, i1 %underflow_913"   --->   Operation 2455 'or' 'or_ln384_913' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2456 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_26 = select i1 %or_ln384_913, i16 %select_ln384_1794, i16 %p_Val2_3002"   --->   Operation 2456 'select' 'masked_kernel_V_26' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2457 [1/1] (0.00ns)   --->   "%sext_ln703_753 = sext i16 %select_ln340_87"   --->   Operation 2457 'sext' 'sext_ln703_753' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2458 [1/1] (0.00ns)   --->   "%sext_ln703_754 = sext i16 %masked_kernel_V_26"   --->   Operation 2458 'sext' 'sext_ln703_754' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2459 [1/1] (0.78ns)   --->   "%p_Val2_3003 = add i17 %sext_ln703_753, i17 %sext_ln703_754"   --->   Operation 2459 'add' 'p_Val2_3003' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2460 [1/1] (0.00ns)   --->   "%p_Result_9544 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %p_Val2_3003, i32"   --->   Operation 2460 'bitselect' 'p_Result_9544' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2461 [1/1] (0.78ns)   --->   "%p_Val2_3004 = add i16 %masked_kernel_V_26, i16 %select_ln340_87"   --->   Operation 2461 'add' 'p_Val2_3004' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2462 [1/1] (0.00ns)   --->   "%p_Result_9545 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3004, i32"   --->   Operation 2462 'bitselect' 'p_Result_9545' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2463 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_88)   --->   "%xor_ln785_1918 = xor i1 %p_Result_9544, i1"   --->   Operation 2463 'xor' 'xor_ln785_1918' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2464 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_88)   --->   "%overflow_1003 = and i1 %p_Result_9545, i1 %xor_ln785_1918"   --->   Operation 2464 'and' 'overflow_1003' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2465 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_88)   --->   "%xor_ln340_17 = xor i1 %p_Result_9544, i1 %p_Result_9545"   --->   Operation 2465 'xor' 'xor_ln340_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2466 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_88)   --->   "%select_ln384_1795 = select i1 %overflow_1003, i16, i16"   --->   Operation 2466 'select' 'select_ln384_1795' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2467 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_88 = select i1 %xor_ln340_17, i16 %select_ln384_1795, i16 %p_Val2_3004"   --->   Operation 2467 'select' 'select_ln340_88' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2468 [1/1] (0.00ns)   --->   "%tmp_439 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %select_ln340_88, i32, i32"   --->   Operation 2468 'partselect' 'tmp_439' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2469 [1/1] (0.00ns)   --->   "%sext_ln850_79 = sext i13 %tmp_439"   --->   Operation 2469 'sext' 'sext_ln850_79' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2470 [1/1] (0.00ns) (grouped into LUT with out node index_239)   --->   "%tmp_8069 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln340_88, i32"   --->   Operation 2470 'bitselect' 'tmp_8069' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2471 [1/1] (0.00ns)   --->   "%trunc_ln851_79 = trunc i16 %select_ln340_88"   --->   Operation 2471 'trunc' 'trunc_ln851_79' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2472 [1/1] (0.00ns)   --->   "%p_Result_95 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln851_79, i7"   --->   Operation 2472 'bitconcatenate' 'p_Result_95' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2473 [1/1] (0.60ns)   --->   "%icmp_ln851_79 = icmp_ne  i10 %p_Result_95, i10"   --->   Operation 2473 'icmp' 'icmp_ln851_79' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2474 [1/1] (0.75ns)   --->   "%add_ln695_79 = add i14, i14 %sext_ln850_79"   --->   Operation 2474 'add' 'add_ln695_79' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2475 [1/1] (0.00ns) (grouped into LUT with out node index_239)   --->   "%select_ln850_79 = select i1 %icmp_ln851_79, i14 %add_ln695_79, i14 %sext_ln850_79"   --->   Operation 2475 'select' 'select_ln850_79' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2476 [1/1] (0.34ns) (out node of the LUT)   --->   "%index_239 = select i1 %tmp_8069, i14 %select_ln850_79, i14 %sext_ln850_79"   --->   Operation 2476 'select' 'index_239' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2477 [1/1] (0.00ns)   --->   "%trunc_ln193_16 = trunc i14 %index_239" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2477 'trunc' 'trunc_ln193_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2478 [1/1] (0.00ns)   --->   "%tmp_8070 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %index_239, i32" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2478 'bitselect' 'tmp_8070' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2479 [1/1] (0.32ns)   --->   "%index_240 = select i1 %tmp_8070, i13, i13 %trunc_ln193_16" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2479 'select' 'index_240' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2480 [1/1] (0.00ns)   --->   "%trunc_ln193_17 = trunc i13 %index_240" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2480 'trunc' 'trunc_ln193_17' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2481 [1/1] (0.00ns)   --->   "%tmp_8071 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index_240, i32, i32" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2481 'partselect' 'tmp_8071' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2482 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3016)   --->   "%p_Val2_3015 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_3014, i32, i32"   --->   Operation 2482 'partselect' 'p_Val2_3015' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2483 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3016)   --->   "%p_Result_8799 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3014, i32"   --->   Operation 2483 'bitselect' 'p_Result_8799' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2484 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3016)   --->   "%p_Result_9559 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3014, i32"   --->   Operation 2484 'bitselect' 'p_Result_9559' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2485 [1/1] (0.00ns) (grouped into LUT with out node carry_1980)   --->   "%p_Result_9560 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3014, i32"   --->   Operation 2485 'bitselect' 'p_Result_9560' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2486 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3016)   --->   "%or_ln412_1061 = or i1 %p_Result_8799, i1 %r_989"   --->   Operation 2486 'or' 'or_ln412_1061' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2487 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3016)   --->   "%and_ln412_1061 = and i1 %or_ln412_1061, i1 %p_Result_9559"   --->   Operation 2487 'and' 'and_ln412_1061' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2488 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3016)   --->   "%zext_ln415_1061 = zext i1 %and_ln412_1061"   --->   Operation 2488 'zext' 'zext_ln415_1061' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2489 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3016 = add i16 %zext_ln415_1061, i16 %p_Val2_3015"   --->   Operation 2489 'add' 'p_Val2_3016' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2490 [1/1] (0.00ns)   --->   "%p_Result_9561 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3016, i32"   --->   Operation 2490 'bitselect' 'p_Result_9561' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2491 [1/1] (0.00ns) (grouped into LUT with out node carry_1980)   --->   "%xor_ln416_989 = xor i1 %p_Result_9561, i1"   --->   Operation 2491 'xor' 'xor_ln416_989' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2492 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1980 = and i1 %p_Result_9560, i1 %xor_ln416_989"   --->   Operation 2492 'and' 'carry_1980' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2493 [1/1] (0.00ns) (grouped into LUT with out node overflow_1007)   --->   "%deleted_zeros_989 = select i1 %carry_1980, i1 %Range1_all_ones_1007, i1 %Range1_all_zeros_917"   --->   Operation 2493 'select' 'deleted_zeros_989' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2494 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1835)   --->   "%tmp_8095 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3014, i32"   --->   Operation 2494 'bitselect' 'tmp_8095' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2495 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1835)   --->   "%xor_ln780_917 = xor i1 %tmp_8095, i1"   --->   Operation 2495 'xor' 'xor_ln780_917' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2496 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1835)   --->   "%and_ln780_917 = and i1 %Range2_all_ones_989, i1 %xor_ln780_917"   --->   Operation 2496 'and' 'and_ln780_917' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2497 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1835)   --->   "%deleted_ones_935 = select i1 %carry_1980, i1 %and_ln780_917, i1 %Range1_all_ones_1007"   --->   Operation 2497 'select' 'deleted_ones_935' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2498 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_917)   --->   "%and_ln781_917 = and i1 %carry_1980, i1 %Range1_all_ones_1007"   --->   Operation 2498 'and' 'and_ln781_917' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2499 [1/1] (0.00ns) (grouped into LUT with out node overflow_1007)   --->   "%xor_ln785_1925 = xor i1 %deleted_zeros_989, i1"   --->   Operation 2499 'xor' 'xor_ln785_1925' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2500 [1/1] (0.00ns) (grouped into LUT with out node overflow_1007)   --->   "%or_ln785_988 = or i1 %p_Result_9561, i1 %xor_ln785_1925"   --->   Operation 2500 'or' 'or_ln785_988' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2501 [1/1] (0.00ns) (grouped into LUT with out node overflow_1007)   --->   "%xor_ln785_1926 = xor i1 %p_Result_9558, i1"   --->   Operation 2501 'xor' 'xor_ln785_1926' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2502 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1007 = and i1 %or_ln785_988, i1 %xor_ln785_1926"   --->   Operation 2502 'and' 'overflow_1007' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2503 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1835 = and i1 %p_Result_9561, i1 %deleted_ones_935"   --->   Operation 2503 'and' 'and_ln786_1835' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2504 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_917)   --->   "%or_ln786_917 = or i1 %and_ln781_917, i1 %and_ln786_1835"   --->   Operation 2504 'or' 'or_ln786_917' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2505 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_917)   --->   "%xor_ln786_917 = xor i1 %or_ln786_917, i1"   --->   Operation 2505 'xor' 'xor_ln786_917' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2506 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_917)   --->   "%underflow_917 = and i1 %p_Result_9558, i1 %xor_ln786_917"   --->   Operation 2506 'and' 'underflow_917' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2507 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_81)   --->   "%select_ln384_1799 = select i1 %overflow_1007, i16, i16"   --->   Operation 2507 'select' 'select_ln384_1799' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2508 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_917 = or i1 %overflow_1007, i1 %underflow_917"   --->   Operation 2508 'or' 'or_ln384_917' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2509 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_81 = select i1 %or_ln384_917, i16 %select_ln384_1799, i16 %p_Val2_3016"   --->   Operation 2509 'select' 'masked_kernel_V_81' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 2510 [1/1] (0.00ns)   --->   "%sext_ln1118_138 = sext i27 %mul_ln1118_946"   --->   Operation 2510 'sext' 'sext_ln1118_138' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2511 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3018 = mul i43 %sext_ln1118_117, i43 %sext_ln1118_138"   --->   Operation 2511 'mul' 'p_Val2_3018' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2512 [1/1] (0.00ns)   --->   "%p_Result_9562 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3018, i32"   --->   Operation 2512 'bitselect' 'p_Result_9562' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2513 [1/1] (0.00ns)   --->   "%trunc_ln718_990 = trunc i43 %p_Val2_3018"   --->   Operation 2513 'trunc' 'trunc_ln718_990' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2514 [1/1] (0.71ns)   --->   "%r_990 = icmp_ne  i19 %trunc_ln718_990, i19"   --->   Operation 2514 'icmp' 'r_990' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2515 [1/1] (0.00ns)   --->   "%tmp_2005 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_3018, i32, i32"   --->   Operation 2515 'partselect' 'tmp_2005' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2516 [1/1] (0.61ns)   --->   "%Range2_all_ones_990 = icmp_eq  i6 %tmp_2005, i6"   --->   Operation 2516 'icmp' 'Range2_all_ones_990' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2517 [1/1] (0.00ns)   --->   "%tmp_2006 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_3018, i32, i32"   --->   Operation 2517 'partselect' 'tmp_2006' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2518 [1/1] (0.59ns)   --->   "%Range1_all_ones_1008 = icmp_eq  i7 %tmp_2006, i7"   --->   Operation 2518 'icmp' 'Range1_all_ones_1008' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2519 [1/1] (0.59ns)   --->   "%Range1_all_zeros_918 = icmp_eq  i7 %tmp_2006, i7"   --->   Operation 2519 'icmp' 'Range1_all_zeros_918' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2520 [1/1] (0.00ns)   --->   "%sext_ln1118_139 = sext i27 %mul_ln1118_948"   --->   Operation 2520 'sext' 'sext_ln1118_139' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2521 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3023 = mul i43 %sext_ln1118_119, i43 %sext_ln1118_139"   --->   Operation 2521 'mul' 'p_Val2_3023' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2522 [1/1] (0.00ns)   --->   "%p_Result_9568 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3023, i32"   --->   Operation 2522 'bitselect' 'p_Result_9568' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2523 [1/1] (0.00ns)   --->   "%trunc_ln718_991 = trunc i43 %p_Val2_3023"   --->   Operation 2523 'trunc' 'trunc_ln718_991' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2524 [1/1] (0.71ns)   --->   "%r_991 = icmp_ne  i19 %trunc_ln718_991, i19"   --->   Operation 2524 'icmp' 'r_991' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2525 [1/1] (0.00ns)   --->   "%tmp_2007 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_3023, i32, i32"   --->   Operation 2525 'partselect' 'tmp_2007' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2526 [1/1] (0.61ns)   --->   "%Range2_all_ones_991 = icmp_eq  i6 %tmp_2007, i6"   --->   Operation 2526 'icmp' 'Range2_all_ones_991' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2527 [1/1] (0.00ns)   --->   "%tmp_2008 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_3023, i32, i32"   --->   Operation 2527 'partselect' 'tmp_2008' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2528 [1/1] (0.59ns)   --->   "%Range1_all_ones_1010 = icmp_eq  i7 %tmp_2008, i7"   --->   Operation 2528 'icmp' 'Range1_all_ones_1010' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2529 [1/1] (0.59ns)   --->   "%Range1_all_zeros_919 = icmp_eq  i7 %tmp_2008, i7"   --->   Operation 2529 'icmp' 'Range1_all_zeros_919' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2530 [1/2] (0.59ns)   --->   "%kernel_load_30 = load i7 %kernel_addr_30"   --->   Operation 2530 'load' 'kernel_load_30' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_17 : Operation 2531 [1/1] (0.00ns)   --->   "%zext_ln1118_30 = zext i11 %kernel_load_30"   --->   Operation 2531 'zext' 'zext_ln1118_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2532 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_953 = mul i27 %zext_ln1118_30, i27 %sext_ln1118_123"   --->   Operation 2532 'mul' 'mul_ln1118_953' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2533 [1/2] (0.59ns)   --->   "%kernel_load_31 = load i7 %kernel_addr_31"   --->   Operation 2533 'load' 'kernel_load_31' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_17 : Operation 2534 [1/1] (0.00ns)   --->   "%zext_ln1118_31 = zext i11 %kernel_load_31"   --->   Operation 2534 'zext' 'zext_ln1118_31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2535 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_955 = mul i27 %zext_ln1118_31, i27 %sext_ln1118_123"   --->   Operation 2535 'mul' 'mul_ln1118_955' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 2536 [1/1] (0.00ns)   --->   "%kernel_addr_32 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2536 'getelementptr' 'kernel_addr_32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2537 [2/2] (0.59ns)   --->   "%kernel_load_32 = load i7 %kernel_addr_32"   --->   Operation 2537 'load' 'kernel_load_32' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_17 : Operation 2538 [1/1] (0.00ns)   --->   "%kernel_addr_33 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2538 'getelementptr' 'kernel_addr_33' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 2539 [2/2] (0.59ns)   --->   "%kernel_load_33 = load i7 %kernel_addr_33"   --->   Operation 2539 'load' 'kernel_load_33' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>

State 18 <SV = 17> <Delay = 3.36>
ST_18 : Operation 2540 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2967)   --->   "%p_Val2_2966 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_2965, i32, i32"   --->   Operation 2540 'partselect' 'p_Val2_2966' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2541 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2967)   --->   "%p_Result_8726 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2965, i32"   --->   Operation 2541 'bitselect' 'p_Result_8726' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2542 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2967)   --->   "%p_Result_9499 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2965, i32"   --->   Operation 2542 'bitselect' 'p_Result_9499' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2543 [1/1] (0.00ns) (grouped into LUT with out node carry_1954)   --->   "%p_Result_9500 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2965, i32"   --->   Operation 2543 'bitselect' 'p_Result_9500' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2544 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2967)   --->   "%or_ln412_1048 = or i1 %p_Result_8726, i1 %r_976"   --->   Operation 2544 'or' 'or_ln412_1048' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2545 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2967)   --->   "%and_ln412_1048 = and i1 %or_ln412_1048, i1 %p_Result_9499"   --->   Operation 2545 'and' 'and_ln412_1048' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2546 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2967)   --->   "%zext_ln415_1048 = zext i1 %and_ln412_1048"   --->   Operation 2546 'zext' 'zext_ln415_1048' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2547 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2967 = add i16 %zext_ln415_1048, i16 %p_Val2_2966"   --->   Operation 2547 'add' 'p_Val2_2967' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2548 [1/1] (0.00ns)   --->   "%p_Result_9501 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2967, i32"   --->   Operation 2548 'bitselect' 'p_Result_9501' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2549 [1/1] (0.00ns) (grouped into LUT with out node carry_1954)   --->   "%xor_ln416_976 = xor i1 %p_Result_9501, i1"   --->   Operation 2549 'xor' 'xor_ln416_976' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2550 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1954 = and i1 %p_Result_9500, i1 %xor_ln416_976"   --->   Operation 2550 'and' 'carry_1954' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2551 [1/1] (0.00ns) (grouped into LUT with out node overflow_990)   --->   "%deleted_zeros_976 = select i1 %carry_1954, i1 %Range1_all_ones_990, i1 %Range1_all_zeros_904"   --->   Operation 2551 'select' 'deleted_zeros_976' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2552 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1809)   --->   "%tmp_8003 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2965, i32"   --->   Operation 2552 'bitselect' 'tmp_8003' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2553 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1809)   --->   "%xor_ln780_904 = xor i1 %tmp_8003, i1"   --->   Operation 2553 'xor' 'xor_ln780_904' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2554 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1809)   --->   "%and_ln780_904 = and i1 %Range2_all_ones_976, i1 %xor_ln780_904"   --->   Operation 2554 'and' 'and_ln780_904' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2555 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1809)   --->   "%deleted_ones_918 = select i1 %carry_1954, i1 %and_ln780_904, i1 %Range1_all_ones_990"   --->   Operation 2555 'select' 'deleted_ones_918' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2556 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_904)   --->   "%and_ln781_904 = and i1 %carry_1954, i1 %Range1_all_ones_990"   --->   Operation 2556 'and' 'and_ln781_904' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2557 [1/1] (0.00ns) (grouped into LUT with out node overflow_990)   --->   "%xor_ln785_1895 = xor i1 %deleted_zeros_976, i1"   --->   Operation 2557 'xor' 'xor_ln785_1895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2558 [1/1] (0.00ns) (grouped into LUT with out node overflow_990)   --->   "%or_ln785_975 = or i1 %p_Result_9501, i1 %xor_ln785_1895"   --->   Operation 2558 'or' 'or_ln785_975' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2559 [1/1] (0.00ns) (grouped into LUT with out node overflow_990)   --->   "%xor_ln785_1896 = xor i1 %p_Result_9498, i1"   --->   Operation 2559 'xor' 'xor_ln785_1896' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2560 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_990 = and i1 %or_ln785_975, i1 %xor_ln785_1896"   --->   Operation 2560 'and' 'overflow_990' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2561 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1809 = and i1 %p_Result_9501, i1 %deleted_ones_918"   --->   Operation 2561 'and' 'and_ln786_1809' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2562 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_904)   --->   "%or_ln786_904 = or i1 %and_ln781_904, i1 %and_ln786_1809"   --->   Operation 2562 'or' 'or_ln786_904' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2563 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_904)   --->   "%xor_ln786_904 = xor i1 %or_ln786_904, i1"   --->   Operation 2563 'xor' 'xor_ln786_904' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2564 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_904)   --->   "%underflow_904 = and i1 %p_Result_9498, i1 %xor_ln786_904"   --->   Operation 2564 'and' 'underflow_904' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2565 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_918)   --->   "%select_ln384_1782 = select i1 %overflow_990, i16, i16"   --->   Operation 2565 'select' 'select_ln384_1782' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2566 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_904 = or i1 %overflow_990, i1 %underflow_904"   --->   Operation 2566 'or' 'or_ln384_904' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2567 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_918 = select i1 %or_ln384_904, i16 %select_ln384_1782, i16 %p_Val2_2967"   --->   Operation 2567 'select' 'select_ln384_918' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2568 [1/1] (0.00ns)   --->   "%output_addr_90 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2568 'getelementptr' 'output_addr_90' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2569 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_918, i7 %output_addr_90"   --->   Operation 2569 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_18 : Operation 2570 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2984)   --->   "%p_Val2_2983 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_2982, i32, i32"   --->   Operation 2570 'partselect' 'p_Val2_2983' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2571 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2984)   --->   "%p_Result_8750 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2982, i32"   --->   Operation 2571 'bitselect' 'p_Result_8750' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2572 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2984)   --->   "%p_Result_9519 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2982, i32"   --->   Operation 2572 'bitselect' 'p_Result_9519' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2573 [1/1] (0.00ns) (grouped into LUT with out node carry_1962)   --->   "%p_Result_9520 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2982, i32"   --->   Operation 2573 'bitselect' 'p_Result_9520' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2574 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2984)   --->   "%or_ln412_1052 = or i1 %p_Result_8750, i1 %r_980"   --->   Operation 2574 'or' 'or_ln412_1052' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2575 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2984)   --->   "%and_ln412_1052 = and i1 %or_ln412_1052, i1 %p_Result_9519"   --->   Operation 2575 'and' 'and_ln412_1052' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2576 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2984)   --->   "%zext_ln415_1052 = zext i1 %and_ln412_1052"   --->   Operation 2576 'zext' 'zext_ln415_1052' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2577 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2984 = add i16 %zext_ln415_1052, i16 %p_Val2_2983"   --->   Operation 2577 'add' 'p_Val2_2984' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2578 [1/1] (0.00ns)   --->   "%p_Result_9521 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2984, i32"   --->   Operation 2578 'bitselect' 'p_Result_9521' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2579 [1/1] (0.00ns) (grouped into LUT with out node carry_1962)   --->   "%xor_ln416_980 = xor i1 %p_Result_9521, i1"   --->   Operation 2579 'xor' 'xor_ln416_980' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2580 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1962 = and i1 %p_Result_9520, i1 %xor_ln416_980"   --->   Operation 2580 'and' 'carry_1962' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2581 [1/1] (0.00ns) (grouped into LUT with out node overflow_996)   --->   "%deleted_zeros_980 = select i1 %carry_1962, i1 %Range1_all_ones_996, i1 %Range1_all_zeros_908"   --->   Operation 2581 'select' 'deleted_zeros_980' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2582 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1817)   --->   "%tmp_8034 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2982, i32"   --->   Operation 2582 'bitselect' 'tmp_8034' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2583 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1817)   --->   "%xor_ln780_908 = xor i1 %tmp_8034, i1"   --->   Operation 2583 'xor' 'xor_ln780_908' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2584 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1817)   --->   "%and_ln780_908 = and i1 %Range2_all_ones_980, i1 %xor_ln780_908"   --->   Operation 2584 'and' 'and_ln780_908' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2585 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1817)   --->   "%deleted_ones_924 = select i1 %carry_1962, i1 %and_ln780_908, i1 %Range1_all_ones_996"   --->   Operation 2585 'select' 'deleted_ones_924' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2586 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_908)   --->   "%and_ln781_908 = and i1 %carry_1962, i1 %Range1_all_ones_996"   --->   Operation 2586 'and' 'and_ln781_908' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2587 [1/1] (0.00ns) (grouped into LUT with out node overflow_996)   --->   "%xor_ln785_1905 = xor i1 %deleted_zeros_980, i1"   --->   Operation 2587 'xor' 'xor_ln785_1905' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2588 [1/1] (0.00ns) (grouped into LUT with out node overflow_996)   --->   "%or_ln785_979 = or i1 %p_Result_9521, i1 %xor_ln785_1905"   --->   Operation 2588 'or' 'or_ln785_979' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2589 [1/1] (0.00ns) (grouped into LUT with out node overflow_996)   --->   "%xor_ln785_1906 = xor i1 %p_Result_9518, i1"   --->   Operation 2589 'xor' 'xor_ln785_1906' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2590 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_996 = and i1 %or_ln785_979, i1 %xor_ln785_1906"   --->   Operation 2590 'and' 'overflow_996' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2591 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1817 = and i1 %p_Result_9521, i1 %deleted_ones_924"   --->   Operation 2591 'and' 'and_ln786_1817' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2592 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_908)   --->   "%or_ln786_908 = or i1 %and_ln781_908, i1 %and_ln786_1817"   --->   Operation 2592 'or' 'or_ln786_908' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2593 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_908)   --->   "%xor_ln786_908 = xor i1 %or_ln786_908, i1"   --->   Operation 2593 'xor' 'xor_ln786_908' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2594 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_908)   --->   "%underflow_908 = and i1 %p_Result_9518, i1 %xor_ln786_908"   --->   Operation 2594 'and' 'underflow_908' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2595 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_924)   --->   "%select_ln384_1788 = select i1 %overflow_996, i16, i16"   --->   Operation 2595 'select' 'select_ln384_1788' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2596 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_908 = or i1 %overflow_996, i1 %underflow_908"   --->   Operation 2596 'or' 'or_ln384_908' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2597 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_924 = select i1 %or_ln384_908, i16 %select_ln384_1788, i16 %p_Val2_2984"   --->   Operation 2597 'select' 'select_ln384_924' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2598 [1/1] (0.00ns)   --->   "%output_addr_91 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2598 'getelementptr' 'output_addr_91' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2599 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_924, i7 %output_addr_91"   --->   Operation 2599 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_18 : Operation 2600 [1/1] (0.00ns)   --->   "%sext_ln1118_128 = sext i16 %masked_kernel_V_22"   --->   Operation 2600 'sext' 'sext_ln1118_128' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2601 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_2985 = mul i27 %zext_ln1116_7, i27 %sext_ln1118_128"   --->   Operation 2601 'mul' 'p_Val2_2985' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2602 [1/1] (0.00ns)   --->   "%p_Result_9522 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2985, i32"   --->   Operation 2602 'bitselect' 'p_Result_9522' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2603 [1/1] (0.00ns)   --->   "%trunc_ln718_981 = trunc i27 %p_Val2_2985"   --->   Operation 2603 'trunc' 'trunc_ln718_981' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2604 [1/1] (0.63ns)   --->   "%r_981 = icmp_ne  i5 %trunc_ln718_981, i5"   --->   Operation 2604 'icmp' 'r_981' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2605 [1/1] (0.00ns)   --->   "%tmp_1987 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_2985, i32, i32"   --->   Operation 2605 'partselect' 'tmp_1987' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2606 [1/1] (0.65ns)   --->   "%Range2_all_ones_981 = icmp_eq  i4 %tmp_1987, i4"   --->   Operation 2606 'icmp' 'Range2_all_ones_981' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2607 [1/1] (0.00ns)   --->   "%tmp_1988 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_2985, i32, i32"   --->   Operation 2607 'partselect' 'tmp_1988' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2608 [1/1] (0.63ns)   --->   "%Range1_all_ones_997 = icmp_eq  i5 %tmp_1988, i5"   --->   Operation 2608 'icmp' 'Range1_all_ones_997' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2609 [1/1] (0.63ns)   --->   "%Range1_all_zeros_909 = icmp_eq  i5 %tmp_1988, i5"   --->   Operation 2609 'icmp' 'Range1_all_zeros_909' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2610 [1/1] (0.00ns)   --->   "%sext_ln1118_129 = sext i16 %masked_kernel_V_23"   --->   Operation 2610 'sext' 'sext_ln1118_129' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2611 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_2988 = mul i27 %zext_ln1116_7, i27 %sext_ln1118_129"   --->   Operation 2611 'mul' 'p_Val2_2988' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2612 [1/1] (0.00ns)   --->   "%p_Result_9526 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2988, i32"   --->   Operation 2612 'bitselect' 'p_Result_9526' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2613 [1/1] (0.00ns)   --->   "%trunc_ln718_982 = trunc i27 %p_Val2_2988"   --->   Operation 2613 'trunc' 'trunc_ln718_982' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2614 [1/1] (0.63ns)   --->   "%r_982 = icmp_ne  i5 %trunc_ln718_982, i5"   --->   Operation 2614 'icmp' 'r_982' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2615 [1/1] (0.00ns)   --->   "%tmp_1989 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_2988, i32, i32"   --->   Operation 2615 'partselect' 'tmp_1989' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2616 [1/1] (0.65ns)   --->   "%Range2_all_ones_982 = icmp_eq  i4 %tmp_1989, i4"   --->   Operation 2616 'icmp' 'Range2_all_ones_982' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2617 [1/1] (0.00ns)   --->   "%tmp_1990 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_2988, i32, i32"   --->   Operation 2617 'partselect' 'tmp_1990' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2618 [1/1] (0.63ns)   --->   "%Range1_all_ones_998 = icmp_eq  i5 %tmp_1990, i5"   --->   Operation 2618 'icmp' 'Range1_all_ones_998' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2619 [1/1] (0.63ns)   --->   "%Range1_all_zeros_910 = icmp_eq  i5 %tmp_1990, i5"   --->   Operation 2619 'icmp' 'Range1_all_zeros_910' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2620 [1/1] (0.49ns)   --->   "%icmp_ln195_8 = icmp_ne  i3 %tmp_8071, i3" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2620 'icmp' 'icmp_ln195_8' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2621 [1/1] (0.30ns)   --->   "%index_241 = select i1 %icmp_ln195_8, i10, i10 %trunc_ln193_17" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2621 'select' 'index_241' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2622 [1/1] (0.00ns)   --->   "%zext_ln196_8 = zext i10 %index_241" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2622 'zext' 'zext_ln196_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2623 [1/1] (0.00ns)   --->   "%inv_table_addr_8 = getelementptr i11 %inv_table, i64, i64 %zext_ln196_8" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2623 'getelementptr' 'inv_table_addr_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2624 [2/2] (1.15ns)   --->   "%inv_table_load_8 = load i10 %inv_table_addr_8"   --->   Operation 2624 'load' 'inv_table_load_8' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_18 : Operation 2625 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3020)   --->   "%p_Val2_3019 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_3018, i32, i32"   --->   Operation 2625 'partselect' 'p_Val2_3019' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2626 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3020)   --->   "%p_Result_8804 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3018, i32"   --->   Operation 2626 'bitselect' 'p_Result_8804' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2627 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3020)   --->   "%p_Result_9563 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3018, i32"   --->   Operation 2627 'bitselect' 'p_Result_9563' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2628 [1/1] (0.00ns) (grouped into LUT with out node carry_1982)   --->   "%p_Result_9564 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3018, i32"   --->   Operation 2628 'bitselect' 'p_Result_9564' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2629 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3020)   --->   "%or_ln412_1062 = or i1 %p_Result_8804, i1 %r_990"   --->   Operation 2629 'or' 'or_ln412_1062' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2630 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3020)   --->   "%and_ln412_1062 = and i1 %or_ln412_1062, i1 %p_Result_9563"   --->   Operation 2630 'and' 'and_ln412_1062' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2631 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3020)   --->   "%zext_ln415_1062 = zext i1 %and_ln412_1062"   --->   Operation 2631 'zext' 'zext_ln415_1062' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2632 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3020 = add i16 %zext_ln415_1062, i16 %p_Val2_3019"   --->   Operation 2632 'add' 'p_Val2_3020' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2633 [1/1] (0.00ns)   --->   "%p_Result_9565 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3020, i32"   --->   Operation 2633 'bitselect' 'p_Result_9565' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2634 [1/1] (0.00ns) (grouped into LUT with out node carry_1982)   --->   "%xor_ln416_990 = xor i1 %p_Result_9565, i1"   --->   Operation 2634 'xor' 'xor_ln416_990' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2635 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1982 = and i1 %p_Result_9564, i1 %xor_ln416_990"   --->   Operation 2635 'and' 'carry_1982' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2636 [1/1] (0.00ns) (grouped into LUT with out node overflow_1008)   --->   "%deleted_zeros_990 = select i1 %carry_1982, i1 %Range1_all_ones_1008, i1 %Range1_all_zeros_918"   --->   Operation 2636 'select' 'deleted_zeros_990' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2637 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1837)   --->   "%tmp_8101 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3018, i32"   --->   Operation 2637 'bitselect' 'tmp_8101' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2638 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1837)   --->   "%xor_ln780_918 = xor i1 %tmp_8101, i1"   --->   Operation 2638 'xor' 'xor_ln780_918' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2639 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1837)   --->   "%and_ln780_918 = and i1 %Range2_all_ones_990, i1 %xor_ln780_918"   --->   Operation 2639 'and' 'and_ln780_918' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2640 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1837)   --->   "%deleted_ones_936 = select i1 %carry_1982, i1 %and_ln780_918, i1 %Range1_all_ones_1008"   --->   Operation 2640 'select' 'deleted_ones_936' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2641 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_918)   --->   "%and_ln781_918 = and i1 %carry_1982, i1 %Range1_all_ones_1008"   --->   Operation 2641 'and' 'and_ln781_918' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2642 [1/1] (0.00ns) (grouped into LUT with out node overflow_1008)   --->   "%xor_ln785_1927 = xor i1 %deleted_zeros_990, i1"   --->   Operation 2642 'xor' 'xor_ln785_1927' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2643 [1/1] (0.00ns) (grouped into LUT with out node overflow_1008)   --->   "%or_ln785_989 = or i1 %p_Result_9565, i1 %xor_ln785_1927"   --->   Operation 2643 'or' 'or_ln785_989' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2644 [1/1] (0.00ns) (grouped into LUT with out node overflow_1008)   --->   "%xor_ln785_1928 = xor i1 %p_Result_9562, i1"   --->   Operation 2644 'xor' 'xor_ln785_1928' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2645 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1008 = and i1 %or_ln785_989, i1 %xor_ln785_1928"   --->   Operation 2645 'and' 'overflow_1008' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2646 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1837 = and i1 %p_Result_9565, i1 %deleted_ones_936"   --->   Operation 2646 'and' 'and_ln786_1837' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2647 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_918)   --->   "%or_ln786_918 = or i1 %and_ln781_918, i1 %and_ln786_1837"   --->   Operation 2647 'or' 'or_ln786_918' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2648 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_918)   --->   "%xor_ln786_918 = xor i1 %or_ln786_918, i1"   --->   Operation 2648 'xor' 'xor_ln786_918' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2649 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_918)   --->   "%underflow_918 = and i1 %p_Result_9562, i1 %xor_ln786_918"   --->   Operation 2649 'and' 'underflow_918' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2650 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_28)   --->   "%select_ln384_1800 = select i1 %overflow_1008, i16, i16"   --->   Operation 2650 'select' 'select_ln384_1800' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2651 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_918 = or i1 %overflow_1008, i1 %underflow_918"   --->   Operation 2651 'or' 'or_ln384_918' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2652 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_28 = select i1 %or_ln384_918, i16 %select_ln384_1800, i16 %p_Val2_3020"   --->   Operation 2652 'select' 'masked_kernel_V_28' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2653 [1/1] (0.00ns)   --->   "%sext_ln703_755 = sext i16 %masked_kernel_V_81"   --->   Operation 2653 'sext' 'sext_ln703_755' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2654 [1/1] (0.00ns)   --->   "%sext_ln703_756 = sext i16 %masked_kernel_V_28"   --->   Operation 2654 'sext' 'sext_ln703_756' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2655 [1/1] (0.78ns)   --->   "%p_Val2_3021 = add i17 %sext_ln703_756, i17 %sext_ln703_755"   --->   Operation 2655 'add' 'p_Val2_3021' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2656 [1/1] (0.00ns)   --->   "%p_Result_9566 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %p_Val2_3021, i32"   --->   Operation 2656 'bitselect' 'p_Result_9566' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2657 [1/1] (0.78ns)   --->   "%p_Val2_3022 = add i16 %masked_kernel_V_81, i16 %masked_kernel_V_28"   --->   Operation 2657 'add' 'p_Val2_3022' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2658 [1/1] (0.00ns)   --->   "%p_Result_9567 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3022, i32"   --->   Operation 2658 'bitselect' 'p_Result_9567' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2659 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_89)   --->   "%xor_ln785_1929 = xor i1 %p_Result_9566, i1"   --->   Operation 2659 'xor' 'xor_ln785_1929' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2660 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_89)   --->   "%overflow_1009 = and i1 %p_Result_9567, i1 %xor_ln785_1929"   --->   Operation 2660 'and' 'overflow_1009' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2661 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_89)   --->   "%xor_ln340_18 = xor i1 %p_Result_9566, i1 %p_Result_9567"   --->   Operation 2661 'xor' 'xor_ln340_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2662 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_89)   --->   "%select_ln384_1801 = select i1 %overflow_1009, i16, i16"   --->   Operation 2662 'select' 'select_ln384_1801' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2663 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_89 = select i1 %xor_ln340_18, i16 %select_ln384_1801, i16 %p_Val2_3022"   --->   Operation 2663 'select' 'select_ln340_89' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2664 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3025)   --->   "%p_Val2_3024 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_3023, i32, i32"   --->   Operation 2664 'partselect' 'p_Val2_3024' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2665 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3025)   --->   "%p_Result_8811 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3023, i32"   --->   Operation 2665 'bitselect' 'p_Result_8811' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2666 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3025)   --->   "%p_Result_9569 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3023, i32"   --->   Operation 2666 'bitselect' 'p_Result_9569' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2667 [1/1] (0.00ns) (grouped into LUT with out node carry_1984)   --->   "%p_Result_9570 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3023, i32"   --->   Operation 2667 'bitselect' 'p_Result_9570' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2668 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3025)   --->   "%or_ln412_1063 = or i1 %p_Result_8811, i1 %r_991"   --->   Operation 2668 'or' 'or_ln412_1063' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2669 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3025)   --->   "%and_ln412_1063 = and i1 %or_ln412_1063, i1 %p_Result_9569"   --->   Operation 2669 'and' 'and_ln412_1063' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2670 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3025)   --->   "%zext_ln415_1063 = zext i1 %and_ln412_1063"   --->   Operation 2670 'zext' 'zext_ln415_1063' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2671 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3025 = add i16 %zext_ln415_1063, i16 %p_Val2_3024"   --->   Operation 2671 'add' 'p_Val2_3025' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2672 [1/1] (0.00ns)   --->   "%p_Result_9571 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3025, i32"   --->   Operation 2672 'bitselect' 'p_Result_9571' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2673 [1/1] (0.00ns) (grouped into LUT with out node carry_1984)   --->   "%xor_ln416_991 = xor i1 %p_Result_9571, i1"   --->   Operation 2673 'xor' 'xor_ln416_991' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2674 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1984 = and i1 %p_Result_9570, i1 %xor_ln416_991"   --->   Operation 2674 'and' 'carry_1984' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2675 [1/1] (0.00ns) (grouped into LUT with out node overflow_1010)   --->   "%deleted_zeros_991 = select i1 %carry_1984, i1 %Range1_all_ones_1010, i1 %Range1_all_zeros_919"   --->   Operation 2675 'select' 'deleted_zeros_991' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2676 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1839)   --->   "%tmp_8109 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3023, i32"   --->   Operation 2676 'bitselect' 'tmp_8109' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2677 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1839)   --->   "%xor_ln780_919 = xor i1 %tmp_8109, i1"   --->   Operation 2677 'xor' 'xor_ln780_919' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2678 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1839)   --->   "%and_ln780_919 = and i1 %Range2_all_ones_991, i1 %xor_ln780_919"   --->   Operation 2678 'and' 'and_ln780_919' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2679 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1839)   --->   "%deleted_ones_938 = select i1 %carry_1984, i1 %and_ln780_919, i1 %Range1_all_ones_1010"   --->   Operation 2679 'select' 'deleted_ones_938' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2680 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_919)   --->   "%and_ln781_919 = and i1 %carry_1984, i1 %Range1_all_ones_1010"   --->   Operation 2680 'and' 'and_ln781_919' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2681 [1/1] (0.00ns) (grouped into LUT with out node overflow_1010)   --->   "%xor_ln785_1930 = xor i1 %deleted_zeros_991, i1"   --->   Operation 2681 'xor' 'xor_ln785_1930' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2682 [1/1] (0.00ns) (grouped into LUT with out node overflow_1010)   --->   "%or_ln785_990 = or i1 %p_Result_9571, i1 %xor_ln785_1930"   --->   Operation 2682 'or' 'or_ln785_990' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2683 [1/1] (0.00ns) (grouped into LUT with out node overflow_1010)   --->   "%xor_ln785_1931 = xor i1 %p_Result_9568, i1"   --->   Operation 2683 'xor' 'xor_ln785_1931' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2684 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1010 = and i1 %or_ln785_990, i1 %xor_ln785_1931"   --->   Operation 2684 'and' 'overflow_1010' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2685 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1839 = and i1 %p_Result_9571, i1 %deleted_ones_938"   --->   Operation 2685 'and' 'and_ln786_1839' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2686 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_919)   --->   "%or_ln786_919 = or i1 %and_ln781_919, i1 %and_ln786_1839"   --->   Operation 2686 'or' 'or_ln786_919' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2687 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_919)   --->   "%xor_ln786_919 = xor i1 %or_ln786_919, i1"   --->   Operation 2687 'xor' 'xor_ln786_919' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2688 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_919)   --->   "%underflow_919 = and i1 %p_Result_9568, i1 %xor_ln786_919"   --->   Operation 2688 'and' 'underflow_919' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2689 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_29)   --->   "%select_ln384_1802 = select i1 %overflow_1010, i16, i16"   --->   Operation 2689 'select' 'select_ln384_1802' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2690 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_919 = or i1 %overflow_1010, i1 %underflow_919"   --->   Operation 2690 'or' 'or_ln384_919' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2691 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_29 = select i1 %or_ln384_919, i16 %select_ln384_1802, i16 %p_Val2_3025"   --->   Operation 2691 'select' 'masked_kernel_V_29' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 2692 [1/1] (0.00ns)   --->   "%sext_ln703_757 = sext i16 %select_ln340_89"   --->   Operation 2692 'sext' 'sext_ln703_757' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2693 [1/1] (0.00ns)   --->   "%sext_ln703_758 = sext i16 %masked_kernel_V_29"   --->   Operation 2693 'sext' 'sext_ln703_758' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2694 [1/1] (0.78ns)   --->   "%p_Val2_3026 = add i17 %sext_ln703_757, i17 %sext_ln703_758"   --->   Operation 2694 'add' 'p_Val2_3026' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2695 [1/1] (0.00ns)   --->   "%p_Result_9572 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %p_Val2_3026, i32"   --->   Operation 2695 'bitselect' 'p_Result_9572' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2696 [1/1] (0.78ns)   --->   "%p_Val2_3027 = add i16 %masked_kernel_V_29, i16 %select_ln340_89"   --->   Operation 2696 'add' 'p_Val2_3027' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2697 [1/1] (0.00ns)   --->   "%p_Result_9573 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3027, i32"   --->   Operation 2697 'bitselect' 'p_Result_9573' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2698 [1/1] (0.00ns)   --->   "%sext_ln1118_143 = sext i27 %mul_ln1118_953"   --->   Operation 2698 'sext' 'sext_ln1118_143' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2699 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3037 = mul i43 %sext_ln1118_115, i43 %sext_ln1118_143"   --->   Operation 2699 'mul' 'p_Val2_3037' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2700 [1/1] (0.00ns)   --->   "%p_Result_9586 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3037, i32"   --->   Operation 2700 'bitselect' 'p_Result_9586' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2701 [1/1] (0.00ns)   --->   "%trunc_ln718_995 = trunc i43 %p_Val2_3037"   --->   Operation 2701 'trunc' 'trunc_ln718_995' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2702 [1/1] (0.71ns)   --->   "%r_995 = icmp_ne  i19 %trunc_ln718_995, i19"   --->   Operation 2702 'icmp' 'r_995' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2703 [1/1] (0.00ns)   --->   "%tmp_2015 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_3037, i32, i32"   --->   Operation 2703 'partselect' 'tmp_2015' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2704 [1/1] (0.61ns)   --->   "%Range2_all_ones_995 = icmp_eq  i6 %tmp_2015, i6"   --->   Operation 2704 'icmp' 'Range2_all_ones_995' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2705 [1/1] (0.00ns)   --->   "%tmp_2016 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_3037, i32, i32"   --->   Operation 2705 'partselect' 'tmp_2016' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2706 [1/1] (0.59ns)   --->   "%Range1_all_ones_1015 = icmp_eq  i7 %tmp_2016, i7"   --->   Operation 2706 'icmp' 'Range1_all_ones_1015' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2707 [1/1] (0.59ns)   --->   "%Range1_all_zeros_923 = icmp_eq  i7 %tmp_2016, i7"   --->   Operation 2707 'icmp' 'Range1_all_zeros_923' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2708 [1/1] (0.00ns)   --->   "%sext_ln1118_144 = sext i27 %mul_ln1118_955"   --->   Operation 2708 'sext' 'sext_ln1118_144' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2709 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3041 = mul i43 %sext_ln1118_117, i43 %sext_ln1118_144"   --->   Operation 2709 'mul' 'p_Val2_3041' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2710 [1/1] (0.00ns)   --->   "%p_Result_9590 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3041, i32"   --->   Operation 2710 'bitselect' 'p_Result_9590' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2711 [1/1] (0.00ns)   --->   "%trunc_ln718_996 = trunc i43 %p_Val2_3041"   --->   Operation 2711 'trunc' 'trunc_ln718_996' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2712 [1/1] (0.71ns)   --->   "%r_996 = icmp_ne  i19 %trunc_ln718_996, i19"   --->   Operation 2712 'icmp' 'r_996' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2713 [1/1] (0.00ns)   --->   "%tmp_2017 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_3041, i32, i32"   --->   Operation 2713 'partselect' 'tmp_2017' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2714 [1/1] (0.61ns)   --->   "%Range2_all_ones_996 = icmp_eq  i6 %tmp_2017, i6"   --->   Operation 2714 'icmp' 'Range2_all_ones_996' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2715 [1/1] (0.00ns)   --->   "%tmp_2018 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_3041, i32, i32"   --->   Operation 2715 'partselect' 'tmp_2018' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2716 [1/1] (0.59ns)   --->   "%Range1_all_ones_1016 = icmp_eq  i7 %tmp_2018, i7"   --->   Operation 2716 'icmp' 'Range1_all_ones_1016' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2717 [1/1] (0.59ns)   --->   "%Range1_all_zeros_924 = icmp_eq  i7 %tmp_2018, i7"   --->   Operation 2717 'icmp' 'Range1_all_zeros_924' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2718 [1/2] (0.59ns)   --->   "%kernel_load_32 = load i7 %kernel_addr_32"   --->   Operation 2718 'load' 'kernel_load_32' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_18 : Operation 2719 [1/1] (0.00ns)   --->   "%zext_ln1118_32 = zext i11 %kernel_load_32"   --->   Operation 2719 'zext' 'zext_ln1118_32' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2720 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_957 = mul i27 %zext_ln1118_32, i27 %sext_ln1118_123"   --->   Operation 2720 'mul' 'mul_ln1118_957' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2721 [1/2] (0.59ns)   --->   "%kernel_load_33 = load i7 %kernel_addr_33"   --->   Operation 2721 'load' 'kernel_load_33' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_18 : Operation 2722 [1/1] (0.00ns)   --->   "%zext_ln1118_33 = zext i11 %kernel_load_33"   --->   Operation 2722 'zext' 'zext_ln1118_33' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2723 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_962 = mul i27 %zext_ln1118_33, i27 %sext_ln1118_130"   --->   Operation 2723 'mul' 'mul_ln1118_962' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 2724 [1/1] (0.00ns)   --->   "%kernel_addr_34 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2724 'getelementptr' 'kernel_addr_34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2725 [2/2] (0.59ns)   --->   "%kernel_load_34 = load i7 %kernel_addr_34"   --->   Operation 2725 'load' 'kernel_load_34' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_18 : Operation 2726 [1/1] (0.00ns)   --->   "%kernel_addr_35 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2726 'getelementptr' 'kernel_addr_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2727 [2/2] (0.59ns)   --->   "%kernel_load_35 = load i7 %kernel_addr_35"   --->   Operation 2727 'load' 'kernel_load_35' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>

State 19 <SV = 18> <Delay = 4.34>
ST_19 : Operation 2728 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2987)   --->   "%p_Val2_2986 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_2985, i32, i32"   --->   Operation 2728 'partselect' 'p_Val2_2986' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2729 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2987)   --->   "%p_Result_8755 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2985, i32"   --->   Operation 2729 'bitselect' 'p_Result_8755' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2730 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2987)   --->   "%p_Result_9523 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2985, i32"   --->   Operation 2730 'bitselect' 'p_Result_9523' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2731 [1/1] (0.00ns) (grouped into LUT with out node carry_1964)   --->   "%p_Result_9524 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2985, i32"   --->   Operation 2731 'bitselect' 'p_Result_9524' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2732 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2987)   --->   "%or_ln412_1053 = or i1 %p_Result_8755, i1 %r_981"   --->   Operation 2732 'or' 'or_ln412_1053' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2733 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2987)   --->   "%and_ln412_1053 = and i1 %or_ln412_1053, i1 %p_Result_9523"   --->   Operation 2733 'and' 'and_ln412_1053' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2734 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2987)   --->   "%zext_ln415_1053 = zext i1 %and_ln412_1053"   --->   Operation 2734 'zext' 'zext_ln415_1053' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2735 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2987 = add i16 %zext_ln415_1053, i16 %p_Val2_2986"   --->   Operation 2735 'add' 'p_Val2_2987' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2736 [1/1] (0.00ns)   --->   "%p_Result_9525 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2987, i32"   --->   Operation 2736 'bitselect' 'p_Result_9525' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2737 [1/1] (0.00ns) (grouped into LUT with out node carry_1964)   --->   "%xor_ln416_981 = xor i1 %p_Result_9525, i1"   --->   Operation 2737 'xor' 'xor_ln416_981' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2738 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1964 = and i1 %p_Result_9524, i1 %xor_ln416_981"   --->   Operation 2738 'and' 'carry_1964' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2739 [1/1] (0.00ns) (grouped into LUT with out node overflow_997)   --->   "%deleted_zeros_981 = select i1 %carry_1964, i1 %Range1_all_ones_997, i1 %Range1_all_zeros_909"   --->   Operation 2739 'select' 'deleted_zeros_981' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2740 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1819)   --->   "%tmp_8040 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2985, i32"   --->   Operation 2740 'bitselect' 'tmp_8040' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2741 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1819)   --->   "%xor_ln780_909 = xor i1 %tmp_8040, i1"   --->   Operation 2741 'xor' 'xor_ln780_909' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2742 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1819)   --->   "%and_ln780_909 = and i1 %Range2_all_ones_981, i1 %xor_ln780_909"   --->   Operation 2742 'and' 'and_ln780_909' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2743 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1819)   --->   "%deleted_ones_925 = select i1 %carry_1964, i1 %and_ln780_909, i1 %Range1_all_ones_997"   --->   Operation 2743 'select' 'deleted_ones_925' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2744 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_909)   --->   "%and_ln781_909 = and i1 %carry_1964, i1 %Range1_all_ones_997"   --->   Operation 2744 'and' 'and_ln781_909' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2745 [1/1] (0.00ns) (grouped into LUT with out node overflow_997)   --->   "%xor_ln785_1907 = xor i1 %deleted_zeros_981, i1"   --->   Operation 2745 'xor' 'xor_ln785_1907' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2746 [1/1] (0.00ns) (grouped into LUT with out node overflow_997)   --->   "%or_ln785_980 = or i1 %p_Result_9525, i1 %xor_ln785_1907"   --->   Operation 2746 'or' 'or_ln785_980' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2747 [1/1] (0.00ns) (grouped into LUT with out node overflow_997)   --->   "%xor_ln785_1908 = xor i1 %p_Result_9522, i1"   --->   Operation 2747 'xor' 'xor_ln785_1908' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2748 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_997 = and i1 %or_ln785_980, i1 %xor_ln785_1908"   --->   Operation 2748 'and' 'overflow_997' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2749 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1819 = and i1 %p_Result_9525, i1 %deleted_ones_925"   --->   Operation 2749 'and' 'and_ln786_1819' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2750 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_909)   --->   "%or_ln786_909 = or i1 %and_ln781_909, i1 %and_ln786_1819"   --->   Operation 2750 'or' 'or_ln786_909' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2751 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_909)   --->   "%xor_ln786_909 = xor i1 %or_ln786_909, i1"   --->   Operation 2751 'xor' 'xor_ln786_909' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2752 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_909)   --->   "%underflow_909 = and i1 %p_Result_9522, i1 %xor_ln786_909"   --->   Operation 2752 'and' 'underflow_909' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2753 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_925)   --->   "%select_ln384_1789 = select i1 %overflow_997, i16, i16"   --->   Operation 2753 'select' 'select_ln384_1789' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2754 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_909 = or i1 %overflow_997, i1 %underflow_909"   --->   Operation 2754 'or' 'or_ln384_909' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2755 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_925 = select i1 %or_ln384_909, i16 %select_ln384_1789, i16 %p_Val2_2987"   --->   Operation 2755 'select' 'select_ln384_925' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2756 [1/1] (0.00ns)   --->   "%output_addr_92 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2756 'getelementptr' 'output_addr_92' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2757 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_925, i7 %output_addr_92"   --->   Operation 2757 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_19 : Operation 2758 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2990)   --->   "%p_Val2_2989 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_2988, i32, i32"   --->   Operation 2758 'partselect' 'p_Val2_2989' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2759 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2990)   --->   "%p_Result_8760 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2988, i32"   --->   Operation 2759 'bitselect' 'p_Result_8760' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2760 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2990)   --->   "%p_Result_9527 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2988, i32"   --->   Operation 2760 'bitselect' 'p_Result_9527' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2761 [1/1] (0.00ns) (grouped into LUT with out node carry_1966)   --->   "%p_Result_9528 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2988, i32"   --->   Operation 2761 'bitselect' 'p_Result_9528' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2762 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2990)   --->   "%or_ln412_1054 = or i1 %p_Result_8760, i1 %r_982"   --->   Operation 2762 'or' 'or_ln412_1054' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2763 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2990)   --->   "%and_ln412_1054 = and i1 %or_ln412_1054, i1 %p_Result_9527"   --->   Operation 2763 'and' 'and_ln412_1054' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2764 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2990)   --->   "%zext_ln415_1054 = zext i1 %and_ln412_1054"   --->   Operation 2764 'zext' 'zext_ln415_1054' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2765 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_2990 = add i16 %zext_ln415_1054, i16 %p_Val2_2989"   --->   Operation 2765 'add' 'p_Val2_2990' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2766 [1/1] (0.00ns)   --->   "%p_Result_9529 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_2990, i32"   --->   Operation 2766 'bitselect' 'p_Result_9529' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2767 [1/1] (0.00ns) (grouped into LUT with out node carry_1966)   --->   "%xor_ln416_982 = xor i1 %p_Result_9529, i1"   --->   Operation 2767 'xor' 'xor_ln416_982' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2768 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1966 = and i1 %p_Result_9528, i1 %xor_ln416_982"   --->   Operation 2768 'and' 'carry_1966' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2769 [1/1] (0.00ns) (grouped into LUT with out node overflow_998)   --->   "%deleted_zeros_982 = select i1 %carry_1966, i1 %Range1_all_ones_998, i1 %Range1_all_zeros_910"   --->   Operation 2769 'select' 'deleted_zeros_982' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2770 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1821)   --->   "%tmp_8046 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_2988, i32"   --->   Operation 2770 'bitselect' 'tmp_8046' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2771 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1821)   --->   "%xor_ln780_910 = xor i1 %tmp_8046, i1"   --->   Operation 2771 'xor' 'xor_ln780_910' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2772 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1821)   --->   "%and_ln780_910 = and i1 %Range2_all_ones_982, i1 %xor_ln780_910"   --->   Operation 2772 'and' 'and_ln780_910' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2773 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1821)   --->   "%deleted_ones_926 = select i1 %carry_1966, i1 %and_ln780_910, i1 %Range1_all_ones_998"   --->   Operation 2773 'select' 'deleted_ones_926' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2774 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_910)   --->   "%and_ln781_910 = and i1 %carry_1966, i1 %Range1_all_ones_998"   --->   Operation 2774 'and' 'and_ln781_910' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2775 [1/1] (0.00ns) (grouped into LUT with out node overflow_998)   --->   "%xor_ln785_1909 = xor i1 %deleted_zeros_982, i1"   --->   Operation 2775 'xor' 'xor_ln785_1909' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2776 [1/1] (0.00ns) (grouped into LUT with out node overflow_998)   --->   "%or_ln785_981 = or i1 %p_Result_9529, i1 %xor_ln785_1909"   --->   Operation 2776 'or' 'or_ln785_981' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2777 [1/1] (0.00ns) (grouped into LUT with out node overflow_998)   --->   "%xor_ln785_1910 = xor i1 %p_Result_9526, i1"   --->   Operation 2777 'xor' 'xor_ln785_1910' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2778 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_998 = and i1 %or_ln785_981, i1 %xor_ln785_1910"   --->   Operation 2778 'and' 'overflow_998' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2779 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1821 = and i1 %p_Result_9529, i1 %deleted_ones_926"   --->   Operation 2779 'and' 'and_ln786_1821' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2780 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_910)   --->   "%or_ln786_910 = or i1 %and_ln781_910, i1 %and_ln786_1821"   --->   Operation 2780 'or' 'or_ln786_910' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2781 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_910)   --->   "%xor_ln786_910 = xor i1 %or_ln786_910, i1"   --->   Operation 2781 'xor' 'xor_ln786_910' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2782 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_910)   --->   "%underflow_910 = and i1 %p_Result_9526, i1 %xor_ln786_910"   --->   Operation 2782 'and' 'underflow_910' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2783 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_926)   --->   "%select_ln384_1790 = select i1 %overflow_998, i16, i16"   --->   Operation 2783 'select' 'select_ln384_1790' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2784 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_910 = or i1 %overflow_998, i1 %underflow_910"   --->   Operation 2784 'or' 'or_ln384_910' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2785 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_926 = select i1 %or_ln384_910, i16 %select_ln384_1790, i16 %p_Val2_2990"   --->   Operation 2785 'select' 'select_ln384_926' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2786 [1/1] (0.00ns)   --->   "%output_addr_93 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2786 'getelementptr' 'output_addr_93' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2787 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_926, i7 %output_addr_93"   --->   Operation 2787 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_19 : Operation 2788 [1/2] (1.15ns)   --->   "%inv_table_load_8 = load i10 %inv_table_addr_8"   --->   Operation 2788 'load' 'inv_table_load_8' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_19 : Operation 2789 [1/1] (0.00ns)   --->   "%zext_ln1116_8 = zext i11 %inv_table_load_8"   --->   Operation 2789 'zext' 'zext_ln1116_8' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2790 [1/1] (0.00ns)   --->   "%sext_ln1118_134 = sext i16 %masked_kernel_V_80"   --->   Operation 2790 'sext' 'sext_ln1118_134' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2791 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3005 = mul i27 %zext_ln1116_8, i27 %sext_ln1118_134"   --->   Operation 2791 'mul' 'p_Val2_3005' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2792 [1/1] (0.00ns)   --->   "%p_Result_9546 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3005, i32"   --->   Operation 2792 'bitselect' 'p_Result_9546' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2793 [1/1] (0.00ns)   --->   "%trunc_ln718_986 = trunc i27 %p_Val2_3005"   --->   Operation 2793 'trunc' 'trunc_ln718_986' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2794 [1/1] (0.63ns)   --->   "%r_986 = icmp_ne  i5 %trunc_ln718_986, i5"   --->   Operation 2794 'icmp' 'r_986' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2795 [1/1] (0.00ns)   --->   "%tmp_1997 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_3005, i32, i32"   --->   Operation 2795 'partselect' 'tmp_1997' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2796 [1/1] (0.65ns)   --->   "%Range2_all_ones_986 = icmp_eq  i4 %tmp_1997, i4"   --->   Operation 2796 'icmp' 'Range2_all_ones_986' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2797 [1/1] (0.00ns)   --->   "%tmp_1998 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_3005, i32, i32"   --->   Operation 2797 'partselect' 'tmp_1998' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2798 [1/1] (0.63ns)   --->   "%Range1_all_ones_1004 = icmp_eq  i5 %tmp_1998, i5"   --->   Operation 2798 'icmp' 'Range1_all_ones_1004' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2799 [1/1] (0.63ns)   --->   "%Range1_all_zeros_914 = icmp_eq  i5 %tmp_1998, i5"   --->   Operation 2799 'icmp' 'Range1_all_zeros_914' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2800 [1/1] (0.00ns)   --->   "%sext_ln1118_135 = sext i16 %masked_kernel_V_25"   --->   Operation 2800 'sext' 'sext_ln1118_135' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2801 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3008 = mul i27 %zext_ln1116_8, i27 %sext_ln1118_135"   --->   Operation 2801 'mul' 'p_Val2_3008' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2802 [1/1] (0.00ns)   --->   "%p_Result_9550 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3008, i32"   --->   Operation 2802 'bitselect' 'p_Result_9550' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2803 [1/1] (0.00ns)   --->   "%trunc_ln718_987 = trunc i27 %p_Val2_3008"   --->   Operation 2803 'trunc' 'trunc_ln718_987' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2804 [1/1] (0.63ns)   --->   "%r_987 = icmp_ne  i5 %trunc_ln718_987, i5"   --->   Operation 2804 'icmp' 'r_987' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2805 [1/1] (0.00ns)   --->   "%tmp_1999 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_3008, i32, i32"   --->   Operation 2805 'partselect' 'tmp_1999' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2806 [1/1] (0.65ns)   --->   "%Range2_all_ones_987 = icmp_eq  i4 %tmp_1999, i4"   --->   Operation 2806 'icmp' 'Range2_all_ones_987' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2807 [1/1] (0.00ns)   --->   "%tmp_2000 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_3008, i32, i32"   --->   Operation 2807 'partselect' 'tmp_2000' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2808 [1/1] (0.63ns)   --->   "%Range1_all_ones_1005 = icmp_eq  i5 %tmp_2000, i5"   --->   Operation 2808 'icmp' 'Range1_all_ones_1005' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2809 [1/1] (0.63ns)   --->   "%Range1_all_zeros_915 = icmp_eq  i5 %tmp_2000, i5"   --->   Operation 2809 'icmp' 'Range1_all_zeros_915' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2810 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_90)   --->   "%xor_ln785_1932 = xor i1 %p_Result_9572, i1"   --->   Operation 2810 'xor' 'xor_ln785_1932' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2811 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_90)   --->   "%overflow_1011 = and i1 %p_Result_9573, i1 %xor_ln785_1932"   --->   Operation 2811 'and' 'overflow_1011' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2812 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_90)   --->   "%xor_ln340_19 = xor i1 %p_Result_9572, i1 %p_Result_9573"   --->   Operation 2812 'xor' 'xor_ln340_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2813 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_90)   --->   "%select_ln384_1803 = select i1 %overflow_1011, i16, i16"   --->   Operation 2813 'select' 'select_ln384_1803' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2814 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_90 = select i1 %xor_ln340_19, i16 %select_ln384_1803, i16 %p_Val2_3027"   --->   Operation 2814 'select' 'select_ln340_90' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2815 [1/1] (0.00ns)   --->   "%tmp_441 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %select_ln340_90, i32, i32"   --->   Operation 2815 'partselect' 'tmp_441' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2816 [1/1] (0.00ns)   --->   "%sext_ln850_80 = sext i13 %tmp_441"   --->   Operation 2816 'sext' 'sext_ln850_80' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2817 [1/1] (0.00ns) (grouped into LUT with out node index_242)   --->   "%tmp_8112 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln340_90, i32"   --->   Operation 2817 'bitselect' 'tmp_8112' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2818 [1/1] (0.00ns)   --->   "%trunc_ln851_80 = trunc i16 %select_ln340_90"   --->   Operation 2818 'trunc' 'trunc_ln851_80' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2819 [1/1] (0.00ns)   --->   "%p_Result_96 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln851_80, i7"   --->   Operation 2819 'bitconcatenate' 'p_Result_96' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2820 [1/1] (0.60ns)   --->   "%icmp_ln851_80 = icmp_ne  i10 %p_Result_96, i10"   --->   Operation 2820 'icmp' 'icmp_ln851_80' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2821 [1/1] (0.75ns)   --->   "%add_ln695_80 = add i14, i14 %sext_ln850_80"   --->   Operation 2821 'add' 'add_ln695_80' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2822 [1/1] (0.00ns) (grouped into LUT with out node index_242)   --->   "%select_ln850_80 = select i1 %icmp_ln851_80, i14 %add_ln695_80, i14 %sext_ln850_80"   --->   Operation 2822 'select' 'select_ln850_80' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2823 [1/1] (0.34ns) (out node of the LUT)   --->   "%index_242 = select i1 %tmp_8112, i14 %select_ln850_80, i14 %sext_ln850_80"   --->   Operation 2823 'select' 'index_242' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2824 [1/1] (0.00ns)   --->   "%trunc_ln193_18 = trunc i14 %index_242" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2824 'trunc' 'trunc_ln193_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2825 [1/1] (0.00ns)   --->   "%tmp_8113 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %index_242, i32" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2825 'bitselect' 'tmp_8113' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2826 [1/1] (0.32ns)   --->   "%index_243 = select i1 %tmp_8113, i13, i13 %trunc_ln193_18" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 2826 'select' 'index_243' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2827 [1/1] (0.00ns)   --->   "%trunc_ln193_19 = trunc i13 %index_243" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 2827 'trunc' 'trunc_ln193_19' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2828 [1/1] (0.00ns)   --->   "%tmp_8114 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index_243, i32, i32" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2828 'partselect' 'tmp_8114' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2829 [1/1] (0.49ns)   --->   "%icmp_ln195_9 = icmp_ne  i3 %tmp_8114, i3" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2829 'icmp' 'icmp_ln195_9' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2830 [1/1] (0.30ns)   --->   "%index_244 = select i1 %icmp_ln195_9, i10, i10 %trunc_ln193_19" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 2830 'select' 'index_244' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2831 [1/1] (0.00ns)   --->   "%zext_ln196_9 = zext i10 %index_244" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2831 'zext' 'zext_ln196_9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2832 [1/1] (0.00ns)   --->   "%inv_table_addr_9 = getelementptr i11 %inv_table, i64, i64 %zext_ln196_9" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 2832 'getelementptr' 'inv_table_addr_9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2833 [2/2] (1.15ns)   --->   "%inv_table_load_9 = load i10 %inv_table_addr_9"   --->   Operation 2833 'load' 'inv_table_load_9' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_19 : Operation 2834 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3039)   --->   "%p_Val2_3038 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_3037, i32, i32"   --->   Operation 2834 'partselect' 'p_Val2_3038' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2835 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3039)   --->   "%p_Result_8833 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3037, i32"   --->   Operation 2835 'bitselect' 'p_Result_8833' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2836 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3039)   --->   "%p_Result_9587 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3037, i32"   --->   Operation 2836 'bitselect' 'p_Result_9587' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2837 [1/1] (0.00ns) (grouped into LUT with out node carry_1992)   --->   "%p_Result_9588 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3037, i32"   --->   Operation 2837 'bitselect' 'p_Result_9588' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2838 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3039)   --->   "%or_ln412_1067 = or i1 %p_Result_8833, i1 %r_995"   --->   Operation 2838 'or' 'or_ln412_1067' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2839 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3039)   --->   "%and_ln412_1067 = and i1 %or_ln412_1067, i1 %p_Result_9587"   --->   Operation 2839 'and' 'and_ln412_1067' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2840 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3039)   --->   "%zext_ln415_1067 = zext i1 %and_ln412_1067"   --->   Operation 2840 'zext' 'zext_ln415_1067' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2841 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3039 = add i16 %zext_ln415_1067, i16 %p_Val2_3038"   --->   Operation 2841 'add' 'p_Val2_3039' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2842 [1/1] (0.00ns)   --->   "%p_Result_9589 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3039, i32"   --->   Operation 2842 'bitselect' 'p_Result_9589' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2843 [1/1] (0.00ns) (grouped into LUT with out node carry_1992)   --->   "%xor_ln416_995 = xor i1 %p_Result_9589, i1"   --->   Operation 2843 'xor' 'xor_ln416_995' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2844 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1992 = and i1 %p_Result_9588, i1 %xor_ln416_995"   --->   Operation 2844 'and' 'carry_1992' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2845 [1/1] (0.00ns) (grouped into LUT with out node overflow_1015)   --->   "%deleted_zeros_995 = select i1 %carry_1992, i1 %Range1_all_ones_1015, i1 %Range1_all_zeros_923"   --->   Operation 2845 'select' 'deleted_zeros_995' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2846 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1847)   --->   "%tmp_8138 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3037, i32"   --->   Operation 2846 'bitselect' 'tmp_8138' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2847 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1847)   --->   "%xor_ln780_923 = xor i1 %tmp_8138, i1"   --->   Operation 2847 'xor' 'xor_ln780_923' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2848 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1847)   --->   "%and_ln780_923 = and i1 %Range2_all_ones_995, i1 %xor_ln780_923"   --->   Operation 2848 'and' 'and_ln780_923' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2849 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1847)   --->   "%deleted_ones_943 = select i1 %carry_1992, i1 %and_ln780_923, i1 %Range1_all_ones_1015"   --->   Operation 2849 'select' 'deleted_ones_943' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2850 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_923)   --->   "%and_ln781_923 = and i1 %carry_1992, i1 %Range1_all_ones_1015"   --->   Operation 2850 'and' 'and_ln781_923' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2851 [1/1] (0.00ns) (grouped into LUT with out node overflow_1015)   --->   "%xor_ln785_1939 = xor i1 %deleted_zeros_995, i1"   --->   Operation 2851 'xor' 'xor_ln785_1939' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2852 [1/1] (0.00ns) (grouped into LUT with out node overflow_1015)   --->   "%or_ln785_994 = or i1 %p_Result_9589, i1 %xor_ln785_1939"   --->   Operation 2852 'or' 'or_ln785_994' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2853 [1/1] (0.00ns) (grouped into LUT with out node overflow_1015)   --->   "%xor_ln785_1940 = xor i1 %p_Result_9586, i1"   --->   Operation 2853 'xor' 'xor_ln785_1940' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2854 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1015 = and i1 %or_ln785_994, i1 %xor_ln785_1940"   --->   Operation 2854 'and' 'overflow_1015' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2855 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1847 = and i1 %p_Result_9589, i1 %deleted_ones_943"   --->   Operation 2855 'and' 'and_ln786_1847' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2856 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_923)   --->   "%or_ln786_923 = or i1 %and_ln781_923, i1 %and_ln786_1847"   --->   Operation 2856 'or' 'or_ln786_923' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2857 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_923)   --->   "%xor_ln786_923 = xor i1 %or_ln786_923, i1"   --->   Operation 2857 'xor' 'xor_ln786_923' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2858 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_923)   --->   "%underflow_923 = and i1 %p_Result_9586, i1 %xor_ln786_923"   --->   Operation 2858 'and' 'underflow_923' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2859 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_82)   --->   "%select_ln384_1807 = select i1 %overflow_1015, i16, i16"   --->   Operation 2859 'select' 'select_ln384_1807' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2860 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_923 = or i1 %overflow_1015, i1 %underflow_923"   --->   Operation 2860 'or' 'or_ln384_923' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2861 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_82 = select i1 %or_ln384_923, i16 %select_ln384_1807, i16 %p_Val2_3039"   --->   Operation 2861 'select' 'masked_kernel_V_82' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2862 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3043)   --->   "%p_Val2_3042 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_3041, i32, i32"   --->   Operation 2862 'partselect' 'p_Val2_3042' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2863 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3043)   --->   "%p_Result_8838 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3041, i32"   --->   Operation 2863 'bitselect' 'p_Result_8838' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2864 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3043)   --->   "%p_Result_9591 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3041, i32"   --->   Operation 2864 'bitselect' 'p_Result_9591' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2865 [1/1] (0.00ns) (grouped into LUT with out node carry_1994)   --->   "%p_Result_9592 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3041, i32"   --->   Operation 2865 'bitselect' 'p_Result_9592' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2866 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3043)   --->   "%or_ln412_1068 = or i1 %p_Result_8838, i1 %r_996"   --->   Operation 2866 'or' 'or_ln412_1068' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2867 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3043)   --->   "%and_ln412_1068 = and i1 %or_ln412_1068, i1 %p_Result_9591"   --->   Operation 2867 'and' 'and_ln412_1068' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2868 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3043)   --->   "%zext_ln415_1068 = zext i1 %and_ln412_1068"   --->   Operation 2868 'zext' 'zext_ln415_1068' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2869 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3043 = add i16 %zext_ln415_1068, i16 %p_Val2_3042"   --->   Operation 2869 'add' 'p_Val2_3043' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2870 [1/1] (0.00ns)   --->   "%p_Result_9593 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3043, i32"   --->   Operation 2870 'bitselect' 'p_Result_9593' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2871 [1/1] (0.00ns) (grouped into LUT with out node carry_1994)   --->   "%xor_ln416_996 = xor i1 %p_Result_9593, i1"   --->   Operation 2871 'xor' 'xor_ln416_996' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2872 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1994 = and i1 %p_Result_9592, i1 %xor_ln416_996"   --->   Operation 2872 'and' 'carry_1994' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2873 [1/1] (0.00ns) (grouped into LUT with out node overflow_1016)   --->   "%deleted_zeros_996 = select i1 %carry_1994, i1 %Range1_all_ones_1016, i1 %Range1_all_zeros_924"   --->   Operation 2873 'select' 'deleted_zeros_996' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2874 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1849)   --->   "%tmp_8144 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3041, i32"   --->   Operation 2874 'bitselect' 'tmp_8144' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2875 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1849)   --->   "%xor_ln780_924 = xor i1 %tmp_8144, i1"   --->   Operation 2875 'xor' 'xor_ln780_924' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2876 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1849)   --->   "%and_ln780_924 = and i1 %Range2_all_ones_996, i1 %xor_ln780_924"   --->   Operation 2876 'and' 'and_ln780_924' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2877 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1849)   --->   "%deleted_ones_944 = select i1 %carry_1994, i1 %and_ln780_924, i1 %Range1_all_ones_1016"   --->   Operation 2877 'select' 'deleted_ones_944' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2878 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_924)   --->   "%and_ln781_924 = and i1 %carry_1994, i1 %Range1_all_ones_1016"   --->   Operation 2878 'and' 'and_ln781_924' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2879 [1/1] (0.00ns) (grouped into LUT with out node overflow_1016)   --->   "%xor_ln785_1941 = xor i1 %deleted_zeros_996, i1"   --->   Operation 2879 'xor' 'xor_ln785_1941' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2880 [1/1] (0.00ns) (grouped into LUT with out node overflow_1016)   --->   "%or_ln785_995 = or i1 %p_Result_9593, i1 %xor_ln785_1941"   --->   Operation 2880 'or' 'or_ln785_995' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2881 [1/1] (0.00ns) (grouped into LUT with out node overflow_1016)   --->   "%xor_ln785_1942 = xor i1 %p_Result_9590, i1"   --->   Operation 2881 'xor' 'xor_ln785_1942' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2882 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1016 = and i1 %or_ln785_995, i1 %xor_ln785_1942"   --->   Operation 2882 'and' 'overflow_1016' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2883 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1849 = and i1 %p_Result_9593, i1 %deleted_ones_944"   --->   Operation 2883 'and' 'and_ln786_1849' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2884 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_924)   --->   "%or_ln786_924 = or i1 %and_ln781_924, i1 %and_ln786_1849"   --->   Operation 2884 'or' 'or_ln786_924' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2885 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_924)   --->   "%xor_ln786_924 = xor i1 %or_ln786_924, i1"   --->   Operation 2885 'xor' 'xor_ln786_924' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2886 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_924)   --->   "%underflow_924 = and i1 %p_Result_9590, i1 %xor_ln786_924"   --->   Operation 2886 'and' 'underflow_924' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2887 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_31)   --->   "%select_ln384_1808 = select i1 %overflow_1016, i16, i16"   --->   Operation 2887 'select' 'select_ln384_1808' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2888 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_924 = or i1 %overflow_1016, i1 %underflow_924"   --->   Operation 2888 'or' 'or_ln384_924' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2889 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_31 = select i1 %or_ln384_924, i16 %select_ln384_1808, i16 %p_Val2_3043"   --->   Operation 2889 'select' 'masked_kernel_V_31' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 2890 [1/1] (0.00ns)   --->   "%sext_ln1118_145 = sext i27 %mul_ln1118_957"   --->   Operation 2890 'sext' 'sext_ln1118_145' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2891 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3046 = mul i43 %sext_ln1118_119, i43 %sext_ln1118_145"   --->   Operation 2891 'mul' 'p_Val2_3046' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2892 [1/1] (0.00ns)   --->   "%p_Result_9596 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3046, i32"   --->   Operation 2892 'bitselect' 'p_Result_9596' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2893 [1/1] (0.00ns)   --->   "%trunc_ln718_997 = trunc i43 %p_Val2_3046"   --->   Operation 2893 'trunc' 'trunc_ln718_997' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2894 [1/1] (0.71ns)   --->   "%r_997 = icmp_ne  i19 %trunc_ln718_997, i19"   --->   Operation 2894 'icmp' 'r_997' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2895 [1/1] (0.00ns)   --->   "%tmp_2019 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_3046, i32, i32"   --->   Operation 2895 'partselect' 'tmp_2019' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2896 [1/1] (0.61ns)   --->   "%Range2_all_ones_997 = icmp_eq  i6 %tmp_2019, i6"   --->   Operation 2896 'icmp' 'Range2_all_ones_997' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2897 [1/1] (0.00ns)   --->   "%tmp_2020 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_3046, i32, i32"   --->   Operation 2897 'partselect' 'tmp_2020' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2898 [1/1] (0.59ns)   --->   "%Range1_all_ones_1018 = icmp_eq  i7 %tmp_2020, i7"   --->   Operation 2898 'icmp' 'Range1_all_ones_1018' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2899 [1/1] (0.59ns)   --->   "%Range1_all_zeros_925 = icmp_eq  i7 %tmp_2020, i7"   --->   Operation 2899 'icmp' 'Range1_all_zeros_925' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2900 [1/1] (0.00ns)   --->   "%sext_ln1118_149 = sext i27 %mul_ln1118_962"   --->   Operation 2900 'sext' 'sext_ln1118_149' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2901 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3060 = mul i43 %sext_ln1118_115, i43 %sext_ln1118_149"   --->   Operation 2901 'mul' 'p_Val2_3060' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2902 [1/1] (0.00ns)   --->   "%p_Result_9614 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3060, i32"   --->   Operation 2902 'bitselect' 'p_Result_9614' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2903 [1/1] (0.00ns)   --->   "%trunc_ln718_1001 = trunc i43 %p_Val2_3060"   --->   Operation 2903 'trunc' 'trunc_ln718_1001' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2904 [1/1] (0.71ns)   --->   "%r_1001 = icmp_ne  i19 %trunc_ln718_1001, i19"   --->   Operation 2904 'icmp' 'r_1001' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2905 [1/1] (0.00ns)   --->   "%tmp_2027 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_3060, i32, i32"   --->   Operation 2905 'partselect' 'tmp_2027' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2906 [1/1] (0.61ns)   --->   "%Range2_all_ones_1001 = icmp_eq  i6 %tmp_2027, i6"   --->   Operation 2906 'icmp' 'Range2_all_ones_1001' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2907 [1/1] (0.00ns)   --->   "%tmp_2028 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_3060, i32, i32"   --->   Operation 2907 'partselect' 'tmp_2028' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2908 [1/1] (0.59ns)   --->   "%Range1_all_ones_1023 = icmp_eq  i7 %tmp_2028, i7"   --->   Operation 2908 'icmp' 'Range1_all_ones_1023' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2909 [1/1] (0.59ns)   --->   "%Range1_all_zeros_929 = icmp_eq  i7 %tmp_2028, i7"   --->   Operation 2909 'icmp' 'Range1_all_zeros_929' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2910 [1/2] (0.59ns)   --->   "%kernel_load_34 = load i7 %kernel_addr_34"   --->   Operation 2910 'load' 'kernel_load_34' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_19 : Operation 2911 [1/1] (0.00ns)   --->   "%zext_ln1118_34 = zext i11 %kernel_load_34"   --->   Operation 2911 'zext' 'zext_ln1118_34' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2912 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_964 = mul i27 %zext_ln1118_34, i27 %sext_ln1118_130"   --->   Operation 2912 'mul' 'mul_ln1118_964' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2913 [1/2] (0.59ns)   --->   "%kernel_load_35 = load i7 %kernel_addr_35"   --->   Operation 2913 'load' 'kernel_load_35' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_19 : Operation 2914 [1/1] (0.00ns)   --->   "%zext_ln1118_35 = zext i11 %kernel_load_35"   --->   Operation 2914 'zext' 'zext_ln1118_35' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2915 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_966 = mul i27 %zext_ln1118_35, i27 %sext_ln1118_130"   --->   Operation 2915 'mul' 'mul_ln1118_966' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 2916 [1/1] (0.00ns)   --->   "%kernel_addr_36 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2916 'getelementptr' 'kernel_addr_36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2917 [2/2] (0.59ns)   --->   "%kernel_load_36 = load i7 %kernel_addr_36"   --->   Operation 2917 'load' 'kernel_load_36' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_19 : Operation 2918 [1/1] (0.00ns)   --->   "%kernel_addr_37 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 2918 'getelementptr' 'kernel_addr_37' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2919 [2/2] (0.59ns)   --->   "%kernel_load_37 = load i7 %kernel_addr_37"   --->   Operation 2919 'load' 'kernel_load_37' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>

State 20 <SV = 19> <Delay = 4.34>
ST_20 : Operation 2920 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3007)   --->   "%p_Val2_3006 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_3005, i32, i32"   --->   Operation 2920 'partselect' 'p_Val2_3006' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2921 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3007)   --->   "%p_Result_8784 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3005, i32"   --->   Operation 2921 'bitselect' 'p_Result_8784' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2922 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3007)   --->   "%p_Result_9547 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3005, i32"   --->   Operation 2922 'bitselect' 'p_Result_9547' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2923 [1/1] (0.00ns) (grouped into LUT with out node carry_1974)   --->   "%p_Result_9548 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3005, i32"   --->   Operation 2923 'bitselect' 'p_Result_9548' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2924 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3007)   --->   "%or_ln412_1058 = or i1 %p_Result_8784, i1 %r_986"   --->   Operation 2924 'or' 'or_ln412_1058' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2925 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3007)   --->   "%and_ln412_1058 = and i1 %or_ln412_1058, i1 %p_Result_9547"   --->   Operation 2925 'and' 'and_ln412_1058' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2926 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3007)   --->   "%zext_ln415_1058 = zext i1 %and_ln412_1058"   --->   Operation 2926 'zext' 'zext_ln415_1058' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2927 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3007 = add i16 %zext_ln415_1058, i16 %p_Val2_3006"   --->   Operation 2927 'add' 'p_Val2_3007' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2928 [1/1] (0.00ns)   --->   "%p_Result_9549 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3007, i32"   --->   Operation 2928 'bitselect' 'p_Result_9549' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2929 [1/1] (0.00ns) (grouped into LUT with out node carry_1974)   --->   "%xor_ln416_986 = xor i1 %p_Result_9549, i1"   --->   Operation 2929 'xor' 'xor_ln416_986' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2930 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1974 = and i1 %p_Result_9548, i1 %xor_ln416_986"   --->   Operation 2930 'and' 'carry_1974' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2931 [1/1] (0.00ns) (grouped into LUT with out node overflow_1004)   --->   "%deleted_zeros_986 = select i1 %carry_1974, i1 %Range1_all_ones_1004, i1 %Range1_all_zeros_914"   --->   Operation 2931 'select' 'deleted_zeros_986' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 2932 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1829)   --->   "%tmp_8077 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3005, i32"   --->   Operation 2932 'bitselect' 'tmp_8077' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2933 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1829)   --->   "%xor_ln780_914 = xor i1 %tmp_8077, i1"   --->   Operation 2933 'xor' 'xor_ln780_914' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2934 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1829)   --->   "%and_ln780_914 = and i1 %Range2_all_ones_986, i1 %xor_ln780_914"   --->   Operation 2934 'and' 'and_ln780_914' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2935 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1829)   --->   "%deleted_ones_932 = select i1 %carry_1974, i1 %and_ln780_914, i1 %Range1_all_ones_1004"   --->   Operation 2935 'select' 'deleted_ones_932' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 2936 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_914)   --->   "%and_ln781_914 = and i1 %carry_1974, i1 %Range1_all_ones_1004"   --->   Operation 2936 'and' 'and_ln781_914' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2937 [1/1] (0.00ns) (grouped into LUT with out node overflow_1004)   --->   "%xor_ln785_1919 = xor i1 %deleted_zeros_986, i1"   --->   Operation 2937 'xor' 'xor_ln785_1919' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2938 [1/1] (0.00ns) (grouped into LUT with out node overflow_1004)   --->   "%or_ln785_985 = or i1 %p_Result_9549, i1 %xor_ln785_1919"   --->   Operation 2938 'or' 'or_ln785_985' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2939 [1/1] (0.00ns) (grouped into LUT with out node overflow_1004)   --->   "%xor_ln785_1920 = xor i1 %p_Result_9546, i1"   --->   Operation 2939 'xor' 'xor_ln785_1920' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2940 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1004 = and i1 %or_ln785_985, i1 %xor_ln785_1920"   --->   Operation 2940 'and' 'overflow_1004' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2941 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1829 = and i1 %p_Result_9549, i1 %deleted_ones_932"   --->   Operation 2941 'and' 'and_ln786_1829' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2942 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_914)   --->   "%or_ln786_914 = or i1 %and_ln781_914, i1 %and_ln786_1829"   --->   Operation 2942 'or' 'or_ln786_914' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2943 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_914)   --->   "%xor_ln786_914 = xor i1 %or_ln786_914, i1"   --->   Operation 2943 'xor' 'xor_ln786_914' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2944 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_914)   --->   "%underflow_914 = and i1 %p_Result_9546, i1 %xor_ln786_914"   --->   Operation 2944 'and' 'underflow_914' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2945 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_932)   --->   "%select_ln384_1796 = select i1 %overflow_1004, i16, i16"   --->   Operation 2945 'select' 'select_ln384_1796' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 2946 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_914 = or i1 %overflow_1004, i1 %underflow_914"   --->   Operation 2946 'or' 'or_ln384_914' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2947 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_932 = select i1 %or_ln384_914, i16 %select_ln384_1796, i16 %p_Val2_3007"   --->   Operation 2947 'select' 'select_ln384_932' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 2948 [1/1] (0.00ns)   --->   "%output_addr_94 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2948 'getelementptr' 'output_addr_94' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2949 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_932, i7 %output_addr_94"   --->   Operation 2949 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_20 : Operation 2950 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3010)   --->   "%p_Val2_3009 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_3008, i32, i32"   --->   Operation 2950 'partselect' 'p_Val2_3009' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2951 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3010)   --->   "%p_Result_8789 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3008, i32"   --->   Operation 2951 'bitselect' 'p_Result_8789' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2952 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3010)   --->   "%p_Result_9551 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3008, i32"   --->   Operation 2952 'bitselect' 'p_Result_9551' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2953 [1/1] (0.00ns) (grouped into LUT with out node carry_1976)   --->   "%p_Result_9552 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3008, i32"   --->   Operation 2953 'bitselect' 'p_Result_9552' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2954 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3010)   --->   "%or_ln412_1059 = or i1 %p_Result_8789, i1 %r_987"   --->   Operation 2954 'or' 'or_ln412_1059' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2955 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3010)   --->   "%and_ln412_1059 = and i1 %or_ln412_1059, i1 %p_Result_9551"   --->   Operation 2955 'and' 'and_ln412_1059' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2956 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3010)   --->   "%zext_ln415_1059 = zext i1 %and_ln412_1059"   --->   Operation 2956 'zext' 'zext_ln415_1059' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2957 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3010 = add i16 %zext_ln415_1059, i16 %p_Val2_3009"   --->   Operation 2957 'add' 'p_Val2_3010' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2958 [1/1] (0.00ns)   --->   "%p_Result_9553 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3010, i32"   --->   Operation 2958 'bitselect' 'p_Result_9553' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2959 [1/1] (0.00ns) (grouped into LUT with out node carry_1976)   --->   "%xor_ln416_987 = xor i1 %p_Result_9553, i1"   --->   Operation 2959 'xor' 'xor_ln416_987' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2960 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1976 = and i1 %p_Result_9552, i1 %xor_ln416_987"   --->   Operation 2960 'and' 'carry_1976' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2961 [1/1] (0.00ns) (grouped into LUT with out node overflow_1005)   --->   "%deleted_zeros_987 = select i1 %carry_1976, i1 %Range1_all_ones_1005, i1 %Range1_all_zeros_915"   --->   Operation 2961 'select' 'deleted_zeros_987' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 2962 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1831)   --->   "%tmp_8083 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3008, i32"   --->   Operation 2962 'bitselect' 'tmp_8083' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2963 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1831)   --->   "%xor_ln780_915 = xor i1 %tmp_8083, i1"   --->   Operation 2963 'xor' 'xor_ln780_915' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2964 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1831)   --->   "%and_ln780_915 = and i1 %Range2_all_ones_987, i1 %xor_ln780_915"   --->   Operation 2964 'and' 'and_ln780_915' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2965 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1831)   --->   "%deleted_ones_933 = select i1 %carry_1976, i1 %and_ln780_915, i1 %Range1_all_ones_1005"   --->   Operation 2965 'select' 'deleted_ones_933' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 2966 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_915)   --->   "%and_ln781_915 = and i1 %carry_1976, i1 %Range1_all_ones_1005"   --->   Operation 2966 'and' 'and_ln781_915' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2967 [1/1] (0.00ns) (grouped into LUT with out node overflow_1005)   --->   "%xor_ln785_1921 = xor i1 %deleted_zeros_987, i1"   --->   Operation 2967 'xor' 'xor_ln785_1921' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2968 [1/1] (0.00ns) (grouped into LUT with out node overflow_1005)   --->   "%or_ln785_986 = or i1 %p_Result_9553, i1 %xor_ln785_1921"   --->   Operation 2968 'or' 'or_ln785_986' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2969 [1/1] (0.00ns) (grouped into LUT with out node overflow_1005)   --->   "%xor_ln785_1922 = xor i1 %p_Result_9550, i1"   --->   Operation 2969 'xor' 'xor_ln785_1922' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2970 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1005 = and i1 %or_ln785_986, i1 %xor_ln785_1922"   --->   Operation 2970 'and' 'overflow_1005' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2971 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1831 = and i1 %p_Result_9553, i1 %deleted_ones_933"   --->   Operation 2971 'and' 'and_ln786_1831' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2972 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_915)   --->   "%or_ln786_915 = or i1 %and_ln781_915, i1 %and_ln786_1831"   --->   Operation 2972 'or' 'or_ln786_915' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2973 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_915)   --->   "%xor_ln786_915 = xor i1 %or_ln786_915, i1"   --->   Operation 2973 'xor' 'xor_ln786_915' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2974 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_915)   --->   "%underflow_915 = and i1 %p_Result_9550, i1 %xor_ln786_915"   --->   Operation 2974 'and' 'underflow_915' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2975 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_933)   --->   "%select_ln384_1797 = select i1 %overflow_1005, i16, i16"   --->   Operation 2975 'select' 'select_ln384_1797' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 2976 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_915 = or i1 %overflow_1005, i1 %underflow_915"   --->   Operation 2976 'or' 'or_ln384_915' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2977 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_933 = select i1 %or_ln384_915, i16 %select_ln384_1797, i16 %p_Val2_3010"   --->   Operation 2977 'select' 'select_ln384_933' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 2978 [1/1] (0.00ns)   --->   "%output_addr_95 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 2978 'getelementptr' 'output_addr_95' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2979 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_933, i7 %output_addr_95"   --->   Operation 2979 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_20 : Operation 2980 [1/1] (0.00ns)   --->   "%sext_ln1118_136 = sext i16 %masked_kernel_V_26"   --->   Operation 2980 'sext' 'sext_ln1118_136' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2981 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3011 = mul i27 %zext_ln1116_8, i27 %sext_ln1118_136"   --->   Operation 2981 'mul' 'p_Val2_3011' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2982 [1/1] (0.00ns)   --->   "%p_Result_9554 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3011, i32"   --->   Operation 2982 'bitselect' 'p_Result_9554' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2983 [1/1] (0.00ns)   --->   "%trunc_ln718_988 = trunc i27 %p_Val2_3011"   --->   Operation 2983 'trunc' 'trunc_ln718_988' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2984 [1/1] (0.63ns)   --->   "%r_988 = icmp_ne  i5 %trunc_ln718_988, i5"   --->   Operation 2984 'icmp' 'r_988' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2985 [1/1] (0.00ns)   --->   "%tmp_2001 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_3011, i32, i32"   --->   Operation 2985 'partselect' 'tmp_2001' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2986 [1/1] (0.65ns)   --->   "%Range2_all_ones_988 = icmp_eq  i4 %tmp_2001, i4"   --->   Operation 2986 'icmp' 'Range2_all_ones_988' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2987 [1/1] (0.00ns)   --->   "%tmp_2002 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_3011, i32, i32"   --->   Operation 2987 'partselect' 'tmp_2002' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2988 [1/1] (0.63ns)   --->   "%Range1_all_ones_1006 = icmp_eq  i5 %tmp_2002, i5"   --->   Operation 2988 'icmp' 'Range1_all_ones_1006' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2989 [1/1] (0.63ns)   --->   "%Range1_all_zeros_916 = icmp_eq  i5 %tmp_2002, i5"   --->   Operation 2989 'icmp' 'Range1_all_zeros_916' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2990 [1/2] (1.15ns)   --->   "%inv_table_load_9 = load i10 %inv_table_addr_9"   --->   Operation 2990 'load' 'inv_table_load_9' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_20 : Operation 2991 [1/1] (0.00ns)   --->   "%zext_ln1116_9 = zext i11 %inv_table_load_9"   --->   Operation 2991 'zext' 'zext_ln1116_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2992 [1/1] (0.00ns)   --->   "%sext_ln1118_140 = sext i16 %masked_kernel_V_81"   --->   Operation 2992 'sext' 'sext_ln1118_140' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2993 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3028 = mul i27 %zext_ln1116_9, i27 %sext_ln1118_140"   --->   Operation 2993 'mul' 'p_Val2_3028' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 2994 [1/1] (0.00ns)   --->   "%p_Result_9574 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3028, i32"   --->   Operation 2994 'bitselect' 'p_Result_9574' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2995 [1/1] (0.00ns)   --->   "%trunc_ln718_992 = trunc i27 %p_Val2_3028"   --->   Operation 2995 'trunc' 'trunc_ln718_992' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2996 [1/1] (0.63ns)   --->   "%r_992 = icmp_ne  i5 %trunc_ln718_992, i5"   --->   Operation 2996 'icmp' 'r_992' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2997 [1/1] (0.00ns)   --->   "%tmp_2009 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_3028, i32, i32"   --->   Operation 2997 'partselect' 'tmp_2009' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2998 [1/1] (0.65ns)   --->   "%Range2_all_ones_992 = icmp_eq  i4 %tmp_2009, i4"   --->   Operation 2998 'icmp' 'Range2_all_ones_992' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2999 [1/1] (0.00ns)   --->   "%tmp_2010 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_3028, i32, i32"   --->   Operation 2999 'partselect' 'tmp_2010' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3000 [1/1] (0.63ns)   --->   "%Range1_all_ones_1012 = icmp_eq  i5 %tmp_2010, i5"   --->   Operation 3000 'icmp' 'Range1_all_ones_1012' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3001 [1/1] (0.63ns)   --->   "%Range1_all_zeros_920 = icmp_eq  i5 %tmp_2010, i5"   --->   Operation 3001 'icmp' 'Range1_all_zeros_920' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3002 [1/1] (0.00ns)   --->   "%sext_ln703_759 = sext i16 %masked_kernel_V_82"   --->   Operation 3002 'sext' 'sext_ln703_759' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3003 [1/1] (0.00ns)   --->   "%sext_ln703_760 = sext i16 %masked_kernel_V_31"   --->   Operation 3003 'sext' 'sext_ln703_760' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3004 [1/1] (0.78ns)   --->   "%p_Val2_3044 = add i17 %sext_ln703_760, i17 %sext_ln703_759"   --->   Operation 3004 'add' 'p_Val2_3044' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3005 [1/1] (0.00ns)   --->   "%p_Result_9594 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %p_Val2_3044, i32"   --->   Operation 3005 'bitselect' 'p_Result_9594' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3006 [1/1] (0.78ns)   --->   "%p_Val2_3045 = add i16 %masked_kernel_V_82, i16 %masked_kernel_V_31"   --->   Operation 3006 'add' 'p_Val2_3045' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3007 [1/1] (0.00ns)   --->   "%p_Result_9595 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3045, i32"   --->   Operation 3007 'bitselect' 'p_Result_9595' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3008 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_91)   --->   "%xor_ln785_1943 = xor i1 %p_Result_9594, i1"   --->   Operation 3008 'xor' 'xor_ln785_1943' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3009 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_91)   --->   "%overflow_1017 = and i1 %p_Result_9595, i1 %xor_ln785_1943"   --->   Operation 3009 'and' 'overflow_1017' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3010 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_91)   --->   "%xor_ln340_20 = xor i1 %p_Result_9594, i1 %p_Result_9595"   --->   Operation 3010 'xor' 'xor_ln340_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3011 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_91)   --->   "%select_ln384_1809 = select i1 %overflow_1017, i16, i16"   --->   Operation 3011 'select' 'select_ln384_1809' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 3012 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_91 = select i1 %xor_ln340_20, i16 %select_ln384_1809, i16 %p_Val2_3045"   --->   Operation 3012 'select' 'select_ln340_91' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 3013 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3048)   --->   "%p_Val2_3047 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_3046, i32, i32"   --->   Operation 3013 'partselect' 'p_Val2_3047' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3014 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3048)   --->   "%p_Result_8845 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3046, i32"   --->   Operation 3014 'bitselect' 'p_Result_8845' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3015 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3048)   --->   "%p_Result_9597 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3046, i32"   --->   Operation 3015 'bitselect' 'p_Result_9597' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3016 [1/1] (0.00ns) (grouped into LUT with out node carry_1996)   --->   "%p_Result_9598 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3046, i32"   --->   Operation 3016 'bitselect' 'p_Result_9598' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3017 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3048)   --->   "%or_ln412_1069 = or i1 %p_Result_8845, i1 %r_997"   --->   Operation 3017 'or' 'or_ln412_1069' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3018 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3048)   --->   "%and_ln412_1069 = and i1 %or_ln412_1069, i1 %p_Result_9597"   --->   Operation 3018 'and' 'and_ln412_1069' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3019 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3048)   --->   "%zext_ln415_1069 = zext i1 %and_ln412_1069"   --->   Operation 3019 'zext' 'zext_ln415_1069' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3020 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3048 = add i16 %zext_ln415_1069, i16 %p_Val2_3047"   --->   Operation 3020 'add' 'p_Val2_3048' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3021 [1/1] (0.00ns)   --->   "%p_Result_9599 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3048, i32"   --->   Operation 3021 'bitselect' 'p_Result_9599' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3022 [1/1] (0.00ns) (grouped into LUT with out node carry_1996)   --->   "%xor_ln416_997 = xor i1 %p_Result_9599, i1"   --->   Operation 3022 'xor' 'xor_ln416_997' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3023 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1996 = and i1 %p_Result_9598, i1 %xor_ln416_997"   --->   Operation 3023 'and' 'carry_1996' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3024 [1/1] (0.00ns) (grouped into LUT with out node overflow_1018)   --->   "%deleted_zeros_997 = select i1 %carry_1996, i1 %Range1_all_ones_1018, i1 %Range1_all_zeros_925"   --->   Operation 3024 'select' 'deleted_zeros_997' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 3025 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1851)   --->   "%tmp_8152 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3046, i32"   --->   Operation 3025 'bitselect' 'tmp_8152' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3026 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1851)   --->   "%xor_ln780_925 = xor i1 %tmp_8152, i1"   --->   Operation 3026 'xor' 'xor_ln780_925' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3027 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1851)   --->   "%and_ln780_925 = and i1 %Range2_all_ones_997, i1 %xor_ln780_925"   --->   Operation 3027 'and' 'and_ln780_925' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3028 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1851)   --->   "%deleted_ones_946 = select i1 %carry_1996, i1 %and_ln780_925, i1 %Range1_all_ones_1018"   --->   Operation 3028 'select' 'deleted_ones_946' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 3029 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_925)   --->   "%and_ln781_925 = and i1 %carry_1996, i1 %Range1_all_ones_1018"   --->   Operation 3029 'and' 'and_ln781_925' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3030 [1/1] (0.00ns) (grouped into LUT with out node overflow_1018)   --->   "%xor_ln785_1944 = xor i1 %deleted_zeros_997, i1"   --->   Operation 3030 'xor' 'xor_ln785_1944' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3031 [1/1] (0.00ns) (grouped into LUT with out node overflow_1018)   --->   "%or_ln785_996 = or i1 %p_Result_9599, i1 %xor_ln785_1944"   --->   Operation 3031 'or' 'or_ln785_996' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3032 [1/1] (0.00ns) (grouped into LUT with out node overflow_1018)   --->   "%xor_ln785_1945 = xor i1 %p_Result_9596, i1"   --->   Operation 3032 'xor' 'xor_ln785_1945' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3033 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1018 = and i1 %or_ln785_996, i1 %xor_ln785_1945"   --->   Operation 3033 'and' 'overflow_1018' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3034 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1851 = and i1 %p_Result_9599, i1 %deleted_ones_946"   --->   Operation 3034 'and' 'and_ln786_1851' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3035 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_925)   --->   "%or_ln786_925 = or i1 %and_ln781_925, i1 %and_ln786_1851"   --->   Operation 3035 'or' 'or_ln786_925' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3036 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_925)   --->   "%xor_ln786_925 = xor i1 %or_ln786_925, i1"   --->   Operation 3036 'xor' 'xor_ln786_925' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3037 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_925)   --->   "%underflow_925 = and i1 %p_Result_9596, i1 %xor_ln786_925"   --->   Operation 3037 'and' 'underflow_925' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3038 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_32)   --->   "%select_ln384_1810 = select i1 %overflow_1018, i16, i16"   --->   Operation 3038 'select' 'select_ln384_1810' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 3039 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_925 = or i1 %overflow_1018, i1 %underflow_925"   --->   Operation 3039 'or' 'or_ln384_925' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3040 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_32 = select i1 %or_ln384_925, i16 %select_ln384_1810, i16 %p_Val2_3048"   --->   Operation 3040 'select' 'masked_kernel_V_32' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 3041 [1/1] (0.00ns)   --->   "%sext_ln703_761 = sext i16 %select_ln340_91"   --->   Operation 3041 'sext' 'sext_ln703_761' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3042 [1/1] (0.00ns)   --->   "%sext_ln703_762 = sext i16 %masked_kernel_V_32"   --->   Operation 3042 'sext' 'sext_ln703_762' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3043 [1/1] (0.78ns)   --->   "%p_Val2_3049 = add i17 %sext_ln703_761, i17 %sext_ln703_762"   --->   Operation 3043 'add' 'p_Val2_3049' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3044 [1/1] (0.00ns)   --->   "%p_Result_9600 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %p_Val2_3049, i32"   --->   Operation 3044 'bitselect' 'p_Result_9600' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3045 [1/1] (0.78ns)   --->   "%p_Val2_3050 = add i16 %masked_kernel_V_32, i16 %select_ln340_91"   --->   Operation 3045 'add' 'p_Val2_3050' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3046 [1/1] (0.00ns)   --->   "%p_Result_9601 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3050, i32"   --->   Operation 3046 'bitselect' 'p_Result_9601' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3047 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_92)   --->   "%xor_ln785_1946 = xor i1 %p_Result_9600, i1"   --->   Operation 3047 'xor' 'xor_ln785_1946' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3048 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_92)   --->   "%overflow_1019 = and i1 %p_Result_9601, i1 %xor_ln785_1946"   --->   Operation 3048 'and' 'overflow_1019' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3049 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_92)   --->   "%xor_ln340_21 = xor i1 %p_Result_9600, i1 %p_Result_9601"   --->   Operation 3049 'xor' 'xor_ln340_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3050 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_92)   --->   "%select_ln384_1811 = select i1 %overflow_1019, i16, i16"   --->   Operation 3050 'select' 'select_ln384_1811' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 3051 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_92 = select i1 %xor_ln340_21, i16 %select_ln384_1811, i16 %p_Val2_3050"   --->   Operation 3051 'select' 'select_ln340_92' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 3052 [1/1] (0.00ns)   --->   "%tmp_443 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %select_ln340_92, i32, i32"   --->   Operation 3052 'partselect' 'tmp_443' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3053 [1/1] (0.00ns)   --->   "%sext_ln850_81 = sext i13 %tmp_443"   --->   Operation 3053 'sext' 'sext_ln850_81' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3054 [1/1] (0.00ns) (grouped into LUT with out node index_245)   --->   "%tmp_8155 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln340_92, i32"   --->   Operation 3054 'bitselect' 'tmp_8155' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3055 [1/1] (0.00ns)   --->   "%trunc_ln851_81 = trunc i16 %select_ln340_92"   --->   Operation 3055 'trunc' 'trunc_ln851_81' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3056 [1/1] (0.00ns)   --->   "%p_Result_97 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln851_81, i7"   --->   Operation 3056 'bitconcatenate' 'p_Result_97' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3057 [1/1] (0.60ns)   --->   "%icmp_ln851_81 = icmp_ne  i10 %p_Result_97, i10"   --->   Operation 3057 'icmp' 'icmp_ln851_81' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3058 [1/1] (0.75ns)   --->   "%add_ln695_81 = add i14, i14 %sext_ln850_81"   --->   Operation 3058 'add' 'add_ln695_81' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3059 [1/1] (0.00ns) (grouped into LUT with out node index_245)   --->   "%select_ln850_81 = select i1 %icmp_ln851_81, i14 %add_ln695_81, i14 %sext_ln850_81"   --->   Operation 3059 'select' 'select_ln850_81' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 3060 [1/1] (0.34ns) (out node of the LUT)   --->   "%index_245 = select i1 %tmp_8155, i14 %select_ln850_81, i14 %sext_ln850_81"   --->   Operation 3060 'select' 'index_245' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 3061 [1/1] (0.00ns)   --->   "%trunc_ln193_20 = trunc i14 %index_245" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3061 'trunc' 'trunc_ln193_20' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3062 [1/1] (0.00ns)   --->   "%tmp_8156 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %index_245, i32" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3062 'bitselect' 'tmp_8156' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3063 [1/1] (0.32ns)   --->   "%index_246 = select i1 %tmp_8156, i13, i13 %trunc_ln193_20" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3063 'select' 'index_246' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 3064 [1/1] (0.00ns)   --->   "%trunc_ln193_21 = trunc i13 %index_246" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3064 'trunc' 'trunc_ln193_21' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3065 [1/1] (0.00ns)   --->   "%tmp_8157 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index_246, i32, i32" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3065 'partselect' 'tmp_8157' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3066 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3062)   --->   "%p_Val2_3061 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_3060, i32, i32"   --->   Operation 3066 'partselect' 'p_Val2_3061' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3067 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3062)   --->   "%p_Result_8867 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3060, i32"   --->   Operation 3067 'bitselect' 'p_Result_8867' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3068 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3062)   --->   "%p_Result_9615 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3060, i32"   --->   Operation 3068 'bitselect' 'p_Result_9615' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3069 [1/1] (0.00ns) (grouped into LUT with out node carry_2004)   --->   "%p_Result_9616 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3060, i32"   --->   Operation 3069 'bitselect' 'p_Result_9616' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3070 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3062)   --->   "%or_ln412_1073 = or i1 %p_Result_8867, i1 %r_1001"   --->   Operation 3070 'or' 'or_ln412_1073' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3071 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3062)   --->   "%and_ln412_1073 = and i1 %or_ln412_1073, i1 %p_Result_9615"   --->   Operation 3071 'and' 'and_ln412_1073' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3072 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3062)   --->   "%zext_ln415_1073 = zext i1 %and_ln412_1073"   --->   Operation 3072 'zext' 'zext_ln415_1073' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3073 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3062 = add i16 %zext_ln415_1073, i16 %p_Val2_3061"   --->   Operation 3073 'add' 'p_Val2_3062' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3074 [1/1] (0.00ns)   --->   "%p_Result_9617 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3062, i32"   --->   Operation 3074 'bitselect' 'p_Result_9617' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3075 [1/1] (0.00ns) (grouped into LUT with out node carry_2004)   --->   "%xor_ln416_1001 = xor i1 %p_Result_9617, i1"   --->   Operation 3075 'xor' 'xor_ln416_1001' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3076 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2004 = and i1 %p_Result_9616, i1 %xor_ln416_1001"   --->   Operation 3076 'and' 'carry_2004' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3077 [1/1] (0.00ns) (grouped into LUT with out node overflow_1023)   --->   "%deleted_zeros_1001 = select i1 %carry_2004, i1 %Range1_all_ones_1023, i1 %Range1_all_zeros_929"   --->   Operation 3077 'select' 'deleted_zeros_1001' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 3078 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1859)   --->   "%tmp_8181 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3060, i32"   --->   Operation 3078 'bitselect' 'tmp_8181' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3079 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1859)   --->   "%xor_ln780_929 = xor i1 %tmp_8181, i1"   --->   Operation 3079 'xor' 'xor_ln780_929' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3080 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1859)   --->   "%and_ln780_929 = and i1 %Range2_all_ones_1001, i1 %xor_ln780_929"   --->   Operation 3080 'and' 'and_ln780_929' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3081 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1859)   --->   "%deleted_ones_951 = select i1 %carry_2004, i1 %and_ln780_929, i1 %Range1_all_ones_1023"   --->   Operation 3081 'select' 'deleted_ones_951' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 3082 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_929)   --->   "%and_ln781_929 = and i1 %carry_2004, i1 %Range1_all_ones_1023"   --->   Operation 3082 'and' 'and_ln781_929' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3083 [1/1] (0.00ns) (grouped into LUT with out node overflow_1023)   --->   "%xor_ln785_1953 = xor i1 %deleted_zeros_1001, i1"   --->   Operation 3083 'xor' 'xor_ln785_1953' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3084 [1/1] (0.00ns) (grouped into LUT with out node overflow_1023)   --->   "%or_ln785_1000 = or i1 %p_Result_9617, i1 %xor_ln785_1953"   --->   Operation 3084 'or' 'or_ln785_1000' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3085 [1/1] (0.00ns) (grouped into LUT with out node overflow_1023)   --->   "%xor_ln785_1954 = xor i1 %p_Result_9614, i1"   --->   Operation 3085 'xor' 'xor_ln785_1954' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3086 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1023 = and i1 %or_ln785_1000, i1 %xor_ln785_1954"   --->   Operation 3086 'and' 'overflow_1023' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3087 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1859 = and i1 %p_Result_9617, i1 %deleted_ones_951"   --->   Operation 3087 'and' 'and_ln786_1859' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3088 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_929)   --->   "%or_ln786_929 = or i1 %and_ln781_929, i1 %and_ln786_1859"   --->   Operation 3088 'or' 'or_ln786_929' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3089 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_929)   --->   "%xor_ln786_929 = xor i1 %or_ln786_929, i1"   --->   Operation 3089 'xor' 'xor_ln786_929' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3090 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_929)   --->   "%underflow_929 = and i1 %p_Result_9614, i1 %xor_ln786_929"   --->   Operation 3090 'and' 'underflow_929' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3091 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_83)   --->   "%select_ln384_1815 = select i1 %overflow_1023, i16, i16"   --->   Operation 3091 'select' 'select_ln384_1815' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 3092 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_929 = or i1 %overflow_1023, i1 %underflow_929"   --->   Operation 3092 'or' 'or_ln384_929' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3093 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_83 = select i1 %or_ln384_929, i16 %select_ln384_1815, i16 %p_Val2_3062"   --->   Operation 3093 'select' 'masked_kernel_V_83' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 3094 [1/1] (0.00ns)   --->   "%sext_ln1118_150 = sext i27 %mul_ln1118_964"   --->   Operation 3094 'sext' 'sext_ln1118_150' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3095 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3064 = mul i43 %sext_ln1118_117, i43 %sext_ln1118_150"   --->   Operation 3095 'mul' 'p_Val2_3064' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3096 [1/1] (0.00ns)   --->   "%p_Result_9618 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3064, i32"   --->   Operation 3096 'bitselect' 'p_Result_9618' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3097 [1/1] (0.00ns)   --->   "%trunc_ln718_1002 = trunc i43 %p_Val2_3064"   --->   Operation 3097 'trunc' 'trunc_ln718_1002' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3098 [1/1] (0.71ns)   --->   "%r_1002 = icmp_ne  i19 %trunc_ln718_1002, i19"   --->   Operation 3098 'icmp' 'r_1002' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3099 [1/1] (0.00ns)   --->   "%tmp_2029 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_3064, i32, i32"   --->   Operation 3099 'partselect' 'tmp_2029' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3100 [1/1] (0.61ns)   --->   "%Range2_all_ones_1002 = icmp_eq  i6 %tmp_2029, i6"   --->   Operation 3100 'icmp' 'Range2_all_ones_1002' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3101 [1/1] (0.00ns)   --->   "%tmp_2030 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_3064, i32, i32"   --->   Operation 3101 'partselect' 'tmp_2030' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3102 [1/1] (0.59ns)   --->   "%Range1_all_ones_1024 = icmp_eq  i7 %tmp_2030, i7"   --->   Operation 3102 'icmp' 'Range1_all_ones_1024' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3103 [1/1] (0.59ns)   --->   "%Range1_all_zeros_930 = icmp_eq  i7 %tmp_2030, i7"   --->   Operation 3103 'icmp' 'Range1_all_zeros_930' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3104 [1/1] (0.00ns)   --->   "%sext_ln1118_151 = sext i27 %mul_ln1118_966"   --->   Operation 3104 'sext' 'sext_ln1118_151' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3105 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3069 = mul i43 %sext_ln1118_119, i43 %sext_ln1118_151"   --->   Operation 3105 'mul' 'p_Val2_3069' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3106 [1/1] (0.00ns)   --->   "%p_Result_9624 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3069, i32"   --->   Operation 3106 'bitselect' 'p_Result_9624' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3107 [1/1] (0.00ns)   --->   "%trunc_ln718_1003 = trunc i43 %p_Val2_3069"   --->   Operation 3107 'trunc' 'trunc_ln718_1003' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3108 [1/1] (0.71ns)   --->   "%r_1003 = icmp_ne  i19 %trunc_ln718_1003, i19"   --->   Operation 3108 'icmp' 'r_1003' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3109 [1/1] (0.00ns)   --->   "%tmp_2031 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_3069, i32, i32"   --->   Operation 3109 'partselect' 'tmp_2031' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3110 [1/1] (0.61ns)   --->   "%Range2_all_ones_1003 = icmp_eq  i6 %tmp_2031, i6"   --->   Operation 3110 'icmp' 'Range2_all_ones_1003' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3111 [1/1] (0.00ns)   --->   "%tmp_2032 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_3069, i32, i32"   --->   Operation 3111 'partselect' 'tmp_2032' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3112 [1/1] (0.59ns)   --->   "%Range1_all_ones_1026 = icmp_eq  i7 %tmp_2032, i7"   --->   Operation 3112 'icmp' 'Range1_all_ones_1026' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3113 [1/1] (0.59ns)   --->   "%Range1_all_zeros_931 = icmp_eq  i7 %tmp_2032, i7"   --->   Operation 3113 'icmp' 'Range1_all_zeros_931' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3114 [1/2] (0.59ns)   --->   "%kernel_load_36 = load i7 %kernel_addr_36"   --->   Operation 3114 'load' 'kernel_load_36' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_20 : Operation 3115 [1/1] (0.00ns)   --->   "%zext_ln1118_36 = zext i11 %kernel_load_36"   --->   Operation 3115 'zext' 'zext_ln1118_36' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3116 [1/1] (0.00ns)   --->   "%sext_ln1118_155 = sext i16 %padding_mask_load_6"   --->   Operation 3116 'sext' 'sext_ln1118_155' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3117 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_971 = mul i27 %sext_ln1118_155, i27 %zext_ln1118_36"   --->   Operation 3117 'mul' 'mul_ln1118_971' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3118 [1/2] (0.59ns)   --->   "%kernel_load_37 = load i7 %kernel_addr_37"   --->   Operation 3118 'load' 'kernel_load_37' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_20 : Operation 3119 [1/1] (0.00ns)   --->   "%zext_ln1118_37 = zext i11 %kernel_load_37"   --->   Operation 3119 'zext' 'zext_ln1118_37' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3120 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_973 = mul i27 %zext_ln1118_37, i27 %sext_ln1118_155"   --->   Operation 3120 'mul' 'mul_ln1118_973' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 3121 [1/1] (0.00ns)   --->   "%kernel_addr_38 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3121 'getelementptr' 'kernel_addr_38' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3122 [2/2] (0.59ns)   --->   "%kernel_load_38 = load i7 %kernel_addr_38"   --->   Operation 3122 'load' 'kernel_load_38' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_20 : Operation 3123 [1/1] (0.00ns)   --->   "%kernel_addr_39 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3123 'getelementptr' 'kernel_addr_39' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3124 [2/2] (0.59ns)   --->   "%kernel_load_39 = load i7 %kernel_addr_39"   --->   Operation 3124 'load' 'kernel_load_39' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>

State 21 <SV = 20> <Delay = 3.36>
ST_21 : Operation 3125 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3013)   --->   "%p_Val2_3012 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_3011, i32, i32"   --->   Operation 3125 'partselect' 'p_Val2_3012' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3126 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3013)   --->   "%p_Result_8794 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3011, i32"   --->   Operation 3126 'bitselect' 'p_Result_8794' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3127 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3013)   --->   "%p_Result_9555 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3011, i32"   --->   Operation 3127 'bitselect' 'p_Result_9555' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3128 [1/1] (0.00ns) (grouped into LUT with out node carry_1978)   --->   "%p_Result_9556 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3011, i32"   --->   Operation 3128 'bitselect' 'p_Result_9556' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3129 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3013)   --->   "%or_ln412_1060 = or i1 %p_Result_8794, i1 %r_988"   --->   Operation 3129 'or' 'or_ln412_1060' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3130 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3013)   --->   "%and_ln412_1060 = and i1 %or_ln412_1060, i1 %p_Result_9555"   --->   Operation 3130 'and' 'and_ln412_1060' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3131 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3013)   --->   "%zext_ln415_1060 = zext i1 %and_ln412_1060"   --->   Operation 3131 'zext' 'zext_ln415_1060' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3132 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3013 = add i16 %zext_ln415_1060, i16 %p_Val2_3012"   --->   Operation 3132 'add' 'p_Val2_3013' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3133 [1/1] (0.00ns)   --->   "%p_Result_9557 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3013, i32"   --->   Operation 3133 'bitselect' 'p_Result_9557' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3134 [1/1] (0.00ns) (grouped into LUT with out node carry_1978)   --->   "%xor_ln416_988 = xor i1 %p_Result_9557, i1"   --->   Operation 3134 'xor' 'xor_ln416_988' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3135 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1978 = and i1 %p_Result_9556, i1 %xor_ln416_988"   --->   Operation 3135 'and' 'carry_1978' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3136 [1/1] (0.00ns) (grouped into LUT with out node overflow_1006)   --->   "%deleted_zeros_988 = select i1 %carry_1978, i1 %Range1_all_ones_1006, i1 %Range1_all_zeros_916"   --->   Operation 3136 'select' 'deleted_zeros_988' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 3137 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1833)   --->   "%tmp_8089 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3011, i32"   --->   Operation 3137 'bitselect' 'tmp_8089' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3138 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1833)   --->   "%xor_ln780_916 = xor i1 %tmp_8089, i1"   --->   Operation 3138 'xor' 'xor_ln780_916' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3139 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1833)   --->   "%and_ln780_916 = and i1 %Range2_all_ones_988, i1 %xor_ln780_916"   --->   Operation 3139 'and' 'and_ln780_916' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3140 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1833)   --->   "%deleted_ones_934 = select i1 %carry_1978, i1 %and_ln780_916, i1 %Range1_all_ones_1006"   --->   Operation 3140 'select' 'deleted_ones_934' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 3141 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_916)   --->   "%and_ln781_916 = and i1 %carry_1978, i1 %Range1_all_ones_1006"   --->   Operation 3141 'and' 'and_ln781_916' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3142 [1/1] (0.00ns) (grouped into LUT with out node overflow_1006)   --->   "%xor_ln785_1923 = xor i1 %deleted_zeros_988, i1"   --->   Operation 3142 'xor' 'xor_ln785_1923' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3143 [1/1] (0.00ns) (grouped into LUT with out node overflow_1006)   --->   "%or_ln785_987 = or i1 %p_Result_9557, i1 %xor_ln785_1923"   --->   Operation 3143 'or' 'or_ln785_987' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3144 [1/1] (0.00ns) (grouped into LUT with out node overflow_1006)   --->   "%xor_ln785_1924 = xor i1 %p_Result_9554, i1"   --->   Operation 3144 'xor' 'xor_ln785_1924' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3145 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1006 = and i1 %or_ln785_987, i1 %xor_ln785_1924"   --->   Operation 3145 'and' 'overflow_1006' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3146 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1833 = and i1 %p_Result_9557, i1 %deleted_ones_934"   --->   Operation 3146 'and' 'and_ln786_1833' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3147 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_916)   --->   "%or_ln786_916 = or i1 %and_ln781_916, i1 %and_ln786_1833"   --->   Operation 3147 'or' 'or_ln786_916' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3148 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_916)   --->   "%xor_ln786_916 = xor i1 %or_ln786_916, i1"   --->   Operation 3148 'xor' 'xor_ln786_916' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3149 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_916)   --->   "%underflow_916 = and i1 %p_Result_9554, i1 %xor_ln786_916"   --->   Operation 3149 'and' 'underflow_916' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3150 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_934)   --->   "%select_ln384_1798 = select i1 %overflow_1006, i16, i16"   --->   Operation 3150 'select' 'select_ln384_1798' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 3151 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_916 = or i1 %overflow_1006, i1 %underflow_916"   --->   Operation 3151 'or' 'or_ln384_916' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3152 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_934 = select i1 %or_ln384_916, i16 %select_ln384_1798, i16 %p_Val2_3013"   --->   Operation 3152 'select' 'select_ln384_934' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 3153 [1/1] (0.00ns)   --->   "%output_addr_96 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3153 'getelementptr' 'output_addr_96' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3154 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_934, i7 %output_addr_96"   --->   Operation 3154 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_21 : Operation 3155 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3030)   --->   "%p_Val2_3029 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_3028, i32, i32"   --->   Operation 3155 'partselect' 'p_Val2_3029' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3156 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3030)   --->   "%p_Result_8818 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3028, i32"   --->   Operation 3156 'bitselect' 'p_Result_8818' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3157 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3030)   --->   "%p_Result_9575 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3028, i32"   --->   Operation 3157 'bitselect' 'p_Result_9575' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3158 [1/1] (0.00ns) (grouped into LUT with out node carry_1986)   --->   "%p_Result_9576 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3028, i32"   --->   Operation 3158 'bitselect' 'p_Result_9576' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3159 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3030)   --->   "%or_ln412_1064 = or i1 %p_Result_8818, i1 %r_992"   --->   Operation 3159 'or' 'or_ln412_1064' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3160 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3030)   --->   "%and_ln412_1064 = and i1 %or_ln412_1064, i1 %p_Result_9575"   --->   Operation 3160 'and' 'and_ln412_1064' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3161 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3030)   --->   "%zext_ln415_1064 = zext i1 %and_ln412_1064"   --->   Operation 3161 'zext' 'zext_ln415_1064' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3162 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3030 = add i16 %zext_ln415_1064, i16 %p_Val2_3029"   --->   Operation 3162 'add' 'p_Val2_3030' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3163 [1/1] (0.00ns)   --->   "%p_Result_9577 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3030, i32"   --->   Operation 3163 'bitselect' 'p_Result_9577' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3164 [1/1] (0.00ns) (grouped into LUT with out node carry_1986)   --->   "%xor_ln416_992 = xor i1 %p_Result_9577, i1"   --->   Operation 3164 'xor' 'xor_ln416_992' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3165 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1986 = and i1 %p_Result_9576, i1 %xor_ln416_992"   --->   Operation 3165 'and' 'carry_1986' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3166 [1/1] (0.00ns) (grouped into LUT with out node overflow_1012)   --->   "%deleted_zeros_992 = select i1 %carry_1986, i1 %Range1_all_ones_1012, i1 %Range1_all_zeros_920"   --->   Operation 3166 'select' 'deleted_zeros_992' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 3167 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1841)   --->   "%tmp_8120 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3028, i32"   --->   Operation 3167 'bitselect' 'tmp_8120' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3168 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1841)   --->   "%xor_ln780_920 = xor i1 %tmp_8120, i1"   --->   Operation 3168 'xor' 'xor_ln780_920' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3169 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1841)   --->   "%and_ln780_920 = and i1 %Range2_all_ones_992, i1 %xor_ln780_920"   --->   Operation 3169 'and' 'and_ln780_920' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3170 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1841)   --->   "%deleted_ones_940 = select i1 %carry_1986, i1 %and_ln780_920, i1 %Range1_all_ones_1012"   --->   Operation 3170 'select' 'deleted_ones_940' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 3171 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_920)   --->   "%and_ln781_920 = and i1 %carry_1986, i1 %Range1_all_ones_1012"   --->   Operation 3171 'and' 'and_ln781_920' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3172 [1/1] (0.00ns) (grouped into LUT with out node overflow_1012)   --->   "%xor_ln785_1933 = xor i1 %deleted_zeros_992, i1"   --->   Operation 3172 'xor' 'xor_ln785_1933' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3173 [1/1] (0.00ns) (grouped into LUT with out node overflow_1012)   --->   "%or_ln785_991 = or i1 %p_Result_9577, i1 %xor_ln785_1933"   --->   Operation 3173 'or' 'or_ln785_991' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3174 [1/1] (0.00ns) (grouped into LUT with out node overflow_1012)   --->   "%xor_ln785_1934 = xor i1 %p_Result_9574, i1"   --->   Operation 3174 'xor' 'xor_ln785_1934' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3175 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1012 = and i1 %or_ln785_991, i1 %xor_ln785_1934"   --->   Operation 3175 'and' 'overflow_1012' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3176 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1841 = and i1 %p_Result_9577, i1 %deleted_ones_940"   --->   Operation 3176 'and' 'and_ln786_1841' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3177 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_920)   --->   "%or_ln786_920 = or i1 %and_ln781_920, i1 %and_ln786_1841"   --->   Operation 3177 'or' 'or_ln786_920' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3178 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_920)   --->   "%xor_ln786_920 = xor i1 %or_ln786_920, i1"   --->   Operation 3178 'xor' 'xor_ln786_920' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3179 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_920)   --->   "%underflow_920 = and i1 %p_Result_9574, i1 %xor_ln786_920"   --->   Operation 3179 'and' 'underflow_920' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3180 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_940)   --->   "%select_ln384_1804 = select i1 %overflow_1012, i16, i16"   --->   Operation 3180 'select' 'select_ln384_1804' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 3181 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_920 = or i1 %overflow_1012, i1 %underflow_920"   --->   Operation 3181 'or' 'or_ln384_920' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3182 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_940 = select i1 %or_ln384_920, i16 %select_ln384_1804, i16 %p_Val2_3030"   --->   Operation 3182 'select' 'select_ln384_940' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 3183 [1/1] (0.00ns)   --->   "%output_addr_97 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3183 'getelementptr' 'output_addr_97' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3184 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_940, i7 %output_addr_97"   --->   Operation 3184 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_21 : Operation 3185 [1/1] (0.00ns)   --->   "%sext_ln1118_141 = sext i16 %masked_kernel_V_28"   --->   Operation 3185 'sext' 'sext_ln1118_141' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3186 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3031 = mul i27 %zext_ln1116_9, i27 %sext_ln1118_141"   --->   Operation 3186 'mul' 'p_Val2_3031' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3187 [1/1] (0.00ns)   --->   "%p_Result_9578 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3031, i32"   --->   Operation 3187 'bitselect' 'p_Result_9578' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3188 [1/1] (0.00ns)   --->   "%trunc_ln718_993 = trunc i27 %p_Val2_3031"   --->   Operation 3188 'trunc' 'trunc_ln718_993' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3189 [1/1] (0.63ns)   --->   "%r_993 = icmp_ne  i5 %trunc_ln718_993, i5"   --->   Operation 3189 'icmp' 'r_993' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3190 [1/1] (0.00ns)   --->   "%tmp_2011 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_3031, i32, i32"   --->   Operation 3190 'partselect' 'tmp_2011' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3191 [1/1] (0.65ns)   --->   "%Range2_all_ones_993 = icmp_eq  i4 %tmp_2011, i4"   --->   Operation 3191 'icmp' 'Range2_all_ones_993' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3192 [1/1] (0.00ns)   --->   "%tmp_2012 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_3031, i32, i32"   --->   Operation 3192 'partselect' 'tmp_2012' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3193 [1/1] (0.63ns)   --->   "%Range1_all_ones_1013 = icmp_eq  i5 %tmp_2012, i5"   --->   Operation 3193 'icmp' 'Range1_all_ones_1013' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3194 [1/1] (0.63ns)   --->   "%Range1_all_zeros_921 = icmp_eq  i5 %tmp_2012, i5"   --->   Operation 3194 'icmp' 'Range1_all_zeros_921' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3195 [1/1] (0.00ns)   --->   "%sext_ln1118_142 = sext i16 %masked_kernel_V_29"   --->   Operation 3195 'sext' 'sext_ln1118_142' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3196 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3034 = mul i27 %zext_ln1116_9, i27 %sext_ln1118_142"   --->   Operation 3196 'mul' 'p_Val2_3034' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3197 [1/1] (0.00ns)   --->   "%p_Result_9582 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3034, i32"   --->   Operation 3197 'bitselect' 'p_Result_9582' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3198 [1/1] (0.00ns)   --->   "%trunc_ln718_994 = trunc i27 %p_Val2_3034"   --->   Operation 3198 'trunc' 'trunc_ln718_994' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3199 [1/1] (0.63ns)   --->   "%r_994 = icmp_ne  i5 %trunc_ln718_994, i5"   --->   Operation 3199 'icmp' 'r_994' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3200 [1/1] (0.00ns)   --->   "%tmp_2013 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_3034, i32, i32"   --->   Operation 3200 'partselect' 'tmp_2013' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3201 [1/1] (0.65ns)   --->   "%Range2_all_ones_994 = icmp_eq  i4 %tmp_2013, i4"   --->   Operation 3201 'icmp' 'Range2_all_ones_994' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3202 [1/1] (0.00ns)   --->   "%tmp_2014 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_3034, i32, i32"   --->   Operation 3202 'partselect' 'tmp_2014' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3203 [1/1] (0.63ns)   --->   "%Range1_all_ones_1014 = icmp_eq  i5 %tmp_2014, i5"   --->   Operation 3203 'icmp' 'Range1_all_ones_1014' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3204 [1/1] (0.63ns)   --->   "%Range1_all_zeros_922 = icmp_eq  i5 %tmp_2014, i5"   --->   Operation 3204 'icmp' 'Range1_all_zeros_922' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3205 [1/1] (0.49ns)   --->   "%icmp_ln195_10 = icmp_ne  i3 %tmp_8157, i3" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3205 'icmp' 'icmp_ln195_10' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3206 [1/1] (0.30ns)   --->   "%index_247 = select i1 %icmp_ln195_10, i10, i10 %trunc_ln193_21" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3206 'select' 'index_247' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 3207 [1/1] (0.00ns)   --->   "%zext_ln196_10 = zext i10 %index_247" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3207 'zext' 'zext_ln196_10' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3208 [1/1] (0.00ns)   --->   "%inv_table_addr_10 = getelementptr i11 %inv_table, i64, i64 %zext_ln196_10" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3208 'getelementptr' 'inv_table_addr_10' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3209 [2/2] (1.15ns)   --->   "%inv_table_load_10 = load i10 %inv_table_addr_10"   --->   Operation 3209 'load' 'inv_table_load_10' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_21 : Operation 3210 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3066)   --->   "%p_Val2_3065 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_3064, i32, i32"   --->   Operation 3210 'partselect' 'p_Val2_3065' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3211 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3066)   --->   "%p_Result_8872 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3064, i32"   --->   Operation 3211 'bitselect' 'p_Result_8872' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3212 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3066)   --->   "%p_Result_9619 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3064, i32"   --->   Operation 3212 'bitselect' 'p_Result_9619' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3213 [1/1] (0.00ns) (grouped into LUT with out node carry_2006)   --->   "%p_Result_9620 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3064, i32"   --->   Operation 3213 'bitselect' 'p_Result_9620' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3214 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3066)   --->   "%or_ln412_1074 = or i1 %p_Result_8872, i1 %r_1002"   --->   Operation 3214 'or' 'or_ln412_1074' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3215 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3066)   --->   "%and_ln412_1074 = and i1 %or_ln412_1074, i1 %p_Result_9619"   --->   Operation 3215 'and' 'and_ln412_1074' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3216 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3066)   --->   "%zext_ln415_1074 = zext i1 %and_ln412_1074"   --->   Operation 3216 'zext' 'zext_ln415_1074' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3217 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3066 = add i16 %zext_ln415_1074, i16 %p_Val2_3065"   --->   Operation 3217 'add' 'p_Val2_3066' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3218 [1/1] (0.00ns)   --->   "%p_Result_9621 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3066, i32"   --->   Operation 3218 'bitselect' 'p_Result_9621' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3219 [1/1] (0.00ns) (grouped into LUT with out node carry_2006)   --->   "%xor_ln416_1002 = xor i1 %p_Result_9621, i1"   --->   Operation 3219 'xor' 'xor_ln416_1002' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3220 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2006 = and i1 %p_Result_9620, i1 %xor_ln416_1002"   --->   Operation 3220 'and' 'carry_2006' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3221 [1/1] (0.00ns) (grouped into LUT with out node overflow_1024)   --->   "%deleted_zeros_1002 = select i1 %carry_2006, i1 %Range1_all_ones_1024, i1 %Range1_all_zeros_930"   --->   Operation 3221 'select' 'deleted_zeros_1002' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 3222 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1861)   --->   "%tmp_8187 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3064, i32"   --->   Operation 3222 'bitselect' 'tmp_8187' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3223 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1861)   --->   "%xor_ln780_930 = xor i1 %tmp_8187, i1"   --->   Operation 3223 'xor' 'xor_ln780_930' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3224 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1861)   --->   "%and_ln780_930 = and i1 %Range2_all_ones_1002, i1 %xor_ln780_930"   --->   Operation 3224 'and' 'and_ln780_930' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3225 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1861)   --->   "%deleted_ones_952 = select i1 %carry_2006, i1 %and_ln780_930, i1 %Range1_all_ones_1024"   --->   Operation 3225 'select' 'deleted_ones_952' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 3226 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_930)   --->   "%and_ln781_930 = and i1 %carry_2006, i1 %Range1_all_ones_1024"   --->   Operation 3226 'and' 'and_ln781_930' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3227 [1/1] (0.00ns) (grouped into LUT with out node overflow_1024)   --->   "%xor_ln785_1955 = xor i1 %deleted_zeros_1002, i1"   --->   Operation 3227 'xor' 'xor_ln785_1955' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3228 [1/1] (0.00ns) (grouped into LUT with out node overflow_1024)   --->   "%or_ln785_1001 = or i1 %p_Result_9621, i1 %xor_ln785_1955"   --->   Operation 3228 'or' 'or_ln785_1001' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3229 [1/1] (0.00ns) (grouped into LUT with out node overflow_1024)   --->   "%xor_ln785_1956 = xor i1 %p_Result_9618, i1"   --->   Operation 3229 'xor' 'xor_ln785_1956' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3230 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1024 = and i1 %or_ln785_1001, i1 %xor_ln785_1956"   --->   Operation 3230 'and' 'overflow_1024' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3231 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1861 = and i1 %p_Result_9621, i1 %deleted_ones_952"   --->   Operation 3231 'and' 'and_ln786_1861' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3232 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_930)   --->   "%or_ln786_930 = or i1 %and_ln781_930, i1 %and_ln786_1861"   --->   Operation 3232 'or' 'or_ln786_930' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3233 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_930)   --->   "%xor_ln786_930 = xor i1 %or_ln786_930, i1"   --->   Operation 3233 'xor' 'xor_ln786_930' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3234 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_930)   --->   "%underflow_930 = and i1 %p_Result_9618, i1 %xor_ln786_930"   --->   Operation 3234 'and' 'underflow_930' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3235 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_34)   --->   "%select_ln384_1816 = select i1 %overflow_1024, i16, i16"   --->   Operation 3235 'select' 'select_ln384_1816' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 3236 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_930 = or i1 %overflow_1024, i1 %underflow_930"   --->   Operation 3236 'or' 'or_ln384_930' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3237 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_34 = select i1 %or_ln384_930, i16 %select_ln384_1816, i16 %p_Val2_3066"   --->   Operation 3237 'select' 'masked_kernel_V_34' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 3238 [1/1] (0.00ns)   --->   "%sext_ln703_763 = sext i16 %masked_kernel_V_83"   --->   Operation 3238 'sext' 'sext_ln703_763' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3239 [1/1] (0.00ns)   --->   "%sext_ln703_764 = sext i16 %masked_kernel_V_34"   --->   Operation 3239 'sext' 'sext_ln703_764' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3240 [1/1] (0.78ns)   --->   "%p_Val2_3067 = add i17 %sext_ln703_764, i17 %sext_ln703_763"   --->   Operation 3240 'add' 'p_Val2_3067' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3241 [1/1] (0.00ns)   --->   "%p_Result_9622 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %p_Val2_3067, i32"   --->   Operation 3241 'bitselect' 'p_Result_9622' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3242 [1/1] (0.78ns)   --->   "%p_Val2_3068 = add i16 %masked_kernel_V_83, i16 %masked_kernel_V_34"   --->   Operation 3242 'add' 'p_Val2_3068' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3243 [1/1] (0.00ns)   --->   "%p_Result_9623 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3068, i32"   --->   Operation 3243 'bitselect' 'p_Result_9623' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3244 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_93)   --->   "%xor_ln785_1957 = xor i1 %p_Result_9622, i1"   --->   Operation 3244 'xor' 'xor_ln785_1957' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3245 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_93)   --->   "%overflow_1025 = and i1 %p_Result_9623, i1 %xor_ln785_1957"   --->   Operation 3245 'and' 'overflow_1025' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3246 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_93)   --->   "%xor_ln340_22 = xor i1 %p_Result_9622, i1 %p_Result_9623"   --->   Operation 3246 'xor' 'xor_ln340_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3247 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_93)   --->   "%select_ln384_1817 = select i1 %overflow_1025, i16, i16"   --->   Operation 3247 'select' 'select_ln384_1817' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 3248 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_93 = select i1 %xor_ln340_22, i16 %select_ln384_1817, i16 %p_Val2_3068"   --->   Operation 3248 'select' 'select_ln340_93' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 3249 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3071)   --->   "%p_Val2_3070 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_3069, i32, i32"   --->   Operation 3249 'partselect' 'p_Val2_3070' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3250 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3071)   --->   "%p_Result_8879 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3069, i32"   --->   Operation 3250 'bitselect' 'p_Result_8879' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3251 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3071)   --->   "%p_Result_9625 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3069, i32"   --->   Operation 3251 'bitselect' 'p_Result_9625' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3252 [1/1] (0.00ns) (grouped into LUT with out node carry_2008)   --->   "%p_Result_9626 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3069, i32"   --->   Operation 3252 'bitselect' 'p_Result_9626' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3253 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3071)   --->   "%or_ln412_1075 = or i1 %p_Result_8879, i1 %r_1003"   --->   Operation 3253 'or' 'or_ln412_1075' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3254 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3071)   --->   "%and_ln412_1075 = and i1 %or_ln412_1075, i1 %p_Result_9625"   --->   Operation 3254 'and' 'and_ln412_1075' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3255 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3071)   --->   "%zext_ln415_1075 = zext i1 %and_ln412_1075"   --->   Operation 3255 'zext' 'zext_ln415_1075' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3256 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3071 = add i16 %zext_ln415_1075, i16 %p_Val2_3070"   --->   Operation 3256 'add' 'p_Val2_3071' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3257 [1/1] (0.00ns)   --->   "%p_Result_9627 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3071, i32"   --->   Operation 3257 'bitselect' 'p_Result_9627' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3258 [1/1] (0.00ns) (grouped into LUT with out node carry_2008)   --->   "%xor_ln416_1003 = xor i1 %p_Result_9627, i1"   --->   Operation 3258 'xor' 'xor_ln416_1003' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3259 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2008 = and i1 %p_Result_9626, i1 %xor_ln416_1003"   --->   Operation 3259 'and' 'carry_2008' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3260 [1/1] (0.00ns) (grouped into LUT with out node overflow_1026)   --->   "%deleted_zeros_1003 = select i1 %carry_2008, i1 %Range1_all_ones_1026, i1 %Range1_all_zeros_931"   --->   Operation 3260 'select' 'deleted_zeros_1003' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 3261 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1863)   --->   "%tmp_8195 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3069, i32"   --->   Operation 3261 'bitselect' 'tmp_8195' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3262 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1863)   --->   "%xor_ln780_931 = xor i1 %tmp_8195, i1"   --->   Operation 3262 'xor' 'xor_ln780_931' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3263 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1863)   --->   "%and_ln780_931 = and i1 %Range2_all_ones_1003, i1 %xor_ln780_931"   --->   Operation 3263 'and' 'and_ln780_931' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3264 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1863)   --->   "%deleted_ones_954 = select i1 %carry_2008, i1 %and_ln780_931, i1 %Range1_all_ones_1026"   --->   Operation 3264 'select' 'deleted_ones_954' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 3265 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_931)   --->   "%and_ln781_931 = and i1 %carry_2008, i1 %Range1_all_ones_1026"   --->   Operation 3265 'and' 'and_ln781_931' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3266 [1/1] (0.00ns) (grouped into LUT with out node overflow_1026)   --->   "%xor_ln785_1958 = xor i1 %deleted_zeros_1003, i1"   --->   Operation 3266 'xor' 'xor_ln785_1958' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3267 [1/1] (0.00ns) (grouped into LUT with out node overflow_1026)   --->   "%or_ln785_1002 = or i1 %p_Result_9627, i1 %xor_ln785_1958"   --->   Operation 3267 'or' 'or_ln785_1002' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3268 [1/1] (0.00ns) (grouped into LUT with out node overflow_1026)   --->   "%xor_ln785_1959 = xor i1 %p_Result_9624, i1"   --->   Operation 3268 'xor' 'xor_ln785_1959' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3269 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1026 = and i1 %or_ln785_1002, i1 %xor_ln785_1959"   --->   Operation 3269 'and' 'overflow_1026' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3270 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1863 = and i1 %p_Result_9627, i1 %deleted_ones_954"   --->   Operation 3270 'and' 'and_ln786_1863' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3271 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_931)   --->   "%or_ln786_931 = or i1 %and_ln781_931, i1 %and_ln786_1863"   --->   Operation 3271 'or' 'or_ln786_931' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3272 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_931)   --->   "%xor_ln786_931 = xor i1 %or_ln786_931, i1"   --->   Operation 3272 'xor' 'xor_ln786_931' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3273 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_931)   --->   "%underflow_931 = and i1 %p_Result_9624, i1 %xor_ln786_931"   --->   Operation 3273 'and' 'underflow_931' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3274 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_35)   --->   "%select_ln384_1818 = select i1 %overflow_1026, i16, i16"   --->   Operation 3274 'select' 'select_ln384_1818' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 3275 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_931 = or i1 %overflow_1026, i1 %underflow_931"   --->   Operation 3275 'or' 'or_ln384_931' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3276 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_35 = select i1 %or_ln384_931, i16 %select_ln384_1818, i16 %p_Val2_3071"   --->   Operation 3276 'select' 'masked_kernel_V_35' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 3277 [1/1] (0.00ns)   --->   "%sext_ln703_765 = sext i16 %select_ln340_93"   --->   Operation 3277 'sext' 'sext_ln703_765' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3278 [1/1] (0.00ns)   --->   "%sext_ln703_766 = sext i16 %masked_kernel_V_35"   --->   Operation 3278 'sext' 'sext_ln703_766' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3279 [1/1] (0.78ns)   --->   "%p_Val2_3072 = add i17 %sext_ln703_765, i17 %sext_ln703_766"   --->   Operation 3279 'add' 'p_Val2_3072' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3280 [1/1] (0.00ns)   --->   "%p_Result_9628 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %p_Val2_3072, i32"   --->   Operation 3280 'bitselect' 'p_Result_9628' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3281 [1/1] (0.78ns)   --->   "%p_Val2_3073 = add i16 %masked_kernel_V_35, i16 %select_ln340_93"   --->   Operation 3281 'add' 'p_Val2_3073' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3282 [1/1] (0.00ns)   --->   "%p_Result_9629 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3073, i32"   --->   Operation 3282 'bitselect' 'p_Result_9629' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3283 [1/1] (0.00ns)   --->   "%sext_ln1118_156 = sext i27 %mul_ln1118_971"   --->   Operation 3283 'sext' 'sext_ln1118_156' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3284 [1/1] (0.00ns)   --->   "%sext_ln1118_157 = sext i16 %padding_mask_load_6"   --->   Operation 3284 'sext' 'sext_ln1118_157' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3285 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3083 = mul i43 %sext_ln1118_157, i43 %sext_ln1118_156"   --->   Operation 3285 'mul' 'p_Val2_3083' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3286 [1/1] (0.00ns)   --->   "%p_Result_9642 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3083, i32"   --->   Operation 3286 'bitselect' 'p_Result_9642' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3287 [1/1] (0.00ns)   --->   "%trunc_ln718_1007 = trunc i43 %p_Val2_3083"   --->   Operation 3287 'trunc' 'trunc_ln718_1007' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3288 [1/1] (0.71ns)   --->   "%r_1007 = icmp_ne  i19 %trunc_ln718_1007, i19"   --->   Operation 3288 'icmp' 'r_1007' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3289 [1/1] (0.00ns)   --->   "%tmp_2039 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_3083, i32, i32"   --->   Operation 3289 'partselect' 'tmp_2039' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3290 [1/1] (0.61ns)   --->   "%Range2_all_ones_1007 = icmp_eq  i6 %tmp_2039, i6"   --->   Operation 3290 'icmp' 'Range2_all_ones_1007' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3291 [1/1] (0.00ns)   --->   "%tmp_2040 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_3083, i32, i32"   --->   Operation 3291 'partselect' 'tmp_2040' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3292 [1/1] (0.59ns)   --->   "%Range1_all_ones_1031 = icmp_eq  i7 %tmp_2040, i7"   --->   Operation 3292 'icmp' 'Range1_all_ones_1031' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3293 [1/1] (0.59ns)   --->   "%Range1_all_zeros_935 = icmp_eq  i7 %tmp_2040, i7"   --->   Operation 3293 'icmp' 'Range1_all_zeros_935' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3294 [1/1] (0.00ns)   --->   "%sext_ln1118_158 = sext i27 %mul_ln1118_973"   --->   Operation 3294 'sext' 'sext_ln1118_158' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3295 [1/1] (0.00ns)   --->   "%sext_ln1118_159 = sext i16 %padding_mask_load_7"   --->   Operation 3295 'sext' 'sext_ln1118_159' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3296 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3087 = mul i43 %sext_ln1118_159, i43 %sext_ln1118_158"   --->   Operation 3296 'mul' 'p_Val2_3087' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3297 [1/1] (0.00ns)   --->   "%p_Result_9646 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3087, i32"   --->   Operation 3297 'bitselect' 'p_Result_9646' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3298 [1/1] (0.00ns)   --->   "%trunc_ln718_1008 = trunc i43 %p_Val2_3087"   --->   Operation 3298 'trunc' 'trunc_ln718_1008' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3299 [1/1] (0.71ns)   --->   "%r_1008 = icmp_ne  i19 %trunc_ln718_1008, i19"   --->   Operation 3299 'icmp' 'r_1008' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3300 [1/1] (0.00ns)   --->   "%tmp_2041 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_3087, i32, i32"   --->   Operation 3300 'partselect' 'tmp_2041' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3301 [1/1] (0.61ns)   --->   "%Range2_all_ones_1008 = icmp_eq  i6 %tmp_2041, i6"   --->   Operation 3301 'icmp' 'Range2_all_ones_1008' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3302 [1/1] (0.00ns)   --->   "%tmp_2042 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_3087, i32, i32"   --->   Operation 3302 'partselect' 'tmp_2042' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3303 [1/1] (0.59ns)   --->   "%Range1_all_ones_1032 = icmp_eq  i7 %tmp_2042, i7"   --->   Operation 3303 'icmp' 'Range1_all_ones_1032' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3304 [1/1] (0.59ns)   --->   "%Range1_all_zeros_936 = icmp_eq  i7 %tmp_2042, i7"   --->   Operation 3304 'icmp' 'Range1_all_zeros_936' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3305 [1/2] (0.59ns)   --->   "%kernel_load_38 = load i7 %kernel_addr_38"   --->   Operation 3305 'load' 'kernel_load_38' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_21 : Operation 3306 [1/1] (0.00ns)   --->   "%zext_ln1118_38 = zext i11 %kernel_load_38"   --->   Operation 3306 'zext' 'zext_ln1118_38' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3307 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_975 = mul i27 %zext_ln1118_38, i27 %sext_ln1118_155"   --->   Operation 3307 'mul' 'mul_ln1118_975' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3308 [1/2] (0.59ns)   --->   "%kernel_load_39 = load i7 %kernel_addr_39"   --->   Operation 3308 'load' 'kernel_load_39' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_21 : Operation 3309 [1/1] (0.00ns)   --->   "%zext_ln1118_39 = zext i11 %kernel_load_39"   --->   Operation 3309 'zext' 'zext_ln1118_39' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3310 [1/1] (0.00ns)   --->   "%sext_ln1118_165 = sext i16 %padding_mask_load_7"   --->   Operation 3310 'sext' 'sext_ln1118_165' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3311 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_980 = mul i27 %zext_ln1118_39, i27 %sext_ln1118_165"   --->   Operation 3311 'mul' 'mul_ln1118_980' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 3312 [1/1] (0.00ns)   --->   "%kernel_addr_40 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3312 'getelementptr' 'kernel_addr_40' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3313 [2/2] (0.59ns)   --->   "%kernel_load_40 = load i7 %kernel_addr_40"   --->   Operation 3313 'load' 'kernel_load_40' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_21 : Operation 3314 [1/1] (0.00ns)   --->   "%kernel_addr_41 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3314 'getelementptr' 'kernel_addr_41' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3315 [2/2] (0.59ns)   --->   "%kernel_load_41 = load i7 %kernel_addr_41"   --->   Operation 3315 'load' 'kernel_load_41' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>

State 22 <SV = 21> <Delay = 4.34>
ST_22 : Operation 3316 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3033)   --->   "%p_Val2_3032 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_3031, i32, i32"   --->   Operation 3316 'partselect' 'p_Val2_3032' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3317 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3033)   --->   "%p_Result_8823 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3031, i32"   --->   Operation 3317 'bitselect' 'p_Result_8823' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3318 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3033)   --->   "%p_Result_9579 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3031, i32"   --->   Operation 3318 'bitselect' 'p_Result_9579' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3319 [1/1] (0.00ns) (grouped into LUT with out node carry_1988)   --->   "%p_Result_9580 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3031, i32"   --->   Operation 3319 'bitselect' 'p_Result_9580' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3320 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3033)   --->   "%or_ln412_1065 = or i1 %p_Result_8823, i1 %r_993"   --->   Operation 3320 'or' 'or_ln412_1065' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3321 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3033)   --->   "%and_ln412_1065 = and i1 %or_ln412_1065, i1 %p_Result_9579"   --->   Operation 3321 'and' 'and_ln412_1065' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3322 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3033)   --->   "%zext_ln415_1065 = zext i1 %and_ln412_1065"   --->   Operation 3322 'zext' 'zext_ln415_1065' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3323 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3033 = add i16 %zext_ln415_1065, i16 %p_Val2_3032"   --->   Operation 3323 'add' 'p_Val2_3033' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3324 [1/1] (0.00ns)   --->   "%p_Result_9581 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3033, i32"   --->   Operation 3324 'bitselect' 'p_Result_9581' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3325 [1/1] (0.00ns) (grouped into LUT with out node carry_1988)   --->   "%xor_ln416_993 = xor i1 %p_Result_9581, i1"   --->   Operation 3325 'xor' 'xor_ln416_993' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3326 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1988 = and i1 %p_Result_9580, i1 %xor_ln416_993"   --->   Operation 3326 'and' 'carry_1988' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3327 [1/1] (0.00ns) (grouped into LUT with out node overflow_1013)   --->   "%deleted_zeros_993 = select i1 %carry_1988, i1 %Range1_all_ones_1013, i1 %Range1_all_zeros_921"   --->   Operation 3327 'select' 'deleted_zeros_993' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 3328 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1843)   --->   "%tmp_8126 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3031, i32"   --->   Operation 3328 'bitselect' 'tmp_8126' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3329 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1843)   --->   "%xor_ln780_921 = xor i1 %tmp_8126, i1"   --->   Operation 3329 'xor' 'xor_ln780_921' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3330 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1843)   --->   "%and_ln780_921 = and i1 %Range2_all_ones_993, i1 %xor_ln780_921"   --->   Operation 3330 'and' 'and_ln780_921' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3331 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1843)   --->   "%deleted_ones_941 = select i1 %carry_1988, i1 %and_ln780_921, i1 %Range1_all_ones_1013"   --->   Operation 3331 'select' 'deleted_ones_941' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 3332 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_921)   --->   "%and_ln781_921 = and i1 %carry_1988, i1 %Range1_all_ones_1013"   --->   Operation 3332 'and' 'and_ln781_921' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3333 [1/1] (0.00ns) (grouped into LUT with out node overflow_1013)   --->   "%xor_ln785_1935 = xor i1 %deleted_zeros_993, i1"   --->   Operation 3333 'xor' 'xor_ln785_1935' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3334 [1/1] (0.00ns) (grouped into LUT with out node overflow_1013)   --->   "%or_ln785_992 = or i1 %p_Result_9581, i1 %xor_ln785_1935"   --->   Operation 3334 'or' 'or_ln785_992' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3335 [1/1] (0.00ns) (grouped into LUT with out node overflow_1013)   --->   "%xor_ln785_1936 = xor i1 %p_Result_9578, i1"   --->   Operation 3335 'xor' 'xor_ln785_1936' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3336 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1013 = and i1 %or_ln785_992, i1 %xor_ln785_1936"   --->   Operation 3336 'and' 'overflow_1013' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3337 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1843 = and i1 %p_Result_9581, i1 %deleted_ones_941"   --->   Operation 3337 'and' 'and_ln786_1843' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3338 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_921)   --->   "%or_ln786_921 = or i1 %and_ln781_921, i1 %and_ln786_1843"   --->   Operation 3338 'or' 'or_ln786_921' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3339 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_921)   --->   "%xor_ln786_921 = xor i1 %or_ln786_921, i1"   --->   Operation 3339 'xor' 'xor_ln786_921' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3340 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_921)   --->   "%underflow_921 = and i1 %p_Result_9578, i1 %xor_ln786_921"   --->   Operation 3340 'and' 'underflow_921' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3341 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_941)   --->   "%select_ln384_1805 = select i1 %overflow_1013, i16, i16"   --->   Operation 3341 'select' 'select_ln384_1805' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 3342 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_921 = or i1 %overflow_1013, i1 %underflow_921"   --->   Operation 3342 'or' 'or_ln384_921' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3343 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_941 = select i1 %or_ln384_921, i16 %select_ln384_1805, i16 %p_Val2_3033"   --->   Operation 3343 'select' 'select_ln384_941' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 3344 [1/1] (0.00ns)   --->   "%output_addr_98 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3344 'getelementptr' 'output_addr_98' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3345 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_941, i7 %output_addr_98"   --->   Operation 3345 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_22 : Operation 3346 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3036)   --->   "%p_Val2_3035 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_3034, i32, i32"   --->   Operation 3346 'partselect' 'p_Val2_3035' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3347 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3036)   --->   "%p_Result_8828 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3034, i32"   --->   Operation 3347 'bitselect' 'p_Result_8828' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3348 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3036)   --->   "%p_Result_9583 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3034, i32"   --->   Operation 3348 'bitselect' 'p_Result_9583' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3349 [1/1] (0.00ns) (grouped into LUT with out node carry_1990)   --->   "%p_Result_9584 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3034, i32"   --->   Operation 3349 'bitselect' 'p_Result_9584' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3350 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3036)   --->   "%or_ln412_1066 = or i1 %p_Result_8828, i1 %r_994"   --->   Operation 3350 'or' 'or_ln412_1066' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3351 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3036)   --->   "%and_ln412_1066 = and i1 %or_ln412_1066, i1 %p_Result_9583"   --->   Operation 3351 'and' 'and_ln412_1066' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3352 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3036)   --->   "%zext_ln415_1066 = zext i1 %and_ln412_1066"   --->   Operation 3352 'zext' 'zext_ln415_1066' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3353 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3036 = add i16 %zext_ln415_1066, i16 %p_Val2_3035"   --->   Operation 3353 'add' 'p_Val2_3036' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3354 [1/1] (0.00ns)   --->   "%p_Result_9585 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3036, i32"   --->   Operation 3354 'bitselect' 'p_Result_9585' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3355 [1/1] (0.00ns) (grouped into LUT with out node carry_1990)   --->   "%xor_ln416_994 = xor i1 %p_Result_9585, i1"   --->   Operation 3355 'xor' 'xor_ln416_994' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3356 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1990 = and i1 %p_Result_9584, i1 %xor_ln416_994"   --->   Operation 3356 'and' 'carry_1990' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3357 [1/1] (0.00ns) (grouped into LUT with out node overflow_1014)   --->   "%deleted_zeros_994 = select i1 %carry_1990, i1 %Range1_all_ones_1014, i1 %Range1_all_zeros_922"   --->   Operation 3357 'select' 'deleted_zeros_994' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 3358 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1845)   --->   "%tmp_8132 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3034, i32"   --->   Operation 3358 'bitselect' 'tmp_8132' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3359 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1845)   --->   "%xor_ln780_922 = xor i1 %tmp_8132, i1"   --->   Operation 3359 'xor' 'xor_ln780_922' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3360 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1845)   --->   "%and_ln780_922 = and i1 %Range2_all_ones_994, i1 %xor_ln780_922"   --->   Operation 3360 'and' 'and_ln780_922' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3361 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1845)   --->   "%deleted_ones_942 = select i1 %carry_1990, i1 %and_ln780_922, i1 %Range1_all_ones_1014"   --->   Operation 3361 'select' 'deleted_ones_942' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 3362 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_922)   --->   "%and_ln781_922 = and i1 %carry_1990, i1 %Range1_all_ones_1014"   --->   Operation 3362 'and' 'and_ln781_922' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3363 [1/1] (0.00ns) (grouped into LUT with out node overflow_1014)   --->   "%xor_ln785_1937 = xor i1 %deleted_zeros_994, i1"   --->   Operation 3363 'xor' 'xor_ln785_1937' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3364 [1/1] (0.00ns) (grouped into LUT with out node overflow_1014)   --->   "%or_ln785_993 = or i1 %p_Result_9585, i1 %xor_ln785_1937"   --->   Operation 3364 'or' 'or_ln785_993' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3365 [1/1] (0.00ns) (grouped into LUT with out node overflow_1014)   --->   "%xor_ln785_1938 = xor i1 %p_Result_9582, i1"   --->   Operation 3365 'xor' 'xor_ln785_1938' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3366 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1014 = and i1 %or_ln785_993, i1 %xor_ln785_1938"   --->   Operation 3366 'and' 'overflow_1014' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3367 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1845 = and i1 %p_Result_9585, i1 %deleted_ones_942"   --->   Operation 3367 'and' 'and_ln786_1845' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3368 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_922)   --->   "%or_ln786_922 = or i1 %and_ln781_922, i1 %and_ln786_1845"   --->   Operation 3368 'or' 'or_ln786_922' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3369 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_922)   --->   "%xor_ln786_922 = xor i1 %or_ln786_922, i1"   --->   Operation 3369 'xor' 'xor_ln786_922' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3370 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_922)   --->   "%underflow_922 = and i1 %p_Result_9582, i1 %xor_ln786_922"   --->   Operation 3370 'and' 'underflow_922' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3371 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_942)   --->   "%select_ln384_1806 = select i1 %overflow_1014, i16, i16"   --->   Operation 3371 'select' 'select_ln384_1806' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 3372 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_922 = or i1 %overflow_1014, i1 %underflow_922"   --->   Operation 3372 'or' 'or_ln384_922' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3373 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_942 = select i1 %or_ln384_922, i16 %select_ln384_1806, i16 %p_Val2_3036"   --->   Operation 3373 'select' 'select_ln384_942' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 3374 [1/1] (0.00ns)   --->   "%output_addr_99 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3374 'getelementptr' 'output_addr_99' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3375 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_942, i7 %output_addr_99"   --->   Operation 3375 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_22 : Operation 3376 [1/2] (1.15ns)   --->   "%inv_table_load_10 = load i10 %inv_table_addr_10"   --->   Operation 3376 'load' 'inv_table_load_10' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_22 : Operation 3377 [1/1] (0.00ns)   --->   "%zext_ln1116_10 = zext i11 %inv_table_load_10"   --->   Operation 3377 'zext' 'zext_ln1116_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3378 [1/1] (0.00ns)   --->   "%sext_ln1118_146 = sext i16 %masked_kernel_V_82"   --->   Operation 3378 'sext' 'sext_ln1118_146' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3379 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3051 = mul i27 %zext_ln1116_10, i27 %sext_ln1118_146"   --->   Operation 3379 'mul' 'p_Val2_3051' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3380 [1/1] (0.00ns)   --->   "%p_Result_9602 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3051, i32"   --->   Operation 3380 'bitselect' 'p_Result_9602' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3381 [1/1] (0.00ns)   --->   "%trunc_ln718_998 = trunc i27 %p_Val2_3051"   --->   Operation 3381 'trunc' 'trunc_ln718_998' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3382 [1/1] (0.63ns)   --->   "%r_998 = icmp_ne  i5 %trunc_ln718_998, i5"   --->   Operation 3382 'icmp' 'r_998' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3383 [1/1] (0.00ns)   --->   "%tmp_2021 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_3051, i32, i32"   --->   Operation 3383 'partselect' 'tmp_2021' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3384 [1/1] (0.65ns)   --->   "%Range2_all_ones_998 = icmp_eq  i4 %tmp_2021, i4"   --->   Operation 3384 'icmp' 'Range2_all_ones_998' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3385 [1/1] (0.00ns)   --->   "%tmp_2022 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_3051, i32, i32"   --->   Operation 3385 'partselect' 'tmp_2022' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3386 [1/1] (0.63ns)   --->   "%Range1_all_ones_1020 = icmp_eq  i5 %tmp_2022, i5"   --->   Operation 3386 'icmp' 'Range1_all_ones_1020' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3387 [1/1] (0.63ns)   --->   "%Range1_all_zeros_926 = icmp_eq  i5 %tmp_2022, i5"   --->   Operation 3387 'icmp' 'Range1_all_zeros_926' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3388 [1/1] (0.00ns)   --->   "%sext_ln1118_147 = sext i16 %masked_kernel_V_31"   --->   Operation 3388 'sext' 'sext_ln1118_147' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3389 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3054 = mul i27 %zext_ln1116_10, i27 %sext_ln1118_147"   --->   Operation 3389 'mul' 'p_Val2_3054' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3390 [1/1] (0.00ns)   --->   "%p_Result_9606 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3054, i32"   --->   Operation 3390 'bitselect' 'p_Result_9606' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3391 [1/1] (0.00ns)   --->   "%trunc_ln718_999 = trunc i27 %p_Val2_3054"   --->   Operation 3391 'trunc' 'trunc_ln718_999' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3392 [1/1] (0.63ns)   --->   "%r_999 = icmp_ne  i5 %trunc_ln718_999, i5"   --->   Operation 3392 'icmp' 'r_999' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3393 [1/1] (0.00ns)   --->   "%tmp_2023 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_3054, i32, i32"   --->   Operation 3393 'partselect' 'tmp_2023' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3394 [1/1] (0.65ns)   --->   "%Range2_all_ones_999 = icmp_eq  i4 %tmp_2023, i4"   --->   Operation 3394 'icmp' 'Range2_all_ones_999' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3395 [1/1] (0.00ns)   --->   "%tmp_2024 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_3054, i32, i32"   --->   Operation 3395 'partselect' 'tmp_2024' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3396 [1/1] (0.63ns)   --->   "%Range1_all_ones_1021 = icmp_eq  i5 %tmp_2024, i5"   --->   Operation 3396 'icmp' 'Range1_all_ones_1021' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3397 [1/1] (0.63ns)   --->   "%Range1_all_zeros_927 = icmp_eq  i5 %tmp_2024, i5"   --->   Operation 3397 'icmp' 'Range1_all_zeros_927' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3398 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_94)   --->   "%xor_ln785_1960 = xor i1 %p_Result_9628, i1"   --->   Operation 3398 'xor' 'xor_ln785_1960' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3399 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_94)   --->   "%overflow_1027 = and i1 %p_Result_9629, i1 %xor_ln785_1960"   --->   Operation 3399 'and' 'overflow_1027' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3400 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_94)   --->   "%xor_ln340_23 = xor i1 %p_Result_9628, i1 %p_Result_9629"   --->   Operation 3400 'xor' 'xor_ln340_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3401 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_94)   --->   "%select_ln384_1819 = select i1 %overflow_1027, i16, i16"   --->   Operation 3401 'select' 'select_ln384_1819' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 3402 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_94 = select i1 %xor_ln340_23, i16 %select_ln384_1819, i16 %p_Val2_3073"   --->   Operation 3402 'select' 'select_ln340_94' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 3403 [1/1] (0.00ns)   --->   "%tmp_445 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %select_ln340_94, i32, i32"   --->   Operation 3403 'partselect' 'tmp_445' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3404 [1/1] (0.00ns)   --->   "%sext_ln850_82 = sext i13 %tmp_445"   --->   Operation 3404 'sext' 'sext_ln850_82' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3405 [1/1] (0.00ns) (grouped into LUT with out node index_248)   --->   "%tmp_8198 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln340_94, i32"   --->   Operation 3405 'bitselect' 'tmp_8198' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3406 [1/1] (0.00ns)   --->   "%trunc_ln851_82 = trunc i16 %select_ln340_94"   --->   Operation 3406 'trunc' 'trunc_ln851_82' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3407 [1/1] (0.00ns)   --->   "%p_Result_98 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln851_82, i7"   --->   Operation 3407 'bitconcatenate' 'p_Result_98' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3408 [1/1] (0.60ns)   --->   "%icmp_ln851_82 = icmp_ne  i10 %p_Result_98, i10"   --->   Operation 3408 'icmp' 'icmp_ln851_82' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3409 [1/1] (0.75ns)   --->   "%add_ln695_82 = add i14, i14 %sext_ln850_82"   --->   Operation 3409 'add' 'add_ln695_82' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3410 [1/1] (0.00ns) (grouped into LUT with out node index_248)   --->   "%select_ln850_82 = select i1 %icmp_ln851_82, i14 %add_ln695_82, i14 %sext_ln850_82"   --->   Operation 3410 'select' 'select_ln850_82' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 3411 [1/1] (0.34ns) (out node of the LUT)   --->   "%index_248 = select i1 %tmp_8198, i14 %select_ln850_82, i14 %sext_ln850_82"   --->   Operation 3411 'select' 'index_248' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 3412 [1/1] (0.00ns)   --->   "%trunc_ln193_22 = trunc i14 %index_248" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3412 'trunc' 'trunc_ln193_22' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3413 [1/1] (0.00ns)   --->   "%tmp_8199 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %index_248, i32" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3413 'bitselect' 'tmp_8199' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3414 [1/1] (0.32ns)   --->   "%index_249 = select i1 %tmp_8199, i13, i13 %trunc_ln193_22" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3414 'select' 'index_249' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 3415 [1/1] (0.00ns)   --->   "%trunc_ln193_23 = trunc i13 %index_249" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3415 'trunc' 'trunc_ln193_23' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3416 [1/1] (0.00ns)   --->   "%tmp_8200 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index_249, i32, i32" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3416 'partselect' 'tmp_8200' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3417 [1/1] (0.49ns)   --->   "%icmp_ln195_11 = icmp_ne  i3 %tmp_8200, i3" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3417 'icmp' 'icmp_ln195_11' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3418 [1/1] (0.30ns)   --->   "%index_250 = select i1 %icmp_ln195_11, i10, i10 %trunc_ln193_23" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3418 'select' 'index_250' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 3419 [1/1] (0.00ns)   --->   "%zext_ln196_11 = zext i10 %index_250" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3419 'zext' 'zext_ln196_11' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3420 [1/1] (0.00ns)   --->   "%inv_table_addr_11 = getelementptr i11 %inv_table, i64, i64 %zext_ln196_11" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3420 'getelementptr' 'inv_table_addr_11' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3421 [2/2] (1.15ns)   --->   "%inv_table_load_11 = load i10 %inv_table_addr_11"   --->   Operation 3421 'load' 'inv_table_load_11' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_22 : Operation 3422 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3085)   --->   "%p_Val2_3084 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_3083, i32, i32"   --->   Operation 3422 'partselect' 'p_Val2_3084' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3423 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3085)   --->   "%p_Result_8901 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3083, i32"   --->   Operation 3423 'bitselect' 'p_Result_8901' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3424 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3085)   --->   "%p_Result_9643 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3083, i32"   --->   Operation 3424 'bitselect' 'p_Result_9643' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3425 [1/1] (0.00ns) (grouped into LUT with out node carry_2016)   --->   "%p_Result_9644 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3083, i32"   --->   Operation 3425 'bitselect' 'p_Result_9644' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3426 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3085)   --->   "%or_ln412_1079 = or i1 %p_Result_8901, i1 %r_1007"   --->   Operation 3426 'or' 'or_ln412_1079' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3427 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3085)   --->   "%and_ln412_1079 = and i1 %or_ln412_1079, i1 %p_Result_9643"   --->   Operation 3427 'and' 'and_ln412_1079' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3428 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3085)   --->   "%zext_ln415_1079 = zext i1 %and_ln412_1079"   --->   Operation 3428 'zext' 'zext_ln415_1079' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3429 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3085 = add i16 %zext_ln415_1079, i16 %p_Val2_3084"   --->   Operation 3429 'add' 'p_Val2_3085' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3430 [1/1] (0.00ns)   --->   "%p_Result_9645 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3085, i32"   --->   Operation 3430 'bitselect' 'p_Result_9645' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3431 [1/1] (0.00ns) (grouped into LUT with out node carry_2016)   --->   "%xor_ln416_1007 = xor i1 %p_Result_9645, i1"   --->   Operation 3431 'xor' 'xor_ln416_1007' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3432 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2016 = and i1 %p_Result_9644, i1 %xor_ln416_1007"   --->   Operation 3432 'and' 'carry_2016' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3433 [1/1] (0.00ns) (grouped into LUT with out node overflow_1031)   --->   "%deleted_zeros_1007 = select i1 %carry_2016, i1 %Range1_all_ones_1031, i1 %Range1_all_zeros_935"   --->   Operation 3433 'select' 'deleted_zeros_1007' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 3434 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1871)   --->   "%tmp_8224 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3083, i32"   --->   Operation 3434 'bitselect' 'tmp_8224' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3435 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1871)   --->   "%xor_ln780_935 = xor i1 %tmp_8224, i1"   --->   Operation 3435 'xor' 'xor_ln780_935' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3436 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1871)   --->   "%and_ln780_935 = and i1 %Range2_all_ones_1007, i1 %xor_ln780_935"   --->   Operation 3436 'and' 'and_ln780_935' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3437 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1871)   --->   "%deleted_ones_959 = select i1 %carry_2016, i1 %and_ln780_935, i1 %Range1_all_ones_1031"   --->   Operation 3437 'select' 'deleted_ones_959' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 3438 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_935)   --->   "%and_ln781_935 = and i1 %carry_2016, i1 %Range1_all_ones_1031"   --->   Operation 3438 'and' 'and_ln781_935' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3439 [1/1] (0.00ns) (grouped into LUT with out node overflow_1031)   --->   "%xor_ln785_1967 = xor i1 %deleted_zeros_1007, i1"   --->   Operation 3439 'xor' 'xor_ln785_1967' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3440 [1/1] (0.00ns) (grouped into LUT with out node overflow_1031)   --->   "%or_ln785_1006 = or i1 %p_Result_9645, i1 %xor_ln785_1967"   --->   Operation 3440 'or' 'or_ln785_1006' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3441 [1/1] (0.00ns) (grouped into LUT with out node overflow_1031)   --->   "%xor_ln785_1968 = xor i1 %p_Result_9642, i1"   --->   Operation 3441 'xor' 'xor_ln785_1968' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3442 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1031 = and i1 %or_ln785_1006, i1 %xor_ln785_1968"   --->   Operation 3442 'and' 'overflow_1031' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3443 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1871 = and i1 %p_Result_9645, i1 %deleted_ones_959"   --->   Operation 3443 'and' 'and_ln786_1871' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3444 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_935)   --->   "%or_ln786_935 = or i1 %and_ln781_935, i1 %and_ln786_1871"   --->   Operation 3444 'or' 'or_ln786_935' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3445 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_935)   --->   "%xor_ln786_935 = xor i1 %or_ln786_935, i1"   --->   Operation 3445 'xor' 'xor_ln786_935' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3446 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_935)   --->   "%underflow_935 = and i1 %p_Result_9642, i1 %xor_ln786_935"   --->   Operation 3446 'and' 'underflow_935' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3447 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_84)   --->   "%select_ln384_1823 = select i1 %overflow_1031, i16, i16"   --->   Operation 3447 'select' 'select_ln384_1823' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 3448 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_935 = or i1 %overflow_1031, i1 %underflow_935"   --->   Operation 3448 'or' 'or_ln384_935' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3449 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_84 = select i1 %or_ln384_935, i16 %select_ln384_1823, i16 %p_Val2_3085"   --->   Operation 3449 'select' 'masked_kernel_V_84' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 3450 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3089)   --->   "%p_Val2_3088 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_3087, i32, i32"   --->   Operation 3450 'partselect' 'p_Val2_3088' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3451 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3089)   --->   "%p_Result_8906 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3087, i32"   --->   Operation 3451 'bitselect' 'p_Result_8906' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3452 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3089)   --->   "%p_Result_9647 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3087, i32"   --->   Operation 3452 'bitselect' 'p_Result_9647' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3453 [1/1] (0.00ns) (grouped into LUT with out node carry_2018)   --->   "%p_Result_9648 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3087, i32"   --->   Operation 3453 'bitselect' 'p_Result_9648' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3454 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3089)   --->   "%or_ln412_1080 = or i1 %p_Result_8906, i1 %r_1008"   --->   Operation 3454 'or' 'or_ln412_1080' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3455 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3089)   --->   "%and_ln412_1080 = and i1 %or_ln412_1080, i1 %p_Result_9647"   --->   Operation 3455 'and' 'and_ln412_1080' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3456 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3089)   --->   "%zext_ln415_1080 = zext i1 %and_ln412_1080"   --->   Operation 3456 'zext' 'zext_ln415_1080' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3457 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3089 = add i16 %zext_ln415_1080, i16 %p_Val2_3088"   --->   Operation 3457 'add' 'p_Val2_3089' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3458 [1/1] (0.00ns)   --->   "%p_Result_9649 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3089, i32"   --->   Operation 3458 'bitselect' 'p_Result_9649' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3459 [1/1] (0.00ns) (grouped into LUT with out node carry_2018)   --->   "%xor_ln416_1008 = xor i1 %p_Result_9649, i1"   --->   Operation 3459 'xor' 'xor_ln416_1008' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3460 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2018 = and i1 %p_Result_9648, i1 %xor_ln416_1008"   --->   Operation 3460 'and' 'carry_2018' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3461 [1/1] (0.00ns) (grouped into LUT with out node overflow_1032)   --->   "%deleted_zeros_1008 = select i1 %carry_2018, i1 %Range1_all_ones_1032, i1 %Range1_all_zeros_936"   --->   Operation 3461 'select' 'deleted_zeros_1008' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 3462 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1873)   --->   "%tmp_8230 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3087, i32"   --->   Operation 3462 'bitselect' 'tmp_8230' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3463 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1873)   --->   "%xor_ln780_936 = xor i1 %tmp_8230, i1"   --->   Operation 3463 'xor' 'xor_ln780_936' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3464 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1873)   --->   "%and_ln780_936 = and i1 %Range2_all_ones_1008, i1 %xor_ln780_936"   --->   Operation 3464 'and' 'and_ln780_936' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3465 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1873)   --->   "%deleted_ones_960 = select i1 %carry_2018, i1 %and_ln780_936, i1 %Range1_all_ones_1032"   --->   Operation 3465 'select' 'deleted_ones_960' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 3466 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_936)   --->   "%and_ln781_936 = and i1 %carry_2018, i1 %Range1_all_ones_1032"   --->   Operation 3466 'and' 'and_ln781_936' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3467 [1/1] (0.00ns) (grouped into LUT with out node overflow_1032)   --->   "%xor_ln785_1969 = xor i1 %deleted_zeros_1008, i1"   --->   Operation 3467 'xor' 'xor_ln785_1969' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3468 [1/1] (0.00ns) (grouped into LUT with out node overflow_1032)   --->   "%or_ln785_1007 = or i1 %p_Result_9649, i1 %xor_ln785_1969"   --->   Operation 3468 'or' 'or_ln785_1007' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3469 [1/1] (0.00ns) (grouped into LUT with out node overflow_1032)   --->   "%xor_ln785_1970 = xor i1 %p_Result_9646, i1"   --->   Operation 3469 'xor' 'xor_ln785_1970' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3470 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1032 = and i1 %or_ln785_1007, i1 %xor_ln785_1970"   --->   Operation 3470 'and' 'overflow_1032' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3471 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1873 = and i1 %p_Result_9649, i1 %deleted_ones_960"   --->   Operation 3471 'and' 'and_ln786_1873' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3472 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_936)   --->   "%or_ln786_936 = or i1 %and_ln781_936, i1 %and_ln786_1873"   --->   Operation 3472 'or' 'or_ln786_936' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3473 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_936)   --->   "%xor_ln786_936 = xor i1 %or_ln786_936, i1"   --->   Operation 3473 'xor' 'xor_ln786_936' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3474 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_936)   --->   "%underflow_936 = and i1 %p_Result_9646, i1 %xor_ln786_936"   --->   Operation 3474 'and' 'underflow_936' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3475 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_37)   --->   "%select_ln384_1824 = select i1 %overflow_1032, i16, i16"   --->   Operation 3475 'select' 'select_ln384_1824' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 3476 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_936 = or i1 %overflow_1032, i1 %underflow_936"   --->   Operation 3476 'or' 'or_ln384_936' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3477 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_37 = select i1 %or_ln384_936, i16 %select_ln384_1824, i16 %p_Val2_3089"   --->   Operation 3477 'select' 'masked_kernel_V_37' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 3478 [1/1] (0.00ns)   --->   "%sext_ln1118_160 = sext i27 %mul_ln1118_975"   --->   Operation 3478 'sext' 'sext_ln1118_160' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3479 [1/1] (0.00ns)   --->   "%sext_ln1118_161 = sext i16 %padding_mask_load_8"   --->   Operation 3479 'sext' 'sext_ln1118_161' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3480 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3092 = mul i43 %sext_ln1118_161, i43 %sext_ln1118_160"   --->   Operation 3480 'mul' 'p_Val2_3092' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3481 [1/1] (0.00ns)   --->   "%p_Result_9652 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3092, i32"   --->   Operation 3481 'bitselect' 'p_Result_9652' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3482 [1/1] (0.00ns)   --->   "%trunc_ln718_1009 = trunc i43 %p_Val2_3092"   --->   Operation 3482 'trunc' 'trunc_ln718_1009' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3483 [1/1] (0.71ns)   --->   "%r_1009 = icmp_ne  i19 %trunc_ln718_1009, i19"   --->   Operation 3483 'icmp' 'r_1009' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3484 [1/1] (0.00ns)   --->   "%tmp_2043 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_3092, i32, i32"   --->   Operation 3484 'partselect' 'tmp_2043' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3485 [1/1] (0.61ns)   --->   "%Range2_all_ones_1009 = icmp_eq  i6 %tmp_2043, i6"   --->   Operation 3485 'icmp' 'Range2_all_ones_1009' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3486 [1/1] (0.00ns)   --->   "%tmp_2044 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_3092, i32, i32"   --->   Operation 3486 'partselect' 'tmp_2044' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3487 [1/1] (0.59ns)   --->   "%Range1_all_ones_1034 = icmp_eq  i7 %tmp_2044, i7"   --->   Operation 3487 'icmp' 'Range1_all_ones_1034' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3488 [1/1] (0.59ns)   --->   "%Range1_all_zeros_937 = icmp_eq  i7 %tmp_2044, i7"   --->   Operation 3488 'icmp' 'Range1_all_zeros_937' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3489 [1/1] (0.00ns)   --->   "%sext_ln1118_166 = sext i27 %mul_ln1118_980"   --->   Operation 3489 'sext' 'sext_ln1118_166' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3490 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3106 = mul i43 %sext_ln1118_157, i43 %sext_ln1118_166"   --->   Operation 3490 'mul' 'p_Val2_3106' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3491 [1/1] (0.00ns)   --->   "%p_Result_9670 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3106, i32"   --->   Operation 3491 'bitselect' 'p_Result_9670' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3492 [1/1] (0.00ns)   --->   "%trunc_ln718_1013 = trunc i43 %p_Val2_3106"   --->   Operation 3492 'trunc' 'trunc_ln718_1013' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3493 [1/1] (0.71ns)   --->   "%r_1013 = icmp_ne  i19 %trunc_ln718_1013, i19"   --->   Operation 3493 'icmp' 'r_1013' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3494 [1/1] (0.00ns)   --->   "%tmp_2051 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_3106, i32, i32"   --->   Operation 3494 'partselect' 'tmp_2051' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3495 [1/1] (0.61ns)   --->   "%Range2_all_ones_1013 = icmp_eq  i6 %tmp_2051, i6"   --->   Operation 3495 'icmp' 'Range2_all_ones_1013' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3496 [1/1] (0.00ns)   --->   "%tmp_2052 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_3106, i32, i32"   --->   Operation 3496 'partselect' 'tmp_2052' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3497 [1/1] (0.59ns)   --->   "%Range1_all_ones_1039 = icmp_eq  i7 %tmp_2052, i7"   --->   Operation 3497 'icmp' 'Range1_all_ones_1039' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3498 [1/1] (0.59ns)   --->   "%Range1_all_zeros_941 = icmp_eq  i7 %tmp_2052, i7"   --->   Operation 3498 'icmp' 'Range1_all_zeros_941' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3499 [1/2] (0.59ns)   --->   "%kernel_load_40 = load i7 %kernel_addr_40"   --->   Operation 3499 'load' 'kernel_load_40' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_22 : Operation 3500 [1/1] (0.00ns)   --->   "%zext_ln1118_40 = zext i11 %kernel_load_40"   --->   Operation 3500 'zext' 'zext_ln1118_40' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3501 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_982 = mul i27 %zext_ln1118_40, i27 %sext_ln1118_165"   --->   Operation 3501 'mul' 'mul_ln1118_982' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3502 [1/2] (0.59ns)   --->   "%kernel_load_41 = load i7 %kernel_addr_41"   --->   Operation 3502 'load' 'kernel_load_41' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_22 : Operation 3503 [1/1] (0.00ns)   --->   "%zext_ln1118_41 = zext i11 %kernel_load_41"   --->   Operation 3503 'zext' 'zext_ln1118_41' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3504 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_984 = mul i27 %zext_ln1118_41, i27 %sext_ln1118_165"   --->   Operation 3504 'mul' 'mul_ln1118_984' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 3505 [1/1] (0.00ns)   --->   "%kernel_addr_42 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3505 'getelementptr' 'kernel_addr_42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3506 [2/2] (0.59ns)   --->   "%kernel_load_42 = load i7 %kernel_addr_42"   --->   Operation 3506 'load' 'kernel_load_42' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_22 : Operation 3507 [1/1] (0.00ns)   --->   "%kernel_addr_43 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3507 'getelementptr' 'kernel_addr_43' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3508 [2/2] (0.59ns)   --->   "%kernel_load_43 = load i7 %kernel_addr_43"   --->   Operation 3508 'load' 'kernel_load_43' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>

State 23 <SV = 22> <Delay = 4.34>
ST_23 : Operation 3509 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3053)   --->   "%p_Val2_3052 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_3051, i32, i32"   --->   Operation 3509 'partselect' 'p_Val2_3052' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3510 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3053)   --->   "%p_Result_8852 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3051, i32"   --->   Operation 3510 'bitselect' 'p_Result_8852' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3511 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3053)   --->   "%p_Result_9603 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3051, i32"   --->   Operation 3511 'bitselect' 'p_Result_9603' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3512 [1/1] (0.00ns) (grouped into LUT with out node carry_1998)   --->   "%p_Result_9604 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3051, i32"   --->   Operation 3512 'bitselect' 'p_Result_9604' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3513 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3053)   --->   "%or_ln412_1070 = or i1 %p_Result_8852, i1 %r_998"   --->   Operation 3513 'or' 'or_ln412_1070' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3514 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3053)   --->   "%and_ln412_1070 = and i1 %or_ln412_1070, i1 %p_Result_9603"   --->   Operation 3514 'and' 'and_ln412_1070' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3515 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3053)   --->   "%zext_ln415_1070 = zext i1 %and_ln412_1070"   --->   Operation 3515 'zext' 'zext_ln415_1070' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3516 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3053 = add i16 %zext_ln415_1070, i16 %p_Val2_3052"   --->   Operation 3516 'add' 'p_Val2_3053' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3517 [1/1] (0.00ns)   --->   "%p_Result_9605 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3053, i32"   --->   Operation 3517 'bitselect' 'p_Result_9605' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3518 [1/1] (0.00ns) (grouped into LUT with out node carry_1998)   --->   "%xor_ln416_998 = xor i1 %p_Result_9605, i1"   --->   Operation 3518 'xor' 'xor_ln416_998' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3519 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1998 = and i1 %p_Result_9604, i1 %xor_ln416_998"   --->   Operation 3519 'and' 'carry_1998' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3520 [1/1] (0.00ns) (grouped into LUT with out node overflow_1020)   --->   "%deleted_zeros_998 = select i1 %carry_1998, i1 %Range1_all_ones_1020, i1 %Range1_all_zeros_926"   --->   Operation 3520 'select' 'deleted_zeros_998' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3521 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1853)   --->   "%tmp_8163 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3051, i32"   --->   Operation 3521 'bitselect' 'tmp_8163' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3522 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1853)   --->   "%xor_ln780_926 = xor i1 %tmp_8163, i1"   --->   Operation 3522 'xor' 'xor_ln780_926' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3523 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1853)   --->   "%and_ln780_926 = and i1 %Range2_all_ones_998, i1 %xor_ln780_926"   --->   Operation 3523 'and' 'and_ln780_926' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3524 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1853)   --->   "%deleted_ones_948 = select i1 %carry_1998, i1 %and_ln780_926, i1 %Range1_all_ones_1020"   --->   Operation 3524 'select' 'deleted_ones_948' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3525 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_926)   --->   "%and_ln781_926 = and i1 %carry_1998, i1 %Range1_all_ones_1020"   --->   Operation 3525 'and' 'and_ln781_926' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3526 [1/1] (0.00ns) (grouped into LUT with out node overflow_1020)   --->   "%xor_ln785_1947 = xor i1 %deleted_zeros_998, i1"   --->   Operation 3526 'xor' 'xor_ln785_1947' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3527 [1/1] (0.00ns) (grouped into LUT with out node overflow_1020)   --->   "%or_ln785_997 = or i1 %p_Result_9605, i1 %xor_ln785_1947"   --->   Operation 3527 'or' 'or_ln785_997' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3528 [1/1] (0.00ns) (grouped into LUT with out node overflow_1020)   --->   "%xor_ln785_1948 = xor i1 %p_Result_9602, i1"   --->   Operation 3528 'xor' 'xor_ln785_1948' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3529 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1020 = and i1 %or_ln785_997, i1 %xor_ln785_1948"   --->   Operation 3529 'and' 'overflow_1020' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3530 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1853 = and i1 %p_Result_9605, i1 %deleted_ones_948"   --->   Operation 3530 'and' 'and_ln786_1853' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3531 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_926)   --->   "%or_ln786_926 = or i1 %and_ln781_926, i1 %and_ln786_1853"   --->   Operation 3531 'or' 'or_ln786_926' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3532 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_926)   --->   "%xor_ln786_926 = xor i1 %or_ln786_926, i1"   --->   Operation 3532 'xor' 'xor_ln786_926' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3533 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_926)   --->   "%underflow_926 = and i1 %p_Result_9602, i1 %xor_ln786_926"   --->   Operation 3533 'and' 'underflow_926' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3534 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_948)   --->   "%select_ln384_1812 = select i1 %overflow_1020, i16, i16"   --->   Operation 3534 'select' 'select_ln384_1812' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3535 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_926 = or i1 %overflow_1020, i1 %underflow_926"   --->   Operation 3535 'or' 'or_ln384_926' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3536 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_948 = select i1 %or_ln384_926, i16 %select_ln384_1812, i16 %p_Val2_3053"   --->   Operation 3536 'select' 'select_ln384_948' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3537 [1/1] (0.00ns)   --->   "%output_addr_100 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3537 'getelementptr' 'output_addr_100' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3538 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_948, i7 %output_addr_100"   --->   Operation 3538 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_23 : Operation 3539 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3056)   --->   "%p_Val2_3055 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_3054, i32, i32"   --->   Operation 3539 'partselect' 'p_Val2_3055' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3540 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3056)   --->   "%p_Result_8857 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3054, i32"   --->   Operation 3540 'bitselect' 'p_Result_8857' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3541 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3056)   --->   "%p_Result_9607 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3054, i32"   --->   Operation 3541 'bitselect' 'p_Result_9607' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3542 [1/1] (0.00ns) (grouped into LUT with out node carry_2000)   --->   "%p_Result_9608 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3054, i32"   --->   Operation 3542 'bitselect' 'p_Result_9608' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3543 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3056)   --->   "%or_ln412_1071 = or i1 %p_Result_8857, i1 %r_999"   --->   Operation 3543 'or' 'or_ln412_1071' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3544 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3056)   --->   "%and_ln412_1071 = and i1 %or_ln412_1071, i1 %p_Result_9607"   --->   Operation 3544 'and' 'and_ln412_1071' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3545 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3056)   --->   "%zext_ln415_1071 = zext i1 %and_ln412_1071"   --->   Operation 3545 'zext' 'zext_ln415_1071' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3546 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3056 = add i16 %zext_ln415_1071, i16 %p_Val2_3055"   --->   Operation 3546 'add' 'p_Val2_3056' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3547 [1/1] (0.00ns)   --->   "%p_Result_9609 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3056, i32"   --->   Operation 3547 'bitselect' 'p_Result_9609' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3548 [1/1] (0.00ns) (grouped into LUT with out node carry_2000)   --->   "%xor_ln416_999 = xor i1 %p_Result_9609, i1"   --->   Operation 3548 'xor' 'xor_ln416_999' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3549 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2000 = and i1 %p_Result_9608, i1 %xor_ln416_999"   --->   Operation 3549 'and' 'carry_2000' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3550 [1/1] (0.00ns) (grouped into LUT with out node overflow_1021)   --->   "%deleted_zeros_999 = select i1 %carry_2000, i1 %Range1_all_ones_1021, i1 %Range1_all_zeros_927"   --->   Operation 3550 'select' 'deleted_zeros_999' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3551 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1855)   --->   "%tmp_8169 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3054, i32"   --->   Operation 3551 'bitselect' 'tmp_8169' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3552 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1855)   --->   "%xor_ln780_927 = xor i1 %tmp_8169, i1"   --->   Operation 3552 'xor' 'xor_ln780_927' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3553 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1855)   --->   "%and_ln780_927 = and i1 %Range2_all_ones_999, i1 %xor_ln780_927"   --->   Operation 3553 'and' 'and_ln780_927' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3554 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1855)   --->   "%deleted_ones_949 = select i1 %carry_2000, i1 %and_ln780_927, i1 %Range1_all_ones_1021"   --->   Operation 3554 'select' 'deleted_ones_949' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3555 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_927)   --->   "%and_ln781_927 = and i1 %carry_2000, i1 %Range1_all_ones_1021"   --->   Operation 3555 'and' 'and_ln781_927' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3556 [1/1] (0.00ns) (grouped into LUT with out node overflow_1021)   --->   "%xor_ln785_1949 = xor i1 %deleted_zeros_999, i1"   --->   Operation 3556 'xor' 'xor_ln785_1949' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3557 [1/1] (0.00ns) (grouped into LUT with out node overflow_1021)   --->   "%or_ln785_998 = or i1 %p_Result_9609, i1 %xor_ln785_1949"   --->   Operation 3557 'or' 'or_ln785_998' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3558 [1/1] (0.00ns) (grouped into LUT with out node overflow_1021)   --->   "%xor_ln785_1950 = xor i1 %p_Result_9606, i1"   --->   Operation 3558 'xor' 'xor_ln785_1950' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3559 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1021 = and i1 %or_ln785_998, i1 %xor_ln785_1950"   --->   Operation 3559 'and' 'overflow_1021' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3560 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1855 = and i1 %p_Result_9609, i1 %deleted_ones_949"   --->   Operation 3560 'and' 'and_ln786_1855' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3561 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_927)   --->   "%or_ln786_927 = or i1 %and_ln781_927, i1 %and_ln786_1855"   --->   Operation 3561 'or' 'or_ln786_927' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3562 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_927)   --->   "%xor_ln786_927 = xor i1 %or_ln786_927, i1"   --->   Operation 3562 'xor' 'xor_ln786_927' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3563 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_927)   --->   "%underflow_927 = and i1 %p_Result_9606, i1 %xor_ln786_927"   --->   Operation 3563 'and' 'underflow_927' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3564 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_949)   --->   "%select_ln384_1813 = select i1 %overflow_1021, i16, i16"   --->   Operation 3564 'select' 'select_ln384_1813' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3565 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_927 = or i1 %overflow_1021, i1 %underflow_927"   --->   Operation 3565 'or' 'or_ln384_927' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3566 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_949 = select i1 %or_ln384_927, i16 %select_ln384_1813, i16 %p_Val2_3056"   --->   Operation 3566 'select' 'select_ln384_949' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3567 [1/1] (0.00ns)   --->   "%output_addr_101 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3567 'getelementptr' 'output_addr_101' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3568 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_949, i7 %output_addr_101"   --->   Operation 3568 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_23 : Operation 3569 [1/1] (0.00ns)   --->   "%sext_ln1118_148 = sext i16 %masked_kernel_V_32"   --->   Operation 3569 'sext' 'sext_ln1118_148' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3570 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3057 = mul i27 %zext_ln1116_10, i27 %sext_ln1118_148"   --->   Operation 3570 'mul' 'p_Val2_3057' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 3571 [1/1] (0.00ns)   --->   "%p_Result_9610 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3057, i32"   --->   Operation 3571 'bitselect' 'p_Result_9610' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3572 [1/1] (0.00ns)   --->   "%trunc_ln718_1000 = trunc i27 %p_Val2_3057"   --->   Operation 3572 'trunc' 'trunc_ln718_1000' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3573 [1/1] (0.63ns)   --->   "%r_1000 = icmp_ne  i5 %trunc_ln718_1000, i5"   --->   Operation 3573 'icmp' 'r_1000' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3574 [1/1] (0.00ns)   --->   "%tmp_2025 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_3057, i32, i32"   --->   Operation 3574 'partselect' 'tmp_2025' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3575 [1/1] (0.65ns)   --->   "%Range2_all_ones_1000 = icmp_eq  i4 %tmp_2025, i4"   --->   Operation 3575 'icmp' 'Range2_all_ones_1000' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3576 [1/1] (0.00ns)   --->   "%tmp_2026 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_3057, i32, i32"   --->   Operation 3576 'partselect' 'tmp_2026' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3577 [1/1] (0.63ns)   --->   "%Range1_all_ones_1022 = icmp_eq  i5 %tmp_2026, i5"   --->   Operation 3577 'icmp' 'Range1_all_ones_1022' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3578 [1/1] (0.63ns)   --->   "%Range1_all_zeros_928 = icmp_eq  i5 %tmp_2026, i5"   --->   Operation 3578 'icmp' 'Range1_all_zeros_928' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3579 [1/2] (1.15ns)   --->   "%inv_table_load_11 = load i10 %inv_table_addr_11"   --->   Operation 3579 'load' 'inv_table_load_11' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_23 : Operation 3580 [1/1] (0.00ns)   --->   "%zext_ln1116_11 = zext i11 %inv_table_load_11"   --->   Operation 3580 'zext' 'zext_ln1116_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3581 [1/1] (0.00ns)   --->   "%sext_ln1118_152 = sext i16 %masked_kernel_V_83"   --->   Operation 3581 'sext' 'sext_ln1118_152' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3582 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3074 = mul i27 %zext_ln1116_11, i27 %sext_ln1118_152"   --->   Operation 3582 'mul' 'p_Val2_3074' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 3583 [1/1] (0.00ns)   --->   "%p_Result_9630 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3074, i32"   --->   Operation 3583 'bitselect' 'p_Result_9630' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3584 [1/1] (0.00ns)   --->   "%trunc_ln718_1004 = trunc i27 %p_Val2_3074"   --->   Operation 3584 'trunc' 'trunc_ln718_1004' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3585 [1/1] (0.63ns)   --->   "%r_1004 = icmp_ne  i5 %trunc_ln718_1004, i5"   --->   Operation 3585 'icmp' 'r_1004' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3586 [1/1] (0.00ns)   --->   "%tmp_2033 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_3074, i32, i32"   --->   Operation 3586 'partselect' 'tmp_2033' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3587 [1/1] (0.65ns)   --->   "%Range2_all_ones_1004 = icmp_eq  i4 %tmp_2033, i4"   --->   Operation 3587 'icmp' 'Range2_all_ones_1004' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3588 [1/1] (0.00ns)   --->   "%tmp_2034 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_3074, i32, i32"   --->   Operation 3588 'partselect' 'tmp_2034' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3589 [1/1] (0.63ns)   --->   "%Range1_all_ones_1028 = icmp_eq  i5 %tmp_2034, i5"   --->   Operation 3589 'icmp' 'Range1_all_ones_1028' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3590 [1/1] (0.63ns)   --->   "%Range1_all_zeros_932 = icmp_eq  i5 %tmp_2034, i5"   --->   Operation 3590 'icmp' 'Range1_all_zeros_932' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3591 [1/1] (0.00ns)   --->   "%sext_ln703_767 = sext i16 %masked_kernel_V_84"   --->   Operation 3591 'sext' 'sext_ln703_767' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3592 [1/1] (0.00ns)   --->   "%sext_ln703_768 = sext i16 %masked_kernel_V_37"   --->   Operation 3592 'sext' 'sext_ln703_768' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3593 [1/1] (0.78ns)   --->   "%p_Val2_3090 = add i17 %sext_ln703_768, i17 %sext_ln703_767"   --->   Operation 3593 'add' 'p_Val2_3090' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3594 [1/1] (0.00ns)   --->   "%p_Result_9650 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %p_Val2_3090, i32"   --->   Operation 3594 'bitselect' 'p_Result_9650' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3595 [1/1] (0.78ns)   --->   "%p_Val2_3091 = add i16 %masked_kernel_V_84, i16 %masked_kernel_V_37"   --->   Operation 3595 'add' 'p_Val2_3091' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3596 [1/1] (0.00ns)   --->   "%p_Result_9651 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3091, i32"   --->   Operation 3596 'bitselect' 'p_Result_9651' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3597 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_95)   --->   "%xor_ln785_1971 = xor i1 %p_Result_9650, i1"   --->   Operation 3597 'xor' 'xor_ln785_1971' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3598 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_95)   --->   "%overflow_1033 = and i1 %p_Result_9651, i1 %xor_ln785_1971"   --->   Operation 3598 'and' 'overflow_1033' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3599 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_95)   --->   "%xor_ln340_24 = xor i1 %p_Result_9650, i1 %p_Result_9651"   --->   Operation 3599 'xor' 'xor_ln340_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3600 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_95)   --->   "%select_ln384_1825 = select i1 %overflow_1033, i16, i16"   --->   Operation 3600 'select' 'select_ln384_1825' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3601 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_95 = select i1 %xor_ln340_24, i16 %select_ln384_1825, i16 %p_Val2_3091"   --->   Operation 3601 'select' 'select_ln340_95' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3602 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3094)   --->   "%p_Val2_3093 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_3092, i32, i32"   --->   Operation 3602 'partselect' 'p_Val2_3093' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3603 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3094)   --->   "%p_Result_8913 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3092, i32"   --->   Operation 3603 'bitselect' 'p_Result_8913' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3604 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3094)   --->   "%p_Result_9653 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3092, i32"   --->   Operation 3604 'bitselect' 'p_Result_9653' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3605 [1/1] (0.00ns) (grouped into LUT with out node carry_2020)   --->   "%p_Result_9654 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3092, i32"   --->   Operation 3605 'bitselect' 'p_Result_9654' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3606 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3094)   --->   "%or_ln412_1081 = or i1 %p_Result_8913, i1 %r_1009"   --->   Operation 3606 'or' 'or_ln412_1081' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3607 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3094)   --->   "%and_ln412_1081 = and i1 %or_ln412_1081, i1 %p_Result_9653"   --->   Operation 3607 'and' 'and_ln412_1081' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3608 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3094)   --->   "%zext_ln415_1081 = zext i1 %and_ln412_1081"   --->   Operation 3608 'zext' 'zext_ln415_1081' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3609 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3094 = add i16 %zext_ln415_1081, i16 %p_Val2_3093"   --->   Operation 3609 'add' 'p_Val2_3094' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3610 [1/1] (0.00ns)   --->   "%p_Result_9655 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3094, i32"   --->   Operation 3610 'bitselect' 'p_Result_9655' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3611 [1/1] (0.00ns) (grouped into LUT with out node carry_2020)   --->   "%xor_ln416_1009 = xor i1 %p_Result_9655, i1"   --->   Operation 3611 'xor' 'xor_ln416_1009' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3612 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2020 = and i1 %p_Result_9654, i1 %xor_ln416_1009"   --->   Operation 3612 'and' 'carry_2020' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3613 [1/1] (0.00ns) (grouped into LUT with out node overflow_1034)   --->   "%deleted_zeros_1009 = select i1 %carry_2020, i1 %Range1_all_ones_1034, i1 %Range1_all_zeros_937"   --->   Operation 3613 'select' 'deleted_zeros_1009' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3614 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1875)   --->   "%tmp_8238 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3092, i32"   --->   Operation 3614 'bitselect' 'tmp_8238' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3615 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1875)   --->   "%xor_ln780_937 = xor i1 %tmp_8238, i1"   --->   Operation 3615 'xor' 'xor_ln780_937' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3616 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1875)   --->   "%and_ln780_937 = and i1 %Range2_all_ones_1009, i1 %xor_ln780_937"   --->   Operation 3616 'and' 'and_ln780_937' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3617 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1875)   --->   "%deleted_ones_962 = select i1 %carry_2020, i1 %and_ln780_937, i1 %Range1_all_ones_1034"   --->   Operation 3617 'select' 'deleted_ones_962' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3618 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_937)   --->   "%and_ln781_937 = and i1 %carry_2020, i1 %Range1_all_ones_1034"   --->   Operation 3618 'and' 'and_ln781_937' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3619 [1/1] (0.00ns) (grouped into LUT with out node overflow_1034)   --->   "%xor_ln785_1972 = xor i1 %deleted_zeros_1009, i1"   --->   Operation 3619 'xor' 'xor_ln785_1972' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3620 [1/1] (0.00ns) (grouped into LUT with out node overflow_1034)   --->   "%or_ln785_1008 = or i1 %p_Result_9655, i1 %xor_ln785_1972"   --->   Operation 3620 'or' 'or_ln785_1008' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3621 [1/1] (0.00ns) (grouped into LUT with out node overflow_1034)   --->   "%xor_ln785_1973 = xor i1 %p_Result_9652, i1"   --->   Operation 3621 'xor' 'xor_ln785_1973' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3622 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1034 = and i1 %or_ln785_1008, i1 %xor_ln785_1973"   --->   Operation 3622 'and' 'overflow_1034' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3623 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1875 = and i1 %p_Result_9655, i1 %deleted_ones_962"   --->   Operation 3623 'and' 'and_ln786_1875' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3624 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_937)   --->   "%or_ln786_937 = or i1 %and_ln781_937, i1 %and_ln786_1875"   --->   Operation 3624 'or' 'or_ln786_937' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3625 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_937)   --->   "%xor_ln786_937 = xor i1 %or_ln786_937, i1"   --->   Operation 3625 'xor' 'xor_ln786_937' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3626 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_937)   --->   "%underflow_937 = and i1 %p_Result_9652, i1 %xor_ln786_937"   --->   Operation 3626 'and' 'underflow_937' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3627 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_38)   --->   "%select_ln384_1826 = select i1 %overflow_1034, i16, i16"   --->   Operation 3627 'select' 'select_ln384_1826' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3628 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_937 = or i1 %overflow_1034, i1 %underflow_937"   --->   Operation 3628 'or' 'or_ln384_937' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3629 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_38 = select i1 %or_ln384_937, i16 %select_ln384_1826, i16 %p_Val2_3094"   --->   Operation 3629 'select' 'masked_kernel_V_38' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3630 [1/1] (0.00ns)   --->   "%sext_ln703_769 = sext i16 %select_ln340_95"   --->   Operation 3630 'sext' 'sext_ln703_769' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3631 [1/1] (0.00ns)   --->   "%sext_ln703_770 = sext i16 %masked_kernel_V_38"   --->   Operation 3631 'sext' 'sext_ln703_770' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3632 [1/1] (0.78ns)   --->   "%p_Val2_3095 = add i17 %sext_ln703_769, i17 %sext_ln703_770"   --->   Operation 3632 'add' 'p_Val2_3095' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3633 [1/1] (0.00ns)   --->   "%p_Result_9656 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %p_Val2_3095, i32"   --->   Operation 3633 'bitselect' 'p_Result_9656' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3634 [1/1] (0.78ns)   --->   "%p_Val2_3096 = add i16 %masked_kernel_V_38, i16 %select_ln340_95"   --->   Operation 3634 'add' 'p_Val2_3096' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3635 [1/1] (0.00ns)   --->   "%p_Result_9657 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3096, i32"   --->   Operation 3635 'bitselect' 'p_Result_9657' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3636 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_96)   --->   "%xor_ln785_1974 = xor i1 %p_Result_9656, i1"   --->   Operation 3636 'xor' 'xor_ln785_1974' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3637 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_96)   --->   "%overflow_1035 = and i1 %p_Result_9657, i1 %xor_ln785_1974"   --->   Operation 3637 'and' 'overflow_1035' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3638 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_96)   --->   "%xor_ln340_25 = xor i1 %p_Result_9656, i1 %p_Result_9657"   --->   Operation 3638 'xor' 'xor_ln340_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3639 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_96)   --->   "%select_ln384_1827 = select i1 %overflow_1035, i16, i16"   --->   Operation 3639 'select' 'select_ln384_1827' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3640 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_96 = select i1 %xor_ln340_25, i16 %select_ln384_1827, i16 %p_Val2_3096"   --->   Operation 3640 'select' 'select_ln340_96' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3641 [1/1] (0.00ns)   --->   "%tmp_447 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %select_ln340_96, i32, i32"   --->   Operation 3641 'partselect' 'tmp_447' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3642 [1/1] (0.00ns)   --->   "%sext_ln850_83 = sext i13 %tmp_447"   --->   Operation 3642 'sext' 'sext_ln850_83' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3643 [1/1] (0.00ns) (grouped into LUT with out node index_251)   --->   "%tmp_8241 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln340_96, i32"   --->   Operation 3643 'bitselect' 'tmp_8241' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3644 [1/1] (0.00ns)   --->   "%trunc_ln851_83 = trunc i16 %select_ln340_96"   --->   Operation 3644 'trunc' 'trunc_ln851_83' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3645 [1/1] (0.00ns)   --->   "%p_Result_99 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln851_83, i7"   --->   Operation 3645 'bitconcatenate' 'p_Result_99' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3646 [1/1] (0.60ns)   --->   "%icmp_ln851_83 = icmp_ne  i10 %p_Result_99, i10"   --->   Operation 3646 'icmp' 'icmp_ln851_83' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3647 [1/1] (0.75ns)   --->   "%add_ln695_83 = add i14, i14 %sext_ln850_83"   --->   Operation 3647 'add' 'add_ln695_83' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3648 [1/1] (0.00ns) (grouped into LUT with out node index_251)   --->   "%select_ln850_83 = select i1 %icmp_ln851_83, i14 %add_ln695_83, i14 %sext_ln850_83"   --->   Operation 3648 'select' 'select_ln850_83' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3649 [1/1] (0.34ns) (out node of the LUT)   --->   "%index_251 = select i1 %tmp_8241, i14 %select_ln850_83, i14 %sext_ln850_83"   --->   Operation 3649 'select' 'index_251' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3650 [1/1] (0.00ns)   --->   "%trunc_ln193_24 = trunc i14 %index_251" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3650 'trunc' 'trunc_ln193_24' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3651 [1/1] (0.00ns)   --->   "%tmp_8242 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %index_251, i32" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3651 'bitselect' 'tmp_8242' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3652 [1/1] (0.32ns)   --->   "%index_252 = select i1 %tmp_8242, i13, i13 %trunc_ln193_24" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3652 'select' 'index_252' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3653 [1/1] (0.00ns)   --->   "%trunc_ln193_25 = trunc i13 %index_252" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3653 'trunc' 'trunc_ln193_25' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3654 [1/1] (0.00ns)   --->   "%tmp_8243 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index_252, i32, i32" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3654 'partselect' 'tmp_8243' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3655 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3108)   --->   "%p_Val2_3107 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_3106, i32, i32"   --->   Operation 3655 'partselect' 'p_Val2_3107' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3656 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3108)   --->   "%p_Result_8935 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3106, i32"   --->   Operation 3656 'bitselect' 'p_Result_8935' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3657 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3108)   --->   "%p_Result_9671 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3106, i32"   --->   Operation 3657 'bitselect' 'p_Result_9671' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3658 [1/1] (0.00ns) (grouped into LUT with out node carry_2028)   --->   "%p_Result_9672 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3106, i32"   --->   Operation 3658 'bitselect' 'p_Result_9672' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3659 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3108)   --->   "%or_ln412_1085 = or i1 %p_Result_8935, i1 %r_1013"   --->   Operation 3659 'or' 'or_ln412_1085' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3660 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3108)   --->   "%and_ln412_1085 = and i1 %or_ln412_1085, i1 %p_Result_9671"   --->   Operation 3660 'and' 'and_ln412_1085' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3661 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3108)   --->   "%zext_ln415_1085 = zext i1 %and_ln412_1085"   --->   Operation 3661 'zext' 'zext_ln415_1085' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3662 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3108 = add i16 %zext_ln415_1085, i16 %p_Val2_3107"   --->   Operation 3662 'add' 'p_Val2_3108' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3663 [1/1] (0.00ns)   --->   "%p_Result_9673 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3108, i32"   --->   Operation 3663 'bitselect' 'p_Result_9673' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3664 [1/1] (0.00ns) (grouped into LUT with out node carry_2028)   --->   "%xor_ln416_1013 = xor i1 %p_Result_9673, i1"   --->   Operation 3664 'xor' 'xor_ln416_1013' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3665 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2028 = and i1 %p_Result_9672, i1 %xor_ln416_1013"   --->   Operation 3665 'and' 'carry_2028' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3666 [1/1] (0.00ns) (grouped into LUT with out node overflow_1039)   --->   "%deleted_zeros_1013 = select i1 %carry_2028, i1 %Range1_all_ones_1039, i1 %Range1_all_zeros_941"   --->   Operation 3666 'select' 'deleted_zeros_1013' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3667 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1883)   --->   "%tmp_8267 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3106, i32"   --->   Operation 3667 'bitselect' 'tmp_8267' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3668 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1883)   --->   "%xor_ln780_941 = xor i1 %tmp_8267, i1"   --->   Operation 3668 'xor' 'xor_ln780_941' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3669 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1883)   --->   "%and_ln780_941 = and i1 %Range2_all_ones_1013, i1 %xor_ln780_941"   --->   Operation 3669 'and' 'and_ln780_941' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3670 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1883)   --->   "%deleted_ones_967 = select i1 %carry_2028, i1 %and_ln780_941, i1 %Range1_all_ones_1039"   --->   Operation 3670 'select' 'deleted_ones_967' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3671 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_941)   --->   "%and_ln781_941 = and i1 %carry_2028, i1 %Range1_all_ones_1039"   --->   Operation 3671 'and' 'and_ln781_941' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3672 [1/1] (0.00ns) (grouped into LUT with out node overflow_1039)   --->   "%xor_ln785_1981 = xor i1 %deleted_zeros_1013, i1"   --->   Operation 3672 'xor' 'xor_ln785_1981' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3673 [1/1] (0.00ns) (grouped into LUT with out node overflow_1039)   --->   "%or_ln785_1012 = or i1 %p_Result_9673, i1 %xor_ln785_1981"   --->   Operation 3673 'or' 'or_ln785_1012' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3674 [1/1] (0.00ns) (grouped into LUT with out node overflow_1039)   --->   "%xor_ln785_1982 = xor i1 %p_Result_9670, i1"   --->   Operation 3674 'xor' 'xor_ln785_1982' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3675 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1039 = and i1 %or_ln785_1012, i1 %xor_ln785_1982"   --->   Operation 3675 'and' 'overflow_1039' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3676 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1883 = and i1 %p_Result_9673, i1 %deleted_ones_967"   --->   Operation 3676 'and' 'and_ln786_1883' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3677 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_941)   --->   "%or_ln786_941 = or i1 %and_ln781_941, i1 %and_ln786_1883"   --->   Operation 3677 'or' 'or_ln786_941' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3678 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_941)   --->   "%xor_ln786_941 = xor i1 %or_ln786_941, i1"   --->   Operation 3678 'xor' 'xor_ln786_941' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3679 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_941)   --->   "%underflow_941 = and i1 %p_Result_9670, i1 %xor_ln786_941"   --->   Operation 3679 'and' 'underflow_941' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3680 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_85)   --->   "%select_ln384_1831 = select i1 %overflow_1039, i16, i16"   --->   Operation 3680 'select' 'select_ln384_1831' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3681 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_941 = or i1 %overflow_1039, i1 %underflow_941"   --->   Operation 3681 'or' 'or_ln384_941' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3682 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_85 = select i1 %or_ln384_941, i16 %select_ln384_1831, i16 %p_Val2_3108"   --->   Operation 3682 'select' 'masked_kernel_V_85' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 3683 [1/1] (0.00ns)   --->   "%sext_ln1118_167 = sext i27 %mul_ln1118_982"   --->   Operation 3683 'sext' 'sext_ln1118_167' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3684 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3110 = mul i43 %sext_ln1118_159, i43 %sext_ln1118_167"   --->   Operation 3684 'mul' 'p_Val2_3110' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 3685 [1/1] (0.00ns)   --->   "%p_Result_9674 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3110, i32"   --->   Operation 3685 'bitselect' 'p_Result_9674' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3686 [1/1] (0.00ns)   --->   "%trunc_ln718_1014 = trunc i43 %p_Val2_3110"   --->   Operation 3686 'trunc' 'trunc_ln718_1014' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3687 [1/1] (0.71ns)   --->   "%r_1014 = icmp_ne  i19 %trunc_ln718_1014, i19"   --->   Operation 3687 'icmp' 'r_1014' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3688 [1/1] (0.00ns)   --->   "%tmp_2053 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_3110, i32, i32"   --->   Operation 3688 'partselect' 'tmp_2053' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3689 [1/1] (0.61ns)   --->   "%Range2_all_ones_1014 = icmp_eq  i6 %tmp_2053, i6"   --->   Operation 3689 'icmp' 'Range2_all_ones_1014' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3690 [1/1] (0.00ns)   --->   "%tmp_2054 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_3110, i32, i32"   --->   Operation 3690 'partselect' 'tmp_2054' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3691 [1/1] (0.59ns)   --->   "%Range1_all_ones_1040 = icmp_eq  i7 %tmp_2054, i7"   --->   Operation 3691 'icmp' 'Range1_all_ones_1040' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3692 [1/1] (0.59ns)   --->   "%Range1_all_zeros_942 = icmp_eq  i7 %tmp_2054, i7"   --->   Operation 3692 'icmp' 'Range1_all_zeros_942' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3693 [1/1] (0.00ns)   --->   "%sext_ln1118_168 = sext i27 %mul_ln1118_984"   --->   Operation 3693 'sext' 'sext_ln1118_168' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3694 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3115 = mul i43 %sext_ln1118_161, i43 %sext_ln1118_168"   --->   Operation 3694 'mul' 'p_Val2_3115' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 3695 [1/1] (0.00ns)   --->   "%p_Result_9680 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3115, i32"   --->   Operation 3695 'bitselect' 'p_Result_9680' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3696 [1/1] (0.00ns)   --->   "%trunc_ln718_1015 = trunc i43 %p_Val2_3115"   --->   Operation 3696 'trunc' 'trunc_ln718_1015' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3697 [1/1] (0.71ns)   --->   "%r_1015 = icmp_ne  i19 %trunc_ln718_1015, i19"   --->   Operation 3697 'icmp' 'r_1015' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3698 [1/1] (0.00ns)   --->   "%tmp_2055 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_3115, i32, i32"   --->   Operation 3698 'partselect' 'tmp_2055' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3699 [1/1] (0.61ns)   --->   "%Range2_all_ones_1015 = icmp_eq  i6 %tmp_2055, i6"   --->   Operation 3699 'icmp' 'Range2_all_ones_1015' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3700 [1/1] (0.00ns)   --->   "%tmp_2056 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_3115, i32, i32"   --->   Operation 3700 'partselect' 'tmp_2056' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3701 [1/1] (0.59ns)   --->   "%Range1_all_ones_1042 = icmp_eq  i7 %tmp_2056, i7"   --->   Operation 3701 'icmp' 'Range1_all_ones_1042' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3702 [1/1] (0.59ns)   --->   "%Range1_all_zeros_943 = icmp_eq  i7 %tmp_2056, i7"   --->   Operation 3702 'icmp' 'Range1_all_zeros_943' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3703 [1/2] (0.59ns)   --->   "%kernel_load_42 = load i7 %kernel_addr_42"   --->   Operation 3703 'load' 'kernel_load_42' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_23 : Operation 3704 [1/1] (0.00ns)   --->   "%zext_ln1118_42 = zext i11 %kernel_load_42"   --->   Operation 3704 'zext' 'zext_ln1118_42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3705 [1/1] (0.00ns)   --->   "%sext_ln1118_172 = sext i16 %padding_mask_load_8"   --->   Operation 3705 'sext' 'sext_ln1118_172' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3706 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_989 = mul i27 %zext_ln1118_42, i27 %sext_ln1118_172"   --->   Operation 3706 'mul' 'mul_ln1118_989' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 3707 [1/2] (0.59ns)   --->   "%kernel_load_43 = load i7 %kernel_addr_43"   --->   Operation 3707 'load' 'kernel_load_43' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_23 : Operation 3708 [1/1] (0.00ns)   --->   "%zext_ln1118_43 = zext i11 %kernel_load_43"   --->   Operation 3708 'zext' 'zext_ln1118_43' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3709 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_991 = mul i27 %zext_ln1118_43, i27 %sext_ln1118_172"   --->   Operation 3709 'mul' 'mul_ln1118_991' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 3710 [1/1] (0.00ns)   --->   "%kernel_addr_44 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3710 'getelementptr' 'kernel_addr_44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3711 [2/2] (0.59ns)   --->   "%kernel_load_44 = load i7 %kernel_addr_44"   --->   Operation 3711 'load' 'kernel_load_44' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_23 : Operation 3712 [1/1] (0.00ns)   --->   "%kernel_addr_45 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3712 'getelementptr' 'kernel_addr_45' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3713 [2/2] (0.59ns)   --->   "%kernel_load_45 = load i7 %kernel_addr_45"   --->   Operation 3713 'load' 'kernel_load_45' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>

State 24 <SV = 23> <Delay = 3.36>
ST_24 : Operation 3714 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3059)   --->   "%p_Val2_3058 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_3057, i32, i32"   --->   Operation 3714 'partselect' 'p_Val2_3058' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3715 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3059)   --->   "%p_Result_8862 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3057, i32"   --->   Operation 3715 'bitselect' 'p_Result_8862' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3716 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3059)   --->   "%p_Result_9611 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3057, i32"   --->   Operation 3716 'bitselect' 'p_Result_9611' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3717 [1/1] (0.00ns) (grouped into LUT with out node carry_2002)   --->   "%p_Result_9612 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3057, i32"   --->   Operation 3717 'bitselect' 'p_Result_9612' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3718 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3059)   --->   "%or_ln412_1072 = or i1 %p_Result_8862, i1 %r_1000"   --->   Operation 3718 'or' 'or_ln412_1072' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3719 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3059)   --->   "%and_ln412_1072 = and i1 %or_ln412_1072, i1 %p_Result_9611"   --->   Operation 3719 'and' 'and_ln412_1072' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3720 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3059)   --->   "%zext_ln415_1072 = zext i1 %and_ln412_1072"   --->   Operation 3720 'zext' 'zext_ln415_1072' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3721 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3059 = add i16 %zext_ln415_1072, i16 %p_Val2_3058"   --->   Operation 3721 'add' 'p_Val2_3059' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3722 [1/1] (0.00ns)   --->   "%p_Result_9613 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3059, i32"   --->   Operation 3722 'bitselect' 'p_Result_9613' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3723 [1/1] (0.00ns) (grouped into LUT with out node carry_2002)   --->   "%xor_ln416_1000 = xor i1 %p_Result_9613, i1"   --->   Operation 3723 'xor' 'xor_ln416_1000' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3724 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2002 = and i1 %p_Result_9612, i1 %xor_ln416_1000"   --->   Operation 3724 'and' 'carry_2002' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3725 [1/1] (0.00ns) (grouped into LUT with out node overflow_1022)   --->   "%deleted_zeros_1000 = select i1 %carry_2002, i1 %Range1_all_ones_1022, i1 %Range1_all_zeros_928"   --->   Operation 3725 'select' 'deleted_zeros_1000' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 3726 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1857)   --->   "%tmp_8175 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3057, i32"   --->   Operation 3726 'bitselect' 'tmp_8175' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3727 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1857)   --->   "%xor_ln780_928 = xor i1 %tmp_8175, i1"   --->   Operation 3727 'xor' 'xor_ln780_928' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3728 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1857)   --->   "%and_ln780_928 = and i1 %Range2_all_ones_1000, i1 %xor_ln780_928"   --->   Operation 3728 'and' 'and_ln780_928' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3729 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1857)   --->   "%deleted_ones_950 = select i1 %carry_2002, i1 %and_ln780_928, i1 %Range1_all_ones_1022"   --->   Operation 3729 'select' 'deleted_ones_950' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 3730 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_928)   --->   "%and_ln781_928 = and i1 %carry_2002, i1 %Range1_all_ones_1022"   --->   Operation 3730 'and' 'and_ln781_928' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3731 [1/1] (0.00ns) (grouped into LUT with out node overflow_1022)   --->   "%xor_ln785_1951 = xor i1 %deleted_zeros_1000, i1"   --->   Operation 3731 'xor' 'xor_ln785_1951' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3732 [1/1] (0.00ns) (grouped into LUT with out node overflow_1022)   --->   "%or_ln785_999 = or i1 %p_Result_9613, i1 %xor_ln785_1951"   --->   Operation 3732 'or' 'or_ln785_999' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3733 [1/1] (0.00ns) (grouped into LUT with out node overflow_1022)   --->   "%xor_ln785_1952 = xor i1 %p_Result_9610, i1"   --->   Operation 3733 'xor' 'xor_ln785_1952' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3734 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1022 = and i1 %or_ln785_999, i1 %xor_ln785_1952"   --->   Operation 3734 'and' 'overflow_1022' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3735 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1857 = and i1 %p_Result_9613, i1 %deleted_ones_950"   --->   Operation 3735 'and' 'and_ln786_1857' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3736 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_928)   --->   "%or_ln786_928 = or i1 %and_ln781_928, i1 %and_ln786_1857"   --->   Operation 3736 'or' 'or_ln786_928' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3737 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_928)   --->   "%xor_ln786_928 = xor i1 %or_ln786_928, i1"   --->   Operation 3737 'xor' 'xor_ln786_928' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3738 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_928)   --->   "%underflow_928 = and i1 %p_Result_9610, i1 %xor_ln786_928"   --->   Operation 3738 'and' 'underflow_928' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3739 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_950)   --->   "%select_ln384_1814 = select i1 %overflow_1022, i16, i16"   --->   Operation 3739 'select' 'select_ln384_1814' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 3740 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_928 = or i1 %overflow_1022, i1 %underflow_928"   --->   Operation 3740 'or' 'or_ln384_928' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3741 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_950 = select i1 %or_ln384_928, i16 %select_ln384_1814, i16 %p_Val2_3059"   --->   Operation 3741 'select' 'select_ln384_950' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 3742 [1/1] (0.00ns)   --->   "%output_addr_102 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3742 'getelementptr' 'output_addr_102' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3743 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_950, i7 %output_addr_102"   --->   Operation 3743 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_24 : Operation 3744 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3076)   --->   "%p_Val2_3075 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_3074, i32, i32"   --->   Operation 3744 'partselect' 'p_Val2_3075' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3745 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3076)   --->   "%p_Result_8886 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3074, i32"   --->   Operation 3745 'bitselect' 'p_Result_8886' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3746 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3076)   --->   "%p_Result_9631 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3074, i32"   --->   Operation 3746 'bitselect' 'p_Result_9631' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3747 [1/1] (0.00ns) (grouped into LUT with out node carry_2010)   --->   "%p_Result_9632 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3074, i32"   --->   Operation 3747 'bitselect' 'p_Result_9632' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3748 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3076)   --->   "%or_ln412_1076 = or i1 %p_Result_8886, i1 %r_1004"   --->   Operation 3748 'or' 'or_ln412_1076' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3749 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3076)   --->   "%and_ln412_1076 = and i1 %or_ln412_1076, i1 %p_Result_9631"   --->   Operation 3749 'and' 'and_ln412_1076' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3750 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3076)   --->   "%zext_ln415_1076 = zext i1 %and_ln412_1076"   --->   Operation 3750 'zext' 'zext_ln415_1076' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3751 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3076 = add i16 %zext_ln415_1076, i16 %p_Val2_3075"   --->   Operation 3751 'add' 'p_Val2_3076' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3752 [1/1] (0.00ns)   --->   "%p_Result_9633 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3076, i32"   --->   Operation 3752 'bitselect' 'p_Result_9633' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3753 [1/1] (0.00ns) (grouped into LUT with out node carry_2010)   --->   "%xor_ln416_1004 = xor i1 %p_Result_9633, i1"   --->   Operation 3753 'xor' 'xor_ln416_1004' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3754 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2010 = and i1 %p_Result_9632, i1 %xor_ln416_1004"   --->   Operation 3754 'and' 'carry_2010' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3755 [1/1] (0.00ns) (grouped into LUT with out node overflow_1028)   --->   "%deleted_zeros_1004 = select i1 %carry_2010, i1 %Range1_all_ones_1028, i1 %Range1_all_zeros_932"   --->   Operation 3755 'select' 'deleted_zeros_1004' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 3756 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1865)   --->   "%tmp_8206 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3074, i32"   --->   Operation 3756 'bitselect' 'tmp_8206' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3757 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1865)   --->   "%xor_ln780_932 = xor i1 %tmp_8206, i1"   --->   Operation 3757 'xor' 'xor_ln780_932' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3758 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1865)   --->   "%and_ln780_932 = and i1 %Range2_all_ones_1004, i1 %xor_ln780_932"   --->   Operation 3758 'and' 'and_ln780_932' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3759 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1865)   --->   "%deleted_ones_956 = select i1 %carry_2010, i1 %and_ln780_932, i1 %Range1_all_ones_1028"   --->   Operation 3759 'select' 'deleted_ones_956' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 3760 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_932)   --->   "%and_ln781_932 = and i1 %carry_2010, i1 %Range1_all_ones_1028"   --->   Operation 3760 'and' 'and_ln781_932' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3761 [1/1] (0.00ns) (grouped into LUT with out node overflow_1028)   --->   "%xor_ln785_1961 = xor i1 %deleted_zeros_1004, i1"   --->   Operation 3761 'xor' 'xor_ln785_1961' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3762 [1/1] (0.00ns) (grouped into LUT with out node overflow_1028)   --->   "%or_ln785_1003 = or i1 %p_Result_9633, i1 %xor_ln785_1961"   --->   Operation 3762 'or' 'or_ln785_1003' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3763 [1/1] (0.00ns) (grouped into LUT with out node overflow_1028)   --->   "%xor_ln785_1962 = xor i1 %p_Result_9630, i1"   --->   Operation 3763 'xor' 'xor_ln785_1962' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3764 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1028 = and i1 %or_ln785_1003, i1 %xor_ln785_1962"   --->   Operation 3764 'and' 'overflow_1028' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3765 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1865 = and i1 %p_Result_9633, i1 %deleted_ones_956"   --->   Operation 3765 'and' 'and_ln786_1865' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3766 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_932)   --->   "%or_ln786_932 = or i1 %and_ln781_932, i1 %and_ln786_1865"   --->   Operation 3766 'or' 'or_ln786_932' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3767 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_932)   --->   "%xor_ln786_932 = xor i1 %or_ln786_932, i1"   --->   Operation 3767 'xor' 'xor_ln786_932' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3768 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_932)   --->   "%underflow_932 = and i1 %p_Result_9630, i1 %xor_ln786_932"   --->   Operation 3768 'and' 'underflow_932' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3769 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_956)   --->   "%select_ln384_1820 = select i1 %overflow_1028, i16, i16"   --->   Operation 3769 'select' 'select_ln384_1820' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 3770 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_932 = or i1 %overflow_1028, i1 %underflow_932"   --->   Operation 3770 'or' 'or_ln384_932' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3771 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_956 = select i1 %or_ln384_932, i16 %select_ln384_1820, i16 %p_Val2_3076"   --->   Operation 3771 'select' 'select_ln384_956' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 3772 [1/1] (0.00ns)   --->   "%output_addr_103 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3772 'getelementptr' 'output_addr_103' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3773 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_956, i7 %output_addr_103"   --->   Operation 3773 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_24 : Operation 3774 [1/1] (0.00ns)   --->   "%sext_ln1118_153 = sext i16 %masked_kernel_V_34"   --->   Operation 3774 'sext' 'sext_ln1118_153' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3775 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3077 = mul i27 %zext_ln1116_11, i27 %sext_ln1118_153"   --->   Operation 3775 'mul' 'p_Val2_3077' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 3776 [1/1] (0.00ns)   --->   "%p_Result_9634 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3077, i32"   --->   Operation 3776 'bitselect' 'p_Result_9634' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3777 [1/1] (0.00ns)   --->   "%trunc_ln718_1005 = trunc i27 %p_Val2_3077"   --->   Operation 3777 'trunc' 'trunc_ln718_1005' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3778 [1/1] (0.63ns)   --->   "%r_1005 = icmp_ne  i5 %trunc_ln718_1005, i5"   --->   Operation 3778 'icmp' 'r_1005' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3779 [1/1] (0.00ns)   --->   "%tmp_2035 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_3077, i32, i32"   --->   Operation 3779 'partselect' 'tmp_2035' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3780 [1/1] (0.65ns)   --->   "%Range2_all_ones_1005 = icmp_eq  i4 %tmp_2035, i4"   --->   Operation 3780 'icmp' 'Range2_all_ones_1005' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3781 [1/1] (0.00ns)   --->   "%tmp_2036 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_3077, i32, i32"   --->   Operation 3781 'partselect' 'tmp_2036' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3782 [1/1] (0.63ns)   --->   "%Range1_all_ones_1029 = icmp_eq  i5 %tmp_2036, i5"   --->   Operation 3782 'icmp' 'Range1_all_ones_1029' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3783 [1/1] (0.63ns)   --->   "%Range1_all_zeros_933 = icmp_eq  i5 %tmp_2036, i5"   --->   Operation 3783 'icmp' 'Range1_all_zeros_933' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3784 [1/1] (0.00ns)   --->   "%sext_ln1118_154 = sext i16 %masked_kernel_V_35"   --->   Operation 3784 'sext' 'sext_ln1118_154' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3785 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3080 = mul i27 %zext_ln1116_11, i27 %sext_ln1118_154"   --->   Operation 3785 'mul' 'p_Val2_3080' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 3786 [1/1] (0.00ns)   --->   "%p_Result_9638 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3080, i32"   --->   Operation 3786 'bitselect' 'p_Result_9638' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3787 [1/1] (0.00ns)   --->   "%trunc_ln718_1006 = trunc i27 %p_Val2_3080"   --->   Operation 3787 'trunc' 'trunc_ln718_1006' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3788 [1/1] (0.63ns)   --->   "%r_1006 = icmp_ne  i5 %trunc_ln718_1006, i5"   --->   Operation 3788 'icmp' 'r_1006' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3789 [1/1] (0.00ns)   --->   "%tmp_2037 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_3080, i32, i32"   --->   Operation 3789 'partselect' 'tmp_2037' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3790 [1/1] (0.65ns)   --->   "%Range2_all_ones_1006 = icmp_eq  i4 %tmp_2037, i4"   --->   Operation 3790 'icmp' 'Range2_all_ones_1006' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3791 [1/1] (0.00ns)   --->   "%tmp_2038 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_3080, i32, i32"   --->   Operation 3791 'partselect' 'tmp_2038' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3792 [1/1] (0.63ns)   --->   "%Range1_all_ones_1030 = icmp_eq  i5 %tmp_2038, i5"   --->   Operation 3792 'icmp' 'Range1_all_ones_1030' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3793 [1/1] (0.63ns)   --->   "%Range1_all_zeros_934 = icmp_eq  i5 %tmp_2038, i5"   --->   Operation 3793 'icmp' 'Range1_all_zeros_934' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3794 [1/1] (0.49ns)   --->   "%icmp_ln195_12 = icmp_ne  i3 %tmp_8243, i3" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3794 'icmp' 'icmp_ln195_12' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3795 [1/1] (0.30ns)   --->   "%index_253 = select i1 %icmp_ln195_12, i10, i10 %trunc_ln193_25" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 3795 'select' 'index_253' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 3796 [1/1] (0.00ns)   --->   "%zext_ln196_12 = zext i10 %index_253" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3796 'zext' 'zext_ln196_12' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3797 [1/1] (0.00ns)   --->   "%inv_table_addr_12 = getelementptr i11 %inv_table, i64, i64 %zext_ln196_12" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 3797 'getelementptr' 'inv_table_addr_12' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3798 [2/2] (1.15ns)   --->   "%inv_table_load_12 = load i10 %inv_table_addr_12"   --->   Operation 3798 'load' 'inv_table_load_12' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_24 : Operation 3799 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3112)   --->   "%p_Val2_3111 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_3110, i32, i32"   --->   Operation 3799 'partselect' 'p_Val2_3111' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3800 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3112)   --->   "%p_Result_8940 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3110, i32"   --->   Operation 3800 'bitselect' 'p_Result_8940' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3801 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3112)   --->   "%p_Result_9675 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3110, i32"   --->   Operation 3801 'bitselect' 'p_Result_9675' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3802 [1/1] (0.00ns) (grouped into LUT with out node carry_2030)   --->   "%p_Result_9676 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3110, i32"   --->   Operation 3802 'bitselect' 'p_Result_9676' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3803 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3112)   --->   "%or_ln412_1086 = or i1 %p_Result_8940, i1 %r_1014"   --->   Operation 3803 'or' 'or_ln412_1086' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3804 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3112)   --->   "%and_ln412_1086 = and i1 %or_ln412_1086, i1 %p_Result_9675"   --->   Operation 3804 'and' 'and_ln412_1086' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3805 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3112)   --->   "%zext_ln415_1086 = zext i1 %and_ln412_1086"   --->   Operation 3805 'zext' 'zext_ln415_1086' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3806 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3112 = add i16 %zext_ln415_1086, i16 %p_Val2_3111"   --->   Operation 3806 'add' 'p_Val2_3112' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3807 [1/1] (0.00ns)   --->   "%p_Result_9677 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3112, i32"   --->   Operation 3807 'bitselect' 'p_Result_9677' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3808 [1/1] (0.00ns) (grouped into LUT with out node carry_2030)   --->   "%xor_ln416_1014 = xor i1 %p_Result_9677, i1"   --->   Operation 3808 'xor' 'xor_ln416_1014' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3809 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2030 = and i1 %p_Result_9676, i1 %xor_ln416_1014"   --->   Operation 3809 'and' 'carry_2030' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3810 [1/1] (0.00ns) (grouped into LUT with out node overflow_1040)   --->   "%deleted_zeros_1014 = select i1 %carry_2030, i1 %Range1_all_ones_1040, i1 %Range1_all_zeros_942"   --->   Operation 3810 'select' 'deleted_zeros_1014' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 3811 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1885)   --->   "%tmp_8273 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3110, i32"   --->   Operation 3811 'bitselect' 'tmp_8273' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3812 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1885)   --->   "%xor_ln780_942 = xor i1 %tmp_8273, i1"   --->   Operation 3812 'xor' 'xor_ln780_942' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3813 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1885)   --->   "%and_ln780_942 = and i1 %Range2_all_ones_1014, i1 %xor_ln780_942"   --->   Operation 3813 'and' 'and_ln780_942' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3814 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1885)   --->   "%deleted_ones_968 = select i1 %carry_2030, i1 %and_ln780_942, i1 %Range1_all_ones_1040"   --->   Operation 3814 'select' 'deleted_ones_968' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 3815 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_942)   --->   "%and_ln781_942 = and i1 %carry_2030, i1 %Range1_all_ones_1040"   --->   Operation 3815 'and' 'and_ln781_942' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3816 [1/1] (0.00ns) (grouped into LUT with out node overflow_1040)   --->   "%xor_ln785_1983 = xor i1 %deleted_zeros_1014, i1"   --->   Operation 3816 'xor' 'xor_ln785_1983' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3817 [1/1] (0.00ns) (grouped into LUT with out node overflow_1040)   --->   "%or_ln785_1013 = or i1 %p_Result_9677, i1 %xor_ln785_1983"   --->   Operation 3817 'or' 'or_ln785_1013' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3818 [1/1] (0.00ns) (grouped into LUT with out node overflow_1040)   --->   "%xor_ln785_1984 = xor i1 %p_Result_9674, i1"   --->   Operation 3818 'xor' 'xor_ln785_1984' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3819 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1040 = and i1 %or_ln785_1013, i1 %xor_ln785_1984"   --->   Operation 3819 'and' 'overflow_1040' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3820 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1885 = and i1 %p_Result_9677, i1 %deleted_ones_968"   --->   Operation 3820 'and' 'and_ln786_1885' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3821 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_942)   --->   "%or_ln786_942 = or i1 %and_ln781_942, i1 %and_ln786_1885"   --->   Operation 3821 'or' 'or_ln786_942' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3822 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_942)   --->   "%xor_ln786_942 = xor i1 %or_ln786_942, i1"   --->   Operation 3822 'xor' 'xor_ln786_942' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3823 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_942)   --->   "%underflow_942 = and i1 %p_Result_9674, i1 %xor_ln786_942"   --->   Operation 3823 'and' 'underflow_942' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3824 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_40)   --->   "%select_ln384_1832 = select i1 %overflow_1040, i16, i16"   --->   Operation 3824 'select' 'select_ln384_1832' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 3825 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_942 = or i1 %overflow_1040, i1 %underflow_942"   --->   Operation 3825 'or' 'or_ln384_942' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3826 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_40 = select i1 %or_ln384_942, i16 %select_ln384_1832, i16 %p_Val2_3112"   --->   Operation 3826 'select' 'masked_kernel_V_40' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 3827 [1/1] (0.00ns)   --->   "%sext_ln703_771 = sext i16 %masked_kernel_V_85"   --->   Operation 3827 'sext' 'sext_ln703_771' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3828 [1/1] (0.00ns)   --->   "%sext_ln703_772 = sext i16 %masked_kernel_V_40"   --->   Operation 3828 'sext' 'sext_ln703_772' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3829 [1/1] (0.78ns)   --->   "%p_Val2_3113 = add i17 %sext_ln703_772, i17 %sext_ln703_771"   --->   Operation 3829 'add' 'p_Val2_3113' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3830 [1/1] (0.00ns)   --->   "%p_Result_9678 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %p_Val2_3113, i32"   --->   Operation 3830 'bitselect' 'p_Result_9678' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3831 [1/1] (0.78ns)   --->   "%p_Val2_3114 = add i16 %masked_kernel_V_85, i16 %masked_kernel_V_40"   --->   Operation 3831 'add' 'p_Val2_3114' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3832 [1/1] (0.00ns)   --->   "%p_Result_9679 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3114, i32"   --->   Operation 3832 'bitselect' 'p_Result_9679' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3833 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_97)   --->   "%xor_ln785_1985 = xor i1 %p_Result_9678, i1"   --->   Operation 3833 'xor' 'xor_ln785_1985' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3834 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_97)   --->   "%overflow_1041 = and i1 %p_Result_9679, i1 %xor_ln785_1985"   --->   Operation 3834 'and' 'overflow_1041' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3835 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_97)   --->   "%xor_ln340_26 = xor i1 %p_Result_9678, i1 %p_Result_9679"   --->   Operation 3835 'xor' 'xor_ln340_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3836 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_97)   --->   "%select_ln384_1833 = select i1 %overflow_1041, i16, i16"   --->   Operation 3836 'select' 'select_ln384_1833' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 3837 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_97 = select i1 %xor_ln340_26, i16 %select_ln384_1833, i16 %p_Val2_3114"   --->   Operation 3837 'select' 'select_ln340_97' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 3838 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3117)   --->   "%p_Val2_3116 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_3115, i32, i32"   --->   Operation 3838 'partselect' 'p_Val2_3116' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3839 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3117)   --->   "%p_Result_8947 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3115, i32"   --->   Operation 3839 'bitselect' 'p_Result_8947' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3840 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3117)   --->   "%p_Result_9681 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3115, i32"   --->   Operation 3840 'bitselect' 'p_Result_9681' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3841 [1/1] (0.00ns) (grouped into LUT with out node carry_2032)   --->   "%p_Result_9682 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3115, i32"   --->   Operation 3841 'bitselect' 'p_Result_9682' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3842 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3117)   --->   "%or_ln412_1087 = or i1 %p_Result_8947, i1 %r_1015"   --->   Operation 3842 'or' 'or_ln412_1087' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3843 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3117)   --->   "%and_ln412_1087 = and i1 %or_ln412_1087, i1 %p_Result_9681"   --->   Operation 3843 'and' 'and_ln412_1087' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3844 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3117)   --->   "%zext_ln415_1087 = zext i1 %and_ln412_1087"   --->   Operation 3844 'zext' 'zext_ln415_1087' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3845 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3117 = add i16 %zext_ln415_1087, i16 %p_Val2_3116"   --->   Operation 3845 'add' 'p_Val2_3117' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3846 [1/1] (0.00ns)   --->   "%p_Result_9683 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3117, i32"   --->   Operation 3846 'bitselect' 'p_Result_9683' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3847 [1/1] (0.00ns) (grouped into LUT with out node carry_2032)   --->   "%xor_ln416_1015 = xor i1 %p_Result_9683, i1"   --->   Operation 3847 'xor' 'xor_ln416_1015' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3848 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2032 = and i1 %p_Result_9682, i1 %xor_ln416_1015"   --->   Operation 3848 'and' 'carry_2032' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3849 [1/1] (0.00ns) (grouped into LUT with out node overflow_1042)   --->   "%deleted_zeros_1015 = select i1 %carry_2032, i1 %Range1_all_ones_1042, i1 %Range1_all_zeros_943"   --->   Operation 3849 'select' 'deleted_zeros_1015' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 3850 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1887)   --->   "%tmp_8281 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3115, i32"   --->   Operation 3850 'bitselect' 'tmp_8281' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3851 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1887)   --->   "%xor_ln780_943 = xor i1 %tmp_8281, i1"   --->   Operation 3851 'xor' 'xor_ln780_943' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3852 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1887)   --->   "%and_ln780_943 = and i1 %Range2_all_ones_1015, i1 %xor_ln780_943"   --->   Operation 3852 'and' 'and_ln780_943' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3853 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1887)   --->   "%deleted_ones_970 = select i1 %carry_2032, i1 %and_ln780_943, i1 %Range1_all_ones_1042"   --->   Operation 3853 'select' 'deleted_ones_970' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 3854 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_943)   --->   "%and_ln781_943 = and i1 %carry_2032, i1 %Range1_all_ones_1042"   --->   Operation 3854 'and' 'and_ln781_943' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3855 [1/1] (0.00ns) (grouped into LUT with out node overflow_1042)   --->   "%xor_ln785_1986 = xor i1 %deleted_zeros_1015, i1"   --->   Operation 3855 'xor' 'xor_ln785_1986' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3856 [1/1] (0.00ns) (grouped into LUT with out node overflow_1042)   --->   "%or_ln785_1014 = or i1 %p_Result_9683, i1 %xor_ln785_1986"   --->   Operation 3856 'or' 'or_ln785_1014' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3857 [1/1] (0.00ns) (grouped into LUT with out node overflow_1042)   --->   "%xor_ln785_1987 = xor i1 %p_Result_9680, i1"   --->   Operation 3857 'xor' 'xor_ln785_1987' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3858 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1042 = and i1 %or_ln785_1014, i1 %xor_ln785_1987"   --->   Operation 3858 'and' 'overflow_1042' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3859 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1887 = and i1 %p_Result_9683, i1 %deleted_ones_970"   --->   Operation 3859 'and' 'and_ln786_1887' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3860 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_943)   --->   "%or_ln786_943 = or i1 %and_ln781_943, i1 %and_ln786_1887"   --->   Operation 3860 'or' 'or_ln786_943' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3861 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_943)   --->   "%xor_ln786_943 = xor i1 %or_ln786_943, i1"   --->   Operation 3861 'xor' 'xor_ln786_943' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3862 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_943)   --->   "%underflow_943 = and i1 %p_Result_9680, i1 %xor_ln786_943"   --->   Operation 3862 'and' 'underflow_943' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3863 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_41)   --->   "%select_ln384_1834 = select i1 %overflow_1042, i16, i16"   --->   Operation 3863 'select' 'select_ln384_1834' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 3864 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_943 = or i1 %overflow_1042, i1 %underflow_943"   --->   Operation 3864 'or' 'or_ln384_943' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3865 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_41 = select i1 %or_ln384_943, i16 %select_ln384_1834, i16 %p_Val2_3117"   --->   Operation 3865 'select' 'masked_kernel_V_41' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 3866 [1/1] (0.00ns)   --->   "%sext_ln703_773 = sext i16 %select_ln340_97"   --->   Operation 3866 'sext' 'sext_ln703_773' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3867 [1/1] (0.00ns)   --->   "%sext_ln703_774 = sext i16 %masked_kernel_V_41"   --->   Operation 3867 'sext' 'sext_ln703_774' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3868 [1/1] (0.78ns)   --->   "%p_Val2_3118 = add i17 %sext_ln703_773, i17 %sext_ln703_774"   --->   Operation 3868 'add' 'p_Val2_3118' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3869 [1/1] (0.00ns)   --->   "%p_Result_9684 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %p_Val2_3118, i32"   --->   Operation 3869 'bitselect' 'p_Result_9684' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3870 [1/1] (0.78ns)   --->   "%p_Val2_3119 = add i16 %masked_kernel_V_41, i16 %select_ln340_97"   --->   Operation 3870 'add' 'p_Val2_3119' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3871 [1/1] (0.00ns)   --->   "%p_Result_9685 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3119, i32"   --->   Operation 3871 'bitselect' 'p_Result_9685' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3872 [1/1] (0.00ns)   --->   "%sext_ln1118_173 = sext i27 %mul_ln1118_989"   --->   Operation 3872 'sext' 'sext_ln1118_173' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3873 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3129 = mul i43 %sext_ln1118_157, i43 %sext_ln1118_173"   --->   Operation 3873 'mul' 'p_Val2_3129' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 3874 [1/1] (0.00ns)   --->   "%p_Result_9698 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3129, i32"   --->   Operation 3874 'bitselect' 'p_Result_9698' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3875 [1/1] (0.00ns)   --->   "%trunc_ln718_1019 = trunc i43 %p_Val2_3129"   --->   Operation 3875 'trunc' 'trunc_ln718_1019' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3876 [1/1] (0.71ns)   --->   "%r_1019 = icmp_ne  i19 %trunc_ln718_1019, i19"   --->   Operation 3876 'icmp' 'r_1019' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3877 [1/1] (0.00ns)   --->   "%tmp_2063 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_3129, i32, i32"   --->   Operation 3877 'partselect' 'tmp_2063' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3878 [1/1] (0.61ns)   --->   "%Range2_all_ones_1019 = icmp_eq  i6 %tmp_2063, i6"   --->   Operation 3878 'icmp' 'Range2_all_ones_1019' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3879 [1/1] (0.00ns)   --->   "%tmp_2064 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_3129, i32, i32"   --->   Operation 3879 'partselect' 'tmp_2064' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3880 [1/1] (0.59ns)   --->   "%Range1_all_ones_1047 = icmp_eq  i7 %tmp_2064, i7"   --->   Operation 3880 'icmp' 'Range1_all_ones_1047' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3881 [1/1] (0.59ns)   --->   "%Range1_all_zeros_947 = icmp_eq  i7 %tmp_2064, i7"   --->   Operation 3881 'icmp' 'Range1_all_zeros_947' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3882 [1/1] (0.00ns)   --->   "%sext_ln1118_174 = sext i27 %mul_ln1118_991"   --->   Operation 3882 'sext' 'sext_ln1118_174' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3883 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3133 = mul i43 %sext_ln1118_159, i43 %sext_ln1118_174"   --->   Operation 3883 'mul' 'p_Val2_3133' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 3884 [1/1] (0.00ns)   --->   "%p_Result_9702 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3133, i32"   --->   Operation 3884 'bitselect' 'p_Result_9702' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3885 [1/1] (0.00ns)   --->   "%trunc_ln718_1020 = trunc i43 %p_Val2_3133"   --->   Operation 3885 'trunc' 'trunc_ln718_1020' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3886 [1/1] (0.71ns)   --->   "%r_1020 = icmp_ne  i19 %trunc_ln718_1020, i19"   --->   Operation 3886 'icmp' 'r_1020' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3887 [1/1] (0.00ns)   --->   "%tmp_2065 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_3133, i32, i32"   --->   Operation 3887 'partselect' 'tmp_2065' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3888 [1/1] (0.61ns)   --->   "%Range2_all_ones_1020 = icmp_eq  i6 %tmp_2065, i6"   --->   Operation 3888 'icmp' 'Range2_all_ones_1020' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3889 [1/1] (0.00ns)   --->   "%tmp_2066 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_3133, i32, i32"   --->   Operation 3889 'partselect' 'tmp_2066' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3890 [1/1] (0.59ns)   --->   "%Range1_all_ones_1048 = icmp_eq  i7 %tmp_2066, i7"   --->   Operation 3890 'icmp' 'Range1_all_ones_1048' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3891 [1/1] (0.59ns)   --->   "%Range1_all_zeros_948 = icmp_eq  i7 %tmp_2066, i7"   --->   Operation 3891 'icmp' 'Range1_all_zeros_948' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3892 [1/2] (0.59ns)   --->   "%kernel_load_44 = load i7 %kernel_addr_44"   --->   Operation 3892 'load' 'kernel_load_44' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_24 : Operation 3893 [1/1] (0.00ns)   --->   "%zext_ln1118_44 = zext i11 %kernel_load_44"   --->   Operation 3893 'zext' 'zext_ln1118_44' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3894 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_993 = mul i27 %zext_ln1118_44, i27 %sext_ln1118_172"   --->   Operation 3894 'mul' 'mul_ln1118_993' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 3895 [1/2] (0.59ns)   --->   "%kernel_load_45 = load i7 %kernel_addr_45"   --->   Operation 3895 'load' 'kernel_load_45' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_24 : Operation 3896 [1/1] (0.00ns)   --->   "%zext_ln1118_45 = zext i11 %kernel_load_45"   --->   Operation 3896 'zext' 'zext_ln1118_45' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3897 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_998 = mul i27 %zext_ln1118_45, i27 %sext_ln1118_155"   --->   Operation 3897 'mul' 'mul_ln1118_998' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 3898 [1/1] (0.00ns)   --->   "%kernel_addr_46 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3898 'getelementptr' 'kernel_addr_46' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3899 [2/2] (0.59ns)   --->   "%kernel_load_46 = load i7 %kernel_addr_46"   --->   Operation 3899 'load' 'kernel_load_46' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_24 : Operation 3900 [1/1] (0.00ns)   --->   "%kernel_addr_47 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 3900 'getelementptr' 'kernel_addr_47' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3901 [2/2] (0.59ns)   --->   "%kernel_load_47 = load i7 %kernel_addr_47"   --->   Operation 3901 'load' 'kernel_load_47' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>

State 25 <SV = 24> <Delay = 4.34>
ST_25 : Operation 3902 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3079)   --->   "%p_Val2_3078 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_3077, i32, i32"   --->   Operation 3902 'partselect' 'p_Val2_3078' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 3903 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3079)   --->   "%p_Result_8891 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3077, i32"   --->   Operation 3903 'bitselect' 'p_Result_8891' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 3904 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3079)   --->   "%p_Result_9635 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3077, i32"   --->   Operation 3904 'bitselect' 'p_Result_9635' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 3905 [1/1] (0.00ns) (grouped into LUT with out node carry_2012)   --->   "%p_Result_9636 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3077, i32"   --->   Operation 3905 'bitselect' 'p_Result_9636' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 3906 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3079)   --->   "%or_ln412_1077 = or i1 %p_Result_8891, i1 %r_1005"   --->   Operation 3906 'or' 'or_ln412_1077' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3907 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3079)   --->   "%and_ln412_1077 = and i1 %or_ln412_1077, i1 %p_Result_9635"   --->   Operation 3907 'and' 'and_ln412_1077' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3908 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3079)   --->   "%zext_ln415_1077 = zext i1 %and_ln412_1077"   --->   Operation 3908 'zext' 'zext_ln415_1077' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 3909 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3079 = add i16 %zext_ln415_1077, i16 %p_Val2_3078"   --->   Operation 3909 'add' 'p_Val2_3079' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3910 [1/1] (0.00ns)   --->   "%p_Result_9637 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3079, i32"   --->   Operation 3910 'bitselect' 'p_Result_9637' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 3911 [1/1] (0.00ns) (grouped into LUT with out node carry_2012)   --->   "%xor_ln416_1005 = xor i1 %p_Result_9637, i1"   --->   Operation 3911 'xor' 'xor_ln416_1005' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3912 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2012 = and i1 %p_Result_9636, i1 %xor_ln416_1005"   --->   Operation 3912 'and' 'carry_2012' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3913 [1/1] (0.00ns) (grouped into LUT with out node overflow_1029)   --->   "%deleted_zeros_1005 = select i1 %carry_2012, i1 %Range1_all_ones_1029, i1 %Range1_all_zeros_933"   --->   Operation 3913 'select' 'deleted_zeros_1005' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 3914 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1867)   --->   "%tmp_8212 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3077, i32"   --->   Operation 3914 'bitselect' 'tmp_8212' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 3915 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1867)   --->   "%xor_ln780_933 = xor i1 %tmp_8212, i1"   --->   Operation 3915 'xor' 'xor_ln780_933' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3916 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1867)   --->   "%and_ln780_933 = and i1 %Range2_all_ones_1005, i1 %xor_ln780_933"   --->   Operation 3916 'and' 'and_ln780_933' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3917 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1867)   --->   "%deleted_ones_957 = select i1 %carry_2012, i1 %and_ln780_933, i1 %Range1_all_ones_1029"   --->   Operation 3917 'select' 'deleted_ones_957' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 3918 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_933)   --->   "%and_ln781_933 = and i1 %carry_2012, i1 %Range1_all_ones_1029"   --->   Operation 3918 'and' 'and_ln781_933' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3919 [1/1] (0.00ns) (grouped into LUT with out node overflow_1029)   --->   "%xor_ln785_1963 = xor i1 %deleted_zeros_1005, i1"   --->   Operation 3919 'xor' 'xor_ln785_1963' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3920 [1/1] (0.00ns) (grouped into LUT with out node overflow_1029)   --->   "%or_ln785_1004 = or i1 %p_Result_9637, i1 %xor_ln785_1963"   --->   Operation 3920 'or' 'or_ln785_1004' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3921 [1/1] (0.00ns) (grouped into LUT with out node overflow_1029)   --->   "%xor_ln785_1964 = xor i1 %p_Result_9634, i1"   --->   Operation 3921 'xor' 'xor_ln785_1964' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3922 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1029 = and i1 %or_ln785_1004, i1 %xor_ln785_1964"   --->   Operation 3922 'and' 'overflow_1029' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3923 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1867 = and i1 %p_Result_9637, i1 %deleted_ones_957"   --->   Operation 3923 'and' 'and_ln786_1867' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3924 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_933)   --->   "%or_ln786_933 = or i1 %and_ln781_933, i1 %and_ln786_1867"   --->   Operation 3924 'or' 'or_ln786_933' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3925 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_933)   --->   "%xor_ln786_933 = xor i1 %or_ln786_933, i1"   --->   Operation 3925 'xor' 'xor_ln786_933' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3926 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_933)   --->   "%underflow_933 = and i1 %p_Result_9634, i1 %xor_ln786_933"   --->   Operation 3926 'and' 'underflow_933' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3927 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_957)   --->   "%select_ln384_1821 = select i1 %overflow_1029, i16, i16"   --->   Operation 3927 'select' 'select_ln384_1821' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 3928 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_933 = or i1 %overflow_1029, i1 %underflow_933"   --->   Operation 3928 'or' 'or_ln384_933' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3929 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_957 = select i1 %or_ln384_933, i16 %select_ln384_1821, i16 %p_Val2_3079"   --->   Operation 3929 'select' 'select_ln384_957' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 3930 [1/1] (0.00ns)   --->   "%output_addr_104 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3930 'getelementptr' 'output_addr_104' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 3931 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_957, i7 %output_addr_104"   --->   Operation 3931 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_25 : Operation 3932 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3082)   --->   "%p_Val2_3081 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_3080, i32, i32"   --->   Operation 3932 'partselect' 'p_Val2_3081' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 3933 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3082)   --->   "%p_Result_8896 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3080, i32"   --->   Operation 3933 'bitselect' 'p_Result_8896' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 3934 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3082)   --->   "%p_Result_9639 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3080, i32"   --->   Operation 3934 'bitselect' 'p_Result_9639' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 3935 [1/1] (0.00ns) (grouped into LUT with out node carry_2014)   --->   "%p_Result_9640 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3080, i32"   --->   Operation 3935 'bitselect' 'p_Result_9640' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 3936 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3082)   --->   "%or_ln412_1078 = or i1 %p_Result_8896, i1 %r_1006"   --->   Operation 3936 'or' 'or_ln412_1078' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3937 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3082)   --->   "%and_ln412_1078 = and i1 %or_ln412_1078, i1 %p_Result_9639"   --->   Operation 3937 'and' 'and_ln412_1078' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3938 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3082)   --->   "%zext_ln415_1078 = zext i1 %and_ln412_1078"   --->   Operation 3938 'zext' 'zext_ln415_1078' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 3939 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3082 = add i16 %zext_ln415_1078, i16 %p_Val2_3081"   --->   Operation 3939 'add' 'p_Val2_3082' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3940 [1/1] (0.00ns)   --->   "%p_Result_9641 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3082, i32"   --->   Operation 3940 'bitselect' 'p_Result_9641' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 3941 [1/1] (0.00ns) (grouped into LUT with out node carry_2014)   --->   "%xor_ln416_1006 = xor i1 %p_Result_9641, i1"   --->   Operation 3941 'xor' 'xor_ln416_1006' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3942 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2014 = and i1 %p_Result_9640, i1 %xor_ln416_1006"   --->   Operation 3942 'and' 'carry_2014' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3943 [1/1] (0.00ns) (grouped into LUT with out node overflow_1030)   --->   "%deleted_zeros_1006 = select i1 %carry_2014, i1 %Range1_all_ones_1030, i1 %Range1_all_zeros_934"   --->   Operation 3943 'select' 'deleted_zeros_1006' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 3944 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1869)   --->   "%tmp_8218 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3080, i32"   --->   Operation 3944 'bitselect' 'tmp_8218' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 3945 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1869)   --->   "%xor_ln780_934 = xor i1 %tmp_8218, i1"   --->   Operation 3945 'xor' 'xor_ln780_934' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3946 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1869)   --->   "%and_ln780_934 = and i1 %Range2_all_ones_1006, i1 %xor_ln780_934"   --->   Operation 3946 'and' 'and_ln780_934' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3947 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1869)   --->   "%deleted_ones_958 = select i1 %carry_2014, i1 %and_ln780_934, i1 %Range1_all_ones_1030"   --->   Operation 3947 'select' 'deleted_ones_958' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 3948 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_934)   --->   "%and_ln781_934 = and i1 %carry_2014, i1 %Range1_all_ones_1030"   --->   Operation 3948 'and' 'and_ln781_934' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3949 [1/1] (0.00ns) (grouped into LUT with out node overflow_1030)   --->   "%xor_ln785_1965 = xor i1 %deleted_zeros_1006, i1"   --->   Operation 3949 'xor' 'xor_ln785_1965' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3950 [1/1] (0.00ns) (grouped into LUT with out node overflow_1030)   --->   "%or_ln785_1005 = or i1 %p_Result_9641, i1 %xor_ln785_1965"   --->   Operation 3950 'or' 'or_ln785_1005' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3951 [1/1] (0.00ns) (grouped into LUT with out node overflow_1030)   --->   "%xor_ln785_1966 = xor i1 %p_Result_9638, i1"   --->   Operation 3951 'xor' 'xor_ln785_1966' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3952 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1030 = and i1 %or_ln785_1005, i1 %xor_ln785_1966"   --->   Operation 3952 'and' 'overflow_1030' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3953 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1869 = and i1 %p_Result_9641, i1 %deleted_ones_958"   --->   Operation 3953 'and' 'and_ln786_1869' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3954 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_934)   --->   "%or_ln786_934 = or i1 %and_ln781_934, i1 %and_ln786_1869"   --->   Operation 3954 'or' 'or_ln786_934' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3955 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_934)   --->   "%xor_ln786_934 = xor i1 %or_ln786_934, i1"   --->   Operation 3955 'xor' 'xor_ln786_934' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3956 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_934)   --->   "%underflow_934 = and i1 %p_Result_9638, i1 %xor_ln786_934"   --->   Operation 3956 'and' 'underflow_934' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3957 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_958)   --->   "%select_ln384_1822 = select i1 %overflow_1030, i16, i16"   --->   Operation 3957 'select' 'select_ln384_1822' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 3958 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_934 = or i1 %overflow_1030, i1 %underflow_934"   --->   Operation 3958 'or' 'or_ln384_934' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3959 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_958 = select i1 %or_ln384_934, i16 %select_ln384_1822, i16 %p_Val2_3082"   --->   Operation 3959 'select' 'select_ln384_958' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 3960 [1/1] (0.00ns)   --->   "%output_addr_105 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 3960 'getelementptr' 'output_addr_105' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 3961 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_958, i7 %output_addr_105"   --->   Operation 3961 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_25 : Operation 3962 [1/2] (1.15ns)   --->   "%inv_table_load_12 = load i10 %inv_table_addr_12"   --->   Operation 3962 'load' 'inv_table_load_12' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_25 : Operation 3963 [1/1] (0.00ns)   --->   "%zext_ln1116_12 = zext i11 %inv_table_load_12"   --->   Operation 3963 'zext' 'zext_ln1116_12' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 3964 [1/1] (0.00ns)   --->   "%sext_ln1118_162 = sext i16 %masked_kernel_V_84"   --->   Operation 3964 'sext' 'sext_ln1118_162' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 3965 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3097 = mul i27 %zext_ln1116_12, i27 %sext_ln1118_162"   --->   Operation 3965 'mul' 'p_Val2_3097' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 3966 [1/1] (0.00ns)   --->   "%p_Result_9658 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3097, i32"   --->   Operation 3966 'bitselect' 'p_Result_9658' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 3967 [1/1] (0.00ns)   --->   "%trunc_ln718_1010 = trunc i27 %p_Val2_3097"   --->   Operation 3967 'trunc' 'trunc_ln718_1010' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 3968 [1/1] (0.63ns)   --->   "%r_1010 = icmp_ne  i5 %trunc_ln718_1010, i5"   --->   Operation 3968 'icmp' 'r_1010' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3969 [1/1] (0.00ns)   --->   "%tmp_2045 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_3097, i32, i32"   --->   Operation 3969 'partselect' 'tmp_2045' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 3970 [1/1] (0.65ns)   --->   "%Range2_all_ones_1010 = icmp_eq  i4 %tmp_2045, i4"   --->   Operation 3970 'icmp' 'Range2_all_ones_1010' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3971 [1/1] (0.00ns)   --->   "%tmp_2046 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_3097, i32, i32"   --->   Operation 3971 'partselect' 'tmp_2046' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 3972 [1/1] (0.63ns)   --->   "%Range1_all_ones_1036 = icmp_eq  i5 %tmp_2046, i5"   --->   Operation 3972 'icmp' 'Range1_all_ones_1036' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3973 [1/1] (0.63ns)   --->   "%Range1_all_zeros_938 = icmp_eq  i5 %tmp_2046, i5"   --->   Operation 3973 'icmp' 'Range1_all_zeros_938' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3974 [1/1] (0.00ns)   --->   "%sext_ln1118_163 = sext i16 %masked_kernel_V_37"   --->   Operation 3974 'sext' 'sext_ln1118_163' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 3975 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3100 = mul i27 %zext_ln1116_12, i27 %sext_ln1118_163"   --->   Operation 3975 'mul' 'p_Val2_3100' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 3976 [1/1] (0.00ns)   --->   "%p_Result_9662 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3100, i32"   --->   Operation 3976 'bitselect' 'p_Result_9662' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 3977 [1/1] (0.00ns)   --->   "%trunc_ln718_1011 = trunc i27 %p_Val2_3100"   --->   Operation 3977 'trunc' 'trunc_ln718_1011' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 3978 [1/1] (0.63ns)   --->   "%r_1011 = icmp_ne  i5 %trunc_ln718_1011, i5"   --->   Operation 3978 'icmp' 'r_1011' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3979 [1/1] (0.00ns)   --->   "%tmp_2047 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_3100, i32, i32"   --->   Operation 3979 'partselect' 'tmp_2047' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 3980 [1/1] (0.65ns)   --->   "%Range2_all_ones_1011 = icmp_eq  i4 %tmp_2047, i4"   --->   Operation 3980 'icmp' 'Range2_all_ones_1011' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3981 [1/1] (0.00ns)   --->   "%tmp_2048 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_3100, i32, i32"   --->   Operation 3981 'partselect' 'tmp_2048' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 3982 [1/1] (0.63ns)   --->   "%Range1_all_ones_1037 = icmp_eq  i5 %tmp_2048, i5"   --->   Operation 3982 'icmp' 'Range1_all_ones_1037' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3983 [1/1] (0.63ns)   --->   "%Range1_all_zeros_939 = icmp_eq  i5 %tmp_2048, i5"   --->   Operation 3983 'icmp' 'Range1_all_zeros_939' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3984 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_98)   --->   "%xor_ln785_1988 = xor i1 %p_Result_9684, i1"   --->   Operation 3984 'xor' 'xor_ln785_1988' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3985 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_98)   --->   "%overflow_1043 = and i1 %p_Result_9685, i1 %xor_ln785_1988"   --->   Operation 3985 'and' 'overflow_1043' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3986 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_98)   --->   "%xor_ln340_27 = xor i1 %p_Result_9684, i1 %p_Result_9685"   --->   Operation 3986 'xor' 'xor_ln340_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3987 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_98)   --->   "%select_ln384_1835 = select i1 %overflow_1043, i16, i16"   --->   Operation 3987 'select' 'select_ln384_1835' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 3988 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_98 = select i1 %xor_ln340_27, i16 %select_ln384_1835, i16 %p_Val2_3119"   --->   Operation 3988 'select' 'select_ln340_98' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 3989 [1/1] (0.00ns)   --->   "%tmp_449 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %select_ln340_98, i32, i32"   --->   Operation 3989 'partselect' 'tmp_449' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 3990 [1/1] (0.00ns)   --->   "%sext_ln850_84 = sext i13 %tmp_449"   --->   Operation 3990 'sext' 'sext_ln850_84' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 3991 [1/1] (0.00ns) (grouped into LUT with out node index_254)   --->   "%tmp_8284 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln340_98, i32"   --->   Operation 3991 'bitselect' 'tmp_8284' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 3992 [1/1] (0.00ns)   --->   "%trunc_ln851_84 = trunc i16 %select_ln340_98"   --->   Operation 3992 'trunc' 'trunc_ln851_84' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 3993 [1/1] (0.00ns)   --->   "%p_Result_100 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln851_84, i7"   --->   Operation 3993 'bitconcatenate' 'p_Result_100' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 3994 [1/1] (0.60ns)   --->   "%icmp_ln851_84 = icmp_ne  i10 %p_Result_100, i10"   --->   Operation 3994 'icmp' 'icmp_ln851_84' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3995 [1/1] (0.75ns)   --->   "%add_ln695_84 = add i14, i14 %sext_ln850_84"   --->   Operation 3995 'add' 'add_ln695_84' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3996 [1/1] (0.00ns) (grouped into LUT with out node index_254)   --->   "%select_ln850_84 = select i1 %icmp_ln851_84, i14 %add_ln695_84, i14 %sext_ln850_84"   --->   Operation 3996 'select' 'select_ln850_84' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 3997 [1/1] (0.34ns) (out node of the LUT)   --->   "%index_254 = select i1 %tmp_8284, i14 %select_ln850_84, i14 %sext_ln850_84"   --->   Operation 3997 'select' 'index_254' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 3998 [1/1] (0.00ns)   --->   "%trunc_ln193_26 = trunc i14 %index_254" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 3998 'trunc' 'trunc_ln193_26' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 3999 [1/1] (0.00ns)   --->   "%tmp_8285 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %index_254, i32" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 3999 'bitselect' 'tmp_8285' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 4000 [1/1] (0.32ns)   --->   "%index_255 = select i1 %tmp_8285, i13, i13 %trunc_ln193_26" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 4000 'select' 'index_255' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 4001 [1/1] (0.00ns)   --->   "%trunc_ln193_27 = trunc i13 %index_255" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 4001 'trunc' 'trunc_ln193_27' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 4002 [1/1] (0.00ns)   --->   "%tmp_8286 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index_255, i32, i32" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 4002 'partselect' 'tmp_8286' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 4003 [1/1] (0.49ns)   --->   "%icmp_ln195_13 = icmp_ne  i3 %tmp_8286, i3" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 4003 'icmp' 'icmp_ln195_13' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4004 [1/1] (0.30ns)   --->   "%index_256 = select i1 %icmp_ln195_13, i10, i10 %trunc_ln193_27" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 4004 'select' 'index_256' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 4005 [1/1] (0.00ns)   --->   "%zext_ln196_13 = zext i10 %index_256" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 4005 'zext' 'zext_ln196_13' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 4006 [1/1] (0.00ns)   --->   "%inv_table_addr_13 = getelementptr i11 %inv_table, i64, i64 %zext_ln196_13" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 4006 'getelementptr' 'inv_table_addr_13' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 4007 [2/2] (1.15ns)   --->   "%inv_table_load_13 = load i10 %inv_table_addr_13"   --->   Operation 4007 'load' 'inv_table_load_13' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_25 : Operation 4008 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3131)   --->   "%p_Val2_3130 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_3129, i32, i32"   --->   Operation 4008 'partselect' 'p_Val2_3130' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 4009 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3131)   --->   "%p_Result_8969 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3129, i32"   --->   Operation 4009 'bitselect' 'p_Result_8969' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 4010 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3131)   --->   "%p_Result_9699 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3129, i32"   --->   Operation 4010 'bitselect' 'p_Result_9699' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 4011 [1/1] (0.00ns) (grouped into LUT with out node carry_2040)   --->   "%p_Result_9700 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3129, i32"   --->   Operation 4011 'bitselect' 'p_Result_9700' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 4012 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3131)   --->   "%or_ln412_1091 = or i1 %p_Result_8969, i1 %r_1019"   --->   Operation 4012 'or' 'or_ln412_1091' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4013 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3131)   --->   "%and_ln412_1091 = and i1 %or_ln412_1091, i1 %p_Result_9699"   --->   Operation 4013 'and' 'and_ln412_1091' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4014 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3131)   --->   "%zext_ln415_1091 = zext i1 %and_ln412_1091"   --->   Operation 4014 'zext' 'zext_ln415_1091' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 4015 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3131 = add i16 %zext_ln415_1091, i16 %p_Val2_3130"   --->   Operation 4015 'add' 'p_Val2_3131' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4016 [1/1] (0.00ns)   --->   "%p_Result_9701 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3131, i32"   --->   Operation 4016 'bitselect' 'p_Result_9701' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 4017 [1/1] (0.00ns) (grouped into LUT with out node carry_2040)   --->   "%xor_ln416_1019 = xor i1 %p_Result_9701, i1"   --->   Operation 4017 'xor' 'xor_ln416_1019' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4018 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2040 = and i1 %p_Result_9700, i1 %xor_ln416_1019"   --->   Operation 4018 'and' 'carry_2040' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4019 [1/1] (0.00ns) (grouped into LUT with out node overflow_1047)   --->   "%deleted_zeros_1019 = select i1 %carry_2040, i1 %Range1_all_ones_1047, i1 %Range1_all_zeros_947"   --->   Operation 4019 'select' 'deleted_zeros_1019' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 4020 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1895)   --->   "%tmp_8310 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3129, i32"   --->   Operation 4020 'bitselect' 'tmp_8310' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 4021 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1895)   --->   "%xor_ln780_947 = xor i1 %tmp_8310, i1"   --->   Operation 4021 'xor' 'xor_ln780_947' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4022 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1895)   --->   "%and_ln780_947 = and i1 %Range2_all_ones_1019, i1 %xor_ln780_947"   --->   Operation 4022 'and' 'and_ln780_947' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4023 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1895)   --->   "%deleted_ones_975 = select i1 %carry_2040, i1 %and_ln780_947, i1 %Range1_all_ones_1047"   --->   Operation 4023 'select' 'deleted_ones_975' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 4024 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_947)   --->   "%and_ln781_947 = and i1 %carry_2040, i1 %Range1_all_ones_1047"   --->   Operation 4024 'and' 'and_ln781_947' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4025 [1/1] (0.00ns) (grouped into LUT with out node overflow_1047)   --->   "%xor_ln785_1995 = xor i1 %deleted_zeros_1019, i1"   --->   Operation 4025 'xor' 'xor_ln785_1995' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4026 [1/1] (0.00ns) (grouped into LUT with out node overflow_1047)   --->   "%or_ln785_1018 = or i1 %p_Result_9701, i1 %xor_ln785_1995"   --->   Operation 4026 'or' 'or_ln785_1018' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4027 [1/1] (0.00ns) (grouped into LUT with out node overflow_1047)   --->   "%xor_ln785_1996 = xor i1 %p_Result_9698, i1"   --->   Operation 4027 'xor' 'xor_ln785_1996' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4028 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1047 = and i1 %or_ln785_1018, i1 %xor_ln785_1996"   --->   Operation 4028 'and' 'overflow_1047' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4029 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1895 = and i1 %p_Result_9701, i1 %deleted_ones_975"   --->   Operation 4029 'and' 'and_ln786_1895' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4030 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_947)   --->   "%or_ln786_947 = or i1 %and_ln781_947, i1 %and_ln786_1895"   --->   Operation 4030 'or' 'or_ln786_947' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4031 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_947)   --->   "%xor_ln786_947 = xor i1 %or_ln786_947, i1"   --->   Operation 4031 'xor' 'xor_ln786_947' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4032 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_947)   --->   "%underflow_947 = and i1 %p_Result_9698, i1 %xor_ln786_947"   --->   Operation 4032 'and' 'underflow_947' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4033 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_86)   --->   "%select_ln384_1839 = select i1 %overflow_1047, i16, i16"   --->   Operation 4033 'select' 'select_ln384_1839' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 4034 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_947 = or i1 %overflow_1047, i1 %underflow_947"   --->   Operation 4034 'or' 'or_ln384_947' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4035 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_86 = select i1 %or_ln384_947, i16 %select_ln384_1839, i16 %p_Val2_3131"   --->   Operation 4035 'select' 'masked_kernel_V_86' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 4036 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3135)   --->   "%p_Val2_3134 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_3133, i32, i32"   --->   Operation 4036 'partselect' 'p_Val2_3134' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 4037 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3135)   --->   "%p_Result_8974 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3133, i32"   --->   Operation 4037 'bitselect' 'p_Result_8974' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 4038 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3135)   --->   "%p_Result_9703 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3133, i32"   --->   Operation 4038 'bitselect' 'p_Result_9703' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 4039 [1/1] (0.00ns) (grouped into LUT with out node carry_2042)   --->   "%p_Result_9704 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3133, i32"   --->   Operation 4039 'bitselect' 'p_Result_9704' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 4040 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3135)   --->   "%or_ln412_1092 = or i1 %p_Result_8974, i1 %r_1020"   --->   Operation 4040 'or' 'or_ln412_1092' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4041 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3135)   --->   "%and_ln412_1092 = and i1 %or_ln412_1092, i1 %p_Result_9703"   --->   Operation 4041 'and' 'and_ln412_1092' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4042 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3135)   --->   "%zext_ln415_1092 = zext i1 %and_ln412_1092"   --->   Operation 4042 'zext' 'zext_ln415_1092' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 4043 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3135 = add i16 %zext_ln415_1092, i16 %p_Val2_3134"   --->   Operation 4043 'add' 'p_Val2_3135' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4044 [1/1] (0.00ns)   --->   "%p_Result_9705 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3135, i32"   --->   Operation 4044 'bitselect' 'p_Result_9705' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 4045 [1/1] (0.00ns) (grouped into LUT with out node carry_2042)   --->   "%xor_ln416_1020 = xor i1 %p_Result_9705, i1"   --->   Operation 4045 'xor' 'xor_ln416_1020' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4046 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2042 = and i1 %p_Result_9704, i1 %xor_ln416_1020"   --->   Operation 4046 'and' 'carry_2042' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4047 [1/1] (0.00ns) (grouped into LUT with out node overflow_1048)   --->   "%deleted_zeros_1020 = select i1 %carry_2042, i1 %Range1_all_ones_1048, i1 %Range1_all_zeros_948"   --->   Operation 4047 'select' 'deleted_zeros_1020' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 4048 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1897)   --->   "%tmp_8316 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3133, i32"   --->   Operation 4048 'bitselect' 'tmp_8316' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 4049 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1897)   --->   "%xor_ln780_948 = xor i1 %tmp_8316, i1"   --->   Operation 4049 'xor' 'xor_ln780_948' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4050 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1897)   --->   "%and_ln780_948 = and i1 %Range2_all_ones_1020, i1 %xor_ln780_948"   --->   Operation 4050 'and' 'and_ln780_948' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4051 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1897)   --->   "%deleted_ones_976 = select i1 %carry_2042, i1 %and_ln780_948, i1 %Range1_all_ones_1048"   --->   Operation 4051 'select' 'deleted_ones_976' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 4052 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_948)   --->   "%and_ln781_948 = and i1 %carry_2042, i1 %Range1_all_ones_1048"   --->   Operation 4052 'and' 'and_ln781_948' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4053 [1/1] (0.00ns) (grouped into LUT with out node overflow_1048)   --->   "%xor_ln785_1997 = xor i1 %deleted_zeros_1020, i1"   --->   Operation 4053 'xor' 'xor_ln785_1997' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4054 [1/1] (0.00ns) (grouped into LUT with out node overflow_1048)   --->   "%or_ln785_1019 = or i1 %p_Result_9705, i1 %xor_ln785_1997"   --->   Operation 4054 'or' 'or_ln785_1019' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4055 [1/1] (0.00ns) (grouped into LUT with out node overflow_1048)   --->   "%xor_ln785_1998 = xor i1 %p_Result_9702, i1"   --->   Operation 4055 'xor' 'xor_ln785_1998' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4056 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1048 = and i1 %or_ln785_1019, i1 %xor_ln785_1998"   --->   Operation 4056 'and' 'overflow_1048' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4057 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1897 = and i1 %p_Result_9705, i1 %deleted_ones_976"   --->   Operation 4057 'and' 'and_ln786_1897' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4058 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_948)   --->   "%or_ln786_948 = or i1 %and_ln781_948, i1 %and_ln786_1897"   --->   Operation 4058 'or' 'or_ln786_948' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4059 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_948)   --->   "%xor_ln786_948 = xor i1 %or_ln786_948, i1"   --->   Operation 4059 'xor' 'xor_ln786_948' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4060 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_948)   --->   "%underflow_948 = and i1 %p_Result_9702, i1 %xor_ln786_948"   --->   Operation 4060 'and' 'underflow_948' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4061 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_43)   --->   "%select_ln384_1840 = select i1 %overflow_1048, i16, i16"   --->   Operation 4061 'select' 'select_ln384_1840' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 4062 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_948 = or i1 %overflow_1048, i1 %underflow_948"   --->   Operation 4062 'or' 'or_ln384_948' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4063 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_43 = select i1 %or_ln384_948, i16 %select_ln384_1840, i16 %p_Val2_3135"   --->   Operation 4063 'select' 'masked_kernel_V_43' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 4064 [1/1] (0.00ns)   --->   "%sext_ln1118_175 = sext i27 %mul_ln1118_993"   --->   Operation 4064 'sext' 'sext_ln1118_175' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 4065 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3138 = mul i43 %sext_ln1118_161, i43 %sext_ln1118_175"   --->   Operation 4065 'mul' 'p_Val2_3138' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4066 [1/1] (0.00ns)   --->   "%p_Result_9708 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3138, i32"   --->   Operation 4066 'bitselect' 'p_Result_9708' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 4067 [1/1] (0.00ns)   --->   "%trunc_ln718_1021 = trunc i43 %p_Val2_3138"   --->   Operation 4067 'trunc' 'trunc_ln718_1021' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 4068 [1/1] (0.71ns)   --->   "%r_1021 = icmp_ne  i19 %trunc_ln718_1021, i19"   --->   Operation 4068 'icmp' 'r_1021' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4069 [1/1] (0.00ns)   --->   "%tmp_2067 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_3138, i32, i32"   --->   Operation 4069 'partselect' 'tmp_2067' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 4070 [1/1] (0.61ns)   --->   "%Range2_all_ones_1021 = icmp_eq  i6 %tmp_2067, i6"   --->   Operation 4070 'icmp' 'Range2_all_ones_1021' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4071 [1/1] (0.00ns)   --->   "%tmp_2068 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_3138, i32, i32"   --->   Operation 4071 'partselect' 'tmp_2068' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 4072 [1/1] (0.59ns)   --->   "%Range1_all_ones_1050 = icmp_eq  i7 %tmp_2068, i7"   --->   Operation 4072 'icmp' 'Range1_all_ones_1050' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4073 [1/1] (0.59ns)   --->   "%Range1_all_zeros_949 = icmp_eq  i7 %tmp_2068, i7"   --->   Operation 4073 'icmp' 'Range1_all_zeros_949' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4074 [1/1] (0.00ns)   --->   "%sext_ln1118_179 = sext i27 %mul_ln1118_998"   --->   Operation 4074 'sext' 'sext_ln1118_179' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 4075 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3152 = mul i43 %sext_ln1118_157, i43 %sext_ln1118_179"   --->   Operation 4075 'mul' 'p_Val2_3152' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4076 [1/1] (0.00ns)   --->   "%p_Result_9726 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3152, i32"   --->   Operation 4076 'bitselect' 'p_Result_9726' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 4077 [1/1] (0.00ns)   --->   "%trunc_ln718_1025 = trunc i43 %p_Val2_3152"   --->   Operation 4077 'trunc' 'trunc_ln718_1025' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 4078 [1/1] (0.71ns)   --->   "%r_1025 = icmp_ne  i19 %trunc_ln718_1025, i19"   --->   Operation 4078 'icmp' 'r_1025' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4079 [1/1] (0.00ns)   --->   "%tmp_2075 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_3152, i32, i32"   --->   Operation 4079 'partselect' 'tmp_2075' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 4080 [1/1] (0.61ns)   --->   "%Range2_all_ones_1025 = icmp_eq  i6 %tmp_2075, i6"   --->   Operation 4080 'icmp' 'Range2_all_ones_1025' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4081 [1/1] (0.00ns)   --->   "%tmp_2076 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_3152, i32, i32"   --->   Operation 4081 'partselect' 'tmp_2076' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 4082 [1/1] (0.59ns)   --->   "%Range1_all_ones_1055 = icmp_eq  i7 %tmp_2076, i7"   --->   Operation 4082 'icmp' 'Range1_all_ones_1055' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4083 [1/1] (0.59ns)   --->   "%Range1_all_zeros_953 = icmp_eq  i7 %tmp_2076, i7"   --->   Operation 4083 'icmp' 'Range1_all_zeros_953' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 4084 [1/2] (0.59ns)   --->   "%kernel_load_46 = load i7 %kernel_addr_46"   --->   Operation 4084 'load' 'kernel_load_46' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_25 : Operation 4085 [1/1] (0.00ns)   --->   "%zext_ln1118_46 = zext i11 %kernel_load_46"   --->   Operation 4085 'zext' 'zext_ln1118_46' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 4086 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_1000 = mul i27 %zext_ln1118_46, i27 %sext_ln1118_155"   --->   Operation 4086 'mul' 'mul_ln1118_1000' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4087 [1/2] (0.59ns)   --->   "%kernel_load_47 = load i7 %kernel_addr_47"   --->   Operation 4087 'load' 'kernel_load_47' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_25 : Operation 4088 [1/1] (0.00ns)   --->   "%zext_ln1118_47 = zext i11 %kernel_load_47"   --->   Operation 4088 'zext' 'zext_ln1118_47' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 4089 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_1002 = mul i27 %zext_ln1118_47, i27 %sext_ln1118_155"   --->   Operation 4089 'mul' 'mul_ln1118_1002' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 4090 [1/1] (0.00ns)   --->   "%kernel_addr_48 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 4090 'getelementptr' 'kernel_addr_48' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 4091 [2/2] (0.59ns)   --->   "%kernel_load_48 = load i7 %kernel_addr_48"   --->   Operation 4091 'load' 'kernel_load_48' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_25 : Operation 4092 [1/1] (0.00ns)   --->   "%kernel_addr_49 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 4092 'getelementptr' 'kernel_addr_49' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 4093 [2/2] (0.59ns)   --->   "%kernel_load_49 = load i7 %kernel_addr_49"   --->   Operation 4093 'load' 'kernel_load_49' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>

State 26 <SV = 25> <Delay = 4.34>
ST_26 : Operation 4094 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3099)   --->   "%p_Val2_3098 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_3097, i32, i32"   --->   Operation 4094 'partselect' 'p_Val2_3098' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4095 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3099)   --->   "%p_Result_8920 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3097, i32"   --->   Operation 4095 'bitselect' 'p_Result_8920' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4096 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3099)   --->   "%p_Result_9659 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3097, i32"   --->   Operation 4096 'bitselect' 'p_Result_9659' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4097 [1/1] (0.00ns) (grouped into LUT with out node carry_2022)   --->   "%p_Result_9660 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3097, i32"   --->   Operation 4097 'bitselect' 'p_Result_9660' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4098 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3099)   --->   "%or_ln412_1082 = or i1 %p_Result_8920, i1 %r_1010"   --->   Operation 4098 'or' 'or_ln412_1082' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4099 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3099)   --->   "%and_ln412_1082 = and i1 %or_ln412_1082, i1 %p_Result_9659"   --->   Operation 4099 'and' 'and_ln412_1082' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4100 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3099)   --->   "%zext_ln415_1082 = zext i1 %and_ln412_1082"   --->   Operation 4100 'zext' 'zext_ln415_1082' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4101 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3099 = add i16 %zext_ln415_1082, i16 %p_Val2_3098"   --->   Operation 4101 'add' 'p_Val2_3099' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4102 [1/1] (0.00ns)   --->   "%p_Result_9661 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3099, i32"   --->   Operation 4102 'bitselect' 'p_Result_9661' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4103 [1/1] (0.00ns) (grouped into LUT with out node carry_2022)   --->   "%xor_ln416_1010 = xor i1 %p_Result_9661, i1"   --->   Operation 4103 'xor' 'xor_ln416_1010' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4104 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2022 = and i1 %p_Result_9660, i1 %xor_ln416_1010"   --->   Operation 4104 'and' 'carry_2022' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4105 [1/1] (0.00ns) (grouped into LUT with out node overflow_1036)   --->   "%deleted_zeros_1010 = select i1 %carry_2022, i1 %Range1_all_ones_1036, i1 %Range1_all_zeros_938"   --->   Operation 4105 'select' 'deleted_zeros_1010' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4106 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1877)   --->   "%tmp_8249 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3097, i32"   --->   Operation 4106 'bitselect' 'tmp_8249' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4107 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1877)   --->   "%xor_ln780_938 = xor i1 %tmp_8249, i1"   --->   Operation 4107 'xor' 'xor_ln780_938' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4108 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1877)   --->   "%and_ln780_938 = and i1 %Range2_all_ones_1010, i1 %xor_ln780_938"   --->   Operation 4108 'and' 'and_ln780_938' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4109 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1877)   --->   "%deleted_ones_964 = select i1 %carry_2022, i1 %and_ln780_938, i1 %Range1_all_ones_1036"   --->   Operation 4109 'select' 'deleted_ones_964' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4110 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_938)   --->   "%and_ln781_938 = and i1 %carry_2022, i1 %Range1_all_ones_1036"   --->   Operation 4110 'and' 'and_ln781_938' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4111 [1/1] (0.00ns) (grouped into LUT with out node overflow_1036)   --->   "%xor_ln785_1975 = xor i1 %deleted_zeros_1010, i1"   --->   Operation 4111 'xor' 'xor_ln785_1975' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4112 [1/1] (0.00ns) (grouped into LUT with out node overflow_1036)   --->   "%or_ln785_1009 = or i1 %p_Result_9661, i1 %xor_ln785_1975"   --->   Operation 4112 'or' 'or_ln785_1009' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4113 [1/1] (0.00ns) (grouped into LUT with out node overflow_1036)   --->   "%xor_ln785_1976 = xor i1 %p_Result_9658, i1"   --->   Operation 4113 'xor' 'xor_ln785_1976' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4114 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1036 = and i1 %or_ln785_1009, i1 %xor_ln785_1976"   --->   Operation 4114 'and' 'overflow_1036' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4115 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1877 = and i1 %p_Result_9661, i1 %deleted_ones_964"   --->   Operation 4115 'and' 'and_ln786_1877' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4116 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_938)   --->   "%or_ln786_938 = or i1 %and_ln781_938, i1 %and_ln786_1877"   --->   Operation 4116 'or' 'or_ln786_938' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4117 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_938)   --->   "%xor_ln786_938 = xor i1 %or_ln786_938, i1"   --->   Operation 4117 'xor' 'xor_ln786_938' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4118 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_938)   --->   "%underflow_938 = and i1 %p_Result_9658, i1 %xor_ln786_938"   --->   Operation 4118 'and' 'underflow_938' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4119 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_964)   --->   "%select_ln384_1828 = select i1 %overflow_1036, i16, i16"   --->   Operation 4119 'select' 'select_ln384_1828' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4120 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_938 = or i1 %overflow_1036, i1 %underflow_938"   --->   Operation 4120 'or' 'or_ln384_938' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4121 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_964 = select i1 %or_ln384_938, i16 %select_ln384_1828, i16 %p_Val2_3099"   --->   Operation 4121 'select' 'select_ln384_964' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4122 [1/1] (0.00ns)   --->   "%output_addr_106 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4122 'getelementptr' 'output_addr_106' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4123 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_964, i7 %output_addr_106"   --->   Operation 4123 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_26 : Operation 4124 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3102)   --->   "%p_Val2_3101 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_3100, i32, i32"   --->   Operation 4124 'partselect' 'p_Val2_3101' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4125 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3102)   --->   "%p_Result_8925 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3100, i32"   --->   Operation 4125 'bitselect' 'p_Result_8925' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4126 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3102)   --->   "%p_Result_9663 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3100, i32"   --->   Operation 4126 'bitselect' 'p_Result_9663' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4127 [1/1] (0.00ns) (grouped into LUT with out node carry_2024)   --->   "%p_Result_9664 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3100, i32"   --->   Operation 4127 'bitselect' 'p_Result_9664' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4128 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3102)   --->   "%or_ln412_1083 = or i1 %p_Result_8925, i1 %r_1011"   --->   Operation 4128 'or' 'or_ln412_1083' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4129 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3102)   --->   "%and_ln412_1083 = and i1 %or_ln412_1083, i1 %p_Result_9663"   --->   Operation 4129 'and' 'and_ln412_1083' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4130 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3102)   --->   "%zext_ln415_1083 = zext i1 %and_ln412_1083"   --->   Operation 4130 'zext' 'zext_ln415_1083' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4131 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3102 = add i16 %zext_ln415_1083, i16 %p_Val2_3101"   --->   Operation 4131 'add' 'p_Val2_3102' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4132 [1/1] (0.00ns)   --->   "%p_Result_9665 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3102, i32"   --->   Operation 4132 'bitselect' 'p_Result_9665' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4133 [1/1] (0.00ns) (grouped into LUT with out node carry_2024)   --->   "%xor_ln416_1011 = xor i1 %p_Result_9665, i1"   --->   Operation 4133 'xor' 'xor_ln416_1011' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4134 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2024 = and i1 %p_Result_9664, i1 %xor_ln416_1011"   --->   Operation 4134 'and' 'carry_2024' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4135 [1/1] (0.00ns) (grouped into LUT with out node overflow_1037)   --->   "%deleted_zeros_1011 = select i1 %carry_2024, i1 %Range1_all_ones_1037, i1 %Range1_all_zeros_939"   --->   Operation 4135 'select' 'deleted_zeros_1011' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4136 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1879)   --->   "%tmp_8255 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3100, i32"   --->   Operation 4136 'bitselect' 'tmp_8255' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4137 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1879)   --->   "%xor_ln780_939 = xor i1 %tmp_8255, i1"   --->   Operation 4137 'xor' 'xor_ln780_939' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4138 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1879)   --->   "%and_ln780_939 = and i1 %Range2_all_ones_1011, i1 %xor_ln780_939"   --->   Operation 4138 'and' 'and_ln780_939' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4139 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1879)   --->   "%deleted_ones_965 = select i1 %carry_2024, i1 %and_ln780_939, i1 %Range1_all_ones_1037"   --->   Operation 4139 'select' 'deleted_ones_965' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4140 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_939)   --->   "%and_ln781_939 = and i1 %carry_2024, i1 %Range1_all_ones_1037"   --->   Operation 4140 'and' 'and_ln781_939' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4141 [1/1] (0.00ns) (grouped into LUT with out node overflow_1037)   --->   "%xor_ln785_1977 = xor i1 %deleted_zeros_1011, i1"   --->   Operation 4141 'xor' 'xor_ln785_1977' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4142 [1/1] (0.00ns) (grouped into LUT with out node overflow_1037)   --->   "%or_ln785_1010 = or i1 %p_Result_9665, i1 %xor_ln785_1977"   --->   Operation 4142 'or' 'or_ln785_1010' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4143 [1/1] (0.00ns) (grouped into LUT with out node overflow_1037)   --->   "%xor_ln785_1978 = xor i1 %p_Result_9662, i1"   --->   Operation 4143 'xor' 'xor_ln785_1978' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4144 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1037 = and i1 %or_ln785_1010, i1 %xor_ln785_1978"   --->   Operation 4144 'and' 'overflow_1037' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4145 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1879 = and i1 %p_Result_9665, i1 %deleted_ones_965"   --->   Operation 4145 'and' 'and_ln786_1879' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4146 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_939)   --->   "%or_ln786_939 = or i1 %and_ln781_939, i1 %and_ln786_1879"   --->   Operation 4146 'or' 'or_ln786_939' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4147 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_939)   --->   "%xor_ln786_939 = xor i1 %or_ln786_939, i1"   --->   Operation 4147 'xor' 'xor_ln786_939' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4148 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_939)   --->   "%underflow_939 = and i1 %p_Result_9662, i1 %xor_ln786_939"   --->   Operation 4148 'and' 'underflow_939' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4149 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_965)   --->   "%select_ln384_1829 = select i1 %overflow_1037, i16, i16"   --->   Operation 4149 'select' 'select_ln384_1829' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4150 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_939 = or i1 %overflow_1037, i1 %underflow_939"   --->   Operation 4150 'or' 'or_ln384_939' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4151 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_965 = select i1 %or_ln384_939, i16 %select_ln384_1829, i16 %p_Val2_3102"   --->   Operation 4151 'select' 'select_ln384_965' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4152 [1/1] (0.00ns)   --->   "%output_addr_107 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4152 'getelementptr' 'output_addr_107' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4153 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_965, i7 %output_addr_107"   --->   Operation 4153 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_26 : Operation 4154 [1/1] (0.00ns)   --->   "%sext_ln1118_164 = sext i16 %masked_kernel_V_38"   --->   Operation 4154 'sext' 'sext_ln1118_164' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4155 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3103 = mul i27 %zext_ln1116_12, i27 %sext_ln1118_164"   --->   Operation 4155 'mul' 'p_Val2_3103' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4156 [1/1] (0.00ns)   --->   "%p_Result_9666 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3103, i32"   --->   Operation 4156 'bitselect' 'p_Result_9666' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4157 [1/1] (0.00ns)   --->   "%trunc_ln718_1012 = trunc i27 %p_Val2_3103"   --->   Operation 4157 'trunc' 'trunc_ln718_1012' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4158 [1/1] (0.63ns)   --->   "%r_1012 = icmp_ne  i5 %trunc_ln718_1012, i5"   --->   Operation 4158 'icmp' 'r_1012' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4159 [1/1] (0.00ns)   --->   "%tmp_2049 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_3103, i32, i32"   --->   Operation 4159 'partselect' 'tmp_2049' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4160 [1/1] (0.65ns)   --->   "%Range2_all_ones_1012 = icmp_eq  i4 %tmp_2049, i4"   --->   Operation 4160 'icmp' 'Range2_all_ones_1012' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4161 [1/1] (0.00ns)   --->   "%tmp_2050 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_3103, i32, i32"   --->   Operation 4161 'partselect' 'tmp_2050' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4162 [1/1] (0.63ns)   --->   "%Range1_all_ones_1038 = icmp_eq  i5 %tmp_2050, i5"   --->   Operation 4162 'icmp' 'Range1_all_ones_1038' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4163 [1/1] (0.63ns)   --->   "%Range1_all_zeros_940 = icmp_eq  i5 %tmp_2050, i5"   --->   Operation 4163 'icmp' 'Range1_all_zeros_940' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4164 [1/2] (1.15ns)   --->   "%inv_table_load_13 = load i10 %inv_table_addr_13"   --->   Operation 4164 'load' 'inv_table_load_13' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_26 : Operation 4165 [1/1] (0.00ns)   --->   "%zext_ln1116_13 = zext i11 %inv_table_load_13"   --->   Operation 4165 'zext' 'zext_ln1116_13' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4166 [1/1] (0.00ns)   --->   "%sext_ln1118_169 = sext i16 %masked_kernel_V_85"   --->   Operation 4166 'sext' 'sext_ln1118_169' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4167 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3120 = mul i27 %zext_ln1116_13, i27 %sext_ln1118_169"   --->   Operation 4167 'mul' 'p_Val2_3120' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4168 [1/1] (0.00ns)   --->   "%p_Result_9686 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3120, i32"   --->   Operation 4168 'bitselect' 'p_Result_9686' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4169 [1/1] (0.00ns)   --->   "%trunc_ln718_1016 = trunc i27 %p_Val2_3120"   --->   Operation 4169 'trunc' 'trunc_ln718_1016' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4170 [1/1] (0.63ns)   --->   "%r_1016 = icmp_ne  i5 %trunc_ln718_1016, i5"   --->   Operation 4170 'icmp' 'r_1016' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4171 [1/1] (0.00ns)   --->   "%tmp_2057 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_3120, i32, i32"   --->   Operation 4171 'partselect' 'tmp_2057' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4172 [1/1] (0.65ns)   --->   "%Range2_all_ones_1016 = icmp_eq  i4 %tmp_2057, i4"   --->   Operation 4172 'icmp' 'Range2_all_ones_1016' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4173 [1/1] (0.00ns)   --->   "%tmp_2058 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_3120, i32, i32"   --->   Operation 4173 'partselect' 'tmp_2058' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4174 [1/1] (0.63ns)   --->   "%Range1_all_ones_1044 = icmp_eq  i5 %tmp_2058, i5"   --->   Operation 4174 'icmp' 'Range1_all_ones_1044' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4175 [1/1] (0.63ns)   --->   "%Range1_all_zeros_944 = icmp_eq  i5 %tmp_2058, i5"   --->   Operation 4175 'icmp' 'Range1_all_zeros_944' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4176 [1/1] (0.00ns)   --->   "%sext_ln703_775 = sext i16 %masked_kernel_V_86"   --->   Operation 4176 'sext' 'sext_ln703_775' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4177 [1/1] (0.00ns)   --->   "%sext_ln703_776 = sext i16 %masked_kernel_V_43"   --->   Operation 4177 'sext' 'sext_ln703_776' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4178 [1/1] (0.78ns)   --->   "%p_Val2_3136 = add i17 %sext_ln703_776, i17 %sext_ln703_775"   --->   Operation 4178 'add' 'p_Val2_3136' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4179 [1/1] (0.00ns)   --->   "%p_Result_9706 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %p_Val2_3136, i32"   --->   Operation 4179 'bitselect' 'p_Result_9706' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4180 [1/1] (0.78ns)   --->   "%p_Val2_3137 = add i16 %masked_kernel_V_86, i16 %masked_kernel_V_43"   --->   Operation 4180 'add' 'p_Val2_3137' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4181 [1/1] (0.00ns)   --->   "%p_Result_9707 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3137, i32"   --->   Operation 4181 'bitselect' 'p_Result_9707' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4182 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_99)   --->   "%xor_ln785_1999 = xor i1 %p_Result_9706, i1"   --->   Operation 4182 'xor' 'xor_ln785_1999' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4183 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_99)   --->   "%overflow_1049 = and i1 %p_Result_9707, i1 %xor_ln785_1999"   --->   Operation 4183 'and' 'overflow_1049' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4184 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_99)   --->   "%xor_ln340_28 = xor i1 %p_Result_9706, i1 %p_Result_9707"   --->   Operation 4184 'xor' 'xor_ln340_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4185 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_99)   --->   "%select_ln384_1841 = select i1 %overflow_1049, i16, i16"   --->   Operation 4185 'select' 'select_ln384_1841' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4186 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_99 = select i1 %xor_ln340_28, i16 %select_ln384_1841, i16 %p_Val2_3137"   --->   Operation 4186 'select' 'select_ln340_99' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4187 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3140)   --->   "%p_Val2_3139 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_3138, i32, i32"   --->   Operation 4187 'partselect' 'p_Val2_3139' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4188 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3140)   --->   "%p_Result_8981 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3138, i32"   --->   Operation 4188 'bitselect' 'p_Result_8981' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4189 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3140)   --->   "%p_Result_9709 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3138, i32"   --->   Operation 4189 'bitselect' 'p_Result_9709' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4190 [1/1] (0.00ns) (grouped into LUT with out node carry_2044)   --->   "%p_Result_9710 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3138, i32"   --->   Operation 4190 'bitselect' 'p_Result_9710' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4191 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3140)   --->   "%or_ln412_1093 = or i1 %p_Result_8981, i1 %r_1021"   --->   Operation 4191 'or' 'or_ln412_1093' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4192 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3140)   --->   "%and_ln412_1093 = and i1 %or_ln412_1093, i1 %p_Result_9709"   --->   Operation 4192 'and' 'and_ln412_1093' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4193 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3140)   --->   "%zext_ln415_1093 = zext i1 %and_ln412_1093"   --->   Operation 4193 'zext' 'zext_ln415_1093' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4194 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3140 = add i16 %zext_ln415_1093, i16 %p_Val2_3139"   --->   Operation 4194 'add' 'p_Val2_3140' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4195 [1/1] (0.00ns)   --->   "%p_Result_9711 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3140, i32"   --->   Operation 4195 'bitselect' 'p_Result_9711' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4196 [1/1] (0.00ns) (grouped into LUT with out node carry_2044)   --->   "%xor_ln416_1021 = xor i1 %p_Result_9711, i1"   --->   Operation 4196 'xor' 'xor_ln416_1021' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4197 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2044 = and i1 %p_Result_9710, i1 %xor_ln416_1021"   --->   Operation 4197 'and' 'carry_2044' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4198 [1/1] (0.00ns) (grouped into LUT with out node overflow_1050)   --->   "%deleted_zeros_1021 = select i1 %carry_2044, i1 %Range1_all_ones_1050, i1 %Range1_all_zeros_949"   --->   Operation 4198 'select' 'deleted_zeros_1021' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4199 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1899)   --->   "%tmp_8324 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3138, i32"   --->   Operation 4199 'bitselect' 'tmp_8324' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4200 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1899)   --->   "%xor_ln780_949 = xor i1 %tmp_8324, i1"   --->   Operation 4200 'xor' 'xor_ln780_949' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4201 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1899)   --->   "%and_ln780_949 = and i1 %Range2_all_ones_1021, i1 %xor_ln780_949"   --->   Operation 4201 'and' 'and_ln780_949' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4202 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1899)   --->   "%deleted_ones_978 = select i1 %carry_2044, i1 %and_ln780_949, i1 %Range1_all_ones_1050"   --->   Operation 4202 'select' 'deleted_ones_978' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4203 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_949)   --->   "%and_ln781_949 = and i1 %carry_2044, i1 %Range1_all_ones_1050"   --->   Operation 4203 'and' 'and_ln781_949' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4204 [1/1] (0.00ns) (grouped into LUT with out node overflow_1050)   --->   "%xor_ln785_2000 = xor i1 %deleted_zeros_1021, i1"   --->   Operation 4204 'xor' 'xor_ln785_2000' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4205 [1/1] (0.00ns) (grouped into LUT with out node overflow_1050)   --->   "%or_ln785_1020 = or i1 %p_Result_9711, i1 %xor_ln785_2000"   --->   Operation 4205 'or' 'or_ln785_1020' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4206 [1/1] (0.00ns) (grouped into LUT with out node overflow_1050)   --->   "%xor_ln785_2001 = xor i1 %p_Result_9708, i1"   --->   Operation 4206 'xor' 'xor_ln785_2001' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4207 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1050 = and i1 %or_ln785_1020, i1 %xor_ln785_2001"   --->   Operation 4207 'and' 'overflow_1050' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4208 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1899 = and i1 %p_Result_9711, i1 %deleted_ones_978"   --->   Operation 4208 'and' 'and_ln786_1899' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4209 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_949)   --->   "%or_ln786_949 = or i1 %and_ln781_949, i1 %and_ln786_1899"   --->   Operation 4209 'or' 'or_ln786_949' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4210 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_949)   --->   "%xor_ln786_949 = xor i1 %or_ln786_949, i1"   --->   Operation 4210 'xor' 'xor_ln786_949' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4211 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_949)   --->   "%underflow_949 = and i1 %p_Result_9708, i1 %xor_ln786_949"   --->   Operation 4211 'and' 'underflow_949' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4212 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_44)   --->   "%select_ln384_1842 = select i1 %overflow_1050, i16, i16"   --->   Operation 4212 'select' 'select_ln384_1842' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4213 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_949 = or i1 %overflow_1050, i1 %underflow_949"   --->   Operation 4213 'or' 'or_ln384_949' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4214 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_44 = select i1 %or_ln384_949, i16 %select_ln384_1842, i16 %p_Val2_3140"   --->   Operation 4214 'select' 'masked_kernel_V_44' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4215 [1/1] (0.00ns)   --->   "%sext_ln703_777 = sext i16 %select_ln340_99"   --->   Operation 4215 'sext' 'sext_ln703_777' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4216 [1/1] (0.00ns)   --->   "%sext_ln703_778 = sext i16 %masked_kernel_V_44"   --->   Operation 4216 'sext' 'sext_ln703_778' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4217 [1/1] (0.78ns)   --->   "%p_Val2_3141 = add i17 %sext_ln703_777, i17 %sext_ln703_778"   --->   Operation 4217 'add' 'p_Val2_3141' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4218 [1/1] (0.00ns)   --->   "%p_Result_9712 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %p_Val2_3141, i32"   --->   Operation 4218 'bitselect' 'p_Result_9712' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4219 [1/1] (0.78ns)   --->   "%p_Val2_3142 = add i16 %masked_kernel_V_44, i16 %select_ln340_99"   --->   Operation 4219 'add' 'p_Val2_3142' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4220 [1/1] (0.00ns)   --->   "%p_Result_9713 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3142, i32"   --->   Operation 4220 'bitselect' 'p_Result_9713' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4221 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_100)   --->   "%xor_ln785_2002 = xor i1 %p_Result_9712, i1"   --->   Operation 4221 'xor' 'xor_ln785_2002' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4222 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_100)   --->   "%overflow_1051 = and i1 %p_Result_9713, i1 %xor_ln785_2002"   --->   Operation 4222 'and' 'overflow_1051' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4223 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_100)   --->   "%xor_ln340_29 = xor i1 %p_Result_9712, i1 %p_Result_9713"   --->   Operation 4223 'xor' 'xor_ln340_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4224 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_100)   --->   "%select_ln384_1843 = select i1 %overflow_1051, i16, i16"   --->   Operation 4224 'select' 'select_ln384_1843' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4225 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_100 = select i1 %xor_ln340_29, i16 %select_ln384_1843, i16 %p_Val2_3142"   --->   Operation 4225 'select' 'select_ln340_100' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4226 [1/1] (0.00ns)   --->   "%tmp_451 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %select_ln340_100, i32, i32"   --->   Operation 4226 'partselect' 'tmp_451' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4227 [1/1] (0.00ns)   --->   "%sext_ln850_85 = sext i13 %tmp_451"   --->   Operation 4227 'sext' 'sext_ln850_85' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4228 [1/1] (0.00ns) (grouped into LUT with out node index_257)   --->   "%tmp_8327 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln340_100, i32"   --->   Operation 4228 'bitselect' 'tmp_8327' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4229 [1/1] (0.00ns)   --->   "%trunc_ln851_85 = trunc i16 %select_ln340_100"   --->   Operation 4229 'trunc' 'trunc_ln851_85' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4230 [1/1] (0.00ns)   --->   "%p_Result_101 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln851_85, i7"   --->   Operation 4230 'bitconcatenate' 'p_Result_101' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4231 [1/1] (0.60ns)   --->   "%icmp_ln851_85 = icmp_ne  i10 %p_Result_101, i10"   --->   Operation 4231 'icmp' 'icmp_ln851_85' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4232 [1/1] (0.75ns)   --->   "%add_ln695_85 = add i14, i14 %sext_ln850_85"   --->   Operation 4232 'add' 'add_ln695_85' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4233 [1/1] (0.00ns) (grouped into LUT with out node index_257)   --->   "%select_ln850_85 = select i1 %icmp_ln851_85, i14 %add_ln695_85, i14 %sext_ln850_85"   --->   Operation 4233 'select' 'select_ln850_85' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4234 [1/1] (0.34ns) (out node of the LUT)   --->   "%index_257 = select i1 %tmp_8327, i14 %select_ln850_85, i14 %sext_ln850_85"   --->   Operation 4234 'select' 'index_257' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4235 [1/1] (0.00ns)   --->   "%trunc_ln193_28 = trunc i14 %index_257" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 4235 'trunc' 'trunc_ln193_28' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4236 [1/1] (0.00ns)   --->   "%tmp_8328 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %index_257, i32" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 4236 'bitselect' 'tmp_8328' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4237 [1/1] (0.32ns)   --->   "%index_258 = select i1 %tmp_8328, i13, i13 %trunc_ln193_28" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 4237 'select' 'index_258' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4238 [1/1] (0.00ns)   --->   "%trunc_ln193_29 = trunc i13 %index_258" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 4238 'trunc' 'trunc_ln193_29' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4239 [1/1] (0.00ns)   --->   "%tmp_8329 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index_258, i32, i32" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 4239 'partselect' 'tmp_8329' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4240 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3154)   --->   "%p_Val2_3153 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_3152, i32, i32"   --->   Operation 4240 'partselect' 'p_Val2_3153' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4241 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3154)   --->   "%p_Result_9003 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3152, i32"   --->   Operation 4241 'bitselect' 'p_Result_9003' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4242 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3154)   --->   "%p_Result_9727 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3152, i32"   --->   Operation 4242 'bitselect' 'p_Result_9727' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4243 [1/1] (0.00ns) (grouped into LUT with out node carry_2052)   --->   "%p_Result_9728 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3152, i32"   --->   Operation 4243 'bitselect' 'p_Result_9728' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4244 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3154)   --->   "%or_ln412_1097 = or i1 %p_Result_9003, i1 %r_1025"   --->   Operation 4244 'or' 'or_ln412_1097' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4245 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3154)   --->   "%and_ln412_1097 = and i1 %or_ln412_1097, i1 %p_Result_9727"   --->   Operation 4245 'and' 'and_ln412_1097' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4246 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3154)   --->   "%zext_ln415_1097 = zext i1 %and_ln412_1097"   --->   Operation 4246 'zext' 'zext_ln415_1097' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4247 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3154 = add i16 %zext_ln415_1097, i16 %p_Val2_3153"   --->   Operation 4247 'add' 'p_Val2_3154' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4248 [1/1] (0.00ns)   --->   "%p_Result_9729 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3154, i32"   --->   Operation 4248 'bitselect' 'p_Result_9729' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4249 [1/1] (0.00ns) (grouped into LUT with out node carry_2052)   --->   "%xor_ln416_1025 = xor i1 %p_Result_9729, i1"   --->   Operation 4249 'xor' 'xor_ln416_1025' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4250 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2052 = and i1 %p_Result_9728, i1 %xor_ln416_1025"   --->   Operation 4250 'and' 'carry_2052' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4251 [1/1] (0.00ns) (grouped into LUT with out node overflow_1055)   --->   "%deleted_zeros_1025 = select i1 %carry_2052, i1 %Range1_all_ones_1055, i1 %Range1_all_zeros_953"   --->   Operation 4251 'select' 'deleted_zeros_1025' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4252 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1907)   --->   "%tmp_8353 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3152, i32"   --->   Operation 4252 'bitselect' 'tmp_8353' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4253 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1907)   --->   "%xor_ln780_953 = xor i1 %tmp_8353, i1"   --->   Operation 4253 'xor' 'xor_ln780_953' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4254 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1907)   --->   "%and_ln780_953 = and i1 %Range2_all_ones_1025, i1 %xor_ln780_953"   --->   Operation 4254 'and' 'and_ln780_953' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4255 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1907)   --->   "%deleted_ones_983 = select i1 %carry_2052, i1 %and_ln780_953, i1 %Range1_all_ones_1055"   --->   Operation 4255 'select' 'deleted_ones_983' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4256 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_953)   --->   "%and_ln781_953 = and i1 %carry_2052, i1 %Range1_all_ones_1055"   --->   Operation 4256 'and' 'and_ln781_953' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4257 [1/1] (0.00ns) (grouped into LUT with out node overflow_1055)   --->   "%xor_ln785_2009 = xor i1 %deleted_zeros_1025, i1"   --->   Operation 4257 'xor' 'xor_ln785_2009' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4258 [1/1] (0.00ns) (grouped into LUT with out node overflow_1055)   --->   "%or_ln785_1024 = or i1 %p_Result_9729, i1 %xor_ln785_2009"   --->   Operation 4258 'or' 'or_ln785_1024' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4259 [1/1] (0.00ns) (grouped into LUT with out node overflow_1055)   --->   "%xor_ln785_2010 = xor i1 %p_Result_9726, i1"   --->   Operation 4259 'xor' 'xor_ln785_2010' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4260 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1055 = and i1 %or_ln785_1024, i1 %xor_ln785_2010"   --->   Operation 4260 'and' 'overflow_1055' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4261 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1907 = and i1 %p_Result_9729, i1 %deleted_ones_983"   --->   Operation 4261 'and' 'and_ln786_1907' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4262 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_953)   --->   "%or_ln786_953 = or i1 %and_ln781_953, i1 %and_ln786_1907"   --->   Operation 4262 'or' 'or_ln786_953' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4263 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_953)   --->   "%xor_ln786_953 = xor i1 %or_ln786_953, i1"   --->   Operation 4263 'xor' 'xor_ln786_953' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4264 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_953)   --->   "%underflow_953 = and i1 %p_Result_9726, i1 %xor_ln786_953"   --->   Operation 4264 'and' 'underflow_953' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4265 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_87)   --->   "%select_ln384_1847 = select i1 %overflow_1055, i16, i16"   --->   Operation 4265 'select' 'select_ln384_1847' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4266 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_953 = or i1 %overflow_1055, i1 %underflow_953"   --->   Operation 4266 'or' 'or_ln384_953' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4267 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_87 = select i1 %or_ln384_953, i16 %select_ln384_1847, i16 %p_Val2_3154"   --->   Operation 4267 'select' 'masked_kernel_V_87' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 4268 [1/1] (0.00ns)   --->   "%sext_ln1118_180 = sext i27 %mul_ln1118_1000"   --->   Operation 4268 'sext' 'sext_ln1118_180' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4269 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3156 = mul i43 %sext_ln1118_159, i43 %sext_ln1118_180"   --->   Operation 4269 'mul' 'p_Val2_3156' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4270 [1/1] (0.00ns)   --->   "%p_Result_9730 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3156, i32"   --->   Operation 4270 'bitselect' 'p_Result_9730' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4271 [1/1] (0.00ns)   --->   "%trunc_ln718_1026 = trunc i43 %p_Val2_3156"   --->   Operation 4271 'trunc' 'trunc_ln718_1026' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4272 [1/1] (0.71ns)   --->   "%r_1026 = icmp_ne  i19 %trunc_ln718_1026, i19"   --->   Operation 4272 'icmp' 'r_1026' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4273 [1/1] (0.00ns)   --->   "%tmp_2077 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_3156, i32, i32"   --->   Operation 4273 'partselect' 'tmp_2077' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4274 [1/1] (0.61ns)   --->   "%Range2_all_ones_1026 = icmp_eq  i6 %tmp_2077, i6"   --->   Operation 4274 'icmp' 'Range2_all_ones_1026' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4275 [1/1] (0.00ns)   --->   "%tmp_2078 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_3156, i32, i32"   --->   Operation 4275 'partselect' 'tmp_2078' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4276 [1/1] (0.59ns)   --->   "%Range1_all_ones_1056 = icmp_eq  i7 %tmp_2078, i7"   --->   Operation 4276 'icmp' 'Range1_all_ones_1056' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4277 [1/1] (0.59ns)   --->   "%Range1_all_zeros_954 = icmp_eq  i7 %tmp_2078, i7"   --->   Operation 4277 'icmp' 'Range1_all_zeros_954' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4278 [1/1] (0.00ns)   --->   "%sext_ln1118_181 = sext i27 %mul_ln1118_1002"   --->   Operation 4278 'sext' 'sext_ln1118_181' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4279 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3161 = mul i43 %sext_ln1118_161, i43 %sext_ln1118_181"   --->   Operation 4279 'mul' 'p_Val2_3161' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4280 [1/1] (0.00ns)   --->   "%p_Result_9736 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3161, i32"   --->   Operation 4280 'bitselect' 'p_Result_9736' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4281 [1/1] (0.00ns)   --->   "%trunc_ln718_1027 = trunc i43 %p_Val2_3161"   --->   Operation 4281 'trunc' 'trunc_ln718_1027' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4282 [1/1] (0.71ns)   --->   "%r_1027 = icmp_ne  i19 %trunc_ln718_1027, i19"   --->   Operation 4282 'icmp' 'r_1027' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4283 [1/1] (0.00ns)   --->   "%tmp_2079 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_3161, i32, i32"   --->   Operation 4283 'partselect' 'tmp_2079' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4284 [1/1] (0.61ns)   --->   "%Range2_all_ones_1027 = icmp_eq  i6 %tmp_2079, i6"   --->   Operation 4284 'icmp' 'Range2_all_ones_1027' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4285 [1/1] (0.00ns)   --->   "%tmp_2080 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_3161, i32, i32"   --->   Operation 4285 'partselect' 'tmp_2080' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4286 [1/1] (0.59ns)   --->   "%Range1_all_ones_1058 = icmp_eq  i7 %tmp_2080, i7"   --->   Operation 4286 'icmp' 'Range1_all_ones_1058' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4287 [1/1] (0.59ns)   --->   "%Range1_all_zeros_955 = icmp_eq  i7 %tmp_2080, i7"   --->   Operation 4287 'icmp' 'Range1_all_zeros_955' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 4288 [1/2] (0.59ns)   --->   "%kernel_load_48 = load i7 %kernel_addr_48"   --->   Operation 4288 'load' 'kernel_load_48' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_26 : Operation 4289 [1/1] (0.00ns)   --->   "%zext_ln1118_48 = zext i11 %kernel_load_48"   --->   Operation 4289 'zext' 'zext_ln1118_48' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4290 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_1007 = mul i27 %zext_ln1118_48, i27 %sext_ln1118_165"   --->   Operation 4290 'mul' 'mul_ln1118_1007' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4291 [1/2] (0.59ns)   --->   "%kernel_load_49 = load i7 %kernel_addr_49"   --->   Operation 4291 'load' 'kernel_load_49' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_26 : Operation 4292 [1/1] (0.00ns)   --->   "%zext_ln1118_49 = zext i11 %kernel_load_49"   --->   Operation 4292 'zext' 'zext_ln1118_49' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4293 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_1009 = mul i27 %zext_ln1118_49, i27 %sext_ln1118_165"   --->   Operation 4293 'mul' 'mul_ln1118_1009' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 4294 [1/1] (0.00ns)   --->   "%kernel_addr_50 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 4294 'getelementptr' 'kernel_addr_50' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4295 [2/2] (0.59ns)   --->   "%kernel_load_50 = load i7 %kernel_addr_50"   --->   Operation 4295 'load' 'kernel_load_50' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_26 : Operation 4296 [1/1] (0.00ns)   --->   "%kernel_addr_51 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 4296 'getelementptr' 'kernel_addr_51' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 4297 [2/2] (0.59ns)   --->   "%kernel_load_51 = load i7 %kernel_addr_51"   --->   Operation 4297 'load' 'kernel_load_51' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>

State 27 <SV = 26> <Delay = 3.36>
ST_27 : Operation 4298 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3105)   --->   "%p_Val2_3104 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_3103, i32, i32"   --->   Operation 4298 'partselect' 'p_Val2_3104' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4299 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3105)   --->   "%p_Result_8930 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3103, i32"   --->   Operation 4299 'bitselect' 'p_Result_8930' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4300 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3105)   --->   "%p_Result_9667 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3103, i32"   --->   Operation 4300 'bitselect' 'p_Result_9667' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4301 [1/1] (0.00ns) (grouped into LUT with out node carry_2026)   --->   "%p_Result_9668 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3103, i32"   --->   Operation 4301 'bitselect' 'p_Result_9668' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4302 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3105)   --->   "%or_ln412_1084 = or i1 %p_Result_8930, i1 %r_1012"   --->   Operation 4302 'or' 'or_ln412_1084' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4303 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3105)   --->   "%and_ln412_1084 = and i1 %or_ln412_1084, i1 %p_Result_9667"   --->   Operation 4303 'and' 'and_ln412_1084' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4304 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3105)   --->   "%zext_ln415_1084 = zext i1 %and_ln412_1084"   --->   Operation 4304 'zext' 'zext_ln415_1084' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4305 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3105 = add i16 %zext_ln415_1084, i16 %p_Val2_3104"   --->   Operation 4305 'add' 'p_Val2_3105' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4306 [1/1] (0.00ns)   --->   "%p_Result_9669 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3105, i32"   --->   Operation 4306 'bitselect' 'p_Result_9669' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4307 [1/1] (0.00ns) (grouped into LUT with out node carry_2026)   --->   "%xor_ln416_1012 = xor i1 %p_Result_9669, i1"   --->   Operation 4307 'xor' 'xor_ln416_1012' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4308 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2026 = and i1 %p_Result_9668, i1 %xor_ln416_1012"   --->   Operation 4308 'and' 'carry_2026' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4309 [1/1] (0.00ns) (grouped into LUT with out node overflow_1038)   --->   "%deleted_zeros_1012 = select i1 %carry_2026, i1 %Range1_all_ones_1038, i1 %Range1_all_zeros_940"   --->   Operation 4309 'select' 'deleted_zeros_1012' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4310 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1881)   --->   "%tmp_8261 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3103, i32"   --->   Operation 4310 'bitselect' 'tmp_8261' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4311 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1881)   --->   "%xor_ln780_940 = xor i1 %tmp_8261, i1"   --->   Operation 4311 'xor' 'xor_ln780_940' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4312 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1881)   --->   "%and_ln780_940 = and i1 %Range2_all_ones_1012, i1 %xor_ln780_940"   --->   Operation 4312 'and' 'and_ln780_940' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4313 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1881)   --->   "%deleted_ones_966 = select i1 %carry_2026, i1 %and_ln780_940, i1 %Range1_all_ones_1038"   --->   Operation 4313 'select' 'deleted_ones_966' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4314 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_940)   --->   "%and_ln781_940 = and i1 %carry_2026, i1 %Range1_all_ones_1038"   --->   Operation 4314 'and' 'and_ln781_940' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4315 [1/1] (0.00ns) (grouped into LUT with out node overflow_1038)   --->   "%xor_ln785_1979 = xor i1 %deleted_zeros_1012, i1"   --->   Operation 4315 'xor' 'xor_ln785_1979' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4316 [1/1] (0.00ns) (grouped into LUT with out node overflow_1038)   --->   "%or_ln785_1011 = or i1 %p_Result_9669, i1 %xor_ln785_1979"   --->   Operation 4316 'or' 'or_ln785_1011' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4317 [1/1] (0.00ns) (grouped into LUT with out node overflow_1038)   --->   "%xor_ln785_1980 = xor i1 %p_Result_9666, i1"   --->   Operation 4317 'xor' 'xor_ln785_1980' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4318 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1038 = and i1 %or_ln785_1011, i1 %xor_ln785_1980"   --->   Operation 4318 'and' 'overflow_1038' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4319 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1881 = and i1 %p_Result_9669, i1 %deleted_ones_966"   --->   Operation 4319 'and' 'and_ln786_1881' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4320 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_940)   --->   "%or_ln786_940 = or i1 %and_ln781_940, i1 %and_ln786_1881"   --->   Operation 4320 'or' 'or_ln786_940' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4321 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_940)   --->   "%xor_ln786_940 = xor i1 %or_ln786_940, i1"   --->   Operation 4321 'xor' 'xor_ln786_940' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4322 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_940)   --->   "%underflow_940 = and i1 %p_Result_9666, i1 %xor_ln786_940"   --->   Operation 4322 'and' 'underflow_940' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4323 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_966)   --->   "%select_ln384_1830 = select i1 %overflow_1038, i16, i16"   --->   Operation 4323 'select' 'select_ln384_1830' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4324 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_940 = or i1 %overflow_1038, i1 %underflow_940"   --->   Operation 4324 'or' 'or_ln384_940' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4325 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_966 = select i1 %or_ln384_940, i16 %select_ln384_1830, i16 %p_Val2_3105"   --->   Operation 4325 'select' 'select_ln384_966' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4326 [1/1] (0.00ns)   --->   "%output_addr_108 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4326 'getelementptr' 'output_addr_108' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4327 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_966, i7 %output_addr_108"   --->   Operation 4327 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_27 : Operation 4328 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3122)   --->   "%p_Val2_3121 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_3120, i32, i32"   --->   Operation 4328 'partselect' 'p_Val2_3121' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4329 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3122)   --->   "%p_Result_8954 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3120, i32"   --->   Operation 4329 'bitselect' 'p_Result_8954' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4330 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3122)   --->   "%p_Result_9687 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3120, i32"   --->   Operation 4330 'bitselect' 'p_Result_9687' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4331 [1/1] (0.00ns) (grouped into LUT with out node carry_2034)   --->   "%p_Result_9688 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3120, i32"   --->   Operation 4331 'bitselect' 'p_Result_9688' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4332 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3122)   --->   "%or_ln412_1088 = or i1 %p_Result_8954, i1 %r_1016"   --->   Operation 4332 'or' 'or_ln412_1088' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4333 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3122)   --->   "%and_ln412_1088 = and i1 %or_ln412_1088, i1 %p_Result_9687"   --->   Operation 4333 'and' 'and_ln412_1088' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4334 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3122)   --->   "%zext_ln415_1088 = zext i1 %and_ln412_1088"   --->   Operation 4334 'zext' 'zext_ln415_1088' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4335 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3122 = add i16 %zext_ln415_1088, i16 %p_Val2_3121"   --->   Operation 4335 'add' 'p_Val2_3122' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4336 [1/1] (0.00ns)   --->   "%p_Result_9689 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3122, i32"   --->   Operation 4336 'bitselect' 'p_Result_9689' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4337 [1/1] (0.00ns) (grouped into LUT with out node carry_2034)   --->   "%xor_ln416_1016 = xor i1 %p_Result_9689, i1"   --->   Operation 4337 'xor' 'xor_ln416_1016' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4338 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2034 = and i1 %p_Result_9688, i1 %xor_ln416_1016"   --->   Operation 4338 'and' 'carry_2034' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4339 [1/1] (0.00ns) (grouped into LUT with out node overflow_1044)   --->   "%deleted_zeros_1016 = select i1 %carry_2034, i1 %Range1_all_ones_1044, i1 %Range1_all_zeros_944"   --->   Operation 4339 'select' 'deleted_zeros_1016' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4340 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1889)   --->   "%tmp_8292 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3120, i32"   --->   Operation 4340 'bitselect' 'tmp_8292' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4341 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1889)   --->   "%xor_ln780_944 = xor i1 %tmp_8292, i1"   --->   Operation 4341 'xor' 'xor_ln780_944' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4342 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1889)   --->   "%and_ln780_944 = and i1 %Range2_all_ones_1016, i1 %xor_ln780_944"   --->   Operation 4342 'and' 'and_ln780_944' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4343 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1889)   --->   "%deleted_ones_972 = select i1 %carry_2034, i1 %and_ln780_944, i1 %Range1_all_ones_1044"   --->   Operation 4343 'select' 'deleted_ones_972' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4344 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_944)   --->   "%and_ln781_944 = and i1 %carry_2034, i1 %Range1_all_ones_1044"   --->   Operation 4344 'and' 'and_ln781_944' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4345 [1/1] (0.00ns) (grouped into LUT with out node overflow_1044)   --->   "%xor_ln785_1989 = xor i1 %deleted_zeros_1016, i1"   --->   Operation 4345 'xor' 'xor_ln785_1989' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4346 [1/1] (0.00ns) (grouped into LUT with out node overflow_1044)   --->   "%or_ln785_1015 = or i1 %p_Result_9689, i1 %xor_ln785_1989"   --->   Operation 4346 'or' 'or_ln785_1015' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4347 [1/1] (0.00ns) (grouped into LUT with out node overflow_1044)   --->   "%xor_ln785_1990 = xor i1 %p_Result_9686, i1"   --->   Operation 4347 'xor' 'xor_ln785_1990' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4348 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1044 = and i1 %or_ln785_1015, i1 %xor_ln785_1990"   --->   Operation 4348 'and' 'overflow_1044' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4349 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1889 = and i1 %p_Result_9689, i1 %deleted_ones_972"   --->   Operation 4349 'and' 'and_ln786_1889' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4350 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_944)   --->   "%or_ln786_944 = or i1 %and_ln781_944, i1 %and_ln786_1889"   --->   Operation 4350 'or' 'or_ln786_944' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4351 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_944)   --->   "%xor_ln786_944 = xor i1 %or_ln786_944, i1"   --->   Operation 4351 'xor' 'xor_ln786_944' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4352 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_944)   --->   "%underflow_944 = and i1 %p_Result_9686, i1 %xor_ln786_944"   --->   Operation 4352 'and' 'underflow_944' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4353 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_972)   --->   "%select_ln384_1836 = select i1 %overflow_1044, i16, i16"   --->   Operation 4353 'select' 'select_ln384_1836' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4354 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_944 = or i1 %overflow_1044, i1 %underflow_944"   --->   Operation 4354 'or' 'or_ln384_944' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4355 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_972 = select i1 %or_ln384_944, i16 %select_ln384_1836, i16 %p_Val2_3122"   --->   Operation 4355 'select' 'select_ln384_972' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4356 [1/1] (0.00ns)   --->   "%output_addr_109 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4356 'getelementptr' 'output_addr_109' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4357 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_972, i7 %output_addr_109"   --->   Operation 4357 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_27 : Operation 4358 [1/1] (0.00ns)   --->   "%sext_ln1118_170 = sext i16 %masked_kernel_V_40"   --->   Operation 4358 'sext' 'sext_ln1118_170' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4359 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3123 = mul i27 %zext_ln1116_13, i27 %sext_ln1118_170"   --->   Operation 4359 'mul' 'p_Val2_3123' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 4360 [1/1] (0.00ns)   --->   "%p_Result_9690 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3123, i32"   --->   Operation 4360 'bitselect' 'p_Result_9690' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4361 [1/1] (0.00ns)   --->   "%trunc_ln718_1017 = trunc i27 %p_Val2_3123"   --->   Operation 4361 'trunc' 'trunc_ln718_1017' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4362 [1/1] (0.63ns)   --->   "%r_1017 = icmp_ne  i5 %trunc_ln718_1017, i5"   --->   Operation 4362 'icmp' 'r_1017' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4363 [1/1] (0.00ns)   --->   "%tmp_2059 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_3123, i32, i32"   --->   Operation 4363 'partselect' 'tmp_2059' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4364 [1/1] (0.65ns)   --->   "%Range2_all_ones_1017 = icmp_eq  i4 %tmp_2059, i4"   --->   Operation 4364 'icmp' 'Range2_all_ones_1017' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4365 [1/1] (0.00ns)   --->   "%tmp_2060 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_3123, i32, i32"   --->   Operation 4365 'partselect' 'tmp_2060' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4366 [1/1] (0.63ns)   --->   "%Range1_all_ones_1045 = icmp_eq  i5 %tmp_2060, i5"   --->   Operation 4366 'icmp' 'Range1_all_ones_1045' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4367 [1/1] (0.63ns)   --->   "%Range1_all_zeros_945 = icmp_eq  i5 %tmp_2060, i5"   --->   Operation 4367 'icmp' 'Range1_all_zeros_945' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4368 [1/1] (0.00ns)   --->   "%sext_ln1118_171 = sext i16 %masked_kernel_V_41"   --->   Operation 4368 'sext' 'sext_ln1118_171' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4369 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3126 = mul i27 %zext_ln1116_13, i27 %sext_ln1118_171"   --->   Operation 4369 'mul' 'p_Val2_3126' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 4370 [1/1] (0.00ns)   --->   "%p_Result_9694 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3126, i32"   --->   Operation 4370 'bitselect' 'p_Result_9694' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4371 [1/1] (0.00ns)   --->   "%trunc_ln718_1018 = trunc i27 %p_Val2_3126"   --->   Operation 4371 'trunc' 'trunc_ln718_1018' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4372 [1/1] (0.63ns)   --->   "%r_1018 = icmp_ne  i5 %trunc_ln718_1018, i5"   --->   Operation 4372 'icmp' 'r_1018' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4373 [1/1] (0.00ns)   --->   "%tmp_2061 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_3126, i32, i32"   --->   Operation 4373 'partselect' 'tmp_2061' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4374 [1/1] (0.65ns)   --->   "%Range2_all_ones_1018 = icmp_eq  i4 %tmp_2061, i4"   --->   Operation 4374 'icmp' 'Range2_all_ones_1018' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4375 [1/1] (0.00ns)   --->   "%tmp_2062 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_3126, i32, i32"   --->   Operation 4375 'partselect' 'tmp_2062' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4376 [1/1] (0.63ns)   --->   "%Range1_all_ones_1046 = icmp_eq  i5 %tmp_2062, i5"   --->   Operation 4376 'icmp' 'Range1_all_ones_1046' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4377 [1/1] (0.63ns)   --->   "%Range1_all_zeros_946 = icmp_eq  i5 %tmp_2062, i5"   --->   Operation 4377 'icmp' 'Range1_all_zeros_946' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4378 [1/1] (0.49ns)   --->   "%icmp_ln195_14 = icmp_ne  i3 %tmp_8329, i3" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 4378 'icmp' 'icmp_ln195_14' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4379 [1/1] (0.30ns)   --->   "%index_259 = select i1 %icmp_ln195_14, i10, i10 %trunc_ln193_29" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 4379 'select' 'index_259' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4380 [1/1] (0.00ns)   --->   "%zext_ln196_14 = zext i10 %index_259" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 4380 'zext' 'zext_ln196_14' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4381 [1/1] (0.00ns)   --->   "%inv_table_addr_14 = getelementptr i11 %inv_table, i64, i64 %zext_ln196_14" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 4381 'getelementptr' 'inv_table_addr_14' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4382 [2/2] (1.15ns)   --->   "%inv_table_load_14 = load i10 %inv_table_addr_14"   --->   Operation 4382 'load' 'inv_table_load_14' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_27 : Operation 4383 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3158)   --->   "%p_Val2_3157 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_3156, i32, i32"   --->   Operation 4383 'partselect' 'p_Val2_3157' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4384 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3158)   --->   "%p_Result_9008 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3156, i32"   --->   Operation 4384 'bitselect' 'p_Result_9008' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4385 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3158)   --->   "%p_Result_9731 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3156, i32"   --->   Operation 4385 'bitselect' 'p_Result_9731' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4386 [1/1] (0.00ns) (grouped into LUT with out node carry_2054)   --->   "%p_Result_9732 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3156, i32"   --->   Operation 4386 'bitselect' 'p_Result_9732' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4387 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3158)   --->   "%or_ln412_1098 = or i1 %p_Result_9008, i1 %r_1026"   --->   Operation 4387 'or' 'or_ln412_1098' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4388 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3158)   --->   "%and_ln412_1098 = and i1 %or_ln412_1098, i1 %p_Result_9731"   --->   Operation 4388 'and' 'and_ln412_1098' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4389 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3158)   --->   "%zext_ln415_1098 = zext i1 %and_ln412_1098"   --->   Operation 4389 'zext' 'zext_ln415_1098' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4390 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3158 = add i16 %zext_ln415_1098, i16 %p_Val2_3157"   --->   Operation 4390 'add' 'p_Val2_3158' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4391 [1/1] (0.00ns)   --->   "%p_Result_9733 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3158, i32"   --->   Operation 4391 'bitselect' 'p_Result_9733' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4392 [1/1] (0.00ns) (grouped into LUT with out node carry_2054)   --->   "%xor_ln416_1026 = xor i1 %p_Result_9733, i1"   --->   Operation 4392 'xor' 'xor_ln416_1026' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4393 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2054 = and i1 %p_Result_9732, i1 %xor_ln416_1026"   --->   Operation 4393 'and' 'carry_2054' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4394 [1/1] (0.00ns) (grouped into LUT with out node overflow_1056)   --->   "%deleted_zeros_1026 = select i1 %carry_2054, i1 %Range1_all_ones_1056, i1 %Range1_all_zeros_954"   --->   Operation 4394 'select' 'deleted_zeros_1026' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4395 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1909)   --->   "%tmp_8359 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3156, i32"   --->   Operation 4395 'bitselect' 'tmp_8359' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4396 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1909)   --->   "%xor_ln780_954 = xor i1 %tmp_8359, i1"   --->   Operation 4396 'xor' 'xor_ln780_954' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4397 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1909)   --->   "%and_ln780_954 = and i1 %Range2_all_ones_1026, i1 %xor_ln780_954"   --->   Operation 4397 'and' 'and_ln780_954' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4398 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1909)   --->   "%deleted_ones_984 = select i1 %carry_2054, i1 %and_ln780_954, i1 %Range1_all_ones_1056"   --->   Operation 4398 'select' 'deleted_ones_984' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4399 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_954)   --->   "%and_ln781_954 = and i1 %carry_2054, i1 %Range1_all_ones_1056"   --->   Operation 4399 'and' 'and_ln781_954' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4400 [1/1] (0.00ns) (grouped into LUT with out node overflow_1056)   --->   "%xor_ln785_2011 = xor i1 %deleted_zeros_1026, i1"   --->   Operation 4400 'xor' 'xor_ln785_2011' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4401 [1/1] (0.00ns) (grouped into LUT with out node overflow_1056)   --->   "%or_ln785_1025 = or i1 %p_Result_9733, i1 %xor_ln785_2011"   --->   Operation 4401 'or' 'or_ln785_1025' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4402 [1/1] (0.00ns) (grouped into LUT with out node overflow_1056)   --->   "%xor_ln785_2012 = xor i1 %p_Result_9730, i1"   --->   Operation 4402 'xor' 'xor_ln785_2012' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4403 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1056 = and i1 %or_ln785_1025, i1 %xor_ln785_2012"   --->   Operation 4403 'and' 'overflow_1056' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4404 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1909 = and i1 %p_Result_9733, i1 %deleted_ones_984"   --->   Operation 4404 'and' 'and_ln786_1909' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4405 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_954)   --->   "%or_ln786_954 = or i1 %and_ln781_954, i1 %and_ln786_1909"   --->   Operation 4405 'or' 'or_ln786_954' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4406 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_954)   --->   "%xor_ln786_954 = xor i1 %or_ln786_954, i1"   --->   Operation 4406 'xor' 'xor_ln786_954' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4407 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_954)   --->   "%underflow_954 = and i1 %p_Result_9730, i1 %xor_ln786_954"   --->   Operation 4407 'and' 'underflow_954' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4408 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_46)   --->   "%select_ln384_1848 = select i1 %overflow_1056, i16, i16"   --->   Operation 4408 'select' 'select_ln384_1848' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4409 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_954 = or i1 %overflow_1056, i1 %underflow_954"   --->   Operation 4409 'or' 'or_ln384_954' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4410 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_46 = select i1 %or_ln384_954, i16 %select_ln384_1848, i16 %p_Val2_3158"   --->   Operation 4410 'select' 'masked_kernel_V_46' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4411 [1/1] (0.00ns)   --->   "%sext_ln703_779 = sext i16 %masked_kernel_V_87"   --->   Operation 4411 'sext' 'sext_ln703_779' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4412 [1/1] (0.00ns)   --->   "%sext_ln703_780 = sext i16 %masked_kernel_V_46"   --->   Operation 4412 'sext' 'sext_ln703_780' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4413 [1/1] (0.78ns)   --->   "%p_Val2_3159 = add i17 %sext_ln703_780, i17 %sext_ln703_779"   --->   Operation 4413 'add' 'p_Val2_3159' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4414 [1/1] (0.00ns)   --->   "%p_Result_9734 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %p_Val2_3159, i32"   --->   Operation 4414 'bitselect' 'p_Result_9734' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4415 [1/1] (0.78ns)   --->   "%p_Val2_3160 = add i16 %masked_kernel_V_87, i16 %masked_kernel_V_46"   --->   Operation 4415 'add' 'p_Val2_3160' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4416 [1/1] (0.00ns)   --->   "%p_Result_9735 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3160, i32"   --->   Operation 4416 'bitselect' 'p_Result_9735' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4417 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_101)   --->   "%xor_ln785_2013 = xor i1 %p_Result_9734, i1"   --->   Operation 4417 'xor' 'xor_ln785_2013' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4418 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_101)   --->   "%overflow_1057 = and i1 %p_Result_9735, i1 %xor_ln785_2013"   --->   Operation 4418 'and' 'overflow_1057' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4419 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_101)   --->   "%xor_ln340_30 = xor i1 %p_Result_9734, i1 %p_Result_9735"   --->   Operation 4419 'xor' 'xor_ln340_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4420 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_101)   --->   "%select_ln384_1849 = select i1 %overflow_1057, i16, i16"   --->   Operation 4420 'select' 'select_ln384_1849' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4421 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_101 = select i1 %xor_ln340_30, i16 %select_ln384_1849, i16 %p_Val2_3160"   --->   Operation 4421 'select' 'select_ln340_101' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4422 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3163)   --->   "%p_Val2_3162 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_3161, i32, i32"   --->   Operation 4422 'partselect' 'p_Val2_3162' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4423 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3163)   --->   "%p_Result_9015 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3161, i32"   --->   Operation 4423 'bitselect' 'p_Result_9015' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4424 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3163)   --->   "%p_Result_9737 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3161, i32"   --->   Operation 4424 'bitselect' 'p_Result_9737' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4425 [1/1] (0.00ns) (grouped into LUT with out node carry_2056)   --->   "%p_Result_9738 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3161, i32"   --->   Operation 4425 'bitselect' 'p_Result_9738' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4426 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3163)   --->   "%or_ln412_1099 = or i1 %p_Result_9015, i1 %r_1027"   --->   Operation 4426 'or' 'or_ln412_1099' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4427 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3163)   --->   "%and_ln412_1099 = and i1 %or_ln412_1099, i1 %p_Result_9737"   --->   Operation 4427 'and' 'and_ln412_1099' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4428 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3163)   --->   "%zext_ln415_1099 = zext i1 %and_ln412_1099"   --->   Operation 4428 'zext' 'zext_ln415_1099' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4429 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3163 = add i16 %zext_ln415_1099, i16 %p_Val2_3162"   --->   Operation 4429 'add' 'p_Val2_3163' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4430 [1/1] (0.00ns)   --->   "%p_Result_9739 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3163, i32"   --->   Operation 4430 'bitselect' 'p_Result_9739' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4431 [1/1] (0.00ns) (grouped into LUT with out node carry_2056)   --->   "%xor_ln416_1027 = xor i1 %p_Result_9739, i1"   --->   Operation 4431 'xor' 'xor_ln416_1027' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4432 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2056 = and i1 %p_Result_9738, i1 %xor_ln416_1027"   --->   Operation 4432 'and' 'carry_2056' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4433 [1/1] (0.00ns) (grouped into LUT with out node overflow_1058)   --->   "%deleted_zeros_1027 = select i1 %carry_2056, i1 %Range1_all_ones_1058, i1 %Range1_all_zeros_955"   --->   Operation 4433 'select' 'deleted_zeros_1027' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4434 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1911)   --->   "%tmp_8367 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3161, i32"   --->   Operation 4434 'bitselect' 'tmp_8367' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4435 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1911)   --->   "%xor_ln780_955 = xor i1 %tmp_8367, i1"   --->   Operation 4435 'xor' 'xor_ln780_955' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4436 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1911)   --->   "%and_ln780_955 = and i1 %Range2_all_ones_1027, i1 %xor_ln780_955"   --->   Operation 4436 'and' 'and_ln780_955' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4437 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1911)   --->   "%deleted_ones_986 = select i1 %carry_2056, i1 %and_ln780_955, i1 %Range1_all_ones_1058"   --->   Operation 4437 'select' 'deleted_ones_986' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4438 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_955)   --->   "%and_ln781_955 = and i1 %carry_2056, i1 %Range1_all_ones_1058"   --->   Operation 4438 'and' 'and_ln781_955' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4439 [1/1] (0.00ns) (grouped into LUT with out node overflow_1058)   --->   "%xor_ln785_2014 = xor i1 %deleted_zeros_1027, i1"   --->   Operation 4439 'xor' 'xor_ln785_2014' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4440 [1/1] (0.00ns) (grouped into LUT with out node overflow_1058)   --->   "%or_ln785_1026 = or i1 %p_Result_9739, i1 %xor_ln785_2014"   --->   Operation 4440 'or' 'or_ln785_1026' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4441 [1/1] (0.00ns) (grouped into LUT with out node overflow_1058)   --->   "%xor_ln785_2015 = xor i1 %p_Result_9736, i1"   --->   Operation 4441 'xor' 'xor_ln785_2015' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4442 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1058 = and i1 %or_ln785_1026, i1 %xor_ln785_2015"   --->   Operation 4442 'and' 'overflow_1058' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4443 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1911 = and i1 %p_Result_9739, i1 %deleted_ones_986"   --->   Operation 4443 'and' 'and_ln786_1911' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4444 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_955)   --->   "%or_ln786_955 = or i1 %and_ln781_955, i1 %and_ln786_1911"   --->   Operation 4444 'or' 'or_ln786_955' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4445 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_955)   --->   "%xor_ln786_955 = xor i1 %or_ln786_955, i1"   --->   Operation 4445 'xor' 'xor_ln786_955' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4446 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_955)   --->   "%underflow_955 = and i1 %p_Result_9736, i1 %xor_ln786_955"   --->   Operation 4446 'and' 'underflow_955' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4447 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_47)   --->   "%select_ln384_1850 = select i1 %overflow_1058, i16, i16"   --->   Operation 4447 'select' 'select_ln384_1850' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4448 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_955 = or i1 %overflow_1058, i1 %underflow_955"   --->   Operation 4448 'or' 'or_ln384_955' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4449 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_47 = select i1 %or_ln384_955, i16 %select_ln384_1850, i16 %p_Val2_3163"   --->   Operation 4449 'select' 'masked_kernel_V_47' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 4450 [1/1] (0.00ns)   --->   "%sext_ln703_781 = sext i16 %select_ln340_101"   --->   Operation 4450 'sext' 'sext_ln703_781' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4451 [1/1] (0.00ns)   --->   "%sext_ln703_782 = sext i16 %masked_kernel_V_47"   --->   Operation 4451 'sext' 'sext_ln703_782' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4452 [1/1] (0.78ns)   --->   "%p_Val2_3164 = add i17 %sext_ln703_781, i17 %sext_ln703_782"   --->   Operation 4452 'add' 'p_Val2_3164' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4453 [1/1] (0.00ns)   --->   "%p_Result_9740 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %p_Val2_3164, i32"   --->   Operation 4453 'bitselect' 'p_Result_9740' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4454 [1/1] (0.78ns)   --->   "%p_Val2_3165 = add i16 %masked_kernel_V_47, i16 %select_ln340_101"   --->   Operation 4454 'add' 'p_Val2_3165' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4455 [1/1] (0.00ns)   --->   "%p_Result_9741 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3165, i32"   --->   Operation 4455 'bitselect' 'p_Result_9741' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4456 [1/1] (0.00ns)   --->   "%sext_ln1118_185 = sext i27 %mul_ln1118_1007"   --->   Operation 4456 'sext' 'sext_ln1118_185' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4457 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3175 = mul i43 %sext_ln1118_157, i43 %sext_ln1118_185"   --->   Operation 4457 'mul' 'p_Val2_3175' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 4458 [1/1] (0.00ns)   --->   "%p_Result_9754 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3175, i32"   --->   Operation 4458 'bitselect' 'p_Result_9754' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4459 [1/1] (0.00ns)   --->   "%trunc_ln718_1031 = trunc i43 %p_Val2_3175"   --->   Operation 4459 'trunc' 'trunc_ln718_1031' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4460 [1/1] (0.71ns)   --->   "%r_1031 = icmp_ne  i19 %trunc_ln718_1031, i19"   --->   Operation 4460 'icmp' 'r_1031' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4461 [1/1] (0.00ns)   --->   "%tmp_2087 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_3175, i32, i32"   --->   Operation 4461 'partselect' 'tmp_2087' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4462 [1/1] (0.61ns)   --->   "%Range2_all_ones_1031 = icmp_eq  i6 %tmp_2087, i6"   --->   Operation 4462 'icmp' 'Range2_all_ones_1031' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4463 [1/1] (0.00ns)   --->   "%tmp_2088 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_3175, i32, i32"   --->   Operation 4463 'partselect' 'tmp_2088' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4464 [1/1] (0.59ns)   --->   "%Range1_all_ones_1063 = icmp_eq  i7 %tmp_2088, i7"   --->   Operation 4464 'icmp' 'Range1_all_ones_1063' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4465 [1/1] (0.59ns)   --->   "%Range1_all_zeros_959 = icmp_eq  i7 %tmp_2088, i7"   --->   Operation 4465 'icmp' 'Range1_all_zeros_959' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4466 [1/1] (0.00ns)   --->   "%sext_ln1118_186 = sext i27 %mul_ln1118_1009"   --->   Operation 4466 'sext' 'sext_ln1118_186' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4467 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3179 = mul i43 %sext_ln1118_159, i43 %sext_ln1118_186"   --->   Operation 4467 'mul' 'p_Val2_3179' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 4468 [1/1] (0.00ns)   --->   "%p_Result_9758 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3179, i32"   --->   Operation 4468 'bitselect' 'p_Result_9758' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4469 [1/1] (0.00ns)   --->   "%trunc_ln718_1032 = trunc i43 %p_Val2_3179"   --->   Operation 4469 'trunc' 'trunc_ln718_1032' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4470 [1/1] (0.71ns)   --->   "%r_1032 = icmp_ne  i19 %trunc_ln718_1032, i19"   --->   Operation 4470 'icmp' 'r_1032' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4471 [1/1] (0.00ns)   --->   "%tmp_2089 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_3179, i32, i32"   --->   Operation 4471 'partselect' 'tmp_2089' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4472 [1/1] (0.61ns)   --->   "%Range2_all_ones_1032 = icmp_eq  i6 %tmp_2089, i6"   --->   Operation 4472 'icmp' 'Range2_all_ones_1032' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4473 [1/1] (0.00ns)   --->   "%tmp_2090 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_3179, i32, i32"   --->   Operation 4473 'partselect' 'tmp_2090' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4474 [1/1] (0.59ns)   --->   "%Range1_all_ones_1064 = icmp_eq  i7 %tmp_2090, i7"   --->   Operation 4474 'icmp' 'Range1_all_ones_1064' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4475 [1/1] (0.59ns)   --->   "%Range1_all_zeros_960 = icmp_eq  i7 %tmp_2090, i7"   --->   Operation 4475 'icmp' 'Range1_all_zeros_960' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 4476 [1/2] (0.59ns)   --->   "%kernel_load_50 = load i7 %kernel_addr_50"   --->   Operation 4476 'load' 'kernel_load_50' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_27 : Operation 4477 [1/1] (0.00ns)   --->   "%zext_ln1118_50 = zext i11 %kernel_load_50"   --->   Operation 4477 'zext' 'zext_ln1118_50' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4478 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_1011 = mul i27 %zext_ln1118_50, i27 %sext_ln1118_165"   --->   Operation 4478 'mul' 'mul_ln1118_1011' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 4479 [1/2] (0.59ns)   --->   "%kernel_load_51 = load i7 %kernel_addr_51"   --->   Operation 4479 'load' 'kernel_load_51' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_27 : Operation 4480 [1/1] (0.00ns)   --->   "%zext_ln1118_51 = zext i11 %kernel_load_51"   --->   Operation 4480 'zext' 'zext_ln1118_51' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4481 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_1016 = mul i27 %zext_ln1118_51, i27 %sext_ln1118_172"   --->   Operation 4481 'mul' 'mul_ln1118_1016' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 4482 [1/1] (0.00ns)   --->   "%kernel_addr_52 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 4482 'getelementptr' 'kernel_addr_52' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4483 [2/2] (0.59ns)   --->   "%kernel_load_52 = load i7 %kernel_addr_52"   --->   Operation 4483 'load' 'kernel_load_52' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_27 : Operation 4484 [1/1] (0.00ns)   --->   "%kernel_addr_53 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 4484 'getelementptr' 'kernel_addr_53' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 4485 [2/2] (0.59ns)   --->   "%kernel_load_53 = load i7 %kernel_addr_53"   --->   Operation 4485 'load' 'kernel_load_53' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>

State 28 <SV = 27> <Delay = 4.34>
ST_28 : Operation 4486 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3125)   --->   "%p_Val2_3124 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_3123, i32, i32"   --->   Operation 4486 'partselect' 'p_Val2_3124' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4487 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3125)   --->   "%p_Result_8959 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3123, i32"   --->   Operation 4487 'bitselect' 'p_Result_8959' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4488 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3125)   --->   "%p_Result_9691 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3123, i32"   --->   Operation 4488 'bitselect' 'p_Result_9691' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4489 [1/1] (0.00ns) (grouped into LUT with out node carry_2036)   --->   "%p_Result_9692 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3123, i32"   --->   Operation 4489 'bitselect' 'p_Result_9692' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4490 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3125)   --->   "%or_ln412_1089 = or i1 %p_Result_8959, i1 %r_1017"   --->   Operation 4490 'or' 'or_ln412_1089' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4491 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3125)   --->   "%and_ln412_1089 = and i1 %or_ln412_1089, i1 %p_Result_9691"   --->   Operation 4491 'and' 'and_ln412_1089' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4492 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3125)   --->   "%zext_ln415_1089 = zext i1 %and_ln412_1089"   --->   Operation 4492 'zext' 'zext_ln415_1089' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4493 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3125 = add i16 %zext_ln415_1089, i16 %p_Val2_3124"   --->   Operation 4493 'add' 'p_Val2_3125' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4494 [1/1] (0.00ns)   --->   "%p_Result_9693 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3125, i32"   --->   Operation 4494 'bitselect' 'p_Result_9693' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4495 [1/1] (0.00ns) (grouped into LUT with out node carry_2036)   --->   "%xor_ln416_1017 = xor i1 %p_Result_9693, i1"   --->   Operation 4495 'xor' 'xor_ln416_1017' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4496 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2036 = and i1 %p_Result_9692, i1 %xor_ln416_1017"   --->   Operation 4496 'and' 'carry_2036' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4497 [1/1] (0.00ns) (grouped into LUT with out node overflow_1045)   --->   "%deleted_zeros_1017 = select i1 %carry_2036, i1 %Range1_all_ones_1045, i1 %Range1_all_zeros_945"   --->   Operation 4497 'select' 'deleted_zeros_1017' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 4498 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1891)   --->   "%tmp_8298 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3123, i32"   --->   Operation 4498 'bitselect' 'tmp_8298' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4499 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1891)   --->   "%xor_ln780_945 = xor i1 %tmp_8298, i1"   --->   Operation 4499 'xor' 'xor_ln780_945' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4500 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1891)   --->   "%and_ln780_945 = and i1 %Range2_all_ones_1017, i1 %xor_ln780_945"   --->   Operation 4500 'and' 'and_ln780_945' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4501 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1891)   --->   "%deleted_ones_973 = select i1 %carry_2036, i1 %and_ln780_945, i1 %Range1_all_ones_1045"   --->   Operation 4501 'select' 'deleted_ones_973' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 4502 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_945)   --->   "%and_ln781_945 = and i1 %carry_2036, i1 %Range1_all_ones_1045"   --->   Operation 4502 'and' 'and_ln781_945' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4503 [1/1] (0.00ns) (grouped into LUT with out node overflow_1045)   --->   "%xor_ln785_1991 = xor i1 %deleted_zeros_1017, i1"   --->   Operation 4503 'xor' 'xor_ln785_1991' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4504 [1/1] (0.00ns) (grouped into LUT with out node overflow_1045)   --->   "%or_ln785_1016 = or i1 %p_Result_9693, i1 %xor_ln785_1991"   --->   Operation 4504 'or' 'or_ln785_1016' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4505 [1/1] (0.00ns) (grouped into LUT with out node overflow_1045)   --->   "%xor_ln785_1992 = xor i1 %p_Result_9690, i1"   --->   Operation 4505 'xor' 'xor_ln785_1992' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4506 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1045 = and i1 %or_ln785_1016, i1 %xor_ln785_1992"   --->   Operation 4506 'and' 'overflow_1045' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4507 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1891 = and i1 %p_Result_9693, i1 %deleted_ones_973"   --->   Operation 4507 'and' 'and_ln786_1891' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4508 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_945)   --->   "%or_ln786_945 = or i1 %and_ln781_945, i1 %and_ln786_1891"   --->   Operation 4508 'or' 'or_ln786_945' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4509 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_945)   --->   "%xor_ln786_945 = xor i1 %or_ln786_945, i1"   --->   Operation 4509 'xor' 'xor_ln786_945' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4510 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_945)   --->   "%underflow_945 = and i1 %p_Result_9690, i1 %xor_ln786_945"   --->   Operation 4510 'and' 'underflow_945' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4511 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_973)   --->   "%select_ln384_1837 = select i1 %overflow_1045, i16, i16"   --->   Operation 4511 'select' 'select_ln384_1837' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 4512 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_945 = or i1 %overflow_1045, i1 %underflow_945"   --->   Operation 4512 'or' 'or_ln384_945' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4513 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_973 = select i1 %or_ln384_945, i16 %select_ln384_1837, i16 %p_Val2_3125"   --->   Operation 4513 'select' 'select_ln384_973' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 4514 [1/1] (0.00ns)   --->   "%output_addr_110 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4514 'getelementptr' 'output_addr_110' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4515 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_973, i7 %output_addr_110"   --->   Operation 4515 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_28 : Operation 4516 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3128)   --->   "%p_Val2_3127 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_3126, i32, i32"   --->   Operation 4516 'partselect' 'p_Val2_3127' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4517 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3128)   --->   "%p_Result_8964 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3126, i32"   --->   Operation 4517 'bitselect' 'p_Result_8964' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4518 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3128)   --->   "%p_Result_9695 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3126, i32"   --->   Operation 4518 'bitselect' 'p_Result_9695' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4519 [1/1] (0.00ns) (grouped into LUT with out node carry_2038)   --->   "%p_Result_9696 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3126, i32"   --->   Operation 4519 'bitselect' 'p_Result_9696' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4520 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3128)   --->   "%or_ln412_1090 = or i1 %p_Result_8964, i1 %r_1018"   --->   Operation 4520 'or' 'or_ln412_1090' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4521 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3128)   --->   "%and_ln412_1090 = and i1 %or_ln412_1090, i1 %p_Result_9695"   --->   Operation 4521 'and' 'and_ln412_1090' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4522 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3128)   --->   "%zext_ln415_1090 = zext i1 %and_ln412_1090"   --->   Operation 4522 'zext' 'zext_ln415_1090' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4523 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3128 = add i16 %zext_ln415_1090, i16 %p_Val2_3127"   --->   Operation 4523 'add' 'p_Val2_3128' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4524 [1/1] (0.00ns)   --->   "%p_Result_9697 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3128, i32"   --->   Operation 4524 'bitselect' 'p_Result_9697' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4525 [1/1] (0.00ns) (grouped into LUT with out node carry_2038)   --->   "%xor_ln416_1018 = xor i1 %p_Result_9697, i1"   --->   Operation 4525 'xor' 'xor_ln416_1018' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4526 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2038 = and i1 %p_Result_9696, i1 %xor_ln416_1018"   --->   Operation 4526 'and' 'carry_2038' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4527 [1/1] (0.00ns) (grouped into LUT with out node overflow_1046)   --->   "%deleted_zeros_1018 = select i1 %carry_2038, i1 %Range1_all_ones_1046, i1 %Range1_all_zeros_946"   --->   Operation 4527 'select' 'deleted_zeros_1018' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 4528 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1893)   --->   "%tmp_8304 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3126, i32"   --->   Operation 4528 'bitselect' 'tmp_8304' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4529 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1893)   --->   "%xor_ln780_946 = xor i1 %tmp_8304, i1"   --->   Operation 4529 'xor' 'xor_ln780_946' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4530 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1893)   --->   "%and_ln780_946 = and i1 %Range2_all_ones_1018, i1 %xor_ln780_946"   --->   Operation 4530 'and' 'and_ln780_946' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4531 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1893)   --->   "%deleted_ones_974 = select i1 %carry_2038, i1 %and_ln780_946, i1 %Range1_all_ones_1046"   --->   Operation 4531 'select' 'deleted_ones_974' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 4532 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_946)   --->   "%and_ln781_946 = and i1 %carry_2038, i1 %Range1_all_ones_1046"   --->   Operation 4532 'and' 'and_ln781_946' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4533 [1/1] (0.00ns) (grouped into LUT with out node overflow_1046)   --->   "%xor_ln785_1993 = xor i1 %deleted_zeros_1018, i1"   --->   Operation 4533 'xor' 'xor_ln785_1993' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4534 [1/1] (0.00ns) (grouped into LUT with out node overflow_1046)   --->   "%or_ln785_1017 = or i1 %p_Result_9697, i1 %xor_ln785_1993"   --->   Operation 4534 'or' 'or_ln785_1017' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4535 [1/1] (0.00ns) (grouped into LUT with out node overflow_1046)   --->   "%xor_ln785_1994 = xor i1 %p_Result_9694, i1"   --->   Operation 4535 'xor' 'xor_ln785_1994' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4536 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1046 = and i1 %or_ln785_1017, i1 %xor_ln785_1994"   --->   Operation 4536 'and' 'overflow_1046' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4537 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1893 = and i1 %p_Result_9697, i1 %deleted_ones_974"   --->   Operation 4537 'and' 'and_ln786_1893' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4538 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_946)   --->   "%or_ln786_946 = or i1 %and_ln781_946, i1 %and_ln786_1893"   --->   Operation 4538 'or' 'or_ln786_946' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4539 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_946)   --->   "%xor_ln786_946 = xor i1 %or_ln786_946, i1"   --->   Operation 4539 'xor' 'xor_ln786_946' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4540 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_946)   --->   "%underflow_946 = and i1 %p_Result_9694, i1 %xor_ln786_946"   --->   Operation 4540 'and' 'underflow_946' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4541 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_974)   --->   "%select_ln384_1838 = select i1 %overflow_1046, i16, i16"   --->   Operation 4541 'select' 'select_ln384_1838' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 4542 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_946 = or i1 %overflow_1046, i1 %underflow_946"   --->   Operation 4542 'or' 'or_ln384_946' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4543 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_974 = select i1 %or_ln384_946, i16 %select_ln384_1838, i16 %p_Val2_3128"   --->   Operation 4543 'select' 'select_ln384_974' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 4544 [1/1] (0.00ns)   --->   "%output_addr_111 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4544 'getelementptr' 'output_addr_111' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4545 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_974, i7 %output_addr_111"   --->   Operation 4545 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_28 : Operation 4546 [1/2] (1.15ns)   --->   "%inv_table_load_14 = load i10 %inv_table_addr_14"   --->   Operation 4546 'load' 'inv_table_load_14' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_28 : Operation 4547 [1/1] (0.00ns)   --->   "%zext_ln1116_14 = zext i11 %inv_table_load_14"   --->   Operation 4547 'zext' 'zext_ln1116_14' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4548 [1/1] (0.00ns)   --->   "%sext_ln1118_176 = sext i16 %masked_kernel_V_86"   --->   Operation 4548 'sext' 'sext_ln1118_176' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4549 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3143 = mul i27 %zext_ln1116_14, i27 %sext_ln1118_176"   --->   Operation 4549 'mul' 'p_Val2_3143' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4550 [1/1] (0.00ns)   --->   "%p_Result_9714 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3143, i32"   --->   Operation 4550 'bitselect' 'p_Result_9714' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4551 [1/1] (0.00ns)   --->   "%trunc_ln718_1022 = trunc i27 %p_Val2_3143"   --->   Operation 4551 'trunc' 'trunc_ln718_1022' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4552 [1/1] (0.63ns)   --->   "%r_1022 = icmp_ne  i5 %trunc_ln718_1022, i5"   --->   Operation 4552 'icmp' 'r_1022' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4553 [1/1] (0.00ns)   --->   "%tmp_2069 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_3143, i32, i32"   --->   Operation 4553 'partselect' 'tmp_2069' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4554 [1/1] (0.65ns)   --->   "%Range2_all_ones_1022 = icmp_eq  i4 %tmp_2069, i4"   --->   Operation 4554 'icmp' 'Range2_all_ones_1022' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4555 [1/1] (0.00ns)   --->   "%tmp_2070 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_3143, i32, i32"   --->   Operation 4555 'partselect' 'tmp_2070' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4556 [1/1] (0.63ns)   --->   "%Range1_all_ones_1052 = icmp_eq  i5 %tmp_2070, i5"   --->   Operation 4556 'icmp' 'Range1_all_ones_1052' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4557 [1/1] (0.63ns)   --->   "%Range1_all_zeros_950 = icmp_eq  i5 %tmp_2070, i5"   --->   Operation 4557 'icmp' 'Range1_all_zeros_950' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4558 [1/1] (0.00ns)   --->   "%sext_ln1118_177 = sext i16 %masked_kernel_V_43"   --->   Operation 4558 'sext' 'sext_ln1118_177' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4559 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3146 = mul i27 %zext_ln1116_14, i27 %sext_ln1118_177"   --->   Operation 4559 'mul' 'p_Val2_3146' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4560 [1/1] (0.00ns)   --->   "%p_Result_9718 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3146, i32"   --->   Operation 4560 'bitselect' 'p_Result_9718' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4561 [1/1] (0.00ns)   --->   "%trunc_ln718_1023 = trunc i27 %p_Val2_3146"   --->   Operation 4561 'trunc' 'trunc_ln718_1023' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4562 [1/1] (0.63ns)   --->   "%r_1023 = icmp_ne  i5 %trunc_ln718_1023, i5"   --->   Operation 4562 'icmp' 'r_1023' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4563 [1/1] (0.00ns)   --->   "%tmp_2071 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_3146, i32, i32"   --->   Operation 4563 'partselect' 'tmp_2071' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4564 [1/1] (0.65ns)   --->   "%Range2_all_ones_1023 = icmp_eq  i4 %tmp_2071, i4"   --->   Operation 4564 'icmp' 'Range2_all_ones_1023' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4565 [1/1] (0.00ns)   --->   "%tmp_2072 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_3146, i32, i32"   --->   Operation 4565 'partselect' 'tmp_2072' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4566 [1/1] (0.63ns)   --->   "%Range1_all_ones_1053 = icmp_eq  i5 %tmp_2072, i5"   --->   Operation 4566 'icmp' 'Range1_all_ones_1053' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4567 [1/1] (0.63ns)   --->   "%Range1_all_zeros_951 = icmp_eq  i5 %tmp_2072, i5"   --->   Operation 4567 'icmp' 'Range1_all_zeros_951' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4568 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_102)   --->   "%xor_ln785_2016 = xor i1 %p_Result_9740, i1"   --->   Operation 4568 'xor' 'xor_ln785_2016' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4569 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_102)   --->   "%overflow_1059 = and i1 %p_Result_9741, i1 %xor_ln785_2016"   --->   Operation 4569 'and' 'overflow_1059' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4570 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_102)   --->   "%xor_ln340_31 = xor i1 %p_Result_9740, i1 %p_Result_9741"   --->   Operation 4570 'xor' 'xor_ln340_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4571 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_102)   --->   "%select_ln384_1851 = select i1 %overflow_1059, i16, i16"   --->   Operation 4571 'select' 'select_ln384_1851' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 4572 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_102 = select i1 %xor_ln340_31, i16 %select_ln384_1851, i16 %p_Val2_3165"   --->   Operation 4572 'select' 'select_ln340_102' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 4573 [1/1] (0.00ns)   --->   "%tmp_453 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %select_ln340_102, i32, i32"   --->   Operation 4573 'partselect' 'tmp_453' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4574 [1/1] (0.00ns)   --->   "%sext_ln850_86 = sext i13 %tmp_453"   --->   Operation 4574 'sext' 'sext_ln850_86' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4575 [1/1] (0.00ns) (grouped into LUT with out node index_260)   --->   "%tmp_8370 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln340_102, i32"   --->   Operation 4575 'bitselect' 'tmp_8370' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4576 [1/1] (0.00ns)   --->   "%trunc_ln851_86 = trunc i16 %select_ln340_102"   --->   Operation 4576 'trunc' 'trunc_ln851_86' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4577 [1/1] (0.00ns)   --->   "%p_Result_102 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln851_86, i7"   --->   Operation 4577 'bitconcatenate' 'p_Result_102' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4578 [1/1] (0.60ns)   --->   "%icmp_ln851_86 = icmp_ne  i10 %p_Result_102, i10"   --->   Operation 4578 'icmp' 'icmp_ln851_86' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4579 [1/1] (0.75ns)   --->   "%add_ln695_86 = add i14, i14 %sext_ln850_86"   --->   Operation 4579 'add' 'add_ln695_86' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4580 [1/1] (0.00ns) (grouped into LUT with out node index_260)   --->   "%select_ln850_86 = select i1 %icmp_ln851_86, i14 %add_ln695_86, i14 %sext_ln850_86"   --->   Operation 4580 'select' 'select_ln850_86' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 4581 [1/1] (0.34ns) (out node of the LUT)   --->   "%index_260 = select i1 %tmp_8370, i14 %select_ln850_86, i14 %sext_ln850_86"   --->   Operation 4581 'select' 'index_260' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 4582 [1/1] (0.00ns)   --->   "%trunc_ln193_30 = trunc i14 %index_260" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 4582 'trunc' 'trunc_ln193_30' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4583 [1/1] (0.00ns)   --->   "%tmp_8371 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %index_260, i32" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 4583 'bitselect' 'tmp_8371' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4584 [1/1] (0.32ns)   --->   "%index_261 = select i1 %tmp_8371, i13, i13 %trunc_ln193_30" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 4584 'select' 'index_261' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 4585 [1/1] (0.00ns)   --->   "%trunc_ln193_31 = trunc i13 %index_261" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 4585 'trunc' 'trunc_ln193_31' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4586 [1/1] (0.00ns)   --->   "%tmp_8372 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index_261, i32, i32" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 4586 'partselect' 'tmp_8372' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4587 [1/1] (0.49ns)   --->   "%icmp_ln195_15 = icmp_ne  i3 %tmp_8372, i3" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 4587 'icmp' 'icmp_ln195_15' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4588 [1/1] (0.30ns)   --->   "%index_262 = select i1 %icmp_ln195_15, i10, i10 %trunc_ln193_31" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 4588 'select' 'index_262' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 4589 [1/1] (0.00ns)   --->   "%zext_ln196_15 = zext i10 %index_262" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 4589 'zext' 'zext_ln196_15' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4590 [1/1] (0.00ns)   --->   "%inv_table_addr_15 = getelementptr i11 %inv_table, i64, i64 %zext_ln196_15" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 4590 'getelementptr' 'inv_table_addr_15' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4591 [2/2] (1.15ns)   --->   "%inv_table_load_15 = load i10 %inv_table_addr_15"   --->   Operation 4591 'load' 'inv_table_load_15' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_28 : Operation 4592 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3177)   --->   "%p_Val2_3176 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_3175, i32, i32"   --->   Operation 4592 'partselect' 'p_Val2_3176' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4593 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3177)   --->   "%p_Result_9037 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3175, i32"   --->   Operation 4593 'bitselect' 'p_Result_9037' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4594 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3177)   --->   "%p_Result_9755 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3175, i32"   --->   Operation 4594 'bitselect' 'p_Result_9755' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4595 [1/1] (0.00ns) (grouped into LUT with out node carry_2064)   --->   "%p_Result_9756 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3175, i32"   --->   Operation 4595 'bitselect' 'p_Result_9756' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4596 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3177)   --->   "%or_ln412_1103 = or i1 %p_Result_9037, i1 %r_1031"   --->   Operation 4596 'or' 'or_ln412_1103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4597 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3177)   --->   "%and_ln412_1103 = and i1 %or_ln412_1103, i1 %p_Result_9755"   --->   Operation 4597 'and' 'and_ln412_1103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4598 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3177)   --->   "%zext_ln415_1103 = zext i1 %and_ln412_1103"   --->   Operation 4598 'zext' 'zext_ln415_1103' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4599 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3177 = add i16 %zext_ln415_1103, i16 %p_Val2_3176"   --->   Operation 4599 'add' 'p_Val2_3177' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4600 [1/1] (0.00ns)   --->   "%p_Result_9757 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3177, i32"   --->   Operation 4600 'bitselect' 'p_Result_9757' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4601 [1/1] (0.00ns) (grouped into LUT with out node carry_2064)   --->   "%xor_ln416_1031 = xor i1 %p_Result_9757, i1"   --->   Operation 4601 'xor' 'xor_ln416_1031' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4602 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2064 = and i1 %p_Result_9756, i1 %xor_ln416_1031"   --->   Operation 4602 'and' 'carry_2064' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4603 [1/1] (0.00ns) (grouped into LUT with out node overflow_1063)   --->   "%deleted_zeros_1031 = select i1 %carry_2064, i1 %Range1_all_ones_1063, i1 %Range1_all_zeros_959"   --->   Operation 4603 'select' 'deleted_zeros_1031' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 4604 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1919)   --->   "%tmp_8396 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3175, i32"   --->   Operation 4604 'bitselect' 'tmp_8396' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4605 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1919)   --->   "%xor_ln780_959 = xor i1 %tmp_8396, i1"   --->   Operation 4605 'xor' 'xor_ln780_959' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4606 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1919)   --->   "%and_ln780_959 = and i1 %Range2_all_ones_1031, i1 %xor_ln780_959"   --->   Operation 4606 'and' 'and_ln780_959' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4607 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1919)   --->   "%deleted_ones_991 = select i1 %carry_2064, i1 %and_ln780_959, i1 %Range1_all_ones_1063"   --->   Operation 4607 'select' 'deleted_ones_991' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 4608 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_959)   --->   "%and_ln781_959 = and i1 %carry_2064, i1 %Range1_all_ones_1063"   --->   Operation 4608 'and' 'and_ln781_959' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4609 [1/1] (0.00ns) (grouped into LUT with out node overflow_1063)   --->   "%xor_ln785_2023 = xor i1 %deleted_zeros_1031, i1"   --->   Operation 4609 'xor' 'xor_ln785_2023' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4610 [1/1] (0.00ns) (grouped into LUT with out node overflow_1063)   --->   "%or_ln785_1030 = or i1 %p_Result_9757, i1 %xor_ln785_2023"   --->   Operation 4610 'or' 'or_ln785_1030' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4611 [1/1] (0.00ns) (grouped into LUT with out node overflow_1063)   --->   "%xor_ln785_2024 = xor i1 %p_Result_9754, i1"   --->   Operation 4611 'xor' 'xor_ln785_2024' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4612 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1063 = and i1 %or_ln785_1030, i1 %xor_ln785_2024"   --->   Operation 4612 'and' 'overflow_1063' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4613 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1919 = and i1 %p_Result_9757, i1 %deleted_ones_991"   --->   Operation 4613 'and' 'and_ln786_1919' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4614 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_959)   --->   "%or_ln786_959 = or i1 %and_ln781_959, i1 %and_ln786_1919"   --->   Operation 4614 'or' 'or_ln786_959' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4615 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_959)   --->   "%xor_ln786_959 = xor i1 %or_ln786_959, i1"   --->   Operation 4615 'xor' 'xor_ln786_959' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4616 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_959)   --->   "%underflow_959 = and i1 %p_Result_9754, i1 %xor_ln786_959"   --->   Operation 4616 'and' 'underflow_959' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4617 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_88)   --->   "%select_ln384_1855 = select i1 %overflow_1063, i16, i16"   --->   Operation 4617 'select' 'select_ln384_1855' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 4618 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_959 = or i1 %overflow_1063, i1 %underflow_959"   --->   Operation 4618 'or' 'or_ln384_959' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4619 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_88 = select i1 %or_ln384_959, i16 %select_ln384_1855, i16 %p_Val2_3177"   --->   Operation 4619 'select' 'masked_kernel_V_88' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 4620 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3181)   --->   "%p_Val2_3180 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_3179, i32, i32"   --->   Operation 4620 'partselect' 'p_Val2_3180' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4621 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3181)   --->   "%p_Result_9042 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3179, i32"   --->   Operation 4621 'bitselect' 'p_Result_9042' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4622 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3181)   --->   "%p_Result_9759 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3179, i32"   --->   Operation 4622 'bitselect' 'p_Result_9759' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4623 [1/1] (0.00ns) (grouped into LUT with out node carry_2066)   --->   "%p_Result_9760 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3179, i32"   --->   Operation 4623 'bitselect' 'p_Result_9760' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4624 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3181)   --->   "%or_ln412_1104 = or i1 %p_Result_9042, i1 %r_1032"   --->   Operation 4624 'or' 'or_ln412_1104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4625 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3181)   --->   "%and_ln412_1104 = and i1 %or_ln412_1104, i1 %p_Result_9759"   --->   Operation 4625 'and' 'and_ln412_1104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4626 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3181)   --->   "%zext_ln415_1104 = zext i1 %and_ln412_1104"   --->   Operation 4626 'zext' 'zext_ln415_1104' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4627 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3181 = add i16 %zext_ln415_1104, i16 %p_Val2_3180"   --->   Operation 4627 'add' 'p_Val2_3181' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4628 [1/1] (0.00ns)   --->   "%p_Result_9761 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3181, i32"   --->   Operation 4628 'bitselect' 'p_Result_9761' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4629 [1/1] (0.00ns) (grouped into LUT with out node carry_2066)   --->   "%xor_ln416_1032 = xor i1 %p_Result_9761, i1"   --->   Operation 4629 'xor' 'xor_ln416_1032' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4630 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2066 = and i1 %p_Result_9760, i1 %xor_ln416_1032"   --->   Operation 4630 'and' 'carry_2066' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4631 [1/1] (0.00ns) (grouped into LUT with out node overflow_1064)   --->   "%deleted_zeros_1032 = select i1 %carry_2066, i1 %Range1_all_ones_1064, i1 %Range1_all_zeros_960"   --->   Operation 4631 'select' 'deleted_zeros_1032' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 4632 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1921)   --->   "%tmp_8402 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3179, i32"   --->   Operation 4632 'bitselect' 'tmp_8402' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4633 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1921)   --->   "%xor_ln780_960 = xor i1 %tmp_8402, i1"   --->   Operation 4633 'xor' 'xor_ln780_960' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4634 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1921)   --->   "%and_ln780_960 = and i1 %Range2_all_ones_1032, i1 %xor_ln780_960"   --->   Operation 4634 'and' 'and_ln780_960' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4635 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1921)   --->   "%deleted_ones_992 = select i1 %carry_2066, i1 %and_ln780_960, i1 %Range1_all_ones_1064"   --->   Operation 4635 'select' 'deleted_ones_992' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 4636 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_960)   --->   "%and_ln781_960 = and i1 %carry_2066, i1 %Range1_all_ones_1064"   --->   Operation 4636 'and' 'and_ln781_960' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4637 [1/1] (0.00ns) (grouped into LUT with out node overflow_1064)   --->   "%xor_ln785_2025 = xor i1 %deleted_zeros_1032, i1"   --->   Operation 4637 'xor' 'xor_ln785_2025' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4638 [1/1] (0.00ns) (grouped into LUT with out node overflow_1064)   --->   "%or_ln785_1031 = or i1 %p_Result_9761, i1 %xor_ln785_2025"   --->   Operation 4638 'or' 'or_ln785_1031' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4639 [1/1] (0.00ns) (grouped into LUT with out node overflow_1064)   --->   "%xor_ln785_2026 = xor i1 %p_Result_9758, i1"   --->   Operation 4639 'xor' 'xor_ln785_2026' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4640 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1064 = and i1 %or_ln785_1031, i1 %xor_ln785_2026"   --->   Operation 4640 'and' 'overflow_1064' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4641 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1921 = and i1 %p_Result_9761, i1 %deleted_ones_992"   --->   Operation 4641 'and' 'and_ln786_1921' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4642 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_960)   --->   "%or_ln786_960 = or i1 %and_ln781_960, i1 %and_ln786_1921"   --->   Operation 4642 'or' 'or_ln786_960' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4643 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_960)   --->   "%xor_ln786_960 = xor i1 %or_ln786_960, i1"   --->   Operation 4643 'xor' 'xor_ln786_960' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4644 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_960)   --->   "%underflow_960 = and i1 %p_Result_9758, i1 %xor_ln786_960"   --->   Operation 4644 'and' 'underflow_960' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4645 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_49)   --->   "%select_ln384_1856 = select i1 %overflow_1064, i16, i16"   --->   Operation 4645 'select' 'select_ln384_1856' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 4646 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_960 = or i1 %overflow_1064, i1 %underflow_960"   --->   Operation 4646 'or' 'or_ln384_960' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4647 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_49 = select i1 %or_ln384_960, i16 %select_ln384_1856, i16 %p_Val2_3181"   --->   Operation 4647 'select' 'masked_kernel_V_49' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 4648 [1/1] (0.00ns)   --->   "%sext_ln1118_187 = sext i27 %mul_ln1118_1011"   --->   Operation 4648 'sext' 'sext_ln1118_187' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4649 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3184 = mul i43 %sext_ln1118_161, i43 %sext_ln1118_187"   --->   Operation 4649 'mul' 'p_Val2_3184' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4650 [1/1] (0.00ns)   --->   "%p_Result_9764 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3184, i32"   --->   Operation 4650 'bitselect' 'p_Result_9764' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4651 [1/1] (0.00ns)   --->   "%trunc_ln718_1033 = trunc i43 %p_Val2_3184"   --->   Operation 4651 'trunc' 'trunc_ln718_1033' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4652 [1/1] (0.71ns)   --->   "%r_1033 = icmp_ne  i19 %trunc_ln718_1033, i19"   --->   Operation 4652 'icmp' 'r_1033' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4653 [1/1] (0.00ns)   --->   "%tmp_2091 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_3184, i32, i32"   --->   Operation 4653 'partselect' 'tmp_2091' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4654 [1/1] (0.61ns)   --->   "%Range2_all_ones_1033 = icmp_eq  i6 %tmp_2091, i6"   --->   Operation 4654 'icmp' 'Range2_all_ones_1033' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4655 [1/1] (0.00ns)   --->   "%tmp_2092 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_3184, i32, i32"   --->   Operation 4655 'partselect' 'tmp_2092' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4656 [1/1] (0.59ns)   --->   "%Range1_all_ones_1066 = icmp_eq  i7 %tmp_2092, i7"   --->   Operation 4656 'icmp' 'Range1_all_ones_1066' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4657 [1/1] (0.59ns)   --->   "%Range1_all_zeros_961 = icmp_eq  i7 %tmp_2092, i7"   --->   Operation 4657 'icmp' 'Range1_all_zeros_961' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4658 [1/1] (0.00ns)   --->   "%sext_ln1118_191 = sext i27 %mul_ln1118_1016"   --->   Operation 4658 'sext' 'sext_ln1118_191' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4659 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3198 = mul i43 %sext_ln1118_157, i43 %sext_ln1118_191"   --->   Operation 4659 'mul' 'p_Val2_3198' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4660 [1/1] (0.00ns)   --->   "%p_Result_9782 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3198, i32"   --->   Operation 4660 'bitselect' 'p_Result_9782' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4661 [1/1] (0.00ns)   --->   "%trunc_ln718_1037 = trunc i43 %p_Val2_3198"   --->   Operation 4661 'trunc' 'trunc_ln718_1037' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4662 [1/1] (0.71ns)   --->   "%r_1037 = icmp_ne  i19 %trunc_ln718_1037, i19"   --->   Operation 4662 'icmp' 'r_1037' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4663 [1/1] (0.00ns)   --->   "%tmp_2099 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_3198, i32, i32"   --->   Operation 4663 'partselect' 'tmp_2099' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4664 [1/1] (0.61ns)   --->   "%Range2_all_ones_1037 = icmp_eq  i6 %tmp_2099, i6"   --->   Operation 4664 'icmp' 'Range2_all_ones_1037' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4665 [1/1] (0.00ns)   --->   "%tmp_2100 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_3198, i32, i32"   --->   Operation 4665 'partselect' 'tmp_2100' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4666 [1/1] (0.59ns)   --->   "%Range1_all_ones_1071 = icmp_eq  i7 %tmp_2100, i7"   --->   Operation 4666 'icmp' 'Range1_all_ones_1071' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4667 [1/1] (0.59ns)   --->   "%Range1_all_zeros_965 = icmp_eq  i7 %tmp_2100, i7"   --->   Operation 4667 'icmp' 'Range1_all_zeros_965' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 4668 [1/2] (0.59ns)   --->   "%kernel_load_52 = load i7 %kernel_addr_52"   --->   Operation 4668 'load' 'kernel_load_52' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_28 : Operation 4669 [1/1] (0.00ns)   --->   "%zext_ln1118_52 = zext i11 %kernel_load_52"   --->   Operation 4669 'zext' 'zext_ln1118_52' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4670 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_1018 = mul i27 %zext_ln1118_52, i27 %sext_ln1118_172"   --->   Operation 4670 'mul' 'mul_ln1118_1018' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4671 [1/2] (0.59ns)   --->   "%kernel_load_53 = load i7 %kernel_addr_53"   --->   Operation 4671 'load' 'kernel_load_53' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_28 : Operation 4672 [1/1] (0.00ns)   --->   "%zext_ln1118_53 = zext i11 %kernel_load_53"   --->   Operation 4672 'zext' 'zext_ln1118_53' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4673 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_1020 = mul i27 %zext_ln1118_53, i27 %sext_ln1118_172"   --->   Operation 4673 'mul' 'mul_ln1118_1020' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 4674 [1/1] (0.00ns)   --->   "%kernel_addr_54 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 4674 'getelementptr' 'kernel_addr_54' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4675 [2/2] (0.59ns)   --->   "%kernel_load_54 = load i7 %kernel_addr_54"   --->   Operation 4675 'load' 'kernel_load_54' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_28 : Operation 4676 [1/1] (0.00ns)   --->   "%kernel_addr_55 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 4676 'getelementptr' 'kernel_addr_55' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 4677 [2/2] (0.59ns)   --->   "%kernel_load_55 = load i7 %kernel_addr_55"   --->   Operation 4677 'load' 'kernel_load_55' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>

State 29 <SV = 28> <Delay = 4.34>
ST_29 : Operation 4678 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3145)   --->   "%p_Val2_3144 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_3143, i32, i32"   --->   Operation 4678 'partselect' 'p_Val2_3144' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4679 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3145)   --->   "%p_Result_8988 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3143, i32"   --->   Operation 4679 'bitselect' 'p_Result_8988' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4680 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3145)   --->   "%p_Result_9715 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3143, i32"   --->   Operation 4680 'bitselect' 'p_Result_9715' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4681 [1/1] (0.00ns) (grouped into LUT with out node carry_2046)   --->   "%p_Result_9716 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3143, i32"   --->   Operation 4681 'bitselect' 'p_Result_9716' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4682 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3145)   --->   "%or_ln412_1094 = or i1 %p_Result_8988, i1 %r_1022"   --->   Operation 4682 'or' 'or_ln412_1094' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4683 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3145)   --->   "%and_ln412_1094 = and i1 %or_ln412_1094, i1 %p_Result_9715"   --->   Operation 4683 'and' 'and_ln412_1094' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4684 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3145)   --->   "%zext_ln415_1094 = zext i1 %and_ln412_1094"   --->   Operation 4684 'zext' 'zext_ln415_1094' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4685 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3145 = add i16 %zext_ln415_1094, i16 %p_Val2_3144"   --->   Operation 4685 'add' 'p_Val2_3145' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4686 [1/1] (0.00ns)   --->   "%p_Result_9717 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3145, i32"   --->   Operation 4686 'bitselect' 'p_Result_9717' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4687 [1/1] (0.00ns) (grouped into LUT with out node carry_2046)   --->   "%xor_ln416_1022 = xor i1 %p_Result_9717, i1"   --->   Operation 4687 'xor' 'xor_ln416_1022' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4688 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2046 = and i1 %p_Result_9716, i1 %xor_ln416_1022"   --->   Operation 4688 'and' 'carry_2046' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4689 [1/1] (0.00ns) (grouped into LUT with out node overflow_1052)   --->   "%deleted_zeros_1022 = select i1 %carry_2046, i1 %Range1_all_ones_1052, i1 %Range1_all_zeros_950"   --->   Operation 4689 'select' 'deleted_zeros_1022' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 4690 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1901)   --->   "%tmp_8335 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3143, i32"   --->   Operation 4690 'bitselect' 'tmp_8335' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4691 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1901)   --->   "%xor_ln780_950 = xor i1 %tmp_8335, i1"   --->   Operation 4691 'xor' 'xor_ln780_950' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4692 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1901)   --->   "%and_ln780_950 = and i1 %Range2_all_ones_1022, i1 %xor_ln780_950"   --->   Operation 4692 'and' 'and_ln780_950' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4693 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1901)   --->   "%deleted_ones_980 = select i1 %carry_2046, i1 %and_ln780_950, i1 %Range1_all_ones_1052"   --->   Operation 4693 'select' 'deleted_ones_980' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 4694 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_950)   --->   "%and_ln781_950 = and i1 %carry_2046, i1 %Range1_all_ones_1052"   --->   Operation 4694 'and' 'and_ln781_950' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4695 [1/1] (0.00ns) (grouped into LUT with out node overflow_1052)   --->   "%xor_ln785_2003 = xor i1 %deleted_zeros_1022, i1"   --->   Operation 4695 'xor' 'xor_ln785_2003' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4696 [1/1] (0.00ns) (grouped into LUT with out node overflow_1052)   --->   "%or_ln785_1021 = or i1 %p_Result_9717, i1 %xor_ln785_2003"   --->   Operation 4696 'or' 'or_ln785_1021' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4697 [1/1] (0.00ns) (grouped into LUT with out node overflow_1052)   --->   "%xor_ln785_2004 = xor i1 %p_Result_9714, i1"   --->   Operation 4697 'xor' 'xor_ln785_2004' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4698 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1052 = and i1 %or_ln785_1021, i1 %xor_ln785_2004"   --->   Operation 4698 'and' 'overflow_1052' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4699 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1901 = and i1 %p_Result_9717, i1 %deleted_ones_980"   --->   Operation 4699 'and' 'and_ln786_1901' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4700 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_950)   --->   "%or_ln786_950 = or i1 %and_ln781_950, i1 %and_ln786_1901"   --->   Operation 4700 'or' 'or_ln786_950' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4701 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_950)   --->   "%xor_ln786_950 = xor i1 %or_ln786_950, i1"   --->   Operation 4701 'xor' 'xor_ln786_950' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4702 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_950)   --->   "%underflow_950 = and i1 %p_Result_9714, i1 %xor_ln786_950"   --->   Operation 4702 'and' 'underflow_950' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4703 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_980)   --->   "%select_ln384_1844 = select i1 %overflow_1052, i16, i16"   --->   Operation 4703 'select' 'select_ln384_1844' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 4704 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_950 = or i1 %overflow_1052, i1 %underflow_950"   --->   Operation 4704 'or' 'or_ln384_950' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4705 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_980 = select i1 %or_ln384_950, i16 %select_ln384_1844, i16 %p_Val2_3145"   --->   Operation 4705 'select' 'select_ln384_980' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 4706 [1/1] (0.00ns)   --->   "%output_addr_112 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4706 'getelementptr' 'output_addr_112' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4707 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_980, i7 %output_addr_112"   --->   Operation 4707 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_29 : Operation 4708 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3148)   --->   "%p_Val2_3147 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_3146, i32, i32"   --->   Operation 4708 'partselect' 'p_Val2_3147' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4709 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3148)   --->   "%p_Result_8993 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3146, i32"   --->   Operation 4709 'bitselect' 'p_Result_8993' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4710 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3148)   --->   "%p_Result_9719 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3146, i32"   --->   Operation 4710 'bitselect' 'p_Result_9719' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4711 [1/1] (0.00ns) (grouped into LUT with out node carry_2048)   --->   "%p_Result_9720 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3146, i32"   --->   Operation 4711 'bitselect' 'p_Result_9720' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4712 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3148)   --->   "%or_ln412_1095 = or i1 %p_Result_8993, i1 %r_1023"   --->   Operation 4712 'or' 'or_ln412_1095' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4713 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3148)   --->   "%and_ln412_1095 = and i1 %or_ln412_1095, i1 %p_Result_9719"   --->   Operation 4713 'and' 'and_ln412_1095' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4714 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3148)   --->   "%zext_ln415_1095 = zext i1 %and_ln412_1095"   --->   Operation 4714 'zext' 'zext_ln415_1095' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4715 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3148 = add i16 %zext_ln415_1095, i16 %p_Val2_3147"   --->   Operation 4715 'add' 'p_Val2_3148' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4716 [1/1] (0.00ns)   --->   "%p_Result_9721 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3148, i32"   --->   Operation 4716 'bitselect' 'p_Result_9721' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4717 [1/1] (0.00ns) (grouped into LUT with out node carry_2048)   --->   "%xor_ln416_1023 = xor i1 %p_Result_9721, i1"   --->   Operation 4717 'xor' 'xor_ln416_1023' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4718 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2048 = and i1 %p_Result_9720, i1 %xor_ln416_1023"   --->   Operation 4718 'and' 'carry_2048' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4719 [1/1] (0.00ns) (grouped into LUT with out node overflow_1053)   --->   "%deleted_zeros_1023 = select i1 %carry_2048, i1 %Range1_all_ones_1053, i1 %Range1_all_zeros_951"   --->   Operation 4719 'select' 'deleted_zeros_1023' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 4720 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1903)   --->   "%tmp_8341 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3146, i32"   --->   Operation 4720 'bitselect' 'tmp_8341' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4721 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1903)   --->   "%xor_ln780_951 = xor i1 %tmp_8341, i1"   --->   Operation 4721 'xor' 'xor_ln780_951' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4722 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1903)   --->   "%and_ln780_951 = and i1 %Range2_all_ones_1023, i1 %xor_ln780_951"   --->   Operation 4722 'and' 'and_ln780_951' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4723 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1903)   --->   "%deleted_ones_981 = select i1 %carry_2048, i1 %and_ln780_951, i1 %Range1_all_ones_1053"   --->   Operation 4723 'select' 'deleted_ones_981' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 4724 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_951)   --->   "%and_ln781_951 = and i1 %carry_2048, i1 %Range1_all_ones_1053"   --->   Operation 4724 'and' 'and_ln781_951' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4725 [1/1] (0.00ns) (grouped into LUT with out node overflow_1053)   --->   "%xor_ln785_2005 = xor i1 %deleted_zeros_1023, i1"   --->   Operation 4725 'xor' 'xor_ln785_2005' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4726 [1/1] (0.00ns) (grouped into LUT with out node overflow_1053)   --->   "%or_ln785_1022 = or i1 %p_Result_9721, i1 %xor_ln785_2005"   --->   Operation 4726 'or' 'or_ln785_1022' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4727 [1/1] (0.00ns) (grouped into LUT with out node overflow_1053)   --->   "%xor_ln785_2006 = xor i1 %p_Result_9718, i1"   --->   Operation 4727 'xor' 'xor_ln785_2006' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4728 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1053 = and i1 %or_ln785_1022, i1 %xor_ln785_2006"   --->   Operation 4728 'and' 'overflow_1053' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4729 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1903 = and i1 %p_Result_9721, i1 %deleted_ones_981"   --->   Operation 4729 'and' 'and_ln786_1903' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4730 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_951)   --->   "%or_ln786_951 = or i1 %and_ln781_951, i1 %and_ln786_1903"   --->   Operation 4730 'or' 'or_ln786_951' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4731 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_951)   --->   "%xor_ln786_951 = xor i1 %or_ln786_951, i1"   --->   Operation 4731 'xor' 'xor_ln786_951' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4732 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_951)   --->   "%underflow_951 = and i1 %p_Result_9718, i1 %xor_ln786_951"   --->   Operation 4732 'and' 'underflow_951' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4733 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_981)   --->   "%select_ln384_1845 = select i1 %overflow_1053, i16, i16"   --->   Operation 4733 'select' 'select_ln384_1845' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 4734 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_951 = or i1 %overflow_1053, i1 %underflow_951"   --->   Operation 4734 'or' 'or_ln384_951' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4735 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_981 = select i1 %or_ln384_951, i16 %select_ln384_1845, i16 %p_Val2_3148"   --->   Operation 4735 'select' 'select_ln384_981' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 4736 [1/1] (0.00ns)   --->   "%output_addr_113 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4736 'getelementptr' 'output_addr_113' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4737 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_981, i7 %output_addr_113"   --->   Operation 4737 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_29 : Operation 4738 [1/1] (0.00ns)   --->   "%sext_ln1118_178 = sext i16 %masked_kernel_V_44"   --->   Operation 4738 'sext' 'sext_ln1118_178' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4739 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3149 = mul i27 %zext_ln1116_14, i27 %sext_ln1118_178"   --->   Operation 4739 'mul' 'p_Val2_3149' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 4740 [1/1] (0.00ns)   --->   "%p_Result_9722 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3149, i32"   --->   Operation 4740 'bitselect' 'p_Result_9722' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4741 [1/1] (0.00ns)   --->   "%trunc_ln718_1024 = trunc i27 %p_Val2_3149"   --->   Operation 4741 'trunc' 'trunc_ln718_1024' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4742 [1/1] (0.63ns)   --->   "%r_1024 = icmp_ne  i5 %trunc_ln718_1024, i5"   --->   Operation 4742 'icmp' 'r_1024' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4743 [1/1] (0.00ns)   --->   "%tmp_2073 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_3149, i32, i32"   --->   Operation 4743 'partselect' 'tmp_2073' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4744 [1/1] (0.65ns)   --->   "%Range2_all_ones_1024 = icmp_eq  i4 %tmp_2073, i4"   --->   Operation 4744 'icmp' 'Range2_all_ones_1024' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4745 [1/1] (0.00ns)   --->   "%tmp_2074 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_3149, i32, i32"   --->   Operation 4745 'partselect' 'tmp_2074' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4746 [1/1] (0.63ns)   --->   "%Range1_all_ones_1054 = icmp_eq  i5 %tmp_2074, i5"   --->   Operation 4746 'icmp' 'Range1_all_ones_1054' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4747 [1/1] (0.63ns)   --->   "%Range1_all_zeros_952 = icmp_eq  i5 %tmp_2074, i5"   --->   Operation 4747 'icmp' 'Range1_all_zeros_952' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4748 [1/2] (1.15ns)   --->   "%inv_table_load_15 = load i10 %inv_table_addr_15"   --->   Operation 4748 'load' 'inv_table_load_15' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_29 : Operation 4749 [1/1] (0.00ns)   --->   "%zext_ln1116_15 = zext i11 %inv_table_load_15"   --->   Operation 4749 'zext' 'zext_ln1116_15' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4750 [1/1] (0.00ns)   --->   "%sext_ln1118_182 = sext i16 %masked_kernel_V_87"   --->   Operation 4750 'sext' 'sext_ln1118_182' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4751 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3166 = mul i27 %zext_ln1116_15, i27 %sext_ln1118_182"   --->   Operation 4751 'mul' 'p_Val2_3166' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 4752 [1/1] (0.00ns)   --->   "%p_Result_9742 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3166, i32"   --->   Operation 4752 'bitselect' 'p_Result_9742' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4753 [1/1] (0.00ns)   --->   "%trunc_ln718_1028 = trunc i27 %p_Val2_3166"   --->   Operation 4753 'trunc' 'trunc_ln718_1028' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4754 [1/1] (0.63ns)   --->   "%r_1028 = icmp_ne  i5 %trunc_ln718_1028, i5"   --->   Operation 4754 'icmp' 'r_1028' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4755 [1/1] (0.00ns)   --->   "%tmp_2081 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_3166, i32, i32"   --->   Operation 4755 'partselect' 'tmp_2081' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4756 [1/1] (0.65ns)   --->   "%Range2_all_ones_1028 = icmp_eq  i4 %tmp_2081, i4"   --->   Operation 4756 'icmp' 'Range2_all_ones_1028' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4757 [1/1] (0.00ns)   --->   "%tmp_2082 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_3166, i32, i32"   --->   Operation 4757 'partselect' 'tmp_2082' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4758 [1/1] (0.63ns)   --->   "%Range1_all_ones_1060 = icmp_eq  i5 %tmp_2082, i5"   --->   Operation 4758 'icmp' 'Range1_all_ones_1060' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4759 [1/1] (0.63ns)   --->   "%Range1_all_zeros_956 = icmp_eq  i5 %tmp_2082, i5"   --->   Operation 4759 'icmp' 'Range1_all_zeros_956' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4760 [1/1] (0.00ns)   --->   "%sext_ln703_783 = sext i16 %masked_kernel_V_88"   --->   Operation 4760 'sext' 'sext_ln703_783' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4761 [1/1] (0.00ns)   --->   "%sext_ln703_784 = sext i16 %masked_kernel_V_49"   --->   Operation 4761 'sext' 'sext_ln703_784' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4762 [1/1] (0.78ns)   --->   "%p_Val2_3182 = add i17 %sext_ln703_784, i17 %sext_ln703_783"   --->   Operation 4762 'add' 'p_Val2_3182' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4763 [1/1] (0.00ns)   --->   "%p_Result_9762 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %p_Val2_3182, i32"   --->   Operation 4763 'bitselect' 'p_Result_9762' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4764 [1/1] (0.78ns)   --->   "%p_Val2_3183 = add i16 %masked_kernel_V_88, i16 %masked_kernel_V_49"   --->   Operation 4764 'add' 'p_Val2_3183' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4765 [1/1] (0.00ns)   --->   "%p_Result_9763 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3183, i32"   --->   Operation 4765 'bitselect' 'p_Result_9763' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4766 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_103)   --->   "%xor_ln785_2027 = xor i1 %p_Result_9762, i1"   --->   Operation 4766 'xor' 'xor_ln785_2027' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4767 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_103)   --->   "%overflow_1065 = and i1 %p_Result_9763, i1 %xor_ln785_2027"   --->   Operation 4767 'and' 'overflow_1065' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4768 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_103)   --->   "%xor_ln340_32 = xor i1 %p_Result_9762, i1 %p_Result_9763"   --->   Operation 4768 'xor' 'xor_ln340_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4769 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_103)   --->   "%select_ln384_1857 = select i1 %overflow_1065, i16, i16"   --->   Operation 4769 'select' 'select_ln384_1857' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 4770 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_103 = select i1 %xor_ln340_32, i16 %select_ln384_1857, i16 %p_Val2_3183"   --->   Operation 4770 'select' 'select_ln340_103' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 4771 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3186)   --->   "%p_Val2_3185 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_3184, i32, i32"   --->   Operation 4771 'partselect' 'p_Val2_3185' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4772 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3186)   --->   "%p_Result_9049 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3184, i32"   --->   Operation 4772 'bitselect' 'p_Result_9049' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4773 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3186)   --->   "%p_Result_9765 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3184, i32"   --->   Operation 4773 'bitselect' 'p_Result_9765' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4774 [1/1] (0.00ns) (grouped into LUT with out node carry_2068)   --->   "%p_Result_9766 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3184, i32"   --->   Operation 4774 'bitselect' 'p_Result_9766' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4775 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3186)   --->   "%or_ln412_1105 = or i1 %p_Result_9049, i1 %r_1033"   --->   Operation 4775 'or' 'or_ln412_1105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4776 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3186)   --->   "%and_ln412_1105 = and i1 %or_ln412_1105, i1 %p_Result_9765"   --->   Operation 4776 'and' 'and_ln412_1105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4777 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3186)   --->   "%zext_ln415_1105 = zext i1 %and_ln412_1105"   --->   Operation 4777 'zext' 'zext_ln415_1105' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4778 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3186 = add i16 %zext_ln415_1105, i16 %p_Val2_3185"   --->   Operation 4778 'add' 'p_Val2_3186' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4779 [1/1] (0.00ns)   --->   "%p_Result_9767 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3186, i32"   --->   Operation 4779 'bitselect' 'p_Result_9767' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4780 [1/1] (0.00ns) (grouped into LUT with out node carry_2068)   --->   "%xor_ln416_1033 = xor i1 %p_Result_9767, i1"   --->   Operation 4780 'xor' 'xor_ln416_1033' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4781 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2068 = and i1 %p_Result_9766, i1 %xor_ln416_1033"   --->   Operation 4781 'and' 'carry_2068' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4782 [1/1] (0.00ns) (grouped into LUT with out node overflow_1066)   --->   "%deleted_zeros_1033 = select i1 %carry_2068, i1 %Range1_all_ones_1066, i1 %Range1_all_zeros_961"   --->   Operation 4782 'select' 'deleted_zeros_1033' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 4783 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1923)   --->   "%tmp_8410 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3184, i32"   --->   Operation 4783 'bitselect' 'tmp_8410' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4784 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1923)   --->   "%xor_ln780_961 = xor i1 %tmp_8410, i1"   --->   Operation 4784 'xor' 'xor_ln780_961' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4785 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1923)   --->   "%and_ln780_961 = and i1 %Range2_all_ones_1033, i1 %xor_ln780_961"   --->   Operation 4785 'and' 'and_ln780_961' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4786 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1923)   --->   "%deleted_ones_994 = select i1 %carry_2068, i1 %and_ln780_961, i1 %Range1_all_ones_1066"   --->   Operation 4786 'select' 'deleted_ones_994' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 4787 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_961)   --->   "%and_ln781_961 = and i1 %carry_2068, i1 %Range1_all_ones_1066"   --->   Operation 4787 'and' 'and_ln781_961' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4788 [1/1] (0.00ns) (grouped into LUT with out node overflow_1066)   --->   "%xor_ln785_2028 = xor i1 %deleted_zeros_1033, i1"   --->   Operation 4788 'xor' 'xor_ln785_2028' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4789 [1/1] (0.00ns) (grouped into LUT with out node overflow_1066)   --->   "%or_ln785_1032 = or i1 %p_Result_9767, i1 %xor_ln785_2028"   --->   Operation 4789 'or' 'or_ln785_1032' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4790 [1/1] (0.00ns) (grouped into LUT with out node overflow_1066)   --->   "%xor_ln785_2029 = xor i1 %p_Result_9764, i1"   --->   Operation 4790 'xor' 'xor_ln785_2029' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4791 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1066 = and i1 %or_ln785_1032, i1 %xor_ln785_2029"   --->   Operation 4791 'and' 'overflow_1066' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4792 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1923 = and i1 %p_Result_9767, i1 %deleted_ones_994"   --->   Operation 4792 'and' 'and_ln786_1923' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4793 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_961)   --->   "%or_ln786_961 = or i1 %and_ln781_961, i1 %and_ln786_1923"   --->   Operation 4793 'or' 'or_ln786_961' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4794 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_961)   --->   "%xor_ln786_961 = xor i1 %or_ln786_961, i1"   --->   Operation 4794 'xor' 'xor_ln786_961' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4795 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_961)   --->   "%underflow_961 = and i1 %p_Result_9764, i1 %xor_ln786_961"   --->   Operation 4795 'and' 'underflow_961' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4796 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_50)   --->   "%select_ln384_1858 = select i1 %overflow_1066, i16, i16"   --->   Operation 4796 'select' 'select_ln384_1858' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 4797 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_961 = or i1 %overflow_1066, i1 %underflow_961"   --->   Operation 4797 'or' 'or_ln384_961' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4798 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_50 = select i1 %or_ln384_961, i16 %select_ln384_1858, i16 %p_Val2_3186"   --->   Operation 4798 'select' 'masked_kernel_V_50' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 4799 [1/1] (0.00ns)   --->   "%sext_ln703_785 = sext i16 %select_ln340_103"   --->   Operation 4799 'sext' 'sext_ln703_785' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4800 [1/1] (0.00ns)   --->   "%sext_ln703_786 = sext i16 %masked_kernel_V_50"   --->   Operation 4800 'sext' 'sext_ln703_786' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4801 [1/1] (0.78ns)   --->   "%p_Val2_3187 = add i17 %sext_ln703_785, i17 %sext_ln703_786"   --->   Operation 4801 'add' 'p_Val2_3187' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4802 [1/1] (0.00ns)   --->   "%p_Result_9768 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %p_Val2_3187, i32"   --->   Operation 4802 'bitselect' 'p_Result_9768' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4803 [1/1] (0.78ns)   --->   "%p_Val2_3188 = add i16 %masked_kernel_V_50, i16 %select_ln340_103"   --->   Operation 4803 'add' 'p_Val2_3188' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4804 [1/1] (0.00ns)   --->   "%p_Result_9769 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3188, i32"   --->   Operation 4804 'bitselect' 'p_Result_9769' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4805 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_104)   --->   "%xor_ln785_2030 = xor i1 %p_Result_9768, i1"   --->   Operation 4805 'xor' 'xor_ln785_2030' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4806 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_104)   --->   "%overflow_1067 = and i1 %p_Result_9769, i1 %xor_ln785_2030"   --->   Operation 4806 'and' 'overflow_1067' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4807 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_104)   --->   "%xor_ln340_33 = xor i1 %p_Result_9768, i1 %p_Result_9769"   --->   Operation 4807 'xor' 'xor_ln340_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4808 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_104)   --->   "%select_ln384_1859 = select i1 %overflow_1067, i16, i16"   --->   Operation 4808 'select' 'select_ln384_1859' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 4809 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_104 = select i1 %xor_ln340_33, i16 %select_ln384_1859, i16 %p_Val2_3188"   --->   Operation 4809 'select' 'select_ln340_104' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 4810 [1/1] (0.00ns)   --->   "%tmp_455 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %select_ln340_104, i32, i32"   --->   Operation 4810 'partselect' 'tmp_455' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4811 [1/1] (0.00ns)   --->   "%sext_ln850_87 = sext i13 %tmp_455"   --->   Operation 4811 'sext' 'sext_ln850_87' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4812 [1/1] (0.00ns) (grouped into LUT with out node index_263)   --->   "%tmp_8413 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln340_104, i32"   --->   Operation 4812 'bitselect' 'tmp_8413' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4813 [1/1] (0.00ns)   --->   "%trunc_ln851_87 = trunc i16 %select_ln340_104"   --->   Operation 4813 'trunc' 'trunc_ln851_87' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4814 [1/1] (0.00ns)   --->   "%p_Result_103 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln851_87, i7"   --->   Operation 4814 'bitconcatenate' 'p_Result_103' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4815 [1/1] (0.60ns)   --->   "%icmp_ln851_87 = icmp_ne  i10 %p_Result_103, i10"   --->   Operation 4815 'icmp' 'icmp_ln851_87' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4816 [1/1] (0.75ns)   --->   "%add_ln695_87 = add i14, i14 %sext_ln850_87"   --->   Operation 4816 'add' 'add_ln695_87' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4817 [1/1] (0.00ns) (grouped into LUT with out node index_263)   --->   "%select_ln850_87 = select i1 %icmp_ln851_87, i14 %add_ln695_87, i14 %sext_ln850_87"   --->   Operation 4817 'select' 'select_ln850_87' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 4818 [1/1] (0.34ns) (out node of the LUT)   --->   "%index_263 = select i1 %tmp_8413, i14 %select_ln850_87, i14 %sext_ln850_87"   --->   Operation 4818 'select' 'index_263' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 4819 [1/1] (0.00ns)   --->   "%trunc_ln193_32 = trunc i14 %index_263" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 4819 'trunc' 'trunc_ln193_32' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4820 [1/1] (0.00ns)   --->   "%tmp_8414 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %index_263, i32" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 4820 'bitselect' 'tmp_8414' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4821 [1/1] (0.32ns)   --->   "%index_264 = select i1 %tmp_8414, i13, i13 %trunc_ln193_32" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 4821 'select' 'index_264' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 4822 [1/1] (0.00ns)   --->   "%trunc_ln193_33 = trunc i13 %index_264" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 4822 'trunc' 'trunc_ln193_33' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4823 [1/1] (0.00ns)   --->   "%tmp_8415 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index_264, i32, i32" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 4823 'partselect' 'tmp_8415' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4824 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3200)   --->   "%p_Val2_3199 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_3198, i32, i32"   --->   Operation 4824 'partselect' 'p_Val2_3199' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4825 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3200)   --->   "%p_Result_9071 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3198, i32"   --->   Operation 4825 'bitselect' 'p_Result_9071' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4826 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3200)   --->   "%p_Result_9783 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3198, i32"   --->   Operation 4826 'bitselect' 'p_Result_9783' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4827 [1/1] (0.00ns) (grouped into LUT with out node carry_2076)   --->   "%p_Result_9784 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3198, i32"   --->   Operation 4827 'bitselect' 'p_Result_9784' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4828 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3200)   --->   "%or_ln412_1109 = or i1 %p_Result_9071, i1 %r_1037"   --->   Operation 4828 'or' 'or_ln412_1109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4829 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3200)   --->   "%and_ln412_1109 = and i1 %or_ln412_1109, i1 %p_Result_9783"   --->   Operation 4829 'and' 'and_ln412_1109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4830 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3200)   --->   "%zext_ln415_1109 = zext i1 %and_ln412_1109"   --->   Operation 4830 'zext' 'zext_ln415_1109' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4831 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3200 = add i16 %zext_ln415_1109, i16 %p_Val2_3199"   --->   Operation 4831 'add' 'p_Val2_3200' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4832 [1/1] (0.00ns)   --->   "%p_Result_9785 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3200, i32"   --->   Operation 4832 'bitselect' 'p_Result_9785' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4833 [1/1] (0.00ns) (grouped into LUT with out node carry_2076)   --->   "%xor_ln416_1037 = xor i1 %p_Result_9785, i1"   --->   Operation 4833 'xor' 'xor_ln416_1037' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4834 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2076 = and i1 %p_Result_9784, i1 %xor_ln416_1037"   --->   Operation 4834 'and' 'carry_2076' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4835 [1/1] (0.00ns) (grouped into LUT with out node overflow_1071)   --->   "%deleted_zeros_1037 = select i1 %carry_2076, i1 %Range1_all_ones_1071, i1 %Range1_all_zeros_965"   --->   Operation 4835 'select' 'deleted_zeros_1037' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 4836 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1931)   --->   "%tmp_8439 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3198, i32"   --->   Operation 4836 'bitselect' 'tmp_8439' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4837 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1931)   --->   "%xor_ln780_965 = xor i1 %tmp_8439, i1"   --->   Operation 4837 'xor' 'xor_ln780_965' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4838 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1931)   --->   "%and_ln780_965 = and i1 %Range2_all_ones_1037, i1 %xor_ln780_965"   --->   Operation 4838 'and' 'and_ln780_965' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4839 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1931)   --->   "%deleted_ones_999 = select i1 %carry_2076, i1 %and_ln780_965, i1 %Range1_all_ones_1071"   --->   Operation 4839 'select' 'deleted_ones_999' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 4840 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_965)   --->   "%and_ln781_965 = and i1 %carry_2076, i1 %Range1_all_ones_1071"   --->   Operation 4840 'and' 'and_ln781_965' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4841 [1/1] (0.00ns) (grouped into LUT with out node overflow_1071)   --->   "%xor_ln785_2037 = xor i1 %deleted_zeros_1037, i1"   --->   Operation 4841 'xor' 'xor_ln785_2037' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4842 [1/1] (0.00ns) (grouped into LUT with out node overflow_1071)   --->   "%or_ln785_1036 = or i1 %p_Result_9785, i1 %xor_ln785_2037"   --->   Operation 4842 'or' 'or_ln785_1036' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4843 [1/1] (0.00ns) (grouped into LUT with out node overflow_1071)   --->   "%xor_ln785_2038 = xor i1 %p_Result_9782, i1"   --->   Operation 4843 'xor' 'xor_ln785_2038' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4844 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1071 = and i1 %or_ln785_1036, i1 %xor_ln785_2038"   --->   Operation 4844 'and' 'overflow_1071' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4845 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1931 = and i1 %p_Result_9785, i1 %deleted_ones_999"   --->   Operation 4845 'and' 'and_ln786_1931' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4846 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_965)   --->   "%or_ln786_965 = or i1 %and_ln781_965, i1 %and_ln786_1931"   --->   Operation 4846 'or' 'or_ln786_965' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4847 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_965)   --->   "%xor_ln786_965 = xor i1 %or_ln786_965, i1"   --->   Operation 4847 'xor' 'xor_ln786_965' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4848 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_965)   --->   "%underflow_965 = and i1 %p_Result_9782, i1 %xor_ln786_965"   --->   Operation 4848 'and' 'underflow_965' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4849 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_89)   --->   "%select_ln384_1863 = select i1 %overflow_1071, i16, i16"   --->   Operation 4849 'select' 'select_ln384_1863' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 4850 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_965 = or i1 %overflow_1071, i1 %underflow_965"   --->   Operation 4850 'or' 'or_ln384_965' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4851 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_89 = select i1 %or_ln384_965, i16 %select_ln384_1863, i16 %p_Val2_3200"   --->   Operation 4851 'select' 'masked_kernel_V_89' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 4852 [1/1] (0.00ns)   --->   "%sext_ln1118_192 = sext i27 %mul_ln1118_1018"   --->   Operation 4852 'sext' 'sext_ln1118_192' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4853 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3202 = mul i43 %sext_ln1118_159, i43 %sext_ln1118_192"   --->   Operation 4853 'mul' 'p_Val2_3202' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 4854 [1/1] (0.00ns)   --->   "%p_Result_9786 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3202, i32"   --->   Operation 4854 'bitselect' 'p_Result_9786' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4855 [1/1] (0.00ns)   --->   "%trunc_ln718_1038 = trunc i43 %p_Val2_3202"   --->   Operation 4855 'trunc' 'trunc_ln718_1038' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4856 [1/1] (0.71ns)   --->   "%r_1038 = icmp_ne  i19 %trunc_ln718_1038, i19"   --->   Operation 4856 'icmp' 'r_1038' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4857 [1/1] (0.00ns)   --->   "%tmp_2101 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_3202, i32, i32"   --->   Operation 4857 'partselect' 'tmp_2101' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4858 [1/1] (0.61ns)   --->   "%Range2_all_ones_1038 = icmp_eq  i6 %tmp_2101, i6"   --->   Operation 4858 'icmp' 'Range2_all_ones_1038' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4859 [1/1] (0.00ns)   --->   "%tmp_2102 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_3202, i32, i32"   --->   Operation 4859 'partselect' 'tmp_2102' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4860 [1/1] (0.59ns)   --->   "%Range1_all_ones_1072 = icmp_eq  i7 %tmp_2102, i7"   --->   Operation 4860 'icmp' 'Range1_all_ones_1072' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4861 [1/1] (0.59ns)   --->   "%Range1_all_zeros_966 = icmp_eq  i7 %tmp_2102, i7"   --->   Operation 4861 'icmp' 'Range1_all_zeros_966' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4862 [1/1] (0.00ns)   --->   "%sext_ln1118_193 = sext i27 %mul_ln1118_1020"   --->   Operation 4862 'sext' 'sext_ln1118_193' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4863 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3207 = mul i43 %sext_ln1118_161, i43 %sext_ln1118_193"   --->   Operation 4863 'mul' 'p_Val2_3207' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 4864 [1/1] (0.00ns)   --->   "%p_Result_9792 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3207, i32"   --->   Operation 4864 'bitselect' 'p_Result_9792' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4865 [1/1] (0.00ns)   --->   "%trunc_ln718_1039 = trunc i43 %p_Val2_3207"   --->   Operation 4865 'trunc' 'trunc_ln718_1039' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4866 [1/1] (0.71ns)   --->   "%r_1039 = icmp_ne  i19 %trunc_ln718_1039, i19"   --->   Operation 4866 'icmp' 'r_1039' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4867 [1/1] (0.00ns)   --->   "%tmp_2103 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_3207, i32, i32"   --->   Operation 4867 'partselect' 'tmp_2103' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4868 [1/1] (0.61ns)   --->   "%Range2_all_ones_1039 = icmp_eq  i6 %tmp_2103, i6"   --->   Operation 4868 'icmp' 'Range2_all_ones_1039' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4869 [1/1] (0.00ns)   --->   "%tmp_2104 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_3207, i32, i32"   --->   Operation 4869 'partselect' 'tmp_2104' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4870 [1/1] (0.59ns)   --->   "%Range1_all_ones_1074 = icmp_eq  i7 %tmp_2104, i7"   --->   Operation 4870 'icmp' 'Range1_all_ones_1074' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4871 [1/1] (0.59ns)   --->   "%Range1_all_zeros_967 = icmp_eq  i7 %tmp_2104, i7"   --->   Operation 4871 'icmp' 'Range1_all_zeros_967' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 4872 [1/2] (0.59ns)   --->   "%kernel_load_54 = load i7 %kernel_addr_54"   --->   Operation 4872 'load' 'kernel_load_54' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_29 : Operation 4873 [1/1] (0.00ns)   --->   "%zext_ln1118_54 = zext i11 %kernel_load_54"   --->   Operation 4873 'zext' 'zext_ln1118_54' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4874 [1/1] (0.00ns)   --->   "%sext_ln1118_197 = sext i16 %padding_mask_load_9"   --->   Operation 4874 'sext' 'sext_ln1118_197' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4875 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_1025 = mul i27 %sext_ln1118_197, i27 %zext_ln1118_54"   --->   Operation 4875 'mul' 'mul_ln1118_1025' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 4876 [1/2] (0.59ns)   --->   "%kernel_load_55 = load i7 %kernel_addr_55"   --->   Operation 4876 'load' 'kernel_load_55' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_29 : Operation 4877 [1/1] (0.00ns)   --->   "%zext_ln1118_55 = zext i11 %kernel_load_55"   --->   Operation 4877 'zext' 'zext_ln1118_55' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4878 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_1027 = mul i27 %zext_ln1118_55, i27 %sext_ln1118_197"   --->   Operation 4878 'mul' 'mul_ln1118_1027' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 4879 [1/1] (0.00ns)   --->   "%kernel_addr_56 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 4879 'getelementptr' 'kernel_addr_56' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4880 [2/2] (0.59ns)   --->   "%kernel_load_56 = load i7 %kernel_addr_56"   --->   Operation 4880 'load' 'kernel_load_56' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_29 : Operation 4881 [1/1] (0.00ns)   --->   "%kernel_addr_57 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 4881 'getelementptr' 'kernel_addr_57' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 4882 [2/2] (0.59ns)   --->   "%kernel_load_57 = load i7 %kernel_addr_57"   --->   Operation 4882 'load' 'kernel_load_57' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>

State 30 <SV = 29> <Delay = 3.36>
ST_30 : Operation 4883 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3151)   --->   "%p_Val2_3150 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_3149, i32, i32"   --->   Operation 4883 'partselect' 'p_Val2_3150' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 4884 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3151)   --->   "%p_Result_8998 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3149, i32"   --->   Operation 4884 'bitselect' 'p_Result_8998' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 4885 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3151)   --->   "%p_Result_9723 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3149, i32"   --->   Operation 4885 'bitselect' 'p_Result_9723' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 4886 [1/1] (0.00ns) (grouped into LUT with out node carry_2050)   --->   "%p_Result_9724 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3149, i32"   --->   Operation 4886 'bitselect' 'p_Result_9724' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 4887 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3151)   --->   "%or_ln412_1096 = or i1 %p_Result_8998, i1 %r_1024"   --->   Operation 4887 'or' 'or_ln412_1096' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4888 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3151)   --->   "%and_ln412_1096 = and i1 %or_ln412_1096, i1 %p_Result_9723"   --->   Operation 4888 'and' 'and_ln412_1096' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4889 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3151)   --->   "%zext_ln415_1096 = zext i1 %and_ln412_1096"   --->   Operation 4889 'zext' 'zext_ln415_1096' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 4890 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3151 = add i16 %zext_ln415_1096, i16 %p_Val2_3150"   --->   Operation 4890 'add' 'p_Val2_3151' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4891 [1/1] (0.00ns)   --->   "%p_Result_9725 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3151, i32"   --->   Operation 4891 'bitselect' 'p_Result_9725' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 4892 [1/1] (0.00ns) (grouped into LUT with out node carry_2050)   --->   "%xor_ln416_1024 = xor i1 %p_Result_9725, i1"   --->   Operation 4892 'xor' 'xor_ln416_1024' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4893 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2050 = and i1 %p_Result_9724, i1 %xor_ln416_1024"   --->   Operation 4893 'and' 'carry_2050' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4894 [1/1] (0.00ns) (grouped into LUT with out node overflow_1054)   --->   "%deleted_zeros_1024 = select i1 %carry_2050, i1 %Range1_all_ones_1054, i1 %Range1_all_zeros_952"   --->   Operation 4894 'select' 'deleted_zeros_1024' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 4895 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1905)   --->   "%tmp_8347 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3149, i32"   --->   Operation 4895 'bitselect' 'tmp_8347' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 4896 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1905)   --->   "%xor_ln780_952 = xor i1 %tmp_8347, i1"   --->   Operation 4896 'xor' 'xor_ln780_952' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4897 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1905)   --->   "%and_ln780_952 = and i1 %Range2_all_ones_1024, i1 %xor_ln780_952"   --->   Operation 4897 'and' 'and_ln780_952' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4898 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1905)   --->   "%deleted_ones_982 = select i1 %carry_2050, i1 %and_ln780_952, i1 %Range1_all_ones_1054"   --->   Operation 4898 'select' 'deleted_ones_982' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 4899 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_952)   --->   "%and_ln781_952 = and i1 %carry_2050, i1 %Range1_all_ones_1054"   --->   Operation 4899 'and' 'and_ln781_952' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4900 [1/1] (0.00ns) (grouped into LUT with out node overflow_1054)   --->   "%xor_ln785_2007 = xor i1 %deleted_zeros_1024, i1"   --->   Operation 4900 'xor' 'xor_ln785_2007' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4901 [1/1] (0.00ns) (grouped into LUT with out node overflow_1054)   --->   "%or_ln785_1023 = or i1 %p_Result_9725, i1 %xor_ln785_2007"   --->   Operation 4901 'or' 'or_ln785_1023' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4902 [1/1] (0.00ns) (grouped into LUT with out node overflow_1054)   --->   "%xor_ln785_2008 = xor i1 %p_Result_9722, i1"   --->   Operation 4902 'xor' 'xor_ln785_2008' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4903 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1054 = and i1 %or_ln785_1023, i1 %xor_ln785_2008"   --->   Operation 4903 'and' 'overflow_1054' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4904 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1905 = and i1 %p_Result_9725, i1 %deleted_ones_982"   --->   Operation 4904 'and' 'and_ln786_1905' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4905 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_952)   --->   "%or_ln786_952 = or i1 %and_ln781_952, i1 %and_ln786_1905"   --->   Operation 4905 'or' 'or_ln786_952' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4906 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_952)   --->   "%xor_ln786_952 = xor i1 %or_ln786_952, i1"   --->   Operation 4906 'xor' 'xor_ln786_952' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4907 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_952)   --->   "%underflow_952 = and i1 %p_Result_9722, i1 %xor_ln786_952"   --->   Operation 4907 'and' 'underflow_952' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4908 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_982)   --->   "%select_ln384_1846 = select i1 %overflow_1054, i16, i16"   --->   Operation 4908 'select' 'select_ln384_1846' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 4909 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_952 = or i1 %overflow_1054, i1 %underflow_952"   --->   Operation 4909 'or' 'or_ln384_952' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4910 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_982 = select i1 %or_ln384_952, i16 %select_ln384_1846, i16 %p_Val2_3151"   --->   Operation 4910 'select' 'select_ln384_982' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 4911 [1/1] (0.00ns)   --->   "%output_addr_114 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4911 'getelementptr' 'output_addr_114' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 4912 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_982, i7 %output_addr_114"   --->   Operation 4912 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_30 : Operation 4913 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3168)   --->   "%p_Val2_3167 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_3166, i32, i32"   --->   Operation 4913 'partselect' 'p_Val2_3167' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 4914 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3168)   --->   "%p_Result_9022 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3166, i32"   --->   Operation 4914 'bitselect' 'p_Result_9022' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 4915 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3168)   --->   "%p_Result_9743 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3166, i32"   --->   Operation 4915 'bitselect' 'p_Result_9743' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 4916 [1/1] (0.00ns) (grouped into LUT with out node carry_2058)   --->   "%p_Result_9744 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3166, i32"   --->   Operation 4916 'bitselect' 'p_Result_9744' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 4917 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3168)   --->   "%or_ln412_1100 = or i1 %p_Result_9022, i1 %r_1028"   --->   Operation 4917 'or' 'or_ln412_1100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4918 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3168)   --->   "%and_ln412_1100 = and i1 %or_ln412_1100, i1 %p_Result_9743"   --->   Operation 4918 'and' 'and_ln412_1100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4919 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3168)   --->   "%zext_ln415_1100 = zext i1 %and_ln412_1100"   --->   Operation 4919 'zext' 'zext_ln415_1100' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 4920 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3168 = add i16 %zext_ln415_1100, i16 %p_Val2_3167"   --->   Operation 4920 'add' 'p_Val2_3168' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4921 [1/1] (0.00ns)   --->   "%p_Result_9745 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3168, i32"   --->   Operation 4921 'bitselect' 'p_Result_9745' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 4922 [1/1] (0.00ns) (grouped into LUT with out node carry_2058)   --->   "%xor_ln416_1028 = xor i1 %p_Result_9745, i1"   --->   Operation 4922 'xor' 'xor_ln416_1028' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4923 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2058 = and i1 %p_Result_9744, i1 %xor_ln416_1028"   --->   Operation 4923 'and' 'carry_2058' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4924 [1/1] (0.00ns) (grouped into LUT with out node overflow_1060)   --->   "%deleted_zeros_1028 = select i1 %carry_2058, i1 %Range1_all_ones_1060, i1 %Range1_all_zeros_956"   --->   Operation 4924 'select' 'deleted_zeros_1028' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 4925 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1913)   --->   "%tmp_8378 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3166, i32"   --->   Operation 4925 'bitselect' 'tmp_8378' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 4926 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1913)   --->   "%xor_ln780_956 = xor i1 %tmp_8378, i1"   --->   Operation 4926 'xor' 'xor_ln780_956' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4927 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1913)   --->   "%and_ln780_956 = and i1 %Range2_all_ones_1028, i1 %xor_ln780_956"   --->   Operation 4927 'and' 'and_ln780_956' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4928 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1913)   --->   "%deleted_ones_988 = select i1 %carry_2058, i1 %and_ln780_956, i1 %Range1_all_ones_1060"   --->   Operation 4928 'select' 'deleted_ones_988' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 4929 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_956)   --->   "%and_ln781_956 = and i1 %carry_2058, i1 %Range1_all_ones_1060"   --->   Operation 4929 'and' 'and_ln781_956' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4930 [1/1] (0.00ns) (grouped into LUT with out node overflow_1060)   --->   "%xor_ln785_2017 = xor i1 %deleted_zeros_1028, i1"   --->   Operation 4930 'xor' 'xor_ln785_2017' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4931 [1/1] (0.00ns) (grouped into LUT with out node overflow_1060)   --->   "%or_ln785_1027 = or i1 %p_Result_9745, i1 %xor_ln785_2017"   --->   Operation 4931 'or' 'or_ln785_1027' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4932 [1/1] (0.00ns) (grouped into LUT with out node overflow_1060)   --->   "%xor_ln785_2018 = xor i1 %p_Result_9742, i1"   --->   Operation 4932 'xor' 'xor_ln785_2018' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4933 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1060 = and i1 %or_ln785_1027, i1 %xor_ln785_2018"   --->   Operation 4933 'and' 'overflow_1060' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4934 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1913 = and i1 %p_Result_9745, i1 %deleted_ones_988"   --->   Operation 4934 'and' 'and_ln786_1913' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4935 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_956)   --->   "%or_ln786_956 = or i1 %and_ln781_956, i1 %and_ln786_1913"   --->   Operation 4935 'or' 'or_ln786_956' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4936 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_956)   --->   "%xor_ln786_956 = xor i1 %or_ln786_956, i1"   --->   Operation 4936 'xor' 'xor_ln786_956' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4937 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_956)   --->   "%underflow_956 = and i1 %p_Result_9742, i1 %xor_ln786_956"   --->   Operation 4937 'and' 'underflow_956' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4938 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_988)   --->   "%select_ln384_1852 = select i1 %overflow_1060, i16, i16"   --->   Operation 4938 'select' 'select_ln384_1852' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 4939 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_956 = or i1 %overflow_1060, i1 %underflow_956"   --->   Operation 4939 'or' 'or_ln384_956' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4940 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_988 = select i1 %or_ln384_956, i16 %select_ln384_1852, i16 %p_Val2_3168"   --->   Operation 4940 'select' 'select_ln384_988' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 4941 [1/1] (0.00ns)   --->   "%output_addr_115 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 4941 'getelementptr' 'output_addr_115' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 4942 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_988, i7 %output_addr_115"   --->   Operation 4942 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_30 : Operation 4943 [1/1] (0.00ns)   --->   "%sext_ln1118_183 = sext i16 %masked_kernel_V_46"   --->   Operation 4943 'sext' 'sext_ln1118_183' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 4944 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3169 = mul i27 %zext_ln1116_15, i27 %sext_ln1118_183"   --->   Operation 4944 'mul' 'p_Val2_3169' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 4945 [1/1] (0.00ns)   --->   "%p_Result_9746 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3169, i32"   --->   Operation 4945 'bitselect' 'p_Result_9746' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 4946 [1/1] (0.00ns)   --->   "%trunc_ln718_1029 = trunc i27 %p_Val2_3169"   --->   Operation 4946 'trunc' 'trunc_ln718_1029' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 4947 [1/1] (0.63ns)   --->   "%r_1029 = icmp_ne  i5 %trunc_ln718_1029, i5"   --->   Operation 4947 'icmp' 'r_1029' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4948 [1/1] (0.00ns)   --->   "%tmp_2083 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_3169, i32, i32"   --->   Operation 4948 'partselect' 'tmp_2083' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 4949 [1/1] (0.65ns)   --->   "%Range2_all_ones_1029 = icmp_eq  i4 %tmp_2083, i4"   --->   Operation 4949 'icmp' 'Range2_all_ones_1029' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4950 [1/1] (0.00ns)   --->   "%tmp_2084 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_3169, i32, i32"   --->   Operation 4950 'partselect' 'tmp_2084' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 4951 [1/1] (0.63ns)   --->   "%Range1_all_ones_1061 = icmp_eq  i5 %tmp_2084, i5"   --->   Operation 4951 'icmp' 'Range1_all_ones_1061' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4952 [1/1] (0.63ns)   --->   "%Range1_all_zeros_957 = icmp_eq  i5 %tmp_2084, i5"   --->   Operation 4952 'icmp' 'Range1_all_zeros_957' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4953 [1/1] (0.00ns)   --->   "%sext_ln1118_184 = sext i16 %masked_kernel_V_47"   --->   Operation 4953 'sext' 'sext_ln1118_184' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 4954 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3172 = mul i27 %zext_ln1116_15, i27 %sext_ln1118_184"   --->   Operation 4954 'mul' 'p_Val2_3172' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 4955 [1/1] (0.00ns)   --->   "%p_Result_9750 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3172, i32"   --->   Operation 4955 'bitselect' 'p_Result_9750' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 4956 [1/1] (0.00ns)   --->   "%trunc_ln718_1030 = trunc i27 %p_Val2_3172"   --->   Operation 4956 'trunc' 'trunc_ln718_1030' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 4957 [1/1] (0.63ns)   --->   "%r_1030 = icmp_ne  i5 %trunc_ln718_1030, i5"   --->   Operation 4957 'icmp' 'r_1030' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4958 [1/1] (0.00ns)   --->   "%tmp_2085 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_3172, i32, i32"   --->   Operation 4958 'partselect' 'tmp_2085' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 4959 [1/1] (0.65ns)   --->   "%Range2_all_ones_1030 = icmp_eq  i4 %tmp_2085, i4"   --->   Operation 4959 'icmp' 'Range2_all_ones_1030' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4960 [1/1] (0.00ns)   --->   "%tmp_2086 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_3172, i32, i32"   --->   Operation 4960 'partselect' 'tmp_2086' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 4961 [1/1] (0.63ns)   --->   "%Range1_all_ones_1062 = icmp_eq  i5 %tmp_2086, i5"   --->   Operation 4961 'icmp' 'Range1_all_ones_1062' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4962 [1/1] (0.63ns)   --->   "%Range1_all_zeros_958 = icmp_eq  i5 %tmp_2086, i5"   --->   Operation 4962 'icmp' 'Range1_all_zeros_958' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4963 [1/1] (0.49ns)   --->   "%icmp_ln195_16 = icmp_ne  i3 %tmp_8415, i3" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 4963 'icmp' 'icmp_ln195_16' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4964 [1/1] (0.30ns)   --->   "%index_265 = select i1 %icmp_ln195_16, i10, i10 %trunc_ln193_33" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 4964 'select' 'index_265' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 4965 [1/1] (0.00ns)   --->   "%zext_ln196_16 = zext i10 %index_265" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 4965 'zext' 'zext_ln196_16' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 4966 [1/1] (0.00ns)   --->   "%inv_table_addr_16 = getelementptr i11 %inv_table, i64, i64 %zext_ln196_16" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 4966 'getelementptr' 'inv_table_addr_16' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 4967 [2/2] (1.15ns)   --->   "%inv_table_load_16 = load i10 %inv_table_addr_16"   --->   Operation 4967 'load' 'inv_table_load_16' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_30 : Operation 4968 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3204)   --->   "%p_Val2_3203 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_3202, i32, i32"   --->   Operation 4968 'partselect' 'p_Val2_3203' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 4969 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3204)   --->   "%p_Result_9076 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3202, i32"   --->   Operation 4969 'bitselect' 'p_Result_9076' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 4970 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3204)   --->   "%p_Result_9787 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3202, i32"   --->   Operation 4970 'bitselect' 'p_Result_9787' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 4971 [1/1] (0.00ns) (grouped into LUT with out node carry_2078)   --->   "%p_Result_9788 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3202, i32"   --->   Operation 4971 'bitselect' 'p_Result_9788' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 4972 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3204)   --->   "%or_ln412_1110 = or i1 %p_Result_9076, i1 %r_1038"   --->   Operation 4972 'or' 'or_ln412_1110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4973 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3204)   --->   "%and_ln412_1110 = and i1 %or_ln412_1110, i1 %p_Result_9787"   --->   Operation 4973 'and' 'and_ln412_1110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4974 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3204)   --->   "%zext_ln415_1110 = zext i1 %and_ln412_1110"   --->   Operation 4974 'zext' 'zext_ln415_1110' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 4975 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3204 = add i16 %zext_ln415_1110, i16 %p_Val2_3203"   --->   Operation 4975 'add' 'p_Val2_3204' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4976 [1/1] (0.00ns)   --->   "%p_Result_9789 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3204, i32"   --->   Operation 4976 'bitselect' 'p_Result_9789' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 4977 [1/1] (0.00ns) (grouped into LUT with out node carry_2078)   --->   "%xor_ln416_1038 = xor i1 %p_Result_9789, i1"   --->   Operation 4977 'xor' 'xor_ln416_1038' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4978 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2078 = and i1 %p_Result_9788, i1 %xor_ln416_1038"   --->   Operation 4978 'and' 'carry_2078' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4979 [1/1] (0.00ns) (grouped into LUT with out node overflow_1072)   --->   "%deleted_zeros_1038 = select i1 %carry_2078, i1 %Range1_all_ones_1072, i1 %Range1_all_zeros_966"   --->   Operation 4979 'select' 'deleted_zeros_1038' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 4980 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1933)   --->   "%tmp_8445 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3202, i32"   --->   Operation 4980 'bitselect' 'tmp_8445' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 4981 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1933)   --->   "%xor_ln780_966 = xor i1 %tmp_8445, i1"   --->   Operation 4981 'xor' 'xor_ln780_966' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4982 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1933)   --->   "%and_ln780_966 = and i1 %Range2_all_ones_1038, i1 %xor_ln780_966"   --->   Operation 4982 'and' 'and_ln780_966' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4983 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1933)   --->   "%deleted_ones_1000 = select i1 %carry_2078, i1 %and_ln780_966, i1 %Range1_all_ones_1072"   --->   Operation 4983 'select' 'deleted_ones_1000' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 4984 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_966)   --->   "%and_ln781_966 = and i1 %carry_2078, i1 %Range1_all_ones_1072"   --->   Operation 4984 'and' 'and_ln781_966' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4985 [1/1] (0.00ns) (grouped into LUT with out node overflow_1072)   --->   "%xor_ln785_2039 = xor i1 %deleted_zeros_1038, i1"   --->   Operation 4985 'xor' 'xor_ln785_2039' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4986 [1/1] (0.00ns) (grouped into LUT with out node overflow_1072)   --->   "%or_ln785_1037 = or i1 %p_Result_9789, i1 %xor_ln785_2039"   --->   Operation 4986 'or' 'or_ln785_1037' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4987 [1/1] (0.00ns) (grouped into LUT with out node overflow_1072)   --->   "%xor_ln785_2040 = xor i1 %p_Result_9786, i1"   --->   Operation 4987 'xor' 'xor_ln785_2040' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4988 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1072 = and i1 %or_ln785_1037, i1 %xor_ln785_2040"   --->   Operation 4988 'and' 'overflow_1072' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4989 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1933 = and i1 %p_Result_9789, i1 %deleted_ones_1000"   --->   Operation 4989 'and' 'and_ln786_1933' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4990 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_966)   --->   "%or_ln786_966 = or i1 %and_ln781_966, i1 %and_ln786_1933"   --->   Operation 4990 'or' 'or_ln786_966' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4991 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_966)   --->   "%xor_ln786_966 = xor i1 %or_ln786_966, i1"   --->   Operation 4991 'xor' 'xor_ln786_966' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4992 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_966)   --->   "%underflow_966 = and i1 %p_Result_9786, i1 %xor_ln786_966"   --->   Operation 4992 'and' 'underflow_966' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4993 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_52)   --->   "%select_ln384_1864 = select i1 %overflow_1072, i16, i16"   --->   Operation 4993 'select' 'select_ln384_1864' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 4994 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_966 = or i1 %overflow_1072, i1 %underflow_966"   --->   Operation 4994 'or' 'or_ln384_966' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4995 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_52 = select i1 %or_ln384_966, i16 %select_ln384_1864, i16 %p_Val2_3204"   --->   Operation 4995 'select' 'masked_kernel_V_52' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 4996 [1/1] (0.00ns)   --->   "%sext_ln703_787 = sext i16 %masked_kernel_V_89"   --->   Operation 4996 'sext' 'sext_ln703_787' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 4997 [1/1] (0.00ns)   --->   "%sext_ln703_788 = sext i16 %masked_kernel_V_52"   --->   Operation 4997 'sext' 'sext_ln703_788' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 4998 [1/1] (0.78ns)   --->   "%p_Val2_3205 = add i17 %sext_ln703_788, i17 %sext_ln703_787"   --->   Operation 4998 'add' 'p_Val2_3205' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 4999 [1/1] (0.00ns)   --->   "%p_Result_9790 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %p_Val2_3205, i32"   --->   Operation 4999 'bitselect' 'p_Result_9790' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 5000 [1/1] (0.78ns)   --->   "%p_Val2_3206 = add i16 %masked_kernel_V_89, i16 %masked_kernel_V_52"   --->   Operation 5000 'add' 'p_Val2_3206' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5001 [1/1] (0.00ns)   --->   "%p_Result_9791 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3206, i32"   --->   Operation 5001 'bitselect' 'p_Result_9791' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 5002 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_105)   --->   "%xor_ln785_2041 = xor i1 %p_Result_9790, i1"   --->   Operation 5002 'xor' 'xor_ln785_2041' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5003 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_105)   --->   "%overflow_1073 = and i1 %p_Result_9791, i1 %xor_ln785_2041"   --->   Operation 5003 'and' 'overflow_1073' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5004 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_105)   --->   "%xor_ln340_34 = xor i1 %p_Result_9790, i1 %p_Result_9791"   --->   Operation 5004 'xor' 'xor_ln340_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5005 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_105)   --->   "%select_ln384_1865 = select i1 %overflow_1073, i16, i16"   --->   Operation 5005 'select' 'select_ln384_1865' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 5006 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_105 = select i1 %xor_ln340_34, i16 %select_ln384_1865, i16 %p_Val2_3206"   --->   Operation 5006 'select' 'select_ln340_105' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 5007 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3209)   --->   "%p_Val2_3208 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_3207, i32, i32"   --->   Operation 5007 'partselect' 'p_Val2_3208' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 5008 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3209)   --->   "%p_Result_9083 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3207, i32"   --->   Operation 5008 'bitselect' 'p_Result_9083' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 5009 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3209)   --->   "%p_Result_9793 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3207, i32"   --->   Operation 5009 'bitselect' 'p_Result_9793' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 5010 [1/1] (0.00ns) (grouped into LUT with out node carry_2080)   --->   "%p_Result_9794 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3207, i32"   --->   Operation 5010 'bitselect' 'p_Result_9794' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 5011 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3209)   --->   "%or_ln412_1111 = or i1 %p_Result_9083, i1 %r_1039"   --->   Operation 5011 'or' 'or_ln412_1111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5012 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3209)   --->   "%and_ln412_1111 = and i1 %or_ln412_1111, i1 %p_Result_9793"   --->   Operation 5012 'and' 'and_ln412_1111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5013 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3209)   --->   "%zext_ln415_1111 = zext i1 %and_ln412_1111"   --->   Operation 5013 'zext' 'zext_ln415_1111' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 5014 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3209 = add i16 %zext_ln415_1111, i16 %p_Val2_3208"   --->   Operation 5014 'add' 'p_Val2_3209' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5015 [1/1] (0.00ns)   --->   "%p_Result_9795 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3209, i32"   --->   Operation 5015 'bitselect' 'p_Result_9795' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 5016 [1/1] (0.00ns) (grouped into LUT with out node carry_2080)   --->   "%xor_ln416_1039 = xor i1 %p_Result_9795, i1"   --->   Operation 5016 'xor' 'xor_ln416_1039' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5017 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2080 = and i1 %p_Result_9794, i1 %xor_ln416_1039"   --->   Operation 5017 'and' 'carry_2080' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5018 [1/1] (0.00ns) (grouped into LUT with out node overflow_1074)   --->   "%deleted_zeros_1039 = select i1 %carry_2080, i1 %Range1_all_ones_1074, i1 %Range1_all_zeros_967"   --->   Operation 5018 'select' 'deleted_zeros_1039' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 5019 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1935)   --->   "%tmp_8453 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3207, i32"   --->   Operation 5019 'bitselect' 'tmp_8453' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 5020 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1935)   --->   "%xor_ln780_967 = xor i1 %tmp_8453, i1"   --->   Operation 5020 'xor' 'xor_ln780_967' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5021 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1935)   --->   "%and_ln780_967 = and i1 %Range2_all_ones_1039, i1 %xor_ln780_967"   --->   Operation 5021 'and' 'and_ln780_967' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5022 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1935)   --->   "%deleted_ones_1002 = select i1 %carry_2080, i1 %and_ln780_967, i1 %Range1_all_ones_1074"   --->   Operation 5022 'select' 'deleted_ones_1002' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 5023 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_967)   --->   "%and_ln781_967 = and i1 %carry_2080, i1 %Range1_all_ones_1074"   --->   Operation 5023 'and' 'and_ln781_967' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5024 [1/1] (0.00ns) (grouped into LUT with out node overflow_1074)   --->   "%xor_ln785_2042 = xor i1 %deleted_zeros_1039, i1"   --->   Operation 5024 'xor' 'xor_ln785_2042' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5025 [1/1] (0.00ns) (grouped into LUT with out node overflow_1074)   --->   "%or_ln785_1038 = or i1 %p_Result_9795, i1 %xor_ln785_2042"   --->   Operation 5025 'or' 'or_ln785_1038' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5026 [1/1] (0.00ns) (grouped into LUT with out node overflow_1074)   --->   "%xor_ln785_2043 = xor i1 %p_Result_9792, i1"   --->   Operation 5026 'xor' 'xor_ln785_2043' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5027 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1074 = and i1 %or_ln785_1038, i1 %xor_ln785_2043"   --->   Operation 5027 'and' 'overflow_1074' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5028 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1935 = and i1 %p_Result_9795, i1 %deleted_ones_1002"   --->   Operation 5028 'and' 'and_ln786_1935' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5029 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_967)   --->   "%or_ln786_967 = or i1 %and_ln781_967, i1 %and_ln786_1935"   --->   Operation 5029 'or' 'or_ln786_967' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5030 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_967)   --->   "%xor_ln786_967 = xor i1 %or_ln786_967, i1"   --->   Operation 5030 'xor' 'xor_ln786_967' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5031 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_967)   --->   "%underflow_967 = and i1 %p_Result_9792, i1 %xor_ln786_967"   --->   Operation 5031 'and' 'underflow_967' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5032 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_53)   --->   "%select_ln384_1866 = select i1 %overflow_1074, i16, i16"   --->   Operation 5032 'select' 'select_ln384_1866' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 5033 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_967 = or i1 %overflow_1074, i1 %underflow_967"   --->   Operation 5033 'or' 'or_ln384_967' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5034 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_53 = select i1 %or_ln384_967, i16 %select_ln384_1866, i16 %p_Val2_3209"   --->   Operation 5034 'select' 'masked_kernel_V_53' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 5035 [1/1] (0.00ns)   --->   "%sext_ln703_789 = sext i16 %select_ln340_105"   --->   Operation 5035 'sext' 'sext_ln703_789' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 5036 [1/1] (0.00ns)   --->   "%sext_ln703_790 = sext i16 %masked_kernel_V_53"   --->   Operation 5036 'sext' 'sext_ln703_790' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 5037 [1/1] (0.78ns)   --->   "%p_Val2_3210 = add i17 %sext_ln703_789, i17 %sext_ln703_790"   --->   Operation 5037 'add' 'p_Val2_3210' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5038 [1/1] (0.00ns)   --->   "%p_Result_9796 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %p_Val2_3210, i32"   --->   Operation 5038 'bitselect' 'p_Result_9796' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 5039 [1/1] (0.78ns)   --->   "%p_Val2_3211 = add i16 %masked_kernel_V_53, i16 %select_ln340_105"   --->   Operation 5039 'add' 'p_Val2_3211' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5040 [1/1] (0.00ns)   --->   "%p_Result_9797 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3211, i32"   --->   Operation 5040 'bitselect' 'p_Result_9797' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 5041 [1/1] (0.00ns)   --->   "%sext_ln1118_198 = sext i27 %mul_ln1118_1025"   --->   Operation 5041 'sext' 'sext_ln1118_198' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 5042 [1/1] (0.00ns)   --->   "%sext_ln1118_199 = sext i16 %padding_mask_load_9"   --->   Operation 5042 'sext' 'sext_ln1118_199' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 5043 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3221 = mul i43 %sext_ln1118_199, i43 %sext_ln1118_198"   --->   Operation 5043 'mul' 'p_Val2_3221' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5044 [1/1] (0.00ns)   --->   "%p_Result_9810 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3221, i32"   --->   Operation 5044 'bitselect' 'p_Result_9810' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 5045 [1/1] (0.00ns)   --->   "%trunc_ln718_1043 = trunc i43 %p_Val2_3221"   --->   Operation 5045 'trunc' 'trunc_ln718_1043' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 5046 [1/1] (0.71ns)   --->   "%r_1043 = icmp_ne  i19 %trunc_ln718_1043, i19"   --->   Operation 5046 'icmp' 'r_1043' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5047 [1/1] (0.00ns)   --->   "%tmp_2111 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_3221, i32, i32"   --->   Operation 5047 'partselect' 'tmp_2111' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 5048 [1/1] (0.61ns)   --->   "%Range2_all_ones_1043 = icmp_eq  i6 %tmp_2111, i6"   --->   Operation 5048 'icmp' 'Range2_all_ones_1043' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5049 [1/1] (0.00ns)   --->   "%tmp_2112 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_3221, i32, i32"   --->   Operation 5049 'partselect' 'tmp_2112' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 5050 [1/1] (0.59ns)   --->   "%Range1_all_ones_1079 = icmp_eq  i7 %tmp_2112, i7"   --->   Operation 5050 'icmp' 'Range1_all_ones_1079' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5051 [1/1] (0.59ns)   --->   "%Range1_all_zeros_971 = icmp_eq  i7 %tmp_2112, i7"   --->   Operation 5051 'icmp' 'Range1_all_zeros_971' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5052 [1/1] (0.00ns)   --->   "%sext_ln1118_200 = sext i27 %mul_ln1118_1027"   --->   Operation 5052 'sext' 'sext_ln1118_200' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 5053 [1/1] (0.00ns)   --->   "%sext_ln1118_201 = sext i16 %padding_mask_load_10"   --->   Operation 5053 'sext' 'sext_ln1118_201' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 5054 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3225 = mul i43 %sext_ln1118_201, i43 %sext_ln1118_200"   --->   Operation 5054 'mul' 'p_Val2_3225' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5055 [1/1] (0.00ns)   --->   "%p_Result_9814 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3225, i32"   --->   Operation 5055 'bitselect' 'p_Result_9814' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 5056 [1/1] (0.00ns)   --->   "%trunc_ln718_1044 = trunc i43 %p_Val2_3225"   --->   Operation 5056 'trunc' 'trunc_ln718_1044' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 5057 [1/1] (0.71ns)   --->   "%r_1044 = icmp_ne  i19 %trunc_ln718_1044, i19"   --->   Operation 5057 'icmp' 'r_1044' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5058 [1/1] (0.00ns)   --->   "%tmp_2113 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_3225, i32, i32"   --->   Operation 5058 'partselect' 'tmp_2113' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 5059 [1/1] (0.61ns)   --->   "%Range2_all_ones_1044 = icmp_eq  i6 %tmp_2113, i6"   --->   Operation 5059 'icmp' 'Range2_all_ones_1044' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5060 [1/1] (0.00ns)   --->   "%tmp_2114 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_3225, i32, i32"   --->   Operation 5060 'partselect' 'tmp_2114' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 5061 [1/1] (0.59ns)   --->   "%Range1_all_ones_1080 = icmp_eq  i7 %tmp_2114, i7"   --->   Operation 5061 'icmp' 'Range1_all_ones_1080' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5062 [1/1] (0.59ns)   --->   "%Range1_all_zeros_972 = icmp_eq  i7 %tmp_2114, i7"   --->   Operation 5062 'icmp' 'Range1_all_zeros_972' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 5063 [1/2] (0.59ns)   --->   "%kernel_load_56 = load i7 %kernel_addr_56"   --->   Operation 5063 'load' 'kernel_load_56' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_30 : Operation 5064 [1/1] (0.00ns)   --->   "%zext_ln1118_56 = zext i11 %kernel_load_56"   --->   Operation 5064 'zext' 'zext_ln1118_56' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 5065 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_1029 = mul i27 %zext_ln1118_56, i27 %sext_ln1118_197"   --->   Operation 5065 'mul' 'mul_ln1118_1029' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5066 [1/2] (0.59ns)   --->   "%kernel_load_57 = load i7 %kernel_addr_57"   --->   Operation 5066 'load' 'kernel_load_57' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_30 : Operation 5067 [1/1] (0.00ns)   --->   "%zext_ln1118_57 = zext i11 %kernel_load_57"   --->   Operation 5067 'zext' 'zext_ln1118_57' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 5068 [1/1] (0.00ns)   --->   "%sext_ln1118_207 = sext i16 %padding_mask_load_10"   --->   Operation 5068 'sext' 'sext_ln1118_207' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 5069 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_1034 = mul i27 %zext_ln1118_57, i27 %sext_ln1118_207"   --->   Operation 5069 'mul' 'mul_ln1118_1034' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 5070 [1/1] (0.00ns)   --->   "%kernel_addr_58 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 5070 'getelementptr' 'kernel_addr_58' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 5071 [2/2] (0.59ns)   --->   "%kernel_load_58 = load i7 %kernel_addr_58"   --->   Operation 5071 'load' 'kernel_load_58' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_30 : Operation 5072 [1/1] (0.00ns)   --->   "%kernel_addr_59 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 5072 'getelementptr' 'kernel_addr_59' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 5073 [2/2] (0.59ns)   --->   "%kernel_load_59 = load i7 %kernel_addr_59"   --->   Operation 5073 'load' 'kernel_load_59' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>

State 31 <SV = 30> <Delay = 4.34>
ST_31 : Operation 5074 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3171)   --->   "%p_Val2_3170 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_3169, i32, i32"   --->   Operation 5074 'partselect' 'p_Val2_3170' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5075 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3171)   --->   "%p_Result_9027 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3169, i32"   --->   Operation 5075 'bitselect' 'p_Result_9027' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5076 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3171)   --->   "%p_Result_9747 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3169, i32"   --->   Operation 5076 'bitselect' 'p_Result_9747' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5077 [1/1] (0.00ns) (grouped into LUT with out node carry_2060)   --->   "%p_Result_9748 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3169, i32"   --->   Operation 5077 'bitselect' 'p_Result_9748' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5078 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3171)   --->   "%or_ln412_1101 = or i1 %p_Result_9027, i1 %r_1029"   --->   Operation 5078 'or' 'or_ln412_1101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5079 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3171)   --->   "%and_ln412_1101 = and i1 %or_ln412_1101, i1 %p_Result_9747"   --->   Operation 5079 'and' 'and_ln412_1101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5080 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3171)   --->   "%zext_ln415_1101 = zext i1 %and_ln412_1101"   --->   Operation 5080 'zext' 'zext_ln415_1101' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5081 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3171 = add i16 %zext_ln415_1101, i16 %p_Val2_3170"   --->   Operation 5081 'add' 'p_Val2_3171' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5082 [1/1] (0.00ns)   --->   "%p_Result_9749 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3171, i32"   --->   Operation 5082 'bitselect' 'p_Result_9749' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5083 [1/1] (0.00ns) (grouped into LUT with out node carry_2060)   --->   "%xor_ln416_1029 = xor i1 %p_Result_9749, i1"   --->   Operation 5083 'xor' 'xor_ln416_1029' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5084 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2060 = and i1 %p_Result_9748, i1 %xor_ln416_1029"   --->   Operation 5084 'and' 'carry_2060' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5085 [1/1] (0.00ns) (grouped into LUT with out node overflow_1061)   --->   "%deleted_zeros_1029 = select i1 %carry_2060, i1 %Range1_all_ones_1061, i1 %Range1_all_zeros_957"   --->   Operation 5085 'select' 'deleted_zeros_1029' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 5086 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1915)   --->   "%tmp_8384 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3169, i32"   --->   Operation 5086 'bitselect' 'tmp_8384' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5087 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1915)   --->   "%xor_ln780_957 = xor i1 %tmp_8384, i1"   --->   Operation 5087 'xor' 'xor_ln780_957' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5088 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1915)   --->   "%and_ln780_957 = and i1 %Range2_all_ones_1029, i1 %xor_ln780_957"   --->   Operation 5088 'and' 'and_ln780_957' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5089 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1915)   --->   "%deleted_ones_989 = select i1 %carry_2060, i1 %and_ln780_957, i1 %Range1_all_ones_1061"   --->   Operation 5089 'select' 'deleted_ones_989' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 5090 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_957)   --->   "%and_ln781_957 = and i1 %carry_2060, i1 %Range1_all_ones_1061"   --->   Operation 5090 'and' 'and_ln781_957' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5091 [1/1] (0.00ns) (grouped into LUT with out node overflow_1061)   --->   "%xor_ln785_2019 = xor i1 %deleted_zeros_1029, i1"   --->   Operation 5091 'xor' 'xor_ln785_2019' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5092 [1/1] (0.00ns) (grouped into LUT with out node overflow_1061)   --->   "%or_ln785_1028 = or i1 %p_Result_9749, i1 %xor_ln785_2019"   --->   Operation 5092 'or' 'or_ln785_1028' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5093 [1/1] (0.00ns) (grouped into LUT with out node overflow_1061)   --->   "%xor_ln785_2020 = xor i1 %p_Result_9746, i1"   --->   Operation 5093 'xor' 'xor_ln785_2020' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5094 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1061 = and i1 %or_ln785_1028, i1 %xor_ln785_2020"   --->   Operation 5094 'and' 'overflow_1061' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5095 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1915 = and i1 %p_Result_9749, i1 %deleted_ones_989"   --->   Operation 5095 'and' 'and_ln786_1915' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5096 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_957)   --->   "%or_ln786_957 = or i1 %and_ln781_957, i1 %and_ln786_1915"   --->   Operation 5096 'or' 'or_ln786_957' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5097 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_957)   --->   "%xor_ln786_957 = xor i1 %or_ln786_957, i1"   --->   Operation 5097 'xor' 'xor_ln786_957' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5098 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_957)   --->   "%underflow_957 = and i1 %p_Result_9746, i1 %xor_ln786_957"   --->   Operation 5098 'and' 'underflow_957' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5099 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_989)   --->   "%select_ln384_1853 = select i1 %overflow_1061, i16, i16"   --->   Operation 5099 'select' 'select_ln384_1853' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 5100 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_957 = or i1 %overflow_1061, i1 %underflow_957"   --->   Operation 5100 'or' 'or_ln384_957' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5101 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_989 = select i1 %or_ln384_957, i16 %select_ln384_1853, i16 %p_Val2_3171"   --->   Operation 5101 'select' 'select_ln384_989' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 5102 [1/1] (0.00ns)   --->   "%output_addr_116 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5102 'getelementptr' 'output_addr_116' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5103 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_989, i7 %output_addr_116"   --->   Operation 5103 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_31 : Operation 5104 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3174)   --->   "%p_Val2_3173 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_3172, i32, i32"   --->   Operation 5104 'partselect' 'p_Val2_3173' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5105 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3174)   --->   "%p_Result_9032 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3172, i32"   --->   Operation 5105 'bitselect' 'p_Result_9032' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5106 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3174)   --->   "%p_Result_9751 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3172, i32"   --->   Operation 5106 'bitselect' 'p_Result_9751' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5107 [1/1] (0.00ns) (grouped into LUT with out node carry_2062)   --->   "%p_Result_9752 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3172, i32"   --->   Operation 5107 'bitselect' 'p_Result_9752' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5108 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3174)   --->   "%or_ln412_1102 = or i1 %p_Result_9032, i1 %r_1030"   --->   Operation 5108 'or' 'or_ln412_1102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5109 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3174)   --->   "%and_ln412_1102 = and i1 %or_ln412_1102, i1 %p_Result_9751"   --->   Operation 5109 'and' 'and_ln412_1102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5110 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3174)   --->   "%zext_ln415_1102 = zext i1 %and_ln412_1102"   --->   Operation 5110 'zext' 'zext_ln415_1102' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5111 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3174 = add i16 %zext_ln415_1102, i16 %p_Val2_3173"   --->   Operation 5111 'add' 'p_Val2_3174' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5112 [1/1] (0.00ns)   --->   "%p_Result_9753 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3174, i32"   --->   Operation 5112 'bitselect' 'p_Result_9753' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5113 [1/1] (0.00ns) (grouped into LUT with out node carry_2062)   --->   "%xor_ln416_1030 = xor i1 %p_Result_9753, i1"   --->   Operation 5113 'xor' 'xor_ln416_1030' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5114 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2062 = and i1 %p_Result_9752, i1 %xor_ln416_1030"   --->   Operation 5114 'and' 'carry_2062' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5115 [1/1] (0.00ns) (grouped into LUT with out node overflow_1062)   --->   "%deleted_zeros_1030 = select i1 %carry_2062, i1 %Range1_all_ones_1062, i1 %Range1_all_zeros_958"   --->   Operation 5115 'select' 'deleted_zeros_1030' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 5116 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1917)   --->   "%tmp_8390 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3172, i32"   --->   Operation 5116 'bitselect' 'tmp_8390' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5117 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1917)   --->   "%xor_ln780_958 = xor i1 %tmp_8390, i1"   --->   Operation 5117 'xor' 'xor_ln780_958' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5118 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1917)   --->   "%and_ln780_958 = and i1 %Range2_all_ones_1030, i1 %xor_ln780_958"   --->   Operation 5118 'and' 'and_ln780_958' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5119 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1917)   --->   "%deleted_ones_990 = select i1 %carry_2062, i1 %and_ln780_958, i1 %Range1_all_ones_1062"   --->   Operation 5119 'select' 'deleted_ones_990' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 5120 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_958)   --->   "%and_ln781_958 = and i1 %carry_2062, i1 %Range1_all_ones_1062"   --->   Operation 5120 'and' 'and_ln781_958' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5121 [1/1] (0.00ns) (grouped into LUT with out node overflow_1062)   --->   "%xor_ln785_2021 = xor i1 %deleted_zeros_1030, i1"   --->   Operation 5121 'xor' 'xor_ln785_2021' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5122 [1/1] (0.00ns) (grouped into LUT with out node overflow_1062)   --->   "%or_ln785_1029 = or i1 %p_Result_9753, i1 %xor_ln785_2021"   --->   Operation 5122 'or' 'or_ln785_1029' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5123 [1/1] (0.00ns) (grouped into LUT with out node overflow_1062)   --->   "%xor_ln785_2022 = xor i1 %p_Result_9750, i1"   --->   Operation 5123 'xor' 'xor_ln785_2022' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5124 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1062 = and i1 %or_ln785_1029, i1 %xor_ln785_2022"   --->   Operation 5124 'and' 'overflow_1062' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5125 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1917 = and i1 %p_Result_9753, i1 %deleted_ones_990"   --->   Operation 5125 'and' 'and_ln786_1917' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5126 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_958)   --->   "%or_ln786_958 = or i1 %and_ln781_958, i1 %and_ln786_1917"   --->   Operation 5126 'or' 'or_ln786_958' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5127 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_958)   --->   "%xor_ln786_958 = xor i1 %or_ln786_958, i1"   --->   Operation 5127 'xor' 'xor_ln786_958' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5128 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_958)   --->   "%underflow_958 = and i1 %p_Result_9750, i1 %xor_ln786_958"   --->   Operation 5128 'and' 'underflow_958' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5129 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_990)   --->   "%select_ln384_1854 = select i1 %overflow_1062, i16, i16"   --->   Operation 5129 'select' 'select_ln384_1854' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 5130 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_958 = or i1 %overflow_1062, i1 %underflow_958"   --->   Operation 5130 'or' 'or_ln384_958' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5131 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_990 = select i1 %or_ln384_958, i16 %select_ln384_1854, i16 %p_Val2_3174"   --->   Operation 5131 'select' 'select_ln384_990' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 5132 [1/1] (0.00ns)   --->   "%output_addr_117 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5132 'getelementptr' 'output_addr_117' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5133 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_990, i7 %output_addr_117"   --->   Operation 5133 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_31 : Operation 5134 [1/2] (1.15ns)   --->   "%inv_table_load_16 = load i10 %inv_table_addr_16"   --->   Operation 5134 'load' 'inv_table_load_16' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_31 : Operation 5135 [1/1] (0.00ns)   --->   "%zext_ln1116_16 = zext i11 %inv_table_load_16"   --->   Operation 5135 'zext' 'zext_ln1116_16' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5136 [1/1] (0.00ns)   --->   "%sext_ln1118_188 = sext i16 %masked_kernel_V_88"   --->   Operation 5136 'sext' 'sext_ln1118_188' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5137 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3189 = mul i27 %zext_ln1116_16, i27 %sext_ln1118_188"   --->   Operation 5137 'mul' 'p_Val2_3189' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5138 [1/1] (0.00ns)   --->   "%p_Result_9770 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3189, i32"   --->   Operation 5138 'bitselect' 'p_Result_9770' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5139 [1/1] (0.00ns)   --->   "%trunc_ln718_1034 = trunc i27 %p_Val2_3189"   --->   Operation 5139 'trunc' 'trunc_ln718_1034' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5140 [1/1] (0.63ns)   --->   "%r_1034 = icmp_ne  i5 %trunc_ln718_1034, i5"   --->   Operation 5140 'icmp' 'r_1034' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5141 [1/1] (0.00ns)   --->   "%tmp_2093 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_3189, i32, i32"   --->   Operation 5141 'partselect' 'tmp_2093' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5142 [1/1] (0.65ns)   --->   "%Range2_all_ones_1034 = icmp_eq  i4 %tmp_2093, i4"   --->   Operation 5142 'icmp' 'Range2_all_ones_1034' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5143 [1/1] (0.00ns)   --->   "%tmp_2094 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_3189, i32, i32"   --->   Operation 5143 'partselect' 'tmp_2094' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5144 [1/1] (0.63ns)   --->   "%Range1_all_ones_1068 = icmp_eq  i5 %tmp_2094, i5"   --->   Operation 5144 'icmp' 'Range1_all_ones_1068' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5145 [1/1] (0.63ns)   --->   "%Range1_all_zeros_962 = icmp_eq  i5 %tmp_2094, i5"   --->   Operation 5145 'icmp' 'Range1_all_zeros_962' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5146 [1/1] (0.00ns)   --->   "%sext_ln1118_189 = sext i16 %masked_kernel_V_49"   --->   Operation 5146 'sext' 'sext_ln1118_189' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5147 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3192 = mul i27 %zext_ln1116_16, i27 %sext_ln1118_189"   --->   Operation 5147 'mul' 'p_Val2_3192' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5148 [1/1] (0.00ns)   --->   "%p_Result_9774 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3192, i32"   --->   Operation 5148 'bitselect' 'p_Result_9774' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5149 [1/1] (0.00ns)   --->   "%trunc_ln718_1035 = trunc i27 %p_Val2_3192"   --->   Operation 5149 'trunc' 'trunc_ln718_1035' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5150 [1/1] (0.63ns)   --->   "%r_1035 = icmp_ne  i5 %trunc_ln718_1035, i5"   --->   Operation 5150 'icmp' 'r_1035' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5151 [1/1] (0.00ns)   --->   "%tmp_2095 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_3192, i32, i32"   --->   Operation 5151 'partselect' 'tmp_2095' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5152 [1/1] (0.65ns)   --->   "%Range2_all_ones_1035 = icmp_eq  i4 %tmp_2095, i4"   --->   Operation 5152 'icmp' 'Range2_all_ones_1035' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5153 [1/1] (0.00ns)   --->   "%tmp_2096 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_3192, i32, i32"   --->   Operation 5153 'partselect' 'tmp_2096' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5154 [1/1] (0.63ns)   --->   "%Range1_all_ones_1069 = icmp_eq  i5 %tmp_2096, i5"   --->   Operation 5154 'icmp' 'Range1_all_ones_1069' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5155 [1/1] (0.63ns)   --->   "%Range1_all_zeros_963 = icmp_eq  i5 %tmp_2096, i5"   --->   Operation 5155 'icmp' 'Range1_all_zeros_963' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5156 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_106)   --->   "%xor_ln785_2044 = xor i1 %p_Result_9796, i1"   --->   Operation 5156 'xor' 'xor_ln785_2044' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5157 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_106)   --->   "%overflow_1075 = and i1 %p_Result_9797, i1 %xor_ln785_2044"   --->   Operation 5157 'and' 'overflow_1075' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5158 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_106)   --->   "%xor_ln340_35 = xor i1 %p_Result_9796, i1 %p_Result_9797"   --->   Operation 5158 'xor' 'xor_ln340_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5159 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_106)   --->   "%select_ln384_1867 = select i1 %overflow_1075, i16, i16"   --->   Operation 5159 'select' 'select_ln384_1867' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 5160 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_106 = select i1 %xor_ln340_35, i16 %select_ln384_1867, i16 %p_Val2_3211"   --->   Operation 5160 'select' 'select_ln340_106' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 5161 [1/1] (0.00ns)   --->   "%tmp_457 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %select_ln340_106, i32, i32"   --->   Operation 5161 'partselect' 'tmp_457' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5162 [1/1] (0.00ns)   --->   "%sext_ln850_88 = sext i13 %tmp_457"   --->   Operation 5162 'sext' 'sext_ln850_88' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5163 [1/1] (0.00ns) (grouped into LUT with out node index_266)   --->   "%tmp_8456 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln340_106, i32"   --->   Operation 5163 'bitselect' 'tmp_8456' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5164 [1/1] (0.00ns)   --->   "%trunc_ln851_88 = trunc i16 %select_ln340_106"   --->   Operation 5164 'trunc' 'trunc_ln851_88' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5165 [1/1] (0.00ns)   --->   "%p_Result_104 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln851_88, i7"   --->   Operation 5165 'bitconcatenate' 'p_Result_104' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5166 [1/1] (0.60ns)   --->   "%icmp_ln851_88 = icmp_ne  i10 %p_Result_104, i10"   --->   Operation 5166 'icmp' 'icmp_ln851_88' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5167 [1/1] (0.75ns)   --->   "%add_ln695_88 = add i14, i14 %sext_ln850_88"   --->   Operation 5167 'add' 'add_ln695_88' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5168 [1/1] (0.00ns) (grouped into LUT with out node index_266)   --->   "%select_ln850_88 = select i1 %icmp_ln851_88, i14 %add_ln695_88, i14 %sext_ln850_88"   --->   Operation 5168 'select' 'select_ln850_88' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 5169 [1/1] (0.34ns) (out node of the LUT)   --->   "%index_266 = select i1 %tmp_8456, i14 %select_ln850_88, i14 %sext_ln850_88"   --->   Operation 5169 'select' 'index_266' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 5170 [1/1] (0.00ns)   --->   "%trunc_ln193_34 = trunc i14 %index_266" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 5170 'trunc' 'trunc_ln193_34' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5171 [1/1] (0.00ns)   --->   "%tmp_8457 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %index_266, i32" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 5171 'bitselect' 'tmp_8457' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5172 [1/1] (0.32ns)   --->   "%index_267 = select i1 %tmp_8457, i13, i13 %trunc_ln193_34" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 5172 'select' 'index_267' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 5173 [1/1] (0.00ns)   --->   "%trunc_ln193_35 = trunc i13 %index_267" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 5173 'trunc' 'trunc_ln193_35' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5174 [1/1] (0.00ns)   --->   "%tmp_8458 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index_267, i32, i32" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 5174 'partselect' 'tmp_8458' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5175 [1/1] (0.49ns)   --->   "%icmp_ln195_17 = icmp_ne  i3 %tmp_8458, i3" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 5175 'icmp' 'icmp_ln195_17' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5176 [1/1] (0.30ns)   --->   "%index_268 = select i1 %icmp_ln195_17, i10, i10 %trunc_ln193_35" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 5176 'select' 'index_268' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 5177 [1/1] (0.00ns)   --->   "%zext_ln196_17 = zext i10 %index_268" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 5177 'zext' 'zext_ln196_17' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5178 [1/1] (0.00ns)   --->   "%inv_table_addr_17 = getelementptr i11 %inv_table, i64, i64 %zext_ln196_17" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 5178 'getelementptr' 'inv_table_addr_17' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5179 [2/2] (1.15ns)   --->   "%inv_table_load_17 = load i10 %inv_table_addr_17"   --->   Operation 5179 'load' 'inv_table_load_17' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_31 : Operation 5180 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3223)   --->   "%p_Val2_3222 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_3221, i32, i32"   --->   Operation 5180 'partselect' 'p_Val2_3222' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5181 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3223)   --->   "%p_Result_9105 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3221, i32"   --->   Operation 5181 'bitselect' 'p_Result_9105' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5182 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3223)   --->   "%p_Result_9811 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3221, i32"   --->   Operation 5182 'bitselect' 'p_Result_9811' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5183 [1/1] (0.00ns) (grouped into LUT with out node carry_2088)   --->   "%p_Result_9812 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3221, i32"   --->   Operation 5183 'bitselect' 'p_Result_9812' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5184 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3223)   --->   "%or_ln412_1115 = or i1 %p_Result_9105, i1 %r_1043"   --->   Operation 5184 'or' 'or_ln412_1115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5185 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3223)   --->   "%and_ln412_1115 = and i1 %or_ln412_1115, i1 %p_Result_9811"   --->   Operation 5185 'and' 'and_ln412_1115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5186 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3223)   --->   "%zext_ln415_1115 = zext i1 %and_ln412_1115"   --->   Operation 5186 'zext' 'zext_ln415_1115' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5187 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3223 = add i16 %zext_ln415_1115, i16 %p_Val2_3222"   --->   Operation 5187 'add' 'p_Val2_3223' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5188 [1/1] (0.00ns)   --->   "%p_Result_9813 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3223, i32"   --->   Operation 5188 'bitselect' 'p_Result_9813' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5189 [1/1] (0.00ns) (grouped into LUT with out node carry_2088)   --->   "%xor_ln416_1043 = xor i1 %p_Result_9813, i1"   --->   Operation 5189 'xor' 'xor_ln416_1043' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5190 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2088 = and i1 %p_Result_9812, i1 %xor_ln416_1043"   --->   Operation 5190 'and' 'carry_2088' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5191 [1/1] (0.00ns) (grouped into LUT with out node overflow_1079)   --->   "%deleted_zeros_1043 = select i1 %carry_2088, i1 %Range1_all_ones_1079, i1 %Range1_all_zeros_971"   --->   Operation 5191 'select' 'deleted_zeros_1043' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 5192 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1943)   --->   "%tmp_8482 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3221, i32"   --->   Operation 5192 'bitselect' 'tmp_8482' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5193 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1943)   --->   "%xor_ln780_971 = xor i1 %tmp_8482, i1"   --->   Operation 5193 'xor' 'xor_ln780_971' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5194 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1943)   --->   "%and_ln780_971 = and i1 %Range2_all_ones_1043, i1 %xor_ln780_971"   --->   Operation 5194 'and' 'and_ln780_971' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5195 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1943)   --->   "%deleted_ones_1007 = select i1 %carry_2088, i1 %and_ln780_971, i1 %Range1_all_ones_1079"   --->   Operation 5195 'select' 'deleted_ones_1007' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 5196 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_971)   --->   "%and_ln781_971 = and i1 %carry_2088, i1 %Range1_all_ones_1079"   --->   Operation 5196 'and' 'and_ln781_971' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5197 [1/1] (0.00ns) (grouped into LUT with out node overflow_1079)   --->   "%xor_ln785_2051 = xor i1 %deleted_zeros_1043, i1"   --->   Operation 5197 'xor' 'xor_ln785_2051' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5198 [1/1] (0.00ns) (grouped into LUT with out node overflow_1079)   --->   "%or_ln785_1042 = or i1 %p_Result_9813, i1 %xor_ln785_2051"   --->   Operation 5198 'or' 'or_ln785_1042' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5199 [1/1] (0.00ns) (grouped into LUT with out node overflow_1079)   --->   "%xor_ln785_2052 = xor i1 %p_Result_9810, i1"   --->   Operation 5199 'xor' 'xor_ln785_2052' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5200 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1079 = and i1 %or_ln785_1042, i1 %xor_ln785_2052"   --->   Operation 5200 'and' 'overflow_1079' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5201 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1943 = and i1 %p_Result_9813, i1 %deleted_ones_1007"   --->   Operation 5201 'and' 'and_ln786_1943' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5202 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_971)   --->   "%or_ln786_971 = or i1 %and_ln781_971, i1 %and_ln786_1943"   --->   Operation 5202 'or' 'or_ln786_971' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5203 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_971)   --->   "%xor_ln786_971 = xor i1 %or_ln786_971, i1"   --->   Operation 5203 'xor' 'xor_ln786_971' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5204 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_971)   --->   "%underflow_971 = and i1 %p_Result_9810, i1 %xor_ln786_971"   --->   Operation 5204 'and' 'underflow_971' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5205 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_90)   --->   "%select_ln384_1871 = select i1 %overflow_1079, i16, i16"   --->   Operation 5205 'select' 'select_ln384_1871' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 5206 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_971 = or i1 %overflow_1079, i1 %underflow_971"   --->   Operation 5206 'or' 'or_ln384_971' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5207 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_90 = select i1 %or_ln384_971, i16 %select_ln384_1871, i16 %p_Val2_3223"   --->   Operation 5207 'select' 'masked_kernel_V_90' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 5208 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3227)   --->   "%p_Val2_3226 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_3225, i32, i32"   --->   Operation 5208 'partselect' 'p_Val2_3226' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5209 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3227)   --->   "%p_Result_9110 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3225, i32"   --->   Operation 5209 'bitselect' 'p_Result_9110' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5210 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3227)   --->   "%p_Result_9815 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3225, i32"   --->   Operation 5210 'bitselect' 'p_Result_9815' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5211 [1/1] (0.00ns) (grouped into LUT with out node carry_2090)   --->   "%p_Result_9816 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3225, i32"   --->   Operation 5211 'bitselect' 'p_Result_9816' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5212 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3227)   --->   "%or_ln412_1116 = or i1 %p_Result_9110, i1 %r_1044"   --->   Operation 5212 'or' 'or_ln412_1116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5213 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3227)   --->   "%and_ln412_1116 = and i1 %or_ln412_1116, i1 %p_Result_9815"   --->   Operation 5213 'and' 'and_ln412_1116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5214 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3227)   --->   "%zext_ln415_1116 = zext i1 %and_ln412_1116"   --->   Operation 5214 'zext' 'zext_ln415_1116' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5215 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3227 = add i16 %zext_ln415_1116, i16 %p_Val2_3226"   --->   Operation 5215 'add' 'p_Val2_3227' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5216 [1/1] (0.00ns)   --->   "%p_Result_9817 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3227, i32"   --->   Operation 5216 'bitselect' 'p_Result_9817' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5217 [1/1] (0.00ns) (grouped into LUT with out node carry_2090)   --->   "%xor_ln416_1044 = xor i1 %p_Result_9817, i1"   --->   Operation 5217 'xor' 'xor_ln416_1044' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5218 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2090 = and i1 %p_Result_9816, i1 %xor_ln416_1044"   --->   Operation 5218 'and' 'carry_2090' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5219 [1/1] (0.00ns) (grouped into LUT with out node overflow_1080)   --->   "%deleted_zeros_1044 = select i1 %carry_2090, i1 %Range1_all_ones_1080, i1 %Range1_all_zeros_972"   --->   Operation 5219 'select' 'deleted_zeros_1044' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 5220 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1945)   --->   "%tmp_8488 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3225, i32"   --->   Operation 5220 'bitselect' 'tmp_8488' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5221 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1945)   --->   "%xor_ln780_972 = xor i1 %tmp_8488, i1"   --->   Operation 5221 'xor' 'xor_ln780_972' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5222 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1945)   --->   "%and_ln780_972 = and i1 %Range2_all_ones_1044, i1 %xor_ln780_972"   --->   Operation 5222 'and' 'and_ln780_972' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5223 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1945)   --->   "%deleted_ones_1008 = select i1 %carry_2090, i1 %and_ln780_972, i1 %Range1_all_ones_1080"   --->   Operation 5223 'select' 'deleted_ones_1008' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 5224 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_972)   --->   "%and_ln781_972 = and i1 %carry_2090, i1 %Range1_all_ones_1080"   --->   Operation 5224 'and' 'and_ln781_972' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5225 [1/1] (0.00ns) (grouped into LUT with out node overflow_1080)   --->   "%xor_ln785_2053 = xor i1 %deleted_zeros_1044, i1"   --->   Operation 5225 'xor' 'xor_ln785_2053' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5226 [1/1] (0.00ns) (grouped into LUT with out node overflow_1080)   --->   "%or_ln785_1043 = or i1 %p_Result_9817, i1 %xor_ln785_2053"   --->   Operation 5226 'or' 'or_ln785_1043' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5227 [1/1] (0.00ns) (grouped into LUT with out node overflow_1080)   --->   "%xor_ln785_2054 = xor i1 %p_Result_9814, i1"   --->   Operation 5227 'xor' 'xor_ln785_2054' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5228 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1080 = and i1 %or_ln785_1043, i1 %xor_ln785_2054"   --->   Operation 5228 'and' 'overflow_1080' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5229 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1945 = and i1 %p_Result_9817, i1 %deleted_ones_1008"   --->   Operation 5229 'and' 'and_ln786_1945' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5230 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_972)   --->   "%or_ln786_972 = or i1 %and_ln781_972, i1 %and_ln786_1945"   --->   Operation 5230 'or' 'or_ln786_972' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5231 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_972)   --->   "%xor_ln786_972 = xor i1 %or_ln786_972, i1"   --->   Operation 5231 'xor' 'xor_ln786_972' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5232 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_972)   --->   "%underflow_972 = and i1 %p_Result_9814, i1 %xor_ln786_972"   --->   Operation 5232 'and' 'underflow_972' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5233 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_55)   --->   "%select_ln384_1872 = select i1 %overflow_1080, i16, i16"   --->   Operation 5233 'select' 'select_ln384_1872' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 5234 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_972 = or i1 %overflow_1080, i1 %underflow_972"   --->   Operation 5234 'or' 'or_ln384_972' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5235 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_55 = select i1 %or_ln384_972, i16 %select_ln384_1872, i16 %p_Val2_3227"   --->   Operation 5235 'select' 'masked_kernel_V_55' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 5236 [1/1] (0.00ns)   --->   "%sext_ln1118_202 = sext i27 %mul_ln1118_1029"   --->   Operation 5236 'sext' 'sext_ln1118_202' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5237 [1/1] (0.00ns)   --->   "%sext_ln1118_203 = sext i16 %padding_mask_load_11"   --->   Operation 5237 'sext' 'sext_ln1118_203' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5238 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3230 = mul i43 %sext_ln1118_203, i43 %sext_ln1118_202"   --->   Operation 5238 'mul' 'p_Val2_3230' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5239 [1/1] (0.00ns)   --->   "%p_Result_9820 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3230, i32"   --->   Operation 5239 'bitselect' 'p_Result_9820' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5240 [1/1] (0.00ns)   --->   "%trunc_ln718_1045 = trunc i43 %p_Val2_3230"   --->   Operation 5240 'trunc' 'trunc_ln718_1045' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5241 [1/1] (0.71ns)   --->   "%r_1045 = icmp_ne  i19 %trunc_ln718_1045, i19"   --->   Operation 5241 'icmp' 'r_1045' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5242 [1/1] (0.00ns)   --->   "%tmp_2115 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_3230, i32, i32"   --->   Operation 5242 'partselect' 'tmp_2115' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5243 [1/1] (0.61ns)   --->   "%Range2_all_ones_1045 = icmp_eq  i6 %tmp_2115, i6"   --->   Operation 5243 'icmp' 'Range2_all_ones_1045' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5244 [1/1] (0.00ns)   --->   "%tmp_2116 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_3230, i32, i32"   --->   Operation 5244 'partselect' 'tmp_2116' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5245 [1/1] (0.59ns)   --->   "%Range1_all_ones_1082 = icmp_eq  i7 %tmp_2116, i7"   --->   Operation 5245 'icmp' 'Range1_all_ones_1082' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5246 [1/1] (0.59ns)   --->   "%Range1_all_zeros_973 = icmp_eq  i7 %tmp_2116, i7"   --->   Operation 5246 'icmp' 'Range1_all_zeros_973' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5247 [1/1] (0.00ns)   --->   "%sext_ln1118_208 = sext i27 %mul_ln1118_1034"   --->   Operation 5247 'sext' 'sext_ln1118_208' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5248 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3244 = mul i43 %sext_ln1118_199, i43 %sext_ln1118_208"   --->   Operation 5248 'mul' 'p_Val2_3244' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5249 [1/1] (0.00ns)   --->   "%p_Result_9838 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3244, i32"   --->   Operation 5249 'bitselect' 'p_Result_9838' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5250 [1/1] (0.00ns)   --->   "%trunc_ln718_1049 = trunc i43 %p_Val2_3244"   --->   Operation 5250 'trunc' 'trunc_ln718_1049' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5251 [1/1] (0.71ns)   --->   "%r_1049 = icmp_ne  i19 %trunc_ln718_1049, i19"   --->   Operation 5251 'icmp' 'r_1049' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5252 [1/1] (0.00ns)   --->   "%tmp_2123 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_3244, i32, i32"   --->   Operation 5252 'partselect' 'tmp_2123' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5253 [1/1] (0.61ns)   --->   "%Range2_all_ones_1049 = icmp_eq  i6 %tmp_2123, i6"   --->   Operation 5253 'icmp' 'Range2_all_ones_1049' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5254 [1/1] (0.00ns)   --->   "%tmp_2124 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_3244, i32, i32"   --->   Operation 5254 'partselect' 'tmp_2124' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5255 [1/1] (0.59ns)   --->   "%Range1_all_ones_1087 = icmp_eq  i7 %tmp_2124, i7"   --->   Operation 5255 'icmp' 'Range1_all_ones_1087' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5256 [1/1] (0.59ns)   --->   "%Range1_all_zeros_977 = icmp_eq  i7 %tmp_2124, i7"   --->   Operation 5256 'icmp' 'Range1_all_zeros_977' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 5257 [1/2] (0.59ns)   --->   "%kernel_load_58 = load i7 %kernel_addr_58"   --->   Operation 5257 'load' 'kernel_load_58' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_31 : Operation 5258 [1/1] (0.00ns)   --->   "%zext_ln1118_58 = zext i11 %kernel_load_58"   --->   Operation 5258 'zext' 'zext_ln1118_58' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5259 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_1036 = mul i27 %zext_ln1118_58, i27 %sext_ln1118_207"   --->   Operation 5259 'mul' 'mul_ln1118_1036' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5260 [1/2] (0.59ns)   --->   "%kernel_load_59 = load i7 %kernel_addr_59"   --->   Operation 5260 'load' 'kernel_load_59' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_31 : Operation 5261 [1/1] (0.00ns)   --->   "%zext_ln1118_59 = zext i11 %kernel_load_59"   --->   Operation 5261 'zext' 'zext_ln1118_59' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5262 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_1038 = mul i27 %zext_ln1118_59, i27 %sext_ln1118_207"   --->   Operation 5262 'mul' 'mul_ln1118_1038' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 5263 [1/1] (0.00ns)   --->   "%kernel_addr_60 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 5263 'getelementptr' 'kernel_addr_60' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5264 [2/2] (0.59ns)   --->   "%kernel_load_60 = load i7 %kernel_addr_60"   --->   Operation 5264 'load' 'kernel_load_60' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_31 : Operation 5265 [1/1] (0.00ns)   --->   "%kernel_addr_61 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 5265 'getelementptr' 'kernel_addr_61' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 5266 [2/2] (0.59ns)   --->   "%kernel_load_61 = load i7 %kernel_addr_61"   --->   Operation 5266 'load' 'kernel_load_61' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>

State 32 <SV = 31> <Delay = 4.34>
ST_32 : Operation 5267 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3191)   --->   "%p_Val2_3190 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_3189, i32, i32"   --->   Operation 5267 'partselect' 'p_Val2_3190' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5268 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3191)   --->   "%p_Result_9056 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3189, i32"   --->   Operation 5268 'bitselect' 'p_Result_9056' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5269 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3191)   --->   "%p_Result_9771 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3189, i32"   --->   Operation 5269 'bitselect' 'p_Result_9771' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5270 [1/1] (0.00ns) (grouped into LUT with out node carry_2070)   --->   "%p_Result_9772 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3189, i32"   --->   Operation 5270 'bitselect' 'p_Result_9772' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5271 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3191)   --->   "%or_ln412_1106 = or i1 %p_Result_9056, i1 %r_1034"   --->   Operation 5271 'or' 'or_ln412_1106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5272 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3191)   --->   "%and_ln412_1106 = and i1 %or_ln412_1106, i1 %p_Result_9771"   --->   Operation 5272 'and' 'and_ln412_1106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5273 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3191)   --->   "%zext_ln415_1106 = zext i1 %and_ln412_1106"   --->   Operation 5273 'zext' 'zext_ln415_1106' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5274 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3191 = add i16 %zext_ln415_1106, i16 %p_Val2_3190"   --->   Operation 5274 'add' 'p_Val2_3191' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5275 [1/1] (0.00ns)   --->   "%p_Result_9773 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3191, i32"   --->   Operation 5275 'bitselect' 'p_Result_9773' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5276 [1/1] (0.00ns) (grouped into LUT with out node carry_2070)   --->   "%xor_ln416_1034 = xor i1 %p_Result_9773, i1"   --->   Operation 5276 'xor' 'xor_ln416_1034' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5277 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2070 = and i1 %p_Result_9772, i1 %xor_ln416_1034"   --->   Operation 5277 'and' 'carry_2070' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5278 [1/1] (0.00ns) (grouped into LUT with out node overflow_1068)   --->   "%deleted_zeros_1034 = select i1 %carry_2070, i1 %Range1_all_ones_1068, i1 %Range1_all_zeros_962"   --->   Operation 5278 'select' 'deleted_zeros_1034' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 5279 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1925)   --->   "%tmp_8421 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3189, i32"   --->   Operation 5279 'bitselect' 'tmp_8421' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5280 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1925)   --->   "%xor_ln780_962 = xor i1 %tmp_8421, i1"   --->   Operation 5280 'xor' 'xor_ln780_962' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5281 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1925)   --->   "%and_ln780_962 = and i1 %Range2_all_ones_1034, i1 %xor_ln780_962"   --->   Operation 5281 'and' 'and_ln780_962' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5282 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1925)   --->   "%deleted_ones_996 = select i1 %carry_2070, i1 %and_ln780_962, i1 %Range1_all_ones_1068"   --->   Operation 5282 'select' 'deleted_ones_996' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 5283 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_962)   --->   "%and_ln781_962 = and i1 %carry_2070, i1 %Range1_all_ones_1068"   --->   Operation 5283 'and' 'and_ln781_962' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5284 [1/1] (0.00ns) (grouped into LUT with out node overflow_1068)   --->   "%xor_ln785_2031 = xor i1 %deleted_zeros_1034, i1"   --->   Operation 5284 'xor' 'xor_ln785_2031' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5285 [1/1] (0.00ns) (grouped into LUT with out node overflow_1068)   --->   "%or_ln785_1033 = or i1 %p_Result_9773, i1 %xor_ln785_2031"   --->   Operation 5285 'or' 'or_ln785_1033' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5286 [1/1] (0.00ns) (grouped into LUT with out node overflow_1068)   --->   "%xor_ln785_2032 = xor i1 %p_Result_9770, i1"   --->   Operation 5286 'xor' 'xor_ln785_2032' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5287 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1068 = and i1 %or_ln785_1033, i1 %xor_ln785_2032"   --->   Operation 5287 'and' 'overflow_1068' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5288 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1925 = and i1 %p_Result_9773, i1 %deleted_ones_996"   --->   Operation 5288 'and' 'and_ln786_1925' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5289 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_962)   --->   "%or_ln786_962 = or i1 %and_ln781_962, i1 %and_ln786_1925"   --->   Operation 5289 'or' 'or_ln786_962' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5290 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_962)   --->   "%xor_ln786_962 = xor i1 %or_ln786_962, i1"   --->   Operation 5290 'xor' 'xor_ln786_962' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5291 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_962)   --->   "%underflow_962 = and i1 %p_Result_9770, i1 %xor_ln786_962"   --->   Operation 5291 'and' 'underflow_962' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5292 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_996)   --->   "%select_ln384_1860 = select i1 %overflow_1068, i16, i16"   --->   Operation 5292 'select' 'select_ln384_1860' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 5293 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_962 = or i1 %overflow_1068, i1 %underflow_962"   --->   Operation 5293 'or' 'or_ln384_962' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5294 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_996 = select i1 %or_ln384_962, i16 %select_ln384_1860, i16 %p_Val2_3191"   --->   Operation 5294 'select' 'select_ln384_996' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 5295 [1/1] (0.00ns)   --->   "%output_addr_118 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5295 'getelementptr' 'output_addr_118' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5296 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_996, i7 %output_addr_118"   --->   Operation 5296 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_32 : Operation 5297 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3194)   --->   "%p_Val2_3193 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_3192, i32, i32"   --->   Operation 5297 'partselect' 'p_Val2_3193' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5298 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3194)   --->   "%p_Result_9061 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3192, i32"   --->   Operation 5298 'bitselect' 'p_Result_9061' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5299 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3194)   --->   "%p_Result_9775 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3192, i32"   --->   Operation 5299 'bitselect' 'p_Result_9775' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5300 [1/1] (0.00ns) (grouped into LUT with out node carry_2072)   --->   "%p_Result_9776 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3192, i32"   --->   Operation 5300 'bitselect' 'p_Result_9776' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5301 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3194)   --->   "%or_ln412_1107 = or i1 %p_Result_9061, i1 %r_1035"   --->   Operation 5301 'or' 'or_ln412_1107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5302 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3194)   --->   "%and_ln412_1107 = and i1 %or_ln412_1107, i1 %p_Result_9775"   --->   Operation 5302 'and' 'and_ln412_1107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5303 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3194)   --->   "%zext_ln415_1107 = zext i1 %and_ln412_1107"   --->   Operation 5303 'zext' 'zext_ln415_1107' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5304 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3194 = add i16 %zext_ln415_1107, i16 %p_Val2_3193"   --->   Operation 5304 'add' 'p_Val2_3194' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5305 [1/1] (0.00ns)   --->   "%p_Result_9777 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3194, i32"   --->   Operation 5305 'bitselect' 'p_Result_9777' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5306 [1/1] (0.00ns) (grouped into LUT with out node carry_2072)   --->   "%xor_ln416_1035 = xor i1 %p_Result_9777, i1"   --->   Operation 5306 'xor' 'xor_ln416_1035' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5307 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2072 = and i1 %p_Result_9776, i1 %xor_ln416_1035"   --->   Operation 5307 'and' 'carry_2072' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5308 [1/1] (0.00ns) (grouped into LUT with out node overflow_1069)   --->   "%deleted_zeros_1035 = select i1 %carry_2072, i1 %Range1_all_ones_1069, i1 %Range1_all_zeros_963"   --->   Operation 5308 'select' 'deleted_zeros_1035' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 5309 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1927)   --->   "%tmp_8427 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3192, i32"   --->   Operation 5309 'bitselect' 'tmp_8427' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5310 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1927)   --->   "%xor_ln780_963 = xor i1 %tmp_8427, i1"   --->   Operation 5310 'xor' 'xor_ln780_963' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5311 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1927)   --->   "%and_ln780_963 = and i1 %Range2_all_ones_1035, i1 %xor_ln780_963"   --->   Operation 5311 'and' 'and_ln780_963' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5312 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1927)   --->   "%deleted_ones_997 = select i1 %carry_2072, i1 %and_ln780_963, i1 %Range1_all_ones_1069"   --->   Operation 5312 'select' 'deleted_ones_997' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 5313 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_963)   --->   "%and_ln781_963 = and i1 %carry_2072, i1 %Range1_all_ones_1069"   --->   Operation 5313 'and' 'and_ln781_963' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5314 [1/1] (0.00ns) (grouped into LUT with out node overflow_1069)   --->   "%xor_ln785_2033 = xor i1 %deleted_zeros_1035, i1"   --->   Operation 5314 'xor' 'xor_ln785_2033' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5315 [1/1] (0.00ns) (grouped into LUT with out node overflow_1069)   --->   "%or_ln785_1034 = or i1 %p_Result_9777, i1 %xor_ln785_2033"   --->   Operation 5315 'or' 'or_ln785_1034' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5316 [1/1] (0.00ns) (grouped into LUT with out node overflow_1069)   --->   "%xor_ln785_2034 = xor i1 %p_Result_9774, i1"   --->   Operation 5316 'xor' 'xor_ln785_2034' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5317 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1069 = and i1 %or_ln785_1034, i1 %xor_ln785_2034"   --->   Operation 5317 'and' 'overflow_1069' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5318 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1927 = and i1 %p_Result_9777, i1 %deleted_ones_997"   --->   Operation 5318 'and' 'and_ln786_1927' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5319 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_963)   --->   "%or_ln786_963 = or i1 %and_ln781_963, i1 %and_ln786_1927"   --->   Operation 5319 'or' 'or_ln786_963' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5320 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_963)   --->   "%xor_ln786_963 = xor i1 %or_ln786_963, i1"   --->   Operation 5320 'xor' 'xor_ln786_963' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5321 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_963)   --->   "%underflow_963 = and i1 %p_Result_9774, i1 %xor_ln786_963"   --->   Operation 5321 'and' 'underflow_963' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5322 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_997)   --->   "%select_ln384_1861 = select i1 %overflow_1069, i16, i16"   --->   Operation 5322 'select' 'select_ln384_1861' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 5323 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_963 = or i1 %overflow_1069, i1 %underflow_963"   --->   Operation 5323 'or' 'or_ln384_963' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5324 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_997 = select i1 %or_ln384_963, i16 %select_ln384_1861, i16 %p_Val2_3194"   --->   Operation 5324 'select' 'select_ln384_997' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 5325 [1/1] (0.00ns)   --->   "%output_addr_119 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5325 'getelementptr' 'output_addr_119' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5326 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_997, i7 %output_addr_119"   --->   Operation 5326 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_32 : Operation 5327 [1/1] (0.00ns)   --->   "%sext_ln1118_190 = sext i16 %masked_kernel_V_50"   --->   Operation 5327 'sext' 'sext_ln1118_190' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5328 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3195 = mul i27 %zext_ln1116_16, i27 %sext_ln1118_190"   --->   Operation 5328 'mul' 'p_Val2_3195' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 5329 [1/1] (0.00ns)   --->   "%p_Result_9778 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3195, i32"   --->   Operation 5329 'bitselect' 'p_Result_9778' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5330 [1/1] (0.00ns)   --->   "%trunc_ln718_1036 = trunc i27 %p_Val2_3195"   --->   Operation 5330 'trunc' 'trunc_ln718_1036' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5331 [1/1] (0.63ns)   --->   "%r_1036 = icmp_ne  i5 %trunc_ln718_1036, i5"   --->   Operation 5331 'icmp' 'r_1036' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5332 [1/1] (0.00ns)   --->   "%tmp_2097 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_3195, i32, i32"   --->   Operation 5332 'partselect' 'tmp_2097' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5333 [1/1] (0.65ns)   --->   "%Range2_all_ones_1036 = icmp_eq  i4 %tmp_2097, i4"   --->   Operation 5333 'icmp' 'Range2_all_ones_1036' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5334 [1/1] (0.00ns)   --->   "%tmp_2098 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_3195, i32, i32"   --->   Operation 5334 'partselect' 'tmp_2098' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5335 [1/1] (0.63ns)   --->   "%Range1_all_ones_1070 = icmp_eq  i5 %tmp_2098, i5"   --->   Operation 5335 'icmp' 'Range1_all_ones_1070' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5336 [1/1] (0.63ns)   --->   "%Range1_all_zeros_964 = icmp_eq  i5 %tmp_2098, i5"   --->   Operation 5336 'icmp' 'Range1_all_zeros_964' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5337 [1/2] (1.15ns)   --->   "%inv_table_load_17 = load i10 %inv_table_addr_17"   --->   Operation 5337 'load' 'inv_table_load_17' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_32 : Operation 5338 [1/1] (0.00ns)   --->   "%zext_ln1116_17 = zext i11 %inv_table_load_17"   --->   Operation 5338 'zext' 'zext_ln1116_17' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5339 [1/1] (0.00ns)   --->   "%sext_ln1118_194 = sext i16 %masked_kernel_V_89"   --->   Operation 5339 'sext' 'sext_ln1118_194' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5340 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3212 = mul i27 %zext_ln1116_17, i27 %sext_ln1118_194"   --->   Operation 5340 'mul' 'p_Val2_3212' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 5341 [1/1] (0.00ns)   --->   "%p_Result_9798 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3212, i32"   --->   Operation 5341 'bitselect' 'p_Result_9798' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5342 [1/1] (0.00ns)   --->   "%trunc_ln718_1040 = trunc i27 %p_Val2_3212"   --->   Operation 5342 'trunc' 'trunc_ln718_1040' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5343 [1/1] (0.63ns)   --->   "%r_1040 = icmp_ne  i5 %trunc_ln718_1040, i5"   --->   Operation 5343 'icmp' 'r_1040' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5344 [1/1] (0.00ns)   --->   "%tmp_2105 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_3212, i32, i32"   --->   Operation 5344 'partselect' 'tmp_2105' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5345 [1/1] (0.65ns)   --->   "%Range2_all_ones_1040 = icmp_eq  i4 %tmp_2105, i4"   --->   Operation 5345 'icmp' 'Range2_all_ones_1040' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5346 [1/1] (0.00ns)   --->   "%tmp_2106 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_3212, i32, i32"   --->   Operation 5346 'partselect' 'tmp_2106' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5347 [1/1] (0.63ns)   --->   "%Range1_all_ones_1076 = icmp_eq  i5 %tmp_2106, i5"   --->   Operation 5347 'icmp' 'Range1_all_ones_1076' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5348 [1/1] (0.63ns)   --->   "%Range1_all_zeros_968 = icmp_eq  i5 %tmp_2106, i5"   --->   Operation 5348 'icmp' 'Range1_all_zeros_968' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5349 [1/1] (0.00ns)   --->   "%sext_ln703_791 = sext i16 %masked_kernel_V_90"   --->   Operation 5349 'sext' 'sext_ln703_791' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5350 [1/1] (0.00ns)   --->   "%sext_ln703_792 = sext i16 %masked_kernel_V_55"   --->   Operation 5350 'sext' 'sext_ln703_792' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5351 [1/1] (0.78ns)   --->   "%p_Val2_3228 = add i17 %sext_ln703_792, i17 %sext_ln703_791"   --->   Operation 5351 'add' 'p_Val2_3228' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5352 [1/1] (0.00ns)   --->   "%p_Result_9818 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %p_Val2_3228, i32"   --->   Operation 5352 'bitselect' 'p_Result_9818' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5353 [1/1] (0.78ns)   --->   "%p_Val2_3229 = add i16 %masked_kernel_V_90, i16 %masked_kernel_V_55"   --->   Operation 5353 'add' 'p_Val2_3229' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5354 [1/1] (0.00ns)   --->   "%p_Result_9819 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3229, i32"   --->   Operation 5354 'bitselect' 'p_Result_9819' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5355 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_107)   --->   "%xor_ln785_2055 = xor i1 %p_Result_9818, i1"   --->   Operation 5355 'xor' 'xor_ln785_2055' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5356 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_107)   --->   "%overflow_1081 = and i1 %p_Result_9819, i1 %xor_ln785_2055"   --->   Operation 5356 'and' 'overflow_1081' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5357 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_107)   --->   "%xor_ln340_36 = xor i1 %p_Result_9818, i1 %p_Result_9819"   --->   Operation 5357 'xor' 'xor_ln340_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5358 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_107)   --->   "%select_ln384_1873 = select i1 %overflow_1081, i16, i16"   --->   Operation 5358 'select' 'select_ln384_1873' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 5359 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_107 = select i1 %xor_ln340_36, i16 %select_ln384_1873, i16 %p_Val2_3229"   --->   Operation 5359 'select' 'select_ln340_107' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 5360 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3232)   --->   "%p_Val2_3231 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_3230, i32, i32"   --->   Operation 5360 'partselect' 'p_Val2_3231' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5361 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3232)   --->   "%p_Result_9117 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3230, i32"   --->   Operation 5361 'bitselect' 'p_Result_9117' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5362 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3232)   --->   "%p_Result_9821 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3230, i32"   --->   Operation 5362 'bitselect' 'p_Result_9821' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5363 [1/1] (0.00ns) (grouped into LUT with out node carry_2092)   --->   "%p_Result_9822 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3230, i32"   --->   Operation 5363 'bitselect' 'p_Result_9822' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5364 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3232)   --->   "%or_ln412_1117 = or i1 %p_Result_9117, i1 %r_1045"   --->   Operation 5364 'or' 'or_ln412_1117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5365 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3232)   --->   "%and_ln412_1117 = and i1 %or_ln412_1117, i1 %p_Result_9821"   --->   Operation 5365 'and' 'and_ln412_1117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5366 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3232)   --->   "%zext_ln415_1117 = zext i1 %and_ln412_1117"   --->   Operation 5366 'zext' 'zext_ln415_1117' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5367 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3232 = add i16 %zext_ln415_1117, i16 %p_Val2_3231"   --->   Operation 5367 'add' 'p_Val2_3232' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5368 [1/1] (0.00ns)   --->   "%p_Result_9823 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3232, i32"   --->   Operation 5368 'bitselect' 'p_Result_9823' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5369 [1/1] (0.00ns) (grouped into LUT with out node carry_2092)   --->   "%xor_ln416_1045 = xor i1 %p_Result_9823, i1"   --->   Operation 5369 'xor' 'xor_ln416_1045' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5370 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2092 = and i1 %p_Result_9822, i1 %xor_ln416_1045"   --->   Operation 5370 'and' 'carry_2092' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5371 [1/1] (0.00ns) (grouped into LUT with out node overflow_1082)   --->   "%deleted_zeros_1045 = select i1 %carry_2092, i1 %Range1_all_ones_1082, i1 %Range1_all_zeros_973"   --->   Operation 5371 'select' 'deleted_zeros_1045' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 5372 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1947)   --->   "%tmp_8496 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3230, i32"   --->   Operation 5372 'bitselect' 'tmp_8496' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5373 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1947)   --->   "%xor_ln780_973 = xor i1 %tmp_8496, i1"   --->   Operation 5373 'xor' 'xor_ln780_973' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5374 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1947)   --->   "%and_ln780_973 = and i1 %Range2_all_ones_1045, i1 %xor_ln780_973"   --->   Operation 5374 'and' 'and_ln780_973' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5375 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1947)   --->   "%deleted_ones_1010 = select i1 %carry_2092, i1 %and_ln780_973, i1 %Range1_all_ones_1082"   --->   Operation 5375 'select' 'deleted_ones_1010' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 5376 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_973)   --->   "%and_ln781_973 = and i1 %carry_2092, i1 %Range1_all_ones_1082"   --->   Operation 5376 'and' 'and_ln781_973' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5377 [1/1] (0.00ns) (grouped into LUT with out node overflow_1082)   --->   "%xor_ln785_2056 = xor i1 %deleted_zeros_1045, i1"   --->   Operation 5377 'xor' 'xor_ln785_2056' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5378 [1/1] (0.00ns) (grouped into LUT with out node overflow_1082)   --->   "%or_ln785_1044 = or i1 %p_Result_9823, i1 %xor_ln785_2056"   --->   Operation 5378 'or' 'or_ln785_1044' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5379 [1/1] (0.00ns) (grouped into LUT with out node overflow_1082)   --->   "%xor_ln785_2057 = xor i1 %p_Result_9820, i1"   --->   Operation 5379 'xor' 'xor_ln785_2057' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5380 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1082 = and i1 %or_ln785_1044, i1 %xor_ln785_2057"   --->   Operation 5380 'and' 'overflow_1082' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5381 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1947 = and i1 %p_Result_9823, i1 %deleted_ones_1010"   --->   Operation 5381 'and' 'and_ln786_1947' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5382 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_973)   --->   "%or_ln786_973 = or i1 %and_ln781_973, i1 %and_ln786_1947"   --->   Operation 5382 'or' 'or_ln786_973' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5383 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_973)   --->   "%xor_ln786_973 = xor i1 %or_ln786_973, i1"   --->   Operation 5383 'xor' 'xor_ln786_973' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5384 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_973)   --->   "%underflow_973 = and i1 %p_Result_9820, i1 %xor_ln786_973"   --->   Operation 5384 'and' 'underflow_973' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5385 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_56)   --->   "%select_ln384_1874 = select i1 %overflow_1082, i16, i16"   --->   Operation 5385 'select' 'select_ln384_1874' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 5386 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_973 = or i1 %overflow_1082, i1 %underflow_973"   --->   Operation 5386 'or' 'or_ln384_973' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5387 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_56 = select i1 %or_ln384_973, i16 %select_ln384_1874, i16 %p_Val2_3232"   --->   Operation 5387 'select' 'masked_kernel_V_56' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 5388 [1/1] (0.00ns)   --->   "%sext_ln703_793 = sext i16 %select_ln340_107"   --->   Operation 5388 'sext' 'sext_ln703_793' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5389 [1/1] (0.00ns)   --->   "%sext_ln703_794 = sext i16 %masked_kernel_V_56"   --->   Operation 5389 'sext' 'sext_ln703_794' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5390 [1/1] (0.78ns)   --->   "%p_Val2_3233 = add i17 %sext_ln703_793, i17 %sext_ln703_794"   --->   Operation 5390 'add' 'p_Val2_3233' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5391 [1/1] (0.00ns)   --->   "%p_Result_9824 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %p_Val2_3233, i32"   --->   Operation 5391 'bitselect' 'p_Result_9824' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5392 [1/1] (0.78ns)   --->   "%p_Val2_3234 = add i16 %masked_kernel_V_56, i16 %select_ln340_107"   --->   Operation 5392 'add' 'p_Val2_3234' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5393 [1/1] (0.00ns)   --->   "%p_Result_9825 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3234, i32"   --->   Operation 5393 'bitselect' 'p_Result_9825' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5394 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_108)   --->   "%xor_ln785_2058 = xor i1 %p_Result_9824, i1"   --->   Operation 5394 'xor' 'xor_ln785_2058' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5395 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_108)   --->   "%overflow_1083 = and i1 %p_Result_9825, i1 %xor_ln785_2058"   --->   Operation 5395 'and' 'overflow_1083' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5396 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_108)   --->   "%xor_ln340_37 = xor i1 %p_Result_9824, i1 %p_Result_9825"   --->   Operation 5396 'xor' 'xor_ln340_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5397 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_108)   --->   "%select_ln384_1875 = select i1 %overflow_1083, i16, i16"   --->   Operation 5397 'select' 'select_ln384_1875' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 5398 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_108 = select i1 %xor_ln340_37, i16 %select_ln384_1875, i16 %p_Val2_3234"   --->   Operation 5398 'select' 'select_ln340_108' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 5399 [1/1] (0.00ns)   --->   "%tmp_459 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %select_ln340_108, i32, i32"   --->   Operation 5399 'partselect' 'tmp_459' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5400 [1/1] (0.00ns)   --->   "%sext_ln850_89 = sext i13 %tmp_459"   --->   Operation 5400 'sext' 'sext_ln850_89' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5401 [1/1] (0.00ns) (grouped into LUT with out node index_269)   --->   "%tmp_8499 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln340_108, i32"   --->   Operation 5401 'bitselect' 'tmp_8499' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5402 [1/1] (0.00ns)   --->   "%trunc_ln851_89 = trunc i16 %select_ln340_108"   --->   Operation 5402 'trunc' 'trunc_ln851_89' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5403 [1/1] (0.00ns)   --->   "%p_Result_105 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln851_89, i7"   --->   Operation 5403 'bitconcatenate' 'p_Result_105' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5404 [1/1] (0.60ns)   --->   "%icmp_ln851_89 = icmp_ne  i10 %p_Result_105, i10"   --->   Operation 5404 'icmp' 'icmp_ln851_89' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5405 [1/1] (0.75ns)   --->   "%add_ln695_89 = add i14, i14 %sext_ln850_89"   --->   Operation 5405 'add' 'add_ln695_89' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5406 [1/1] (0.00ns) (grouped into LUT with out node index_269)   --->   "%select_ln850_89 = select i1 %icmp_ln851_89, i14 %add_ln695_89, i14 %sext_ln850_89"   --->   Operation 5406 'select' 'select_ln850_89' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 5407 [1/1] (0.34ns) (out node of the LUT)   --->   "%index_269 = select i1 %tmp_8499, i14 %select_ln850_89, i14 %sext_ln850_89"   --->   Operation 5407 'select' 'index_269' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 5408 [1/1] (0.00ns)   --->   "%trunc_ln193_36 = trunc i14 %index_269" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 5408 'trunc' 'trunc_ln193_36' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5409 [1/1] (0.00ns)   --->   "%tmp_8500 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %index_269, i32" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 5409 'bitselect' 'tmp_8500' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5410 [1/1] (0.32ns)   --->   "%index_270 = select i1 %tmp_8500, i13, i13 %trunc_ln193_36" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 5410 'select' 'index_270' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 5411 [1/1] (0.00ns)   --->   "%trunc_ln193_37 = trunc i13 %index_270" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 5411 'trunc' 'trunc_ln193_37' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5412 [1/1] (0.00ns)   --->   "%tmp_8501 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index_270, i32, i32" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 5412 'partselect' 'tmp_8501' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5413 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3246)   --->   "%p_Val2_3245 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_3244, i32, i32"   --->   Operation 5413 'partselect' 'p_Val2_3245' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5414 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3246)   --->   "%p_Result_9139 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3244, i32"   --->   Operation 5414 'bitselect' 'p_Result_9139' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5415 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3246)   --->   "%p_Result_9839 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3244, i32"   --->   Operation 5415 'bitselect' 'p_Result_9839' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5416 [1/1] (0.00ns) (grouped into LUT with out node carry_2100)   --->   "%p_Result_9840 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3244, i32"   --->   Operation 5416 'bitselect' 'p_Result_9840' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5417 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3246)   --->   "%or_ln412_1121 = or i1 %p_Result_9139, i1 %r_1049"   --->   Operation 5417 'or' 'or_ln412_1121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5418 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3246)   --->   "%and_ln412_1121 = and i1 %or_ln412_1121, i1 %p_Result_9839"   --->   Operation 5418 'and' 'and_ln412_1121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5419 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3246)   --->   "%zext_ln415_1121 = zext i1 %and_ln412_1121"   --->   Operation 5419 'zext' 'zext_ln415_1121' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5420 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3246 = add i16 %zext_ln415_1121, i16 %p_Val2_3245"   --->   Operation 5420 'add' 'p_Val2_3246' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5421 [1/1] (0.00ns)   --->   "%p_Result_9841 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3246, i32"   --->   Operation 5421 'bitselect' 'p_Result_9841' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5422 [1/1] (0.00ns) (grouped into LUT with out node carry_2100)   --->   "%xor_ln416_1049 = xor i1 %p_Result_9841, i1"   --->   Operation 5422 'xor' 'xor_ln416_1049' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5423 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2100 = and i1 %p_Result_9840, i1 %xor_ln416_1049"   --->   Operation 5423 'and' 'carry_2100' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5424 [1/1] (0.00ns) (grouped into LUT with out node overflow_1087)   --->   "%deleted_zeros_1049 = select i1 %carry_2100, i1 %Range1_all_ones_1087, i1 %Range1_all_zeros_977"   --->   Operation 5424 'select' 'deleted_zeros_1049' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 5425 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1955)   --->   "%tmp_8525 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3244, i32"   --->   Operation 5425 'bitselect' 'tmp_8525' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5426 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1955)   --->   "%xor_ln780_977 = xor i1 %tmp_8525, i1"   --->   Operation 5426 'xor' 'xor_ln780_977' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5427 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1955)   --->   "%and_ln780_977 = and i1 %Range2_all_ones_1049, i1 %xor_ln780_977"   --->   Operation 5427 'and' 'and_ln780_977' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5428 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1955)   --->   "%deleted_ones_1015 = select i1 %carry_2100, i1 %and_ln780_977, i1 %Range1_all_ones_1087"   --->   Operation 5428 'select' 'deleted_ones_1015' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 5429 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_977)   --->   "%and_ln781_977 = and i1 %carry_2100, i1 %Range1_all_ones_1087"   --->   Operation 5429 'and' 'and_ln781_977' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5430 [1/1] (0.00ns) (grouped into LUT with out node overflow_1087)   --->   "%xor_ln785_2065 = xor i1 %deleted_zeros_1049, i1"   --->   Operation 5430 'xor' 'xor_ln785_2065' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5431 [1/1] (0.00ns) (grouped into LUT with out node overflow_1087)   --->   "%or_ln785_1048 = or i1 %p_Result_9841, i1 %xor_ln785_2065"   --->   Operation 5431 'or' 'or_ln785_1048' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5432 [1/1] (0.00ns) (grouped into LUT with out node overflow_1087)   --->   "%xor_ln785_2066 = xor i1 %p_Result_9838, i1"   --->   Operation 5432 'xor' 'xor_ln785_2066' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5433 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1087 = and i1 %or_ln785_1048, i1 %xor_ln785_2066"   --->   Operation 5433 'and' 'overflow_1087' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5434 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1955 = and i1 %p_Result_9841, i1 %deleted_ones_1015"   --->   Operation 5434 'and' 'and_ln786_1955' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5435 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_977)   --->   "%or_ln786_977 = or i1 %and_ln781_977, i1 %and_ln786_1955"   --->   Operation 5435 'or' 'or_ln786_977' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5436 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_977)   --->   "%xor_ln786_977 = xor i1 %or_ln786_977, i1"   --->   Operation 5436 'xor' 'xor_ln786_977' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5437 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_977)   --->   "%underflow_977 = and i1 %p_Result_9838, i1 %xor_ln786_977"   --->   Operation 5437 'and' 'underflow_977' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5438 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_91)   --->   "%select_ln384_1879 = select i1 %overflow_1087, i16, i16"   --->   Operation 5438 'select' 'select_ln384_1879' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 5439 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_977 = or i1 %overflow_1087, i1 %underflow_977"   --->   Operation 5439 'or' 'or_ln384_977' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5440 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_91 = select i1 %or_ln384_977, i16 %select_ln384_1879, i16 %p_Val2_3246"   --->   Operation 5440 'select' 'masked_kernel_V_91' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 5441 [1/1] (0.00ns)   --->   "%sext_ln1118_209 = sext i27 %mul_ln1118_1036"   --->   Operation 5441 'sext' 'sext_ln1118_209' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5442 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3248 = mul i43 %sext_ln1118_201, i43 %sext_ln1118_209"   --->   Operation 5442 'mul' 'p_Val2_3248' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 5443 [1/1] (0.00ns)   --->   "%p_Result_9842 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3248, i32"   --->   Operation 5443 'bitselect' 'p_Result_9842' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5444 [1/1] (0.00ns)   --->   "%trunc_ln718_1050 = trunc i43 %p_Val2_3248"   --->   Operation 5444 'trunc' 'trunc_ln718_1050' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5445 [1/1] (0.71ns)   --->   "%r_1050 = icmp_ne  i19 %trunc_ln718_1050, i19"   --->   Operation 5445 'icmp' 'r_1050' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5446 [1/1] (0.00ns)   --->   "%tmp_2125 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_3248, i32, i32"   --->   Operation 5446 'partselect' 'tmp_2125' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5447 [1/1] (0.61ns)   --->   "%Range2_all_ones_1050 = icmp_eq  i6 %tmp_2125, i6"   --->   Operation 5447 'icmp' 'Range2_all_ones_1050' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5448 [1/1] (0.00ns)   --->   "%tmp_2126 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_3248, i32, i32"   --->   Operation 5448 'partselect' 'tmp_2126' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5449 [1/1] (0.59ns)   --->   "%Range1_all_ones_1088 = icmp_eq  i7 %tmp_2126, i7"   --->   Operation 5449 'icmp' 'Range1_all_ones_1088' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5450 [1/1] (0.59ns)   --->   "%Range1_all_zeros_978 = icmp_eq  i7 %tmp_2126, i7"   --->   Operation 5450 'icmp' 'Range1_all_zeros_978' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5451 [1/1] (0.00ns)   --->   "%sext_ln1118_210 = sext i27 %mul_ln1118_1038"   --->   Operation 5451 'sext' 'sext_ln1118_210' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5452 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3253 = mul i43 %sext_ln1118_203, i43 %sext_ln1118_210"   --->   Operation 5452 'mul' 'p_Val2_3253' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 5453 [1/1] (0.00ns)   --->   "%p_Result_9848 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3253, i32"   --->   Operation 5453 'bitselect' 'p_Result_9848' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5454 [1/1] (0.00ns)   --->   "%trunc_ln718_1051 = trunc i43 %p_Val2_3253"   --->   Operation 5454 'trunc' 'trunc_ln718_1051' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5455 [1/1] (0.71ns)   --->   "%r_1051 = icmp_ne  i19 %trunc_ln718_1051, i19"   --->   Operation 5455 'icmp' 'r_1051' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5456 [1/1] (0.00ns)   --->   "%tmp_2127 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_3253, i32, i32"   --->   Operation 5456 'partselect' 'tmp_2127' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5457 [1/1] (0.61ns)   --->   "%Range2_all_ones_1051 = icmp_eq  i6 %tmp_2127, i6"   --->   Operation 5457 'icmp' 'Range2_all_ones_1051' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5458 [1/1] (0.00ns)   --->   "%tmp_2128 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_3253, i32, i32"   --->   Operation 5458 'partselect' 'tmp_2128' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5459 [1/1] (0.59ns)   --->   "%Range1_all_ones_1090 = icmp_eq  i7 %tmp_2128, i7"   --->   Operation 5459 'icmp' 'Range1_all_ones_1090' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5460 [1/1] (0.59ns)   --->   "%Range1_all_zeros_979 = icmp_eq  i7 %tmp_2128, i7"   --->   Operation 5460 'icmp' 'Range1_all_zeros_979' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 5461 [1/2] (0.59ns)   --->   "%kernel_load_60 = load i7 %kernel_addr_60"   --->   Operation 5461 'load' 'kernel_load_60' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_32 : Operation 5462 [1/1] (0.00ns)   --->   "%zext_ln1118_60 = zext i11 %kernel_load_60"   --->   Operation 5462 'zext' 'zext_ln1118_60' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5463 [1/1] (0.00ns)   --->   "%sext_ln1118_214 = sext i16 %padding_mask_load_11"   --->   Operation 5463 'sext' 'sext_ln1118_214' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5464 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_1043 = mul i27 %zext_ln1118_60, i27 %sext_ln1118_214"   --->   Operation 5464 'mul' 'mul_ln1118_1043' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 5465 [1/2] (0.59ns)   --->   "%kernel_load_61 = load i7 %kernel_addr_61"   --->   Operation 5465 'load' 'kernel_load_61' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_32 : Operation 5466 [1/1] (0.00ns)   --->   "%zext_ln1118_61 = zext i11 %kernel_load_61"   --->   Operation 5466 'zext' 'zext_ln1118_61' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5467 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_1045 = mul i27 %zext_ln1118_61, i27 %sext_ln1118_214"   --->   Operation 5467 'mul' 'mul_ln1118_1045' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 5468 [1/1] (0.00ns)   --->   "%kernel_addr_62 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 5468 'getelementptr' 'kernel_addr_62' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5469 [2/2] (0.59ns)   --->   "%kernel_load_62 = load i7 %kernel_addr_62"   --->   Operation 5469 'load' 'kernel_load_62' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_32 : Operation 5470 [1/1] (0.00ns)   --->   "%kernel_addr_63 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 5470 'getelementptr' 'kernel_addr_63' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 5471 [2/2] (0.59ns)   --->   "%kernel_load_63 = load i7 %kernel_addr_63"   --->   Operation 5471 'load' 'kernel_load_63' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>

State 33 <SV = 32> <Delay = 3.36>
ST_33 : Operation 5472 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3197)   --->   "%p_Val2_3196 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_3195, i32, i32"   --->   Operation 5472 'partselect' 'p_Val2_3196' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5473 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3197)   --->   "%p_Result_9066 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3195, i32"   --->   Operation 5473 'bitselect' 'p_Result_9066' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5474 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3197)   --->   "%p_Result_9779 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3195, i32"   --->   Operation 5474 'bitselect' 'p_Result_9779' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5475 [1/1] (0.00ns) (grouped into LUT with out node carry_2074)   --->   "%p_Result_9780 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3195, i32"   --->   Operation 5475 'bitselect' 'p_Result_9780' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5476 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3197)   --->   "%or_ln412_1108 = or i1 %p_Result_9066, i1 %r_1036"   --->   Operation 5476 'or' 'or_ln412_1108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5477 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3197)   --->   "%and_ln412_1108 = and i1 %or_ln412_1108, i1 %p_Result_9779"   --->   Operation 5477 'and' 'and_ln412_1108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5478 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3197)   --->   "%zext_ln415_1108 = zext i1 %and_ln412_1108"   --->   Operation 5478 'zext' 'zext_ln415_1108' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5479 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3197 = add i16 %zext_ln415_1108, i16 %p_Val2_3196"   --->   Operation 5479 'add' 'p_Val2_3197' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5480 [1/1] (0.00ns)   --->   "%p_Result_9781 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3197, i32"   --->   Operation 5480 'bitselect' 'p_Result_9781' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5481 [1/1] (0.00ns) (grouped into LUT with out node carry_2074)   --->   "%xor_ln416_1036 = xor i1 %p_Result_9781, i1"   --->   Operation 5481 'xor' 'xor_ln416_1036' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5482 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2074 = and i1 %p_Result_9780, i1 %xor_ln416_1036"   --->   Operation 5482 'and' 'carry_2074' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5483 [1/1] (0.00ns) (grouped into LUT with out node overflow_1070)   --->   "%deleted_zeros_1036 = select i1 %carry_2074, i1 %Range1_all_ones_1070, i1 %Range1_all_zeros_964"   --->   Operation 5483 'select' 'deleted_zeros_1036' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 5484 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1929)   --->   "%tmp_8433 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3195, i32"   --->   Operation 5484 'bitselect' 'tmp_8433' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5485 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1929)   --->   "%xor_ln780_964 = xor i1 %tmp_8433, i1"   --->   Operation 5485 'xor' 'xor_ln780_964' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5486 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1929)   --->   "%and_ln780_964 = and i1 %Range2_all_ones_1036, i1 %xor_ln780_964"   --->   Operation 5486 'and' 'and_ln780_964' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5487 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1929)   --->   "%deleted_ones_998 = select i1 %carry_2074, i1 %and_ln780_964, i1 %Range1_all_ones_1070"   --->   Operation 5487 'select' 'deleted_ones_998' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 5488 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_964)   --->   "%and_ln781_964 = and i1 %carry_2074, i1 %Range1_all_ones_1070"   --->   Operation 5488 'and' 'and_ln781_964' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5489 [1/1] (0.00ns) (grouped into LUT with out node overflow_1070)   --->   "%xor_ln785_2035 = xor i1 %deleted_zeros_1036, i1"   --->   Operation 5489 'xor' 'xor_ln785_2035' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5490 [1/1] (0.00ns) (grouped into LUT with out node overflow_1070)   --->   "%or_ln785_1035 = or i1 %p_Result_9781, i1 %xor_ln785_2035"   --->   Operation 5490 'or' 'or_ln785_1035' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5491 [1/1] (0.00ns) (grouped into LUT with out node overflow_1070)   --->   "%xor_ln785_2036 = xor i1 %p_Result_9778, i1"   --->   Operation 5491 'xor' 'xor_ln785_2036' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5492 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1070 = and i1 %or_ln785_1035, i1 %xor_ln785_2036"   --->   Operation 5492 'and' 'overflow_1070' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5493 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1929 = and i1 %p_Result_9781, i1 %deleted_ones_998"   --->   Operation 5493 'and' 'and_ln786_1929' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5494 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_964)   --->   "%or_ln786_964 = or i1 %and_ln781_964, i1 %and_ln786_1929"   --->   Operation 5494 'or' 'or_ln786_964' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5495 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_964)   --->   "%xor_ln786_964 = xor i1 %or_ln786_964, i1"   --->   Operation 5495 'xor' 'xor_ln786_964' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5496 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_964)   --->   "%underflow_964 = and i1 %p_Result_9778, i1 %xor_ln786_964"   --->   Operation 5496 'and' 'underflow_964' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5497 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_998)   --->   "%select_ln384_1862 = select i1 %overflow_1070, i16, i16"   --->   Operation 5497 'select' 'select_ln384_1862' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 5498 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_964 = or i1 %overflow_1070, i1 %underflow_964"   --->   Operation 5498 'or' 'or_ln384_964' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5499 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_998 = select i1 %or_ln384_964, i16 %select_ln384_1862, i16 %p_Val2_3197"   --->   Operation 5499 'select' 'select_ln384_998' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 5500 [1/1] (0.00ns)   --->   "%output_addr_120 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5500 'getelementptr' 'output_addr_120' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5501 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_998, i7 %output_addr_120"   --->   Operation 5501 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_33 : Operation 5502 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3214)   --->   "%p_Val2_3213 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_3212, i32, i32"   --->   Operation 5502 'partselect' 'p_Val2_3213' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5503 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3214)   --->   "%p_Result_9090 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3212, i32"   --->   Operation 5503 'bitselect' 'p_Result_9090' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5504 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3214)   --->   "%p_Result_9799 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3212, i32"   --->   Operation 5504 'bitselect' 'p_Result_9799' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5505 [1/1] (0.00ns) (grouped into LUT with out node carry_2082)   --->   "%p_Result_9800 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3212, i32"   --->   Operation 5505 'bitselect' 'p_Result_9800' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5506 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3214)   --->   "%or_ln412_1112 = or i1 %p_Result_9090, i1 %r_1040"   --->   Operation 5506 'or' 'or_ln412_1112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5507 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3214)   --->   "%and_ln412_1112 = and i1 %or_ln412_1112, i1 %p_Result_9799"   --->   Operation 5507 'and' 'and_ln412_1112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5508 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3214)   --->   "%zext_ln415_1112 = zext i1 %and_ln412_1112"   --->   Operation 5508 'zext' 'zext_ln415_1112' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5509 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3214 = add i16 %zext_ln415_1112, i16 %p_Val2_3213"   --->   Operation 5509 'add' 'p_Val2_3214' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5510 [1/1] (0.00ns)   --->   "%p_Result_9801 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3214, i32"   --->   Operation 5510 'bitselect' 'p_Result_9801' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5511 [1/1] (0.00ns) (grouped into LUT with out node carry_2082)   --->   "%xor_ln416_1040 = xor i1 %p_Result_9801, i1"   --->   Operation 5511 'xor' 'xor_ln416_1040' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5512 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2082 = and i1 %p_Result_9800, i1 %xor_ln416_1040"   --->   Operation 5512 'and' 'carry_2082' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5513 [1/1] (0.00ns) (grouped into LUT with out node overflow_1076)   --->   "%deleted_zeros_1040 = select i1 %carry_2082, i1 %Range1_all_ones_1076, i1 %Range1_all_zeros_968"   --->   Operation 5513 'select' 'deleted_zeros_1040' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 5514 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1937)   --->   "%tmp_8464 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3212, i32"   --->   Operation 5514 'bitselect' 'tmp_8464' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5515 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1937)   --->   "%xor_ln780_968 = xor i1 %tmp_8464, i1"   --->   Operation 5515 'xor' 'xor_ln780_968' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5516 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1937)   --->   "%and_ln780_968 = and i1 %Range2_all_ones_1040, i1 %xor_ln780_968"   --->   Operation 5516 'and' 'and_ln780_968' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5517 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1937)   --->   "%deleted_ones_1004 = select i1 %carry_2082, i1 %and_ln780_968, i1 %Range1_all_ones_1076"   --->   Operation 5517 'select' 'deleted_ones_1004' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 5518 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_968)   --->   "%and_ln781_968 = and i1 %carry_2082, i1 %Range1_all_ones_1076"   --->   Operation 5518 'and' 'and_ln781_968' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5519 [1/1] (0.00ns) (grouped into LUT with out node overflow_1076)   --->   "%xor_ln785_2045 = xor i1 %deleted_zeros_1040, i1"   --->   Operation 5519 'xor' 'xor_ln785_2045' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5520 [1/1] (0.00ns) (grouped into LUT with out node overflow_1076)   --->   "%or_ln785_1039 = or i1 %p_Result_9801, i1 %xor_ln785_2045"   --->   Operation 5520 'or' 'or_ln785_1039' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5521 [1/1] (0.00ns) (grouped into LUT with out node overflow_1076)   --->   "%xor_ln785_2046 = xor i1 %p_Result_9798, i1"   --->   Operation 5521 'xor' 'xor_ln785_2046' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5522 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1076 = and i1 %or_ln785_1039, i1 %xor_ln785_2046"   --->   Operation 5522 'and' 'overflow_1076' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5523 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1937 = and i1 %p_Result_9801, i1 %deleted_ones_1004"   --->   Operation 5523 'and' 'and_ln786_1937' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5524 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_968)   --->   "%or_ln786_968 = or i1 %and_ln781_968, i1 %and_ln786_1937"   --->   Operation 5524 'or' 'or_ln786_968' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5525 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_968)   --->   "%xor_ln786_968 = xor i1 %or_ln786_968, i1"   --->   Operation 5525 'xor' 'xor_ln786_968' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5526 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_968)   --->   "%underflow_968 = and i1 %p_Result_9798, i1 %xor_ln786_968"   --->   Operation 5526 'and' 'underflow_968' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5527 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_1004)   --->   "%select_ln384_1868 = select i1 %overflow_1076, i16, i16"   --->   Operation 5527 'select' 'select_ln384_1868' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 5528 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_968 = or i1 %overflow_1076, i1 %underflow_968"   --->   Operation 5528 'or' 'or_ln384_968' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5529 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_1004 = select i1 %or_ln384_968, i16 %select_ln384_1868, i16 %p_Val2_3214"   --->   Operation 5529 'select' 'select_ln384_1004' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 5530 [1/1] (0.00ns)   --->   "%output_addr_121 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5530 'getelementptr' 'output_addr_121' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5531 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_1004, i7 %output_addr_121"   --->   Operation 5531 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_33 : Operation 5532 [1/1] (0.00ns)   --->   "%sext_ln1118_195 = sext i16 %masked_kernel_V_52"   --->   Operation 5532 'sext' 'sext_ln1118_195' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5533 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3215 = mul i27 %zext_ln1116_17, i27 %sext_ln1118_195"   --->   Operation 5533 'mul' 'p_Val2_3215' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 5534 [1/1] (0.00ns)   --->   "%p_Result_9802 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3215, i32"   --->   Operation 5534 'bitselect' 'p_Result_9802' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5535 [1/1] (0.00ns)   --->   "%trunc_ln718_1041 = trunc i27 %p_Val2_3215"   --->   Operation 5535 'trunc' 'trunc_ln718_1041' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5536 [1/1] (0.63ns)   --->   "%r_1041 = icmp_ne  i5 %trunc_ln718_1041, i5"   --->   Operation 5536 'icmp' 'r_1041' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5537 [1/1] (0.00ns)   --->   "%tmp_2107 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_3215, i32, i32"   --->   Operation 5537 'partselect' 'tmp_2107' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5538 [1/1] (0.65ns)   --->   "%Range2_all_ones_1041 = icmp_eq  i4 %tmp_2107, i4"   --->   Operation 5538 'icmp' 'Range2_all_ones_1041' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5539 [1/1] (0.00ns)   --->   "%tmp_2108 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_3215, i32, i32"   --->   Operation 5539 'partselect' 'tmp_2108' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5540 [1/1] (0.63ns)   --->   "%Range1_all_ones_1077 = icmp_eq  i5 %tmp_2108, i5"   --->   Operation 5540 'icmp' 'Range1_all_ones_1077' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5541 [1/1] (0.63ns)   --->   "%Range1_all_zeros_969 = icmp_eq  i5 %tmp_2108, i5"   --->   Operation 5541 'icmp' 'Range1_all_zeros_969' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5542 [1/1] (0.00ns)   --->   "%sext_ln1118_196 = sext i16 %masked_kernel_V_53"   --->   Operation 5542 'sext' 'sext_ln1118_196' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5543 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3218 = mul i27 %zext_ln1116_17, i27 %sext_ln1118_196"   --->   Operation 5543 'mul' 'p_Val2_3218' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 5544 [1/1] (0.00ns)   --->   "%p_Result_9806 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3218, i32"   --->   Operation 5544 'bitselect' 'p_Result_9806' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5545 [1/1] (0.00ns)   --->   "%trunc_ln718_1042 = trunc i27 %p_Val2_3218"   --->   Operation 5545 'trunc' 'trunc_ln718_1042' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5546 [1/1] (0.63ns)   --->   "%r_1042 = icmp_ne  i5 %trunc_ln718_1042, i5"   --->   Operation 5546 'icmp' 'r_1042' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5547 [1/1] (0.00ns)   --->   "%tmp_2109 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_3218, i32, i32"   --->   Operation 5547 'partselect' 'tmp_2109' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5548 [1/1] (0.65ns)   --->   "%Range2_all_ones_1042 = icmp_eq  i4 %tmp_2109, i4"   --->   Operation 5548 'icmp' 'Range2_all_ones_1042' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5549 [1/1] (0.00ns)   --->   "%tmp_2110 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_3218, i32, i32"   --->   Operation 5549 'partselect' 'tmp_2110' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5550 [1/1] (0.63ns)   --->   "%Range1_all_ones_1078 = icmp_eq  i5 %tmp_2110, i5"   --->   Operation 5550 'icmp' 'Range1_all_ones_1078' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5551 [1/1] (0.63ns)   --->   "%Range1_all_zeros_970 = icmp_eq  i5 %tmp_2110, i5"   --->   Operation 5551 'icmp' 'Range1_all_zeros_970' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5552 [1/1] (0.49ns)   --->   "%icmp_ln195_18 = icmp_ne  i3 %tmp_8501, i3" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 5552 'icmp' 'icmp_ln195_18' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5553 [1/1] (0.30ns)   --->   "%index_271 = select i1 %icmp_ln195_18, i10, i10 %trunc_ln193_37" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 5553 'select' 'index_271' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 5554 [1/1] (0.00ns)   --->   "%zext_ln196_18 = zext i10 %index_271" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 5554 'zext' 'zext_ln196_18' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5555 [1/1] (0.00ns)   --->   "%inv_table_addr_18 = getelementptr i11 %inv_table, i64, i64 %zext_ln196_18" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 5555 'getelementptr' 'inv_table_addr_18' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5556 [2/2] (1.15ns)   --->   "%inv_table_load_18 = load i10 %inv_table_addr_18"   --->   Operation 5556 'load' 'inv_table_load_18' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_33 : Operation 5557 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3250)   --->   "%p_Val2_3249 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_3248, i32, i32"   --->   Operation 5557 'partselect' 'p_Val2_3249' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5558 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3250)   --->   "%p_Result_9144 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3248, i32"   --->   Operation 5558 'bitselect' 'p_Result_9144' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5559 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3250)   --->   "%p_Result_9843 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3248, i32"   --->   Operation 5559 'bitselect' 'p_Result_9843' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5560 [1/1] (0.00ns) (grouped into LUT with out node carry_2102)   --->   "%p_Result_9844 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3248, i32"   --->   Operation 5560 'bitselect' 'p_Result_9844' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5561 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3250)   --->   "%or_ln412_1122 = or i1 %p_Result_9144, i1 %r_1050"   --->   Operation 5561 'or' 'or_ln412_1122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5562 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3250)   --->   "%and_ln412_1122 = and i1 %or_ln412_1122, i1 %p_Result_9843"   --->   Operation 5562 'and' 'and_ln412_1122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5563 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3250)   --->   "%zext_ln415_1122 = zext i1 %and_ln412_1122"   --->   Operation 5563 'zext' 'zext_ln415_1122' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5564 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3250 = add i16 %zext_ln415_1122, i16 %p_Val2_3249"   --->   Operation 5564 'add' 'p_Val2_3250' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5565 [1/1] (0.00ns)   --->   "%p_Result_9845 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3250, i32"   --->   Operation 5565 'bitselect' 'p_Result_9845' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5566 [1/1] (0.00ns) (grouped into LUT with out node carry_2102)   --->   "%xor_ln416_1050 = xor i1 %p_Result_9845, i1"   --->   Operation 5566 'xor' 'xor_ln416_1050' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5567 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2102 = and i1 %p_Result_9844, i1 %xor_ln416_1050"   --->   Operation 5567 'and' 'carry_2102' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5568 [1/1] (0.00ns) (grouped into LUT with out node overflow_1088)   --->   "%deleted_zeros_1050 = select i1 %carry_2102, i1 %Range1_all_ones_1088, i1 %Range1_all_zeros_978"   --->   Operation 5568 'select' 'deleted_zeros_1050' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 5569 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1957)   --->   "%tmp_8531 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3248, i32"   --->   Operation 5569 'bitselect' 'tmp_8531' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5570 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1957)   --->   "%xor_ln780_978 = xor i1 %tmp_8531, i1"   --->   Operation 5570 'xor' 'xor_ln780_978' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5571 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1957)   --->   "%and_ln780_978 = and i1 %Range2_all_ones_1050, i1 %xor_ln780_978"   --->   Operation 5571 'and' 'and_ln780_978' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5572 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1957)   --->   "%deleted_ones_1016 = select i1 %carry_2102, i1 %and_ln780_978, i1 %Range1_all_ones_1088"   --->   Operation 5572 'select' 'deleted_ones_1016' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 5573 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_978)   --->   "%and_ln781_978 = and i1 %carry_2102, i1 %Range1_all_ones_1088"   --->   Operation 5573 'and' 'and_ln781_978' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5574 [1/1] (0.00ns) (grouped into LUT with out node overflow_1088)   --->   "%xor_ln785_2067 = xor i1 %deleted_zeros_1050, i1"   --->   Operation 5574 'xor' 'xor_ln785_2067' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5575 [1/1] (0.00ns) (grouped into LUT with out node overflow_1088)   --->   "%or_ln785_1049 = or i1 %p_Result_9845, i1 %xor_ln785_2067"   --->   Operation 5575 'or' 'or_ln785_1049' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5576 [1/1] (0.00ns) (grouped into LUT with out node overflow_1088)   --->   "%xor_ln785_2068 = xor i1 %p_Result_9842, i1"   --->   Operation 5576 'xor' 'xor_ln785_2068' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5577 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1088 = and i1 %or_ln785_1049, i1 %xor_ln785_2068"   --->   Operation 5577 'and' 'overflow_1088' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5578 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1957 = and i1 %p_Result_9845, i1 %deleted_ones_1016"   --->   Operation 5578 'and' 'and_ln786_1957' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5579 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_978)   --->   "%or_ln786_978 = or i1 %and_ln781_978, i1 %and_ln786_1957"   --->   Operation 5579 'or' 'or_ln786_978' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5580 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_978)   --->   "%xor_ln786_978 = xor i1 %or_ln786_978, i1"   --->   Operation 5580 'xor' 'xor_ln786_978' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5581 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_978)   --->   "%underflow_978 = and i1 %p_Result_9842, i1 %xor_ln786_978"   --->   Operation 5581 'and' 'underflow_978' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5582 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_58)   --->   "%select_ln384_1880 = select i1 %overflow_1088, i16, i16"   --->   Operation 5582 'select' 'select_ln384_1880' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 5583 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_978 = or i1 %overflow_1088, i1 %underflow_978"   --->   Operation 5583 'or' 'or_ln384_978' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5584 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_58 = select i1 %or_ln384_978, i16 %select_ln384_1880, i16 %p_Val2_3250"   --->   Operation 5584 'select' 'masked_kernel_V_58' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 5585 [1/1] (0.00ns)   --->   "%sext_ln703_795 = sext i16 %masked_kernel_V_91"   --->   Operation 5585 'sext' 'sext_ln703_795' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5586 [1/1] (0.00ns)   --->   "%sext_ln703_796 = sext i16 %masked_kernel_V_58"   --->   Operation 5586 'sext' 'sext_ln703_796' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5587 [1/1] (0.78ns)   --->   "%p_Val2_3251 = add i17 %sext_ln703_796, i17 %sext_ln703_795"   --->   Operation 5587 'add' 'p_Val2_3251' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5588 [1/1] (0.00ns)   --->   "%p_Result_9846 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %p_Val2_3251, i32"   --->   Operation 5588 'bitselect' 'p_Result_9846' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5589 [1/1] (0.78ns)   --->   "%p_Val2_3252 = add i16 %masked_kernel_V_91, i16 %masked_kernel_V_58"   --->   Operation 5589 'add' 'p_Val2_3252' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5590 [1/1] (0.00ns)   --->   "%p_Result_9847 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3252, i32"   --->   Operation 5590 'bitselect' 'p_Result_9847' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5591 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_109)   --->   "%xor_ln785_2069 = xor i1 %p_Result_9846, i1"   --->   Operation 5591 'xor' 'xor_ln785_2069' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5592 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_109)   --->   "%overflow_1089 = and i1 %p_Result_9847, i1 %xor_ln785_2069"   --->   Operation 5592 'and' 'overflow_1089' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5593 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_109)   --->   "%xor_ln340_38 = xor i1 %p_Result_9846, i1 %p_Result_9847"   --->   Operation 5593 'xor' 'xor_ln340_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5594 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_109)   --->   "%select_ln384_1881 = select i1 %overflow_1089, i16, i16"   --->   Operation 5594 'select' 'select_ln384_1881' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 5595 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_109 = select i1 %xor_ln340_38, i16 %select_ln384_1881, i16 %p_Val2_3252"   --->   Operation 5595 'select' 'select_ln340_109' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 5596 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3255)   --->   "%p_Val2_3254 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_3253, i32, i32"   --->   Operation 5596 'partselect' 'p_Val2_3254' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5597 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3255)   --->   "%p_Result_9151 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3253, i32"   --->   Operation 5597 'bitselect' 'p_Result_9151' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5598 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3255)   --->   "%p_Result_9849 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3253, i32"   --->   Operation 5598 'bitselect' 'p_Result_9849' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5599 [1/1] (0.00ns) (grouped into LUT with out node carry_2104)   --->   "%p_Result_9850 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3253, i32"   --->   Operation 5599 'bitselect' 'p_Result_9850' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5600 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3255)   --->   "%or_ln412_1123 = or i1 %p_Result_9151, i1 %r_1051"   --->   Operation 5600 'or' 'or_ln412_1123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5601 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3255)   --->   "%and_ln412_1123 = and i1 %or_ln412_1123, i1 %p_Result_9849"   --->   Operation 5601 'and' 'and_ln412_1123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5602 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3255)   --->   "%zext_ln415_1123 = zext i1 %and_ln412_1123"   --->   Operation 5602 'zext' 'zext_ln415_1123' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5603 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3255 = add i16 %zext_ln415_1123, i16 %p_Val2_3254"   --->   Operation 5603 'add' 'p_Val2_3255' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5604 [1/1] (0.00ns)   --->   "%p_Result_9851 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3255, i32"   --->   Operation 5604 'bitselect' 'p_Result_9851' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5605 [1/1] (0.00ns) (grouped into LUT with out node carry_2104)   --->   "%xor_ln416_1051 = xor i1 %p_Result_9851, i1"   --->   Operation 5605 'xor' 'xor_ln416_1051' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5606 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2104 = and i1 %p_Result_9850, i1 %xor_ln416_1051"   --->   Operation 5606 'and' 'carry_2104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5607 [1/1] (0.00ns) (grouped into LUT with out node overflow_1090)   --->   "%deleted_zeros_1051 = select i1 %carry_2104, i1 %Range1_all_ones_1090, i1 %Range1_all_zeros_979"   --->   Operation 5607 'select' 'deleted_zeros_1051' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 5608 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1959)   --->   "%tmp_8539 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3253, i32"   --->   Operation 5608 'bitselect' 'tmp_8539' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5609 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1959)   --->   "%xor_ln780_979 = xor i1 %tmp_8539, i1"   --->   Operation 5609 'xor' 'xor_ln780_979' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5610 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1959)   --->   "%and_ln780_979 = and i1 %Range2_all_ones_1051, i1 %xor_ln780_979"   --->   Operation 5610 'and' 'and_ln780_979' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5611 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1959)   --->   "%deleted_ones_1018 = select i1 %carry_2104, i1 %and_ln780_979, i1 %Range1_all_ones_1090"   --->   Operation 5611 'select' 'deleted_ones_1018' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 5612 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_979)   --->   "%and_ln781_979 = and i1 %carry_2104, i1 %Range1_all_ones_1090"   --->   Operation 5612 'and' 'and_ln781_979' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5613 [1/1] (0.00ns) (grouped into LUT with out node overflow_1090)   --->   "%xor_ln785_2070 = xor i1 %deleted_zeros_1051, i1"   --->   Operation 5613 'xor' 'xor_ln785_2070' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5614 [1/1] (0.00ns) (grouped into LUT with out node overflow_1090)   --->   "%or_ln785_1050 = or i1 %p_Result_9851, i1 %xor_ln785_2070"   --->   Operation 5614 'or' 'or_ln785_1050' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5615 [1/1] (0.00ns) (grouped into LUT with out node overflow_1090)   --->   "%xor_ln785_2071 = xor i1 %p_Result_9848, i1"   --->   Operation 5615 'xor' 'xor_ln785_2071' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5616 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1090 = and i1 %or_ln785_1050, i1 %xor_ln785_2071"   --->   Operation 5616 'and' 'overflow_1090' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5617 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1959 = and i1 %p_Result_9851, i1 %deleted_ones_1018"   --->   Operation 5617 'and' 'and_ln786_1959' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5618 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_979)   --->   "%or_ln786_979 = or i1 %and_ln781_979, i1 %and_ln786_1959"   --->   Operation 5618 'or' 'or_ln786_979' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5619 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_979)   --->   "%xor_ln786_979 = xor i1 %or_ln786_979, i1"   --->   Operation 5619 'xor' 'xor_ln786_979' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5620 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_979)   --->   "%underflow_979 = and i1 %p_Result_9848, i1 %xor_ln786_979"   --->   Operation 5620 'and' 'underflow_979' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5621 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_59)   --->   "%select_ln384_1882 = select i1 %overflow_1090, i16, i16"   --->   Operation 5621 'select' 'select_ln384_1882' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 5622 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_979 = or i1 %overflow_1090, i1 %underflow_979"   --->   Operation 5622 'or' 'or_ln384_979' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5623 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_59 = select i1 %or_ln384_979, i16 %select_ln384_1882, i16 %p_Val2_3255"   --->   Operation 5623 'select' 'masked_kernel_V_59' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 5624 [1/1] (0.00ns)   --->   "%sext_ln703_797 = sext i16 %select_ln340_109"   --->   Operation 5624 'sext' 'sext_ln703_797' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5625 [1/1] (0.00ns)   --->   "%sext_ln703_798 = sext i16 %masked_kernel_V_59"   --->   Operation 5625 'sext' 'sext_ln703_798' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5626 [1/1] (0.78ns)   --->   "%p_Val2_3256 = add i17 %sext_ln703_797, i17 %sext_ln703_798"   --->   Operation 5626 'add' 'p_Val2_3256' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5627 [1/1] (0.00ns)   --->   "%p_Result_9852 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %p_Val2_3256, i32"   --->   Operation 5627 'bitselect' 'p_Result_9852' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5628 [1/1] (0.78ns)   --->   "%p_Val2_3257 = add i16 %masked_kernel_V_59, i16 %select_ln340_109"   --->   Operation 5628 'add' 'p_Val2_3257' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5629 [1/1] (0.00ns)   --->   "%p_Result_9853 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3257, i32"   --->   Operation 5629 'bitselect' 'p_Result_9853' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5630 [1/1] (0.00ns)   --->   "%sext_ln1118_215 = sext i27 %mul_ln1118_1043"   --->   Operation 5630 'sext' 'sext_ln1118_215' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5631 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3267 = mul i43 %sext_ln1118_199, i43 %sext_ln1118_215"   --->   Operation 5631 'mul' 'p_Val2_3267' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 5632 [1/1] (0.00ns)   --->   "%p_Result_9866 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3267, i32"   --->   Operation 5632 'bitselect' 'p_Result_9866' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5633 [1/1] (0.00ns)   --->   "%trunc_ln718_1055 = trunc i43 %p_Val2_3267"   --->   Operation 5633 'trunc' 'trunc_ln718_1055' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5634 [1/1] (0.71ns)   --->   "%r_1055 = icmp_ne  i19 %trunc_ln718_1055, i19"   --->   Operation 5634 'icmp' 'r_1055' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5635 [1/1] (0.00ns)   --->   "%tmp_2135 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_3267, i32, i32"   --->   Operation 5635 'partselect' 'tmp_2135' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5636 [1/1] (0.61ns)   --->   "%Range2_all_ones_1055 = icmp_eq  i6 %tmp_2135, i6"   --->   Operation 5636 'icmp' 'Range2_all_ones_1055' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5637 [1/1] (0.00ns)   --->   "%tmp_2136 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_3267, i32, i32"   --->   Operation 5637 'partselect' 'tmp_2136' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5638 [1/1] (0.59ns)   --->   "%Range1_all_ones_1095 = icmp_eq  i7 %tmp_2136, i7"   --->   Operation 5638 'icmp' 'Range1_all_ones_1095' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5639 [1/1] (0.59ns)   --->   "%Range1_all_zeros_983 = icmp_eq  i7 %tmp_2136, i7"   --->   Operation 5639 'icmp' 'Range1_all_zeros_983' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5640 [1/1] (0.00ns)   --->   "%sext_ln1118_216 = sext i27 %mul_ln1118_1045"   --->   Operation 5640 'sext' 'sext_ln1118_216' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5641 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3271 = mul i43 %sext_ln1118_201, i43 %sext_ln1118_216"   --->   Operation 5641 'mul' 'p_Val2_3271' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 5642 [1/1] (0.00ns)   --->   "%p_Result_9870 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3271, i32"   --->   Operation 5642 'bitselect' 'p_Result_9870' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5643 [1/1] (0.00ns)   --->   "%trunc_ln718_1056 = trunc i43 %p_Val2_3271"   --->   Operation 5643 'trunc' 'trunc_ln718_1056' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5644 [1/1] (0.71ns)   --->   "%r_1056 = icmp_ne  i19 %trunc_ln718_1056, i19"   --->   Operation 5644 'icmp' 'r_1056' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5645 [1/1] (0.00ns)   --->   "%tmp_2137 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_3271, i32, i32"   --->   Operation 5645 'partselect' 'tmp_2137' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5646 [1/1] (0.61ns)   --->   "%Range2_all_ones_1056 = icmp_eq  i6 %tmp_2137, i6"   --->   Operation 5646 'icmp' 'Range2_all_ones_1056' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5647 [1/1] (0.00ns)   --->   "%tmp_2138 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_3271, i32, i32"   --->   Operation 5647 'partselect' 'tmp_2138' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5648 [1/1] (0.59ns)   --->   "%Range1_all_ones_1096 = icmp_eq  i7 %tmp_2138, i7"   --->   Operation 5648 'icmp' 'Range1_all_ones_1096' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5649 [1/1] (0.59ns)   --->   "%Range1_all_zeros_984 = icmp_eq  i7 %tmp_2138, i7"   --->   Operation 5649 'icmp' 'Range1_all_zeros_984' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 5650 [1/2] (0.59ns)   --->   "%kernel_load_62 = load i7 %kernel_addr_62"   --->   Operation 5650 'load' 'kernel_load_62' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_33 : Operation 5651 [1/1] (0.00ns)   --->   "%zext_ln1118_62 = zext i11 %kernel_load_62"   --->   Operation 5651 'zext' 'zext_ln1118_62' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5652 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_1047 = mul i27 %zext_ln1118_62, i27 %sext_ln1118_214"   --->   Operation 5652 'mul' 'mul_ln1118_1047' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 5653 [1/2] (0.59ns)   --->   "%kernel_load_63 = load i7 %kernel_addr_63"   --->   Operation 5653 'load' 'kernel_load_63' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_33 : Operation 5654 [1/1] (0.00ns)   --->   "%zext_ln1118_63 = zext i11 %kernel_load_63"   --->   Operation 5654 'zext' 'zext_ln1118_63' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5655 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_1052 = mul i27 %zext_ln1118_63, i27 %sext_ln1118_197"   --->   Operation 5655 'mul' 'mul_ln1118_1052' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 5656 [1/1] (0.00ns)   --->   "%kernel_addr_64 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 5656 'getelementptr' 'kernel_addr_64' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5657 [2/2] (0.59ns)   --->   "%kernel_load_64 = load i7 %kernel_addr_64"   --->   Operation 5657 'load' 'kernel_load_64' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_33 : Operation 5658 [1/1] (0.00ns)   --->   "%kernel_addr_65 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 5658 'getelementptr' 'kernel_addr_65' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 5659 [2/2] (0.59ns)   --->   "%kernel_load_65 = load i7 %kernel_addr_65"   --->   Operation 5659 'load' 'kernel_load_65' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>

State 34 <SV = 33> <Delay = 4.34>
ST_34 : Operation 5660 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3217)   --->   "%p_Val2_3216 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_3215, i32, i32"   --->   Operation 5660 'partselect' 'p_Val2_3216' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5661 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3217)   --->   "%p_Result_9095 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3215, i32"   --->   Operation 5661 'bitselect' 'p_Result_9095' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5662 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3217)   --->   "%p_Result_9803 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3215, i32"   --->   Operation 5662 'bitselect' 'p_Result_9803' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5663 [1/1] (0.00ns) (grouped into LUT with out node carry_2084)   --->   "%p_Result_9804 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3215, i32"   --->   Operation 5663 'bitselect' 'p_Result_9804' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5664 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3217)   --->   "%or_ln412_1113 = or i1 %p_Result_9095, i1 %r_1041"   --->   Operation 5664 'or' 'or_ln412_1113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5665 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3217)   --->   "%and_ln412_1113 = and i1 %or_ln412_1113, i1 %p_Result_9803"   --->   Operation 5665 'and' 'and_ln412_1113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5666 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3217)   --->   "%zext_ln415_1113 = zext i1 %and_ln412_1113"   --->   Operation 5666 'zext' 'zext_ln415_1113' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5667 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3217 = add i16 %zext_ln415_1113, i16 %p_Val2_3216"   --->   Operation 5667 'add' 'p_Val2_3217' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5668 [1/1] (0.00ns)   --->   "%p_Result_9805 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3217, i32"   --->   Operation 5668 'bitselect' 'p_Result_9805' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5669 [1/1] (0.00ns) (grouped into LUT with out node carry_2084)   --->   "%xor_ln416_1041 = xor i1 %p_Result_9805, i1"   --->   Operation 5669 'xor' 'xor_ln416_1041' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5670 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2084 = and i1 %p_Result_9804, i1 %xor_ln416_1041"   --->   Operation 5670 'and' 'carry_2084' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5671 [1/1] (0.00ns) (grouped into LUT with out node overflow_1077)   --->   "%deleted_zeros_1041 = select i1 %carry_2084, i1 %Range1_all_ones_1077, i1 %Range1_all_zeros_969"   --->   Operation 5671 'select' 'deleted_zeros_1041' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 5672 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1939)   --->   "%tmp_8470 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3215, i32"   --->   Operation 5672 'bitselect' 'tmp_8470' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5673 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1939)   --->   "%xor_ln780_969 = xor i1 %tmp_8470, i1"   --->   Operation 5673 'xor' 'xor_ln780_969' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5674 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1939)   --->   "%and_ln780_969 = and i1 %Range2_all_ones_1041, i1 %xor_ln780_969"   --->   Operation 5674 'and' 'and_ln780_969' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5675 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1939)   --->   "%deleted_ones_1005 = select i1 %carry_2084, i1 %and_ln780_969, i1 %Range1_all_ones_1077"   --->   Operation 5675 'select' 'deleted_ones_1005' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 5676 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_969)   --->   "%and_ln781_969 = and i1 %carry_2084, i1 %Range1_all_ones_1077"   --->   Operation 5676 'and' 'and_ln781_969' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5677 [1/1] (0.00ns) (grouped into LUT with out node overflow_1077)   --->   "%xor_ln785_2047 = xor i1 %deleted_zeros_1041, i1"   --->   Operation 5677 'xor' 'xor_ln785_2047' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5678 [1/1] (0.00ns) (grouped into LUT with out node overflow_1077)   --->   "%or_ln785_1040 = or i1 %p_Result_9805, i1 %xor_ln785_2047"   --->   Operation 5678 'or' 'or_ln785_1040' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5679 [1/1] (0.00ns) (grouped into LUT with out node overflow_1077)   --->   "%xor_ln785_2048 = xor i1 %p_Result_9802, i1"   --->   Operation 5679 'xor' 'xor_ln785_2048' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5680 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1077 = and i1 %or_ln785_1040, i1 %xor_ln785_2048"   --->   Operation 5680 'and' 'overflow_1077' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5681 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1939 = and i1 %p_Result_9805, i1 %deleted_ones_1005"   --->   Operation 5681 'and' 'and_ln786_1939' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5682 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_969)   --->   "%or_ln786_969 = or i1 %and_ln781_969, i1 %and_ln786_1939"   --->   Operation 5682 'or' 'or_ln786_969' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5683 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_969)   --->   "%xor_ln786_969 = xor i1 %or_ln786_969, i1"   --->   Operation 5683 'xor' 'xor_ln786_969' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5684 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_969)   --->   "%underflow_969 = and i1 %p_Result_9802, i1 %xor_ln786_969"   --->   Operation 5684 'and' 'underflow_969' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5685 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_1005)   --->   "%select_ln384_1869 = select i1 %overflow_1077, i16, i16"   --->   Operation 5685 'select' 'select_ln384_1869' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 5686 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_969 = or i1 %overflow_1077, i1 %underflow_969"   --->   Operation 5686 'or' 'or_ln384_969' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5687 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_1005 = select i1 %or_ln384_969, i16 %select_ln384_1869, i16 %p_Val2_3217"   --->   Operation 5687 'select' 'select_ln384_1005' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 5688 [1/1] (0.00ns)   --->   "%output_addr_122 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5688 'getelementptr' 'output_addr_122' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5689 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_1005, i7 %output_addr_122"   --->   Operation 5689 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_34 : Operation 5690 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3220)   --->   "%p_Val2_3219 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_3218, i32, i32"   --->   Operation 5690 'partselect' 'p_Val2_3219' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5691 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3220)   --->   "%p_Result_9100 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3218, i32"   --->   Operation 5691 'bitselect' 'p_Result_9100' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5692 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3220)   --->   "%p_Result_9807 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3218, i32"   --->   Operation 5692 'bitselect' 'p_Result_9807' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5693 [1/1] (0.00ns) (grouped into LUT with out node carry_2086)   --->   "%p_Result_9808 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3218, i32"   --->   Operation 5693 'bitselect' 'p_Result_9808' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5694 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3220)   --->   "%or_ln412_1114 = or i1 %p_Result_9100, i1 %r_1042"   --->   Operation 5694 'or' 'or_ln412_1114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5695 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3220)   --->   "%and_ln412_1114 = and i1 %or_ln412_1114, i1 %p_Result_9807"   --->   Operation 5695 'and' 'and_ln412_1114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5696 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3220)   --->   "%zext_ln415_1114 = zext i1 %and_ln412_1114"   --->   Operation 5696 'zext' 'zext_ln415_1114' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5697 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3220 = add i16 %zext_ln415_1114, i16 %p_Val2_3219"   --->   Operation 5697 'add' 'p_Val2_3220' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5698 [1/1] (0.00ns)   --->   "%p_Result_9809 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3220, i32"   --->   Operation 5698 'bitselect' 'p_Result_9809' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5699 [1/1] (0.00ns) (grouped into LUT with out node carry_2086)   --->   "%xor_ln416_1042 = xor i1 %p_Result_9809, i1"   --->   Operation 5699 'xor' 'xor_ln416_1042' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5700 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2086 = and i1 %p_Result_9808, i1 %xor_ln416_1042"   --->   Operation 5700 'and' 'carry_2086' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5701 [1/1] (0.00ns) (grouped into LUT with out node overflow_1078)   --->   "%deleted_zeros_1042 = select i1 %carry_2086, i1 %Range1_all_ones_1078, i1 %Range1_all_zeros_970"   --->   Operation 5701 'select' 'deleted_zeros_1042' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 5702 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1941)   --->   "%tmp_8476 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3218, i32"   --->   Operation 5702 'bitselect' 'tmp_8476' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5703 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1941)   --->   "%xor_ln780_970 = xor i1 %tmp_8476, i1"   --->   Operation 5703 'xor' 'xor_ln780_970' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5704 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1941)   --->   "%and_ln780_970 = and i1 %Range2_all_ones_1042, i1 %xor_ln780_970"   --->   Operation 5704 'and' 'and_ln780_970' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5705 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1941)   --->   "%deleted_ones_1006 = select i1 %carry_2086, i1 %and_ln780_970, i1 %Range1_all_ones_1078"   --->   Operation 5705 'select' 'deleted_ones_1006' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 5706 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_970)   --->   "%and_ln781_970 = and i1 %carry_2086, i1 %Range1_all_ones_1078"   --->   Operation 5706 'and' 'and_ln781_970' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5707 [1/1] (0.00ns) (grouped into LUT with out node overflow_1078)   --->   "%xor_ln785_2049 = xor i1 %deleted_zeros_1042, i1"   --->   Operation 5707 'xor' 'xor_ln785_2049' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5708 [1/1] (0.00ns) (grouped into LUT with out node overflow_1078)   --->   "%or_ln785_1041 = or i1 %p_Result_9809, i1 %xor_ln785_2049"   --->   Operation 5708 'or' 'or_ln785_1041' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5709 [1/1] (0.00ns) (grouped into LUT with out node overflow_1078)   --->   "%xor_ln785_2050 = xor i1 %p_Result_9806, i1"   --->   Operation 5709 'xor' 'xor_ln785_2050' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5710 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1078 = and i1 %or_ln785_1041, i1 %xor_ln785_2050"   --->   Operation 5710 'and' 'overflow_1078' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5711 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1941 = and i1 %p_Result_9809, i1 %deleted_ones_1006"   --->   Operation 5711 'and' 'and_ln786_1941' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5712 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_970)   --->   "%or_ln786_970 = or i1 %and_ln781_970, i1 %and_ln786_1941"   --->   Operation 5712 'or' 'or_ln786_970' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5713 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_970)   --->   "%xor_ln786_970 = xor i1 %or_ln786_970, i1"   --->   Operation 5713 'xor' 'xor_ln786_970' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5714 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_970)   --->   "%underflow_970 = and i1 %p_Result_9806, i1 %xor_ln786_970"   --->   Operation 5714 'and' 'underflow_970' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5715 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_1006)   --->   "%select_ln384_1870 = select i1 %overflow_1078, i16, i16"   --->   Operation 5715 'select' 'select_ln384_1870' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 5716 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_970 = or i1 %overflow_1078, i1 %underflow_970"   --->   Operation 5716 'or' 'or_ln384_970' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5717 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_1006 = select i1 %or_ln384_970, i16 %select_ln384_1870, i16 %p_Val2_3220"   --->   Operation 5717 'select' 'select_ln384_1006' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 5718 [1/1] (0.00ns)   --->   "%output_addr_123 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5718 'getelementptr' 'output_addr_123' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5719 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_1006, i7 %output_addr_123"   --->   Operation 5719 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_34 : Operation 5720 [1/2] (1.15ns)   --->   "%inv_table_load_18 = load i10 %inv_table_addr_18"   --->   Operation 5720 'load' 'inv_table_load_18' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_34 : Operation 5721 [1/1] (0.00ns)   --->   "%zext_ln1116_18 = zext i11 %inv_table_load_18"   --->   Operation 5721 'zext' 'zext_ln1116_18' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5722 [1/1] (0.00ns)   --->   "%sext_ln1118_204 = sext i16 %masked_kernel_V_90"   --->   Operation 5722 'sext' 'sext_ln1118_204' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5723 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3235 = mul i27 %zext_ln1116_18, i27 %sext_ln1118_204"   --->   Operation 5723 'mul' 'p_Val2_3235' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 5724 [1/1] (0.00ns)   --->   "%p_Result_9826 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3235, i32"   --->   Operation 5724 'bitselect' 'p_Result_9826' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5725 [1/1] (0.00ns)   --->   "%trunc_ln718_1046 = trunc i27 %p_Val2_3235"   --->   Operation 5725 'trunc' 'trunc_ln718_1046' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5726 [1/1] (0.63ns)   --->   "%r_1046 = icmp_ne  i5 %trunc_ln718_1046, i5"   --->   Operation 5726 'icmp' 'r_1046' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5727 [1/1] (0.00ns)   --->   "%tmp_2117 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_3235, i32, i32"   --->   Operation 5727 'partselect' 'tmp_2117' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5728 [1/1] (0.65ns)   --->   "%Range2_all_ones_1046 = icmp_eq  i4 %tmp_2117, i4"   --->   Operation 5728 'icmp' 'Range2_all_ones_1046' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5729 [1/1] (0.00ns)   --->   "%tmp_2118 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_3235, i32, i32"   --->   Operation 5729 'partselect' 'tmp_2118' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5730 [1/1] (0.63ns)   --->   "%Range1_all_ones_1084 = icmp_eq  i5 %tmp_2118, i5"   --->   Operation 5730 'icmp' 'Range1_all_ones_1084' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5731 [1/1] (0.63ns)   --->   "%Range1_all_zeros_974 = icmp_eq  i5 %tmp_2118, i5"   --->   Operation 5731 'icmp' 'Range1_all_zeros_974' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5732 [1/1] (0.00ns)   --->   "%sext_ln1118_205 = sext i16 %masked_kernel_V_55"   --->   Operation 5732 'sext' 'sext_ln1118_205' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5733 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3238 = mul i27 %zext_ln1116_18, i27 %sext_ln1118_205"   --->   Operation 5733 'mul' 'p_Val2_3238' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 5734 [1/1] (0.00ns)   --->   "%p_Result_9830 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3238, i32"   --->   Operation 5734 'bitselect' 'p_Result_9830' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5735 [1/1] (0.00ns)   --->   "%trunc_ln718_1047 = trunc i27 %p_Val2_3238"   --->   Operation 5735 'trunc' 'trunc_ln718_1047' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5736 [1/1] (0.63ns)   --->   "%r_1047 = icmp_ne  i5 %trunc_ln718_1047, i5"   --->   Operation 5736 'icmp' 'r_1047' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5737 [1/1] (0.00ns)   --->   "%tmp_2119 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_3238, i32, i32"   --->   Operation 5737 'partselect' 'tmp_2119' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5738 [1/1] (0.65ns)   --->   "%Range2_all_ones_1047 = icmp_eq  i4 %tmp_2119, i4"   --->   Operation 5738 'icmp' 'Range2_all_ones_1047' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5739 [1/1] (0.00ns)   --->   "%tmp_2120 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_3238, i32, i32"   --->   Operation 5739 'partselect' 'tmp_2120' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5740 [1/1] (0.63ns)   --->   "%Range1_all_ones_1085 = icmp_eq  i5 %tmp_2120, i5"   --->   Operation 5740 'icmp' 'Range1_all_ones_1085' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5741 [1/1] (0.63ns)   --->   "%Range1_all_zeros_975 = icmp_eq  i5 %tmp_2120, i5"   --->   Operation 5741 'icmp' 'Range1_all_zeros_975' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5742 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_110)   --->   "%xor_ln785_2072 = xor i1 %p_Result_9852, i1"   --->   Operation 5742 'xor' 'xor_ln785_2072' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5743 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_110)   --->   "%overflow_1091 = and i1 %p_Result_9853, i1 %xor_ln785_2072"   --->   Operation 5743 'and' 'overflow_1091' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5744 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_110)   --->   "%xor_ln340_39 = xor i1 %p_Result_9852, i1 %p_Result_9853"   --->   Operation 5744 'xor' 'xor_ln340_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5745 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_110)   --->   "%select_ln384_1883 = select i1 %overflow_1091, i16, i16"   --->   Operation 5745 'select' 'select_ln384_1883' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 5746 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_110 = select i1 %xor_ln340_39, i16 %select_ln384_1883, i16 %p_Val2_3257"   --->   Operation 5746 'select' 'select_ln340_110' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 5747 [1/1] (0.00ns)   --->   "%tmp_461 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %select_ln340_110, i32, i32"   --->   Operation 5747 'partselect' 'tmp_461' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5748 [1/1] (0.00ns)   --->   "%sext_ln850_90 = sext i13 %tmp_461"   --->   Operation 5748 'sext' 'sext_ln850_90' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5749 [1/1] (0.00ns) (grouped into LUT with out node index_272)   --->   "%tmp_8542 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln340_110, i32"   --->   Operation 5749 'bitselect' 'tmp_8542' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5750 [1/1] (0.00ns)   --->   "%trunc_ln851_90 = trunc i16 %select_ln340_110"   --->   Operation 5750 'trunc' 'trunc_ln851_90' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5751 [1/1] (0.00ns)   --->   "%p_Result_106 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln851_90, i7"   --->   Operation 5751 'bitconcatenate' 'p_Result_106' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5752 [1/1] (0.60ns)   --->   "%icmp_ln851_90 = icmp_ne  i10 %p_Result_106, i10"   --->   Operation 5752 'icmp' 'icmp_ln851_90' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5753 [1/1] (0.75ns)   --->   "%add_ln695_90 = add i14, i14 %sext_ln850_90"   --->   Operation 5753 'add' 'add_ln695_90' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5754 [1/1] (0.00ns) (grouped into LUT with out node index_272)   --->   "%select_ln850_90 = select i1 %icmp_ln851_90, i14 %add_ln695_90, i14 %sext_ln850_90"   --->   Operation 5754 'select' 'select_ln850_90' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 5755 [1/1] (0.34ns) (out node of the LUT)   --->   "%index_272 = select i1 %tmp_8542, i14 %select_ln850_90, i14 %sext_ln850_90"   --->   Operation 5755 'select' 'index_272' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 5756 [1/1] (0.00ns)   --->   "%trunc_ln193_38 = trunc i14 %index_272" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 5756 'trunc' 'trunc_ln193_38' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5757 [1/1] (0.00ns)   --->   "%tmp_8543 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %index_272, i32" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 5757 'bitselect' 'tmp_8543' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5758 [1/1] (0.32ns)   --->   "%index_273 = select i1 %tmp_8543, i13, i13 %trunc_ln193_38" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 5758 'select' 'index_273' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 5759 [1/1] (0.00ns)   --->   "%trunc_ln193_39 = trunc i13 %index_273" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 5759 'trunc' 'trunc_ln193_39' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5760 [1/1] (0.00ns)   --->   "%tmp_8544 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index_273, i32, i32" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 5760 'partselect' 'tmp_8544' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5761 [1/1] (0.49ns)   --->   "%icmp_ln195_19 = icmp_ne  i3 %tmp_8544, i3" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 5761 'icmp' 'icmp_ln195_19' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5762 [1/1] (0.30ns)   --->   "%index_274 = select i1 %icmp_ln195_19, i10, i10 %trunc_ln193_39" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 5762 'select' 'index_274' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 5763 [1/1] (0.00ns)   --->   "%zext_ln196_19 = zext i10 %index_274" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 5763 'zext' 'zext_ln196_19' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5764 [1/1] (0.00ns)   --->   "%inv_table_addr_19 = getelementptr i11 %inv_table, i64, i64 %zext_ln196_19" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 5764 'getelementptr' 'inv_table_addr_19' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5765 [2/2] (1.15ns)   --->   "%inv_table_load_19 = load i10 %inv_table_addr_19"   --->   Operation 5765 'load' 'inv_table_load_19' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_34 : Operation 5766 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3269)   --->   "%p_Val2_3268 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_3267, i32, i32"   --->   Operation 5766 'partselect' 'p_Val2_3268' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5767 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3269)   --->   "%p_Result_9173 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3267, i32"   --->   Operation 5767 'bitselect' 'p_Result_9173' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5768 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3269)   --->   "%p_Result_9867 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3267, i32"   --->   Operation 5768 'bitselect' 'p_Result_9867' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5769 [1/1] (0.00ns) (grouped into LUT with out node carry_2112)   --->   "%p_Result_9868 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3267, i32"   --->   Operation 5769 'bitselect' 'p_Result_9868' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5770 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3269)   --->   "%or_ln412_1127 = or i1 %p_Result_9173, i1 %r_1055"   --->   Operation 5770 'or' 'or_ln412_1127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5771 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3269)   --->   "%and_ln412_1127 = and i1 %or_ln412_1127, i1 %p_Result_9867"   --->   Operation 5771 'and' 'and_ln412_1127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5772 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3269)   --->   "%zext_ln415_1127 = zext i1 %and_ln412_1127"   --->   Operation 5772 'zext' 'zext_ln415_1127' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5773 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3269 = add i16 %zext_ln415_1127, i16 %p_Val2_3268"   --->   Operation 5773 'add' 'p_Val2_3269' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5774 [1/1] (0.00ns)   --->   "%p_Result_9869 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3269, i32"   --->   Operation 5774 'bitselect' 'p_Result_9869' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5775 [1/1] (0.00ns) (grouped into LUT with out node carry_2112)   --->   "%xor_ln416_1055 = xor i1 %p_Result_9869, i1"   --->   Operation 5775 'xor' 'xor_ln416_1055' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5776 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2112 = and i1 %p_Result_9868, i1 %xor_ln416_1055"   --->   Operation 5776 'and' 'carry_2112' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5777 [1/1] (0.00ns) (grouped into LUT with out node overflow_1095)   --->   "%deleted_zeros_1055 = select i1 %carry_2112, i1 %Range1_all_ones_1095, i1 %Range1_all_zeros_983"   --->   Operation 5777 'select' 'deleted_zeros_1055' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 5778 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1967)   --->   "%tmp_8568 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3267, i32"   --->   Operation 5778 'bitselect' 'tmp_8568' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5779 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1967)   --->   "%xor_ln780_983 = xor i1 %tmp_8568, i1"   --->   Operation 5779 'xor' 'xor_ln780_983' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5780 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1967)   --->   "%and_ln780_983 = and i1 %Range2_all_ones_1055, i1 %xor_ln780_983"   --->   Operation 5780 'and' 'and_ln780_983' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5781 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1967)   --->   "%deleted_ones_1023 = select i1 %carry_2112, i1 %and_ln780_983, i1 %Range1_all_ones_1095"   --->   Operation 5781 'select' 'deleted_ones_1023' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 5782 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_983)   --->   "%and_ln781_983 = and i1 %carry_2112, i1 %Range1_all_ones_1095"   --->   Operation 5782 'and' 'and_ln781_983' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5783 [1/1] (0.00ns) (grouped into LUT with out node overflow_1095)   --->   "%xor_ln785_2079 = xor i1 %deleted_zeros_1055, i1"   --->   Operation 5783 'xor' 'xor_ln785_2079' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5784 [1/1] (0.00ns) (grouped into LUT with out node overflow_1095)   --->   "%or_ln785_1054 = or i1 %p_Result_9869, i1 %xor_ln785_2079"   --->   Operation 5784 'or' 'or_ln785_1054' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5785 [1/1] (0.00ns) (grouped into LUT with out node overflow_1095)   --->   "%xor_ln785_2080 = xor i1 %p_Result_9866, i1"   --->   Operation 5785 'xor' 'xor_ln785_2080' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5786 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1095 = and i1 %or_ln785_1054, i1 %xor_ln785_2080"   --->   Operation 5786 'and' 'overflow_1095' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5787 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1967 = and i1 %p_Result_9869, i1 %deleted_ones_1023"   --->   Operation 5787 'and' 'and_ln786_1967' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5788 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_983)   --->   "%or_ln786_983 = or i1 %and_ln781_983, i1 %and_ln786_1967"   --->   Operation 5788 'or' 'or_ln786_983' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5789 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_983)   --->   "%xor_ln786_983 = xor i1 %or_ln786_983, i1"   --->   Operation 5789 'xor' 'xor_ln786_983' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5790 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_983)   --->   "%underflow_983 = and i1 %p_Result_9866, i1 %xor_ln786_983"   --->   Operation 5790 'and' 'underflow_983' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5791 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_92)   --->   "%select_ln384_1887 = select i1 %overflow_1095, i16, i16"   --->   Operation 5791 'select' 'select_ln384_1887' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 5792 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_983 = or i1 %overflow_1095, i1 %underflow_983"   --->   Operation 5792 'or' 'or_ln384_983' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5793 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_92 = select i1 %or_ln384_983, i16 %select_ln384_1887, i16 %p_Val2_3269"   --->   Operation 5793 'select' 'masked_kernel_V_92' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 5794 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3273)   --->   "%p_Val2_3272 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_3271, i32, i32"   --->   Operation 5794 'partselect' 'p_Val2_3272' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5795 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3273)   --->   "%p_Result_9178 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3271, i32"   --->   Operation 5795 'bitselect' 'p_Result_9178' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5796 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3273)   --->   "%p_Result_9871 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3271, i32"   --->   Operation 5796 'bitselect' 'p_Result_9871' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5797 [1/1] (0.00ns) (grouped into LUT with out node carry_2114)   --->   "%p_Result_9872 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3271, i32"   --->   Operation 5797 'bitselect' 'p_Result_9872' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5798 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3273)   --->   "%or_ln412_1128 = or i1 %p_Result_9178, i1 %r_1056"   --->   Operation 5798 'or' 'or_ln412_1128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5799 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3273)   --->   "%and_ln412_1128 = and i1 %or_ln412_1128, i1 %p_Result_9871"   --->   Operation 5799 'and' 'and_ln412_1128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5800 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3273)   --->   "%zext_ln415_1128 = zext i1 %and_ln412_1128"   --->   Operation 5800 'zext' 'zext_ln415_1128' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5801 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3273 = add i16 %zext_ln415_1128, i16 %p_Val2_3272"   --->   Operation 5801 'add' 'p_Val2_3273' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5802 [1/1] (0.00ns)   --->   "%p_Result_9873 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3273, i32"   --->   Operation 5802 'bitselect' 'p_Result_9873' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5803 [1/1] (0.00ns) (grouped into LUT with out node carry_2114)   --->   "%xor_ln416_1056 = xor i1 %p_Result_9873, i1"   --->   Operation 5803 'xor' 'xor_ln416_1056' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5804 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2114 = and i1 %p_Result_9872, i1 %xor_ln416_1056"   --->   Operation 5804 'and' 'carry_2114' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5805 [1/1] (0.00ns) (grouped into LUT with out node overflow_1096)   --->   "%deleted_zeros_1056 = select i1 %carry_2114, i1 %Range1_all_ones_1096, i1 %Range1_all_zeros_984"   --->   Operation 5805 'select' 'deleted_zeros_1056' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 5806 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1969)   --->   "%tmp_8574 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3271, i32"   --->   Operation 5806 'bitselect' 'tmp_8574' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5807 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1969)   --->   "%xor_ln780_984 = xor i1 %tmp_8574, i1"   --->   Operation 5807 'xor' 'xor_ln780_984' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5808 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1969)   --->   "%and_ln780_984 = and i1 %Range2_all_ones_1056, i1 %xor_ln780_984"   --->   Operation 5808 'and' 'and_ln780_984' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5809 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1969)   --->   "%deleted_ones_1024 = select i1 %carry_2114, i1 %and_ln780_984, i1 %Range1_all_ones_1096"   --->   Operation 5809 'select' 'deleted_ones_1024' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 5810 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_984)   --->   "%and_ln781_984 = and i1 %carry_2114, i1 %Range1_all_ones_1096"   --->   Operation 5810 'and' 'and_ln781_984' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5811 [1/1] (0.00ns) (grouped into LUT with out node overflow_1096)   --->   "%xor_ln785_2081 = xor i1 %deleted_zeros_1056, i1"   --->   Operation 5811 'xor' 'xor_ln785_2081' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5812 [1/1] (0.00ns) (grouped into LUT with out node overflow_1096)   --->   "%or_ln785_1055 = or i1 %p_Result_9873, i1 %xor_ln785_2081"   --->   Operation 5812 'or' 'or_ln785_1055' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5813 [1/1] (0.00ns) (grouped into LUT with out node overflow_1096)   --->   "%xor_ln785_2082 = xor i1 %p_Result_9870, i1"   --->   Operation 5813 'xor' 'xor_ln785_2082' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5814 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1096 = and i1 %or_ln785_1055, i1 %xor_ln785_2082"   --->   Operation 5814 'and' 'overflow_1096' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5815 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1969 = and i1 %p_Result_9873, i1 %deleted_ones_1024"   --->   Operation 5815 'and' 'and_ln786_1969' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5816 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_984)   --->   "%or_ln786_984 = or i1 %and_ln781_984, i1 %and_ln786_1969"   --->   Operation 5816 'or' 'or_ln786_984' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5817 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_984)   --->   "%xor_ln786_984 = xor i1 %or_ln786_984, i1"   --->   Operation 5817 'xor' 'xor_ln786_984' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5818 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_984)   --->   "%underflow_984 = and i1 %p_Result_9870, i1 %xor_ln786_984"   --->   Operation 5818 'and' 'underflow_984' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5819 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_61)   --->   "%select_ln384_1888 = select i1 %overflow_1096, i16, i16"   --->   Operation 5819 'select' 'select_ln384_1888' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 5820 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_984 = or i1 %overflow_1096, i1 %underflow_984"   --->   Operation 5820 'or' 'or_ln384_984' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5821 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_61 = select i1 %or_ln384_984, i16 %select_ln384_1888, i16 %p_Val2_3273"   --->   Operation 5821 'select' 'masked_kernel_V_61' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 5822 [1/1] (0.00ns)   --->   "%sext_ln1118_217 = sext i27 %mul_ln1118_1047"   --->   Operation 5822 'sext' 'sext_ln1118_217' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5823 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3276 = mul i43 %sext_ln1118_203, i43 %sext_ln1118_217"   --->   Operation 5823 'mul' 'p_Val2_3276' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 5824 [1/1] (0.00ns)   --->   "%p_Result_9876 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3276, i32"   --->   Operation 5824 'bitselect' 'p_Result_9876' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5825 [1/1] (0.00ns)   --->   "%trunc_ln718_1057 = trunc i43 %p_Val2_3276"   --->   Operation 5825 'trunc' 'trunc_ln718_1057' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5826 [1/1] (0.71ns)   --->   "%r_1057 = icmp_ne  i19 %trunc_ln718_1057, i19"   --->   Operation 5826 'icmp' 'r_1057' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5827 [1/1] (0.00ns)   --->   "%tmp_2139 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_3276, i32, i32"   --->   Operation 5827 'partselect' 'tmp_2139' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5828 [1/1] (0.61ns)   --->   "%Range2_all_ones_1057 = icmp_eq  i6 %tmp_2139, i6"   --->   Operation 5828 'icmp' 'Range2_all_ones_1057' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5829 [1/1] (0.00ns)   --->   "%tmp_2140 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_3276, i32, i32"   --->   Operation 5829 'partselect' 'tmp_2140' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5830 [1/1] (0.59ns)   --->   "%Range1_all_ones_1098 = icmp_eq  i7 %tmp_2140, i7"   --->   Operation 5830 'icmp' 'Range1_all_ones_1098' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5831 [1/1] (0.59ns)   --->   "%Range1_all_zeros_985 = icmp_eq  i7 %tmp_2140, i7"   --->   Operation 5831 'icmp' 'Range1_all_zeros_985' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5832 [1/1] (0.00ns)   --->   "%sext_ln1118_221 = sext i27 %mul_ln1118_1052"   --->   Operation 5832 'sext' 'sext_ln1118_221' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5833 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3290 = mul i43 %sext_ln1118_199, i43 %sext_ln1118_221"   --->   Operation 5833 'mul' 'p_Val2_3290' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 5834 [1/1] (0.00ns)   --->   "%p_Result_9894 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3290, i32"   --->   Operation 5834 'bitselect' 'p_Result_9894' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5835 [1/1] (0.00ns)   --->   "%trunc_ln718_1061 = trunc i43 %p_Val2_3290"   --->   Operation 5835 'trunc' 'trunc_ln718_1061' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5836 [1/1] (0.71ns)   --->   "%r_1061 = icmp_ne  i19 %trunc_ln718_1061, i19"   --->   Operation 5836 'icmp' 'r_1061' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5837 [1/1] (0.00ns)   --->   "%tmp_2147 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_3290, i32, i32"   --->   Operation 5837 'partselect' 'tmp_2147' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5838 [1/1] (0.61ns)   --->   "%Range2_all_ones_1061 = icmp_eq  i6 %tmp_2147, i6"   --->   Operation 5838 'icmp' 'Range2_all_ones_1061' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5839 [1/1] (0.00ns)   --->   "%tmp_2148 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_3290, i32, i32"   --->   Operation 5839 'partselect' 'tmp_2148' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5840 [1/1] (0.59ns)   --->   "%Range1_all_ones_1103 = icmp_eq  i7 %tmp_2148, i7"   --->   Operation 5840 'icmp' 'Range1_all_ones_1103' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5841 [1/1] (0.59ns)   --->   "%Range1_all_zeros_989 = icmp_eq  i7 %tmp_2148, i7"   --->   Operation 5841 'icmp' 'Range1_all_zeros_989' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 5842 [1/2] (0.59ns)   --->   "%kernel_load_64 = load i7 %kernel_addr_64"   --->   Operation 5842 'load' 'kernel_load_64' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_34 : Operation 5843 [1/1] (0.00ns)   --->   "%zext_ln1118_64 = zext i11 %kernel_load_64"   --->   Operation 5843 'zext' 'zext_ln1118_64' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5844 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_1054 = mul i27 %zext_ln1118_64, i27 %sext_ln1118_197"   --->   Operation 5844 'mul' 'mul_ln1118_1054' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 5845 [1/2] (0.59ns)   --->   "%kernel_load_65 = load i7 %kernel_addr_65"   --->   Operation 5845 'load' 'kernel_load_65' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_34 : Operation 5846 [1/1] (0.00ns)   --->   "%zext_ln1118_65 = zext i11 %kernel_load_65"   --->   Operation 5846 'zext' 'zext_ln1118_65' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5847 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_1056 = mul i27 %zext_ln1118_65, i27 %sext_ln1118_197"   --->   Operation 5847 'mul' 'mul_ln1118_1056' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 5848 [1/1] (0.00ns)   --->   "%kernel_addr_66 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 5848 'getelementptr' 'kernel_addr_66' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5849 [2/2] (0.59ns)   --->   "%kernel_load_66 = load i7 %kernel_addr_66"   --->   Operation 5849 'load' 'kernel_load_66' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_34 : Operation 5850 [1/1] (0.00ns)   --->   "%kernel_addr_67 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 5850 'getelementptr' 'kernel_addr_67' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 5851 [2/2] (0.59ns)   --->   "%kernel_load_67 = load i7 %kernel_addr_67"   --->   Operation 5851 'load' 'kernel_load_67' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>

State 35 <SV = 34> <Delay = 4.34>
ST_35 : Operation 5852 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3237)   --->   "%p_Val2_3236 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_3235, i32, i32"   --->   Operation 5852 'partselect' 'p_Val2_3236' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5853 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3237)   --->   "%p_Result_9124 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3235, i32"   --->   Operation 5853 'bitselect' 'p_Result_9124' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5854 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3237)   --->   "%p_Result_9827 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3235, i32"   --->   Operation 5854 'bitselect' 'p_Result_9827' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5855 [1/1] (0.00ns) (grouped into LUT with out node carry_2094)   --->   "%p_Result_9828 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3235, i32"   --->   Operation 5855 'bitselect' 'p_Result_9828' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5856 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3237)   --->   "%or_ln412_1118 = or i1 %p_Result_9124, i1 %r_1046"   --->   Operation 5856 'or' 'or_ln412_1118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5857 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3237)   --->   "%and_ln412_1118 = and i1 %or_ln412_1118, i1 %p_Result_9827"   --->   Operation 5857 'and' 'and_ln412_1118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5858 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3237)   --->   "%zext_ln415_1118 = zext i1 %and_ln412_1118"   --->   Operation 5858 'zext' 'zext_ln415_1118' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5859 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3237 = add i16 %zext_ln415_1118, i16 %p_Val2_3236"   --->   Operation 5859 'add' 'p_Val2_3237' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5860 [1/1] (0.00ns)   --->   "%p_Result_9829 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3237, i32"   --->   Operation 5860 'bitselect' 'p_Result_9829' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5861 [1/1] (0.00ns) (grouped into LUT with out node carry_2094)   --->   "%xor_ln416_1046 = xor i1 %p_Result_9829, i1"   --->   Operation 5861 'xor' 'xor_ln416_1046' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5862 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2094 = and i1 %p_Result_9828, i1 %xor_ln416_1046"   --->   Operation 5862 'and' 'carry_2094' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5863 [1/1] (0.00ns) (grouped into LUT with out node overflow_1084)   --->   "%deleted_zeros_1046 = select i1 %carry_2094, i1 %Range1_all_ones_1084, i1 %Range1_all_zeros_974"   --->   Operation 5863 'select' 'deleted_zeros_1046' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 5864 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1949)   --->   "%tmp_8507 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3235, i32"   --->   Operation 5864 'bitselect' 'tmp_8507' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5865 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1949)   --->   "%xor_ln780_974 = xor i1 %tmp_8507, i1"   --->   Operation 5865 'xor' 'xor_ln780_974' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5866 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1949)   --->   "%and_ln780_974 = and i1 %Range2_all_ones_1046, i1 %xor_ln780_974"   --->   Operation 5866 'and' 'and_ln780_974' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5867 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1949)   --->   "%deleted_ones_1012 = select i1 %carry_2094, i1 %and_ln780_974, i1 %Range1_all_ones_1084"   --->   Operation 5867 'select' 'deleted_ones_1012' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 5868 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_974)   --->   "%and_ln781_974 = and i1 %carry_2094, i1 %Range1_all_ones_1084"   --->   Operation 5868 'and' 'and_ln781_974' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5869 [1/1] (0.00ns) (grouped into LUT with out node overflow_1084)   --->   "%xor_ln785_2059 = xor i1 %deleted_zeros_1046, i1"   --->   Operation 5869 'xor' 'xor_ln785_2059' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5870 [1/1] (0.00ns) (grouped into LUT with out node overflow_1084)   --->   "%or_ln785_1045 = or i1 %p_Result_9829, i1 %xor_ln785_2059"   --->   Operation 5870 'or' 'or_ln785_1045' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5871 [1/1] (0.00ns) (grouped into LUT with out node overflow_1084)   --->   "%xor_ln785_2060 = xor i1 %p_Result_9826, i1"   --->   Operation 5871 'xor' 'xor_ln785_2060' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5872 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1084 = and i1 %or_ln785_1045, i1 %xor_ln785_2060"   --->   Operation 5872 'and' 'overflow_1084' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5873 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1949 = and i1 %p_Result_9829, i1 %deleted_ones_1012"   --->   Operation 5873 'and' 'and_ln786_1949' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5874 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_974)   --->   "%or_ln786_974 = or i1 %and_ln781_974, i1 %and_ln786_1949"   --->   Operation 5874 'or' 'or_ln786_974' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5875 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_974)   --->   "%xor_ln786_974 = xor i1 %or_ln786_974, i1"   --->   Operation 5875 'xor' 'xor_ln786_974' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5876 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_974)   --->   "%underflow_974 = and i1 %p_Result_9826, i1 %xor_ln786_974"   --->   Operation 5876 'and' 'underflow_974' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5877 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_1012)   --->   "%select_ln384_1876 = select i1 %overflow_1084, i16, i16"   --->   Operation 5877 'select' 'select_ln384_1876' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 5878 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_974 = or i1 %overflow_1084, i1 %underflow_974"   --->   Operation 5878 'or' 'or_ln384_974' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5879 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_1012 = select i1 %or_ln384_974, i16 %select_ln384_1876, i16 %p_Val2_3237"   --->   Operation 5879 'select' 'select_ln384_1012' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 5880 [1/1] (0.00ns)   --->   "%output_addr_124 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5880 'getelementptr' 'output_addr_124' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5881 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_1012, i7 %output_addr_124"   --->   Operation 5881 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_35 : Operation 5882 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3240)   --->   "%p_Val2_3239 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_3238, i32, i32"   --->   Operation 5882 'partselect' 'p_Val2_3239' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5883 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3240)   --->   "%p_Result_9129 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3238, i32"   --->   Operation 5883 'bitselect' 'p_Result_9129' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5884 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3240)   --->   "%p_Result_9831 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3238, i32"   --->   Operation 5884 'bitselect' 'p_Result_9831' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5885 [1/1] (0.00ns) (grouped into LUT with out node carry_2096)   --->   "%p_Result_9832 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3238, i32"   --->   Operation 5885 'bitselect' 'p_Result_9832' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5886 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3240)   --->   "%or_ln412_1119 = or i1 %p_Result_9129, i1 %r_1047"   --->   Operation 5886 'or' 'or_ln412_1119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5887 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3240)   --->   "%and_ln412_1119 = and i1 %or_ln412_1119, i1 %p_Result_9831"   --->   Operation 5887 'and' 'and_ln412_1119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5888 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3240)   --->   "%zext_ln415_1119 = zext i1 %and_ln412_1119"   --->   Operation 5888 'zext' 'zext_ln415_1119' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5889 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3240 = add i16 %zext_ln415_1119, i16 %p_Val2_3239"   --->   Operation 5889 'add' 'p_Val2_3240' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5890 [1/1] (0.00ns)   --->   "%p_Result_9833 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3240, i32"   --->   Operation 5890 'bitselect' 'p_Result_9833' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5891 [1/1] (0.00ns) (grouped into LUT with out node carry_2096)   --->   "%xor_ln416_1047 = xor i1 %p_Result_9833, i1"   --->   Operation 5891 'xor' 'xor_ln416_1047' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5892 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2096 = and i1 %p_Result_9832, i1 %xor_ln416_1047"   --->   Operation 5892 'and' 'carry_2096' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5893 [1/1] (0.00ns) (grouped into LUT with out node overflow_1085)   --->   "%deleted_zeros_1047 = select i1 %carry_2096, i1 %Range1_all_ones_1085, i1 %Range1_all_zeros_975"   --->   Operation 5893 'select' 'deleted_zeros_1047' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 5894 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1951)   --->   "%tmp_8513 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3238, i32"   --->   Operation 5894 'bitselect' 'tmp_8513' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5895 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1951)   --->   "%xor_ln780_975 = xor i1 %tmp_8513, i1"   --->   Operation 5895 'xor' 'xor_ln780_975' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5896 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1951)   --->   "%and_ln780_975 = and i1 %Range2_all_ones_1047, i1 %xor_ln780_975"   --->   Operation 5896 'and' 'and_ln780_975' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5897 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1951)   --->   "%deleted_ones_1013 = select i1 %carry_2096, i1 %and_ln780_975, i1 %Range1_all_ones_1085"   --->   Operation 5897 'select' 'deleted_ones_1013' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 5898 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_975)   --->   "%and_ln781_975 = and i1 %carry_2096, i1 %Range1_all_ones_1085"   --->   Operation 5898 'and' 'and_ln781_975' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5899 [1/1] (0.00ns) (grouped into LUT with out node overflow_1085)   --->   "%xor_ln785_2061 = xor i1 %deleted_zeros_1047, i1"   --->   Operation 5899 'xor' 'xor_ln785_2061' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5900 [1/1] (0.00ns) (grouped into LUT with out node overflow_1085)   --->   "%or_ln785_1046 = or i1 %p_Result_9833, i1 %xor_ln785_2061"   --->   Operation 5900 'or' 'or_ln785_1046' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5901 [1/1] (0.00ns) (grouped into LUT with out node overflow_1085)   --->   "%xor_ln785_2062 = xor i1 %p_Result_9830, i1"   --->   Operation 5901 'xor' 'xor_ln785_2062' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5902 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1085 = and i1 %or_ln785_1046, i1 %xor_ln785_2062"   --->   Operation 5902 'and' 'overflow_1085' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5903 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1951 = and i1 %p_Result_9833, i1 %deleted_ones_1013"   --->   Operation 5903 'and' 'and_ln786_1951' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5904 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_975)   --->   "%or_ln786_975 = or i1 %and_ln781_975, i1 %and_ln786_1951"   --->   Operation 5904 'or' 'or_ln786_975' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5905 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_975)   --->   "%xor_ln786_975 = xor i1 %or_ln786_975, i1"   --->   Operation 5905 'xor' 'xor_ln786_975' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5906 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_975)   --->   "%underflow_975 = and i1 %p_Result_9830, i1 %xor_ln786_975"   --->   Operation 5906 'and' 'underflow_975' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5907 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_1013)   --->   "%select_ln384_1877 = select i1 %overflow_1085, i16, i16"   --->   Operation 5907 'select' 'select_ln384_1877' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 5908 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_975 = or i1 %overflow_1085, i1 %underflow_975"   --->   Operation 5908 'or' 'or_ln384_975' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5909 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_1013 = select i1 %or_ln384_975, i16 %select_ln384_1877, i16 %p_Val2_3240"   --->   Operation 5909 'select' 'select_ln384_1013' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 5910 [1/1] (0.00ns)   --->   "%output_addr_125 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 5910 'getelementptr' 'output_addr_125' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5911 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_1013, i7 %output_addr_125"   --->   Operation 5911 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_35 : Operation 5912 [1/1] (0.00ns)   --->   "%sext_ln1118_206 = sext i16 %masked_kernel_V_56"   --->   Operation 5912 'sext' 'sext_ln1118_206' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5913 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3241 = mul i27 %zext_ln1116_18, i27 %sext_ln1118_206"   --->   Operation 5913 'mul' 'p_Val2_3241' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 5914 [1/1] (0.00ns)   --->   "%p_Result_9834 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3241, i32"   --->   Operation 5914 'bitselect' 'p_Result_9834' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5915 [1/1] (0.00ns)   --->   "%trunc_ln718_1048 = trunc i27 %p_Val2_3241"   --->   Operation 5915 'trunc' 'trunc_ln718_1048' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5916 [1/1] (0.63ns)   --->   "%r_1048 = icmp_ne  i5 %trunc_ln718_1048, i5"   --->   Operation 5916 'icmp' 'r_1048' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5917 [1/1] (0.00ns)   --->   "%tmp_2121 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_3241, i32, i32"   --->   Operation 5917 'partselect' 'tmp_2121' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5918 [1/1] (0.65ns)   --->   "%Range2_all_ones_1048 = icmp_eq  i4 %tmp_2121, i4"   --->   Operation 5918 'icmp' 'Range2_all_ones_1048' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5919 [1/1] (0.00ns)   --->   "%tmp_2122 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_3241, i32, i32"   --->   Operation 5919 'partselect' 'tmp_2122' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5920 [1/1] (0.63ns)   --->   "%Range1_all_ones_1086 = icmp_eq  i5 %tmp_2122, i5"   --->   Operation 5920 'icmp' 'Range1_all_ones_1086' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5921 [1/1] (0.63ns)   --->   "%Range1_all_zeros_976 = icmp_eq  i5 %tmp_2122, i5"   --->   Operation 5921 'icmp' 'Range1_all_zeros_976' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5922 [1/2] (1.15ns)   --->   "%inv_table_load_19 = load i10 %inv_table_addr_19"   --->   Operation 5922 'load' 'inv_table_load_19' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_35 : Operation 5923 [1/1] (0.00ns)   --->   "%zext_ln1116_19 = zext i11 %inv_table_load_19"   --->   Operation 5923 'zext' 'zext_ln1116_19' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5924 [1/1] (0.00ns)   --->   "%sext_ln1118_211 = sext i16 %masked_kernel_V_91"   --->   Operation 5924 'sext' 'sext_ln1118_211' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5925 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3258 = mul i27 %zext_ln1116_19, i27 %sext_ln1118_211"   --->   Operation 5925 'mul' 'p_Val2_3258' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 5926 [1/1] (0.00ns)   --->   "%p_Result_9854 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3258, i32"   --->   Operation 5926 'bitselect' 'p_Result_9854' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5927 [1/1] (0.00ns)   --->   "%trunc_ln718_1052 = trunc i27 %p_Val2_3258"   --->   Operation 5927 'trunc' 'trunc_ln718_1052' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5928 [1/1] (0.63ns)   --->   "%r_1052 = icmp_ne  i5 %trunc_ln718_1052, i5"   --->   Operation 5928 'icmp' 'r_1052' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5929 [1/1] (0.00ns)   --->   "%tmp_2129 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_3258, i32, i32"   --->   Operation 5929 'partselect' 'tmp_2129' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5930 [1/1] (0.65ns)   --->   "%Range2_all_ones_1052 = icmp_eq  i4 %tmp_2129, i4"   --->   Operation 5930 'icmp' 'Range2_all_ones_1052' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5931 [1/1] (0.00ns)   --->   "%tmp_2130 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_3258, i32, i32"   --->   Operation 5931 'partselect' 'tmp_2130' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5932 [1/1] (0.63ns)   --->   "%Range1_all_ones_1092 = icmp_eq  i5 %tmp_2130, i5"   --->   Operation 5932 'icmp' 'Range1_all_ones_1092' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5933 [1/1] (0.63ns)   --->   "%Range1_all_zeros_980 = icmp_eq  i5 %tmp_2130, i5"   --->   Operation 5933 'icmp' 'Range1_all_zeros_980' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5934 [1/1] (0.00ns)   --->   "%sext_ln703_799 = sext i16 %masked_kernel_V_92"   --->   Operation 5934 'sext' 'sext_ln703_799' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5935 [1/1] (0.00ns)   --->   "%sext_ln703_800 = sext i16 %masked_kernel_V_61"   --->   Operation 5935 'sext' 'sext_ln703_800' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5936 [1/1] (0.78ns)   --->   "%p_Val2_3274 = add i17 %sext_ln703_800, i17 %sext_ln703_799"   --->   Operation 5936 'add' 'p_Val2_3274' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5937 [1/1] (0.00ns)   --->   "%p_Result_9874 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %p_Val2_3274, i32"   --->   Operation 5937 'bitselect' 'p_Result_9874' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5938 [1/1] (0.78ns)   --->   "%p_Val2_3275 = add i16 %masked_kernel_V_92, i16 %masked_kernel_V_61"   --->   Operation 5938 'add' 'p_Val2_3275' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5939 [1/1] (0.00ns)   --->   "%p_Result_9875 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3275, i32"   --->   Operation 5939 'bitselect' 'p_Result_9875' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5940 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_111)   --->   "%xor_ln785_2083 = xor i1 %p_Result_9874, i1"   --->   Operation 5940 'xor' 'xor_ln785_2083' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5941 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_111)   --->   "%overflow_1097 = and i1 %p_Result_9875, i1 %xor_ln785_2083"   --->   Operation 5941 'and' 'overflow_1097' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5942 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_111)   --->   "%xor_ln340_40 = xor i1 %p_Result_9874, i1 %p_Result_9875"   --->   Operation 5942 'xor' 'xor_ln340_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5943 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_111)   --->   "%select_ln384_1889 = select i1 %overflow_1097, i16, i16"   --->   Operation 5943 'select' 'select_ln384_1889' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 5944 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_111 = select i1 %xor_ln340_40, i16 %select_ln384_1889, i16 %p_Val2_3275"   --->   Operation 5944 'select' 'select_ln340_111' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 5945 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3278)   --->   "%p_Val2_3277 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_3276, i32, i32"   --->   Operation 5945 'partselect' 'p_Val2_3277' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5946 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3278)   --->   "%p_Result_9185 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3276, i32"   --->   Operation 5946 'bitselect' 'p_Result_9185' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5947 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3278)   --->   "%p_Result_9877 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3276, i32"   --->   Operation 5947 'bitselect' 'p_Result_9877' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5948 [1/1] (0.00ns) (grouped into LUT with out node carry_2116)   --->   "%p_Result_9878 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3276, i32"   --->   Operation 5948 'bitselect' 'p_Result_9878' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5949 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3278)   --->   "%or_ln412_1129 = or i1 %p_Result_9185, i1 %r_1057"   --->   Operation 5949 'or' 'or_ln412_1129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5950 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3278)   --->   "%and_ln412_1129 = and i1 %or_ln412_1129, i1 %p_Result_9877"   --->   Operation 5950 'and' 'and_ln412_1129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5951 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3278)   --->   "%zext_ln415_1129 = zext i1 %and_ln412_1129"   --->   Operation 5951 'zext' 'zext_ln415_1129' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5952 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3278 = add i16 %zext_ln415_1129, i16 %p_Val2_3277"   --->   Operation 5952 'add' 'p_Val2_3278' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5953 [1/1] (0.00ns)   --->   "%p_Result_9879 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3278, i32"   --->   Operation 5953 'bitselect' 'p_Result_9879' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5954 [1/1] (0.00ns) (grouped into LUT with out node carry_2116)   --->   "%xor_ln416_1057 = xor i1 %p_Result_9879, i1"   --->   Operation 5954 'xor' 'xor_ln416_1057' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5955 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2116 = and i1 %p_Result_9878, i1 %xor_ln416_1057"   --->   Operation 5955 'and' 'carry_2116' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5956 [1/1] (0.00ns) (grouped into LUT with out node overflow_1098)   --->   "%deleted_zeros_1057 = select i1 %carry_2116, i1 %Range1_all_ones_1098, i1 %Range1_all_zeros_985"   --->   Operation 5956 'select' 'deleted_zeros_1057' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 5957 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1971)   --->   "%tmp_8582 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3276, i32"   --->   Operation 5957 'bitselect' 'tmp_8582' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5958 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1971)   --->   "%xor_ln780_985 = xor i1 %tmp_8582, i1"   --->   Operation 5958 'xor' 'xor_ln780_985' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5959 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1971)   --->   "%and_ln780_985 = and i1 %Range2_all_ones_1057, i1 %xor_ln780_985"   --->   Operation 5959 'and' 'and_ln780_985' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5960 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1971)   --->   "%deleted_ones_1026 = select i1 %carry_2116, i1 %and_ln780_985, i1 %Range1_all_ones_1098"   --->   Operation 5960 'select' 'deleted_ones_1026' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 5961 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_985)   --->   "%and_ln781_985 = and i1 %carry_2116, i1 %Range1_all_ones_1098"   --->   Operation 5961 'and' 'and_ln781_985' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5962 [1/1] (0.00ns) (grouped into LUT with out node overflow_1098)   --->   "%xor_ln785_2084 = xor i1 %deleted_zeros_1057, i1"   --->   Operation 5962 'xor' 'xor_ln785_2084' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5963 [1/1] (0.00ns) (grouped into LUT with out node overflow_1098)   --->   "%or_ln785_1056 = or i1 %p_Result_9879, i1 %xor_ln785_2084"   --->   Operation 5963 'or' 'or_ln785_1056' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5964 [1/1] (0.00ns) (grouped into LUT with out node overflow_1098)   --->   "%xor_ln785_2085 = xor i1 %p_Result_9876, i1"   --->   Operation 5964 'xor' 'xor_ln785_2085' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5965 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1098 = and i1 %or_ln785_1056, i1 %xor_ln785_2085"   --->   Operation 5965 'and' 'overflow_1098' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5966 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1971 = and i1 %p_Result_9879, i1 %deleted_ones_1026"   --->   Operation 5966 'and' 'and_ln786_1971' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5967 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_985)   --->   "%or_ln786_985 = or i1 %and_ln781_985, i1 %and_ln786_1971"   --->   Operation 5967 'or' 'or_ln786_985' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5968 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_985)   --->   "%xor_ln786_985 = xor i1 %or_ln786_985, i1"   --->   Operation 5968 'xor' 'xor_ln786_985' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5969 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_985)   --->   "%underflow_985 = and i1 %p_Result_9876, i1 %xor_ln786_985"   --->   Operation 5969 'and' 'underflow_985' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5970 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_62)   --->   "%select_ln384_1890 = select i1 %overflow_1098, i16, i16"   --->   Operation 5970 'select' 'select_ln384_1890' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 5971 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_985 = or i1 %overflow_1098, i1 %underflow_985"   --->   Operation 5971 'or' 'or_ln384_985' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5972 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_62 = select i1 %or_ln384_985, i16 %select_ln384_1890, i16 %p_Val2_3278"   --->   Operation 5972 'select' 'masked_kernel_V_62' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 5973 [1/1] (0.00ns)   --->   "%sext_ln703_801 = sext i16 %select_ln340_111"   --->   Operation 5973 'sext' 'sext_ln703_801' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5974 [1/1] (0.00ns)   --->   "%sext_ln703_802 = sext i16 %masked_kernel_V_62"   --->   Operation 5974 'sext' 'sext_ln703_802' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5975 [1/1] (0.78ns)   --->   "%p_Val2_3279 = add i17 %sext_ln703_801, i17 %sext_ln703_802"   --->   Operation 5975 'add' 'p_Val2_3279' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5976 [1/1] (0.00ns)   --->   "%p_Result_9880 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %p_Val2_3279, i32"   --->   Operation 5976 'bitselect' 'p_Result_9880' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5977 [1/1] (0.78ns)   --->   "%p_Val2_3280 = add i16 %masked_kernel_V_62, i16 %select_ln340_111"   --->   Operation 5977 'add' 'p_Val2_3280' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5978 [1/1] (0.00ns)   --->   "%p_Result_9881 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3280, i32"   --->   Operation 5978 'bitselect' 'p_Result_9881' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5979 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_112)   --->   "%xor_ln785_2086 = xor i1 %p_Result_9880, i1"   --->   Operation 5979 'xor' 'xor_ln785_2086' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5980 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_112)   --->   "%overflow_1099 = and i1 %p_Result_9881, i1 %xor_ln785_2086"   --->   Operation 5980 'and' 'overflow_1099' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5981 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_112)   --->   "%xor_ln340_41 = xor i1 %p_Result_9880, i1 %p_Result_9881"   --->   Operation 5981 'xor' 'xor_ln340_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5982 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_112)   --->   "%select_ln384_1891 = select i1 %overflow_1099, i16, i16"   --->   Operation 5982 'select' 'select_ln384_1891' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 5983 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_112 = select i1 %xor_ln340_41, i16 %select_ln384_1891, i16 %p_Val2_3280"   --->   Operation 5983 'select' 'select_ln340_112' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 5984 [1/1] (0.00ns)   --->   "%tmp_463 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %select_ln340_112, i32, i32"   --->   Operation 5984 'partselect' 'tmp_463' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5985 [1/1] (0.00ns)   --->   "%sext_ln850_91 = sext i13 %tmp_463"   --->   Operation 5985 'sext' 'sext_ln850_91' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5986 [1/1] (0.00ns) (grouped into LUT with out node index_275)   --->   "%tmp_8585 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln340_112, i32"   --->   Operation 5986 'bitselect' 'tmp_8585' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5987 [1/1] (0.00ns)   --->   "%trunc_ln851_91 = trunc i16 %select_ln340_112"   --->   Operation 5987 'trunc' 'trunc_ln851_91' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5988 [1/1] (0.00ns)   --->   "%p_Result_107 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln851_91, i7"   --->   Operation 5988 'bitconcatenate' 'p_Result_107' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5989 [1/1] (0.60ns)   --->   "%icmp_ln851_91 = icmp_ne  i10 %p_Result_107, i10"   --->   Operation 5989 'icmp' 'icmp_ln851_91' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5990 [1/1] (0.75ns)   --->   "%add_ln695_91 = add i14, i14 %sext_ln850_91"   --->   Operation 5990 'add' 'add_ln695_91' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 5991 [1/1] (0.00ns) (grouped into LUT with out node index_275)   --->   "%select_ln850_91 = select i1 %icmp_ln851_91, i14 %add_ln695_91, i14 %sext_ln850_91"   --->   Operation 5991 'select' 'select_ln850_91' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 5992 [1/1] (0.34ns) (out node of the LUT)   --->   "%index_275 = select i1 %tmp_8585, i14 %select_ln850_91, i14 %sext_ln850_91"   --->   Operation 5992 'select' 'index_275' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 5993 [1/1] (0.00ns)   --->   "%trunc_ln193_40 = trunc i14 %index_275" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 5993 'trunc' 'trunc_ln193_40' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5994 [1/1] (0.00ns)   --->   "%tmp_8586 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %index_275, i32" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 5994 'bitselect' 'tmp_8586' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5995 [1/1] (0.32ns)   --->   "%index_276 = select i1 %tmp_8586, i13, i13 %trunc_ln193_40" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 5995 'select' 'index_276' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 5996 [1/1] (0.00ns)   --->   "%trunc_ln193_41 = trunc i13 %index_276" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 5996 'trunc' 'trunc_ln193_41' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5997 [1/1] (0.00ns)   --->   "%tmp_8587 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index_276, i32, i32" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 5997 'partselect' 'tmp_8587' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5998 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3292)   --->   "%p_Val2_3291 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_3290, i32, i32"   --->   Operation 5998 'partselect' 'p_Val2_3291' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 5999 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3292)   --->   "%p_Result_9207 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3290, i32"   --->   Operation 5999 'bitselect' 'p_Result_9207' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 6000 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3292)   --->   "%p_Result_9895 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3290, i32"   --->   Operation 6000 'bitselect' 'p_Result_9895' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 6001 [1/1] (0.00ns) (grouped into LUT with out node carry_2124)   --->   "%p_Result_9896 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3290, i32"   --->   Operation 6001 'bitselect' 'p_Result_9896' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 6002 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3292)   --->   "%or_ln412_1133 = or i1 %p_Result_9207, i1 %r_1061"   --->   Operation 6002 'or' 'or_ln412_1133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6003 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3292)   --->   "%and_ln412_1133 = and i1 %or_ln412_1133, i1 %p_Result_9895"   --->   Operation 6003 'and' 'and_ln412_1133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6004 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3292)   --->   "%zext_ln415_1133 = zext i1 %and_ln412_1133"   --->   Operation 6004 'zext' 'zext_ln415_1133' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 6005 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3292 = add i16 %zext_ln415_1133, i16 %p_Val2_3291"   --->   Operation 6005 'add' 'p_Val2_3292' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6006 [1/1] (0.00ns)   --->   "%p_Result_9897 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3292, i32"   --->   Operation 6006 'bitselect' 'p_Result_9897' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 6007 [1/1] (0.00ns) (grouped into LUT with out node carry_2124)   --->   "%xor_ln416_1061 = xor i1 %p_Result_9897, i1"   --->   Operation 6007 'xor' 'xor_ln416_1061' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6008 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2124 = and i1 %p_Result_9896, i1 %xor_ln416_1061"   --->   Operation 6008 'and' 'carry_2124' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6009 [1/1] (0.00ns) (grouped into LUT with out node overflow_1103)   --->   "%deleted_zeros_1061 = select i1 %carry_2124, i1 %Range1_all_ones_1103, i1 %Range1_all_zeros_989"   --->   Operation 6009 'select' 'deleted_zeros_1061' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 6010 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1979)   --->   "%tmp_8611 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3290, i32"   --->   Operation 6010 'bitselect' 'tmp_8611' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 6011 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1979)   --->   "%xor_ln780_989 = xor i1 %tmp_8611, i1"   --->   Operation 6011 'xor' 'xor_ln780_989' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6012 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1979)   --->   "%and_ln780_989 = and i1 %Range2_all_ones_1061, i1 %xor_ln780_989"   --->   Operation 6012 'and' 'and_ln780_989' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6013 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1979)   --->   "%deleted_ones_1031 = select i1 %carry_2124, i1 %and_ln780_989, i1 %Range1_all_ones_1103"   --->   Operation 6013 'select' 'deleted_ones_1031' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 6014 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_989)   --->   "%and_ln781_989 = and i1 %carry_2124, i1 %Range1_all_ones_1103"   --->   Operation 6014 'and' 'and_ln781_989' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6015 [1/1] (0.00ns) (grouped into LUT with out node overflow_1103)   --->   "%xor_ln785_2093 = xor i1 %deleted_zeros_1061, i1"   --->   Operation 6015 'xor' 'xor_ln785_2093' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6016 [1/1] (0.00ns) (grouped into LUT with out node overflow_1103)   --->   "%or_ln785_1060 = or i1 %p_Result_9897, i1 %xor_ln785_2093"   --->   Operation 6016 'or' 'or_ln785_1060' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6017 [1/1] (0.00ns) (grouped into LUT with out node overflow_1103)   --->   "%xor_ln785_2094 = xor i1 %p_Result_9894, i1"   --->   Operation 6017 'xor' 'xor_ln785_2094' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6018 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1103 = and i1 %or_ln785_1060, i1 %xor_ln785_2094"   --->   Operation 6018 'and' 'overflow_1103' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6019 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1979 = and i1 %p_Result_9897, i1 %deleted_ones_1031"   --->   Operation 6019 'and' 'and_ln786_1979' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6020 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_989)   --->   "%or_ln786_989 = or i1 %and_ln781_989, i1 %and_ln786_1979"   --->   Operation 6020 'or' 'or_ln786_989' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6021 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_989)   --->   "%xor_ln786_989 = xor i1 %or_ln786_989, i1"   --->   Operation 6021 'xor' 'xor_ln786_989' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6022 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_989)   --->   "%underflow_989 = and i1 %p_Result_9894, i1 %xor_ln786_989"   --->   Operation 6022 'and' 'underflow_989' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6023 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_93)   --->   "%select_ln384_1895 = select i1 %overflow_1103, i16, i16"   --->   Operation 6023 'select' 'select_ln384_1895' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 6024 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_989 = or i1 %overflow_1103, i1 %underflow_989"   --->   Operation 6024 'or' 'or_ln384_989' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6025 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_93 = select i1 %or_ln384_989, i16 %select_ln384_1895, i16 %p_Val2_3292"   --->   Operation 6025 'select' 'masked_kernel_V_93' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 6026 [1/1] (0.00ns)   --->   "%sext_ln1118_222 = sext i27 %mul_ln1118_1054"   --->   Operation 6026 'sext' 'sext_ln1118_222' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 6027 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3294 = mul i43 %sext_ln1118_201, i43 %sext_ln1118_222"   --->   Operation 6027 'mul' 'p_Val2_3294' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 6028 [1/1] (0.00ns)   --->   "%p_Result_9898 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3294, i32"   --->   Operation 6028 'bitselect' 'p_Result_9898' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 6029 [1/1] (0.00ns)   --->   "%trunc_ln718_1062 = trunc i43 %p_Val2_3294"   --->   Operation 6029 'trunc' 'trunc_ln718_1062' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 6030 [1/1] (0.71ns)   --->   "%r_1062 = icmp_ne  i19 %trunc_ln718_1062, i19"   --->   Operation 6030 'icmp' 'r_1062' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6031 [1/1] (0.00ns)   --->   "%tmp_2149 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_3294, i32, i32"   --->   Operation 6031 'partselect' 'tmp_2149' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 6032 [1/1] (0.61ns)   --->   "%Range2_all_ones_1062 = icmp_eq  i6 %tmp_2149, i6"   --->   Operation 6032 'icmp' 'Range2_all_ones_1062' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6033 [1/1] (0.00ns)   --->   "%tmp_2150 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_3294, i32, i32"   --->   Operation 6033 'partselect' 'tmp_2150' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 6034 [1/1] (0.59ns)   --->   "%Range1_all_ones_1104 = icmp_eq  i7 %tmp_2150, i7"   --->   Operation 6034 'icmp' 'Range1_all_ones_1104' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6035 [1/1] (0.59ns)   --->   "%Range1_all_zeros_990 = icmp_eq  i7 %tmp_2150, i7"   --->   Operation 6035 'icmp' 'Range1_all_zeros_990' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6036 [1/1] (0.00ns)   --->   "%sext_ln1118_223 = sext i27 %mul_ln1118_1056"   --->   Operation 6036 'sext' 'sext_ln1118_223' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 6037 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3299 = mul i43 %sext_ln1118_203, i43 %sext_ln1118_223"   --->   Operation 6037 'mul' 'p_Val2_3299' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 6038 [1/1] (0.00ns)   --->   "%p_Result_9904 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3299, i32"   --->   Operation 6038 'bitselect' 'p_Result_9904' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 6039 [1/1] (0.00ns)   --->   "%trunc_ln718_1063 = trunc i43 %p_Val2_3299"   --->   Operation 6039 'trunc' 'trunc_ln718_1063' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 6040 [1/1] (0.71ns)   --->   "%r_1063 = icmp_ne  i19 %trunc_ln718_1063, i19"   --->   Operation 6040 'icmp' 'r_1063' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6041 [1/1] (0.00ns)   --->   "%tmp_2151 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_3299, i32, i32"   --->   Operation 6041 'partselect' 'tmp_2151' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 6042 [1/1] (0.61ns)   --->   "%Range2_all_ones_1063 = icmp_eq  i6 %tmp_2151, i6"   --->   Operation 6042 'icmp' 'Range2_all_ones_1063' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6043 [1/1] (0.00ns)   --->   "%tmp_2152 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_3299, i32, i32"   --->   Operation 6043 'partselect' 'tmp_2152' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 6044 [1/1] (0.59ns)   --->   "%Range1_all_ones_1106 = icmp_eq  i7 %tmp_2152, i7"   --->   Operation 6044 'icmp' 'Range1_all_ones_1106' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6045 [1/1] (0.59ns)   --->   "%Range1_all_zeros_991 = icmp_eq  i7 %tmp_2152, i7"   --->   Operation 6045 'icmp' 'Range1_all_zeros_991' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 6046 [1/2] (0.59ns)   --->   "%kernel_load_66 = load i7 %kernel_addr_66"   --->   Operation 6046 'load' 'kernel_load_66' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_35 : Operation 6047 [1/1] (0.00ns)   --->   "%zext_ln1118_66 = zext i11 %kernel_load_66"   --->   Operation 6047 'zext' 'zext_ln1118_66' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 6048 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_1061 = mul i27 %zext_ln1118_66, i27 %sext_ln1118_207"   --->   Operation 6048 'mul' 'mul_ln1118_1061' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 6049 [1/2] (0.59ns)   --->   "%kernel_load_67 = load i7 %kernel_addr_67"   --->   Operation 6049 'load' 'kernel_load_67' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_35 : Operation 6050 [1/1] (0.00ns)   --->   "%zext_ln1118_67 = zext i11 %kernel_load_67"   --->   Operation 6050 'zext' 'zext_ln1118_67' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 6051 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_1063 = mul i27 %zext_ln1118_67, i27 %sext_ln1118_207"   --->   Operation 6051 'mul' 'mul_ln1118_1063' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 6052 [1/1] (0.00ns)   --->   "%kernel_addr_68 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 6052 'getelementptr' 'kernel_addr_68' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 6053 [2/2] (0.59ns)   --->   "%kernel_load_68 = load i7 %kernel_addr_68"   --->   Operation 6053 'load' 'kernel_load_68' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_35 : Operation 6054 [1/1] (0.00ns)   --->   "%kernel_addr_69 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 6054 'getelementptr' 'kernel_addr_69' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 6055 [2/2] (0.59ns)   --->   "%kernel_load_69 = load i7 %kernel_addr_69"   --->   Operation 6055 'load' 'kernel_load_69' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>

State 36 <SV = 35> <Delay = 3.36>
ST_36 : Operation 6056 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3243)   --->   "%p_Val2_3242 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_3241, i32, i32"   --->   Operation 6056 'partselect' 'p_Val2_3242' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6057 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3243)   --->   "%p_Result_9134 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3241, i32"   --->   Operation 6057 'bitselect' 'p_Result_9134' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6058 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3243)   --->   "%p_Result_9835 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3241, i32"   --->   Operation 6058 'bitselect' 'p_Result_9835' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6059 [1/1] (0.00ns) (grouped into LUT with out node carry_2098)   --->   "%p_Result_9836 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3241, i32"   --->   Operation 6059 'bitselect' 'p_Result_9836' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6060 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3243)   --->   "%or_ln412_1120 = or i1 %p_Result_9134, i1 %r_1048"   --->   Operation 6060 'or' 'or_ln412_1120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6061 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3243)   --->   "%and_ln412_1120 = and i1 %or_ln412_1120, i1 %p_Result_9835"   --->   Operation 6061 'and' 'and_ln412_1120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6062 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3243)   --->   "%zext_ln415_1120 = zext i1 %and_ln412_1120"   --->   Operation 6062 'zext' 'zext_ln415_1120' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6063 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3243 = add i16 %zext_ln415_1120, i16 %p_Val2_3242"   --->   Operation 6063 'add' 'p_Val2_3243' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6064 [1/1] (0.00ns)   --->   "%p_Result_9837 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3243, i32"   --->   Operation 6064 'bitselect' 'p_Result_9837' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6065 [1/1] (0.00ns) (grouped into LUT with out node carry_2098)   --->   "%xor_ln416_1048 = xor i1 %p_Result_9837, i1"   --->   Operation 6065 'xor' 'xor_ln416_1048' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6066 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2098 = and i1 %p_Result_9836, i1 %xor_ln416_1048"   --->   Operation 6066 'and' 'carry_2098' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6067 [1/1] (0.00ns) (grouped into LUT with out node overflow_1086)   --->   "%deleted_zeros_1048 = select i1 %carry_2098, i1 %Range1_all_ones_1086, i1 %Range1_all_zeros_976"   --->   Operation 6067 'select' 'deleted_zeros_1048' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 6068 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1953)   --->   "%tmp_8519 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3241, i32"   --->   Operation 6068 'bitselect' 'tmp_8519' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6069 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1953)   --->   "%xor_ln780_976 = xor i1 %tmp_8519, i1"   --->   Operation 6069 'xor' 'xor_ln780_976' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6070 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1953)   --->   "%and_ln780_976 = and i1 %Range2_all_ones_1048, i1 %xor_ln780_976"   --->   Operation 6070 'and' 'and_ln780_976' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6071 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1953)   --->   "%deleted_ones_1014 = select i1 %carry_2098, i1 %and_ln780_976, i1 %Range1_all_ones_1086"   --->   Operation 6071 'select' 'deleted_ones_1014' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 6072 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_976)   --->   "%and_ln781_976 = and i1 %carry_2098, i1 %Range1_all_ones_1086"   --->   Operation 6072 'and' 'and_ln781_976' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6073 [1/1] (0.00ns) (grouped into LUT with out node overflow_1086)   --->   "%xor_ln785_2063 = xor i1 %deleted_zeros_1048, i1"   --->   Operation 6073 'xor' 'xor_ln785_2063' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6074 [1/1] (0.00ns) (grouped into LUT with out node overflow_1086)   --->   "%or_ln785_1047 = or i1 %p_Result_9837, i1 %xor_ln785_2063"   --->   Operation 6074 'or' 'or_ln785_1047' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6075 [1/1] (0.00ns) (grouped into LUT with out node overflow_1086)   --->   "%xor_ln785_2064 = xor i1 %p_Result_9834, i1"   --->   Operation 6075 'xor' 'xor_ln785_2064' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6076 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1086 = and i1 %or_ln785_1047, i1 %xor_ln785_2064"   --->   Operation 6076 'and' 'overflow_1086' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6077 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1953 = and i1 %p_Result_9837, i1 %deleted_ones_1014"   --->   Operation 6077 'and' 'and_ln786_1953' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6078 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_976)   --->   "%or_ln786_976 = or i1 %and_ln781_976, i1 %and_ln786_1953"   --->   Operation 6078 'or' 'or_ln786_976' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6079 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_976)   --->   "%xor_ln786_976 = xor i1 %or_ln786_976, i1"   --->   Operation 6079 'xor' 'xor_ln786_976' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6080 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_976)   --->   "%underflow_976 = and i1 %p_Result_9834, i1 %xor_ln786_976"   --->   Operation 6080 'and' 'underflow_976' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6081 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_1014)   --->   "%select_ln384_1878 = select i1 %overflow_1086, i16, i16"   --->   Operation 6081 'select' 'select_ln384_1878' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 6082 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_976 = or i1 %overflow_1086, i1 %underflow_976"   --->   Operation 6082 'or' 'or_ln384_976' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6083 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_1014 = select i1 %or_ln384_976, i16 %select_ln384_1878, i16 %p_Val2_3243"   --->   Operation 6083 'select' 'select_ln384_1014' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 6084 [1/1] (0.00ns)   --->   "%output_addr_126 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6084 'getelementptr' 'output_addr_126' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6085 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_1014, i7 %output_addr_126"   --->   Operation 6085 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_36 : Operation 6086 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3260)   --->   "%p_Val2_3259 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_3258, i32, i32"   --->   Operation 6086 'partselect' 'p_Val2_3259' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6087 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3260)   --->   "%p_Result_9158 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3258, i32"   --->   Operation 6087 'bitselect' 'p_Result_9158' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6088 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3260)   --->   "%p_Result_9855 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3258, i32"   --->   Operation 6088 'bitselect' 'p_Result_9855' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6089 [1/1] (0.00ns) (grouped into LUT with out node carry_2106)   --->   "%p_Result_9856 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3258, i32"   --->   Operation 6089 'bitselect' 'p_Result_9856' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6090 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3260)   --->   "%or_ln412_1124 = or i1 %p_Result_9158, i1 %r_1052"   --->   Operation 6090 'or' 'or_ln412_1124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6091 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3260)   --->   "%and_ln412_1124 = and i1 %or_ln412_1124, i1 %p_Result_9855"   --->   Operation 6091 'and' 'and_ln412_1124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6092 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3260)   --->   "%zext_ln415_1124 = zext i1 %and_ln412_1124"   --->   Operation 6092 'zext' 'zext_ln415_1124' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6093 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3260 = add i16 %zext_ln415_1124, i16 %p_Val2_3259"   --->   Operation 6093 'add' 'p_Val2_3260' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6094 [1/1] (0.00ns)   --->   "%p_Result_9857 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3260, i32"   --->   Operation 6094 'bitselect' 'p_Result_9857' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6095 [1/1] (0.00ns) (grouped into LUT with out node carry_2106)   --->   "%xor_ln416_1052 = xor i1 %p_Result_9857, i1"   --->   Operation 6095 'xor' 'xor_ln416_1052' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6096 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2106 = and i1 %p_Result_9856, i1 %xor_ln416_1052"   --->   Operation 6096 'and' 'carry_2106' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6097 [1/1] (0.00ns) (grouped into LUT with out node overflow_1092)   --->   "%deleted_zeros_1052 = select i1 %carry_2106, i1 %Range1_all_ones_1092, i1 %Range1_all_zeros_980"   --->   Operation 6097 'select' 'deleted_zeros_1052' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 6098 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1961)   --->   "%tmp_8550 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3258, i32"   --->   Operation 6098 'bitselect' 'tmp_8550' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6099 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1961)   --->   "%xor_ln780_980 = xor i1 %tmp_8550, i1"   --->   Operation 6099 'xor' 'xor_ln780_980' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6100 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1961)   --->   "%and_ln780_980 = and i1 %Range2_all_ones_1052, i1 %xor_ln780_980"   --->   Operation 6100 'and' 'and_ln780_980' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6101 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1961)   --->   "%deleted_ones_1020 = select i1 %carry_2106, i1 %and_ln780_980, i1 %Range1_all_ones_1092"   --->   Operation 6101 'select' 'deleted_ones_1020' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 6102 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_980)   --->   "%and_ln781_980 = and i1 %carry_2106, i1 %Range1_all_ones_1092"   --->   Operation 6102 'and' 'and_ln781_980' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6103 [1/1] (0.00ns) (grouped into LUT with out node overflow_1092)   --->   "%xor_ln785_2073 = xor i1 %deleted_zeros_1052, i1"   --->   Operation 6103 'xor' 'xor_ln785_2073' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6104 [1/1] (0.00ns) (grouped into LUT with out node overflow_1092)   --->   "%or_ln785_1051 = or i1 %p_Result_9857, i1 %xor_ln785_2073"   --->   Operation 6104 'or' 'or_ln785_1051' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6105 [1/1] (0.00ns) (grouped into LUT with out node overflow_1092)   --->   "%xor_ln785_2074 = xor i1 %p_Result_9854, i1"   --->   Operation 6105 'xor' 'xor_ln785_2074' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6106 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1092 = and i1 %or_ln785_1051, i1 %xor_ln785_2074"   --->   Operation 6106 'and' 'overflow_1092' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6107 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1961 = and i1 %p_Result_9857, i1 %deleted_ones_1020"   --->   Operation 6107 'and' 'and_ln786_1961' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6108 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_980)   --->   "%or_ln786_980 = or i1 %and_ln781_980, i1 %and_ln786_1961"   --->   Operation 6108 'or' 'or_ln786_980' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6109 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_980)   --->   "%xor_ln786_980 = xor i1 %or_ln786_980, i1"   --->   Operation 6109 'xor' 'xor_ln786_980' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6110 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_980)   --->   "%underflow_980 = and i1 %p_Result_9854, i1 %xor_ln786_980"   --->   Operation 6110 'and' 'underflow_980' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6111 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_1020)   --->   "%select_ln384_1884 = select i1 %overflow_1092, i16, i16"   --->   Operation 6111 'select' 'select_ln384_1884' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 6112 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_980 = or i1 %overflow_1092, i1 %underflow_980"   --->   Operation 6112 'or' 'or_ln384_980' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6113 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_1020 = select i1 %or_ln384_980, i16 %select_ln384_1884, i16 %p_Val2_3260"   --->   Operation 6113 'select' 'select_ln384_1020' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 6114 [1/1] (0.00ns)   --->   "%output_addr_127 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6114 'getelementptr' 'output_addr_127' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6115 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_1020, i7 %output_addr_127"   --->   Operation 6115 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_36 : Operation 6116 [1/1] (0.00ns)   --->   "%sext_ln1118_212 = sext i16 %masked_kernel_V_58"   --->   Operation 6116 'sext' 'sext_ln1118_212' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6117 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3261 = mul i27 %zext_ln1116_19, i27 %sext_ln1118_212"   --->   Operation 6117 'mul' 'p_Val2_3261' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 6118 [1/1] (0.00ns)   --->   "%p_Result_9858 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3261, i32"   --->   Operation 6118 'bitselect' 'p_Result_9858' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6119 [1/1] (0.00ns)   --->   "%trunc_ln718_1053 = trunc i27 %p_Val2_3261"   --->   Operation 6119 'trunc' 'trunc_ln718_1053' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6120 [1/1] (0.63ns)   --->   "%r_1053 = icmp_ne  i5 %trunc_ln718_1053, i5"   --->   Operation 6120 'icmp' 'r_1053' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6121 [1/1] (0.00ns)   --->   "%tmp_2131 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_3261, i32, i32"   --->   Operation 6121 'partselect' 'tmp_2131' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6122 [1/1] (0.65ns)   --->   "%Range2_all_ones_1053 = icmp_eq  i4 %tmp_2131, i4"   --->   Operation 6122 'icmp' 'Range2_all_ones_1053' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6123 [1/1] (0.00ns)   --->   "%tmp_2132 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_3261, i32, i32"   --->   Operation 6123 'partselect' 'tmp_2132' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6124 [1/1] (0.63ns)   --->   "%Range1_all_ones_1093 = icmp_eq  i5 %tmp_2132, i5"   --->   Operation 6124 'icmp' 'Range1_all_ones_1093' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6125 [1/1] (0.63ns)   --->   "%Range1_all_zeros_981 = icmp_eq  i5 %tmp_2132, i5"   --->   Operation 6125 'icmp' 'Range1_all_zeros_981' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6126 [1/1] (0.00ns)   --->   "%sext_ln1118_213 = sext i16 %masked_kernel_V_59"   --->   Operation 6126 'sext' 'sext_ln1118_213' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6127 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3264 = mul i27 %zext_ln1116_19, i27 %sext_ln1118_213"   --->   Operation 6127 'mul' 'p_Val2_3264' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 6128 [1/1] (0.00ns)   --->   "%p_Result_9862 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3264, i32"   --->   Operation 6128 'bitselect' 'p_Result_9862' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6129 [1/1] (0.00ns)   --->   "%trunc_ln718_1054 = trunc i27 %p_Val2_3264"   --->   Operation 6129 'trunc' 'trunc_ln718_1054' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6130 [1/1] (0.63ns)   --->   "%r_1054 = icmp_ne  i5 %trunc_ln718_1054, i5"   --->   Operation 6130 'icmp' 'r_1054' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6131 [1/1] (0.00ns)   --->   "%tmp_2133 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_3264, i32, i32"   --->   Operation 6131 'partselect' 'tmp_2133' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6132 [1/1] (0.65ns)   --->   "%Range2_all_ones_1054 = icmp_eq  i4 %tmp_2133, i4"   --->   Operation 6132 'icmp' 'Range2_all_ones_1054' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6133 [1/1] (0.00ns)   --->   "%tmp_2134 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_3264, i32, i32"   --->   Operation 6133 'partselect' 'tmp_2134' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6134 [1/1] (0.63ns)   --->   "%Range1_all_ones_1094 = icmp_eq  i5 %tmp_2134, i5"   --->   Operation 6134 'icmp' 'Range1_all_ones_1094' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6135 [1/1] (0.63ns)   --->   "%Range1_all_zeros_982 = icmp_eq  i5 %tmp_2134, i5"   --->   Operation 6135 'icmp' 'Range1_all_zeros_982' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6136 [1/1] (0.49ns)   --->   "%icmp_ln195_20 = icmp_ne  i3 %tmp_8587, i3" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 6136 'icmp' 'icmp_ln195_20' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6137 [1/1] (0.30ns)   --->   "%index_277 = select i1 %icmp_ln195_20, i10, i10 %trunc_ln193_41" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 6137 'select' 'index_277' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 6138 [1/1] (0.00ns)   --->   "%zext_ln196_20 = zext i10 %index_277" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 6138 'zext' 'zext_ln196_20' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6139 [1/1] (0.00ns)   --->   "%inv_table_addr_20 = getelementptr i11 %inv_table, i64, i64 %zext_ln196_20" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 6139 'getelementptr' 'inv_table_addr_20' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6140 [2/2] (1.15ns)   --->   "%inv_table_load_20 = load i10 %inv_table_addr_20"   --->   Operation 6140 'load' 'inv_table_load_20' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_36 : Operation 6141 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3296)   --->   "%p_Val2_3295 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_3294, i32, i32"   --->   Operation 6141 'partselect' 'p_Val2_3295' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6142 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3296)   --->   "%p_Result_9212 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3294, i32"   --->   Operation 6142 'bitselect' 'p_Result_9212' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6143 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3296)   --->   "%p_Result_9899 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3294, i32"   --->   Operation 6143 'bitselect' 'p_Result_9899' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6144 [1/1] (0.00ns) (grouped into LUT with out node carry_2126)   --->   "%p_Result_9900 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3294, i32"   --->   Operation 6144 'bitselect' 'p_Result_9900' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6145 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3296)   --->   "%or_ln412_1134 = or i1 %p_Result_9212, i1 %r_1062"   --->   Operation 6145 'or' 'or_ln412_1134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6146 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3296)   --->   "%and_ln412_1134 = and i1 %or_ln412_1134, i1 %p_Result_9899"   --->   Operation 6146 'and' 'and_ln412_1134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6147 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3296)   --->   "%zext_ln415_1134 = zext i1 %and_ln412_1134"   --->   Operation 6147 'zext' 'zext_ln415_1134' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6148 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3296 = add i16 %zext_ln415_1134, i16 %p_Val2_3295"   --->   Operation 6148 'add' 'p_Val2_3296' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6149 [1/1] (0.00ns)   --->   "%p_Result_9901 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3296, i32"   --->   Operation 6149 'bitselect' 'p_Result_9901' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6150 [1/1] (0.00ns) (grouped into LUT with out node carry_2126)   --->   "%xor_ln416_1062 = xor i1 %p_Result_9901, i1"   --->   Operation 6150 'xor' 'xor_ln416_1062' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6151 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2126 = and i1 %p_Result_9900, i1 %xor_ln416_1062"   --->   Operation 6151 'and' 'carry_2126' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6152 [1/1] (0.00ns) (grouped into LUT with out node overflow_1104)   --->   "%deleted_zeros_1062 = select i1 %carry_2126, i1 %Range1_all_ones_1104, i1 %Range1_all_zeros_990"   --->   Operation 6152 'select' 'deleted_zeros_1062' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 6153 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1981)   --->   "%tmp_8617 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3294, i32"   --->   Operation 6153 'bitselect' 'tmp_8617' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6154 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1981)   --->   "%xor_ln780_990 = xor i1 %tmp_8617, i1"   --->   Operation 6154 'xor' 'xor_ln780_990' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6155 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1981)   --->   "%and_ln780_990 = and i1 %Range2_all_ones_1062, i1 %xor_ln780_990"   --->   Operation 6155 'and' 'and_ln780_990' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6156 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1981)   --->   "%deleted_ones_1032 = select i1 %carry_2126, i1 %and_ln780_990, i1 %Range1_all_ones_1104"   --->   Operation 6156 'select' 'deleted_ones_1032' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 6157 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_990)   --->   "%and_ln781_990 = and i1 %carry_2126, i1 %Range1_all_ones_1104"   --->   Operation 6157 'and' 'and_ln781_990' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6158 [1/1] (0.00ns) (grouped into LUT with out node overflow_1104)   --->   "%xor_ln785_2095 = xor i1 %deleted_zeros_1062, i1"   --->   Operation 6158 'xor' 'xor_ln785_2095' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6159 [1/1] (0.00ns) (grouped into LUT with out node overflow_1104)   --->   "%or_ln785_1061 = or i1 %p_Result_9901, i1 %xor_ln785_2095"   --->   Operation 6159 'or' 'or_ln785_1061' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6160 [1/1] (0.00ns) (grouped into LUT with out node overflow_1104)   --->   "%xor_ln785_2096 = xor i1 %p_Result_9898, i1"   --->   Operation 6160 'xor' 'xor_ln785_2096' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6161 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1104 = and i1 %or_ln785_1061, i1 %xor_ln785_2096"   --->   Operation 6161 'and' 'overflow_1104' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6162 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1981 = and i1 %p_Result_9901, i1 %deleted_ones_1032"   --->   Operation 6162 'and' 'and_ln786_1981' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6163 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_990)   --->   "%or_ln786_990 = or i1 %and_ln781_990, i1 %and_ln786_1981"   --->   Operation 6163 'or' 'or_ln786_990' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6164 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_990)   --->   "%xor_ln786_990 = xor i1 %or_ln786_990, i1"   --->   Operation 6164 'xor' 'xor_ln786_990' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6165 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_990)   --->   "%underflow_990 = and i1 %p_Result_9898, i1 %xor_ln786_990"   --->   Operation 6165 'and' 'underflow_990' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6166 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_64)   --->   "%select_ln384_1896 = select i1 %overflow_1104, i16, i16"   --->   Operation 6166 'select' 'select_ln384_1896' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 6167 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_990 = or i1 %overflow_1104, i1 %underflow_990"   --->   Operation 6167 'or' 'or_ln384_990' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6168 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_64 = select i1 %or_ln384_990, i16 %select_ln384_1896, i16 %p_Val2_3296"   --->   Operation 6168 'select' 'masked_kernel_V_64' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 6169 [1/1] (0.00ns)   --->   "%sext_ln703_803 = sext i16 %masked_kernel_V_93"   --->   Operation 6169 'sext' 'sext_ln703_803' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6170 [1/1] (0.00ns)   --->   "%sext_ln703_804 = sext i16 %masked_kernel_V_64"   --->   Operation 6170 'sext' 'sext_ln703_804' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6171 [1/1] (0.78ns)   --->   "%p_Val2_3297 = add i17 %sext_ln703_804, i17 %sext_ln703_803"   --->   Operation 6171 'add' 'p_Val2_3297' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6172 [1/1] (0.00ns)   --->   "%p_Result_9902 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %p_Val2_3297, i32"   --->   Operation 6172 'bitselect' 'p_Result_9902' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6173 [1/1] (0.78ns)   --->   "%p_Val2_3298 = add i16 %masked_kernel_V_93, i16 %masked_kernel_V_64"   --->   Operation 6173 'add' 'p_Val2_3298' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6174 [1/1] (0.00ns)   --->   "%p_Result_9903 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3298, i32"   --->   Operation 6174 'bitselect' 'p_Result_9903' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6175 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_113)   --->   "%xor_ln785_2097 = xor i1 %p_Result_9902, i1"   --->   Operation 6175 'xor' 'xor_ln785_2097' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6176 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_113)   --->   "%overflow_1105 = and i1 %p_Result_9903, i1 %xor_ln785_2097"   --->   Operation 6176 'and' 'overflow_1105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6177 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_113)   --->   "%xor_ln340_42 = xor i1 %p_Result_9902, i1 %p_Result_9903"   --->   Operation 6177 'xor' 'xor_ln340_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6178 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_113)   --->   "%select_ln384_1897 = select i1 %overflow_1105, i16, i16"   --->   Operation 6178 'select' 'select_ln384_1897' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 6179 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_113 = select i1 %xor_ln340_42, i16 %select_ln384_1897, i16 %p_Val2_3298"   --->   Operation 6179 'select' 'select_ln340_113' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 6180 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3301)   --->   "%p_Val2_3300 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_3299, i32, i32"   --->   Operation 6180 'partselect' 'p_Val2_3300' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6181 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3301)   --->   "%p_Result_9219 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3299, i32"   --->   Operation 6181 'bitselect' 'p_Result_9219' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6182 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3301)   --->   "%p_Result_9905 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3299, i32"   --->   Operation 6182 'bitselect' 'p_Result_9905' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6183 [1/1] (0.00ns) (grouped into LUT with out node carry_2128)   --->   "%p_Result_9906 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3299, i32"   --->   Operation 6183 'bitselect' 'p_Result_9906' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6184 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3301)   --->   "%or_ln412_1135 = or i1 %p_Result_9219, i1 %r_1063"   --->   Operation 6184 'or' 'or_ln412_1135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6185 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3301)   --->   "%and_ln412_1135 = and i1 %or_ln412_1135, i1 %p_Result_9905"   --->   Operation 6185 'and' 'and_ln412_1135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6186 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3301)   --->   "%zext_ln415_1135 = zext i1 %and_ln412_1135"   --->   Operation 6186 'zext' 'zext_ln415_1135' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6187 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3301 = add i16 %zext_ln415_1135, i16 %p_Val2_3300"   --->   Operation 6187 'add' 'p_Val2_3301' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6188 [1/1] (0.00ns)   --->   "%p_Result_9907 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3301, i32"   --->   Operation 6188 'bitselect' 'p_Result_9907' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6189 [1/1] (0.00ns) (grouped into LUT with out node carry_2128)   --->   "%xor_ln416_1063 = xor i1 %p_Result_9907, i1"   --->   Operation 6189 'xor' 'xor_ln416_1063' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6190 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2128 = and i1 %p_Result_9906, i1 %xor_ln416_1063"   --->   Operation 6190 'and' 'carry_2128' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6191 [1/1] (0.00ns) (grouped into LUT with out node overflow_1106)   --->   "%deleted_zeros_1063 = select i1 %carry_2128, i1 %Range1_all_ones_1106, i1 %Range1_all_zeros_991"   --->   Operation 6191 'select' 'deleted_zeros_1063' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 6192 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1983)   --->   "%tmp_8625 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3299, i32"   --->   Operation 6192 'bitselect' 'tmp_8625' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6193 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1983)   --->   "%xor_ln780_991 = xor i1 %tmp_8625, i1"   --->   Operation 6193 'xor' 'xor_ln780_991' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6194 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1983)   --->   "%and_ln780_991 = and i1 %Range2_all_ones_1063, i1 %xor_ln780_991"   --->   Operation 6194 'and' 'and_ln780_991' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6195 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1983)   --->   "%deleted_ones_1034 = select i1 %carry_2128, i1 %and_ln780_991, i1 %Range1_all_ones_1106"   --->   Operation 6195 'select' 'deleted_ones_1034' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 6196 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_991)   --->   "%and_ln781_991 = and i1 %carry_2128, i1 %Range1_all_ones_1106"   --->   Operation 6196 'and' 'and_ln781_991' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6197 [1/1] (0.00ns) (grouped into LUT with out node overflow_1106)   --->   "%xor_ln785_2098 = xor i1 %deleted_zeros_1063, i1"   --->   Operation 6197 'xor' 'xor_ln785_2098' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6198 [1/1] (0.00ns) (grouped into LUT with out node overflow_1106)   --->   "%or_ln785_1062 = or i1 %p_Result_9907, i1 %xor_ln785_2098"   --->   Operation 6198 'or' 'or_ln785_1062' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6199 [1/1] (0.00ns) (grouped into LUT with out node overflow_1106)   --->   "%xor_ln785_2099 = xor i1 %p_Result_9904, i1"   --->   Operation 6199 'xor' 'xor_ln785_2099' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6200 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1106 = and i1 %or_ln785_1062, i1 %xor_ln785_2099"   --->   Operation 6200 'and' 'overflow_1106' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6201 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1983 = and i1 %p_Result_9907, i1 %deleted_ones_1034"   --->   Operation 6201 'and' 'and_ln786_1983' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6202 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_991)   --->   "%or_ln786_991 = or i1 %and_ln781_991, i1 %and_ln786_1983"   --->   Operation 6202 'or' 'or_ln786_991' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6203 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_991)   --->   "%xor_ln786_991 = xor i1 %or_ln786_991, i1"   --->   Operation 6203 'xor' 'xor_ln786_991' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6204 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_991)   --->   "%underflow_991 = and i1 %p_Result_9904, i1 %xor_ln786_991"   --->   Operation 6204 'and' 'underflow_991' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6205 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_65)   --->   "%select_ln384_1898 = select i1 %overflow_1106, i16, i16"   --->   Operation 6205 'select' 'select_ln384_1898' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 6206 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_991 = or i1 %overflow_1106, i1 %underflow_991"   --->   Operation 6206 'or' 'or_ln384_991' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6207 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_65 = select i1 %or_ln384_991, i16 %select_ln384_1898, i16 %p_Val2_3301"   --->   Operation 6207 'select' 'masked_kernel_V_65' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 6208 [1/1] (0.00ns)   --->   "%sext_ln703_805 = sext i16 %select_ln340_113"   --->   Operation 6208 'sext' 'sext_ln703_805' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6209 [1/1] (0.00ns)   --->   "%sext_ln703_806 = sext i16 %masked_kernel_V_65"   --->   Operation 6209 'sext' 'sext_ln703_806' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6210 [1/1] (0.78ns)   --->   "%p_Val2_3302 = add i17 %sext_ln703_805, i17 %sext_ln703_806"   --->   Operation 6210 'add' 'p_Val2_3302' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6211 [1/1] (0.00ns)   --->   "%p_Result_9908 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %p_Val2_3302, i32"   --->   Operation 6211 'bitselect' 'p_Result_9908' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6212 [1/1] (0.78ns)   --->   "%p_Val2_3303 = add i16 %masked_kernel_V_65, i16 %select_ln340_113"   --->   Operation 6212 'add' 'p_Val2_3303' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6213 [1/1] (0.00ns)   --->   "%p_Result_9909 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3303, i32"   --->   Operation 6213 'bitselect' 'p_Result_9909' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6214 [1/1] (0.00ns)   --->   "%sext_ln1118_227 = sext i27 %mul_ln1118_1061"   --->   Operation 6214 'sext' 'sext_ln1118_227' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6215 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3313 = mul i43 %sext_ln1118_199, i43 %sext_ln1118_227"   --->   Operation 6215 'mul' 'p_Val2_3313' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 6216 [1/1] (0.00ns)   --->   "%p_Result_9922 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3313, i32"   --->   Operation 6216 'bitselect' 'p_Result_9922' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6217 [1/1] (0.00ns)   --->   "%trunc_ln718_1067 = trunc i43 %p_Val2_3313"   --->   Operation 6217 'trunc' 'trunc_ln718_1067' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6218 [1/1] (0.71ns)   --->   "%r_1067 = icmp_ne  i19 %trunc_ln718_1067, i19"   --->   Operation 6218 'icmp' 'r_1067' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6219 [1/1] (0.00ns)   --->   "%tmp_2159 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_3313, i32, i32"   --->   Operation 6219 'partselect' 'tmp_2159' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6220 [1/1] (0.61ns)   --->   "%Range2_all_ones_1067 = icmp_eq  i6 %tmp_2159, i6"   --->   Operation 6220 'icmp' 'Range2_all_ones_1067' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6221 [1/1] (0.00ns)   --->   "%tmp_2160 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_3313, i32, i32"   --->   Operation 6221 'partselect' 'tmp_2160' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6222 [1/1] (0.59ns)   --->   "%Range1_all_ones_1111 = icmp_eq  i7 %tmp_2160, i7"   --->   Operation 6222 'icmp' 'Range1_all_ones_1111' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6223 [1/1] (0.59ns)   --->   "%Range1_all_zeros_995 = icmp_eq  i7 %tmp_2160, i7"   --->   Operation 6223 'icmp' 'Range1_all_zeros_995' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6224 [1/1] (0.00ns)   --->   "%sext_ln1118_228 = sext i27 %mul_ln1118_1063"   --->   Operation 6224 'sext' 'sext_ln1118_228' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6225 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3317 = mul i43 %sext_ln1118_201, i43 %sext_ln1118_228"   --->   Operation 6225 'mul' 'p_Val2_3317' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 6226 [1/1] (0.00ns)   --->   "%p_Result_9926 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3317, i32"   --->   Operation 6226 'bitselect' 'p_Result_9926' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6227 [1/1] (0.00ns)   --->   "%trunc_ln718_1068 = trunc i43 %p_Val2_3317"   --->   Operation 6227 'trunc' 'trunc_ln718_1068' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6228 [1/1] (0.71ns)   --->   "%r_1068 = icmp_ne  i19 %trunc_ln718_1068, i19"   --->   Operation 6228 'icmp' 'r_1068' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6229 [1/1] (0.00ns)   --->   "%tmp_2161 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_3317, i32, i32"   --->   Operation 6229 'partselect' 'tmp_2161' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6230 [1/1] (0.61ns)   --->   "%Range2_all_ones_1068 = icmp_eq  i6 %tmp_2161, i6"   --->   Operation 6230 'icmp' 'Range2_all_ones_1068' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6231 [1/1] (0.00ns)   --->   "%tmp_2162 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_3317, i32, i32"   --->   Operation 6231 'partselect' 'tmp_2162' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6232 [1/1] (0.59ns)   --->   "%Range1_all_ones_1112 = icmp_eq  i7 %tmp_2162, i7"   --->   Operation 6232 'icmp' 'Range1_all_ones_1112' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6233 [1/1] (0.59ns)   --->   "%Range1_all_zeros_996 = icmp_eq  i7 %tmp_2162, i7"   --->   Operation 6233 'icmp' 'Range1_all_zeros_996' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 6234 [1/2] (0.59ns)   --->   "%kernel_load_68 = load i7 %kernel_addr_68"   --->   Operation 6234 'load' 'kernel_load_68' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_36 : Operation 6235 [1/1] (0.00ns)   --->   "%zext_ln1118_68 = zext i11 %kernel_load_68"   --->   Operation 6235 'zext' 'zext_ln1118_68' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6236 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_1065 = mul i27 %zext_ln1118_68, i27 %sext_ln1118_207"   --->   Operation 6236 'mul' 'mul_ln1118_1065' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 6237 [1/2] (0.59ns)   --->   "%kernel_load_69 = load i7 %kernel_addr_69"   --->   Operation 6237 'load' 'kernel_load_69' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_36 : Operation 6238 [1/1] (0.00ns)   --->   "%zext_ln1118_69 = zext i11 %kernel_load_69"   --->   Operation 6238 'zext' 'zext_ln1118_69' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6239 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_1070 = mul i27 %zext_ln1118_69, i27 %sext_ln1118_214"   --->   Operation 6239 'mul' 'mul_ln1118_1070' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 6240 [1/1] (0.00ns)   --->   "%kernel_addr_70 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 6240 'getelementptr' 'kernel_addr_70' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6241 [2/2] (0.59ns)   --->   "%kernel_load_70 = load i7 %kernel_addr_70"   --->   Operation 6241 'load' 'kernel_load_70' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_36 : Operation 6242 [1/1] (0.00ns)   --->   "%kernel_addr_71 = getelementptr i11 %kernel, i64, i64" [firmware/nnet_utils/nnet_hept.h:189]   --->   Operation 6242 'getelementptr' 'kernel_addr_71' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 6243 [2/2] (0.59ns)   --->   "%kernel_load_71 = load i7 %kernel_addr_71"   --->   Operation 6243 'load' 'kernel_load_71' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>

State 37 <SV = 36> <Delay = 4.34>
ST_37 : Operation 6244 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3263)   --->   "%p_Val2_3262 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_3261, i32, i32"   --->   Operation 6244 'partselect' 'p_Val2_3262' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6245 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3263)   --->   "%p_Result_9163 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3261, i32"   --->   Operation 6245 'bitselect' 'p_Result_9163' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6246 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3263)   --->   "%p_Result_9859 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3261, i32"   --->   Operation 6246 'bitselect' 'p_Result_9859' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6247 [1/1] (0.00ns) (grouped into LUT with out node carry_2108)   --->   "%p_Result_9860 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3261, i32"   --->   Operation 6247 'bitselect' 'p_Result_9860' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6248 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3263)   --->   "%or_ln412_1125 = or i1 %p_Result_9163, i1 %r_1053"   --->   Operation 6248 'or' 'or_ln412_1125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6249 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3263)   --->   "%and_ln412_1125 = and i1 %or_ln412_1125, i1 %p_Result_9859"   --->   Operation 6249 'and' 'and_ln412_1125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6250 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3263)   --->   "%zext_ln415_1125 = zext i1 %and_ln412_1125"   --->   Operation 6250 'zext' 'zext_ln415_1125' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6251 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3263 = add i16 %zext_ln415_1125, i16 %p_Val2_3262"   --->   Operation 6251 'add' 'p_Val2_3263' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6252 [1/1] (0.00ns)   --->   "%p_Result_9861 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3263, i32"   --->   Operation 6252 'bitselect' 'p_Result_9861' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6253 [1/1] (0.00ns) (grouped into LUT with out node carry_2108)   --->   "%xor_ln416_1053 = xor i1 %p_Result_9861, i1"   --->   Operation 6253 'xor' 'xor_ln416_1053' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6254 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2108 = and i1 %p_Result_9860, i1 %xor_ln416_1053"   --->   Operation 6254 'and' 'carry_2108' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6255 [1/1] (0.00ns) (grouped into LUT with out node overflow_1093)   --->   "%deleted_zeros_1053 = select i1 %carry_2108, i1 %Range1_all_ones_1093, i1 %Range1_all_zeros_981"   --->   Operation 6255 'select' 'deleted_zeros_1053' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 6256 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1963)   --->   "%tmp_8556 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3261, i32"   --->   Operation 6256 'bitselect' 'tmp_8556' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6257 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1963)   --->   "%xor_ln780_981 = xor i1 %tmp_8556, i1"   --->   Operation 6257 'xor' 'xor_ln780_981' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6258 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1963)   --->   "%and_ln780_981 = and i1 %Range2_all_ones_1053, i1 %xor_ln780_981"   --->   Operation 6258 'and' 'and_ln780_981' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6259 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1963)   --->   "%deleted_ones_1021 = select i1 %carry_2108, i1 %and_ln780_981, i1 %Range1_all_ones_1093"   --->   Operation 6259 'select' 'deleted_ones_1021' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 6260 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_981)   --->   "%and_ln781_981 = and i1 %carry_2108, i1 %Range1_all_ones_1093"   --->   Operation 6260 'and' 'and_ln781_981' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6261 [1/1] (0.00ns) (grouped into LUT with out node overflow_1093)   --->   "%xor_ln785_2075 = xor i1 %deleted_zeros_1053, i1"   --->   Operation 6261 'xor' 'xor_ln785_2075' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6262 [1/1] (0.00ns) (grouped into LUT with out node overflow_1093)   --->   "%or_ln785_1052 = or i1 %p_Result_9861, i1 %xor_ln785_2075"   --->   Operation 6262 'or' 'or_ln785_1052' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6263 [1/1] (0.00ns) (grouped into LUT with out node overflow_1093)   --->   "%xor_ln785_2076 = xor i1 %p_Result_9858, i1"   --->   Operation 6263 'xor' 'xor_ln785_2076' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6264 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1093 = and i1 %or_ln785_1052, i1 %xor_ln785_2076"   --->   Operation 6264 'and' 'overflow_1093' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6265 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1963 = and i1 %p_Result_9861, i1 %deleted_ones_1021"   --->   Operation 6265 'and' 'and_ln786_1963' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6266 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_981)   --->   "%or_ln786_981 = or i1 %and_ln781_981, i1 %and_ln786_1963"   --->   Operation 6266 'or' 'or_ln786_981' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6267 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_981)   --->   "%xor_ln786_981 = xor i1 %or_ln786_981, i1"   --->   Operation 6267 'xor' 'xor_ln786_981' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6268 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_981)   --->   "%underflow_981 = and i1 %p_Result_9858, i1 %xor_ln786_981"   --->   Operation 6268 'and' 'underflow_981' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6269 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_1021)   --->   "%select_ln384_1885 = select i1 %overflow_1093, i16, i16"   --->   Operation 6269 'select' 'select_ln384_1885' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 6270 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_981 = or i1 %overflow_1093, i1 %underflow_981"   --->   Operation 6270 'or' 'or_ln384_981' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6271 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_1021 = select i1 %or_ln384_981, i16 %select_ln384_1885, i16 %p_Val2_3263"   --->   Operation 6271 'select' 'select_ln384_1021' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 6272 [1/1] (0.00ns)   --->   "%output_addr_128 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6272 'getelementptr' 'output_addr_128' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6273 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_1021, i7 %output_addr_128"   --->   Operation 6273 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_37 : Operation 6274 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3266)   --->   "%p_Val2_3265 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_3264, i32, i32"   --->   Operation 6274 'partselect' 'p_Val2_3265' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6275 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3266)   --->   "%p_Result_9168 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3264, i32"   --->   Operation 6275 'bitselect' 'p_Result_9168' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6276 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3266)   --->   "%p_Result_9863 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3264, i32"   --->   Operation 6276 'bitselect' 'p_Result_9863' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6277 [1/1] (0.00ns) (grouped into LUT with out node carry_2110)   --->   "%p_Result_9864 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3264, i32"   --->   Operation 6277 'bitselect' 'p_Result_9864' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6278 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3266)   --->   "%or_ln412_1126 = or i1 %p_Result_9168, i1 %r_1054"   --->   Operation 6278 'or' 'or_ln412_1126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6279 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3266)   --->   "%and_ln412_1126 = and i1 %or_ln412_1126, i1 %p_Result_9863"   --->   Operation 6279 'and' 'and_ln412_1126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6280 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3266)   --->   "%zext_ln415_1126 = zext i1 %and_ln412_1126"   --->   Operation 6280 'zext' 'zext_ln415_1126' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6281 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3266 = add i16 %zext_ln415_1126, i16 %p_Val2_3265"   --->   Operation 6281 'add' 'p_Val2_3266' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6282 [1/1] (0.00ns)   --->   "%p_Result_9865 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3266, i32"   --->   Operation 6282 'bitselect' 'p_Result_9865' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6283 [1/1] (0.00ns) (grouped into LUT with out node carry_2110)   --->   "%xor_ln416_1054 = xor i1 %p_Result_9865, i1"   --->   Operation 6283 'xor' 'xor_ln416_1054' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6284 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2110 = and i1 %p_Result_9864, i1 %xor_ln416_1054"   --->   Operation 6284 'and' 'carry_2110' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6285 [1/1] (0.00ns) (grouped into LUT with out node overflow_1094)   --->   "%deleted_zeros_1054 = select i1 %carry_2110, i1 %Range1_all_ones_1094, i1 %Range1_all_zeros_982"   --->   Operation 6285 'select' 'deleted_zeros_1054' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 6286 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1965)   --->   "%tmp_8562 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3264, i32"   --->   Operation 6286 'bitselect' 'tmp_8562' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6287 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1965)   --->   "%xor_ln780_982 = xor i1 %tmp_8562, i1"   --->   Operation 6287 'xor' 'xor_ln780_982' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6288 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1965)   --->   "%and_ln780_982 = and i1 %Range2_all_ones_1054, i1 %xor_ln780_982"   --->   Operation 6288 'and' 'and_ln780_982' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6289 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1965)   --->   "%deleted_ones_1022 = select i1 %carry_2110, i1 %and_ln780_982, i1 %Range1_all_ones_1094"   --->   Operation 6289 'select' 'deleted_ones_1022' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 6290 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_982)   --->   "%and_ln781_982 = and i1 %carry_2110, i1 %Range1_all_ones_1094"   --->   Operation 6290 'and' 'and_ln781_982' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6291 [1/1] (0.00ns) (grouped into LUT with out node overflow_1094)   --->   "%xor_ln785_2077 = xor i1 %deleted_zeros_1054, i1"   --->   Operation 6291 'xor' 'xor_ln785_2077' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6292 [1/1] (0.00ns) (grouped into LUT with out node overflow_1094)   --->   "%or_ln785_1053 = or i1 %p_Result_9865, i1 %xor_ln785_2077"   --->   Operation 6292 'or' 'or_ln785_1053' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6293 [1/1] (0.00ns) (grouped into LUT with out node overflow_1094)   --->   "%xor_ln785_2078 = xor i1 %p_Result_9862, i1"   --->   Operation 6293 'xor' 'xor_ln785_2078' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6294 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1094 = and i1 %or_ln785_1053, i1 %xor_ln785_2078"   --->   Operation 6294 'and' 'overflow_1094' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6295 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1965 = and i1 %p_Result_9865, i1 %deleted_ones_1022"   --->   Operation 6295 'and' 'and_ln786_1965' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6296 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_982)   --->   "%or_ln786_982 = or i1 %and_ln781_982, i1 %and_ln786_1965"   --->   Operation 6296 'or' 'or_ln786_982' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6297 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_982)   --->   "%xor_ln786_982 = xor i1 %or_ln786_982, i1"   --->   Operation 6297 'xor' 'xor_ln786_982' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6298 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_982)   --->   "%underflow_982 = and i1 %p_Result_9862, i1 %xor_ln786_982"   --->   Operation 6298 'and' 'underflow_982' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6299 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_1022)   --->   "%select_ln384_1886 = select i1 %overflow_1094, i16, i16"   --->   Operation 6299 'select' 'select_ln384_1886' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 6300 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_982 = or i1 %overflow_1094, i1 %underflow_982"   --->   Operation 6300 'or' 'or_ln384_982' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6301 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_1022 = select i1 %or_ln384_982, i16 %select_ln384_1886, i16 %p_Val2_3266"   --->   Operation 6301 'select' 'select_ln384_1022' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 6302 [1/1] (0.00ns)   --->   "%output_addr_129 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6302 'getelementptr' 'output_addr_129' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6303 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_1022, i7 %output_addr_129"   --->   Operation 6303 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_37 : Operation 6304 [1/2] (1.15ns)   --->   "%inv_table_load_20 = load i10 %inv_table_addr_20"   --->   Operation 6304 'load' 'inv_table_load_20' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_37 : Operation 6305 [1/1] (0.00ns)   --->   "%zext_ln1116_20 = zext i11 %inv_table_load_20"   --->   Operation 6305 'zext' 'zext_ln1116_20' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6306 [1/1] (0.00ns)   --->   "%sext_ln1118_218 = sext i16 %masked_kernel_V_92"   --->   Operation 6306 'sext' 'sext_ln1118_218' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6307 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3281 = mul i27 %zext_ln1116_20, i27 %sext_ln1118_218"   --->   Operation 6307 'mul' 'p_Val2_3281' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 6308 [1/1] (0.00ns)   --->   "%p_Result_9882 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3281, i32"   --->   Operation 6308 'bitselect' 'p_Result_9882' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6309 [1/1] (0.00ns)   --->   "%trunc_ln718_1058 = trunc i27 %p_Val2_3281"   --->   Operation 6309 'trunc' 'trunc_ln718_1058' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6310 [1/1] (0.63ns)   --->   "%r_1058 = icmp_ne  i5 %trunc_ln718_1058, i5"   --->   Operation 6310 'icmp' 'r_1058' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6311 [1/1] (0.00ns)   --->   "%tmp_2141 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_3281, i32, i32"   --->   Operation 6311 'partselect' 'tmp_2141' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6312 [1/1] (0.65ns)   --->   "%Range2_all_ones_1058 = icmp_eq  i4 %tmp_2141, i4"   --->   Operation 6312 'icmp' 'Range2_all_ones_1058' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6313 [1/1] (0.00ns)   --->   "%tmp_2142 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_3281, i32, i32"   --->   Operation 6313 'partselect' 'tmp_2142' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6314 [1/1] (0.63ns)   --->   "%Range1_all_ones_1100 = icmp_eq  i5 %tmp_2142, i5"   --->   Operation 6314 'icmp' 'Range1_all_ones_1100' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6315 [1/1] (0.63ns)   --->   "%Range1_all_zeros_986 = icmp_eq  i5 %tmp_2142, i5"   --->   Operation 6315 'icmp' 'Range1_all_zeros_986' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6316 [1/1] (0.00ns)   --->   "%sext_ln1118_219 = sext i16 %masked_kernel_V_61"   --->   Operation 6316 'sext' 'sext_ln1118_219' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6317 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3284 = mul i27 %zext_ln1116_20, i27 %sext_ln1118_219"   --->   Operation 6317 'mul' 'p_Val2_3284' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 6318 [1/1] (0.00ns)   --->   "%p_Result_9886 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3284, i32"   --->   Operation 6318 'bitselect' 'p_Result_9886' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6319 [1/1] (0.00ns)   --->   "%trunc_ln718_1059 = trunc i27 %p_Val2_3284"   --->   Operation 6319 'trunc' 'trunc_ln718_1059' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6320 [1/1] (0.63ns)   --->   "%r_1059 = icmp_ne  i5 %trunc_ln718_1059, i5"   --->   Operation 6320 'icmp' 'r_1059' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6321 [1/1] (0.00ns)   --->   "%tmp_2143 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_3284, i32, i32"   --->   Operation 6321 'partselect' 'tmp_2143' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6322 [1/1] (0.65ns)   --->   "%Range2_all_ones_1059 = icmp_eq  i4 %tmp_2143, i4"   --->   Operation 6322 'icmp' 'Range2_all_ones_1059' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6323 [1/1] (0.00ns)   --->   "%tmp_2144 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_3284, i32, i32"   --->   Operation 6323 'partselect' 'tmp_2144' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6324 [1/1] (0.63ns)   --->   "%Range1_all_ones_1101 = icmp_eq  i5 %tmp_2144, i5"   --->   Operation 6324 'icmp' 'Range1_all_ones_1101' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6325 [1/1] (0.63ns)   --->   "%Range1_all_zeros_987 = icmp_eq  i5 %tmp_2144, i5"   --->   Operation 6325 'icmp' 'Range1_all_zeros_987' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6326 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_114)   --->   "%xor_ln785_2100 = xor i1 %p_Result_9908, i1"   --->   Operation 6326 'xor' 'xor_ln785_2100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6327 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_114)   --->   "%overflow_1107 = and i1 %p_Result_9909, i1 %xor_ln785_2100"   --->   Operation 6327 'and' 'overflow_1107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6328 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_114)   --->   "%xor_ln340_43 = xor i1 %p_Result_9908, i1 %p_Result_9909"   --->   Operation 6328 'xor' 'xor_ln340_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6329 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_114)   --->   "%select_ln384_1899 = select i1 %overflow_1107, i16, i16"   --->   Operation 6329 'select' 'select_ln384_1899' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 6330 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_114 = select i1 %xor_ln340_43, i16 %select_ln384_1899, i16 %p_Val2_3303"   --->   Operation 6330 'select' 'select_ln340_114' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 6331 [1/1] (0.00ns)   --->   "%tmp_465 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %select_ln340_114, i32, i32"   --->   Operation 6331 'partselect' 'tmp_465' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6332 [1/1] (0.00ns)   --->   "%sext_ln850_92 = sext i13 %tmp_465"   --->   Operation 6332 'sext' 'sext_ln850_92' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6333 [1/1] (0.00ns) (grouped into LUT with out node index_278)   --->   "%tmp_8628 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln340_114, i32"   --->   Operation 6333 'bitselect' 'tmp_8628' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6334 [1/1] (0.00ns)   --->   "%trunc_ln851_92 = trunc i16 %select_ln340_114"   --->   Operation 6334 'trunc' 'trunc_ln851_92' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6335 [1/1] (0.00ns)   --->   "%p_Result_108 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln851_92, i7"   --->   Operation 6335 'bitconcatenate' 'p_Result_108' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6336 [1/1] (0.60ns)   --->   "%icmp_ln851_92 = icmp_ne  i10 %p_Result_108, i10"   --->   Operation 6336 'icmp' 'icmp_ln851_92' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6337 [1/1] (0.75ns)   --->   "%add_ln695_92 = add i14, i14 %sext_ln850_92"   --->   Operation 6337 'add' 'add_ln695_92' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6338 [1/1] (0.00ns) (grouped into LUT with out node index_278)   --->   "%select_ln850_92 = select i1 %icmp_ln851_92, i14 %add_ln695_92, i14 %sext_ln850_92"   --->   Operation 6338 'select' 'select_ln850_92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 6339 [1/1] (0.34ns) (out node of the LUT)   --->   "%index_278 = select i1 %tmp_8628, i14 %select_ln850_92, i14 %sext_ln850_92"   --->   Operation 6339 'select' 'index_278' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 6340 [1/1] (0.00ns)   --->   "%trunc_ln193_42 = trunc i14 %index_278" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 6340 'trunc' 'trunc_ln193_42' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6341 [1/1] (0.00ns)   --->   "%tmp_8629 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %index_278, i32" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 6341 'bitselect' 'tmp_8629' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6342 [1/1] (0.32ns)   --->   "%index_279 = select i1 %tmp_8629, i13, i13 %trunc_ln193_42" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 6342 'select' 'index_279' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 6343 [1/1] (0.00ns)   --->   "%trunc_ln193_43 = trunc i13 %index_279" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 6343 'trunc' 'trunc_ln193_43' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6344 [1/1] (0.00ns)   --->   "%tmp_8630 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index_279, i32, i32" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 6344 'partselect' 'tmp_8630' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6345 [1/1] (0.49ns)   --->   "%icmp_ln195_21 = icmp_ne  i3 %tmp_8630, i3" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 6345 'icmp' 'icmp_ln195_21' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6346 [1/1] (0.30ns)   --->   "%index_280 = select i1 %icmp_ln195_21, i10, i10 %trunc_ln193_43" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 6346 'select' 'index_280' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 6347 [1/1] (0.00ns)   --->   "%zext_ln196_21 = zext i10 %index_280" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 6347 'zext' 'zext_ln196_21' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6348 [1/1] (0.00ns)   --->   "%inv_table_addr_21 = getelementptr i11 %inv_table, i64, i64 %zext_ln196_21" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 6348 'getelementptr' 'inv_table_addr_21' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6349 [2/2] (1.15ns)   --->   "%inv_table_load_21 = load i10 %inv_table_addr_21"   --->   Operation 6349 'load' 'inv_table_load_21' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_37 : Operation 6350 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3315)   --->   "%p_Val2_3314 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_3313, i32, i32"   --->   Operation 6350 'partselect' 'p_Val2_3314' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6351 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3315)   --->   "%p_Result_9241 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3313, i32"   --->   Operation 6351 'bitselect' 'p_Result_9241' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6352 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3315)   --->   "%p_Result_9923 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3313, i32"   --->   Operation 6352 'bitselect' 'p_Result_9923' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6353 [1/1] (0.00ns) (grouped into LUT with out node carry_2136)   --->   "%p_Result_9924 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3313, i32"   --->   Operation 6353 'bitselect' 'p_Result_9924' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6354 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3315)   --->   "%or_ln412_1139 = or i1 %p_Result_9241, i1 %r_1067"   --->   Operation 6354 'or' 'or_ln412_1139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6355 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3315)   --->   "%and_ln412_1139 = and i1 %or_ln412_1139, i1 %p_Result_9923"   --->   Operation 6355 'and' 'and_ln412_1139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6356 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3315)   --->   "%zext_ln415_1139 = zext i1 %and_ln412_1139"   --->   Operation 6356 'zext' 'zext_ln415_1139' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6357 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3315 = add i16 %zext_ln415_1139, i16 %p_Val2_3314"   --->   Operation 6357 'add' 'p_Val2_3315' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6358 [1/1] (0.00ns)   --->   "%p_Result_9925 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3315, i32"   --->   Operation 6358 'bitselect' 'p_Result_9925' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6359 [1/1] (0.00ns) (grouped into LUT with out node carry_2136)   --->   "%xor_ln416_1067 = xor i1 %p_Result_9925, i1"   --->   Operation 6359 'xor' 'xor_ln416_1067' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6360 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2136 = and i1 %p_Result_9924, i1 %xor_ln416_1067"   --->   Operation 6360 'and' 'carry_2136' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6361 [1/1] (0.00ns) (grouped into LUT with out node overflow_1111)   --->   "%deleted_zeros_1067 = select i1 %carry_2136, i1 %Range1_all_ones_1111, i1 %Range1_all_zeros_995"   --->   Operation 6361 'select' 'deleted_zeros_1067' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 6362 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1991)   --->   "%tmp_8654 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3313, i32"   --->   Operation 6362 'bitselect' 'tmp_8654' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6363 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1991)   --->   "%xor_ln780_995 = xor i1 %tmp_8654, i1"   --->   Operation 6363 'xor' 'xor_ln780_995' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6364 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1991)   --->   "%and_ln780_995 = and i1 %Range2_all_ones_1067, i1 %xor_ln780_995"   --->   Operation 6364 'and' 'and_ln780_995' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6365 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1991)   --->   "%deleted_ones_1039 = select i1 %carry_2136, i1 %and_ln780_995, i1 %Range1_all_ones_1111"   --->   Operation 6365 'select' 'deleted_ones_1039' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 6366 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_995)   --->   "%and_ln781_995 = and i1 %carry_2136, i1 %Range1_all_ones_1111"   --->   Operation 6366 'and' 'and_ln781_995' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6367 [1/1] (0.00ns) (grouped into LUT with out node overflow_1111)   --->   "%xor_ln785_2107 = xor i1 %deleted_zeros_1067, i1"   --->   Operation 6367 'xor' 'xor_ln785_2107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6368 [1/1] (0.00ns) (grouped into LUT with out node overflow_1111)   --->   "%or_ln785_1066 = or i1 %p_Result_9925, i1 %xor_ln785_2107"   --->   Operation 6368 'or' 'or_ln785_1066' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6369 [1/1] (0.00ns) (grouped into LUT with out node overflow_1111)   --->   "%xor_ln785_2108 = xor i1 %p_Result_9922, i1"   --->   Operation 6369 'xor' 'xor_ln785_2108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6370 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1111 = and i1 %or_ln785_1066, i1 %xor_ln785_2108"   --->   Operation 6370 'and' 'overflow_1111' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6371 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1991 = and i1 %p_Result_9925, i1 %deleted_ones_1039"   --->   Operation 6371 'and' 'and_ln786_1991' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6372 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_995)   --->   "%or_ln786_995 = or i1 %and_ln781_995, i1 %and_ln786_1991"   --->   Operation 6372 'or' 'or_ln786_995' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6373 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_995)   --->   "%xor_ln786_995 = xor i1 %or_ln786_995, i1"   --->   Operation 6373 'xor' 'xor_ln786_995' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6374 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_995)   --->   "%underflow_995 = and i1 %p_Result_9922, i1 %xor_ln786_995"   --->   Operation 6374 'and' 'underflow_995' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6375 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_94)   --->   "%select_ln384_1903 = select i1 %overflow_1111, i16, i16"   --->   Operation 6375 'select' 'select_ln384_1903' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 6376 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_995 = or i1 %overflow_1111, i1 %underflow_995"   --->   Operation 6376 'or' 'or_ln384_995' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6377 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_94 = select i1 %or_ln384_995, i16 %select_ln384_1903, i16 %p_Val2_3315"   --->   Operation 6377 'select' 'masked_kernel_V_94' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 6378 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3319)   --->   "%p_Val2_3318 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_3317, i32, i32"   --->   Operation 6378 'partselect' 'p_Val2_3318' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6379 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3319)   --->   "%p_Result_9246 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3317, i32"   --->   Operation 6379 'bitselect' 'p_Result_9246' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6380 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3319)   --->   "%p_Result_9927 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3317, i32"   --->   Operation 6380 'bitselect' 'p_Result_9927' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6381 [1/1] (0.00ns) (grouped into LUT with out node carry_2138)   --->   "%p_Result_9928 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3317, i32"   --->   Operation 6381 'bitselect' 'p_Result_9928' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6382 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3319)   --->   "%or_ln412_1140 = or i1 %p_Result_9246, i1 %r_1068"   --->   Operation 6382 'or' 'or_ln412_1140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6383 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3319)   --->   "%and_ln412_1140 = and i1 %or_ln412_1140, i1 %p_Result_9927"   --->   Operation 6383 'and' 'and_ln412_1140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6384 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3319)   --->   "%zext_ln415_1140 = zext i1 %and_ln412_1140"   --->   Operation 6384 'zext' 'zext_ln415_1140' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6385 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3319 = add i16 %zext_ln415_1140, i16 %p_Val2_3318"   --->   Operation 6385 'add' 'p_Val2_3319' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6386 [1/1] (0.00ns)   --->   "%p_Result_9929 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3319, i32"   --->   Operation 6386 'bitselect' 'p_Result_9929' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6387 [1/1] (0.00ns) (grouped into LUT with out node carry_2138)   --->   "%xor_ln416_1068 = xor i1 %p_Result_9929, i1"   --->   Operation 6387 'xor' 'xor_ln416_1068' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6388 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2138 = and i1 %p_Result_9928, i1 %xor_ln416_1068"   --->   Operation 6388 'and' 'carry_2138' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6389 [1/1] (0.00ns) (grouped into LUT with out node overflow_1112)   --->   "%deleted_zeros_1068 = select i1 %carry_2138, i1 %Range1_all_ones_1112, i1 %Range1_all_zeros_996"   --->   Operation 6389 'select' 'deleted_zeros_1068' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 6390 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1993)   --->   "%tmp_8660 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3317, i32"   --->   Operation 6390 'bitselect' 'tmp_8660' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6391 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1993)   --->   "%xor_ln780_996 = xor i1 %tmp_8660, i1"   --->   Operation 6391 'xor' 'xor_ln780_996' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6392 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1993)   --->   "%and_ln780_996 = and i1 %Range2_all_ones_1068, i1 %xor_ln780_996"   --->   Operation 6392 'and' 'and_ln780_996' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6393 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1993)   --->   "%deleted_ones_1040 = select i1 %carry_2138, i1 %and_ln780_996, i1 %Range1_all_ones_1112"   --->   Operation 6393 'select' 'deleted_ones_1040' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 6394 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_996)   --->   "%and_ln781_996 = and i1 %carry_2138, i1 %Range1_all_ones_1112"   --->   Operation 6394 'and' 'and_ln781_996' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6395 [1/1] (0.00ns) (grouped into LUT with out node overflow_1112)   --->   "%xor_ln785_2109 = xor i1 %deleted_zeros_1068, i1"   --->   Operation 6395 'xor' 'xor_ln785_2109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6396 [1/1] (0.00ns) (grouped into LUT with out node overflow_1112)   --->   "%or_ln785_1067 = or i1 %p_Result_9929, i1 %xor_ln785_2109"   --->   Operation 6396 'or' 'or_ln785_1067' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6397 [1/1] (0.00ns) (grouped into LUT with out node overflow_1112)   --->   "%xor_ln785_2110 = xor i1 %p_Result_9926, i1"   --->   Operation 6397 'xor' 'xor_ln785_2110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6398 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1112 = and i1 %or_ln785_1067, i1 %xor_ln785_2110"   --->   Operation 6398 'and' 'overflow_1112' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6399 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1993 = and i1 %p_Result_9929, i1 %deleted_ones_1040"   --->   Operation 6399 'and' 'and_ln786_1993' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6400 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_996)   --->   "%or_ln786_996 = or i1 %and_ln781_996, i1 %and_ln786_1993"   --->   Operation 6400 'or' 'or_ln786_996' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6401 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_996)   --->   "%xor_ln786_996 = xor i1 %or_ln786_996, i1"   --->   Operation 6401 'xor' 'xor_ln786_996' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6402 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_996)   --->   "%underflow_996 = and i1 %p_Result_9926, i1 %xor_ln786_996"   --->   Operation 6402 'and' 'underflow_996' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6403 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_67)   --->   "%select_ln384_1904 = select i1 %overflow_1112, i16, i16"   --->   Operation 6403 'select' 'select_ln384_1904' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 6404 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_996 = or i1 %overflow_1112, i1 %underflow_996"   --->   Operation 6404 'or' 'or_ln384_996' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6405 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_67 = select i1 %or_ln384_996, i16 %select_ln384_1904, i16 %p_Val2_3319"   --->   Operation 6405 'select' 'masked_kernel_V_67' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 6406 [1/1] (0.00ns)   --->   "%sext_ln1118_229 = sext i27 %mul_ln1118_1065"   --->   Operation 6406 'sext' 'sext_ln1118_229' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6407 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3322 = mul i43 %sext_ln1118_203, i43 %sext_ln1118_229"   --->   Operation 6407 'mul' 'p_Val2_3322' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 6408 [1/1] (0.00ns)   --->   "%p_Result_9932 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3322, i32"   --->   Operation 6408 'bitselect' 'p_Result_9932' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6409 [1/1] (0.00ns)   --->   "%trunc_ln718_1069 = trunc i43 %p_Val2_3322"   --->   Operation 6409 'trunc' 'trunc_ln718_1069' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6410 [1/1] (0.71ns)   --->   "%r_1069 = icmp_ne  i19 %trunc_ln718_1069, i19"   --->   Operation 6410 'icmp' 'r_1069' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6411 [1/1] (0.00ns)   --->   "%tmp_2163 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_3322, i32, i32"   --->   Operation 6411 'partselect' 'tmp_2163' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6412 [1/1] (0.61ns)   --->   "%Range2_all_ones_1069 = icmp_eq  i6 %tmp_2163, i6"   --->   Operation 6412 'icmp' 'Range2_all_ones_1069' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6413 [1/1] (0.00ns)   --->   "%tmp_2164 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_3322, i32, i32"   --->   Operation 6413 'partselect' 'tmp_2164' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6414 [1/1] (0.59ns)   --->   "%Range1_all_ones_1114 = icmp_eq  i7 %tmp_2164, i7"   --->   Operation 6414 'icmp' 'Range1_all_ones_1114' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6415 [1/1] (0.59ns)   --->   "%Range1_all_zeros_997 = icmp_eq  i7 %tmp_2164, i7"   --->   Operation 6415 'icmp' 'Range1_all_zeros_997' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6416 [1/1] (0.00ns)   --->   "%sext_ln1118_233 = sext i27 %mul_ln1118_1070"   --->   Operation 6416 'sext' 'sext_ln1118_233' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6417 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3336 = mul i43 %sext_ln1118_199, i43 %sext_ln1118_233"   --->   Operation 6417 'mul' 'p_Val2_3336' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 6418 [1/1] (0.00ns)   --->   "%p_Result_9950 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3336, i32"   --->   Operation 6418 'bitselect' 'p_Result_9950' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6419 [1/1] (0.00ns)   --->   "%trunc_ln718_1073 = trunc i43 %p_Val2_3336"   --->   Operation 6419 'trunc' 'trunc_ln718_1073' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6420 [1/1] (0.71ns)   --->   "%r_1073 = icmp_ne  i19 %trunc_ln718_1073, i19"   --->   Operation 6420 'icmp' 'r_1073' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6421 [1/1] (0.00ns)   --->   "%tmp_2171 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_3336, i32, i32"   --->   Operation 6421 'partselect' 'tmp_2171' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6422 [1/1] (0.61ns)   --->   "%Range2_all_ones_1073 = icmp_eq  i6 %tmp_2171, i6"   --->   Operation 6422 'icmp' 'Range2_all_ones_1073' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6423 [1/1] (0.00ns)   --->   "%tmp_2172 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_3336, i32, i32"   --->   Operation 6423 'partselect' 'tmp_2172' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6424 [1/1] (0.59ns)   --->   "%Range1_all_ones_1119 = icmp_eq  i7 %tmp_2172, i7"   --->   Operation 6424 'icmp' 'Range1_all_ones_1119' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6425 [1/1] (0.59ns)   --->   "%Range1_all_zeros_1001 = icmp_eq  i7 %tmp_2172, i7"   --->   Operation 6425 'icmp' 'Range1_all_zeros_1001' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 6426 [1/2] (0.59ns)   --->   "%kernel_load_70 = load i7 %kernel_addr_70"   --->   Operation 6426 'load' 'kernel_load_70' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_37 : Operation 6427 [1/1] (0.00ns)   --->   "%zext_ln1118_70 = zext i11 %kernel_load_70"   --->   Operation 6427 'zext' 'zext_ln1118_70' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6428 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_1072 = mul i27 %zext_ln1118_70, i27 %sext_ln1118_214"   --->   Operation 6428 'mul' 'mul_ln1118_1072' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 6429 [1/2] (0.59ns)   --->   "%kernel_load_71 = load i7 %kernel_addr_71"   --->   Operation 6429 'load' 'kernel_load_71' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_37 : Operation 6430 [1/1] (0.00ns)   --->   "%zext_ln1118_71 = zext i11 %kernel_load_71"   --->   Operation 6430 'zext' 'zext_ln1118_71' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 6431 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_1074 = mul i27 %zext_ln1118_71, i27 %sext_ln1118_214"   --->   Operation 6431 'mul' 'mul_ln1118_1074' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 38 <SV = 37> <Delay = 4.34>
ST_38 : Operation 6432 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3283)   --->   "%p_Val2_3282 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_3281, i32, i32"   --->   Operation 6432 'partselect' 'p_Val2_3282' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6433 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3283)   --->   "%p_Result_9192 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3281, i32"   --->   Operation 6433 'bitselect' 'p_Result_9192' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6434 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3283)   --->   "%p_Result_9883 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3281, i32"   --->   Operation 6434 'bitselect' 'p_Result_9883' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6435 [1/1] (0.00ns) (grouped into LUT with out node carry_2118)   --->   "%p_Result_9884 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3281, i32"   --->   Operation 6435 'bitselect' 'p_Result_9884' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6436 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3283)   --->   "%or_ln412_1130 = or i1 %p_Result_9192, i1 %r_1058"   --->   Operation 6436 'or' 'or_ln412_1130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6437 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3283)   --->   "%and_ln412_1130 = and i1 %or_ln412_1130, i1 %p_Result_9883"   --->   Operation 6437 'and' 'and_ln412_1130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6438 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3283)   --->   "%zext_ln415_1130 = zext i1 %and_ln412_1130"   --->   Operation 6438 'zext' 'zext_ln415_1130' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6439 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3283 = add i16 %zext_ln415_1130, i16 %p_Val2_3282"   --->   Operation 6439 'add' 'p_Val2_3283' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6440 [1/1] (0.00ns)   --->   "%p_Result_9885 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3283, i32"   --->   Operation 6440 'bitselect' 'p_Result_9885' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6441 [1/1] (0.00ns) (grouped into LUT with out node carry_2118)   --->   "%xor_ln416_1058 = xor i1 %p_Result_9885, i1"   --->   Operation 6441 'xor' 'xor_ln416_1058' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6442 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2118 = and i1 %p_Result_9884, i1 %xor_ln416_1058"   --->   Operation 6442 'and' 'carry_2118' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6443 [1/1] (0.00ns) (grouped into LUT with out node overflow_1100)   --->   "%deleted_zeros_1058 = select i1 %carry_2118, i1 %Range1_all_ones_1100, i1 %Range1_all_zeros_986"   --->   Operation 6443 'select' 'deleted_zeros_1058' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 6444 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1973)   --->   "%tmp_8593 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3281, i32"   --->   Operation 6444 'bitselect' 'tmp_8593' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6445 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1973)   --->   "%xor_ln780_986 = xor i1 %tmp_8593, i1"   --->   Operation 6445 'xor' 'xor_ln780_986' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6446 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1973)   --->   "%and_ln780_986 = and i1 %Range2_all_ones_1058, i1 %xor_ln780_986"   --->   Operation 6446 'and' 'and_ln780_986' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6447 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1973)   --->   "%deleted_ones_1028 = select i1 %carry_2118, i1 %and_ln780_986, i1 %Range1_all_ones_1100"   --->   Operation 6447 'select' 'deleted_ones_1028' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 6448 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_986)   --->   "%and_ln781_986 = and i1 %carry_2118, i1 %Range1_all_ones_1100"   --->   Operation 6448 'and' 'and_ln781_986' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6449 [1/1] (0.00ns) (grouped into LUT with out node overflow_1100)   --->   "%xor_ln785_2087 = xor i1 %deleted_zeros_1058, i1"   --->   Operation 6449 'xor' 'xor_ln785_2087' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6450 [1/1] (0.00ns) (grouped into LUT with out node overflow_1100)   --->   "%or_ln785_1057 = or i1 %p_Result_9885, i1 %xor_ln785_2087"   --->   Operation 6450 'or' 'or_ln785_1057' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6451 [1/1] (0.00ns) (grouped into LUT with out node overflow_1100)   --->   "%xor_ln785_2088 = xor i1 %p_Result_9882, i1"   --->   Operation 6451 'xor' 'xor_ln785_2088' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6452 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1100 = and i1 %or_ln785_1057, i1 %xor_ln785_2088"   --->   Operation 6452 'and' 'overflow_1100' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6453 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1973 = and i1 %p_Result_9885, i1 %deleted_ones_1028"   --->   Operation 6453 'and' 'and_ln786_1973' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6454 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_986)   --->   "%or_ln786_986 = or i1 %and_ln781_986, i1 %and_ln786_1973"   --->   Operation 6454 'or' 'or_ln786_986' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6455 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_986)   --->   "%xor_ln786_986 = xor i1 %or_ln786_986, i1"   --->   Operation 6455 'xor' 'xor_ln786_986' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6456 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_986)   --->   "%underflow_986 = and i1 %p_Result_9882, i1 %xor_ln786_986"   --->   Operation 6456 'and' 'underflow_986' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6457 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_1028)   --->   "%select_ln384_1892 = select i1 %overflow_1100, i16, i16"   --->   Operation 6457 'select' 'select_ln384_1892' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 6458 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_986 = or i1 %overflow_1100, i1 %underflow_986"   --->   Operation 6458 'or' 'or_ln384_986' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6459 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_1028 = select i1 %or_ln384_986, i16 %select_ln384_1892, i16 %p_Val2_3283"   --->   Operation 6459 'select' 'select_ln384_1028' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 6460 [1/1] (0.00ns)   --->   "%output_addr_130 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6460 'getelementptr' 'output_addr_130' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6461 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_1028, i7 %output_addr_130"   --->   Operation 6461 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_38 : Operation 6462 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3286)   --->   "%p_Val2_3285 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_3284, i32, i32"   --->   Operation 6462 'partselect' 'p_Val2_3285' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6463 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3286)   --->   "%p_Result_9197 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3284, i32"   --->   Operation 6463 'bitselect' 'p_Result_9197' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6464 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3286)   --->   "%p_Result_9887 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3284, i32"   --->   Operation 6464 'bitselect' 'p_Result_9887' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6465 [1/1] (0.00ns) (grouped into LUT with out node carry_2120)   --->   "%p_Result_9888 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3284, i32"   --->   Operation 6465 'bitselect' 'p_Result_9888' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6466 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3286)   --->   "%or_ln412_1131 = or i1 %p_Result_9197, i1 %r_1059"   --->   Operation 6466 'or' 'or_ln412_1131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6467 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3286)   --->   "%and_ln412_1131 = and i1 %or_ln412_1131, i1 %p_Result_9887"   --->   Operation 6467 'and' 'and_ln412_1131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6468 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3286)   --->   "%zext_ln415_1131 = zext i1 %and_ln412_1131"   --->   Operation 6468 'zext' 'zext_ln415_1131' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6469 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3286 = add i16 %zext_ln415_1131, i16 %p_Val2_3285"   --->   Operation 6469 'add' 'p_Val2_3286' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6470 [1/1] (0.00ns)   --->   "%p_Result_9889 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3286, i32"   --->   Operation 6470 'bitselect' 'p_Result_9889' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6471 [1/1] (0.00ns) (grouped into LUT with out node carry_2120)   --->   "%xor_ln416_1059 = xor i1 %p_Result_9889, i1"   --->   Operation 6471 'xor' 'xor_ln416_1059' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6472 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2120 = and i1 %p_Result_9888, i1 %xor_ln416_1059"   --->   Operation 6472 'and' 'carry_2120' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6473 [1/1] (0.00ns) (grouped into LUT with out node overflow_1101)   --->   "%deleted_zeros_1059 = select i1 %carry_2120, i1 %Range1_all_ones_1101, i1 %Range1_all_zeros_987"   --->   Operation 6473 'select' 'deleted_zeros_1059' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 6474 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1975)   --->   "%tmp_8599 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3284, i32"   --->   Operation 6474 'bitselect' 'tmp_8599' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6475 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1975)   --->   "%xor_ln780_987 = xor i1 %tmp_8599, i1"   --->   Operation 6475 'xor' 'xor_ln780_987' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6476 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1975)   --->   "%and_ln780_987 = and i1 %Range2_all_ones_1059, i1 %xor_ln780_987"   --->   Operation 6476 'and' 'and_ln780_987' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6477 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1975)   --->   "%deleted_ones_1029 = select i1 %carry_2120, i1 %and_ln780_987, i1 %Range1_all_ones_1101"   --->   Operation 6477 'select' 'deleted_ones_1029' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 6478 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_987)   --->   "%and_ln781_987 = and i1 %carry_2120, i1 %Range1_all_ones_1101"   --->   Operation 6478 'and' 'and_ln781_987' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6479 [1/1] (0.00ns) (grouped into LUT with out node overflow_1101)   --->   "%xor_ln785_2089 = xor i1 %deleted_zeros_1059, i1"   --->   Operation 6479 'xor' 'xor_ln785_2089' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6480 [1/1] (0.00ns) (grouped into LUT with out node overflow_1101)   --->   "%or_ln785_1058 = or i1 %p_Result_9889, i1 %xor_ln785_2089"   --->   Operation 6480 'or' 'or_ln785_1058' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6481 [1/1] (0.00ns) (grouped into LUT with out node overflow_1101)   --->   "%xor_ln785_2090 = xor i1 %p_Result_9886, i1"   --->   Operation 6481 'xor' 'xor_ln785_2090' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6482 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1101 = and i1 %or_ln785_1058, i1 %xor_ln785_2090"   --->   Operation 6482 'and' 'overflow_1101' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6483 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1975 = and i1 %p_Result_9889, i1 %deleted_ones_1029"   --->   Operation 6483 'and' 'and_ln786_1975' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6484 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_987)   --->   "%or_ln786_987 = or i1 %and_ln781_987, i1 %and_ln786_1975"   --->   Operation 6484 'or' 'or_ln786_987' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6485 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_987)   --->   "%xor_ln786_987 = xor i1 %or_ln786_987, i1"   --->   Operation 6485 'xor' 'xor_ln786_987' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6486 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_987)   --->   "%underflow_987 = and i1 %p_Result_9886, i1 %xor_ln786_987"   --->   Operation 6486 'and' 'underflow_987' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6487 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_1029)   --->   "%select_ln384_1893 = select i1 %overflow_1101, i16, i16"   --->   Operation 6487 'select' 'select_ln384_1893' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 6488 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_987 = or i1 %overflow_1101, i1 %underflow_987"   --->   Operation 6488 'or' 'or_ln384_987' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6489 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_1029 = select i1 %or_ln384_987, i16 %select_ln384_1893, i16 %p_Val2_3286"   --->   Operation 6489 'select' 'select_ln384_1029' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 6490 [1/1] (0.00ns)   --->   "%output_addr_131 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6490 'getelementptr' 'output_addr_131' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6491 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_1029, i7 %output_addr_131"   --->   Operation 6491 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_38 : Operation 6492 [1/1] (0.00ns)   --->   "%sext_ln1118_220 = sext i16 %masked_kernel_V_62"   --->   Operation 6492 'sext' 'sext_ln1118_220' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6493 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3287 = mul i27 %zext_ln1116_20, i27 %sext_ln1118_220"   --->   Operation 6493 'mul' 'p_Val2_3287' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 6494 [1/1] (0.00ns)   --->   "%p_Result_9890 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3287, i32"   --->   Operation 6494 'bitselect' 'p_Result_9890' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6495 [1/1] (0.00ns)   --->   "%trunc_ln718_1060 = trunc i27 %p_Val2_3287"   --->   Operation 6495 'trunc' 'trunc_ln718_1060' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6496 [1/1] (0.63ns)   --->   "%r_1060 = icmp_ne  i5 %trunc_ln718_1060, i5"   --->   Operation 6496 'icmp' 'r_1060' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6497 [1/1] (0.00ns)   --->   "%tmp_2145 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_3287, i32, i32"   --->   Operation 6497 'partselect' 'tmp_2145' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6498 [1/1] (0.65ns)   --->   "%Range2_all_ones_1060 = icmp_eq  i4 %tmp_2145, i4"   --->   Operation 6498 'icmp' 'Range2_all_ones_1060' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6499 [1/1] (0.00ns)   --->   "%tmp_2146 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_3287, i32, i32"   --->   Operation 6499 'partselect' 'tmp_2146' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6500 [1/1] (0.63ns)   --->   "%Range1_all_ones_1102 = icmp_eq  i5 %tmp_2146, i5"   --->   Operation 6500 'icmp' 'Range1_all_ones_1102' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6501 [1/1] (0.63ns)   --->   "%Range1_all_zeros_988 = icmp_eq  i5 %tmp_2146, i5"   --->   Operation 6501 'icmp' 'Range1_all_zeros_988' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6502 [1/2] (1.15ns)   --->   "%inv_table_load_21 = load i10 %inv_table_addr_21"   --->   Operation 6502 'load' 'inv_table_load_21' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_38 : Operation 6503 [1/1] (0.00ns)   --->   "%zext_ln1116_21 = zext i11 %inv_table_load_21"   --->   Operation 6503 'zext' 'zext_ln1116_21' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6504 [1/1] (0.00ns)   --->   "%sext_ln1118_224 = sext i16 %masked_kernel_V_93"   --->   Operation 6504 'sext' 'sext_ln1118_224' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6505 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3304 = mul i27 %zext_ln1116_21, i27 %sext_ln1118_224"   --->   Operation 6505 'mul' 'p_Val2_3304' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 6506 [1/1] (0.00ns)   --->   "%p_Result_9910 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3304, i32"   --->   Operation 6506 'bitselect' 'p_Result_9910' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6507 [1/1] (0.00ns)   --->   "%trunc_ln718_1064 = trunc i27 %p_Val2_3304"   --->   Operation 6507 'trunc' 'trunc_ln718_1064' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6508 [1/1] (0.63ns)   --->   "%r_1064 = icmp_ne  i5 %trunc_ln718_1064, i5"   --->   Operation 6508 'icmp' 'r_1064' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6509 [1/1] (0.00ns)   --->   "%tmp_2153 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_3304, i32, i32"   --->   Operation 6509 'partselect' 'tmp_2153' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6510 [1/1] (0.65ns)   --->   "%Range2_all_ones_1064 = icmp_eq  i4 %tmp_2153, i4"   --->   Operation 6510 'icmp' 'Range2_all_ones_1064' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6511 [1/1] (0.00ns)   --->   "%tmp_2154 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_3304, i32, i32"   --->   Operation 6511 'partselect' 'tmp_2154' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6512 [1/1] (0.63ns)   --->   "%Range1_all_ones_1108 = icmp_eq  i5 %tmp_2154, i5"   --->   Operation 6512 'icmp' 'Range1_all_ones_1108' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6513 [1/1] (0.63ns)   --->   "%Range1_all_zeros_992 = icmp_eq  i5 %tmp_2154, i5"   --->   Operation 6513 'icmp' 'Range1_all_zeros_992' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6514 [1/1] (0.00ns)   --->   "%sext_ln703_807 = sext i16 %masked_kernel_V_94"   --->   Operation 6514 'sext' 'sext_ln703_807' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6515 [1/1] (0.00ns)   --->   "%sext_ln703_808 = sext i16 %masked_kernel_V_67"   --->   Operation 6515 'sext' 'sext_ln703_808' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6516 [1/1] (0.78ns)   --->   "%p_Val2_3320 = add i17 %sext_ln703_808, i17 %sext_ln703_807"   --->   Operation 6516 'add' 'p_Val2_3320' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6517 [1/1] (0.00ns)   --->   "%p_Result_9930 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %p_Val2_3320, i32"   --->   Operation 6517 'bitselect' 'p_Result_9930' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6518 [1/1] (0.78ns)   --->   "%p_Val2_3321 = add i16 %masked_kernel_V_94, i16 %masked_kernel_V_67"   --->   Operation 6518 'add' 'p_Val2_3321' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6519 [1/1] (0.00ns)   --->   "%p_Result_9931 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3321, i32"   --->   Operation 6519 'bitselect' 'p_Result_9931' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6520 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_115)   --->   "%xor_ln785_2111 = xor i1 %p_Result_9930, i1"   --->   Operation 6520 'xor' 'xor_ln785_2111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6521 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_115)   --->   "%overflow_1113 = and i1 %p_Result_9931, i1 %xor_ln785_2111"   --->   Operation 6521 'and' 'overflow_1113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6522 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_115)   --->   "%xor_ln340_44 = xor i1 %p_Result_9930, i1 %p_Result_9931"   --->   Operation 6522 'xor' 'xor_ln340_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6523 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_115)   --->   "%select_ln384_1905 = select i1 %overflow_1113, i16, i16"   --->   Operation 6523 'select' 'select_ln384_1905' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 6524 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_115 = select i1 %xor_ln340_44, i16 %select_ln384_1905, i16 %p_Val2_3321"   --->   Operation 6524 'select' 'select_ln340_115' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 6525 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3324)   --->   "%p_Val2_3323 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_3322, i32, i32"   --->   Operation 6525 'partselect' 'p_Val2_3323' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6526 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3324)   --->   "%p_Result_9253 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3322, i32"   --->   Operation 6526 'bitselect' 'p_Result_9253' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6527 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3324)   --->   "%p_Result_9933 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3322, i32"   --->   Operation 6527 'bitselect' 'p_Result_9933' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6528 [1/1] (0.00ns) (grouped into LUT with out node carry_2140)   --->   "%p_Result_9934 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3322, i32"   --->   Operation 6528 'bitselect' 'p_Result_9934' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6529 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3324)   --->   "%or_ln412_1141 = or i1 %p_Result_9253, i1 %r_1069"   --->   Operation 6529 'or' 'or_ln412_1141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6530 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3324)   --->   "%and_ln412_1141 = and i1 %or_ln412_1141, i1 %p_Result_9933"   --->   Operation 6530 'and' 'and_ln412_1141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6531 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3324)   --->   "%zext_ln415_1141 = zext i1 %and_ln412_1141"   --->   Operation 6531 'zext' 'zext_ln415_1141' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6532 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3324 = add i16 %zext_ln415_1141, i16 %p_Val2_3323"   --->   Operation 6532 'add' 'p_Val2_3324' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6533 [1/1] (0.00ns)   --->   "%p_Result_9935 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3324, i32"   --->   Operation 6533 'bitselect' 'p_Result_9935' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6534 [1/1] (0.00ns) (grouped into LUT with out node carry_2140)   --->   "%xor_ln416_1069 = xor i1 %p_Result_9935, i1"   --->   Operation 6534 'xor' 'xor_ln416_1069' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6535 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2140 = and i1 %p_Result_9934, i1 %xor_ln416_1069"   --->   Operation 6535 'and' 'carry_2140' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6536 [1/1] (0.00ns) (grouped into LUT with out node overflow_1114)   --->   "%deleted_zeros_1069 = select i1 %carry_2140, i1 %Range1_all_ones_1114, i1 %Range1_all_zeros_997"   --->   Operation 6536 'select' 'deleted_zeros_1069' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 6537 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1995)   --->   "%tmp_8668 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3322, i32"   --->   Operation 6537 'bitselect' 'tmp_8668' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6538 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1995)   --->   "%xor_ln780_997 = xor i1 %tmp_8668, i1"   --->   Operation 6538 'xor' 'xor_ln780_997' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6539 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1995)   --->   "%and_ln780_997 = and i1 %Range2_all_ones_1069, i1 %xor_ln780_997"   --->   Operation 6539 'and' 'and_ln780_997' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6540 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1995)   --->   "%deleted_ones_1042 = select i1 %carry_2140, i1 %and_ln780_997, i1 %Range1_all_ones_1114"   --->   Operation 6540 'select' 'deleted_ones_1042' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 6541 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_997)   --->   "%and_ln781_997 = and i1 %carry_2140, i1 %Range1_all_ones_1114"   --->   Operation 6541 'and' 'and_ln781_997' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6542 [1/1] (0.00ns) (grouped into LUT with out node overflow_1114)   --->   "%xor_ln785_2112 = xor i1 %deleted_zeros_1069, i1"   --->   Operation 6542 'xor' 'xor_ln785_2112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6543 [1/1] (0.00ns) (grouped into LUT with out node overflow_1114)   --->   "%or_ln785_1068 = or i1 %p_Result_9935, i1 %xor_ln785_2112"   --->   Operation 6543 'or' 'or_ln785_1068' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6544 [1/1] (0.00ns) (grouped into LUT with out node overflow_1114)   --->   "%xor_ln785_2113 = xor i1 %p_Result_9932, i1"   --->   Operation 6544 'xor' 'xor_ln785_2113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6545 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1114 = and i1 %or_ln785_1068, i1 %xor_ln785_2113"   --->   Operation 6545 'and' 'overflow_1114' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6546 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1995 = and i1 %p_Result_9935, i1 %deleted_ones_1042"   --->   Operation 6546 'and' 'and_ln786_1995' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6547 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_997)   --->   "%or_ln786_997 = or i1 %and_ln781_997, i1 %and_ln786_1995"   --->   Operation 6547 'or' 'or_ln786_997' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6548 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_997)   --->   "%xor_ln786_997 = xor i1 %or_ln786_997, i1"   --->   Operation 6548 'xor' 'xor_ln786_997' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6549 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_997)   --->   "%underflow_997 = and i1 %p_Result_9932, i1 %xor_ln786_997"   --->   Operation 6549 'and' 'underflow_997' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6550 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_68)   --->   "%select_ln384_1906 = select i1 %overflow_1114, i16, i16"   --->   Operation 6550 'select' 'select_ln384_1906' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 6551 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_997 = or i1 %overflow_1114, i1 %underflow_997"   --->   Operation 6551 'or' 'or_ln384_997' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6552 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_68 = select i1 %or_ln384_997, i16 %select_ln384_1906, i16 %p_Val2_3324"   --->   Operation 6552 'select' 'masked_kernel_V_68' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 6553 [1/1] (0.00ns)   --->   "%sext_ln703_809 = sext i16 %select_ln340_115"   --->   Operation 6553 'sext' 'sext_ln703_809' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6554 [1/1] (0.00ns)   --->   "%sext_ln703_810 = sext i16 %masked_kernel_V_68"   --->   Operation 6554 'sext' 'sext_ln703_810' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6555 [1/1] (0.78ns)   --->   "%p_Val2_3325 = add i17 %sext_ln703_809, i17 %sext_ln703_810"   --->   Operation 6555 'add' 'p_Val2_3325' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6556 [1/1] (0.00ns)   --->   "%p_Result_9936 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %p_Val2_3325, i32"   --->   Operation 6556 'bitselect' 'p_Result_9936' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6557 [1/1] (0.78ns)   --->   "%p_Val2_3326 = add i16 %masked_kernel_V_68, i16 %select_ln340_115"   --->   Operation 6557 'add' 'p_Val2_3326' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6558 [1/1] (0.00ns)   --->   "%p_Result_9937 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3326, i32"   --->   Operation 6558 'bitselect' 'p_Result_9937' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6559 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_116)   --->   "%xor_ln785_2114 = xor i1 %p_Result_9936, i1"   --->   Operation 6559 'xor' 'xor_ln785_2114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6560 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_116)   --->   "%overflow_1115 = and i1 %p_Result_9937, i1 %xor_ln785_2114"   --->   Operation 6560 'and' 'overflow_1115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6561 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_116)   --->   "%xor_ln340_45 = xor i1 %p_Result_9936, i1 %p_Result_9937"   --->   Operation 6561 'xor' 'xor_ln340_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6562 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_116)   --->   "%select_ln384_1907 = select i1 %overflow_1115, i16, i16"   --->   Operation 6562 'select' 'select_ln384_1907' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 6563 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_116 = select i1 %xor_ln340_45, i16 %select_ln384_1907, i16 %p_Val2_3326"   --->   Operation 6563 'select' 'select_ln340_116' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 6564 [1/1] (0.00ns)   --->   "%tmp_467 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %select_ln340_116, i32, i32"   --->   Operation 6564 'partselect' 'tmp_467' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6565 [1/1] (0.00ns)   --->   "%sext_ln850_93 = sext i13 %tmp_467"   --->   Operation 6565 'sext' 'sext_ln850_93' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6566 [1/1] (0.00ns) (grouped into LUT with out node index_281)   --->   "%tmp_8671 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln340_116, i32"   --->   Operation 6566 'bitselect' 'tmp_8671' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6567 [1/1] (0.00ns)   --->   "%trunc_ln851_93 = trunc i16 %select_ln340_116"   --->   Operation 6567 'trunc' 'trunc_ln851_93' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6568 [1/1] (0.00ns)   --->   "%p_Result_109 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln851_93, i7"   --->   Operation 6568 'bitconcatenate' 'p_Result_109' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6569 [1/1] (0.60ns)   --->   "%icmp_ln851_93 = icmp_ne  i10 %p_Result_109, i10"   --->   Operation 6569 'icmp' 'icmp_ln851_93' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6570 [1/1] (0.75ns)   --->   "%add_ln695_93 = add i14, i14 %sext_ln850_93"   --->   Operation 6570 'add' 'add_ln695_93' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6571 [1/1] (0.00ns) (grouped into LUT with out node index_281)   --->   "%select_ln850_93 = select i1 %icmp_ln851_93, i14 %add_ln695_93, i14 %sext_ln850_93"   --->   Operation 6571 'select' 'select_ln850_93' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 6572 [1/1] (0.34ns) (out node of the LUT)   --->   "%index_281 = select i1 %tmp_8671, i14 %select_ln850_93, i14 %sext_ln850_93"   --->   Operation 6572 'select' 'index_281' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 6573 [1/1] (0.00ns)   --->   "%trunc_ln193_44 = trunc i14 %index_281" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 6573 'trunc' 'trunc_ln193_44' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6574 [1/1] (0.00ns)   --->   "%tmp_8672 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %index_281, i32" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 6574 'bitselect' 'tmp_8672' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6575 [1/1] (0.32ns)   --->   "%index_282 = select i1 %tmp_8672, i13, i13 %trunc_ln193_44" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 6575 'select' 'index_282' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 6576 [1/1] (0.00ns)   --->   "%trunc_ln193_45 = trunc i13 %index_282" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 6576 'trunc' 'trunc_ln193_45' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6577 [1/1] (0.00ns)   --->   "%tmp_8673 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index_282, i32, i32" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 6577 'partselect' 'tmp_8673' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6578 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3338)   --->   "%p_Val2_3337 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_3336, i32, i32"   --->   Operation 6578 'partselect' 'p_Val2_3337' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6579 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3338)   --->   "%p_Result_9275 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3336, i32"   --->   Operation 6579 'bitselect' 'p_Result_9275' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6580 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3338)   --->   "%p_Result_9951 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3336, i32"   --->   Operation 6580 'bitselect' 'p_Result_9951' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6581 [1/1] (0.00ns) (grouped into LUT with out node carry_2148)   --->   "%p_Result_9952 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3336, i32"   --->   Operation 6581 'bitselect' 'p_Result_9952' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6582 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3338)   --->   "%or_ln412_1145 = or i1 %p_Result_9275, i1 %r_1073"   --->   Operation 6582 'or' 'or_ln412_1145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6583 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3338)   --->   "%and_ln412_1145 = and i1 %or_ln412_1145, i1 %p_Result_9951"   --->   Operation 6583 'and' 'and_ln412_1145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6584 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3338)   --->   "%zext_ln415_1145 = zext i1 %and_ln412_1145"   --->   Operation 6584 'zext' 'zext_ln415_1145' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6585 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3338 = add i16 %zext_ln415_1145, i16 %p_Val2_3337"   --->   Operation 6585 'add' 'p_Val2_3338' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6586 [1/1] (0.00ns)   --->   "%p_Result_9953 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3338, i32"   --->   Operation 6586 'bitselect' 'p_Result_9953' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6587 [1/1] (0.00ns) (grouped into LUT with out node carry_2148)   --->   "%xor_ln416_1073 = xor i1 %p_Result_9953, i1"   --->   Operation 6587 'xor' 'xor_ln416_1073' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6588 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2148 = and i1 %p_Result_9952, i1 %xor_ln416_1073"   --->   Operation 6588 'and' 'carry_2148' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6589 [1/1] (0.00ns) (grouped into LUT with out node overflow_1119)   --->   "%deleted_zeros_1073 = select i1 %carry_2148, i1 %Range1_all_ones_1119, i1 %Range1_all_zeros_1001"   --->   Operation 6589 'select' 'deleted_zeros_1073' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 6590 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2003)   --->   "%tmp_8697 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3336, i32"   --->   Operation 6590 'bitselect' 'tmp_8697' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6591 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2003)   --->   "%xor_ln780_1001 = xor i1 %tmp_8697, i1"   --->   Operation 6591 'xor' 'xor_ln780_1001' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6592 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2003)   --->   "%and_ln780_1001 = and i1 %Range2_all_ones_1073, i1 %xor_ln780_1001"   --->   Operation 6592 'and' 'and_ln780_1001' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6593 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2003)   --->   "%deleted_ones_1047 = select i1 %carry_2148, i1 %and_ln780_1001, i1 %Range1_all_ones_1119"   --->   Operation 6593 'select' 'deleted_ones_1047' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 6594 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1001)   --->   "%and_ln781_1001 = and i1 %carry_2148, i1 %Range1_all_ones_1119"   --->   Operation 6594 'and' 'and_ln781_1001' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6595 [1/1] (0.00ns) (grouped into LUT with out node overflow_1119)   --->   "%xor_ln785_2121 = xor i1 %deleted_zeros_1073, i1"   --->   Operation 6595 'xor' 'xor_ln785_2121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6596 [1/1] (0.00ns) (grouped into LUT with out node overflow_1119)   --->   "%or_ln785_1072 = or i1 %p_Result_9953, i1 %xor_ln785_2121"   --->   Operation 6596 'or' 'or_ln785_1072' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6597 [1/1] (0.00ns) (grouped into LUT with out node overflow_1119)   --->   "%xor_ln785_2122 = xor i1 %p_Result_9950, i1"   --->   Operation 6597 'xor' 'xor_ln785_2122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6598 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1119 = and i1 %or_ln785_1072, i1 %xor_ln785_2122"   --->   Operation 6598 'and' 'overflow_1119' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6599 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_2003 = and i1 %p_Result_9953, i1 %deleted_ones_1047"   --->   Operation 6599 'and' 'and_ln786_2003' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6600 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1001)   --->   "%or_ln786_1001 = or i1 %and_ln781_1001, i1 %and_ln786_2003"   --->   Operation 6600 'or' 'or_ln786_1001' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6601 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1001)   --->   "%xor_ln786_1001 = xor i1 %or_ln786_1001, i1"   --->   Operation 6601 'xor' 'xor_ln786_1001' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6602 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1001)   --->   "%underflow_1001 = and i1 %p_Result_9950, i1 %xor_ln786_1001"   --->   Operation 6602 'and' 'underflow_1001' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6603 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_95)   --->   "%select_ln384_1911 = select i1 %overflow_1119, i16, i16"   --->   Operation 6603 'select' 'select_ln384_1911' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 6604 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_1001 = or i1 %overflow_1119, i1 %underflow_1001"   --->   Operation 6604 'or' 'or_ln384_1001' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6605 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_95 = select i1 %or_ln384_1001, i16 %select_ln384_1911, i16 %p_Val2_3338"   --->   Operation 6605 'select' 'masked_kernel_V_95' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 6606 [1/1] (0.00ns)   --->   "%sext_ln1118_234 = sext i27 %mul_ln1118_1072"   --->   Operation 6606 'sext' 'sext_ln1118_234' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6607 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3340 = mul i43 %sext_ln1118_201, i43 %sext_ln1118_234"   --->   Operation 6607 'mul' 'p_Val2_3340' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 6608 [1/1] (0.00ns)   --->   "%p_Result_9954 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3340, i32"   --->   Operation 6608 'bitselect' 'p_Result_9954' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6609 [1/1] (0.00ns)   --->   "%trunc_ln718_1074 = trunc i43 %p_Val2_3340"   --->   Operation 6609 'trunc' 'trunc_ln718_1074' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6610 [1/1] (0.71ns)   --->   "%r_1074 = icmp_ne  i19 %trunc_ln718_1074, i19"   --->   Operation 6610 'icmp' 'r_1074' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6611 [1/1] (0.00ns)   --->   "%tmp_2173 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_3340, i32, i32"   --->   Operation 6611 'partselect' 'tmp_2173' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6612 [1/1] (0.61ns)   --->   "%Range2_all_ones_1074 = icmp_eq  i6 %tmp_2173, i6"   --->   Operation 6612 'icmp' 'Range2_all_ones_1074' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6613 [1/1] (0.00ns)   --->   "%tmp_2174 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_3340, i32, i32"   --->   Operation 6613 'partselect' 'tmp_2174' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6614 [1/1] (0.59ns)   --->   "%Range1_all_ones_1120 = icmp_eq  i7 %tmp_2174, i7"   --->   Operation 6614 'icmp' 'Range1_all_ones_1120' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6615 [1/1] (0.59ns)   --->   "%Range1_all_zeros_1002 = icmp_eq  i7 %tmp_2174, i7"   --->   Operation 6615 'icmp' 'Range1_all_zeros_1002' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6616 [1/1] (0.00ns)   --->   "%sext_ln1118_235 = sext i27 %mul_ln1118_1074"   --->   Operation 6616 'sext' 'sext_ln1118_235' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6617 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3345 = mul i43 %sext_ln1118_203, i43 %sext_ln1118_235"   --->   Operation 6617 'mul' 'p_Val2_3345' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 6618 [1/1] (0.00ns)   --->   "%p_Result_9960 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3345, i32"   --->   Operation 6618 'bitselect' 'p_Result_9960' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6619 [1/1] (0.00ns)   --->   "%trunc_ln718_1075 = trunc i43 %p_Val2_3345"   --->   Operation 6619 'trunc' 'trunc_ln718_1075' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6620 [1/1] (0.71ns)   --->   "%r_1075 = icmp_ne  i19 %trunc_ln718_1075, i19"   --->   Operation 6620 'icmp' 'r_1075' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6621 [1/1] (0.00ns)   --->   "%tmp_2175 = partselect i6 @_ssdm_op_PartSelect.i6.i43.i32.i32, i43 %p_Val2_3345, i32, i32"   --->   Operation 6621 'partselect' 'tmp_2175' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6622 [1/1] (0.61ns)   --->   "%Range2_all_ones_1075 = icmp_eq  i6 %tmp_2175, i6"   --->   Operation 6622 'icmp' 'Range2_all_ones_1075' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6623 [1/1] (0.00ns)   --->   "%tmp_2176 = partselect i7 @_ssdm_op_PartSelect.i7.i43.i32.i32, i43 %p_Val2_3345, i32, i32"   --->   Operation 6623 'partselect' 'tmp_2176' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 6624 [1/1] (0.59ns)   --->   "%Range1_all_ones_1122 = icmp_eq  i7 %tmp_2176, i7"   --->   Operation 6624 'icmp' 'Range1_all_ones_1122' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 6625 [1/1] (0.59ns)   --->   "%Range1_all_zeros_1003 = icmp_eq  i7 %tmp_2176, i7"   --->   Operation 6625 'icmp' 'Range1_all_zeros_1003' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.36>
ST_39 : Operation 6626 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3289)   --->   "%p_Val2_3288 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_3287, i32, i32"   --->   Operation 6626 'partselect' 'p_Val2_3288' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6627 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3289)   --->   "%p_Result_9202 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3287, i32"   --->   Operation 6627 'bitselect' 'p_Result_9202' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6628 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3289)   --->   "%p_Result_9891 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3287, i32"   --->   Operation 6628 'bitselect' 'p_Result_9891' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6629 [1/1] (0.00ns) (grouped into LUT with out node carry_2122)   --->   "%p_Result_9892 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3287, i32"   --->   Operation 6629 'bitselect' 'p_Result_9892' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6630 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3289)   --->   "%or_ln412_1132 = or i1 %p_Result_9202, i1 %r_1060"   --->   Operation 6630 'or' 'or_ln412_1132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6631 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3289)   --->   "%and_ln412_1132 = and i1 %or_ln412_1132, i1 %p_Result_9891"   --->   Operation 6631 'and' 'and_ln412_1132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6632 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3289)   --->   "%zext_ln415_1132 = zext i1 %and_ln412_1132"   --->   Operation 6632 'zext' 'zext_ln415_1132' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6633 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3289 = add i16 %zext_ln415_1132, i16 %p_Val2_3288"   --->   Operation 6633 'add' 'p_Val2_3289' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6634 [1/1] (0.00ns)   --->   "%p_Result_9893 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3289, i32"   --->   Operation 6634 'bitselect' 'p_Result_9893' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6635 [1/1] (0.00ns) (grouped into LUT with out node carry_2122)   --->   "%xor_ln416_1060 = xor i1 %p_Result_9893, i1"   --->   Operation 6635 'xor' 'xor_ln416_1060' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6636 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2122 = and i1 %p_Result_9892, i1 %xor_ln416_1060"   --->   Operation 6636 'and' 'carry_2122' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6637 [1/1] (0.00ns) (grouped into LUT with out node overflow_1102)   --->   "%deleted_zeros_1060 = select i1 %carry_2122, i1 %Range1_all_ones_1102, i1 %Range1_all_zeros_988"   --->   Operation 6637 'select' 'deleted_zeros_1060' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 6638 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1977)   --->   "%tmp_8605 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3287, i32"   --->   Operation 6638 'bitselect' 'tmp_8605' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6639 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1977)   --->   "%xor_ln780_988 = xor i1 %tmp_8605, i1"   --->   Operation 6639 'xor' 'xor_ln780_988' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6640 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1977)   --->   "%and_ln780_988 = and i1 %Range2_all_ones_1060, i1 %xor_ln780_988"   --->   Operation 6640 'and' 'and_ln780_988' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6641 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1977)   --->   "%deleted_ones_1030 = select i1 %carry_2122, i1 %and_ln780_988, i1 %Range1_all_ones_1102"   --->   Operation 6641 'select' 'deleted_ones_1030' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 6642 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_988)   --->   "%and_ln781_988 = and i1 %carry_2122, i1 %Range1_all_ones_1102"   --->   Operation 6642 'and' 'and_ln781_988' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6643 [1/1] (0.00ns) (grouped into LUT with out node overflow_1102)   --->   "%xor_ln785_2091 = xor i1 %deleted_zeros_1060, i1"   --->   Operation 6643 'xor' 'xor_ln785_2091' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6644 [1/1] (0.00ns) (grouped into LUT with out node overflow_1102)   --->   "%or_ln785_1059 = or i1 %p_Result_9893, i1 %xor_ln785_2091"   --->   Operation 6644 'or' 'or_ln785_1059' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6645 [1/1] (0.00ns) (grouped into LUT with out node overflow_1102)   --->   "%xor_ln785_2092 = xor i1 %p_Result_9890, i1"   --->   Operation 6645 'xor' 'xor_ln785_2092' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6646 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1102 = and i1 %or_ln785_1059, i1 %xor_ln785_2092"   --->   Operation 6646 'and' 'overflow_1102' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6647 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1977 = and i1 %p_Result_9893, i1 %deleted_ones_1030"   --->   Operation 6647 'and' 'and_ln786_1977' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6648 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_988)   --->   "%or_ln786_988 = or i1 %and_ln781_988, i1 %and_ln786_1977"   --->   Operation 6648 'or' 'or_ln786_988' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6649 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_988)   --->   "%xor_ln786_988 = xor i1 %or_ln786_988, i1"   --->   Operation 6649 'xor' 'xor_ln786_988' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6650 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_988)   --->   "%underflow_988 = and i1 %p_Result_9890, i1 %xor_ln786_988"   --->   Operation 6650 'and' 'underflow_988' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6651 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_1030)   --->   "%select_ln384_1894 = select i1 %overflow_1102, i16, i16"   --->   Operation 6651 'select' 'select_ln384_1894' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 6652 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_988 = or i1 %overflow_1102, i1 %underflow_988"   --->   Operation 6652 'or' 'or_ln384_988' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6653 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_1030 = select i1 %or_ln384_988, i16 %select_ln384_1894, i16 %p_Val2_3289"   --->   Operation 6653 'select' 'select_ln384_1030' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 6654 [1/1] (0.00ns)   --->   "%output_addr_132 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6654 'getelementptr' 'output_addr_132' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6655 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_1030, i7 %output_addr_132"   --->   Operation 6655 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_39 : Operation 6656 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3306)   --->   "%p_Val2_3305 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_3304, i32, i32"   --->   Operation 6656 'partselect' 'p_Val2_3305' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6657 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3306)   --->   "%p_Result_9226 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3304, i32"   --->   Operation 6657 'bitselect' 'p_Result_9226' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6658 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3306)   --->   "%p_Result_9911 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3304, i32"   --->   Operation 6658 'bitselect' 'p_Result_9911' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6659 [1/1] (0.00ns) (grouped into LUT with out node carry_2130)   --->   "%p_Result_9912 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3304, i32"   --->   Operation 6659 'bitselect' 'p_Result_9912' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6660 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3306)   --->   "%or_ln412_1136 = or i1 %p_Result_9226, i1 %r_1064"   --->   Operation 6660 'or' 'or_ln412_1136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6661 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3306)   --->   "%and_ln412_1136 = and i1 %or_ln412_1136, i1 %p_Result_9911"   --->   Operation 6661 'and' 'and_ln412_1136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6662 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3306)   --->   "%zext_ln415_1136 = zext i1 %and_ln412_1136"   --->   Operation 6662 'zext' 'zext_ln415_1136' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6663 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3306 = add i16 %zext_ln415_1136, i16 %p_Val2_3305"   --->   Operation 6663 'add' 'p_Val2_3306' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6664 [1/1] (0.00ns)   --->   "%p_Result_9913 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3306, i32"   --->   Operation 6664 'bitselect' 'p_Result_9913' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6665 [1/1] (0.00ns) (grouped into LUT with out node carry_2130)   --->   "%xor_ln416_1064 = xor i1 %p_Result_9913, i1"   --->   Operation 6665 'xor' 'xor_ln416_1064' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6666 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2130 = and i1 %p_Result_9912, i1 %xor_ln416_1064"   --->   Operation 6666 'and' 'carry_2130' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6667 [1/1] (0.00ns) (grouped into LUT with out node overflow_1108)   --->   "%deleted_zeros_1064 = select i1 %carry_2130, i1 %Range1_all_ones_1108, i1 %Range1_all_zeros_992"   --->   Operation 6667 'select' 'deleted_zeros_1064' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 6668 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1985)   --->   "%tmp_8636 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3304, i32"   --->   Operation 6668 'bitselect' 'tmp_8636' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6669 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1985)   --->   "%xor_ln780_992 = xor i1 %tmp_8636, i1"   --->   Operation 6669 'xor' 'xor_ln780_992' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6670 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1985)   --->   "%and_ln780_992 = and i1 %Range2_all_ones_1064, i1 %xor_ln780_992"   --->   Operation 6670 'and' 'and_ln780_992' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6671 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1985)   --->   "%deleted_ones_1036 = select i1 %carry_2130, i1 %and_ln780_992, i1 %Range1_all_ones_1108"   --->   Operation 6671 'select' 'deleted_ones_1036' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 6672 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_992)   --->   "%and_ln781_992 = and i1 %carry_2130, i1 %Range1_all_ones_1108"   --->   Operation 6672 'and' 'and_ln781_992' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6673 [1/1] (0.00ns) (grouped into LUT with out node overflow_1108)   --->   "%xor_ln785_2101 = xor i1 %deleted_zeros_1064, i1"   --->   Operation 6673 'xor' 'xor_ln785_2101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6674 [1/1] (0.00ns) (grouped into LUT with out node overflow_1108)   --->   "%or_ln785_1063 = or i1 %p_Result_9913, i1 %xor_ln785_2101"   --->   Operation 6674 'or' 'or_ln785_1063' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6675 [1/1] (0.00ns) (grouped into LUT with out node overflow_1108)   --->   "%xor_ln785_2102 = xor i1 %p_Result_9910, i1"   --->   Operation 6675 'xor' 'xor_ln785_2102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6676 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1108 = and i1 %or_ln785_1063, i1 %xor_ln785_2102"   --->   Operation 6676 'and' 'overflow_1108' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6677 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1985 = and i1 %p_Result_9913, i1 %deleted_ones_1036"   --->   Operation 6677 'and' 'and_ln786_1985' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6678 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_992)   --->   "%or_ln786_992 = or i1 %and_ln781_992, i1 %and_ln786_1985"   --->   Operation 6678 'or' 'or_ln786_992' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6679 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_992)   --->   "%xor_ln786_992 = xor i1 %or_ln786_992, i1"   --->   Operation 6679 'xor' 'xor_ln786_992' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6680 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_992)   --->   "%underflow_992 = and i1 %p_Result_9910, i1 %xor_ln786_992"   --->   Operation 6680 'and' 'underflow_992' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6681 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_1036)   --->   "%select_ln384_1900 = select i1 %overflow_1108, i16, i16"   --->   Operation 6681 'select' 'select_ln384_1900' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 6682 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_992 = or i1 %overflow_1108, i1 %underflow_992"   --->   Operation 6682 'or' 'or_ln384_992' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6683 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_1036 = select i1 %or_ln384_992, i16 %select_ln384_1900, i16 %p_Val2_3306"   --->   Operation 6683 'select' 'select_ln384_1036' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 6684 [1/1] (0.00ns)   --->   "%output_addr_133 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6684 'getelementptr' 'output_addr_133' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6685 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_1036, i7 %output_addr_133"   --->   Operation 6685 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_39 : Operation 6686 [1/1] (0.00ns)   --->   "%sext_ln1118_225 = sext i16 %masked_kernel_V_64"   --->   Operation 6686 'sext' 'sext_ln1118_225' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6687 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3307 = mul i27 %zext_ln1116_21, i27 %sext_ln1118_225"   --->   Operation 6687 'mul' 'p_Val2_3307' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 6688 [1/1] (0.00ns)   --->   "%p_Result_9914 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3307, i32"   --->   Operation 6688 'bitselect' 'p_Result_9914' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6689 [1/1] (0.00ns)   --->   "%trunc_ln718_1065 = trunc i27 %p_Val2_3307"   --->   Operation 6689 'trunc' 'trunc_ln718_1065' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6690 [1/1] (0.63ns)   --->   "%r_1065 = icmp_ne  i5 %trunc_ln718_1065, i5"   --->   Operation 6690 'icmp' 'r_1065' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6691 [1/1] (0.00ns)   --->   "%tmp_2155 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_3307, i32, i32"   --->   Operation 6691 'partselect' 'tmp_2155' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6692 [1/1] (0.65ns)   --->   "%Range2_all_ones_1065 = icmp_eq  i4 %tmp_2155, i4"   --->   Operation 6692 'icmp' 'Range2_all_ones_1065' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6693 [1/1] (0.00ns)   --->   "%tmp_2156 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_3307, i32, i32"   --->   Operation 6693 'partselect' 'tmp_2156' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6694 [1/1] (0.63ns)   --->   "%Range1_all_ones_1109 = icmp_eq  i5 %tmp_2156, i5"   --->   Operation 6694 'icmp' 'Range1_all_ones_1109' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6695 [1/1] (0.63ns)   --->   "%Range1_all_zeros_993 = icmp_eq  i5 %tmp_2156, i5"   --->   Operation 6695 'icmp' 'Range1_all_zeros_993' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6696 [1/1] (0.00ns)   --->   "%sext_ln1118_226 = sext i16 %masked_kernel_V_65"   --->   Operation 6696 'sext' 'sext_ln1118_226' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6697 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3310 = mul i27 %zext_ln1116_21, i27 %sext_ln1118_226"   --->   Operation 6697 'mul' 'p_Val2_3310' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 6698 [1/1] (0.00ns)   --->   "%p_Result_9918 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3310, i32"   --->   Operation 6698 'bitselect' 'p_Result_9918' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6699 [1/1] (0.00ns)   --->   "%trunc_ln718_1066 = trunc i27 %p_Val2_3310"   --->   Operation 6699 'trunc' 'trunc_ln718_1066' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6700 [1/1] (0.63ns)   --->   "%r_1066 = icmp_ne  i5 %trunc_ln718_1066, i5"   --->   Operation 6700 'icmp' 'r_1066' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6701 [1/1] (0.00ns)   --->   "%tmp_2157 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_3310, i32, i32"   --->   Operation 6701 'partselect' 'tmp_2157' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6702 [1/1] (0.65ns)   --->   "%Range2_all_ones_1066 = icmp_eq  i4 %tmp_2157, i4"   --->   Operation 6702 'icmp' 'Range2_all_ones_1066' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6703 [1/1] (0.00ns)   --->   "%tmp_2158 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_3310, i32, i32"   --->   Operation 6703 'partselect' 'tmp_2158' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6704 [1/1] (0.63ns)   --->   "%Range1_all_ones_1110 = icmp_eq  i5 %tmp_2158, i5"   --->   Operation 6704 'icmp' 'Range1_all_ones_1110' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6705 [1/1] (0.63ns)   --->   "%Range1_all_zeros_994 = icmp_eq  i5 %tmp_2158, i5"   --->   Operation 6705 'icmp' 'Range1_all_zeros_994' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6706 [1/1] (0.49ns)   --->   "%icmp_ln195_22 = icmp_ne  i3 %tmp_8673, i3" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 6706 'icmp' 'icmp_ln195_22' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6707 [1/1] (0.30ns)   --->   "%index_283 = select i1 %icmp_ln195_22, i10, i10 %trunc_ln193_45" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 6707 'select' 'index_283' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 6708 [1/1] (0.00ns)   --->   "%zext_ln196_22 = zext i10 %index_283" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 6708 'zext' 'zext_ln196_22' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6709 [1/1] (0.00ns)   --->   "%inv_table_addr_22 = getelementptr i11 %inv_table, i64, i64 %zext_ln196_22" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 6709 'getelementptr' 'inv_table_addr_22' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6710 [2/2] (1.15ns)   --->   "%inv_table_load_22 = load i10 %inv_table_addr_22"   --->   Operation 6710 'load' 'inv_table_load_22' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_39 : Operation 6711 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3342)   --->   "%p_Val2_3341 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_3340, i32, i32"   --->   Operation 6711 'partselect' 'p_Val2_3341' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6712 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3342)   --->   "%p_Result_9280 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3340, i32"   --->   Operation 6712 'bitselect' 'p_Result_9280' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6713 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3342)   --->   "%p_Result_9955 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3340, i32"   --->   Operation 6713 'bitselect' 'p_Result_9955' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6714 [1/1] (0.00ns) (grouped into LUT with out node carry_2150)   --->   "%p_Result_9956 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3340, i32"   --->   Operation 6714 'bitselect' 'p_Result_9956' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6715 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3342)   --->   "%or_ln412_1146 = or i1 %p_Result_9280, i1 %r_1074"   --->   Operation 6715 'or' 'or_ln412_1146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6716 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3342)   --->   "%and_ln412_1146 = and i1 %or_ln412_1146, i1 %p_Result_9955"   --->   Operation 6716 'and' 'and_ln412_1146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6717 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3342)   --->   "%zext_ln415_1146 = zext i1 %and_ln412_1146"   --->   Operation 6717 'zext' 'zext_ln415_1146' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6718 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3342 = add i16 %zext_ln415_1146, i16 %p_Val2_3341"   --->   Operation 6718 'add' 'p_Val2_3342' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6719 [1/1] (0.00ns)   --->   "%p_Result_9957 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3342, i32"   --->   Operation 6719 'bitselect' 'p_Result_9957' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6720 [1/1] (0.00ns) (grouped into LUT with out node carry_2150)   --->   "%xor_ln416_1074 = xor i1 %p_Result_9957, i1"   --->   Operation 6720 'xor' 'xor_ln416_1074' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6721 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2150 = and i1 %p_Result_9956, i1 %xor_ln416_1074"   --->   Operation 6721 'and' 'carry_2150' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6722 [1/1] (0.00ns) (grouped into LUT with out node overflow_1120)   --->   "%deleted_zeros_1074 = select i1 %carry_2150, i1 %Range1_all_ones_1120, i1 %Range1_all_zeros_1002"   --->   Operation 6722 'select' 'deleted_zeros_1074' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 6723 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2005)   --->   "%tmp_8703 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3340, i32"   --->   Operation 6723 'bitselect' 'tmp_8703' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6724 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2005)   --->   "%xor_ln780_1002 = xor i1 %tmp_8703, i1"   --->   Operation 6724 'xor' 'xor_ln780_1002' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6725 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2005)   --->   "%and_ln780_1002 = and i1 %Range2_all_ones_1074, i1 %xor_ln780_1002"   --->   Operation 6725 'and' 'and_ln780_1002' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6726 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2005)   --->   "%deleted_ones_1048 = select i1 %carry_2150, i1 %and_ln780_1002, i1 %Range1_all_ones_1120"   --->   Operation 6726 'select' 'deleted_ones_1048' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 6727 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1002)   --->   "%and_ln781_1002 = and i1 %carry_2150, i1 %Range1_all_ones_1120"   --->   Operation 6727 'and' 'and_ln781_1002' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6728 [1/1] (0.00ns) (grouped into LUT with out node overflow_1120)   --->   "%xor_ln785_2123 = xor i1 %deleted_zeros_1074, i1"   --->   Operation 6728 'xor' 'xor_ln785_2123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6729 [1/1] (0.00ns) (grouped into LUT with out node overflow_1120)   --->   "%or_ln785_1073 = or i1 %p_Result_9957, i1 %xor_ln785_2123"   --->   Operation 6729 'or' 'or_ln785_1073' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6730 [1/1] (0.00ns) (grouped into LUT with out node overflow_1120)   --->   "%xor_ln785_2124 = xor i1 %p_Result_9954, i1"   --->   Operation 6730 'xor' 'xor_ln785_2124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6731 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1120 = and i1 %or_ln785_1073, i1 %xor_ln785_2124"   --->   Operation 6731 'and' 'overflow_1120' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6732 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_2005 = and i1 %p_Result_9957, i1 %deleted_ones_1048"   --->   Operation 6732 'and' 'and_ln786_2005' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6733 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1002)   --->   "%or_ln786_1002 = or i1 %and_ln781_1002, i1 %and_ln786_2005"   --->   Operation 6733 'or' 'or_ln786_1002' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6734 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1002)   --->   "%xor_ln786_1002 = xor i1 %or_ln786_1002, i1"   --->   Operation 6734 'xor' 'xor_ln786_1002' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6735 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1002)   --->   "%underflow_1002 = and i1 %p_Result_9954, i1 %xor_ln786_1002"   --->   Operation 6735 'and' 'underflow_1002' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6736 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_70)   --->   "%select_ln384_1912 = select i1 %overflow_1120, i16, i16"   --->   Operation 6736 'select' 'select_ln384_1912' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 6737 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_1002 = or i1 %overflow_1120, i1 %underflow_1002"   --->   Operation 6737 'or' 'or_ln384_1002' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6738 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_70 = select i1 %or_ln384_1002, i16 %select_ln384_1912, i16 %p_Val2_3342"   --->   Operation 6738 'select' 'masked_kernel_V_70' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 6739 [1/1] (0.00ns)   --->   "%sext_ln703_811 = sext i16 %masked_kernel_V_95"   --->   Operation 6739 'sext' 'sext_ln703_811' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6740 [1/1] (0.00ns)   --->   "%sext_ln703_812 = sext i16 %masked_kernel_V_70"   --->   Operation 6740 'sext' 'sext_ln703_812' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6741 [1/1] (0.78ns)   --->   "%p_Val2_3343 = add i17 %sext_ln703_812, i17 %sext_ln703_811"   --->   Operation 6741 'add' 'p_Val2_3343' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6742 [1/1] (0.00ns)   --->   "%p_Result_9958 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %p_Val2_3343, i32"   --->   Operation 6742 'bitselect' 'p_Result_9958' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6743 [1/1] (0.78ns)   --->   "%p_Val2_3344 = add i16 %masked_kernel_V_95, i16 %masked_kernel_V_70"   --->   Operation 6743 'add' 'p_Val2_3344' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6744 [1/1] (0.00ns)   --->   "%p_Result_9959 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3344, i32"   --->   Operation 6744 'bitselect' 'p_Result_9959' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6745 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_117)   --->   "%xor_ln785_2125 = xor i1 %p_Result_9958, i1"   --->   Operation 6745 'xor' 'xor_ln785_2125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6746 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_117)   --->   "%overflow_1121 = and i1 %p_Result_9959, i1 %xor_ln785_2125"   --->   Operation 6746 'and' 'overflow_1121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6747 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_117)   --->   "%xor_ln340_46 = xor i1 %p_Result_9958, i1 %p_Result_9959"   --->   Operation 6747 'xor' 'xor_ln340_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6748 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_117)   --->   "%select_ln384_1913 = select i1 %overflow_1121, i16, i16"   --->   Operation 6748 'select' 'select_ln384_1913' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 6749 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_117 = select i1 %xor_ln340_46, i16 %select_ln384_1913, i16 %p_Val2_3344"   --->   Operation 6749 'select' 'select_ln340_117' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 6750 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3347)   --->   "%p_Val2_3346 = partselect i16 @_ssdm_op_PartSelect.i16.i43.i32.i32, i43 %p_Val2_3345, i32, i32"   --->   Operation 6750 'partselect' 'p_Val2_3346' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6751 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3347)   --->   "%p_Result_9287 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3345, i32"   --->   Operation 6751 'bitselect' 'p_Result_9287' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6752 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3347)   --->   "%p_Result_9961 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3345, i32"   --->   Operation 6752 'bitselect' 'p_Result_9961' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6753 [1/1] (0.00ns) (grouped into LUT with out node carry_2152)   --->   "%p_Result_9962 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3345, i32"   --->   Operation 6753 'bitselect' 'p_Result_9962' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6754 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3347)   --->   "%or_ln412_1147 = or i1 %p_Result_9287, i1 %r_1075"   --->   Operation 6754 'or' 'or_ln412_1147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6755 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3347)   --->   "%and_ln412_1147 = and i1 %or_ln412_1147, i1 %p_Result_9961"   --->   Operation 6755 'and' 'and_ln412_1147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6756 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3347)   --->   "%zext_ln415_1147 = zext i1 %and_ln412_1147"   --->   Operation 6756 'zext' 'zext_ln415_1147' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6757 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3347 = add i16 %zext_ln415_1147, i16 %p_Val2_3346"   --->   Operation 6757 'add' 'p_Val2_3347' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6758 [1/1] (0.00ns)   --->   "%p_Result_9963 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3347, i32"   --->   Operation 6758 'bitselect' 'p_Result_9963' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6759 [1/1] (0.00ns) (grouped into LUT with out node carry_2152)   --->   "%xor_ln416_1075 = xor i1 %p_Result_9963, i1"   --->   Operation 6759 'xor' 'xor_ln416_1075' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6760 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2152 = and i1 %p_Result_9962, i1 %xor_ln416_1075"   --->   Operation 6760 'and' 'carry_2152' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6761 [1/1] (0.00ns) (grouped into LUT with out node overflow_1122)   --->   "%deleted_zeros_1075 = select i1 %carry_2152, i1 %Range1_all_ones_1122, i1 %Range1_all_zeros_1003"   --->   Operation 6761 'select' 'deleted_zeros_1075' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 6762 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2007)   --->   "%tmp_8711 = bitselect i1 @_ssdm_op_BitSelect.i1.i43.i32, i43 %p_Val2_3345, i32"   --->   Operation 6762 'bitselect' 'tmp_8711' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6763 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2007)   --->   "%xor_ln780_1003 = xor i1 %tmp_8711, i1"   --->   Operation 6763 'xor' 'xor_ln780_1003' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6764 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2007)   --->   "%and_ln780_1003 = and i1 %Range2_all_ones_1075, i1 %xor_ln780_1003"   --->   Operation 6764 'and' 'and_ln780_1003' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6765 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2007)   --->   "%deleted_ones_1050 = select i1 %carry_2152, i1 %and_ln780_1003, i1 %Range1_all_ones_1122"   --->   Operation 6765 'select' 'deleted_ones_1050' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 6766 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1003)   --->   "%and_ln781_1003 = and i1 %carry_2152, i1 %Range1_all_ones_1122"   --->   Operation 6766 'and' 'and_ln781_1003' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6767 [1/1] (0.00ns) (grouped into LUT with out node overflow_1122)   --->   "%xor_ln785_2126 = xor i1 %deleted_zeros_1075, i1"   --->   Operation 6767 'xor' 'xor_ln785_2126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6768 [1/1] (0.00ns) (grouped into LUT with out node overflow_1122)   --->   "%or_ln785_1074 = or i1 %p_Result_9963, i1 %xor_ln785_2126"   --->   Operation 6768 'or' 'or_ln785_1074' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6769 [1/1] (0.00ns) (grouped into LUT with out node overflow_1122)   --->   "%xor_ln785_2127 = xor i1 %p_Result_9960, i1"   --->   Operation 6769 'xor' 'xor_ln785_2127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6770 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1122 = and i1 %or_ln785_1074, i1 %xor_ln785_2127"   --->   Operation 6770 'and' 'overflow_1122' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6771 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_2007 = and i1 %p_Result_9963, i1 %deleted_ones_1050"   --->   Operation 6771 'and' 'and_ln786_2007' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6772 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1003)   --->   "%or_ln786_1003 = or i1 %and_ln781_1003, i1 %and_ln786_2007"   --->   Operation 6772 'or' 'or_ln786_1003' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6773 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1003)   --->   "%xor_ln786_1003 = xor i1 %or_ln786_1003, i1"   --->   Operation 6773 'xor' 'xor_ln786_1003' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6774 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1003)   --->   "%underflow_1003 = and i1 %p_Result_9960, i1 %xor_ln786_1003"   --->   Operation 6774 'and' 'underflow_1003' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6775 [1/1] (0.00ns) (grouped into LUT with out node masked_kernel_V_71)   --->   "%select_ln384_1914 = select i1 %overflow_1122, i16, i16"   --->   Operation 6775 'select' 'select_ln384_1914' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 6776 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_1003 = or i1 %overflow_1122, i1 %underflow_1003"   --->   Operation 6776 'or' 'or_ln384_1003' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6777 [1/1] (0.24ns) (out node of the LUT)   --->   "%masked_kernel_V_71 = select i1 %or_ln384_1003, i16 %select_ln384_1914, i16 %p_Val2_3347"   --->   Operation 6777 'select' 'masked_kernel_V_71' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 6778 [1/1] (0.00ns)   --->   "%sext_ln703_813 = sext i16 %select_ln340_117"   --->   Operation 6778 'sext' 'sext_ln703_813' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6779 [1/1] (0.00ns)   --->   "%sext_ln703_814 = sext i16 %masked_kernel_V_71"   --->   Operation 6779 'sext' 'sext_ln703_814' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6780 [1/1] (0.78ns)   --->   "%p_Val2_3348 = add i17 %sext_ln703_813, i17 %sext_ln703_814"   --->   Operation 6780 'add' 'p_Val2_3348' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6781 [1/1] (0.00ns)   --->   "%p_Result_9964 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %p_Val2_3348, i32"   --->   Operation 6781 'bitselect' 'p_Result_9964' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 6782 [1/1] (0.78ns)   --->   "%p_Val2_3349 = add i16 %masked_kernel_V_71, i16 %select_ln340_117"   --->   Operation 6782 'add' 'p_Val2_3349' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 6783 [1/1] (0.00ns)   --->   "%p_Result_9965 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3349, i32"   --->   Operation 6783 'bitselect' 'p_Result_9965' <Predicate = true> <Delay = 0.00>

State 40 <SV = 39> <Delay = 4.34>
ST_40 : Operation 6784 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3309)   --->   "%p_Val2_3308 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_3307, i32, i32"   --->   Operation 6784 'partselect' 'p_Val2_3308' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 6785 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3309)   --->   "%p_Result_9231 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3307, i32"   --->   Operation 6785 'bitselect' 'p_Result_9231' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 6786 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3309)   --->   "%p_Result_9915 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3307, i32"   --->   Operation 6786 'bitselect' 'p_Result_9915' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 6787 [1/1] (0.00ns) (grouped into LUT with out node carry_2132)   --->   "%p_Result_9916 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3307, i32"   --->   Operation 6787 'bitselect' 'p_Result_9916' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 6788 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3309)   --->   "%or_ln412_1137 = or i1 %p_Result_9231, i1 %r_1065"   --->   Operation 6788 'or' 'or_ln412_1137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 6789 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3309)   --->   "%and_ln412_1137 = and i1 %or_ln412_1137, i1 %p_Result_9915"   --->   Operation 6789 'and' 'and_ln412_1137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 6790 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3309)   --->   "%zext_ln415_1137 = zext i1 %and_ln412_1137"   --->   Operation 6790 'zext' 'zext_ln415_1137' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 6791 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3309 = add i16 %zext_ln415_1137, i16 %p_Val2_3308"   --->   Operation 6791 'add' 'p_Val2_3309' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 6792 [1/1] (0.00ns)   --->   "%p_Result_9917 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3309, i32"   --->   Operation 6792 'bitselect' 'p_Result_9917' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 6793 [1/1] (0.00ns) (grouped into LUT with out node carry_2132)   --->   "%xor_ln416_1065 = xor i1 %p_Result_9917, i1"   --->   Operation 6793 'xor' 'xor_ln416_1065' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 6794 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2132 = and i1 %p_Result_9916, i1 %xor_ln416_1065"   --->   Operation 6794 'and' 'carry_2132' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 6795 [1/1] (0.00ns) (grouped into LUT with out node overflow_1109)   --->   "%deleted_zeros_1065 = select i1 %carry_2132, i1 %Range1_all_ones_1109, i1 %Range1_all_zeros_993"   --->   Operation 6795 'select' 'deleted_zeros_1065' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 6796 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1987)   --->   "%tmp_8642 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3307, i32"   --->   Operation 6796 'bitselect' 'tmp_8642' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 6797 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1987)   --->   "%xor_ln780_993 = xor i1 %tmp_8642, i1"   --->   Operation 6797 'xor' 'xor_ln780_993' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 6798 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1987)   --->   "%and_ln780_993 = and i1 %Range2_all_ones_1065, i1 %xor_ln780_993"   --->   Operation 6798 'and' 'and_ln780_993' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 6799 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1987)   --->   "%deleted_ones_1037 = select i1 %carry_2132, i1 %and_ln780_993, i1 %Range1_all_ones_1109"   --->   Operation 6799 'select' 'deleted_ones_1037' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 6800 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_993)   --->   "%and_ln781_993 = and i1 %carry_2132, i1 %Range1_all_ones_1109"   --->   Operation 6800 'and' 'and_ln781_993' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 6801 [1/1] (0.00ns) (grouped into LUT with out node overflow_1109)   --->   "%xor_ln785_2103 = xor i1 %deleted_zeros_1065, i1"   --->   Operation 6801 'xor' 'xor_ln785_2103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 6802 [1/1] (0.00ns) (grouped into LUT with out node overflow_1109)   --->   "%or_ln785_1064 = or i1 %p_Result_9917, i1 %xor_ln785_2103"   --->   Operation 6802 'or' 'or_ln785_1064' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 6803 [1/1] (0.00ns) (grouped into LUT with out node overflow_1109)   --->   "%xor_ln785_2104 = xor i1 %p_Result_9914, i1"   --->   Operation 6803 'xor' 'xor_ln785_2104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 6804 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1109 = and i1 %or_ln785_1064, i1 %xor_ln785_2104"   --->   Operation 6804 'and' 'overflow_1109' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 6805 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1987 = and i1 %p_Result_9917, i1 %deleted_ones_1037"   --->   Operation 6805 'and' 'and_ln786_1987' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 6806 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_993)   --->   "%or_ln786_993 = or i1 %and_ln781_993, i1 %and_ln786_1987"   --->   Operation 6806 'or' 'or_ln786_993' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 6807 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_993)   --->   "%xor_ln786_993 = xor i1 %or_ln786_993, i1"   --->   Operation 6807 'xor' 'xor_ln786_993' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 6808 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_993)   --->   "%underflow_993 = and i1 %p_Result_9914, i1 %xor_ln786_993"   --->   Operation 6808 'and' 'underflow_993' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 6809 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_1037)   --->   "%select_ln384_1901 = select i1 %overflow_1109, i16, i16"   --->   Operation 6809 'select' 'select_ln384_1901' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 6810 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_993 = or i1 %overflow_1109, i1 %underflow_993"   --->   Operation 6810 'or' 'or_ln384_993' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 6811 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_1037 = select i1 %or_ln384_993, i16 %select_ln384_1901, i16 %p_Val2_3309"   --->   Operation 6811 'select' 'select_ln384_1037' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 6812 [1/1] (0.00ns)   --->   "%output_addr_134 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6812 'getelementptr' 'output_addr_134' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 6813 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_1037, i7 %output_addr_134"   --->   Operation 6813 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_40 : Operation 6814 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3312)   --->   "%p_Val2_3311 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_3310, i32, i32"   --->   Operation 6814 'partselect' 'p_Val2_3311' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 6815 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3312)   --->   "%p_Result_9236 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3310, i32"   --->   Operation 6815 'bitselect' 'p_Result_9236' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 6816 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3312)   --->   "%p_Result_9919 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3310, i32"   --->   Operation 6816 'bitselect' 'p_Result_9919' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 6817 [1/1] (0.00ns) (grouped into LUT with out node carry_2134)   --->   "%p_Result_9920 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3310, i32"   --->   Operation 6817 'bitselect' 'p_Result_9920' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 6818 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3312)   --->   "%or_ln412_1138 = or i1 %p_Result_9236, i1 %r_1066"   --->   Operation 6818 'or' 'or_ln412_1138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 6819 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3312)   --->   "%and_ln412_1138 = and i1 %or_ln412_1138, i1 %p_Result_9919"   --->   Operation 6819 'and' 'and_ln412_1138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 6820 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3312)   --->   "%zext_ln415_1138 = zext i1 %and_ln412_1138"   --->   Operation 6820 'zext' 'zext_ln415_1138' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 6821 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3312 = add i16 %zext_ln415_1138, i16 %p_Val2_3311"   --->   Operation 6821 'add' 'p_Val2_3312' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 6822 [1/1] (0.00ns)   --->   "%p_Result_9921 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3312, i32"   --->   Operation 6822 'bitselect' 'p_Result_9921' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 6823 [1/1] (0.00ns) (grouped into LUT with out node carry_2134)   --->   "%xor_ln416_1066 = xor i1 %p_Result_9921, i1"   --->   Operation 6823 'xor' 'xor_ln416_1066' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 6824 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2134 = and i1 %p_Result_9920, i1 %xor_ln416_1066"   --->   Operation 6824 'and' 'carry_2134' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 6825 [1/1] (0.00ns) (grouped into LUT with out node overflow_1110)   --->   "%deleted_zeros_1066 = select i1 %carry_2134, i1 %Range1_all_ones_1110, i1 %Range1_all_zeros_994"   --->   Operation 6825 'select' 'deleted_zeros_1066' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 6826 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1989)   --->   "%tmp_8648 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3310, i32"   --->   Operation 6826 'bitselect' 'tmp_8648' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 6827 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1989)   --->   "%xor_ln780_994 = xor i1 %tmp_8648, i1"   --->   Operation 6827 'xor' 'xor_ln780_994' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 6828 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1989)   --->   "%and_ln780_994 = and i1 %Range2_all_ones_1066, i1 %xor_ln780_994"   --->   Operation 6828 'and' 'and_ln780_994' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 6829 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1989)   --->   "%deleted_ones_1038 = select i1 %carry_2134, i1 %and_ln780_994, i1 %Range1_all_ones_1110"   --->   Operation 6829 'select' 'deleted_ones_1038' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 6830 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_994)   --->   "%and_ln781_994 = and i1 %carry_2134, i1 %Range1_all_ones_1110"   --->   Operation 6830 'and' 'and_ln781_994' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 6831 [1/1] (0.00ns) (grouped into LUT with out node overflow_1110)   --->   "%xor_ln785_2105 = xor i1 %deleted_zeros_1066, i1"   --->   Operation 6831 'xor' 'xor_ln785_2105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 6832 [1/1] (0.00ns) (grouped into LUT with out node overflow_1110)   --->   "%or_ln785_1065 = or i1 %p_Result_9921, i1 %xor_ln785_2105"   --->   Operation 6832 'or' 'or_ln785_1065' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 6833 [1/1] (0.00ns) (grouped into LUT with out node overflow_1110)   --->   "%xor_ln785_2106 = xor i1 %p_Result_9918, i1"   --->   Operation 6833 'xor' 'xor_ln785_2106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 6834 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1110 = and i1 %or_ln785_1065, i1 %xor_ln785_2106"   --->   Operation 6834 'and' 'overflow_1110' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 6835 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1989 = and i1 %p_Result_9921, i1 %deleted_ones_1038"   --->   Operation 6835 'and' 'and_ln786_1989' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 6836 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_994)   --->   "%or_ln786_994 = or i1 %and_ln781_994, i1 %and_ln786_1989"   --->   Operation 6836 'or' 'or_ln786_994' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 6837 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_994)   --->   "%xor_ln786_994 = xor i1 %or_ln786_994, i1"   --->   Operation 6837 'xor' 'xor_ln786_994' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 6838 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_994)   --->   "%underflow_994 = and i1 %p_Result_9918, i1 %xor_ln786_994"   --->   Operation 6838 'and' 'underflow_994' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 6839 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_1038)   --->   "%select_ln384_1902 = select i1 %overflow_1110, i16, i16"   --->   Operation 6839 'select' 'select_ln384_1902' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 6840 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_994 = or i1 %overflow_1110, i1 %underflow_994"   --->   Operation 6840 'or' 'or_ln384_994' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 6841 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_1038 = select i1 %or_ln384_994, i16 %select_ln384_1902, i16 %p_Val2_3312"   --->   Operation 6841 'select' 'select_ln384_1038' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 6842 [1/1] (0.00ns)   --->   "%output_addr_135 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6842 'getelementptr' 'output_addr_135' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 6843 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_1038, i7 %output_addr_135"   --->   Operation 6843 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_40 : Operation 6844 [1/2] (1.15ns)   --->   "%inv_table_load_22 = load i10 %inv_table_addr_22"   --->   Operation 6844 'load' 'inv_table_load_22' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_40 : Operation 6845 [1/1] (0.00ns)   --->   "%zext_ln1116_22 = zext i11 %inv_table_load_22"   --->   Operation 6845 'zext' 'zext_ln1116_22' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 6846 [1/1] (0.00ns)   --->   "%sext_ln1118_230 = sext i16 %masked_kernel_V_94"   --->   Operation 6846 'sext' 'sext_ln1118_230' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 6847 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3327 = mul i27 %zext_ln1116_22, i27 %sext_ln1118_230"   --->   Operation 6847 'mul' 'p_Val2_3327' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 6848 [1/1] (0.00ns)   --->   "%p_Result_9938 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3327, i32"   --->   Operation 6848 'bitselect' 'p_Result_9938' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 6849 [1/1] (0.00ns)   --->   "%trunc_ln718_1070 = trunc i27 %p_Val2_3327"   --->   Operation 6849 'trunc' 'trunc_ln718_1070' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 6850 [1/1] (0.63ns)   --->   "%r_1070 = icmp_ne  i5 %trunc_ln718_1070, i5"   --->   Operation 6850 'icmp' 'r_1070' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 6851 [1/1] (0.00ns)   --->   "%tmp_2165 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_3327, i32, i32"   --->   Operation 6851 'partselect' 'tmp_2165' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 6852 [1/1] (0.65ns)   --->   "%Range2_all_ones_1070 = icmp_eq  i4 %tmp_2165, i4"   --->   Operation 6852 'icmp' 'Range2_all_ones_1070' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 6853 [1/1] (0.00ns)   --->   "%tmp_2166 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_3327, i32, i32"   --->   Operation 6853 'partselect' 'tmp_2166' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 6854 [1/1] (0.63ns)   --->   "%Range1_all_ones_1116 = icmp_eq  i5 %tmp_2166, i5"   --->   Operation 6854 'icmp' 'Range1_all_ones_1116' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 6855 [1/1] (0.63ns)   --->   "%Range1_all_zeros_998 = icmp_eq  i5 %tmp_2166, i5"   --->   Operation 6855 'icmp' 'Range1_all_zeros_998' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 6856 [1/1] (0.00ns)   --->   "%sext_ln1118_231 = sext i16 %masked_kernel_V_67"   --->   Operation 6856 'sext' 'sext_ln1118_231' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 6857 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3330 = mul i27 %zext_ln1116_22, i27 %sext_ln1118_231"   --->   Operation 6857 'mul' 'p_Val2_3330' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 6858 [1/1] (0.00ns)   --->   "%p_Result_9942 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3330, i32"   --->   Operation 6858 'bitselect' 'p_Result_9942' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 6859 [1/1] (0.00ns)   --->   "%trunc_ln718_1071 = trunc i27 %p_Val2_3330"   --->   Operation 6859 'trunc' 'trunc_ln718_1071' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 6860 [1/1] (0.63ns)   --->   "%r_1071 = icmp_ne  i5 %trunc_ln718_1071, i5"   --->   Operation 6860 'icmp' 'r_1071' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 6861 [1/1] (0.00ns)   --->   "%tmp_2167 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_3330, i32, i32"   --->   Operation 6861 'partselect' 'tmp_2167' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 6862 [1/1] (0.65ns)   --->   "%Range2_all_ones_1071 = icmp_eq  i4 %tmp_2167, i4"   --->   Operation 6862 'icmp' 'Range2_all_ones_1071' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 6863 [1/1] (0.00ns)   --->   "%tmp_2168 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_3330, i32, i32"   --->   Operation 6863 'partselect' 'tmp_2168' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 6864 [1/1] (0.63ns)   --->   "%Range1_all_ones_1117 = icmp_eq  i5 %tmp_2168, i5"   --->   Operation 6864 'icmp' 'Range1_all_ones_1117' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 6865 [1/1] (0.63ns)   --->   "%Range1_all_zeros_999 = icmp_eq  i5 %tmp_2168, i5"   --->   Operation 6865 'icmp' 'Range1_all_zeros_999' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 6866 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_118)   --->   "%xor_ln785_2128 = xor i1 %p_Result_9964, i1"   --->   Operation 6866 'xor' 'xor_ln785_2128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 6867 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_118)   --->   "%overflow_1123 = and i1 %p_Result_9965, i1 %xor_ln785_2128"   --->   Operation 6867 'and' 'overflow_1123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 6868 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_118)   --->   "%xor_ln340_47 = xor i1 %p_Result_9964, i1 %p_Result_9965"   --->   Operation 6868 'xor' 'xor_ln340_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 6869 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_118)   --->   "%select_ln384_1915 = select i1 %overflow_1123, i16, i16"   --->   Operation 6869 'select' 'select_ln384_1915' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 6870 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_118 = select i1 %xor_ln340_47, i16 %select_ln384_1915, i16 %p_Val2_3349"   --->   Operation 6870 'select' 'select_ln340_118' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 6871 [1/1] (0.00ns)   --->   "%tmp_469 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %select_ln340_118, i32, i32"   --->   Operation 6871 'partselect' 'tmp_469' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 6872 [1/1] (0.00ns)   --->   "%sext_ln850_94 = sext i13 %tmp_469"   --->   Operation 6872 'sext' 'sext_ln850_94' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 6873 [1/1] (0.00ns) (grouped into LUT with out node index_284)   --->   "%tmp_8714 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln340_118, i32"   --->   Operation 6873 'bitselect' 'tmp_8714' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 6874 [1/1] (0.00ns)   --->   "%trunc_ln851_94 = trunc i16 %select_ln340_118"   --->   Operation 6874 'trunc' 'trunc_ln851_94' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 6875 [1/1] (0.00ns)   --->   "%p_Result_110 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln851_94, i7"   --->   Operation 6875 'bitconcatenate' 'p_Result_110' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 6876 [1/1] (0.60ns)   --->   "%icmp_ln851_94 = icmp_ne  i10 %p_Result_110, i10"   --->   Operation 6876 'icmp' 'icmp_ln851_94' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 6877 [1/1] (0.75ns)   --->   "%add_ln695_94 = add i14, i14 %sext_ln850_94"   --->   Operation 6877 'add' 'add_ln695_94' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 6878 [1/1] (0.00ns) (grouped into LUT with out node index_284)   --->   "%select_ln850_94 = select i1 %icmp_ln851_94, i14 %add_ln695_94, i14 %sext_ln850_94"   --->   Operation 6878 'select' 'select_ln850_94' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 6879 [1/1] (0.34ns) (out node of the LUT)   --->   "%index_284 = select i1 %tmp_8714, i14 %select_ln850_94, i14 %sext_ln850_94"   --->   Operation 6879 'select' 'index_284' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 6880 [1/1] (0.00ns)   --->   "%trunc_ln193_46 = trunc i14 %index_284" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 6880 'trunc' 'trunc_ln193_46' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 6881 [1/1] (0.00ns)   --->   "%tmp_8715 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %index_284, i32" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 6881 'bitselect' 'tmp_8715' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 6882 [1/1] (0.32ns)   --->   "%index_285 = select i1 %tmp_8715, i13, i13 %trunc_ln193_46" [firmware/nnet_utils/nnet_hept.h:194]   --->   Operation 6882 'select' 'index_285' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 6883 [1/1] (0.00ns)   --->   "%trunc_ln193_47 = trunc i13 %index_285" [firmware/nnet_utils/nnet_hept.h:193]   --->   Operation 6883 'trunc' 'trunc_ln193_47' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 6884 [1/1] (0.00ns)   --->   "%tmp_8716 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %index_285, i32, i32" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 6884 'partselect' 'tmp_8716' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 6885 [1/1] (0.49ns)   --->   "%icmp_ln195_23 = icmp_ne  i3 %tmp_8716, i3" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 6885 'icmp' 'icmp_ln195_23' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 6886 [1/1] (0.30ns)   --->   "%index_286 = select i1 %icmp_ln195_23, i10, i10 %trunc_ln193_47" [firmware/nnet_utils/nnet_hept.h:195]   --->   Operation 6886 'select' 'index_286' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 6887 [1/1] (0.00ns)   --->   "%zext_ln196_23 = zext i10 %index_286" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 6887 'zext' 'zext_ln196_23' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 6888 [1/1] (0.00ns)   --->   "%inv_table_addr_23 = getelementptr i11 %inv_table, i64, i64 %zext_ln196_23" [firmware/nnet_utils/nnet_hept.h:196]   --->   Operation 6888 'getelementptr' 'inv_table_addr_23' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 6889 [2/2] (1.15ns)   --->   "%inv_table_load_23 = load i10 %inv_table_addr_23"   --->   Operation 6889 'load' 'inv_table_load_23' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>

State 41 <SV = 40> <Delay = 4.34>
ST_41 : Operation 6890 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3329)   --->   "%p_Val2_3328 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_3327, i32, i32"   --->   Operation 6890 'partselect' 'p_Val2_3328' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 6891 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3329)   --->   "%p_Result_9260 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3327, i32"   --->   Operation 6891 'bitselect' 'p_Result_9260' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 6892 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3329)   --->   "%p_Result_9939 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3327, i32"   --->   Operation 6892 'bitselect' 'p_Result_9939' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 6893 [1/1] (0.00ns) (grouped into LUT with out node carry_2142)   --->   "%p_Result_9940 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3327, i32"   --->   Operation 6893 'bitselect' 'p_Result_9940' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 6894 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3329)   --->   "%or_ln412_1142 = or i1 %p_Result_9260, i1 %r_1070"   --->   Operation 6894 'or' 'or_ln412_1142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 6895 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3329)   --->   "%and_ln412_1142 = and i1 %or_ln412_1142, i1 %p_Result_9939"   --->   Operation 6895 'and' 'and_ln412_1142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 6896 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3329)   --->   "%zext_ln415_1142 = zext i1 %and_ln412_1142"   --->   Operation 6896 'zext' 'zext_ln415_1142' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 6897 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3329 = add i16 %zext_ln415_1142, i16 %p_Val2_3328"   --->   Operation 6897 'add' 'p_Val2_3329' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 6898 [1/1] (0.00ns)   --->   "%p_Result_9941 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3329, i32"   --->   Operation 6898 'bitselect' 'p_Result_9941' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 6899 [1/1] (0.00ns) (grouped into LUT with out node carry_2142)   --->   "%xor_ln416_1070 = xor i1 %p_Result_9941, i1"   --->   Operation 6899 'xor' 'xor_ln416_1070' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 6900 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2142 = and i1 %p_Result_9940, i1 %xor_ln416_1070"   --->   Operation 6900 'and' 'carry_2142' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 6901 [1/1] (0.00ns) (grouped into LUT with out node overflow_1116)   --->   "%deleted_zeros_1070 = select i1 %carry_2142, i1 %Range1_all_ones_1116, i1 %Range1_all_zeros_998"   --->   Operation 6901 'select' 'deleted_zeros_1070' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 6902 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1997)   --->   "%tmp_8679 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3327, i32"   --->   Operation 6902 'bitselect' 'tmp_8679' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 6903 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1997)   --->   "%xor_ln780_998 = xor i1 %tmp_8679, i1"   --->   Operation 6903 'xor' 'xor_ln780_998' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 6904 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1997)   --->   "%and_ln780_998 = and i1 %Range2_all_ones_1070, i1 %xor_ln780_998"   --->   Operation 6904 'and' 'and_ln780_998' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 6905 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1997)   --->   "%deleted_ones_1044 = select i1 %carry_2142, i1 %and_ln780_998, i1 %Range1_all_ones_1116"   --->   Operation 6905 'select' 'deleted_ones_1044' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 6906 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_998)   --->   "%and_ln781_998 = and i1 %carry_2142, i1 %Range1_all_ones_1116"   --->   Operation 6906 'and' 'and_ln781_998' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 6907 [1/1] (0.00ns) (grouped into LUT with out node overflow_1116)   --->   "%xor_ln785_2115 = xor i1 %deleted_zeros_1070, i1"   --->   Operation 6907 'xor' 'xor_ln785_2115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 6908 [1/1] (0.00ns) (grouped into LUT with out node overflow_1116)   --->   "%or_ln785_1069 = or i1 %p_Result_9941, i1 %xor_ln785_2115"   --->   Operation 6908 'or' 'or_ln785_1069' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 6909 [1/1] (0.00ns) (grouped into LUT with out node overflow_1116)   --->   "%xor_ln785_2116 = xor i1 %p_Result_9938, i1"   --->   Operation 6909 'xor' 'xor_ln785_2116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 6910 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1116 = and i1 %or_ln785_1069, i1 %xor_ln785_2116"   --->   Operation 6910 'and' 'overflow_1116' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 6911 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1997 = and i1 %p_Result_9941, i1 %deleted_ones_1044"   --->   Operation 6911 'and' 'and_ln786_1997' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 6912 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_998)   --->   "%or_ln786_998 = or i1 %and_ln781_998, i1 %and_ln786_1997"   --->   Operation 6912 'or' 'or_ln786_998' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 6913 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_998)   --->   "%xor_ln786_998 = xor i1 %or_ln786_998, i1"   --->   Operation 6913 'xor' 'xor_ln786_998' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 6914 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_998)   --->   "%underflow_998 = and i1 %p_Result_9938, i1 %xor_ln786_998"   --->   Operation 6914 'and' 'underflow_998' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 6915 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_1044)   --->   "%select_ln384_1908 = select i1 %overflow_1116, i16, i16"   --->   Operation 6915 'select' 'select_ln384_1908' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 6916 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_998 = or i1 %overflow_1116, i1 %underflow_998"   --->   Operation 6916 'or' 'or_ln384_998' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 6917 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_1044 = select i1 %or_ln384_998, i16 %select_ln384_1908, i16 %p_Val2_3329"   --->   Operation 6917 'select' 'select_ln384_1044' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 6918 [1/1] (0.00ns)   --->   "%output_addr_136 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6918 'getelementptr' 'output_addr_136' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 6919 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_1044, i7 %output_addr_136"   --->   Operation 6919 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_41 : Operation 6920 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3332)   --->   "%p_Val2_3331 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_3330, i32, i32"   --->   Operation 6920 'partselect' 'p_Val2_3331' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 6921 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3332)   --->   "%p_Result_9265 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3330, i32"   --->   Operation 6921 'bitselect' 'p_Result_9265' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 6922 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3332)   --->   "%p_Result_9943 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3330, i32"   --->   Operation 6922 'bitselect' 'p_Result_9943' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 6923 [1/1] (0.00ns) (grouped into LUT with out node carry_2144)   --->   "%p_Result_9944 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3330, i32"   --->   Operation 6923 'bitselect' 'p_Result_9944' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 6924 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3332)   --->   "%or_ln412_1143 = or i1 %p_Result_9265, i1 %r_1071"   --->   Operation 6924 'or' 'or_ln412_1143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 6925 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3332)   --->   "%and_ln412_1143 = and i1 %or_ln412_1143, i1 %p_Result_9943"   --->   Operation 6925 'and' 'and_ln412_1143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 6926 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3332)   --->   "%zext_ln415_1143 = zext i1 %and_ln412_1143"   --->   Operation 6926 'zext' 'zext_ln415_1143' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 6927 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3332 = add i16 %zext_ln415_1143, i16 %p_Val2_3331"   --->   Operation 6927 'add' 'p_Val2_3332' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 6928 [1/1] (0.00ns)   --->   "%p_Result_9945 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3332, i32"   --->   Operation 6928 'bitselect' 'p_Result_9945' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 6929 [1/1] (0.00ns) (grouped into LUT with out node carry_2144)   --->   "%xor_ln416_1071 = xor i1 %p_Result_9945, i1"   --->   Operation 6929 'xor' 'xor_ln416_1071' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 6930 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2144 = and i1 %p_Result_9944, i1 %xor_ln416_1071"   --->   Operation 6930 'and' 'carry_2144' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 6931 [1/1] (0.00ns) (grouped into LUT with out node overflow_1117)   --->   "%deleted_zeros_1071 = select i1 %carry_2144, i1 %Range1_all_ones_1117, i1 %Range1_all_zeros_999"   --->   Operation 6931 'select' 'deleted_zeros_1071' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 6932 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1999)   --->   "%tmp_8685 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3330, i32"   --->   Operation 6932 'bitselect' 'tmp_8685' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 6933 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1999)   --->   "%xor_ln780_999 = xor i1 %tmp_8685, i1"   --->   Operation 6933 'xor' 'xor_ln780_999' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 6934 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1999)   --->   "%and_ln780_999 = and i1 %Range2_all_ones_1071, i1 %xor_ln780_999"   --->   Operation 6934 'and' 'and_ln780_999' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 6935 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1999)   --->   "%deleted_ones_1045 = select i1 %carry_2144, i1 %and_ln780_999, i1 %Range1_all_ones_1117"   --->   Operation 6935 'select' 'deleted_ones_1045' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 6936 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_999)   --->   "%and_ln781_999 = and i1 %carry_2144, i1 %Range1_all_ones_1117"   --->   Operation 6936 'and' 'and_ln781_999' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 6937 [1/1] (0.00ns) (grouped into LUT with out node overflow_1117)   --->   "%xor_ln785_2117 = xor i1 %deleted_zeros_1071, i1"   --->   Operation 6937 'xor' 'xor_ln785_2117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 6938 [1/1] (0.00ns) (grouped into LUT with out node overflow_1117)   --->   "%or_ln785_1070 = or i1 %p_Result_9945, i1 %xor_ln785_2117"   --->   Operation 6938 'or' 'or_ln785_1070' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 6939 [1/1] (0.00ns) (grouped into LUT with out node overflow_1117)   --->   "%xor_ln785_2118 = xor i1 %p_Result_9942, i1"   --->   Operation 6939 'xor' 'xor_ln785_2118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 6940 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1117 = and i1 %or_ln785_1070, i1 %xor_ln785_2118"   --->   Operation 6940 'and' 'overflow_1117' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 6941 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_1999 = and i1 %p_Result_9945, i1 %deleted_ones_1045"   --->   Operation 6941 'and' 'and_ln786_1999' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 6942 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_999)   --->   "%or_ln786_999 = or i1 %and_ln781_999, i1 %and_ln786_1999"   --->   Operation 6942 'or' 'or_ln786_999' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 6943 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_999)   --->   "%xor_ln786_999 = xor i1 %or_ln786_999, i1"   --->   Operation 6943 'xor' 'xor_ln786_999' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 6944 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_999)   --->   "%underflow_999 = and i1 %p_Result_9942, i1 %xor_ln786_999"   --->   Operation 6944 'and' 'underflow_999' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 6945 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_1045)   --->   "%select_ln384_1909 = select i1 %overflow_1117, i16, i16"   --->   Operation 6945 'select' 'select_ln384_1909' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 6946 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_999 = or i1 %overflow_1117, i1 %underflow_999"   --->   Operation 6946 'or' 'or_ln384_999' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 6947 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_1045 = select i1 %or_ln384_999, i16 %select_ln384_1909, i16 %p_Val2_3332"   --->   Operation 6947 'select' 'select_ln384_1045' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 6948 [1/1] (0.00ns)   --->   "%output_addr_137 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 6948 'getelementptr' 'output_addr_137' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 6949 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_1045, i7 %output_addr_137"   --->   Operation 6949 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_41 : Operation 6950 [1/1] (0.00ns)   --->   "%sext_ln1118_232 = sext i16 %masked_kernel_V_68"   --->   Operation 6950 'sext' 'sext_ln1118_232' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 6951 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3333 = mul i27 %zext_ln1116_22, i27 %sext_ln1118_232"   --->   Operation 6951 'mul' 'p_Val2_3333' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 6952 [1/1] (0.00ns)   --->   "%p_Result_9946 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3333, i32"   --->   Operation 6952 'bitselect' 'p_Result_9946' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 6953 [1/1] (0.00ns)   --->   "%trunc_ln718_1072 = trunc i27 %p_Val2_3333"   --->   Operation 6953 'trunc' 'trunc_ln718_1072' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 6954 [1/1] (0.63ns)   --->   "%r_1072 = icmp_ne  i5 %trunc_ln718_1072, i5"   --->   Operation 6954 'icmp' 'r_1072' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 6955 [1/1] (0.00ns)   --->   "%tmp_2169 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_3333, i32, i32"   --->   Operation 6955 'partselect' 'tmp_2169' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 6956 [1/1] (0.65ns)   --->   "%Range2_all_ones_1072 = icmp_eq  i4 %tmp_2169, i4"   --->   Operation 6956 'icmp' 'Range2_all_ones_1072' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 6957 [1/1] (0.00ns)   --->   "%tmp_2170 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_3333, i32, i32"   --->   Operation 6957 'partselect' 'tmp_2170' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 6958 [1/1] (0.63ns)   --->   "%Range1_all_ones_1118 = icmp_eq  i5 %tmp_2170, i5"   --->   Operation 6958 'icmp' 'Range1_all_ones_1118' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 6959 [1/1] (0.63ns)   --->   "%Range1_all_zeros_1000 = icmp_eq  i5 %tmp_2170, i5"   --->   Operation 6959 'icmp' 'Range1_all_zeros_1000' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 6960 [1/2] (1.15ns)   --->   "%inv_table_load_23 = load i10 %inv_table_addr_23"   --->   Operation 6960 'load' 'inv_table_load_23' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 1024> <ROM>
ST_41 : Operation 6961 [1/1] (0.00ns)   --->   "%zext_ln1116_23 = zext i11 %inv_table_load_23"   --->   Operation 6961 'zext' 'zext_ln1116_23' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 6962 [1/1] (0.00ns)   --->   "%sext_ln1118_236 = sext i16 %masked_kernel_V_95"   --->   Operation 6962 'sext' 'sext_ln1118_236' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 6963 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3350 = mul i27 %zext_ln1116_23, i27 %sext_ln1118_236"   --->   Operation 6963 'mul' 'p_Val2_3350' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 6964 [1/1] (0.00ns)   --->   "%p_Result_9966 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3350, i32"   --->   Operation 6964 'bitselect' 'p_Result_9966' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 6965 [1/1] (0.00ns)   --->   "%trunc_ln718_1076 = trunc i27 %p_Val2_3350"   --->   Operation 6965 'trunc' 'trunc_ln718_1076' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 6966 [1/1] (0.63ns)   --->   "%r_1076 = icmp_ne  i5 %trunc_ln718_1076, i5"   --->   Operation 6966 'icmp' 'r_1076' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 6967 [1/1] (0.00ns)   --->   "%tmp_2177 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_3350, i32, i32"   --->   Operation 6967 'partselect' 'tmp_2177' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 6968 [1/1] (0.65ns)   --->   "%Range2_all_ones_1076 = icmp_eq  i4 %tmp_2177, i4"   --->   Operation 6968 'icmp' 'Range2_all_ones_1076' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 6969 [1/1] (0.00ns)   --->   "%tmp_2178 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_3350, i32, i32"   --->   Operation 6969 'partselect' 'tmp_2178' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 6970 [1/1] (0.63ns)   --->   "%Range1_all_ones_1124 = icmp_eq  i5 %tmp_2178, i5"   --->   Operation 6970 'icmp' 'Range1_all_ones_1124' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 6971 [1/1] (0.63ns)   --->   "%Range1_all_zeros_1004 = icmp_eq  i5 %tmp_2178, i5"   --->   Operation 6971 'icmp' 'Range1_all_zeros_1004' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.18>
ST_42 : Operation 6972 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3335)   --->   "%p_Val2_3334 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_3333, i32, i32"   --->   Operation 6972 'partselect' 'p_Val2_3334' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 6973 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3335)   --->   "%p_Result_9270 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3333, i32"   --->   Operation 6973 'bitselect' 'p_Result_9270' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 6974 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3335)   --->   "%p_Result_9947 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3333, i32"   --->   Operation 6974 'bitselect' 'p_Result_9947' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 6975 [1/1] (0.00ns) (grouped into LUT with out node carry_2146)   --->   "%p_Result_9948 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3333, i32"   --->   Operation 6975 'bitselect' 'p_Result_9948' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 6976 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3335)   --->   "%or_ln412_1144 = or i1 %p_Result_9270, i1 %r_1072"   --->   Operation 6976 'or' 'or_ln412_1144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 6977 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3335)   --->   "%and_ln412_1144 = and i1 %or_ln412_1144, i1 %p_Result_9947"   --->   Operation 6977 'and' 'and_ln412_1144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 6978 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3335)   --->   "%zext_ln415_1144 = zext i1 %and_ln412_1144"   --->   Operation 6978 'zext' 'zext_ln415_1144' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 6979 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3335 = add i16 %zext_ln415_1144, i16 %p_Val2_3334"   --->   Operation 6979 'add' 'p_Val2_3335' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 6980 [1/1] (0.00ns)   --->   "%p_Result_9949 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3335, i32"   --->   Operation 6980 'bitselect' 'p_Result_9949' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 6981 [1/1] (0.00ns) (grouped into LUT with out node carry_2146)   --->   "%xor_ln416_1072 = xor i1 %p_Result_9949, i1"   --->   Operation 6981 'xor' 'xor_ln416_1072' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 6982 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2146 = and i1 %p_Result_9948, i1 %xor_ln416_1072"   --->   Operation 6982 'and' 'carry_2146' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 6983 [1/1] (0.00ns) (grouped into LUT with out node overflow_1118)   --->   "%deleted_zeros_1072 = select i1 %carry_2146, i1 %Range1_all_ones_1118, i1 %Range1_all_zeros_1000"   --->   Operation 6983 'select' 'deleted_zeros_1072' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 6984 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2001)   --->   "%tmp_8691 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3333, i32"   --->   Operation 6984 'bitselect' 'tmp_8691' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 6985 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2001)   --->   "%xor_ln780_1000 = xor i1 %tmp_8691, i1"   --->   Operation 6985 'xor' 'xor_ln780_1000' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 6986 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2001)   --->   "%and_ln780_1000 = and i1 %Range2_all_ones_1072, i1 %xor_ln780_1000"   --->   Operation 6986 'and' 'and_ln780_1000' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 6987 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2001)   --->   "%deleted_ones_1046 = select i1 %carry_2146, i1 %and_ln780_1000, i1 %Range1_all_ones_1118"   --->   Operation 6987 'select' 'deleted_ones_1046' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 6988 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1000)   --->   "%and_ln781_1000 = and i1 %carry_2146, i1 %Range1_all_ones_1118"   --->   Operation 6988 'and' 'and_ln781_1000' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 6989 [1/1] (0.00ns) (grouped into LUT with out node overflow_1118)   --->   "%xor_ln785_2119 = xor i1 %deleted_zeros_1072, i1"   --->   Operation 6989 'xor' 'xor_ln785_2119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 6990 [1/1] (0.00ns) (grouped into LUT with out node overflow_1118)   --->   "%or_ln785_1071 = or i1 %p_Result_9949, i1 %xor_ln785_2119"   --->   Operation 6990 'or' 'or_ln785_1071' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 6991 [1/1] (0.00ns) (grouped into LUT with out node overflow_1118)   --->   "%xor_ln785_2120 = xor i1 %p_Result_9946, i1"   --->   Operation 6991 'xor' 'xor_ln785_2120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 6992 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1118 = and i1 %or_ln785_1071, i1 %xor_ln785_2120"   --->   Operation 6992 'and' 'overflow_1118' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 6993 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_2001 = and i1 %p_Result_9949, i1 %deleted_ones_1046"   --->   Operation 6993 'and' 'and_ln786_2001' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 6994 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1000)   --->   "%or_ln786_1000 = or i1 %and_ln781_1000, i1 %and_ln786_2001"   --->   Operation 6994 'or' 'or_ln786_1000' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 6995 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1000)   --->   "%xor_ln786_1000 = xor i1 %or_ln786_1000, i1"   --->   Operation 6995 'xor' 'xor_ln786_1000' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 6996 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1000)   --->   "%underflow_1000 = and i1 %p_Result_9946, i1 %xor_ln786_1000"   --->   Operation 6996 'and' 'underflow_1000' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 6997 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_1046)   --->   "%select_ln384_1910 = select i1 %overflow_1118, i16, i16"   --->   Operation 6997 'select' 'select_ln384_1910' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 6998 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_1000 = or i1 %overflow_1118, i1 %underflow_1000"   --->   Operation 6998 'or' 'or_ln384_1000' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 6999 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_1046 = select i1 %or_ln384_1000, i16 %select_ln384_1910, i16 %p_Val2_3335"   --->   Operation 6999 'select' 'select_ln384_1046' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 7000 [1/1] (0.00ns)   --->   "%output_addr_138 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 7000 'getelementptr' 'output_addr_138' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 7001 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_1046, i7 %output_addr_138"   --->   Operation 7001 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_42 : Operation 7002 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3352)   --->   "%p_Val2_3351 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_3350, i32, i32"   --->   Operation 7002 'partselect' 'p_Val2_3351' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 7003 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3352)   --->   "%p_Result_9294 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3350, i32"   --->   Operation 7003 'bitselect' 'p_Result_9294' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 7004 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3352)   --->   "%p_Result_9967 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3350, i32"   --->   Operation 7004 'bitselect' 'p_Result_9967' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 7005 [1/1] (0.00ns) (grouped into LUT with out node carry_2154)   --->   "%p_Result_9968 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3350, i32"   --->   Operation 7005 'bitselect' 'p_Result_9968' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 7006 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3352)   --->   "%or_ln412_1148 = or i1 %p_Result_9294, i1 %r_1076"   --->   Operation 7006 'or' 'or_ln412_1148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7007 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3352)   --->   "%and_ln412_1148 = and i1 %or_ln412_1148, i1 %p_Result_9967"   --->   Operation 7007 'and' 'and_ln412_1148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7008 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3352)   --->   "%zext_ln415_1148 = zext i1 %and_ln412_1148"   --->   Operation 7008 'zext' 'zext_ln415_1148' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 7009 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3352 = add i16 %zext_ln415_1148, i16 %p_Val2_3351"   --->   Operation 7009 'add' 'p_Val2_3352' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7010 [1/1] (0.00ns)   --->   "%p_Result_9969 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3352, i32"   --->   Operation 7010 'bitselect' 'p_Result_9969' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 7011 [1/1] (0.00ns) (grouped into LUT with out node carry_2154)   --->   "%xor_ln416_1076 = xor i1 %p_Result_9969, i1"   --->   Operation 7011 'xor' 'xor_ln416_1076' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7012 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2154 = and i1 %p_Result_9968, i1 %xor_ln416_1076"   --->   Operation 7012 'and' 'carry_2154' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7013 [1/1] (0.00ns) (grouped into LUT with out node overflow_1124)   --->   "%deleted_zeros_1076 = select i1 %carry_2154, i1 %Range1_all_ones_1124, i1 %Range1_all_zeros_1004"   --->   Operation 7013 'select' 'deleted_zeros_1076' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 7014 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2009)   --->   "%tmp_8722 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3350, i32"   --->   Operation 7014 'bitselect' 'tmp_8722' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 7015 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2009)   --->   "%xor_ln780_1004 = xor i1 %tmp_8722, i1"   --->   Operation 7015 'xor' 'xor_ln780_1004' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7016 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2009)   --->   "%and_ln780_1004 = and i1 %Range2_all_ones_1076, i1 %xor_ln780_1004"   --->   Operation 7016 'and' 'and_ln780_1004' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7017 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2009)   --->   "%deleted_ones_1052 = select i1 %carry_2154, i1 %and_ln780_1004, i1 %Range1_all_ones_1124"   --->   Operation 7017 'select' 'deleted_ones_1052' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 7018 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1004)   --->   "%and_ln781_1004 = and i1 %carry_2154, i1 %Range1_all_ones_1124"   --->   Operation 7018 'and' 'and_ln781_1004' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7019 [1/1] (0.00ns) (grouped into LUT with out node overflow_1124)   --->   "%xor_ln785_2129 = xor i1 %deleted_zeros_1076, i1"   --->   Operation 7019 'xor' 'xor_ln785_2129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7020 [1/1] (0.00ns) (grouped into LUT with out node overflow_1124)   --->   "%or_ln785_1075 = or i1 %p_Result_9969, i1 %xor_ln785_2129"   --->   Operation 7020 'or' 'or_ln785_1075' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7021 [1/1] (0.00ns) (grouped into LUT with out node overflow_1124)   --->   "%xor_ln785_2130 = xor i1 %p_Result_9966, i1"   --->   Operation 7021 'xor' 'xor_ln785_2130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7022 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1124 = and i1 %or_ln785_1075, i1 %xor_ln785_2130"   --->   Operation 7022 'and' 'overflow_1124' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7023 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_2009 = and i1 %p_Result_9969, i1 %deleted_ones_1052"   --->   Operation 7023 'and' 'and_ln786_2009' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7024 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1004)   --->   "%or_ln786_1004 = or i1 %and_ln781_1004, i1 %and_ln786_2009"   --->   Operation 7024 'or' 'or_ln786_1004' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7025 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1004)   --->   "%xor_ln786_1004 = xor i1 %or_ln786_1004, i1"   --->   Operation 7025 'xor' 'xor_ln786_1004' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7026 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1004)   --->   "%underflow_1004 = and i1 %p_Result_9966, i1 %xor_ln786_1004"   --->   Operation 7026 'and' 'underflow_1004' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7027 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_1052)   --->   "%select_ln384_1916 = select i1 %overflow_1124, i16, i16"   --->   Operation 7027 'select' 'select_ln384_1916' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 7028 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_1004 = or i1 %overflow_1124, i1 %underflow_1004"   --->   Operation 7028 'or' 'or_ln384_1004' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7029 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_1052 = select i1 %or_ln384_1004, i16 %select_ln384_1916, i16 %p_Val2_3352"   --->   Operation 7029 'select' 'select_ln384_1052' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 7030 [1/1] (0.00ns)   --->   "%output_addr_139 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 7030 'getelementptr' 'output_addr_139' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 7031 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_1052, i7 %output_addr_139"   --->   Operation 7031 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_42 : Operation 7032 [1/1] (0.00ns)   --->   "%sext_ln1118_237 = sext i16 %masked_kernel_V_70"   --->   Operation 7032 'sext' 'sext_ln1118_237' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 7033 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3353 = mul i27 %zext_ln1116_23, i27 %sext_ln1118_237"   --->   Operation 7033 'mul' 'p_Val2_3353' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 7034 [1/1] (0.00ns)   --->   "%p_Result_9970 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3353, i32"   --->   Operation 7034 'bitselect' 'p_Result_9970' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 7035 [1/1] (0.00ns)   --->   "%trunc_ln718_1077 = trunc i27 %p_Val2_3353"   --->   Operation 7035 'trunc' 'trunc_ln718_1077' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 7036 [1/1] (0.63ns)   --->   "%r_1077 = icmp_ne  i5 %trunc_ln718_1077, i5"   --->   Operation 7036 'icmp' 'r_1077' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7037 [1/1] (0.00ns)   --->   "%tmp_2179 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_3353, i32, i32"   --->   Operation 7037 'partselect' 'tmp_2179' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 7038 [1/1] (0.65ns)   --->   "%Range2_all_ones_1077 = icmp_eq  i4 %tmp_2179, i4"   --->   Operation 7038 'icmp' 'Range2_all_ones_1077' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7039 [1/1] (0.00ns)   --->   "%tmp_2180 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_3353, i32, i32"   --->   Operation 7039 'partselect' 'tmp_2180' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 7040 [1/1] (0.63ns)   --->   "%Range1_all_ones_1125 = icmp_eq  i5 %tmp_2180, i5"   --->   Operation 7040 'icmp' 'Range1_all_ones_1125' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7041 [1/1] (0.63ns)   --->   "%Range1_all_zeros_1005 = icmp_eq  i5 %tmp_2180, i5"   --->   Operation 7041 'icmp' 'Range1_all_zeros_1005' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7042 [1/1] (0.00ns)   --->   "%sext_ln1118_238 = sext i16 %masked_kernel_V_71"   --->   Operation 7042 'sext' 'sext_ln1118_238' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 7043 [1/1] (2.53ns) (root node of the DSP)   --->   "%p_Val2_3356 = mul i27 %zext_ln1116_23, i27 %sext_ln1118_238"   --->   Operation 7043 'mul' 'p_Val2_3356' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 7044 [1/1] (0.00ns)   --->   "%p_Result_9974 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3356, i32"   --->   Operation 7044 'bitselect' 'p_Result_9974' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 7045 [1/1] (0.00ns)   --->   "%trunc_ln718_1078 = trunc i27 %p_Val2_3356"   --->   Operation 7045 'trunc' 'trunc_ln718_1078' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 7046 [1/1] (0.63ns)   --->   "%r_1078 = icmp_ne  i5 %trunc_ln718_1078, i5"   --->   Operation 7046 'icmp' 'r_1078' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7047 [1/1] (0.00ns)   --->   "%tmp_2181 = partselect i4 @_ssdm_op_PartSelect.i4.i27.i32.i32, i27 %p_Val2_3356, i32, i32"   --->   Operation 7047 'partselect' 'tmp_2181' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 7048 [1/1] (0.65ns)   --->   "%Range2_all_ones_1078 = icmp_eq  i4 %tmp_2181, i4"   --->   Operation 7048 'icmp' 'Range2_all_ones_1078' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7049 [1/1] (0.00ns)   --->   "%tmp_2182 = partselect i5 @_ssdm_op_PartSelect.i5.i27.i32.i32, i27 %p_Val2_3356, i32, i32"   --->   Operation 7049 'partselect' 'tmp_2182' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 7050 [1/1] (0.63ns)   --->   "%Range1_all_ones_1126 = icmp_eq  i5 %tmp_2182, i5"   --->   Operation 7050 'icmp' 'Range1_all_ones_1126' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 7051 [1/1] (0.63ns)   --->   "%Range1_all_zeros_1006 = icmp_eq  i5 %tmp_2182, i5"   --->   Operation 7051 'icmp' 'Range1_all_zeros_1006' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 2.70>
ST_43 : Operation 7052 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %padding_mask, void @empty, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 7052 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 7053 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3355)   --->   "%p_Val2_3354 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_3353, i32, i32"   --->   Operation 7053 'partselect' 'p_Val2_3354' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 7054 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3355)   --->   "%p_Result_9299 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3353, i32"   --->   Operation 7054 'bitselect' 'p_Result_9299' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 7055 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3355)   --->   "%p_Result_9971 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3353, i32"   --->   Operation 7055 'bitselect' 'p_Result_9971' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 7056 [1/1] (0.00ns) (grouped into LUT with out node carry_2156)   --->   "%p_Result_9972 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3353, i32"   --->   Operation 7056 'bitselect' 'p_Result_9972' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 7057 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3355)   --->   "%or_ln412_1149 = or i1 %p_Result_9299, i1 %r_1077"   --->   Operation 7057 'or' 'or_ln412_1149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7058 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3355)   --->   "%and_ln412_1149 = and i1 %or_ln412_1149, i1 %p_Result_9971"   --->   Operation 7058 'and' 'and_ln412_1149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7059 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3355)   --->   "%zext_ln415_1149 = zext i1 %and_ln412_1149"   --->   Operation 7059 'zext' 'zext_ln415_1149' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 7060 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3355 = add i16 %zext_ln415_1149, i16 %p_Val2_3354"   --->   Operation 7060 'add' 'p_Val2_3355' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7061 [1/1] (0.00ns)   --->   "%p_Result_9973 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3355, i32"   --->   Operation 7061 'bitselect' 'p_Result_9973' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 7062 [1/1] (0.00ns) (grouped into LUT with out node carry_2156)   --->   "%xor_ln416_1077 = xor i1 %p_Result_9973, i1"   --->   Operation 7062 'xor' 'xor_ln416_1077' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7063 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2156 = and i1 %p_Result_9972, i1 %xor_ln416_1077"   --->   Operation 7063 'and' 'carry_2156' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7064 [1/1] (0.00ns) (grouped into LUT with out node overflow_1125)   --->   "%deleted_zeros_1077 = select i1 %carry_2156, i1 %Range1_all_ones_1125, i1 %Range1_all_zeros_1005"   --->   Operation 7064 'select' 'deleted_zeros_1077' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 7065 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2011)   --->   "%tmp_8728 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3353, i32"   --->   Operation 7065 'bitselect' 'tmp_8728' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 7066 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2011)   --->   "%xor_ln780_1005 = xor i1 %tmp_8728, i1"   --->   Operation 7066 'xor' 'xor_ln780_1005' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7067 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2011)   --->   "%and_ln780_1005 = and i1 %Range2_all_ones_1077, i1 %xor_ln780_1005"   --->   Operation 7067 'and' 'and_ln780_1005' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7068 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2011)   --->   "%deleted_ones_1053 = select i1 %carry_2156, i1 %and_ln780_1005, i1 %Range1_all_ones_1125"   --->   Operation 7068 'select' 'deleted_ones_1053' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 7069 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1005)   --->   "%and_ln781_1005 = and i1 %carry_2156, i1 %Range1_all_ones_1125"   --->   Operation 7069 'and' 'and_ln781_1005' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7070 [1/1] (0.00ns) (grouped into LUT with out node overflow_1125)   --->   "%xor_ln785_2131 = xor i1 %deleted_zeros_1077, i1"   --->   Operation 7070 'xor' 'xor_ln785_2131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7071 [1/1] (0.00ns) (grouped into LUT with out node overflow_1125)   --->   "%or_ln785_1076 = or i1 %p_Result_9973, i1 %xor_ln785_2131"   --->   Operation 7071 'or' 'or_ln785_1076' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7072 [1/1] (0.00ns) (grouped into LUT with out node overflow_1125)   --->   "%xor_ln785_2132 = xor i1 %p_Result_9970, i1"   --->   Operation 7072 'xor' 'xor_ln785_2132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7073 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1125 = and i1 %or_ln785_1076, i1 %xor_ln785_2132"   --->   Operation 7073 'and' 'overflow_1125' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7074 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_2011 = and i1 %p_Result_9973, i1 %deleted_ones_1053"   --->   Operation 7074 'and' 'and_ln786_2011' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7075 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1005)   --->   "%or_ln786_1005 = or i1 %and_ln781_1005, i1 %and_ln786_2011"   --->   Operation 7075 'or' 'or_ln786_1005' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7076 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1005)   --->   "%xor_ln786_1005 = xor i1 %or_ln786_1005, i1"   --->   Operation 7076 'xor' 'xor_ln786_1005' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7077 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1005)   --->   "%underflow_1005 = and i1 %p_Result_9970, i1 %xor_ln786_1005"   --->   Operation 7077 'and' 'underflow_1005' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7078 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_1053)   --->   "%select_ln384_1917 = select i1 %overflow_1125, i16, i16"   --->   Operation 7078 'select' 'select_ln384_1917' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 7079 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_1005 = or i1 %overflow_1125, i1 %underflow_1005"   --->   Operation 7079 'or' 'or_ln384_1005' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7080 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_1053 = select i1 %or_ln384_1005, i16 %select_ln384_1917, i16 %p_Val2_3355"   --->   Operation 7080 'select' 'select_ln384_1053' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 7081 [1/1] (0.00ns)   --->   "%output_addr_140 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 7081 'getelementptr' 'output_addr_140' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 7082 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_1053, i7 %output_addr_140"   --->   Operation 7082 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_43 : Operation 7083 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3358)   --->   "%p_Val2_3357 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %p_Val2_3356, i32, i32"   --->   Operation 7083 'partselect' 'p_Val2_3357' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 7084 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3358)   --->   "%p_Result_9304 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3356, i32"   --->   Operation 7084 'bitselect' 'p_Result_9304' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 7085 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3358)   --->   "%p_Result_9975 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3356, i32"   --->   Operation 7085 'bitselect' 'p_Result_9975' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 7086 [1/1] (0.00ns) (grouped into LUT with out node carry_2158)   --->   "%p_Result_9976 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3356, i32"   --->   Operation 7086 'bitselect' 'p_Result_9976' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 7087 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3358)   --->   "%or_ln412_1150 = or i1 %p_Result_9304, i1 %r_1078"   --->   Operation 7087 'or' 'or_ln412_1150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7088 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3358)   --->   "%and_ln412_1150 = and i1 %or_ln412_1150, i1 %p_Result_9975"   --->   Operation 7088 'and' 'and_ln412_1150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7089 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3358)   --->   "%zext_ln415_1150 = zext i1 %and_ln412_1150"   --->   Operation 7089 'zext' 'zext_ln415_1150' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 7090 [1/1] (0.78ns) (out node of the LUT)   --->   "%p_Val2_3358 = add i16 %zext_ln415_1150, i16 %p_Val2_3357"   --->   Operation 7090 'add' 'p_Val2_3358' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7091 [1/1] (0.00ns)   --->   "%p_Result_9977 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3358, i32"   --->   Operation 7091 'bitselect' 'p_Result_9977' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 7092 [1/1] (0.00ns) (grouped into LUT with out node carry_2158)   --->   "%xor_ln416_1078 = xor i1 %p_Result_9977, i1"   --->   Operation 7092 'xor' 'xor_ln416_1078' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7093 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_2158 = and i1 %p_Result_9976, i1 %xor_ln416_1078"   --->   Operation 7093 'and' 'carry_2158' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7094 [1/1] (0.00ns) (grouped into LUT with out node overflow_1126)   --->   "%deleted_zeros_1078 = select i1 %carry_2158, i1 %Range1_all_ones_1126, i1 %Range1_all_zeros_1006"   --->   Operation 7094 'select' 'deleted_zeros_1078' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 7095 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2013)   --->   "%tmp_8734 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %p_Val2_3356, i32"   --->   Operation 7095 'bitselect' 'tmp_8734' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 7096 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2013)   --->   "%xor_ln780_1006 = xor i1 %tmp_8734, i1"   --->   Operation 7096 'xor' 'xor_ln780_1006' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7097 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2013)   --->   "%and_ln780_1006 = and i1 %Range2_all_ones_1078, i1 %xor_ln780_1006"   --->   Operation 7097 'and' 'and_ln780_1006' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7098 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2013)   --->   "%deleted_ones_1054 = select i1 %carry_2158, i1 %and_ln780_1006, i1 %Range1_all_ones_1126"   --->   Operation 7098 'select' 'deleted_ones_1054' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 7099 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1006)   --->   "%and_ln781_1006 = and i1 %carry_2158, i1 %Range1_all_ones_1126"   --->   Operation 7099 'and' 'and_ln781_1006' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7100 [1/1] (0.00ns) (grouped into LUT with out node overflow_1126)   --->   "%xor_ln785_2133 = xor i1 %deleted_zeros_1078, i1"   --->   Operation 7100 'xor' 'xor_ln785_2133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7101 [1/1] (0.00ns) (grouped into LUT with out node overflow_1126)   --->   "%or_ln785_1077 = or i1 %p_Result_9977, i1 %xor_ln785_2133"   --->   Operation 7101 'or' 'or_ln785_1077' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7102 [1/1] (0.00ns) (grouped into LUT with out node overflow_1126)   --->   "%xor_ln785_2134 = xor i1 %p_Result_9974, i1"   --->   Operation 7102 'xor' 'xor_ln785_2134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7103 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_1126 = and i1 %or_ln785_1077, i1 %xor_ln785_2134"   --->   Operation 7103 'and' 'overflow_1126' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7104 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_2013 = and i1 %p_Result_9977, i1 %deleted_ones_1054"   --->   Operation 7104 'and' 'and_ln786_2013' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7105 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1006)   --->   "%or_ln786_1006 = or i1 %and_ln781_1006, i1 %and_ln786_2013"   --->   Operation 7105 'or' 'or_ln786_1006' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7106 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1006)   --->   "%xor_ln786_1006 = xor i1 %or_ln786_1006, i1"   --->   Operation 7106 'xor' 'xor_ln786_1006' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7107 [1/1] (0.00ns) (grouped into LUT with out node or_ln384_1006)   --->   "%underflow_1006 = and i1 %p_Result_9974, i1 %xor_ln786_1006"   --->   Operation 7107 'and' 'underflow_1006' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7108 [1/1] (0.00ns) (grouped into LUT with out node select_ln384_1054)   --->   "%select_ln384_1918 = select i1 %overflow_1126, i16, i16"   --->   Operation 7108 'select' 'select_ln384_1918' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 7109 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln384_1006 = or i1 %overflow_1126, i1 %underflow_1006"   --->   Operation 7109 'or' 'or_ln384_1006' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 7110 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln384_1054 = select i1 %or_ln384_1006, i16 %select_ln384_1918, i16 %p_Val2_3358"   --->   Operation 7110 'select' 'select_ln384_1054' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 7111 [1/1] (0.00ns)   --->   "%output_addr_141 = getelementptr i16 %output_r, i64, i64" [firmware/nnet_utils/nnet_hept.h:199]   --->   Operation 7111 'getelementptr' 'output_addr_141' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 7112 [1/1] (1.15ns)   --->   "%store_ln205 = store i16 %select_ln384_1054, i7 %output_addr_141"   --->   Operation 7112 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 72> <RAM>
ST_43 : Operation 7113 [1/1] (0.00ns)   --->   "%ret_ln204 = ret" [firmware/nnet_utils/nnet_hept.h:204]   --->   Operation 7113 'ret' 'ret_ln204' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.594ns
The critical path consists of the following:
	'getelementptr' operation ('kernel_addr', firmware/nnet_utils/nnet_hept.h:151) [7]  (0 ns)
	'load' operation ('kernel_load') on array 'kernel' [9]  (0.594 ns)

 <State 2>: 3.13ns
The critical path consists of the following:
	'load' operation ('kernel_load') on array 'kernel' [9]  (0.594 ns)
	'mul' operation of DSP[14] ('mul_ln1118') [14]  (2.53 ns)

 <State 3>: 3.24ns
The critical path consists of the following:
	'mul' operation of DSP[17] ('__Val2__') [17]  (2.53 ns)
	'icmp' operation ('r') [23]  (0.71 ns)

 <State 4>: 3.24ns
The critical path consists of the following:
	'mul' operation of DSP[118] ('__Val2__') [118]  (2.53 ns)
	'icmp' operation ('r') [124]  (0.71 ns)

 <State 5>: 4ns
The critical path consists of the following:
	'add' operation ('__Val2__') [129]  (0.785 ns)
	'xor' operation ('xor_ln416_937') [131]  (0 ns)
	'and' operation ('carry') [132]  (0.122 ns)
	'select' operation ('deleted_zeros') [138]  (0 ns)
	'xor' operation ('xor_ln785_1804') [144]  (0 ns)
	'or' operation ('or_ln785_936') [145]  (0 ns)
	'and' operation ('overflow') [147]  (0.278 ns)
	'or' operation ('or_ln384_865') [153]  (0.122 ns)
	'select' operation ('masked_kernel.V') [154]  (0.243 ns)
	'add' operation ('__Val2__') [159]  (0.785 ns)
	'select' operation ('select_ln340_72') [165]  (0.243 ns)
	'add' operation ('add_ln695') [172]  (0.755 ns)
	'select' operation ('select_ln850') [173]  (0 ns)
	'select' operation ('index') [174]  (0.342 ns)
	'select' operation ('index', firmware/nnet_utils/nnet_hept.h:194) [177]  (0.321 ns)

 <State 6>: 3.36ns
The critical path consists of the following:
	'add' operation ('__Val2__') [364]  (0.785 ns)
	'xor' operation ('xor_ln416_942') [366]  (0 ns)
	'and' operation ('carry') [367]  (0.122 ns)
	'select' operation ('deleted_zeros') [373]  (0 ns)
	'xor' operation ('xor_ln785_1815') [379]  (0 ns)
	'or' operation ('or_ln785_941') [380]  (0 ns)
	'and' operation ('overflow') [382]  (0.278 ns)
	'or' operation ('or_ln384_870') [388]  (0.122 ns)
	'select' operation ('masked_kernel.V') [389]  (0.243 ns)
	'add' operation ('__Val2__') [394]  (0.785 ns)
	'select' operation ('select_ln340_73') [400]  (0.243 ns)
	'add' operation ('__Val2__') [445]  (0.785 ns)

 <State 7>: 4.35ns
The critical path consists of the following:
	'load' operation ('inv_table_load') on array 'inv_table' [184]  (1.16 ns)
	'mul' operation of DSP[187] ('__Val2__') [187]  (2.53 ns)
	'icmp' operation ('Range2_all_ones') [203]  (0.656 ns)

 <State 8>: 4.35ns
The critical path consists of the following:
	'load' operation ('inv_table_load_1') on array 'inv_table' [472]  (1.16 ns)
	'mul' operation of DSP[475] ('__Val2__') [475]  (2.53 ns)
	'icmp' operation ('Range2_all_ones') [491]  (0.656 ns)

 <State 9>: 3.36ns
The critical path consists of the following:
	'add' operation ('__Val2__') [941]  (0.785 ns)
	'xor' operation ('xor_ln416_954') [943]  (0 ns)
	'and' operation ('carry') [944]  (0.122 ns)
	'select' operation ('deleted_zeros') [950]  (0 ns)
	'xor' operation ('xor_ln785_1843') [956]  (0 ns)
	'or' operation ('or_ln785_953') [957]  (0 ns)
	'and' operation ('overflow') [959]  (0.278 ns)
	'or' operation ('or_ln384_882') [965]  (0.122 ns)
	'select' operation ('masked_kernel.V') [966]  (0.243 ns)
	'add' operation ('__Val2__') [969]  (0.785 ns)
	'xor' operation ('xor_ln340_6') [975]  (0 ns)
	'select' operation ('select_ln340_77') [977]  (0.243 ns)
	'add' operation ('__Val2__') [1022]  (0.785 ns)

 <State 10>: 4.35ns
The critical path consists of the following:
	'load' operation ('inv_table_load_2') on array 'inv_table' [761]  (1.16 ns)
	'mul' operation of DSP[764] ('__Val2__') [764]  (2.53 ns)
	'icmp' operation ('Range2_all_ones') [780]  (0.656 ns)

 <State 11>: 4.35ns
The critical path consists of the following:
	'load' operation ('inv_table_load_3') on array 'inv_table' [1049]  (1.16 ns)
	'mul' operation of DSP[1052] ('__Val2__') [1052]  (2.53 ns)
	'icmp' operation ('Range2_all_ones') [1068]  (0.656 ns)

 <State 12>: 3.36ns
The critical path consists of the following:
	'add' operation ('__Val2__') [1517]  (0.785 ns)
	'xor' operation ('xor_ln416_966') [1519]  (0 ns)
	'and' operation ('carry') [1520]  (0.122 ns)
	'select' operation ('deleted_zeros') [1526]  (0 ns)
	'xor' operation ('xor_ln785_1871') [1532]  (0 ns)
	'or' operation ('or_ln785_965') [1533]  (0 ns)
	'and' operation ('overflow') [1535]  (0.278 ns)
	'or' operation ('or_ln384_894') [1541]  (0.122 ns)
	'select' operation ('masked_kernel.V') [1542]  (0.243 ns)
	'add' operation ('__Val2__') [1547]  (0.785 ns)
	'select' operation ('select_ln340_81') [1553]  (0.243 ns)
	'add' operation ('__Val2__') [1598]  (0.785 ns)

 <State 13>: 4.35ns
The critical path consists of the following:
	'load' operation ('inv_table_load_4') on array 'inv_table' [1337]  (1.16 ns)
	'mul' operation of DSP[1340] ('__Val2__') [1340]  (2.53 ns)
	'icmp' operation ('Range2_all_ones') [1356]  (0.656 ns)

 <State 14>: 4.35ns
The critical path consists of the following:
	'load' operation ('inv_table_load_5') on array 'inv_table' [1625]  (1.16 ns)
	'mul' operation of DSP[1628] ('__Val2__') [1628]  (2.53 ns)
	'icmp' operation ('Range2_all_ones') [1644]  (0.656 ns)

 <State 15>: 3.36ns
The critical path consists of the following:
	'add' operation ('__Val2__') [2104]  (0.785 ns)
	'xor' operation ('xor_ln416_978') [2106]  (0 ns)
	'and' operation ('carry') [2107]  (0.122 ns)
	'select' operation ('deleted_zeros') [2113]  (0 ns)
	'xor' operation ('xor_ln785_1899') [2119]  (0 ns)
	'or' operation ('or_ln785_977') [2120]  (0 ns)
	'and' operation ('overflow') [2122]  (0.278 ns)
	'or' operation ('or_ln384_906') [2128]  (0.122 ns)
	'select' operation ('masked_kernel.V') [2129]  (0.243 ns)
	'add' operation ('__Val2__') [2134]  (0.785 ns)
	'select' operation ('select_ln340_85') [2140]  (0.243 ns)
	'add' operation ('__Val2__') [2185]  (0.785 ns)

 <State 16>: 4.35ns
The critical path consists of the following:
	'load' operation ('inv_table_load_6') on array 'inv_table' [1923]  (1.16 ns)
	'mul' operation of DSP[1926] ('__Val2__') [1926]  (2.53 ns)
	'icmp' operation ('Range2_all_ones') [1942]  (0.656 ns)

 <State 17>: 4.35ns
The critical path consists of the following:
	'load' operation ('inv_table_load_7') on array 'inv_table' [2212]  (1.16 ns)
	'mul' operation of DSP[2215] ('__Val2__') [2215]  (2.53 ns)
	'icmp' operation ('Range2_all_ones') [2231]  (0.656 ns)

 <State 18>: 3.36ns
The critical path consists of the following:
	'add' operation ('__Val2__') [2681]  (0.785 ns)
	'xor' operation ('xor_ln416_990') [2683]  (0 ns)
	'and' operation ('carry') [2684]  (0.122 ns)
	'select' operation ('deleted_zeros') [2690]  (0 ns)
	'xor' operation ('xor_ln785_1927') [2696]  (0 ns)
	'or' operation ('or_ln785_989') [2697]  (0 ns)
	'and' operation ('overflow') [2699]  (0.278 ns)
	'or' operation ('or_ln384_918') [2705]  (0.122 ns)
	'select' operation ('masked_kernel.V') [2706]  (0.243 ns)
	'add' operation ('__Val2__') [2711]  (0.785 ns)
	'select' operation ('select_ln340_89') [2717]  (0.243 ns)
	'add' operation ('__Val2__') [2762]  (0.785 ns)

 <State 19>: 4.35ns
The critical path consists of the following:
	'load' operation ('inv_table_load_8') on array 'inv_table' [2501]  (1.16 ns)
	'mul' operation of DSP[2504] ('__Val2__') [2504]  (2.53 ns)
	'icmp' operation ('Range2_all_ones') [2520]  (0.656 ns)

 <State 20>: 4.35ns
The critical path consists of the following:
	'load' operation ('inv_table_load_9') on array 'inv_table' [2789]  (1.16 ns)
	'mul' operation of DSP[2792] ('__Val2__') [2792]  (2.53 ns)
	'icmp' operation ('Range2_all_ones') [2808]  (0.656 ns)

 <State 21>: 3.36ns
The critical path consists of the following:
	'add' operation ('__Val2__') [3257]  (0.785 ns)
	'xor' operation ('xor_ln416_1002') [3259]  (0 ns)
	'and' operation ('carry') [3260]  (0.122 ns)
	'select' operation ('deleted_zeros') [3266]  (0 ns)
	'xor' operation ('xor_ln785_1955') [3272]  (0 ns)
	'or' operation ('or_ln785_1001') [3273]  (0 ns)
	'and' operation ('overflow') [3275]  (0.278 ns)
	'or' operation ('or_ln384_930') [3281]  (0.122 ns)
	'select' operation ('masked_kernel.V') [3282]  (0.243 ns)
	'add' operation ('__Val2__') [3287]  (0.785 ns)
	'select' operation ('select_ln340_93') [3293]  (0.243 ns)
	'add' operation ('__Val2__') [3338]  (0.785 ns)

 <State 22>: 4.35ns
The critical path consists of the following:
	'load' operation ('inv_table_load_10') on array 'inv_table' [3077]  (1.16 ns)
	'mul' operation of DSP[3080] ('__Val2__') [3080]  (2.53 ns)
	'icmp' operation ('Range2_all_ones') [3096]  (0.656 ns)

 <State 23>: 4.35ns
The critical path consists of the following:
	'load' operation ('inv_table_load_11') on array 'inv_table' [3365]  (1.16 ns)
	'mul' operation of DSP[3368] ('__Val2__') [3368]  (2.53 ns)
	'icmp' operation ('Range2_all_ones') [3384]  (0.656 ns)

 <State 24>: 3.36ns
The critical path consists of the following:
	'add' operation ('__Val2__') [3844]  (0.785 ns)
	'xor' operation ('xor_ln416_1014') [3846]  (0 ns)
	'and' operation ('carry') [3847]  (0.122 ns)
	'select' operation ('deleted_zeros') [3853]  (0 ns)
	'xor' operation ('xor_ln785_1983') [3859]  (0 ns)
	'or' operation ('or_ln785_1013') [3860]  (0 ns)
	'and' operation ('overflow') [3862]  (0.278 ns)
	'or' operation ('or_ln384_942') [3868]  (0.122 ns)
	'select' operation ('masked_kernel.V') [3869]  (0.243 ns)
	'add' operation ('__Val2__') [3874]  (0.785 ns)
	'select' operation ('select_ln340_97') [3880]  (0.243 ns)
	'add' operation ('__Val2__') [3925]  (0.785 ns)

 <State 25>: 4.35ns
The critical path consists of the following:
	'load' operation ('inv_table_load_12') on array 'inv_table' [3663]  (1.16 ns)
	'mul' operation of DSP[3666] ('__Val2__') [3666]  (2.53 ns)
	'icmp' operation ('Range2_all_ones') [3682]  (0.656 ns)

 <State 26>: 4.35ns
The critical path consists of the following:
	'load' operation ('inv_table_load_13') on array 'inv_table' [3952]  (1.16 ns)
	'mul' operation of DSP[3955] ('__Val2__') [3955]  (2.53 ns)
	'icmp' operation ('Range2_all_ones') [3971]  (0.656 ns)

 <State 27>: 3.36ns
The critical path consists of the following:
	'add' operation ('__Val2__') [4421]  (0.785 ns)
	'xor' operation ('xor_ln416_1026') [4423]  (0 ns)
	'and' operation ('carry') [4424]  (0.122 ns)
	'select' operation ('deleted_zeros') [4430]  (0 ns)
	'xor' operation ('xor_ln785_2011') [4436]  (0 ns)
	'or' operation ('or_ln785_1025') [4437]  (0 ns)
	'and' operation ('overflow') [4439]  (0.278 ns)
	'or' operation ('or_ln384_954') [4445]  (0.122 ns)
	'select' operation ('masked_kernel.V') [4446]  (0.243 ns)
	'add' operation ('__Val2__') [4451]  (0.785 ns)
	'select' operation ('select_ln340_101') [4457]  (0.243 ns)
	'add' operation ('__Val2__') [4502]  (0.785 ns)

 <State 28>: 4.35ns
The critical path consists of the following:
	'load' operation ('inv_table_load_14') on array 'inv_table' [4241]  (1.16 ns)
	'mul' operation of DSP[4244] ('__Val2__') [4244]  (2.53 ns)
	'icmp' operation ('Range2_all_ones') [4260]  (0.656 ns)

 <State 29>: 4.35ns
The critical path consists of the following:
	'load' operation ('inv_table_load_15') on array 'inv_table' [4529]  (1.16 ns)
	'mul' operation of DSP[4532] ('__Val2__') [4532]  (2.53 ns)
	'icmp' operation ('Range2_all_ones') [4548]  (0.656 ns)

 <State 30>: 3.36ns
The critical path consists of the following:
	'add' operation ('__Val2__') [4997]  (0.785 ns)
	'xor' operation ('xor_ln416_1038') [4999]  (0 ns)
	'and' operation ('carry') [5000]  (0.122 ns)
	'select' operation ('deleted_zeros') [5006]  (0 ns)
	'xor' operation ('xor_ln785_2039') [5012]  (0 ns)
	'or' operation ('or_ln785_1037') [5013]  (0 ns)
	'and' operation ('overflow') [5015]  (0.278 ns)
	'or' operation ('or_ln384_966') [5021]  (0.122 ns)
	'select' operation ('masked_kernel.V') [5022]  (0.243 ns)
	'add' operation ('__Val2__') [5027]  (0.785 ns)
	'select' operation ('select_ln340_105') [5033]  (0.243 ns)
	'add' operation ('__Val2__') [5078]  (0.785 ns)

 <State 31>: 4.35ns
The critical path consists of the following:
	'load' operation ('inv_table_load_16') on array 'inv_table' [4817]  (1.16 ns)
	'mul' operation of DSP[4820] ('__Val2__') [4820]  (2.53 ns)
	'icmp' operation ('Range2_all_ones') [4836]  (0.656 ns)

 <State 32>: 4.35ns
The critical path consists of the following:
	'load' operation ('inv_table_load_17') on array 'inv_table' [5105]  (1.16 ns)
	'mul' operation of DSP[5108] ('__Val2__') [5108]  (2.53 ns)
	'icmp' operation ('Range2_all_ones') [5124]  (0.656 ns)

 <State 33>: 3.36ns
The critical path consists of the following:
	'add' operation ('__Val2__') [5584]  (0.785 ns)
	'xor' operation ('xor_ln416_1050') [5586]  (0 ns)
	'and' operation ('carry') [5587]  (0.122 ns)
	'select' operation ('deleted_zeros') [5593]  (0 ns)
	'xor' operation ('xor_ln785_2067') [5599]  (0 ns)
	'or' operation ('or_ln785_1049') [5600]  (0 ns)
	'and' operation ('overflow') [5602]  (0.278 ns)
	'or' operation ('or_ln384_978') [5608]  (0.122 ns)
	'select' operation ('masked_kernel.V') [5609]  (0.243 ns)
	'add' operation ('__Val2__') [5614]  (0.785 ns)
	'select' operation ('select_ln340_109') [5620]  (0.243 ns)
	'add' operation ('__Val2__') [5665]  (0.785 ns)

 <State 34>: 4.35ns
The critical path consists of the following:
	'load' operation ('inv_table_load_18') on array 'inv_table' [5403]  (1.16 ns)
	'mul' operation of DSP[5406] ('__Val2__') [5406]  (2.53 ns)
	'icmp' operation ('Range2_all_ones') [5422]  (0.656 ns)

 <State 35>: 4.35ns
The critical path consists of the following:
	'load' operation ('inv_table_load_19') on array 'inv_table' [5692]  (1.16 ns)
	'mul' operation of DSP[5695] ('__Val2__') [5695]  (2.53 ns)
	'icmp' operation ('Range2_all_ones') [5711]  (0.656 ns)

 <State 36>: 3.36ns
The critical path consists of the following:
	'add' operation ('__Val2__') [6161]  (0.785 ns)
	'xor' operation ('xor_ln416_1062') [6163]  (0 ns)
	'and' operation ('carry') [6164]  (0.122 ns)
	'select' operation ('deleted_zeros') [6170]  (0 ns)
	'xor' operation ('xor_ln785_2095') [6176]  (0 ns)
	'or' operation ('or_ln785_1061') [6177]  (0 ns)
	'and' operation ('overflow') [6179]  (0.278 ns)
	'or' operation ('or_ln384_990') [6185]  (0.122 ns)
	'select' operation ('masked_kernel.V') [6186]  (0.243 ns)
	'add' operation ('__Val2__') [6191]  (0.785 ns)
	'select' operation ('select_ln340_113') [6197]  (0.243 ns)
	'add' operation ('__Val2__') [6242]  (0.785 ns)

 <State 37>: 4.35ns
The critical path consists of the following:
	'load' operation ('inv_table_load_20') on array 'inv_table' [5981]  (1.16 ns)
	'mul' operation of DSP[5984] ('__Val2__') [5984]  (2.53 ns)
	'icmp' operation ('Range2_all_ones') [6000]  (0.656 ns)

 <State 38>: 4.35ns
The critical path consists of the following:
	'load' operation ('inv_table_load_21') on array 'inv_table' [6269]  (1.16 ns)
	'mul' operation of DSP[6272] ('__Val2__') [6272]  (2.53 ns)
	'icmp' operation ('Range2_all_ones') [6288]  (0.656 ns)

 <State 39>: 3.36ns
The critical path consists of the following:
	'add' operation ('__Val2__') [6737]  (0.785 ns)
	'xor' operation ('xor_ln416_1074') [6739]  (0 ns)
	'and' operation ('carry') [6740]  (0.122 ns)
	'select' operation ('deleted_zeros') [6746]  (0 ns)
	'xor' operation ('xor_ln785_2123') [6752]  (0 ns)
	'or' operation ('or_ln785_1073') [6753]  (0 ns)
	'and' operation ('overflow') [6755]  (0.278 ns)
	'or' operation ('or_ln384_1002') [6761]  (0.122 ns)
	'select' operation ('masked_kernel.V') [6762]  (0.243 ns)
	'add' operation ('__Val2__') [6767]  (0.785 ns)
	'select' operation ('select_ln340_117') [6773]  (0.243 ns)
	'add' operation ('__Val2__') [6818]  (0.785 ns)

 <State 40>: 4.35ns
The critical path consists of the following:
	'load' operation ('inv_table_load_22') on array 'inv_table' [6557]  (1.16 ns)
	'mul' operation of DSP[6560] ('__Val2__') [6560]  (2.53 ns)
	'icmp' operation ('Range2_all_ones') [6576]  (0.656 ns)

 <State 41>: 4.35ns
The critical path consists of the following:
	'load' operation ('inv_table_load_23') on array 'inv_table' [6845]  (1.16 ns)
	'mul' operation of DSP[6848] ('__Val2__') [6848]  (2.53 ns)
	'icmp' operation ('Range2_all_ones') [6864]  (0.656 ns)

 <State 42>: 3.19ns
The critical path consists of the following:
	'mul' operation of DSP[6888] ('__Val2__') [6888]  (2.53 ns)
	'icmp' operation ('Range2_all_ones') [6904]  (0.656 ns)

 <State 43>: 2.71ns
The critical path consists of the following:
	'add' operation ('__Val2__') [6899]  (0.785 ns)
	'xor' operation ('xor_ln416_1077') [6901]  (0 ns)
	'and' operation ('carry') [6902]  (0.122 ns)
	'select' operation ('deleted_zeros') [6908]  (0 ns)
	'xor' operation ('xor_ln785_2131') [6914]  (0 ns)
	'or' operation ('or_ln785_1076') [6915]  (0 ns)
	'and' operation ('overflow') [6917]  (0.278 ns)
	'or' operation ('or_ln384_1005') [6923]  (0.122 ns)
	'select' operation ('select_ln384_1053') [6924]  (0.243 ns)
	'store' operation ('store_ln205') of variable 'select_ln384_1053' on array 'output_r' [6926]  (1.16 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
