# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../src/inc" \
"../../../../CARD_P1C.gen/sources_1/ip/rv32im_regfile_0/rv32im_regfile_0_sim_netlist.v" \
"../../../../../src/hdl/regfile.v" \
"../../../../../src/sim/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
