/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Wed Jul 20 03:09:21 2016
 *                 Full Compile MD5 Checksum  a2b82ec5680f6066255d5d5e4c190ff8
 *                     (minus title and desc)
 *                 MD5 Checksum               5e375d275648c6fb0816b8b6e9d8b76e
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1066
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /projects/stbgit/bin/gen_rdb.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_XPT_PMU_H__
#define BCHP_XPT_PMU_H__

/***************************************************************************
 *XPT_PMU - XPT PMU Control Registers
 ***************************************************************************/
#define BCHP_XPT_PMU_CLK_CTRL                    0x20a00200 /* [RW] Power Management control */
#define BCHP_XPT_PMU_RBUS_RSP_CTRL               0x20a00204 /* [RW] Power Management control */
#define BCHP_XPT_PMU_RBUS_RSP_VAL                0x20a00208 /* [RW] Power Management control */
#define BCHP_XPT_PMU_PSM_VDD_CTRL                0x20a0020c /* [RW] Power Management control */
#define BCHP_XPT_PMU_STBY_CTRL                   0x20a00210 /* [RW] Power Management control */
#define BCHP_XPT_PMU_MEM_INIT_CTRL               0x20a00214 /* [RW] Power Management control */
#define BCHP_XPT_PMU_MEMDMA_SW_INIT_CTRL         0x20a00218 /* [RW] Power Management control */
#define BCHP_XPT_PMU_FE_SP_PD_MEM_PWR_DN_CTRL    0x20a0021c /* [RW] Power Management control */
#define BCHP_XPT_PMU_FE_SP_PD_MEM_PWR_DN_STATUS  0x20a00220 /* [RO] Power Management control */
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_CTRL  0x20a00224 /* [RW] Power Management control */
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_STATUS 0x20a00228 /* [RO] Power Management control */
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_CTRL 0x20a0022c /* [RW] Power Management control */
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_STATUS 0x20a00230 /* [RO] Power Management control */
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_CTRL   0x20a00234 /* [RW] Power Management control */
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_STATUS 0x20a00238 /* [RO] Power Management control */
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_CTRL  0x20a0023c /* [RW] Power Management control */
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_STATUS 0x20a00240 /* [RO] Power Management control */
#define BCHP_XPT_PMU_TSIO_SP_PD_MEM_PWR_DN_CTRL  0x20a00244 /* [RW] Power Management control */
#define BCHP_XPT_PMU_TSIO_SP_PD_MEM_PWR_DN_STATUS 0x20a00248 /* [RO] Power Management control */
#define BCHP_XPT_PMU_PCROFFSET_SP_PD_MEM_PWR_DN_CTRL 0x20a0024c /* [RW] Power Management control */
#define BCHP_XPT_PMU_PCROFFSET_SP_PD_MEM_PWR_DN_STATUS 0x20a00250 /* [RO] Power Management control */
#define BCHP_XPT_PMU_PSUB_SP_PD_MEM_PWR_DN_CTRL  0x20a00254 /* [RW] Power Management control */
#define BCHP_XPT_PMU_PSUB_SP_PD_MEM_PWR_DN_STATUS 0x20a00258 /* [RO] Power Management control */
#define BCHP_XPT_PMU_RSBUFF_SP_PD_MEM_PWR_DN_CTRL 0x20a0025c /* [RW] Power Management control */
#define BCHP_XPT_PMU_RSBUFF_SP_PD_MEM_PWR_DN_STATUS 0x20a00260 /* [RO] Power Management control */
#define BCHP_XPT_PMU_XCBUFF_SP_PD_MEM_PWR_DN_CTRL 0x20a00264 /* [RW] Power Management control */
#define BCHP_XPT_PMU_XCBUFF_SP_PD_MEM_PWR_DN_STATUS 0x20a00268 /* [RO] Power Management control */
#define BCHP_XPT_PMU_WAKEUP_SP_PD_MEM_PWR_DN_CTRL 0x20a0026c /* [RW] Power Management control */
#define BCHP_XPT_PMU_WAKEUP_SP_PD_MEM_PWR_DN_STATUS 0x20a00270 /* [RO] Power Management control */
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_EN  0x20a00280 /* [RW] Hardware Controlled Clock Gating sub-module enable */
#define BCHP_XPT_PMU_HWG_PDA_SUB_MODULE_EN       0x20a00284 /* [RW] Hardware Controlled PDA sub-module enable */
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_STATUS 0x20a00288 /* [RO] Hardware Controlled Clock Gating sub-module status */
#define BCHP_XPT_PMU_HWG_MIN_START_DELAY         0x20a0028c /* [RW] Hardware Controlled Clock Gating minimum start delay */
#define BCHP_XPT_PMU_HWG_MIN_RUN_DELAY           0x20a00290 /* [RW] Hardware Controlled Clock Gating minimum run delay */
#define BCHP_XPT_PMU_HWG_CTRL_END_DELAY          0x20a00294 /* [RW] Hardware Controlled Clock Gating end delay */
#define BCHP_XPT_PMU_HWG_PDA_SETUP_DELAY         0x20a00298 /* [RW] Hardware Controlled PDA SETUP DELAY */
#define BCHP_XPT_PMU_HWG_PDA_HOLD_DELAY          0x20a0029c /* [RW] Hardware Controlled PDA HOLD DELAY */
#define BCHP_XPT_PMU_HWG_CLCT_CTRL               0x20a002a0 /* [RW] Collecting Control */
#define BCHP_XPT_PMU_HWG_CLCT_RST                0x20a002a4 /* [RW] Collecting Reset */
#define BCHP_XPT_PMU_HWG_CLCT_FREEZE             0x20a002a8 /* [RW] Collecting Freeze */
#define BCHP_XPT_PMU_HWG_FR_CLK_VALUE_HI         0x20a002ac /* [RO] Free running clock higher value */
#define BCHP_XPT_PMU_HWG_FR_CLK_VALUE_LO         0x20a002b0 /* [RO] Free running clock lower value */
#define BCHP_XPT_PMU_HWG_GT_CLK_VALUE_HI         0x20a002b4 /* [RO] Gated Clock higher value */
#define BCHP_XPT_PMU_HWG_GT_CLK_VALUE_LO         0x20a002b8 /* [RO] Gated Clock lower value */

/***************************************************************************
 *CLK_CTRL - Power Management control
 ***************************************************************************/
/* XPT_PMU :: CLK_CTRL :: reserved0 [31:20] */
#define BCHP_XPT_PMU_CLK_CTRL_reserved0_MASK                       0xfff00000
#define BCHP_XPT_PMU_CLK_CTRL_reserved0_SHIFT                      20

/* XPT_PMU :: CLK_CTRL :: TSIO_DISABLE [19:19] */
#define BCHP_XPT_PMU_CLK_CTRL_TSIO_DISABLE_MASK                    0x00080000
#define BCHP_XPT_PMU_CLK_CTRL_TSIO_DISABLE_SHIFT                   19
#define BCHP_XPT_PMU_CLK_CTRL_TSIO_DISABLE_DEFAULT                 0x00000000

/* XPT_PMU :: CLK_CTRL :: MEMDMA_DISABLE [18:18] */
#define BCHP_XPT_PMU_CLK_CTRL_MEMDMA_DISABLE_MASK                  0x00040000
#define BCHP_XPT_PMU_CLK_CTRL_MEMDMA_DISABLE_SHIFT                 18
#define BCHP_XPT_PMU_CLK_CTRL_MEMDMA_DISABLE_DEFAULT               0x00000000

/* XPT_PMU :: CLK_CTRL :: FULL_PID_PARSER_DISABLE [17:17] */
#define BCHP_XPT_PMU_CLK_CTRL_FULL_PID_PARSER_DISABLE_MASK         0x00020000
#define BCHP_XPT_PMU_CLK_CTRL_FULL_PID_PARSER_DISABLE_SHIFT        17
#define BCHP_XPT_PMU_CLK_CTRL_FULL_PID_PARSER_DISABLE_DEFAULT      0x00000000

/* XPT_PMU :: CLK_CTRL :: WAKEUP_DISABLE [16:16] */
#define BCHP_XPT_PMU_CLK_CTRL_WAKEUP_DISABLE_MASK                  0x00010000
#define BCHP_XPT_PMU_CLK_CTRL_WAKEUP_DISABLE_SHIFT                 16
#define BCHP_XPT_PMU_CLK_CTRL_WAKEUP_DISABLE_DEFAULT               0x00000000

/* XPT_PMU :: CLK_CTRL :: RMX1_DISABLE [15:15] */
#define BCHP_XPT_PMU_CLK_CTRL_RMX1_DISABLE_MASK                    0x00008000
#define BCHP_XPT_PMU_CLK_CTRL_RMX1_DISABLE_SHIFT                   15
#define BCHP_XPT_PMU_CLK_CTRL_RMX1_DISABLE_DEFAULT                 0x00000000

/* XPT_PMU :: CLK_CTRL :: RMX0_DISABLE [14:14] */
#define BCHP_XPT_PMU_CLK_CTRL_RMX0_DISABLE_MASK                    0x00004000
#define BCHP_XPT_PMU_CLK_CTRL_RMX0_DISABLE_SHIFT                   14
#define BCHP_XPT_PMU_CLK_CTRL_RMX0_DISABLE_DEFAULT                 0x00000000

/* XPT_PMU :: CLK_CTRL :: MPOD_DISABLE [13:13] */
#define BCHP_XPT_PMU_CLK_CTRL_MPOD_DISABLE_MASK                    0x00002000
#define BCHP_XPT_PMU_CLK_CTRL_MPOD_DISABLE_SHIFT                   13
#define BCHP_XPT_PMU_CLK_CTRL_MPOD_DISABLE_DEFAULT                 0x00000000

/* XPT_PMU :: CLK_CTRL :: XPT_IO_DISABLE [12:12] */
#define BCHP_XPT_PMU_CLK_CTRL_XPT_IO_DISABLE_MASK                  0x00001000
#define BCHP_XPT_PMU_CLK_CTRL_XPT_IO_DISABLE_SHIFT                 12
#define BCHP_XPT_PMU_CLK_CTRL_XPT_IO_DISABLE_DEFAULT               0x00000000

/* XPT_PMU :: CLK_CTRL :: PB_DISABLE [11:11] */
#define BCHP_XPT_PMU_CLK_CTRL_PB_DISABLE_MASK                      0x00000800
#define BCHP_XPT_PMU_CLK_CTRL_PB_DISABLE_SHIFT                     11
#define BCHP_XPT_PMU_CLK_CTRL_PB_DISABLE_DEFAULT                   0x00000000

/* XPT_PMU :: CLK_CTRL :: PSUB_DISABLE [10:10] */
#define BCHP_XPT_PMU_CLK_CTRL_PSUB_DISABLE_MASK                    0x00000400
#define BCHP_XPT_PMU_CLK_CTRL_PSUB_DISABLE_SHIFT                   10
#define BCHP_XPT_PMU_CLK_CTRL_PSUB_DISABLE_DEFAULT                 0x00000000

/* XPT_PMU :: CLK_CTRL :: BUS_IF_DISABLE [09:09] */
#define BCHP_XPT_PMU_CLK_CTRL_BUS_IF_DISABLE_MASK                  0x00000200
#define BCHP_XPT_PMU_CLK_CTRL_BUS_IF_DISABLE_SHIFT                 9
#define BCHP_XPT_PMU_CLK_CTRL_BUS_IF_DISABLE_DEFAULT               0x00000000

/* XPT_PMU :: CLK_CTRL :: PCROFFSET_DISABLE [08:08] */
#define BCHP_XPT_PMU_CLK_CTRL_PCROFFSET_DISABLE_MASK               0x00000100
#define BCHP_XPT_PMU_CLK_CTRL_PCROFFSET_DISABLE_SHIFT              8
#define BCHP_XPT_PMU_CLK_CTRL_PCROFFSET_DISABLE_DEFAULT            0x00000000

/* XPT_PMU :: CLK_CTRL :: RAVE_DISABLE [07:07] */
#define BCHP_XPT_PMU_CLK_CTRL_RAVE_DISABLE_MASK                    0x00000080
#define BCHP_XPT_PMU_CLK_CTRL_RAVE_DISABLE_SHIFT                   7
#define BCHP_XPT_PMU_CLK_CTRL_RAVE_DISABLE_DEFAULT                 0x00000000

/* XPT_PMU :: CLK_CTRL :: MSG_DISABLE [06:06] */
#define BCHP_XPT_PMU_CLK_CTRL_MSG_DISABLE_MASK                     0x00000040
#define BCHP_XPT_PMU_CLK_CTRL_MSG_DISABLE_SHIFT                    6
#define BCHP_XPT_PMU_CLK_CTRL_MSG_DISABLE_DEFAULT                  0x00000000

/* XPT_PMU :: CLK_CTRL :: DPCR_DISABLE [05:05] */
#define BCHP_XPT_PMU_CLK_CTRL_DPCR_DISABLE_MASK                    0x00000020
#define BCHP_XPT_PMU_CLK_CTRL_DPCR_DISABLE_SHIFT                   5
#define BCHP_XPT_PMU_CLK_CTRL_DPCR_DISABLE_DEFAULT                 0x00000000

/* XPT_PMU :: CLK_CTRL :: XMEMIF_216_DISABLE [04:04] */
#define BCHP_XPT_PMU_CLK_CTRL_XMEMIF_216_DISABLE_MASK              0x00000010
#define BCHP_XPT_PMU_CLK_CTRL_XMEMIF_216_DISABLE_SHIFT             4
#define BCHP_XPT_PMU_CLK_CTRL_XMEMIF_216_DISABLE_DEFAULT           0x00000000

/* XPT_PMU :: CLK_CTRL :: XMEMIF_108_DISABLE [03:03] */
#define BCHP_XPT_PMU_CLK_CTRL_XMEMIF_108_DISABLE_MASK              0x00000008
#define BCHP_XPT_PMU_CLK_CTRL_XMEMIF_108_DISABLE_SHIFT             3
#define BCHP_XPT_PMU_CLK_CTRL_XMEMIF_108_DISABLE_DEFAULT           0x00000000

/* XPT_PMU :: CLK_CTRL :: XCBUFF_DISABLE [02:02] */
#define BCHP_XPT_PMU_CLK_CTRL_XCBUFF_DISABLE_MASK                  0x00000004
#define BCHP_XPT_PMU_CLK_CTRL_XCBUFF_DISABLE_SHIFT                 2
#define BCHP_XPT_PMU_CLK_CTRL_XCBUFF_DISABLE_DEFAULT               0x00000000

/* XPT_PMU :: CLK_CTRL :: RSBUFF_DISABLE [01:01] */
#define BCHP_XPT_PMU_CLK_CTRL_RSBUFF_DISABLE_MASK                  0x00000002
#define BCHP_XPT_PMU_CLK_CTRL_RSBUFF_DISABLE_SHIFT                 1
#define BCHP_XPT_PMU_CLK_CTRL_RSBUFF_DISABLE_DEFAULT               0x00000000

/* XPT_PMU :: CLK_CTRL :: FE_DISABLE [00:00] */
#define BCHP_XPT_PMU_CLK_CTRL_FE_DISABLE_MASK                      0x00000001
#define BCHP_XPT_PMU_CLK_CTRL_FE_DISABLE_SHIFT                     0
#define BCHP_XPT_PMU_CLK_CTRL_FE_DISABLE_DEFAULT                   0x00000000

/***************************************************************************
 *RBUS_RSP_CTRL - Power Management control
 ***************************************************************************/
/* XPT_PMU :: RBUS_RSP_CTRL :: reserved0 [31:02] */
#define BCHP_XPT_PMU_RBUS_RSP_CTRL_reserved0_MASK                  0xfffffffc
#define BCHP_XPT_PMU_RBUS_RSP_CTRL_reserved0_SHIFT                 2

/* XPT_PMU :: RBUS_RSP_CTRL :: RBUS_WR_RSP [01:01] */
#define BCHP_XPT_PMU_RBUS_RSP_CTRL_RBUS_WR_RSP_MASK                0x00000002
#define BCHP_XPT_PMU_RBUS_RSP_CTRL_RBUS_WR_RSP_SHIFT               1
#define BCHP_XPT_PMU_RBUS_RSP_CTRL_RBUS_WR_RSP_DEFAULT             0x00000000

/* XPT_PMU :: RBUS_RSP_CTRL :: RBUS_RD_RSP [00:00] */
#define BCHP_XPT_PMU_RBUS_RSP_CTRL_RBUS_RD_RSP_MASK                0x00000001
#define BCHP_XPT_PMU_RBUS_RSP_CTRL_RBUS_RD_RSP_SHIFT               0
#define BCHP_XPT_PMU_RBUS_RSP_CTRL_RBUS_RD_RSP_DEFAULT             0x00000000

/***************************************************************************
 *RBUS_RSP_VAL - Power Management control
 ***************************************************************************/
/* XPT_PMU :: RBUS_RSP_VAL :: RD_RSP_VAL [31:00] */
#define BCHP_XPT_PMU_RBUS_RSP_VAL_RD_RSP_VAL_MASK                  0xffffffff
#define BCHP_XPT_PMU_RBUS_RSP_VAL_RD_RSP_VAL_SHIFT                 0
#define BCHP_XPT_PMU_RBUS_RSP_VAL_RD_RSP_VAL_DEFAULT               0xdeaddead

/***************************************************************************
 *PSM_VDD_CTRL - Power Management control
 ***************************************************************************/
/* XPT_PMU :: PSM_VDD_CTRL :: reserved0 [31:14] */
#define BCHP_XPT_PMU_PSM_VDD_CTRL_reserved0_MASK                   0xffffc000
#define BCHP_XPT_PMU_PSM_VDD_CTRL_reserved0_SHIFT                  14

/* XPT_PMU :: PSM_VDD_CTRL :: TSIO_DISABLE [13:13] */
#define BCHP_XPT_PMU_PSM_VDD_CTRL_TSIO_DISABLE_MASK                0x00002000
#define BCHP_XPT_PMU_PSM_VDD_CTRL_TSIO_DISABLE_SHIFT               13
#define BCHP_XPT_PMU_PSM_VDD_CTRL_TSIO_DISABLE_DEFAULT             0x00000000

/* XPT_PMU :: PSM_VDD_CTRL :: MEMDMA_DISABLE [12:12] */
#define BCHP_XPT_PMU_PSM_VDD_CTRL_MEMDMA_DISABLE_MASK              0x00001000
#define BCHP_XPT_PMU_PSM_VDD_CTRL_MEMDMA_DISABLE_SHIFT             12
#define BCHP_XPT_PMU_PSM_VDD_CTRL_MEMDMA_DISABLE_DEFAULT           0x00000000

/* XPT_PMU :: PSM_VDD_CTRL :: PB_DISABLE [11:11] */
#define BCHP_XPT_PMU_PSM_VDD_CTRL_PB_DISABLE_MASK                  0x00000800
#define BCHP_XPT_PMU_PSM_VDD_CTRL_PB_DISABLE_SHIFT                 11
#define BCHP_XPT_PMU_PSM_VDD_CTRL_PB_DISABLE_DEFAULT               0x00000000

/* XPT_PMU :: PSM_VDD_CTRL :: PSUB_DISABLE [10:10] */
#define BCHP_XPT_PMU_PSM_VDD_CTRL_PSUB_DISABLE_MASK                0x00000400
#define BCHP_XPT_PMU_PSM_VDD_CTRL_PSUB_DISABLE_SHIFT               10
#define BCHP_XPT_PMU_PSM_VDD_CTRL_PSUB_DISABLE_DEFAULT             0x00000000

/* XPT_PMU :: PSM_VDD_CTRL :: PCROFFSET_DISABLE [09:09] */
#define BCHP_XPT_PMU_PSM_VDD_CTRL_PCROFFSET_DISABLE_MASK           0x00000200
#define BCHP_XPT_PMU_PSM_VDD_CTRL_PCROFFSET_DISABLE_SHIFT          9
#define BCHP_XPT_PMU_PSM_VDD_CTRL_PCROFFSET_DISABLE_DEFAULT        0x00000000

/* XPT_PMU :: PSM_VDD_CTRL :: RAVE_DISABLE [08:08] */
#define BCHP_XPT_PMU_PSM_VDD_CTRL_RAVE_DISABLE_MASK                0x00000100
#define BCHP_XPT_PMU_PSM_VDD_CTRL_RAVE_DISABLE_SHIFT               8
#define BCHP_XPT_PMU_PSM_VDD_CTRL_RAVE_DISABLE_DEFAULT             0x00000000

/* XPT_PMU :: PSM_VDD_CTRL :: MSG_DISABLE [07:07] */
#define BCHP_XPT_PMU_PSM_VDD_CTRL_MSG_DISABLE_MASK                 0x00000080
#define BCHP_XPT_PMU_PSM_VDD_CTRL_MSG_DISABLE_SHIFT                7
#define BCHP_XPT_PMU_PSM_VDD_CTRL_MSG_DISABLE_DEFAULT              0x00000000

/* XPT_PMU :: PSM_VDD_CTRL :: XMEMIF_DISABLE [06:06] */
#define BCHP_XPT_PMU_PSM_VDD_CTRL_XMEMIF_DISABLE_MASK              0x00000040
#define BCHP_XPT_PMU_PSM_VDD_CTRL_XMEMIF_DISABLE_SHIFT             6
#define BCHP_XPT_PMU_PSM_VDD_CTRL_XMEMIF_DISABLE_DEFAULT           0x00000000

/* XPT_PMU :: PSM_VDD_CTRL :: FPP_DISABLE [05:05] */
#define BCHP_XPT_PMU_PSM_VDD_CTRL_FPP_DISABLE_MASK                 0x00000020
#define BCHP_XPT_PMU_PSM_VDD_CTRL_FPP_DISABLE_SHIFT                5
#define BCHP_XPT_PMU_PSM_VDD_CTRL_FPP_DISABLE_DEFAULT              0x00000000

/* XPT_PMU :: PSM_VDD_CTRL :: XCBUFF_DISABLE [04:04] */
#define BCHP_XPT_PMU_PSM_VDD_CTRL_XCBUFF_DISABLE_MASK              0x00000010
#define BCHP_XPT_PMU_PSM_VDD_CTRL_XCBUFF_DISABLE_SHIFT             4
#define BCHP_XPT_PMU_PSM_VDD_CTRL_XCBUFF_DISABLE_DEFAULT           0x00000000

/* XPT_PMU :: PSM_VDD_CTRL :: RSBUFF_DISABLE [03:03] */
#define BCHP_XPT_PMU_PSM_VDD_CTRL_RSBUFF_DISABLE_MASK              0x00000008
#define BCHP_XPT_PMU_PSM_VDD_CTRL_RSBUFF_DISABLE_SHIFT             3
#define BCHP_XPT_PMU_PSM_VDD_CTRL_RSBUFF_DISABLE_DEFAULT           0x00000000

/* XPT_PMU :: PSM_VDD_CTRL :: FE_DISABLE [02:02] */
#define BCHP_XPT_PMU_PSM_VDD_CTRL_FE_DISABLE_MASK                  0x00000004
#define BCHP_XPT_PMU_PSM_VDD_CTRL_FE_DISABLE_SHIFT                 2
#define BCHP_XPT_PMU_PSM_VDD_CTRL_FE_DISABLE_DEFAULT               0x00000000

/* XPT_PMU :: PSM_VDD_CTRL :: WAKEUP_CFG_DISABLE [01:01] */
#define BCHP_XPT_PMU_PSM_VDD_CTRL_WAKEUP_CFG_DISABLE_MASK          0x00000002
#define BCHP_XPT_PMU_PSM_VDD_CTRL_WAKEUP_CFG_DISABLE_SHIFT         1
#define BCHP_XPT_PMU_PSM_VDD_CTRL_WAKEUP_CFG_DISABLE_DEFAULT       0x00000001

/* XPT_PMU :: PSM_VDD_CTRL :: RAVE_IMEM_DISABLE [00:00] */
#define BCHP_XPT_PMU_PSM_VDD_CTRL_RAVE_IMEM_DISABLE_MASK           0x00000001
#define BCHP_XPT_PMU_PSM_VDD_CTRL_RAVE_IMEM_DISABLE_SHIFT          0
#define BCHP_XPT_PMU_PSM_VDD_CTRL_RAVE_IMEM_DISABLE_DEFAULT        0x00000001

/***************************************************************************
 *STBY_CTRL - Power Management control
 ***************************************************************************/
/* XPT_PMU :: STBY_CTRL :: reserved0 [31:14] */
#define BCHP_XPT_PMU_STBY_CTRL_reserved0_MASK                      0xffffc000
#define BCHP_XPT_PMU_STBY_CTRL_reserved0_SHIFT                     14

/* XPT_PMU :: STBY_CTRL :: TSIO_DISABLE [13:13] */
#define BCHP_XPT_PMU_STBY_CTRL_TSIO_DISABLE_MASK                   0x00002000
#define BCHP_XPT_PMU_STBY_CTRL_TSIO_DISABLE_SHIFT                  13
#define BCHP_XPT_PMU_STBY_CTRL_TSIO_DISABLE_DEFAULT                0x00000000

/* XPT_PMU :: STBY_CTRL :: MEMDMA_DISABLE [12:12] */
#define BCHP_XPT_PMU_STBY_CTRL_MEMDMA_DISABLE_MASK                 0x00001000
#define BCHP_XPT_PMU_STBY_CTRL_MEMDMA_DISABLE_SHIFT                12
#define BCHP_XPT_PMU_STBY_CTRL_MEMDMA_DISABLE_DEFAULT              0x00000000

/* XPT_PMU :: STBY_CTRL :: PB_DISABLE [11:11] */
#define BCHP_XPT_PMU_STBY_CTRL_PB_DISABLE_MASK                     0x00000800
#define BCHP_XPT_PMU_STBY_CTRL_PB_DISABLE_SHIFT                    11
#define BCHP_XPT_PMU_STBY_CTRL_PB_DISABLE_DEFAULT                  0x00000000

/* XPT_PMU :: STBY_CTRL :: PSUB_DISABLE [10:10] */
#define BCHP_XPT_PMU_STBY_CTRL_PSUB_DISABLE_MASK                   0x00000400
#define BCHP_XPT_PMU_STBY_CTRL_PSUB_DISABLE_SHIFT                  10
#define BCHP_XPT_PMU_STBY_CTRL_PSUB_DISABLE_DEFAULT                0x00000000

/* XPT_PMU :: STBY_CTRL :: PCROFFSET_DISABLE [09:09] */
#define BCHP_XPT_PMU_STBY_CTRL_PCROFFSET_DISABLE_MASK              0x00000200
#define BCHP_XPT_PMU_STBY_CTRL_PCROFFSET_DISABLE_SHIFT             9
#define BCHP_XPT_PMU_STBY_CTRL_PCROFFSET_DISABLE_DEFAULT           0x00000000

/* XPT_PMU :: STBY_CTRL :: RAVE_DISABLE [08:08] */
#define BCHP_XPT_PMU_STBY_CTRL_RAVE_DISABLE_MASK                   0x00000100
#define BCHP_XPT_PMU_STBY_CTRL_RAVE_DISABLE_SHIFT                  8
#define BCHP_XPT_PMU_STBY_CTRL_RAVE_DISABLE_DEFAULT                0x00000000

/* XPT_PMU :: STBY_CTRL :: MSG_DISABLE [07:07] */
#define BCHP_XPT_PMU_STBY_CTRL_MSG_DISABLE_MASK                    0x00000080
#define BCHP_XPT_PMU_STBY_CTRL_MSG_DISABLE_SHIFT                   7
#define BCHP_XPT_PMU_STBY_CTRL_MSG_DISABLE_DEFAULT                 0x00000000

/* XPT_PMU :: STBY_CTRL :: XMEMIF_DISABLE [06:06] */
#define BCHP_XPT_PMU_STBY_CTRL_XMEMIF_DISABLE_MASK                 0x00000040
#define BCHP_XPT_PMU_STBY_CTRL_XMEMIF_DISABLE_SHIFT                6
#define BCHP_XPT_PMU_STBY_CTRL_XMEMIF_DISABLE_DEFAULT              0x00000000

/* XPT_PMU :: STBY_CTRL :: FPP_DISABLE [05:05] */
#define BCHP_XPT_PMU_STBY_CTRL_FPP_DISABLE_MASK                    0x00000020
#define BCHP_XPT_PMU_STBY_CTRL_FPP_DISABLE_SHIFT                   5
#define BCHP_XPT_PMU_STBY_CTRL_FPP_DISABLE_DEFAULT                 0x00000000

/* XPT_PMU :: STBY_CTRL :: XCBUFF_DISABLE [04:04] */
#define BCHP_XPT_PMU_STBY_CTRL_XCBUFF_DISABLE_MASK                 0x00000010
#define BCHP_XPT_PMU_STBY_CTRL_XCBUFF_DISABLE_SHIFT                4
#define BCHP_XPT_PMU_STBY_CTRL_XCBUFF_DISABLE_DEFAULT              0x00000000

/* XPT_PMU :: STBY_CTRL :: RSBUFF_DISABLE [03:03] */
#define BCHP_XPT_PMU_STBY_CTRL_RSBUFF_DISABLE_MASK                 0x00000008
#define BCHP_XPT_PMU_STBY_CTRL_RSBUFF_DISABLE_SHIFT                3
#define BCHP_XPT_PMU_STBY_CTRL_RSBUFF_DISABLE_DEFAULT              0x00000000

/* XPT_PMU :: STBY_CTRL :: FE_DISABLE [02:02] */
#define BCHP_XPT_PMU_STBY_CTRL_FE_DISABLE_MASK                     0x00000004
#define BCHP_XPT_PMU_STBY_CTRL_FE_DISABLE_SHIFT                    2
#define BCHP_XPT_PMU_STBY_CTRL_FE_DISABLE_DEFAULT                  0x00000000

/* XPT_PMU :: STBY_CTRL :: WAKEUP_CFG_DISABLE [01:01] */
#define BCHP_XPT_PMU_STBY_CTRL_WAKEUP_CFG_DISABLE_MASK             0x00000002
#define BCHP_XPT_PMU_STBY_CTRL_WAKEUP_CFG_DISABLE_SHIFT            1
#define BCHP_XPT_PMU_STBY_CTRL_WAKEUP_CFG_DISABLE_DEFAULT          0x00000001

/* XPT_PMU :: STBY_CTRL :: RAVE_IMEM_DISABLE [00:00] */
#define BCHP_XPT_PMU_STBY_CTRL_RAVE_IMEM_DISABLE_MASK              0x00000001
#define BCHP_XPT_PMU_STBY_CTRL_RAVE_IMEM_DISABLE_SHIFT             0
#define BCHP_XPT_PMU_STBY_CTRL_RAVE_IMEM_DISABLE_DEFAULT           0x00000001

/***************************************************************************
 *MEM_INIT_CTRL - Power Management control
 ***************************************************************************/
/* XPT_PMU :: MEM_INIT_CTRL :: reserved0 [31:08] */
#define BCHP_XPT_PMU_MEM_INIT_CTRL_reserved0_MASK                  0xffffff00
#define BCHP_XPT_PMU_MEM_INIT_CTRL_reserved0_SHIFT                 8

/* XPT_PMU :: MEM_INIT_CTRL :: TSIO_RX_CONFIG_MEM_INIT [07:07] */
#define BCHP_XPT_PMU_MEM_INIT_CTRL_TSIO_RX_CONFIG_MEM_INIT_MASK    0x00000080
#define BCHP_XPT_PMU_MEM_INIT_CTRL_TSIO_RX_CONFIG_MEM_INIT_SHIFT   7
#define BCHP_XPT_PMU_MEM_INIT_CTRL_TSIO_RX_CONFIG_MEM_INIT_DEFAULT 0x00000000

/* XPT_PMU :: MEM_INIT_CTRL :: TSIO_SERVICE_ID_MEM_INIT [06:06] */
#define BCHP_XPT_PMU_MEM_INIT_CTRL_TSIO_SERVICE_ID_MEM_INIT_MASK   0x00000040
#define BCHP_XPT_PMU_MEM_INIT_CTRL_TSIO_SERVICE_ID_MEM_INIT_SHIFT  6
#define BCHP_XPT_PMU_MEM_INIT_CTRL_TSIO_SERVICE_ID_MEM_INIT_DEFAULT 0x00000000

/* XPT_PMU :: MEM_INIT_CTRL :: FE_PID_SPID_MEM_INIT [05:05] */
#define BCHP_XPT_PMU_MEM_INIT_CTRL_FE_PID_SPID_MEM_INIT_MASK       0x00000020
#define BCHP_XPT_PMU_MEM_INIT_CTRL_FE_PID_SPID_MEM_INIT_SHIFT      5
#define BCHP_XPT_PMU_MEM_INIT_CTRL_FE_PID_SPID_MEM_INIT_DEFAULT    0x00000000

/* XPT_PMU :: MEM_INIT_CTRL :: FPP_SCM_INIT [04:04] */
#define BCHP_XPT_PMU_MEM_INIT_CTRL_FPP_SCM_INIT_MASK               0x00000010
#define BCHP_XPT_PMU_MEM_INIT_CTRL_FPP_SCM_INIT_SHIFT              4
#define BCHP_XPT_PMU_MEM_INIT_CTRL_FPP_SCM_INIT_DEFAULT            0x00000000

/* XPT_PMU :: MEM_INIT_CTRL :: PCROFFSET_PID_MEM_INIT [03:03] */
#define BCHP_XPT_PMU_MEM_INIT_CTRL_PCROFFSET_PID_MEM_INIT_MASK     0x00000008
#define BCHP_XPT_PMU_MEM_INIT_CTRL_PCROFFSET_PID_MEM_INIT_SHIFT    3
#define BCHP_XPT_PMU_MEM_INIT_CTRL_PCROFFSET_PID_MEM_INIT_DEFAULT  0x00000000

/* XPT_PMU :: MEM_INIT_CTRL :: PCROFFSET_CFG_MEM_INIT [02:02] */
#define BCHP_XPT_PMU_MEM_INIT_CTRL_PCROFFSET_CFG_MEM_INIT_MASK     0x00000004
#define BCHP_XPT_PMU_MEM_INIT_CTRL_PCROFFSET_CFG_MEM_INIT_SHIFT    2
#define BCHP_XPT_PMU_MEM_INIT_CTRL_PCROFFSET_CFG_MEM_INIT_DEFAULT  0x00000000

/* XPT_PMU :: MEM_INIT_CTRL :: MSG_PID2BUF_MEM_INIT [01:01] */
#define BCHP_XPT_PMU_MEM_INIT_CTRL_MSG_PID2BUF_MEM_INIT_MASK       0x00000002
#define BCHP_XPT_PMU_MEM_INIT_CTRL_MSG_PID2BUF_MEM_INIT_SHIFT      1
#define BCHP_XPT_PMU_MEM_INIT_CTRL_MSG_PID2BUF_MEM_INIT_DEFAULT    0x00000000

/* XPT_PMU :: MEM_INIT_CTRL :: WAKEUP_CFG_MEM_INIT [00:00] */
#define BCHP_XPT_PMU_MEM_INIT_CTRL_WAKEUP_CFG_MEM_INIT_MASK        0x00000001
#define BCHP_XPT_PMU_MEM_INIT_CTRL_WAKEUP_CFG_MEM_INIT_SHIFT       0
#define BCHP_XPT_PMU_MEM_INIT_CTRL_WAKEUP_CFG_MEM_INIT_DEFAULT     0x00000000

/***************************************************************************
 *MEMDMA_SW_INIT_CTRL - Power Management control
 ***************************************************************************/
/* XPT_PMU :: MEMDMA_SW_INIT_CTRL :: reserved0 [31:02] */
#define BCHP_XPT_PMU_MEMDMA_SW_INIT_CTRL_reserved0_MASK            0xfffffffc
#define BCHP_XPT_PMU_MEMDMA_SW_INIT_CTRL_reserved0_SHIFT           2

/* XPT_PMU :: MEMDMA_SW_INIT_CTRL :: PMU_MEMDMA_SW_INIT [01:01] */
#define BCHP_XPT_PMU_MEMDMA_SW_INIT_CTRL_PMU_MEMDMA_SW_INIT_MASK   0x00000002
#define BCHP_XPT_PMU_MEMDMA_SW_INIT_CTRL_PMU_MEMDMA_SW_INIT_SHIFT  1
#define BCHP_XPT_PMU_MEMDMA_SW_INIT_CTRL_PMU_MEMDMA_SW_INIT_DEFAULT 0x00000000

/* XPT_PMU :: MEMDMA_SW_INIT_CTRL :: PMU_MEMDMA_SW_INIT_SEL [00:00] */
#define BCHP_XPT_PMU_MEMDMA_SW_INIT_CTRL_PMU_MEMDMA_SW_INIT_SEL_MASK 0x00000001
#define BCHP_XPT_PMU_MEMDMA_SW_INIT_CTRL_PMU_MEMDMA_SW_INIT_SEL_SHIFT 0
#define BCHP_XPT_PMU_MEMDMA_SW_INIT_CTRL_PMU_MEMDMA_SW_INIT_SEL_DEFAULT 0x00000000

/***************************************************************************
 *FE_SP_PD_MEM_PWR_DN_CTRL - Power Management control
 ***************************************************************************/
/* XPT_PMU :: FE_SP_PD_MEM_PWR_DN_CTRL :: reserved0 [31:05] */
#define BCHP_XPT_PMU_FE_SP_PD_MEM_PWR_DN_CTRL_reserved0_MASK       0xffffffe0
#define BCHP_XPT_PMU_FE_SP_PD_MEM_PWR_DN_CTRL_reserved0_SHIFT      5

/* XPT_PMU :: FE_SP_PD_MEM_PWR_DN_CTRL :: FE_SPID_TABLE_CH_256_511_MEM_PWR_DN [04:04] */
#define BCHP_XPT_PMU_FE_SP_PD_MEM_PWR_DN_CTRL_FE_SPID_TABLE_CH_256_511_MEM_PWR_DN_MASK 0x00000010
#define BCHP_XPT_PMU_FE_SP_PD_MEM_PWR_DN_CTRL_FE_SPID_TABLE_CH_256_511_MEM_PWR_DN_SHIFT 4
#define BCHP_XPT_PMU_FE_SP_PD_MEM_PWR_DN_CTRL_FE_SPID_TABLE_CH_256_511_MEM_PWR_DN_DEFAULT 0x00000001

/* XPT_PMU :: FE_SP_PD_MEM_PWR_DN_CTRL :: FE_PID_TABLE_CH_256_511_MEM_PWR_DN [03:03] */
#define BCHP_XPT_PMU_FE_SP_PD_MEM_PWR_DN_CTRL_FE_PID_TABLE_CH_256_511_MEM_PWR_DN_MASK 0x00000008
#define BCHP_XPT_PMU_FE_SP_PD_MEM_PWR_DN_CTRL_FE_PID_TABLE_CH_256_511_MEM_PWR_DN_SHIFT 3
#define BCHP_XPT_PMU_FE_SP_PD_MEM_PWR_DN_CTRL_FE_PID_TABLE_CH_256_511_MEM_PWR_DN_DEFAULT 0x00000001

/* XPT_PMU :: FE_SP_PD_MEM_PWR_DN_CTRL :: FE_SPID_TABLE_CH_0_255_MEM_PWR_DN [02:02] */
#define BCHP_XPT_PMU_FE_SP_PD_MEM_PWR_DN_CTRL_FE_SPID_TABLE_CH_0_255_MEM_PWR_DN_MASK 0x00000004
#define BCHP_XPT_PMU_FE_SP_PD_MEM_PWR_DN_CTRL_FE_SPID_TABLE_CH_0_255_MEM_PWR_DN_SHIFT 2
#define BCHP_XPT_PMU_FE_SP_PD_MEM_PWR_DN_CTRL_FE_SPID_TABLE_CH_0_255_MEM_PWR_DN_DEFAULT 0x00000001

/* XPT_PMU :: FE_SP_PD_MEM_PWR_DN_CTRL :: FE_PID_TABLE_CH_0_255_MEM_PWR_DN [01:01] */
#define BCHP_XPT_PMU_FE_SP_PD_MEM_PWR_DN_CTRL_FE_PID_TABLE_CH_0_255_MEM_PWR_DN_MASK 0x00000002
#define BCHP_XPT_PMU_FE_SP_PD_MEM_PWR_DN_CTRL_FE_PID_TABLE_CH_0_255_MEM_PWR_DN_SHIFT 1
#define BCHP_XPT_PMU_FE_SP_PD_MEM_PWR_DN_CTRL_FE_PID_TABLE_CH_0_255_MEM_PWR_DN_DEFAULT 0x00000001

/* XPT_PMU :: FE_SP_PD_MEM_PWR_DN_CTRL :: FE_INBUF_MEM_PWR_DN [00:00] */
#define BCHP_XPT_PMU_FE_SP_PD_MEM_PWR_DN_CTRL_FE_INBUF_MEM_PWR_DN_MASK 0x00000001
#define BCHP_XPT_PMU_FE_SP_PD_MEM_PWR_DN_CTRL_FE_INBUF_MEM_PWR_DN_SHIFT 0
#define BCHP_XPT_PMU_FE_SP_PD_MEM_PWR_DN_CTRL_FE_INBUF_MEM_PWR_DN_DEFAULT 0x00000001

/***************************************************************************
 *FE_SP_PD_MEM_PWR_DN_STATUS - Power Management control
 ***************************************************************************/
/* XPT_PMU :: FE_SP_PD_MEM_PWR_DN_STATUS :: reserved0 [31:05] */
#define BCHP_XPT_PMU_FE_SP_PD_MEM_PWR_DN_STATUS_reserved0_MASK     0xffffffe0
#define BCHP_XPT_PMU_FE_SP_PD_MEM_PWR_DN_STATUS_reserved0_SHIFT    5

/* XPT_PMU :: FE_SP_PD_MEM_PWR_DN_STATUS :: FE_SPID_TABLE_CH_256_511_MEM_PWR_DN_STATUS [04:04] */
#define BCHP_XPT_PMU_FE_SP_PD_MEM_PWR_DN_STATUS_FE_SPID_TABLE_CH_256_511_MEM_PWR_DN_STATUS_MASK 0x00000010
#define BCHP_XPT_PMU_FE_SP_PD_MEM_PWR_DN_STATUS_FE_SPID_TABLE_CH_256_511_MEM_PWR_DN_STATUS_SHIFT 4
#define BCHP_XPT_PMU_FE_SP_PD_MEM_PWR_DN_STATUS_FE_SPID_TABLE_CH_256_511_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/* XPT_PMU :: FE_SP_PD_MEM_PWR_DN_STATUS :: FE_PID_TABLE_CH_256_511_MEM_PWR_DN_STATUS [03:03] */
#define BCHP_XPT_PMU_FE_SP_PD_MEM_PWR_DN_STATUS_FE_PID_TABLE_CH_256_511_MEM_PWR_DN_STATUS_MASK 0x00000008
#define BCHP_XPT_PMU_FE_SP_PD_MEM_PWR_DN_STATUS_FE_PID_TABLE_CH_256_511_MEM_PWR_DN_STATUS_SHIFT 3
#define BCHP_XPT_PMU_FE_SP_PD_MEM_PWR_DN_STATUS_FE_PID_TABLE_CH_256_511_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/* XPT_PMU :: FE_SP_PD_MEM_PWR_DN_STATUS :: FE_SPID_TABLE_CH_0_255_MEM_PWR_DN_STATUS [02:02] */
#define BCHP_XPT_PMU_FE_SP_PD_MEM_PWR_DN_STATUS_FE_SPID_TABLE_CH_0_255_MEM_PWR_DN_STATUS_MASK 0x00000004
#define BCHP_XPT_PMU_FE_SP_PD_MEM_PWR_DN_STATUS_FE_SPID_TABLE_CH_0_255_MEM_PWR_DN_STATUS_SHIFT 2
#define BCHP_XPT_PMU_FE_SP_PD_MEM_PWR_DN_STATUS_FE_SPID_TABLE_CH_0_255_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/* XPT_PMU :: FE_SP_PD_MEM_PWR_DN_STATUS :: FE_PID_TABLE_CH_0_255_MEM_PWR_DN_STATUS [01:01] */
#define BCHP_XPT_PMU_FE_SP_PD_MEM_PWR_DN_STATUS_FE_PID_TABLE_CH_0_255_MEM_PWR_DN_STATUS_MASK 0x00000002
#define BCHP_XPT_PMU_FE_SP_PD_MEM_PWR_DN_STATUS_FE_PID_TABLE_CH_0_255_MEM_PWR_DN_STATUS_SHIFT 1
#define BCHP_XPT_PMU_FE_SP_PD_MEM_PWR_DN_STATUS_FE_PID_TABLE_CH_0_255_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/* XPT_PMU :: FE_SP_PD_MEM_PWR_DN_STATUS :: FE_INBUF_MEM_PWR_DN_STATUS [00:00] */
#define BCHP_XPT_PMU_FE_SP_PD_MEM_PWR_DN_STATUS_FE_INBUF_MEM_PWR_DN_STATUS_MASK 0x00000001
#define BCHP_XPT_PMU_FE_SP_PD_MEM_PWR_DN_STATUS_FE_INBUF_MEM_PWR_DN_STATUS_SHIFT 0
#define BCHP_XPT_PMU_FE_SP_PD_MEM_PWR_DN_STATUS_FE_INBUF_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/***************************************************************************
 *MCPB_SP_PD_MEM_PWR_DN_CTRL - Power Management control
 ***************************************************************************/
/* XPT_PMU :: MCPB_SP_PD_MEM_PWR_DN_CTRL :: reserved0 [31:08] */
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_CTRL_reserved0_MASK     0xffffff00
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_CTRL_reserved0_SHIFT    8

/* XPT_PMU :: MCPB_SP_PD_MEM_PWR_DN_CTRL :: MCPB_BBUF1_MEM_PWR_DN [07:07] */
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_CTRL_MCPB_BBUF1_MEM_PWR_DN_MASK 0x00000080
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_CTRL_MCPB_BBUF1_MEM_PWR_DN_SHIFT 7
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_CTRL_MCPB_BBUF1_MEM_PWR_DN_DEFAULT 0x00000001

/* XPT_PMU :: MCPB_SP_PD_MEM_PWR_DN_CTRL :: MCPB_BBUF0_MEM_PWR_DN [06:06] */
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_CTRL_MCPB_BBUF0_MEM_PWR_DN_MASK 0x00000040
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_CTRL_MCPB_BBUF0_MEM_PWR_DN_SHIFT 6
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_CTRL_MCPB_BBUF0_MEM_PWR_DN_DEFAULT 0x00000001

/* XPT_PMU :: MCPB_SP_PD_MEM_PWR_DN_CTRL :: MCPB_PKT_BUF1_MEM_PWR_DN [05:05] */
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_CTRL_MCPB_PKT_BUF1_MEM_PWR_DN_MASK 0x00000020
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_CTRL_MCPB_PKT_BUF1_MEM_PWR_DN_SHIFT 5
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_CTRL_MCPB_PKT_BUF1_MEM_PWR_DN_DEFAULT 0x00000001

/* XPT_PMU :: MCPB_SP_PD_MEM_PWR_DN_CTRL :: MCPB_PKT_BUF0_MEM_PWR_DN [04:04] */
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_CTRL_MCPB_PKT_BUF0_MEM_PWR_DN_MASK 0x00000010
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_CTRL_MCPB_PKT_BUF0_MEM_PWR_DN_SHIFT 4
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_CTRL_MCPB_PKT_BUF0_MEM_PWR_DN_DEFAULT 0x00000001

/* XPT_PMU :: MCPB_SP_PD_MEM_PWR_DN_CTRL :: MCPB_CFG_DCP_MEM_PWR_DN [03:03] */
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_CTRL_MCPB_CFG_DCP_MEM_PWR_DN_MASK 0x00000008
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_CTRL_MCPB_CFG_DCP_MEM_PWR_DN_SHIFT 3
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_CTRL_MCPB_CFG_DCP_MEM_PWR_DN_DEFAULT 0x00000001

/* XPT_PMU :: MCPB_SP_PD_MEM_PWR_DN_CTRL :: MCPB_CFG_BBUFF_MEM_PWR_DN [02:02] */
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_CTRL_MCPB_CFG_BBUFF_MEM_PWR_DN_MASK 0x00000004
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_CTRL_MCPB_CFG_BBUFF_MEM_PWR_DN_SHIFT 2
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_CTRL_MCPB_CFG_BBUFF_MEM_PWR_DN_DEFAULT 0x00000001

/* XPT_PMU :: MCPB_SP_PD_MEM_PWR_DN_CTRL :: MCPB_CFG_TMEU_MEM_PWR_DN [01:01] */
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_CTRL_MCPB_CFG_TMEU_MEM_PWR_DN_MASK 0x00000002
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_CTRL_MCPB_CFG_TMEU_MEM_PWR_DN_SHIFT 1
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_CTRL_MCPB_CFG_TMEU_MEM_PWR_DN_DEFAULT 0x00000001

/* XPT_PMU :: MCPB_SP_PD_MEM_PWR_DN_CTRL :: MCPB_CFG_DMA_SP_MEM_PWR_DN [00:00] */
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_CTRL_MCPB_CFG_DMA_SP_MEM_PWR_DN_MASK 0x00000001
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_CTRL_MCPB_CFG_DMA_SP_MEM_PWR_DN_SHIFT 0
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_CTRL_MCPB_CFG_DMA_SP_MEM_PWR_DN_DEFAULT 0x00000001

/***************************************************************************
 *MCPB_SP_PD_MEM_PWR_DN_STATUS - Power Management control
 ***************************************************************************/
/* XPT_PMU :: MCPB_SP_PD_MEM_PWR_DN_STATUS :: reserved0 [31:08] */
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_STATUS_reserved0_MASK   0xffffff00
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_STATUS_reserved0_SHIFT  8

/* XPT_PMU :: MCPB_SP_PD_MEM_PWR_DN_STATUS :: MCPB_BBUF1_MEM_PWR_DN_STATUS [07:07] */
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_STATUS_MCPB_BBUF1_MEM_PWR_DN_STATUS_MASK 0x00000080
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_STATUS_MCPB_BBUF1_MEM_PWR_DN_STATUS_SHIFT 7
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_STATUS_MCPB_BBUF1_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/* XPT_PMU :: MCPB_SP_PD_MEM_PWR_DN_STATUS :: MCPB_BBUF0_MEM_PWR_DN_STATUS [06:06] */
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_STATUS_MCPB_BBUF0_MEM_PWR_DN_STATUS_MASK 0x00000040
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_STATUS_MCPB_BBUF0_MEM_PWR_DN_STATUS_SHIFT 6
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_STATUS_MCPB_BBUF0_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/* XPT_PMU :: MCPB_SP_PD_MEM_PWR_DN_STATUS :: MCPB_PKT_BUF1_MEM_PWR_DN_STATUS [05:05] */
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_STATUS_MCPB_PKT_BUF1_MEM_PWR_DN_STATUS_MASK 0x00000020
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_STATUS_MCPB_PKT_BUF1_MEM_PWR_DN_STATUS_SHIFT 5
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_STATUS_MCPB_PKT_BUF1_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/* XPT_PMU :: MCPB_SP_PD_MEM_PWR_DN_STATUS :: MCPB_PKT_BUF0_MEM_PWR_DN_STATUS [04:04] */
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_STATUS_MCPB_PKT_BUF0_MEM_PWR_DN_STATUS_MASK 0x00000010
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_STATUS_MCPB_PKT_BUF0_MEM_PWR_DN_STATUS_SHIFT 4
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_STATUS_MCPB_PKT_BUF0_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/* XPT_PMU :: MCPB_SP_PD_MEM_PWR_DN_STATUS :: MCPB_CFG_DCP_MEM_PWR_DN_STATUS [03:03] */
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_STATUS_MCPB_CFG_DCP_MEM_PWR_DN_STATUS_MASK 0x00000008
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_STATUS_MCPB_CFG_DCP_MEM_PWR_DN_STATUS_SHIFT 3
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_STATUS_MCPB_CFG_DCP_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/* XPT_PMU :: MCPB_SP_PD_MEM_PWR_DN_STATUS :: MCPB_CFG_BBUFF_MEM_PWR_DN_STATUS [02:02] */
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_STATUS_MCPB_CFG_BBUFF_MEM_PWR_DN_STATUS_MASK 0x00000004
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_STATUS_MCPB_CFG_BBUFF_MEM_PWR_DN_STATUS_SHIFT 2
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_STATUS_MCPB_CFG_BBUFF_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/* XPT_PMU :: MCPB_SP_PD_MEM_PWR_DN_STATUS :: MCPB_CFG_TMEU_MEM_PWR_DN_STATUS [01:01] */
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_STATUS_MCPB_CFG_TMEU_MEM_PWR_DN_STATUS_MASK 0x00000002
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_STATUS_MCPB_CFG_TMEU_MEM_PWR_DN_STATUS_SHIFT 1
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_STATUS_MCPB_CFG_TMEU_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/* XPT_PMU :: MCPB_SP_PD_MEM_PWR_DN_STATUS :: MCPB_CFG_DMA_SP_MEM_PWR_DN_STATUS [00:00] */
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_STATUS_MCPB_CFG_DMA_SP_MEM_PWR_DN_STATUS_MASK 0x00000001
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_STATUS_MCPB_CFG_DMA_SP_MEM_PWR_DN_STATUS_SHIFT 0
#define BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_STATUS_MCPB_CFG_DMA_SP_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/***************************************************************************
 *MEMDMA_SP_PD_MEM_PWR_DN_CTRL - Power Management control
 ***************************************************************************/
/* XPT_PMU :: MEMDMA_SP_PD_MEM_PWR_DN_CTRL :: reserved0 [31:08] */
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_CTRL_reserved0_MASK   0xffffff00
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_CTRL_reserved0_SHIFT  8

/* XPT_PMU :: MEMDMA_SP_PD_MEM_PWR_DN_CTRL :: MEMDMA_MCPB_BBUF1_MEM_PWR_DN [07:07] */
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_CTRL_MEMDMA_MCPB_BBUF1_MEM_PWR_DN_MASK 0x00000080
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_CTRL_MEMDMA_MCPB_BBUF1_MEM_PWR_DN_SHIFT 7
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_CTRL_MEMDMA_MCPB_BBUF1_MEM_PWR_DN_DEFAULT 0x00000001

/* XPT_PMU :: MEMDMA_SP_PD_MEM_PWR_DN_CTRL :: MEMDMA_BBUF0_MEM_PWR_DN [06:06] */
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_CTRL_MEMDMA_BBUF0_MEM_PWR_DN_MASK 0x00000040
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_CTRL_MEMDMA_BBUF0_MEM_PWR_DN_SHIFT 6
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_CTRL_MEMDMA_BBUF0_MEM_PWR_DN_DEFAULT 0x00000001

/* XPT_PMU :: MEMDMA_SP_PD_MEM_PWR_DN_CTRL :: MEMDMA_MCPB_PKT_BUF1_MEM_PWR_DN [05:05] */
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_CTRL_MEMDMA_MCPB_PKT_BUF1_MEM_PWR_DN_MASK 0x00000020
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_CTRL_MEMDMA_MCPB_PKT_BUF1_MEM_PWR_DN_SHIFT 5
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_CTRL_MEMDMA_MCPB_PKT_BUF1_MEM_PWR_DN_DEFAULT 0x00000001

/* XPT_PMU :: MEMDMA_SP_PD_MEM_PWR_DN_CTRL :: MEMDMA_MCPB_PKT_BUF0_MEM_PWR_DN [04:04] */
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_CTRL_MEMDMA_MCPB_PKT_BUF0_MEM_PWR_DN_MASK 0x00000010
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_CTRL_MEMDMA_MCPB_PKT_BUF0_MEM_PWR_DN_SHIFT 4
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_CTRL_MEMDMA_MCPB_PKT_BUF0_MEM_PWR_DN_DEFAULT 0x00000001

/* XPT_PMU :: MEMDMA_SP_PD_MEM_PWR_DN_CTRL :: MEMDMA_MCPB_CFG_DCP_MEM_PWR_DN [03:03] */
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_CTRL_MEMDMA_MCPB_CFG_DCP_MEM_PWR_DN_MASK 0x00000008
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_CTRL_MEMDMA_MCPB_CFG_DCP_MEM_PWR_DN_SHIFT 3
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_CTRL_MEMDMA_MCPB_CFG_DCP_MEM_PWR_DN_DEFAULT 0x00000001

/* XPT_PMU :: MEMDMA_SP_PD_MEM_PWR_DN_CTRL :: MEMDMA_MCPB_CFG_BBUFF_MEM_PWR_DN [02:02] */
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_CTRL_MEMDMA_MCPB_CFG_BBUFF_MEM_PWR_DN_MASK 0x00000004
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_CTRL_MEMDMA_MCPB_CFG_BBUFF_MEM_PWR_DN_SHIFT 2
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_CTRL_MEMDMA_MCPB_CFG_BBUFF_MEM_PWR_DN_DEFAULT 0x00000001

/* XPT_PMU :: MEMDMA_SP_PD_MEM_PWR_DN_CTRL :: MEMDMA_MCPB_CFG_TMEU_MEM_PWR_DN [01:01] */
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_CTRL_MEMDMA_MCPB_CFG_TMEU_MEM_PWR_DN_MASK 0x00000002
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_CTRL_MEMDMA_MCPB_CFG_TMEU_MEM_PWR_DN_SHIFT 1
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_CTRL_MEMDMA_MCPB_CFG_TMEU_MEM_PWR_DN_DEFAULT 0x00000001

/* XPT_PMU :: MEMDMA_SP_PD_MEM_PWR_DN_CTRL :: MEMDMA_MCPB_CFG_DMA_SP_MEM_PWR_DN [00:00] */
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_CTRL_MEMDMA_MCPB_CFG_DMA_SP_MEM_PWR_DN_MASK 0x00000001
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_CTRL_MEMDMA_MCPB_CFG_DMA_SP_MEM_PWR_DN_SHIFT 0
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_CTRL_MEMDMA_MCPB_CFG_DMA_SP_MEM_PWR_DN_DEFAULT 0x00000001

/***************************************************************************
 *MEMDMA_SP_PD_MEM_PWR_DN_STATUS - Power Management control
 ***************************************************************************/
/* XPT_PMU :: MEMDMA_SP_PD_MEM_PWR_DN_STATUS :: reserved0 [31:08] */
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_STATUS_reserved0_MASK 0xffffff00
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_STATUS_reserved0_SHIFT 8

/* XPT_PMU :: MEMDMA_SP_PD_MEM_PWR_DN_STATUS :: MEMDMA_MCPB_BBUF1_MEM_PWR_DN_STATUS [07:07] */
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_STATUS_MEMDMA_MCPB_BBUF1_MEM_PWR_DN_STATUS_MASK 0x00000080
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_STATUS_MEMDMA_MCPB_BBUF1_MEM_PWR_DN_STATUS_SHIFT 7
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_STATUS_MEMDMA_MCPB_BBUF1_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/* XPT_PMU :: MEMDMA_SP_PD_MEM_PWR_DN_STATUS :: MEMDMA_MCPB_BBUF0_MEM_PWR_DN_STATUS [06:06] */
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_STATUS_MEMDMA_MCPB_BBUF0_MEM_PWR_DN_STATUS_MASK 0x00000040
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_STATUS_MEMDMA_MCPB_BBUF0_MEM_PWR_DN_STATUS_SHIFT 6
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_STATUS_MEMDMA_MCPB_BBUF0_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/* XPT_PMU :: MEMDMA_SP_PD_MEM_PWR_DN_STATUS :: MEMDMA_MCPB_PKT_BUF1_MEM_PWR_DN_STATUS [05:05] */
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_STATUS_MEMDMA_MCPB_PKT_BUF1_MEM_PWR_DN_STATUS_MASK 0x00000020
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_STATUS_MEMDMA_MCPB_PKT_BUF1_MEM_PWR_DN_STATUS_SHIFT 5
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_STATUS_MEMDMA_MCPB_PKT_BUF1_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/* XPT_PMU :: MEMDMA_SP_PD_MEM_PWR_DN_STATUS :: MEMDMA_MCPB_PKT_BUF0_MEM_PWR_DN_STATUS [04:04] */
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_STATUS_MEMDMA_MCPB_PKT_BUF0_MEM_PWR_DN_STATUS_MASK 0x00000010
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_STATUS_MEMDMA_MCPB_PKT_BUF0_MEM_PWR_DN_STATUS_SHIFT 4
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_STATUS_MEMDMA_MCPB_PKT_BUF0_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/* XPT_PMU :: MEMDMA_SP_PD_MEM_PWR_DN_STATUS :: MEMDMA_MCPB_CFG_DCP_MEM_PWR_DN_STATUS [03:03] */
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_STATUS_MEMDMA_MCPB_CFG_DCP_MEM_PWR_DN_STATUS_MASK 0x00000008
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_STATUS_MEMDMA_MCPB_CFG_DCP_MEM_PWR_DN_STATUS_SHIFT 3
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_STATUS_MEMDMA_MCPB_CFG_DCP_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/* XPT_PMU :: MEMDMA_SP_PD_MEM_PWR_DN_STATUS :: MEMDMA_MCPB_CFG_BBUFF_MEM_PWR_DN_STATUS [02:02] */
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_STATUS_MEMDMA_MCPB_CFG_BBUFF_MEM_PWR_DN_STATUS_MASK 0x00000004
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_STATUS_MEMDMA_MCPB_CFG_BBUFF_MEM_PWR_DN_STATUS_SHIFT 2
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_STATUS_MEMDMA_MCPB_CFG_BBUFF_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/* XPT_PMU :: MEMDMA_SP_PD_MEM_PWR_DN_STATUS :: MEMDMA_MCPB_CFG_TMEU_MEM_PWR_DN_STATUS [01:01] */
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_STATUS_MEMDMA_MCPB_CFG_TMEU_MEM_PWR_DN_STATUS_MASK 0x00000002
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_STATUS_MEMDMA_MCPB_CFG_TMEU_MEM_PWR_DN_STATUS_SHIFT 1
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_STATUS_MEMDMA_MCPB_CFG_TMEU_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/* XPT_PMU :: MEMDMA_SP_PD_MEM_PWR_DN_STATUS :: MEMDMA_MCPB_CFG_DMA_SP_MEM_PWR_DN_STATUS [00:00] */
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_STATUS_MEMDMA_MCPB_CFG_DMA_SP_MEM_PWR_DN_STATUS_MASK 0x00000001
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_STATUS_MEMDMA_MCPB_CFG_DMA_SP_MEM_PWR_DN_STATUS_SHIFT 0
#define BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_STATUS_MEMDMA_MCPB_CFG_DMA_SP_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/***************************************************************************
 *MSG_SP_PD_MEM_PWR_DN_CTRL - Power Management control
 ***************************************************************************/
/* XPT_PMU :: MSG_SP_PD_MEM_PWR_DN_CTRL :: reserved0 [31:14] */
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_CTRL_reserved0_MASK      0xffffc000
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_CTRL_reserved0_SHIFT     14

/* XPT_PMU :: MSG_SP_PD_MEM_PWR_DN_CTRL :: MSG_PTR_TABLE_MEM_PWR_DN [13:13] */
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_CTRL_MSG_PTR_TABLE_MEM_PWR_DN_MASK 0x00002000
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_CTRL_MSG_PTR_TABLE_MEM_PWR_DN_SHIFT 13
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_CTRL_MSG_PTR_TABLE_MEM_PWR_DN_DEFAULT 0x00000001

/* XPT_PMU :: MSG_SP_PD_MEM_PWR_DN_CTRL :: MSG_PKTBUF_MEM_PWR_DN [12:12] */
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_CTRL_MSG_PKTBUF_MEM_PWR_DN_MASK 0x00001000
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_CTRL_MSG_PKTBUF_MEM_PWR_DN_SHIFT 12
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_CTRL_MSG_PKTBUF_MEM_PWR_DN_DEFAULT 0x00000001

/* XPT_PMU :: MSG_SP_PD_MEM_PWR_DN_CTRL :: MSG_PID2BUF_TBLE_MEM_PWR_DN [11:11] */
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_CTRL_MSG_PID2BUF_TBLE_MEM_PWR_DN_MASK 0x00000800
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_CTRL_MSG_PID2BUF_TBLE_MEM_PWR_DN_SHIFT 11
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_CTRL_MSG_PID2BUF_TBLE_MEM_PWR_DN_DEFAULT 0x00000001

/* XPT_PMU :: MSG_SP_PD_MEM_PWR_DN_CTRL :: MSG_CRC_TABLE_MEM_PWR_DN [10:10] */
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_CTRL_MSG_CRC_TABLE_MEM_PWR_DN_MASK 0x00000400
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_CTRL_MSG_CRC_TABLE_MEM_PWR_DN_SHIFT 10
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_CTRL_MSG_CRC_TABLE_MEM_PWR_DN_DEFAULT 0x00000001

/* XPT_PMU :: MSG_SP_PD_MEM_PWR_DN_CTRL :: MSG_STATE_TABLE_MEM_PWR_DN [09:09] */
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_CTRL_MSG_STATE_TABLE_MEM_PWR_DN_MASK 0x00000200
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_CTRL_MSG_STATE_TABLE_MEM_PWR_DN_SHIFT 9
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_CTRL_MSG_STATE_TABLE_MEM_PWR_DN_DEFAULT 0x00000001

/* XPT_PMU :: MSG_SP_PD_MEM_PWR_DN_CTRL :: MSG_BUF_CTRL2_MEM_PWR_DN [08:08] */
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_CTRL_MSG_BUF_CTRL2_MEM_PWR_DN_MASK 0x00000100
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_CTRL_MSG_BUF_CTRL2_MEM_PWR_DN_SHIFT 8
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_CTRL_MSG_BUF_CTRL2_MEM_PWR_DN_DEFAULT 0x00000001

/* XPT_PMU :: MSG_SP_PD_MEM_PWR_DN_CTRL :: MSG_BUF_CTRL1_MEM_PWR_DN [07:07] */
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_CTRL_MSG_BUF_CTRL1_MEM_PWR_DN_MASK 0x00000080
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_CTRL_MSG_BUF_CTRL1_MEM_PWR_DN_SHIFT 7
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_CTRL_MSG_BUF_CTRL1_MEM_PWR_DN_DEFAULT 0x00000001

/* XPT_PMU :: MSG_SP_PD_MEM_PWR_DN_CTRL :: MSG_M16_ADDR_TABLE_MEM_PWR_DN [06:06] */
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_CTRL_MSG_M16_ADDR_TABLE_MEM_PWR_DN_MASK 0x00000040
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_CTRL_MSG_M16_ADDR_TABLE_MEM_PWR_DN_SHIFT 6
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_CTRL_MSG_M16_ADDR_TABLE_MEM_PWR_DN_DEFAULT 0x00000001

/* XPT_PMU :: MSG_SP_PD_MEM_PWR_DN_CTRL :: MSG_MATCH_TABLE_MEM_PWR_DN [05:05] */
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_CTRL_MSG_MATCH_TABLE_MEM_PWR_DN_MASK 0x00000020
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_CTRL_MSG_MATCH_TABLE_MEM_PWR_DN_SHIFT 5
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_CTRL_MSG_MATCH_TABLE_MEM_PWR_DN_DEFAULT 0x00000001

/* XPT_PMU :: MSG_SP_PD_MEM_PWR_DN_CTRL :: MSG_EXCL_TABLE_MEM_PWR_DN [04:04] */
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_CTRL_MSG_EXCL_TABLE_MEM_PWR_DN_MASK 0x00000010
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_CTRL_MSG_EXCL_TABLE_MEM_PWR_DN_SHIFT 4
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_CTRL_MSG_EXCL_TABLE_MEM_PWR_DN_DEFAULT 0x00000001

/* XPT_PMU :: MSG_SP_PD_MEM_PWR_DN_CTRL :: MSG_MASK_TABLE_MEM_PWR_DN [03:03] */
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_CTRL_MSG_MASK_TABLE_MEM_PWR_DN_MASK 0x00000008
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_CTRL_MSG_MASK_TABLE_MEM_PWR_DN_SHIFT 3
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_CTRL_MSG_MASK_TABLE_MEM_PWR_DN_DEFAULT 0x00000001

/* XPT_PMU :: MSG_SP_PD_MEM_PWR_DN_CTRL :: MSG_COEF_TABLE_MEM_PWR_DN [02:02] */
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_CTRL_MSG_COEF_TABLE_MEM_PWR_DN_MASK 0x00000004
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_CTRL_MSG_COEF_TABLE_MEM_PWR_DN_SHIFT 2
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_CTRL_MSG_COEF_TABLE_MEM_PWR_DN_DEFAULT 0x00000001

/* XPT_PMU :: MSG_SP_PD_MEM_PWR_DN_CTRL :: MSG_GEN_FILT_ADD_MEM_PWR_DN [01:01] */
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_CTRL_MSG_GEN_FILT_ADD_MEM_PWR_DN_MASK 0x00000002
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_CTRL_MSG_GEN_FILT_ADD_MEM_PWR_DN_SHIFT 1
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_CTRL_MSG_GEN_FILT_ADD_MEM_PWR_DN_DEFAULT 0x00000001

/* XPT_PMU :: MSG_SP_PD_MEM_PWR_DN_CTRL :: MSG_GEN_FILT_EN_MEM_PWR_DN [00:00] */
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_CTRL_MSG_GEN_FILT_EN_MEM_PWR_DN_MASK 0x00000001
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_CTRL_MSG_GEN_FILT_EN_MEM_PWR_DN_SHIFT 0
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_CTRL_MSG_GEN_FILT_EN_MEM_PWR_DN_DEFAULT 0x00000001

/***************************************************************************
 *MSG_SP_PD_MEM_PWR_DN_STATUS - Power Management control
 ***************************************************************************/
/* XPT_PMU :: MSG_SP_PD_MEM_PWR_DN_STATUS :: reserved0 [31:14] */
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_STATUS_reserved0_MASK    0xffffc000
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_STATUS_reserved0_SHIFT   14

/* XPT_PMU :: MSG_SP_PD_MEM_PWR_DN_STATUS :: MSG_PTR_TABLE_MEM_PWR_DN_STATUS [13:13] */
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_STATUS_MSG_PTR_TABLE_MEM_PWR_DN_STATUS_MASK 0x00002000
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_STATUS_MSG_PTR_TABLE_MEM_PWR_DN_STATUS_SHIFT 13
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_STATUS_MSG_PTR_TABLE_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/* XPT_PMU :: MSG_SP_PD_MEM_PWR_DN_STATUS :: MSG_PKTBUF_MEM_PWR_DN_STATUS [12:12] */
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_STATUS_MSG_PKTBUF_MEM_PWR_DN_STATUS_MASK 0x00001000
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_STATUS_MSG_PKTBUF_MEM_PWR_DN_STATUS_SHIFT 12
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_STATUS_MSG_PKTBUF_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/* XPT_PMU :: MSG_SP_PD_MEM_PWR_DN_STATUS :: MSG_PID2BUF_TBLE_MEM_PWR_DN_STATUS [11:11] */
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_STATUS_MSG_PID2BUF_TBLE_MEM_PWR_DN_STATUS_MASK 0x00000800
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_STATUS_MSG_PID2BUF_TBLE_MEM_PWR_DN_STATUS_SHIFT 11
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_STATUS_MSG_PID2BUF_TBLE_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/* XPT_PMU :: MSG_SP_PD_MEM_PWR_DN_STATUS :: MSG_CRC_TABLE_MEM_PWR_DN_STATUS [10:10] */
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_STATUS_MSG_CRC_TABLE_MEM_PWR_DN_STATUS_MASK 0x00000400
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_STATUS_MSG_CRC_TABLE_MEM_PWR_DN_STATUS_SHIFT 10
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_STATUS_MSG_CRC_TABLE_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/* XPT_PMU :: MSG_SP_PD_MEM_PWR_DN_STATUS :: MSG_STATE_TABLE_MEM_PWR_DN_STATUS [09:09] */
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_STATUS_MSG_STATE_TABLE_MEM_PWR_DN_STATUS_MASK 0x00000200
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_STATUS_MSG_STATE_TABLE_MEM_PWR_DN_STATUS_SHIFT 9
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_STATUS_MSG_STATE_TABLE_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/* XPT_PMU :: MSG_SP_PD_MEM_PWR_DN_STATUS :: MSG_BUF_CTRL2_MEM_PWR_DN_STATUS [08:08] */
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_STATUS_MSG_BUF_CTRL2_MEM_PWR_DN_STATUS_MASK 0x00000100
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_STATUS_MSG_BUF_CTRL2_MEM_PWR_DN_STATUS_SHIFT 8
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_STATUS_MSG_BUF_CTRL2_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/* XPT_PMU :: MSG_SP_PD_MEM_PWR_DN_STATUS :: MSG_BUF_CTRL1_MEM_PWR_DN_STATUS [07:07] */
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_STATUS_MSG_BUF_CTRL1_MEM_PWR_DN_STATUS_MASK 0x00000080
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_STATUS_MSG_BUF_CTRL1_MEM_PWR_DN_STATUS_SHIFT 7
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_STATUS_MSG_BUF_CTRL1_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/* XPT_PMU :: MSG_SP_PD_MEM_PWR_DN_STATUS :: MSG_M16_ADDR_TABLE_MEM_PWR_DN_STATUS [06:06] */
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_STATUS_MSG_M16_ADDR_TABLE_MEM_PWR_DN_STATUS_MASK 0x00000040
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_STATUS_MSG_M16_ADDR_TABLE_MEM_PWR_DN_STATUS_SHIFT 6
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_STATUS_MSG_M16_ADDR_TABLE_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/* XPT_PMU :: MSG_SP_PD_MEM_PWR_DN_STATUS :: MSG_MATCH_TABLE_MEM_PWR_DN_STATUS [05:05] */
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_STATUS_MSG_MATCH_TABLE_MEM_PWR_DN_STATUS_MASK 0x00000020
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_STATUS_MSG_MATCH_TABLE_MEM_PWR_DN_STATUS_SHIFT 5
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_STATUS_MSG_MATCH_TABLE_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/* XPT_PMU :: MSG_SP_PD_MEM_PWR_DN_STATUS :: MSG_EXCL_TABLE_MEM_PWR_DN_STATUS [04:04] */
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_STATUS_MSG_EXCL_TABLE_MEM_PWR_DN_STATUS_MASK 0x00000010
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_STATUS_MSG_EXCL_TABLE_MEM_PWR_DN_STATUS_SHIFT 4
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_STATUS_MSG_EXCL_TABLE_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/* XPT_PMU :: MSG_SP_PD_MEM_PWR_DN_STATUS :: MSG_MASK_TABLE_MEM_PWR_DN_STATUS [03:03] */
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_STATUS_MSG_MASK_TABLE_MEM_PWR_DN_STATUS_MASK 0x00000008
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_STATUS_MSG_MASK_TABLE_MEM_PWR_DN_STATUS_SHIFT 3
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_STATUS_MSG_MASK_TABLE_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/* XPT_PMU :: MSG_SP_PD_MEM_PWR_DN_STATUS :: MSG_COEF_TABLE_MEM_PWR_DN_STATUS [02:02] */
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_STATUS_MSG_COEF_TABLE_MEM_PWR_DN_STATUS_MASK 0x00000004
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_STATUS_MSG_COEF_TABLE_MEM_PWR_DN_STATUS_SHIFT 2
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_STATUS_MSG_COEF_TABLE_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/* XPT_PMU :: MSG_SP_PD_MEM_PWR_DN_STATUS :: MSG_GEN_FILT_ADD_MEM_PWR_DN_STATUS [01:01] */
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_STATUS_MSG_GEN_FILT_ADD_MEM_PWR_DN_STATUS_MASK 0x00000002
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_STATUS_MSG_GEN_FILT_ADD_MEM_PWR_DN_STATUS_SHIFT 1
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_STATUS_MSG_GEN_FILT_ADD_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/* XPT_PMU :: MSG_SP_PD_MEM_PWR_DN_STATUS :: MSG_GEN_FILT_EN_MEM_PWR_DN_STATUS [00:00] */
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_STATUS_MSG_GEN_FILT_EN_MEM_PWR_DN_STATUS_MASK 0x00000001
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_STATUS_MSG_GEN_FILT_EN_MEM_PWR_DN_STATUS_SHIFT 0
#define BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_STATUS_MSG_GEN_FILT_EN_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/***************************************************************************
 *RAVE_SP_PD_MEM_PWR_DN_CTRL - Power Management control
 ***************************************************************************/
/* XPT_PMU :: RAVE_SP_PD_MEM_PWR_DN_CTRL :: reserved0 [31:09] */
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_CTRL_reserved0_MASK     0xfffffe00
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_CTRL_reserved0_SHIFT    9

/* XPT_PMU :: RAVE_SP_PD_MEM_PWR_DN_CTRL :: RAVE_POINTER_MEM_PWR_DN [08:08] */
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_CTRL_RAVE_POINTER_MEM_PWR_DN_MASK 0x00000100
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_CTRL_RAVE_POINTER_MEM_PWR_DN_SHIFT 8
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_CTRL_RAVE_POINTER_MEM_PWR_DN_DEFAULT 0x00000001

/* XPT_PMU :: RAVE_SP_PD_MEM_PWR_DN_CTRL :: RAVE_XPT_AVR_SMEM_MEM_PWR_DN [07:07] */
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_CTRL_RAVE_XPT_AVR_SMEM_MEM_PWR_DN_MASK 0x00000080
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_CTRL_RAVE_XPT_AVR_SMEM_MEM_PWR_DN_SHIFT 7
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_CTRL_RAVE_XPT_AVR_SMEM_MEM_PWR_DN_DEFAULT 0x00000001

/* XPT_PMU :: RAVE_SP_PD_MEM_PWR_DN_CTRL :: RAVE_MUX_BUFFER_MEM_PWR_DN [06:06] */
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_CTRL_RAVE_MUX_BUFFER_MEM_PWR_DN_MASK 0x00000040
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_CTRL_RAVE_MUX_BUFFER_MEM_PWR_DN_SHIFT 6
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_CTRL_RAVE_MUX_BUFFER_MEM_PWR_DN_DEFAULT 0x00000001

/* XPT_PMU :: RAVE_SP_PD_MEM_PWR_DN_CTRL :: RAVE_IMEM0_MEM_PWR_DN [05:05] */
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_CTRL_RAVE_IMEM0_MEM_PWR_DN_MASK 0x00000020
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_CTRL_RAVE_IMEM0_MEM_PWR_DN_SHIFT 5
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_CTRL_RAVE_IMEM0_MEM_PWR_DN_DEFAULT 0x00000001

/* XPT_PMU :: RAVE_SP_PD_MEM_PWR_DN_CTRL :: RAVE_DMEM1_MEM_PWR_DN [04:04] */
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_CTRL_RAVE_DMEM1_MEM_PWR_DN_MASK 0x00000010
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_CTRL_RAVE_DMEM1_MEM_PWR_DN_SHIFT 4
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_CTRL_RAVE_DMEM1_MEM_PWR_DN_DEFAULT 0x00000001

/* XPT_PMU :: RAVE_SP_PD_MEM_PWR_DN_CTRL :: RAVE_DMEM0_MEM_PWR_DN [03:03] */
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_CTRL_RAVE_DMEM0_MEM_PWR_DN_MASK 0x00000008
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_CTRL_RAVE_DMEM0_MEM_PWR_DN_SHIFT 3
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_CTRL_RAVE_DMEM0_MEM_PWR_DN_DEFAULT 0x00000001

/* XPT_PMU :: RAVE_SP_PD_MEM_PWR_DN_CTRL :: RAVE_SPARE_MEM_PWR_DN [02:02] */
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_CTRL_RAVE_SPARE_MEM_PWR_DN_MASK 0x00000004
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_CTRL_RAVE_SPARE_MEM_PWR_DN_SHIFT 2
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_CTRL_RAVE_SPARE_MEM_PWR_DN_DEFAULT 0x00000001

/* XPT_PMU :: RAVE_SP_PD_MEM_PWR_DN_CTRL :: RAVE_CX_TABLE_1_MEM_PWR_DN [01:01] */
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_CTRL_RAVE_CX_TABLE_1_MEM_PWR_DN_MASK 0x00000002
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_CTRL_RAVE_CX_TABLE_1_MEM_PWR_DN_SHIFT 1
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_CTRL_RAVE_CX_TABLE_1_MEM_PWR_DN_DEFAULT 0x00000001

/* XPT_PMU :: RAVE_SP_PD_MEM_PWR_DN_CTRL :: RAVE_CX_TABLE_0_MEM_PWR_DN [00:00] */
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_CTRL_RAVE_CX_TABLE_0_MEM_PWR_DN_MASK 0x00000001
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_CTRL_RAVE_CX_TABLE_0_MEM_PWR_DN_SHIFT 0
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_CTRL_RAVE_CX_TABLE_0_MEM_PWR_DN_DEFAULT 0x00000001

/***************************************************************************
 *RAVE_SP_PD_MEM_PWR_DN_STATUS - Power Management control
 ***************************************************************************/
/* XPT_PMU :: RAVE_SP_PD_MEM_PWR_DN_STATUS :: reserved0 [31:09] */
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_STATUS_reserved0_MASK   0xfffffe00
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_STATUS_reserved0_SHIFT  9

/* XPT_PMU :: RAVE_SP_PD_MEM_PWR_DN_STATUS :: RAVE_POINTER_MEM_PWR_DN_STATUS [08:08] */
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_STATUS_RAVE_POINTER_MEM_PWR_DN_STATUS_MASK 0x00000100
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_STATUS_RAVE_POINTER_MEM_PWR_DN_STATUS_SHIFT 8
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_STATUS_RAVE_POINTER_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/* XPT_PMU :: RAVE_SP_PD_MEM_PWR_DN_STATUS :: RAVE_XPT_AVR_SMEM_MEM_PWR_DN_STATUS [07:07] */
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_STATUS_RAVE_XPT_AVR_SMEM_MEM_PWR_DN_STATUS_MASK 0x00000080
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_STATUS_RAVE_XPT_AVR_SMEM_MEM_PWR_DN_STATUS_SHIFT 7
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_STATUS_RAVE_XPT_AVR_SMEM_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/* XPT_PMU :: RAVE_SP_PD_MEM_PWR_DN_STATUS :: RAVE_MUX_BUFFER_MEM_PWR_DN_STATUS [06:06] */
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_STATUS_RAVE_MUX_BUFFER_MEM_PWR_DN_STATUS_MASK 0x00000040
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_STATUS_RAVE_MUX_BUFFER_MEM_PWR_DN_STATUS_SHIFT 6
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_STATUS_RAVE_MUX_BUFFER_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/* XPT_PMU :: RAVE_SP_PD_MEM_PWR_DN_STATUS :: RAVE_IMEM0_MEM_PWR_DN_STATUS [05:05] */
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_STATUS_RAVE_IMEM0_MEM_PWR_DN_STATUS_MASK 0x00000020
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_STATUS_RAVE_IMEM0_MEM_PWR_DN_STATUS_SHIFT 5
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_STATUS_RAVE_IMEM0_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/* XPT_PMU :: RAVE_SP_PD_MEM_PWR_DN_STATUS :: RAVE_DMEM1_MEM_PWR_DN_STATUS [04:04] */
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_STATUS_RAVE_DMEM1_MEM_PWR_DN_STATUS_MASK 0x00000010
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_STATUS_RAVE_DMEM1_MEM_PWR_DN_STATUS_SHIFT 4
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_STATUS_RAVE_DMEM1_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/* XPT_PMU :: RAVE_SP_PD_MEM_PWR_DN_STATUS :: RAVE_DMEM0_MEM_PWR_DN_STATUS [03:03] */
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_STATUS_RAVE_DMEM0_MEM_PWR_DN_STATUS_MASK 0x00000008
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_STATUS_RAVE_DMEM0_MEM_PWR_DN_STATUS_SHIFT 3
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_STATUS_RAVE_DMEM0_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/* XPT_PMU :: RAVE_SP_PD_MEM_PWR_DN_STATUS :: RAVE_SPARE_MEM_PWR_DN_STATUS [02:02] */
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_STATUS_RAVE_SPARE_MEM_PWR_DN_STATUS_MASK 0x00000004
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_STATUS_RAVE_SPARE_MEM_PWR_DN_STATUS_SHIFT 2
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_STATUS_RAVE_SPARE_MEM_PWR_DN_STATUS_DEFAULT 0x00000000

/* XPT_PMU :: RAVE_SP_PD_MEM_PWR_DN_STATUS :: RAVE_CX_TABLE_1_MEM_PWR_DN_STATUS [01:01] */
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_STATUS_RAVE_CX_TABLE_1_MEM_PWR_DN_STATUS_MASK 0x00000002
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_STATUS_RAVE_CX_TABLE_1_MEM_PWR_DN_STATUS_SHIFT 1
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_STATUS_RAVE_CX_TABLE_1_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/* XPT_PMU :: RAVE_SP_PD_MEM_PWR_DN_STATUS :: RAVE_CX_TABLE_0_MEM_PWR_DN_STATUS [00:00] */
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_STATUS_RAVE_CX_TABLE_0_MEM_PWR_DN_STATUS_MASK 0x00000001
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_STATUS_RAVE_CX_TABLE_0_MEM_PWR_DN_STATUS_SHIFT 0
#define BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_STATUS_RAVE_CX_TABLE_0_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/***************************************************************************
 *TSIO_SP_PD_MEM_PWR_DN_CTRL - Power Management control
 ***************************************************************************/
/* XPT_PMU :: TSIO_SP_PD_MEM_PWR_DN_CTRL :: reserved0 [31:06] */
#define BCHP_XPT_PMU_TSIO_SP_PD_MEM_PWR_DN_CTRL_reserved0_MASK     0xffffffc0
#define BCHP_XPT_PMU_TSIO_SP_PD_MEM_PWR_DN_CTRL_reserved0_SHIFT    6

/* XPT_PMU :: TSIO_SP_PD_MEM_PWR_DN_CTRL :: TSIO_RX_CFG_MEM_PWR_DN [05:05] */
#define BCHP_XPT_PMU_TSIO_SP_PD_MEM_PWR_DN_CTRL_TSIO_RX_CFG_MEM_PWR_DN_MASK 0x00000020
#define BCHP_XPT_PMU_TSIO_SP_PD_MEM_PWR_DN_CTRL_TSIO_RX_CFG_MEM_PWR_DN_SHIFT 5
#define BCHP_XPT_PMU_TSIO_SP_PD_MEM_PWR_DN_CTRL_TSIO_RX_CFG_MEM_PWR_DN_DEFAULT 0x00000001

/* XPT_PMU :: TSIO_SP_PD_MEM_PWR_DN_CTRL :: TSIO_RX_CNC_MEM_PWR_DN [04:04] */
#define BCHP_XPT_PMU_TSIO_SP_PD_MEM_PWR_DN_CTRL_TSIO_RX_CNC_MEM_PWR_DN_MASK 0x00000010
#define BCHP_XPT_PMU_TSIO_SP_PD_MEM_PWR_DN_CTRL_TSIO_RX_CNC_MEM_PWR_DN_SHIFT 4
#define BCHP_XPT_PMU_TSIO_SP_PD_MEM_PWR_DN_CTRL_TSIO_RX_CNC_MEM_PWR_DN_DEFAULT 0x00000001

/* XPT_PMU :: TSIO_SP_PD_MEM_PWR_DN_CTRL :: TSIO_TX_CNC_MEM_PWR_DN [03:03] */
#define BCHP_XPT_PMU_TSIO_SP_PD_MEM_PWR_DN_CTRL_TSIO_TX_CNC_MEM_PWR_DN_MASK 0x00000008
#define BCHP_XPT_PMU_TSIO_SP_PD_MEM_PWR_DN_CTRL_TSIO_TX_CNC_MEM_PWR_DN_SHIFT 3
#define BCHP_XPT_PMU_TSIO_SP_PD_MEM_PWR_DN_CTRL_TSIO_TX_CNC_MEM_PWR_DN_DEFAULT 0x00000001

/* XPT_PMU :: TSIO_SP_PD_MEM_PWR_DN_CTRL :: reserved1 [02:02] */
#define BCHP_XPT_PMU_TSIO_SP_PD_MEM_PWR_DN_CTRL_reserved1_MASK     0x00000004
#define BCHP_XPT_PMU_TSIO_SP_PD_MEM_PWR_DN_CTRL_reserved1_SHIFT    2

/* XPT_PMU :: TSIO_SP_PD_MEM_PWR_DN_CTRL :: TSIO_SERVICE_ID_MEM1_PWR_DN [01:01] */
#define BCHP_XPT_PMU_TSIO_SP_PD_MEM_PWR_DN_CTRL_TSIO_SERVICE_ID_MEM1_PWR_DN_MASK 0x00000002
#define BCHP_XPT_PMU_TSIO_SP_PD_MEM_PWR_DN_CTRL_TSIO_SERVICE_ID_MEM1_PWR_DN_SHIFT 1
#define BCHP_XPT_PMU_TSIO_SP_PD_MEM_PWR_DN_CTRL_TSIO_SERVICE_ID_MEM1_PWR_DN_DEFAULT 0x00000001

/* XPT_PMU :: TSIO_SP_PD_MEM_PWR_DN_CTRL :: TSIO_SERVICE_ID_MEM0_PWR_DN [00:00] */
#define BCHP_XPT_PMU_TSIO_SP_PD_MEM_PWR_DN_CTRL_TSIO_SERVICE_ID_MEM0_PWR_DN_MASK 0x00000001
#define BCHP_XPT_PMU_TSIO_SP_PD_MEM_PWR_DN_CTRL_TSIO_SERVICE_ID_MEM0_PWR_DN_SHIFT 0
#define BCHP_XPT_PMU_TSIO_SP_PD_MEM_PWR_DN_CTRL_TSIO_SERVICE_ID_MEM0_PWR_DN_DEFAULT 0x00000001

/***************************************************************************
 *TSIO_SP_PD_MEM_PWR_DN_STATUS - Power Management control
 ***************************************************************************/
/* XPT_PMU :: TSIO_SP_PD_MEM_PWR_DN_STATUS :: reserved0 [31:06] */
#define BCHP_XPT_PMU_TSIO_SP_PD_MEM_PWR_DN_STATUS_reserved0_MASK   0xffffffc0
#define BCHP_XPT_PMU_TSIO_SP_PD_MEM_PWR_DN_STATUS_reserved0_SHIFT  6

/* XPT_PMU :: TSIO_SP_PD_MEM_PWR_DN_STATUS :: TSIO_RX_CFG_MEM_PWR_DN_STATUS [05:05] */
#define BCHP_XPT_PMU_TSIO_SP_PD_MEM_PWR_DN_STATUS_TSIO_RX_CFG_MEM_PWR_DN_STATUS_MASK 0x00000020
#define BCHP_XPT_PMU_TSIO_SP_PD_MEM_PWR_DN_STATUS_TSIO_RX_CFG_MEM_PWR_DN_STATUS_SHIFT 5
#define BCHP_XPT_PMU_TSIO_SP_PD_MEM_PWR_DN_STATUS_TSIO_RX_CFG_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/* XPT_PMU :: TSIO_SP_PD_MEM_PWR_DN_STATUS :: TSIO_RX_CNC_MEM_PWR_DN_STATUS [04:04] */
#define BCHP_XPT_PMU_TSIO_SP_PD_MEM_PWR_DN_STATUS_TSIO_RX_CNC_MEM_PWR_DN_STATUS_MASK 0x00000010
#define BCHP_XPT_PMU_TSIO_SP_PD_MEM_PWR_DN_STATUS_TSIO_RX_CNC_MEM_PWR_DN_STATUS_SHIFT 4
#define BCHP_XPT_PMU_TSIO_SP_PD_MEM_PWR_DN_STATUS_TSIO_RX_CNC_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/* XPT_PMU :: TSIO_SP_PD_MEM_PWR_DN_STATUS :: TSIO_TX_CNC_MEM_PWR_DN_STATUS [03:03] */
#define BCHP_XPT_PMU_TSIO_SP_PD_MEM_PWR_DN_STATUS_TSIO_TX_CNC_MEM_PWR_DN_STATUS_MASK 0x00000008
#define BCHP_XPT_PMU_TSIO_SP_PD_MEM_PWR_DN_STATUS_TSIO_TX_CNC_MEM_PWR_DN_STATUS_SHIFT 3
#define BCHP_XPT_PMU_TSIO_SP_PD_MEM_PWR_DN_STATUS_TSIO_TX_CNC_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/* XPT_PMU :: TSIO_SP_PD_MEM_PWR_DN_STATUS :: reserved1 [02:02] */
#define BCHP_XPT_PMU_TSIO_SP_PD_MEM_PWR_DN_STATUS_reserved1_MASK   0x00000004
#define BCHP_XPT_PMU_TSIO_SP_PD_MEM_PWR_DN_STATUS_reserved1_SHIFT  2

/* XPT_PMU :: TSIO_SP_PD_MEM_PWR_DN_STATUS :: TSIO_SERVICE_ID_MEM1_PWR_DN_STATUS [01:01] */
#define BCHP_XPT_PMU_TSIO_SP_PD_MEM_PWR_DN_STATUS_TSIO_SERVICE_ID_MEM1_PWR_DN_STATUS_MASK 0x00000002
#define BCHP_XPT_PMU_TSIO_SP_PD_MEM_PWR_DN_STATUS_TSIO_SERVICE_ID_MEM1_PWR_DN_STATUS_SHIFT 1
#define BCHP_XPT_PMU_TSIO_SP_PD_MEM_PWR_DN_STATUS_TSIO_SERVICE_ID_MEM1_PWR_DN_STATUS_DEFAULT 0x00000001

/* XPT_PMU :: TSIO_SP_PD_MEM_PWR_DN_STATUS :: TSIO_SERVICE_ID_MEM0_PWR_DN_STATUS [00:00] */
#define BCHP_XPT_PMU_TSIO_SP_PD_MEM_PWR_DN_STATUS_TSIO_SERVICE_ID_MEM0_PWR_DN_STATUS_MASK 0x00000001
#define BCHP_XPT_PMU_TSIO_SP_PD_MEM_PWR_DN_STATUS_TSIO_SERVICE_ID_MEM0_PWR_DN_STATUS_SHIFT 0

/***************************************************************************
 *PCROFFSET_SP_PD_MEM_PWR_DN_CTRL - Power Management control
 ***************************************************************************/
/* XPT_PMU :: PCROFFSET_SP_PD_MEM_PWR_DN_CTRL :: reserved0 [31:01] */
#define BCHP_XPT_PMU_PCROFFSET_SP_PD_MEM_PWR_DN_CTRL_reserved0_MASK 0xfffffffe
#define BCHP_XPT_PMU_PCROFFSET_SP_PD_MEM_PWR_DN_CTRL_reserved0_SHIFT 1

/* XPT_PMU :: PCROFFSET_SP_PD_MEM_PWR_DN_CTRL :: PCROFFSET_OFFSET_TABLE_MEM_PWR_DN [00:00] */
#define BCHP_XPT_PMU_PCROFFSET_SP_PD_MEM_PWR_DN_CTRL_PCROFFSET_OFFSET_TABLE_MEM_PWR_DN_MASK 0x00000001
#define BCHP_XPT_PMU_PCROFFSET_SP_PD_MEM_PWR_DN_CTRL_PCROFFSET_OFFSET_TABLE_MEM_PWR_DN_SHIFT 0
#define BCHP_XPT_PMU_PCROFFSET_SP_PD_MEM_PWR_DN_CTRL_PCROFFSET_OFFSET_TABLE_MEM_PWR_DN_DEFAULT 0x00000001

/***************************************************************************
 *PCROFFSET_SP_PD_MEM_PWR_DN_STATUS - Power Management control
 ***************************************************************************/
/* XPT_PMU :: PCROFFSET_SP_PD_MEM_PWR_DN_STATUS :: reserved0 [31:01] */
#define BCHP_XPT_PMU_PCROFFSET_SP_PD_MEM_PWR_DN_STATUS_reserved0_MASK 0xfffffffe
#define BCHP_XPT_PMU_PCROFFSET_SP_PD_MEM_PWR_DN_STATUS_reserved0_SHIFT 1

/* XPT_PMU :: PCROFFSET_SP_PD_MEM_PWR_DN_STATUS :: PCROFFSET_OFFSET_TABLE_MEM_PWR_DN_STATUS [00:00] */
#define BCHP_XPT_PMU_PCROFFSET_SP_PD_MEM_PWR_DN_STATUS_PCROFFSET_OFFSET_TABLE_MEM_PWR_DN_STATUS_MASK 0x00000001
#define BCHP_XPT_PMU_PCROFFSET_SP_PD_MEM_PWR_DN_STATUS_PCROFFSET_OFFSET_TABLE_MEM_PWR_DN_STATUS_SHIFT 0
#define BCHP_XPT_PMU_PCROFFSET_SP_PD_MEM_PWR_DN_STATUS_PCROFFSET_OFFSET_TABLE_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/***************************************************************************
 *PSUB_SP_PD_MEM_PWR_DN_CTRL - Power Management control
 ***************************************************************************/
/* XPT_PMU :: PSUB_SP_PD_MEM_PWR_DN_CTRL :: reserved0 [31:01] */
#define BCHP_XPT_PMU_PSUB_SP_PD_MEM_PWR_DN_CTRL_reserved0_MASK     0xfffffffe
#define BCHP_XPT_PMU_PSUB_SP_PD_MEM_PWR_DN_CTRL_reserved0_SHIFT    1

/* XPT_PMU :: PSUB_SP_PD_MEM_PWR_DN_CTRL :: PSUB_BUF_MEM_PWR_DN [00:00] */
#define BCHP_XPT_PMU_PSUB_SP_PD_MEM_PWR_DN_CTRL_PSUB_BUF_MEM_PWR_DN_MASK 0x00000001
#define BCHP_XPT_PMU_PSUB_SP_PD_MEM_PWR_DN_CTRL_PSUB_BUF_MEM_PWR_DN_SHIFT 0
#define BCHP_XPT_PMU_PSUB_SP_PD_MEM_PWR_DN_CTRL_PSUB_BUF_MEM_PWR_DN_DEFAULT 0x00000001

/***************************************************************************
 *PSUB_SP_PD_MEM_PWR_DN_STATUS - Power Management control
 ***************************************************************************/
/* XPT_PMU :: PSUB_SP_PD_MEM_PWR_DN_STATUS :: reserved0 [31:01] */
#define BCHP_XPT_PMU_PSUB_SP_PD_MEM_PWR_DN_STATUS_reserved0_MASK   0xfffffffe
#define BCHP_XPT_PMU_PSUB_SP_PD_MEM_PWR_DN_STATUS_reserved0_SHIFT  1

/* XPT_PMU :: PSUB_SP_PD_MEM_PWR_DN_STATUS :: PSUB_BUF_MEM_PWR_DN_STATUS [00:00] */
#define BCHP_XPT_PMU_PSUB_SP_PD_MEM_PWR_DN_STATUS_PSUB_BUF_MEM_PWR_DN_STATUS_MASK 0x00000001
#define BCHP_XPT_PMU_PSUB_SP_PD_MEM_PWR_DN_STATUS_PSUB_BUF_MEM_PWR_DN_STATUS_SHIFT 0
#define BCHP_XPT_PMU_PSUB_SP_PD_MEM_PWR_DN_STATUS_PSUB_BUF_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/***************************************************************************
 *RSBUFF_SP_PD_MEM_PWR_DN_CTRL - Power Management control
 ***************************************************************************/
/* XPT_PMU :: RSBUFF_SP_PD_MEM_PWR_DN_CTRL :: reserved0 [31:01] */
#define BCHP_XPT_PMU_RSBUFF_SP_PD_MEM_PWR_DN_CTRL_reserved0_MASK   0xfffffffe
#define BCHP_XPT_PMU_RSBUFF_SP_PD_MEM_PWR_DN_CTRL_reserved0_SHIFT  1

/* XPT_PMU :: RSBUFF_SP_PD_MEM_PWR_DN_CTRL :: RSBUFF_TB_MEM_PWR_DN [00:00] */
#define BCHP_XPT_PMU_RSBUFF_SP_PD_MEM_PWR_DN_CTRL_RSBUFF_TB_MEM_PWR_DN_MASK 0x00000001
#define BCHP_XPT_PMU_RSBUFF_SP_PD_MEM_PWR_DN_CTRL_RSBUFF_TB_MEM_PWR_DN_SHIFT 0
#define BCHP_XPT_PMU_RSBUFF_SP_PD_MEM_PWR_DN_CTRL_RSBUFF_TB_MEM_PWR_DN_DEFAULT 0x00000001

/***************************************************************************
 *RSBUFF_SP_PD_MEM_PWR_DN_STATUS - Power Management control
 ***************************************************************************/
/* XPT_PMU :: RSBUFF_SP_PD_MEM_PWR_DN_STATUS :: reserved0 [31:01] */
#define BCHP_XPT_PMU_RSBUFF_SP_PD_MEM_PWR_DN_STATUS_reserved0_MASK 0xfffffffe
#define BCHP_XPT_PMU_RSBUFF_SP_PD_MEM_PWR_DN_STATUS_reserved0_SHIFT 1

/* XPT_PMU :: RSBUFF_SP_PD_MEM_PWR_DN_STATUS :: RSBUFF_TB_MEM_PWR_DN_STATUS [00:00] */
#define BCHP_XPT_PMU_RSBUFF_SP_PD_MEM_PWR_DN_STATUS_RSBUFF_TB_MEM_PWR_DN_STATUS_MASK 0x00000001
#define BCHP_XPT_PMU_RSBUFF_SP_PD_MEM_PWR_DN_STATUS_RSBUFF_TB_MEM_PWR_DN_STATUS_SHIFT 0
#define BCHP_XPT_PMU_RSBUFF_SP_PD_MEM_PWR_DN_STATUS_RSBUFF_TB_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/***************************************************************************
 *XCBUFF_SP_PD_MEM_PWR_DN_CTRL - Power Management control
 ***************************************************************************/
/* XPT_PMU :: XCBUFF_SP_PD_MEM_PWR_DN_CTRL :: reserved0 [31:01] */
#define BCHP_XPT_PMU_XCBUFF_SP_PD_MEM_PWR_DN_CTRL_reserved0_MASK   0xfffffffe
#define BCHP_XPT_PMU_XCBUFF_SP_PD_MEM_PWR_DN_CTRL_reserved0_SHIFT  1

/* XPT_PMU :: XCBUFF_SP_PD_MEM_PWR_DN_CTRL :: XCBUFF_PMEM_MEM_PWR_DN [00:00] */
#define BCHP_XPT_PMU_XCBUFF_SP_PD_MEM_PWR_DN_CTRL_XCBUFF_PMEM_MEM_PWR_DN_MASK 0x00000001
#define BCHP_XPT_PMU_XCBUFF_SP_PD_MEM_PWR_DN_CTRL_XCBUFF_PMEM_MEM_PWR_DN_SHIFT 0
#define BCHP_XPT_PMU_XCBUFF_SP_PD_MEM_PWR_DN_CTRL_XCBUFF_PMEM_MEM_PWR_DN_DEFAULT 0x00000001

/***************************************************************************
 *XCBUFF_SP_PD_MEM_PWR_DN_STATUS - Power Management control
 ***************************************************************************/
/* XPT_PMU :: XCBUFF_SP_PD_MEM_PWR_DN_STATUS :: reserved0 [31:01] */
#define BCHP_XPT_PMU_XCBUFF_SP_PD_MEM_PWR_DN_STATUS_reserved0_MASK 0xfffffffe
#define BCHP_XPT_PMU_XCBUFF_SP_PD_MEM_PWR_DN_STATUS_reserved0_SHIFT 1

/* XPT_PMU :: XCBUFF_SP_PD_MEM_PWR_DN_STATUS :: XCBUFF_PMEM_MEM_PWR_DN_STATUS [00:00] */
#define BCHP_XPT_PMU_XCBUFF_SP_PD_MEM_PWR_DN_STATUS_XCBUFF_PMEM_MEM_PWR_DN_STATUS_MASK 0x00000001
#define BCHP_XPT_PMU_XCBUFF_SP_PD_MEM_PWR_DN_STATUS_XCBUFF_PMEM_MEM_PWR_DN_STATUS_SHIFT 0
#define BCHP_XPT_PMU_XCBUFF_SP_PD_MEM_PWR_DN_STATUS_XCBUFF_PMEM_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/***************************************************************************
 *WAKEUP_SP_PD_MEM_PWR_DN_CTRL - Power Management control
 ***************************************************************************/
/* XPT_PMU :: WAKEUP_SP_PD_MEM_PWR_DN_CTRL :: reserved0 [31:01] */
#define BCHP_XPT_PMU_WAKEUP_SP_PD_MEM_PWR_DN_CTRL_reserved0_MASK   0xfffffffe
#define BCHP_XPT_PMU_WAKEUP_SP_PD_MEM_PWR_DN_CTRL_reserved0_SHIFT  1

/* XPT_PMU :: WAKEUP_SP_PD_MEM_PWR_DN_CTRL :: WAKEUP_CFG_MEM_PWR_DN [00:00] */
#define BCHP_XPT_PMU_WAKEUP_SP_PD_MEM_PWR_DN_CTRL_WAKEUP_CFG_MEM_PWR_DN_MASK 0x00000001
#define BCHP_XPT_PMU_WAKEUP_SP_PD_MEM_PWR_DN_CTRL_WAKEUP_CFG_MEM_PWR_DN_SHIFT 0
#define BCHP_XPT_PMU_WAKEUP_SP_PD_MEM_PWR_DN_CTRL_WAKEUP_CFG_MEM_PWR_DN_DEFAULT 0x00000001

/***************************************************************************
 *WAKEUP_SP_PD_MEM_PWR_DN_STATUS - Power Management control
 ***************************************************************************/
/* XPT_PMU :: WAKEUP_SP_PD_MEM_PWR_DN_STATUS :: reserved0 [31:01] */
#define BCHP_XPT_PMU_WAKEUP_SP_PD_MEM_PWR_DN_STATUS_reserved0_MASK 0xfffffffe
#define BCHP_XPT_PMU_WAKEUP_SP_PD_MEM_PWR_DN_STATUS_reserved0_SHIFT 1

/* XPT_PMU :: WAKEUP_SP_PD_MEM_PWR_DN_STATUS :: WAKEUP_CFG_MEM_PWR_DN_STATUS [00:00] */
#define BCHP_XPT_PMU_WAKEUP_SP_PD_MEM_PWR_DN_STATUS_WAKEUP_CFG_MEM_PWR_DN_STATUS_MASK 0x00000001
#define BCHP_XPT_PMU_WAKEUP_SP_PD_MEM_PWR_DN_STATUS_WAKEUP_CFG_MEM_PWR_DN_STATUS_SHIFT 0
#define BCHP_XPT_PMU_WAKEUP_SP_PD_MEM_PWR_DN_STATUS_WAKEUP_CFG_MEM_PWR_DN_STATUS_DEFAULT 0x00000001

/***************************************************************************
 *HWG_CLK_GATE_SUB_MODULE_EN - Hardware Controlled Clock Gating sub-module enable
 ***************************************************************************/
/* XPT_PMU :: HWG_CLK_GATE_SUB_MODULE_EN :: reserved0 [31:09] */
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_EN_reserved0_MASK     0xfffffe00
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_EN_reserved0_SHIFT    9

/* XPT_PMU :: HWG_CLK_GATE_SUB_MODULE_EN :: HWG_CLK_GATE_MEMDMA_WDMA_EN [08:08] */
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_EN_HWG_CLK_GATE_MEMDMA_WDMA_EN_MASK 0x00000100
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_EN_HWG_CLK_GATE_MEMDMA_WDMA_EN_SHIFT 8
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_EN_HWG_CLK_GATE_MEMDMA_WDMA_EN_DEFAULT 0x00000000

/* XPT_PMU :: HWG_CLK_GATE_SUB_MODULE_EN :: HWG_CLK_GATE_MEMDMA_MCPB_EN [07:07] */
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_EN_HWG_CLK_GATE_MEMDMA_MCPB_EN_MASK 0x00000080
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_EN_HWG_CLK_GATE_MEMDMA_MCPB_EN_SHIFT 7
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_EN_HWG_CLK_GATE_MEMDMA_MCPB_EN_DEFAULT 0x00000000

/* XPT_PMU :: HWG_CLK_GATE_SUB_MODULE_EN :: HWG_CLK_GATE_RSBUFF_EN [06:06] */
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_EN_HWG_CLK_GATE_RSBUFF_EN_MASK 0x00000040
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_EN_HWG_CLK_GATE_RSBUFF_EN_SHIFT 6
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_EN_HWG_CLK_GATE_RSBUFF_EN_DEFAULT 0x00000000

/* XPT_PMU :: HWG_CLK_GATE_SUB_MODULE_EN :: HWG_CLK_GATE_FPP_EN [05:05] */
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_EN_HWG_CLK_GATE_FPP_EN_MASK 0x00000020
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_EN_HWG_CLK_GATE_FPP_EN_SHIFT 5
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_EN_HWG_CLK_GATE_FPP_EN_DEFAULT 0x00000000

/* XPT_PMU :: HWG_CLK_GATE_SUB_MODULE_EN :: HWG_CLK_GATE_XCBUFF_EN [04:04] */
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_EN_HWG_CLK_GATE_XCBUFF_EN_MASK 0x00000010
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_EN_HWG_CLK_GATE_XCBUFF_EN_SHIFT 4
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_EN_HWG_CLK_GATE_XCBUFF_EN_DEFAULT 0x00000000

/* XPT_PMU :: HWG_CLK_GATE_SUB_MODULE_EN :: HWG_CLK_GATE_RAVE_EN [03:03] */
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_EN_HWG_CLK_GATE_RAVE_EN_MASK 0x00000008
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_EN_HWG_CLK_GATE_RAVE_EN_SHIFT 3
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_EN_HWG_CLK_GATE_RAVE_EN_DEFAULT 0x00000000

/* XPT_PMU :: HWG_CLK_GATE_SUB_MODULE_EN :: HWG_CLK_GATE_MSG_EN [02:02] */
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_EN_HWG_CLK_GATE_MSG_EN_MASK 0x00000004
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_EN_HWG_CLK_GATE_MSG_EN_SHIFT 2
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_EN_HWG_CLK_GATE_MSG_EN_DEFAULT 0x00000000

/* XPT_PMU :: HWG_CLK_GATE_SUB_MODULE_EN :: HWG_CLK_GATE_PKT_DUPL_EN [01:01] */
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_EN_HWG_CLK_GATE_PKT_DUPL_EN_MASK 0x00000002
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_EN_HWG_CLK_GATE_PKT_DUPL_EN_SHIFT 1
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_EN_HWG_CLK_GATE_PKT_DUPL_EN_DEFAULT 0x00000000

/* XPT_PMU :: HWG_CLK_GATE_SUB_MODULE_EN :: HWG_CLK_GATE_MCPB_EN [00:00] */
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_EN_HWG_CLK_GATE_MCPB_EN_MASK 0x00000001
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_EN_HWG_CLK_GATE_MCPB_EN_SHIFT 0
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_EN_HWG_CLK_GATE_MCPB_EN_DEFAULT 0x00000000

/***************************************************************************
 *HWG_PDA_SUB_MODULE_EN - Hardware Controlled PDA sub-module enable
 ***************************************************************************/
/* XPT_PMU :: HWG_PDA_SUB_MODULE_EN :: reserved0 [31:20] */
#define BCHP_XPT_PMU_HWG_PDA_SUB_MODULE_EN_reserved0_MASK          0xfff00000
#define BCHP_XPT_PMU_HWG_PDA_SUB_MODULE_EN_reserved0_SHIFT         20

/* XPT_PMU :: HWG_PDA_SUB_MODULE_EN :: HWG_PDA_FOR_RBUS_MEMDMA_MCPB_EN [19:19] */
#define BCHP_XPT_PMU_HWG_PDA_SUB_MODULE_EN_HWG_PDA_FOR_RBUS_MEMDMA_MCPB_EN_MASK 0x00080000
#define BCHP_XPT_PMU_HWG_PDA_SUB_MODULE_EN_HWG_PDA_FOR_RBUS_MEMDMA_MCPB_EN_SHIFT 19
#define BCHP_XPT_PMU_HWG_PDA_SUB_MODULE_EN_HWG_PDA_FOR_RBUS_MEMDMA_MCPB_EN_DEFAULT 0x00000001

/* XPT_PMU :: HWG_PDA_SUB_MODULE_EN :: HWG_PDA_FOR_RBUS_MSG_EN [18:18] */
#define BCHP_XPT_PMU_HWG_PDA_SUB_MODULE_EN_HWG_PDA_FOR_RBUS_MSG_EN_MASK 0x00040000
#define BCHP_XPT_PMU_HWG_PDA_SUB_MODULE_EN_HWG_PDA_FOR_RBUS_MSG_EN_SHIFT 18
#define BCHP_XPT_PMU_HWG_PDA_SUB_MODULE_EN_HWG_PDA_FOR_RBUS_MSG_EN_DEFAULT 0x00000000

/* XPT_PMU :: HWG_PDA_SUB_MODULE_EN :: HWG_PDA_FOR_RBUS_RAVE_EN [17:17] */
#define BCHP_XPT_PMU_HWG_PDA_SUB_MODULE_EN_HWG_PDA_FOR_RBUS_RAVE_EN_MASK 0x00020000
#define BCHP_XPT_PMU_HWG_PDA_SUB_MODULE_EN_HWG_PDA_FOR_RBUS_RAVE_EN_SHIFT 17
#define BCHP_XPT_PMU_HWG_PDA_SUB_MODULE_EN_HWG_PDA_FOR_RBUS_RAVE_EN_DEFAULT 0x00000000

/* XPT_PMU :: HWG_PDA_SUB_MODULE_EN :: HWG_PDA_FOR_RBUS_MCPB_EN [16:16] */
#define BCHP_XPT_PMU_HWG_PDA_SUB_MODULE_EN_HWG_PDA_FOR_RBUS_MCPB_EN_MASK 0x00010000
#define BCHP_XPT_PMU_HWG_PDA_SUB_MODULE_EN_HWG_PDA_FOR_RBUS_MCPB_EN_SHIFT 16
#define BCHP_XPT_PMU_HWG_PDA_SUB_MODULE_EN_HWG_PDA_FOR_RBUS_MCPB_EN_DEFAULT 0x00000001

/* XPT_PMU :: HWG_PDA_SUB_MODULE_EN :: reserved1 [15:04] */
#define BCHP_XPT_PMU_HWG_PDA_SUB_MODULE_EN_reserved1_MASK          0x0000fff0
#define BCHP_XPT_PMU_HWG_PDA_SUB_MODULE_EN_reserved1_SHIFT         4

/* XPT_PMU :: HWG_PDA_SUB_MODULE_EN :: HWG_PDA_MEMDMA_MCPB_EN [03:03] */
#define BCHP_XPT_PMU_HWG_PDA_SUB_MODULE_EN_HWG_PDA_MEMDMA_MCPB_EN_MASK 0x00000008
#define BCHP_XPT_PMU_HWG_PDA_SUB_MODULE_EN_HWG_PDA_MEMDMA_MCPB_EN_SHIFT 3
#define BCHP_XPT_PMU_HWG_PDA_SUB_MODULE_EN_HWG_PDA_MEMDMA_MCPB_EN_DEFAULT 0x00000000

/* XPT_PMU :: HWG_PDA_SUB_MODULE_EN :: HWG_PDA_MSG_EN [02:02] */
#define BCHP_XPT_PMU_HWG_PDA_SUB_MODULE_EN_HWG_PDA_MSG_EN_MASK     0x00000004
#define BCHP_XPT_PMU_HWG_PDA_SUB_MODULE_EN_HWG_PDA_MSG_EN_SHIFT    2
#define BCHP_XPT_PMU_HWG_PDA_SUB_MODULE_EN_HWG_PDA_MSG_EN_DEFAULT  0x00000000

/* XPT_PMU :: HWG_PDA_SUB_MODULE_EN :: HWG_PDA_RAVE_EN [01:01] */
#define BCHP_XPT_PMU_HWG_PDA_SUB_MODULE_EN_HWG_PDA_RAVE_EN_MASK    0x00000002
#define BCHP_XPT_PMU_HWG_PDA_SUB_MODULE_EN_HWG_PDA_RAVE_EN_SHIFT   1
#define BCHP_XPT_PMU_HWG_PDA_SUB_MODULE_EN_HWG_PDA_RAVE_EN_DEFAULT 0x00000000

/* XPT_PMU :: HWG_PDA_SUB_MODULE_EN :: HWG_PDA_MCPB_EN [00:00] */
#define BCHP_XPT_PMU_HWG_PDA_SUB_MODULE_EN_HWG_PDA_MCPB_EN_MASK    0x00000001
#define BCHP_XPT_PMU_HWG_PDA_SUB_MODULE_EN_HWG_PDA_MCPB_EN_SHIFT   0
#define BCHP_XPT_PMU_HWG_PDA_SUB_MODULE_EN_HWG_PDA_MCPB_EN_DEFAULT 0x00000000

/***************************************************************************
 *HWG_CLK_GATE_SUB_MODULE_STATUS - Hardware Controlled Clock Gating sub-module status
 ***************************************************************************/
/* XPT_PMU :: HWG_CLK_GATE_SUB_MODULE_STATUS :: reserved0 [31:09] */
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_STATUS_reserved0_MASK 0xfffffe00
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_STATUS_reserved0_SHIFT 9

/* XPT_PMU :: HWG_CLK_GATE_SUB_MODULE_STATUS :: HWG_CLK_GATE_MEMDMA_WDMA_STATUS [08:08] */
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_STATUS_HWG_CLK_GATE_MEMDMA_WDMA_STATUS_MASK 0x00000100
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_STATUS_HWG_CLK_GATE_MEMDMA_WDMA_STATUS_SHIFT 8
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_STATUS_HWG_CLK_GATE_MEMDMA_WDMA_STATUS_DEFAULT 0x00000000

/* XPT_PMU :: HWG_CLK_GATE_SUB_MODULE_STATUS :: HWG_CLK_GATE_MEMDMA_MCPB_STATUS [07:07] */
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_STATUS_HWG_CLK_GATE_MEMDMA_MCPB_STATUS_MASK 0x00000080
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_STATUS_HWG_CLK_GATE_MEMDMA_MCPB_STATUS_SHIFT 7
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_STATUS_HWG_CLK_GATE_MEMDMA_MCPB_STATUS_DEFAULT 0x00000000

/* XPT_PMU :: HWG_CLK_GATE_SUB_MODULE_STATUS :: HWG_CLK_GATE_RSBUFF_STATUS [06:06] */
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_STATUS_HWG_CLK_GATE_RSBUFF_STATUS_MASK 0x00000040
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_STATUS_HWG_CLK_GATE_RSBUFF_STATUS_SHIFT 6
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_STATUS_HWG_CLK_GATE_RSBUFF_STATUS_DEFAULT 0x00000000

/* XPT_PMU :: HWG_CLK_GATE_SUB_MODULE_STATUS :: HWG_CLK_GATE_FPP_STATUS [05:05] */
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_STATUS_HWG_CLK_GATE_FPP_STATUS_MASK 0x00000020
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_STATUS_HWG_CLK_GATE_FPP_STATUS_SHIFT 5
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_STATUS_HWG_CLK_GATE_FPP_STATUS_DEFAULT 0x00000000

/* XPT_PMU :: HWG_CLK_GATE_SUB_MODULE_STATUS :: HWG_CLK_GATE_XCBUFF_STATUS [04:04] */
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_STATUS_HWG_CLK_GATE_XCBUFF_STATUS_MASK 0x00000010
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_STATUS_HWG_CLK_GATE_XCBUFF_STATUS_SHIFT 4
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_STATUS_HWG_CLK_GATE_XCBUFF_STATUS_DEFAULT 0x00000000

/* XPT_PMU :: HWG_CLK_GATE_SUB_MODULE_STATUS :: HWG_CLK_GATE_RAVE_STATUS [03:03] */
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_STATUS_HWG_CLK_GATE_RAVE_STATUS_MASK 0x00000008
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_STATUS_HWG_CLK_GATE_RAVE_STATUS_SHIFT 3
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_STATUS_HWG_CLK_GATE_RAVE_STATUS_DEFAULT 0x00000000

/* XPT_PMU :: HWG_CLK_GATE_SUB_MODULE_STATUS :: HWG_CLK_GATE_MSG_STATUS [02:02] */
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_STATUS_HWG_CLK_GATE_MSG_STATUS_MASK 0x00000004
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_STATUS_HWG_CLK_GATE_MSG_STATUS_SHIFT 2
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_STATUS_HWG_CLK_GATE_MSG_STATUS_DEFAULT 0x00000000

/* XPT_PMU :: HWG_CLK_GATE_SUB_MODULE_STATUS :: HWG_CLK_GATE_PKT_DUPL_STATUS [01:01] */
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_STATUS_HWG_CLK_GATE_PKT_DUPL_STATUS_MASK 0x00000002
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_STATUS_HWG_CLK_GATE_PKT_DUPL_STATUS_SHIFT 1
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_STATUS_HWG_CLK_GATE_PKT_DUPL_STATUS_DEFAULT 0x00000000

/* XPT_PMU :: HWG_CLK_GATE_SUB_MODULE_STATUS :: HWG_CLK_GATE_MCPB_STATUS [00:00] */
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_STATUS_HWG_CLK_GATE_MCPB_STATUS_MASK 0x00000001
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_STATUS_HWG_CLK_GATE_MCPB_STATUS_SHIFT 0
#define BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_STATUS_HWG_CLK_GATE_MCPB_STATUS_DEFAULT 0x00000000

/***************************************************************************
 *HWG_MIN_START_DELAY - Hardware Controlled Clock Gating minimum start delay
 ***************************************************************************/
/* XPT_PMU :: HWG_MIN_START_DELAY :: reserved0 [31:04] */
#define BCHP_XPT_PMU_HWG_MIN_START_DELAY_reserved0_MASK            0xfffffff0
#define BCHP_XPT_PMU_HWG_MIN_START_DELAY_reserved0_SHIFT           4

/* XPT_PMU :: HWG_MIN_START_DELAY :: HWG_MIN_START_DELAY [03:00] */
#define BCHP_XPT_PMU_HWG_MIN_START_DELAY_HWG_MIN_START_DELAY_MASK  0x0000000f
#define BCHP_XPT_PMU_HWG_MIN_START_DELAY_HWG_MIN_START_DELAY_SHIFT 0
#define BCHP_XPT_PMU_HWG_MIN_START_DELAY_HWG_MIN_START_DELAY_DEFAULT 0x00000000

/***************************************************************************
 *HWG_MIN_RUN_DELAY - Hardware Controlled Clock Gating minimum run delay
 ***************************************************************************/
/* XPT_PMU :: HWG_MIN_RUN_DELAY :: reserved0 [31:16] */
#define BCHP_XPT_PMU_HWG_MIN_RUN_DELAY_reserved0_MASK              0xffff0000
#define BCHP_XPT_PMU_HWG_MIN_RUN_DELAY_reserved0_SHIFT             16

/* XPT_PMU :: HWG_MIN_RUN_DELAY :: HWG_MIN_RUN_DELAY [15:00] */
#define BCHP_XPT_PMU_HWG_MIN_RUN_DELAY_HWG_MIN_RUN_DELAY_MASK      0x0000ffff
#define BCHP_XPT_PMU_HWG_MIN_RUN_DELAY_HWG_MIN_RUN_DELAY_SHIFT     0
#define BCHP_XPT_PMU_HWG_MIN_RUN_DELAY_HWG_MIN_RUN_DELAY_DEFAULT   0x00000000

/***************************************************************************
 *HWG_CTRL_END_DELAY - Hardware Controlled Clock Gating end delay
 ***************************************************************************/
/* XPT_PMU :: HWG_CTRL_END_DELAY :: reserved0 [31:08] */
#define BCHP_XPT_PMU_HWG_CTRL_END_DELAY_reserved0_MASK             0xffffff00
#define BCHP_XPT_PMU_HWG_CTRL_END_DELAY_reserved0_SHIFT            8

/* XPT_PMU :: HWG_CTRL_END_DELAY :: HWG_CTRL_END_DELAY [07:00] */
#define BCHP_XPT_PMU_HWG_CTRL_END_DELAY_HWG_CTRL_END_DELAY_MASK    0x000000ff
#define BCHP_XPT_PMU_HWG_CTRL_END_DELAY_HWG_CTRL_END_DELAY_SHIFT   0
#define BCHP_XPT_PMU_HWG_CTRL_END_DELAY_HWG_CTRL_END_DELAY_DEFAULT 0x00000000

/***************************************************************************
 *HWG_PDA_SETUP_DELAY - Hardware Controlled PDA SETUP DELAY
 ***************************************************************************/
/* XPT_PMU :: HWG_PDA_SETUP_DELAY :: reserved0 [31:04] */
#define BCHP_XPT_PMU_HWG_PDA_SETUP_DELAY_reserved0_MASK            0xfffffff0
#define BCHP_XPT_PMU_HWG_PDA_SETUP_DELAY_reserved0_SHIFT           4

/* XPT_PMU :: HWG_PDA_SETUP_DELAY :: HWG_PDA_SETUP_DELAY [03:00] */
#define BCHP_XPT_PMU_HWG_PDA_SETUP_DELAY_HWG_PDA_SETUP_DELAY_MASK  0x0000000f
#define BCHP_XPT_PMU_HWG_PDA_SETUP_DELAY_HWG_PDA_SETUP_DELAY_SHIFT 0
#define BCHP_XPT_PMU_HWG_PDA_SETUP_DELAY_HWG_PDA_SETUP_DELAY_DEFAULT 0x00000000

/***************************************************************************
 *HWG_PDA_HOLD_DELAY - Hardware Controlled PDA HOLD DELAY
 ***************************************************************************/
/* XPT_PMU :: HWG_PDA_HOLD_DELAY :: reserved0 [31:04] */
#define BCHP_XPT_PMU_HWG_PDA_HOLD_DELAY_reserved0_MASK             0xfffffff0
#define BCHP_XPT_PMU_HWG_PDA_HOLD_DELAY_reserved0_SHIFT            4

/* XPT_PMU :: HWG_PDA_HOLD_DELAY :: HWG_PDA_HOLD_DELAY [03:00] */
#define BCHP_XPT_PMU_HWG_PDA_HOLD_DELAY_HWG_PDA_HOLD_DELAY_MASK    0x0000000f
#define BCHP_XPT_PMU_HWG_PDA_HOLD_DELAY_HWG_PDA_HOLD_DELAY_SHIFT   0
#define BCHP_XPT_PMU_HWG_PDA_HOLD_DELAY_HWG_PDA_HOLD_DELAY_DEFAULT 0x00000000

/***************************************************************************
 *HWG_CLCT_CTRL - Collecting Control
 ***************************************************************************/
/* XPT_PMU :: HWG_CLCT_CTRL :: reserved0 [31:06] */
#define BCHP_XPT_PMU_HWG_CLCT_CTRL_reserved0_MASK                  0xffffffc0
#define BCHP_XPT_PMU_HWG_CLCT_CTRL_reserved0_SHIFT                 6

/* XPT_PMU :: HWG_CLCT_CTRL :: HWG_CLCT_FR_EN [05:05] */
#define BCHP_XPT_PMU_HWG_CLCT_CTRL_HWG_CLCT_FR_EN_MASK             0x00000020
#define BCHP_XPT_PMU_HWG_CLCT_CTRL_HWG_CLCT_FR_EN_SHIFT            5
#define BCHP_XPT_PMU_HWG_CLCT_CTRL_HWG_CLCT_FR_EN_DEFAULT          0x00000000

/* XPT_PMU :: HWG_CLCT_CTRL :: HWG_CLCT_GT_EN [04:04] */
#define BCHP_XPT_PMU_HWG_CLCT_CTRL_HWG_CLCT_GT_EN_MASK             0x00000010
#define BCHP_XPT_PMU_HWG_CLCT_CTRL_HWG_CLCT_GT_EN_SHIFT            4
#define BCHP_XPT_PMU_HWG_CLCT_CTRL_HWG_CLCT_GT_EN_DEFAULT          0x00000000

/* XPT_PMU :: HWG_CLCT_CTRL :: HWG_CLCT_MUX_SEL [03:00] */
#define BCHP_XPT_PMU_HWG_CLCT_CTRL_HWG_CLCT_MUX_SEL_MASK           0x0000000f
#define BCHP_XPT_PMU_HWG_CLCT_CTRL_HWG_CLCT_MUX_SEL_SHIFT          0
#define BCHP_XPT_PMU_HWG_CLCT_CTRL_HWG_CLCT_MUX_SEL_DEFAULT        0x00000000

/***************************************************************************
 *HWG_CLCT_RST - Collecting Reset
 ***************************************************************************/
/* XPT_PMU :: HWG_CLCT_RST :: reserved0 [31:02] */
#define BCHP_XPT_PMU_HWG_CLCT_RST_reserved0_MASK                   0xfffffffc
#define BCHP_XPT_PMU_HWG_CLCT_RST_reserved0_SHIFT                  2

/* XPT_PMU :: HWG_CLCT_RST :: HWG_CLCT_FR_RST [01:01] */
#define BCHP_XPT_PMU_HWG_CLCT_RST_HWG_CLCT_FR_RST_MASK             0x00000002
#define BCHP_XPT_PMU_HWG_CLCT_RST_HWG_CLCT_FR_RST_SHIFT            1
#define BCHP_XPT_PMU_HWG_CLCT_RST_HWG_CLCT_FR_RST_DEFAULT          0x00000000

/* XPT_PMU :: HWG_CLCT_RST :: HWG_CLCT_GT_RST [00:00] */
#define BCHP_XPT_PMU_HWG_CLCT_RST_HWG_CLCT_GT_RST_MASK             0x00000001
#define BCHP_XPT_PMU_HWG_CLCT_RST_HWG_CLCT_GT_RST_SHIFT            0
#define BCHP_XPT_PMU_HWG_CLCT_RST_HWG_CLCT_GT_RST_DEFAULT          0x00000000

/***************************************************************************
 *HWG_CLCT_FREEZE - Collecting Freeze
 ***************************************************************************/
/* XPT_PMU :: HWG_CLCT_FREEZE :: reserved0 [31:02] */
#define BCHP_XPT_PMU_HWG_CLCT_FREEZE_reserved0_MASK                0xfffffffc
#define BCHP_XPT_PMU_HWG_CLCT_FREEZE_reserved0_SHIFT               2

/* XPT_PMU :: HWG_CLCT_FREEZE :: HWG_CLCT_FR_FREEZE [01:01] */
#define BCHP_XPT_PMU_HWG_CLCT_FREEZE_HWG_CLCT_FR_FREEZE_MASK       0x00000002
#define BCHP_XPT_PMU_HWG_CLCT_FREEZE_HWG_CLCT_FR_FREEZE_SHIFT      1
#define BCHP_XPT_PMU_HWG_CLCT_FREEZE_HWG_CLCT_FR_FREEZE_DEFAULT    0x00000000

/* XPT_PMU :: HWG_CLCT_FREEZE :: HWG_CLCT_GT_FREEZE [00:00] */
#define BCHP_XPT_PMU_HWG_CLCT_FREEZE_HWG_CLCT_GT_FREEZE_MASK       0x00000001
#define BCHP_XPT_PMU_HWG_CLCT_FREEZE_HWG_CLCT_GT_FREEZE_SHIFT      0
#define BCHP_XPT_PMU_HWG_CLCT_FREEZE_HWG_CLCT_GT_FREEZE_DEFAULT    0x00000000

/***************************************************************************
 *HWG_FR_CLK_VALUE_HI - Free running clock higher value
 ***************************************************************************/
/* XPT_PMU :: HWG_FR_CLK_VALUE_HI :: HWG_FR_CLK_VALUE_H [31:00] */
#define BCHP_XPT_PMU_HWG_FR_CLK_VALUE_HI_HWG_FR_CLK_VALUE_H_MASK   0xffffffff
#define BCHP_XPT_PMU_HWG_FR_CLK_VALUE_HI_HWG_FR_CLK_VALUE_H_SHIFT  0
#define BCHP_XPT_PMU_HWG_FR_CLK_VALUE_HI_HWG_FR_CLK_VALUE_H_DEFAULT 0x00000000

/***************************************************************************
 *HWG_FR_CLK_VALUE_LO - Free running clock lower value
 ***************************************************************************/
/* XPT_PMU :: HWG_FR_CLK_VALUE_LO :: HWG_FR_CLK_VALUE_L [31:00] */
#define BCHP_XPT_PMU_HWG_FR_CLK_VALUE_LO_HWG_FR_CLK_VALUE_L_MASK   0xffffffff
#define BCHP_XPT_PMU_HWG_FR_CLK_VALUE_LO_HWG_FR_CLK_VALUE_L_SHIFT  0
#define BCHP_XPT_PMU_HWG_FR_CLK_VALUE_LO_HWG_FR_CLK_VALUE_L_DEFAULT 0x00000000

/***************************************************************************
 *HWG_GT_CLK_VALUE_HI - Gated Clock higher value
 ***************************************************************************/
/* XPT_PMU :: HWG_GT_CLK_VALUE_HI :: HWG_GT_CLK_VALUE_H [31:00] */
#define BCHP_XPT_PMU_HWG_GT_CLK_VALUE_HI_HWG_GT_CLK_VALUE_H_MASK   0xffffffff
#define BCHP_XPT_PMU_HWG_GT_CLK_VALUE_HI_HWG_GT_CLK_VALUE_H_SHIFT  0
#define BCHP_XPT_PMU_HWG_GT_CLK_VALUE_HI_HWG_GT_CLK_VALUE_H_DEFAULT 0x00000000

/***************************************************************************
 *HWG_GT_CLK_VALUE_LO - Gated Clock lower value
 ***************************************************************************/
/* XPT_PMU :: HWG_GT_CLK_VALUE_LO :: HWG_GT_CLK_VALUE_L [31:00] */
#define BCHP_XPT_PMU_HWG_GT_CLK_VALUE_LO_HWG_GT_CLK_VALUE_L_MASK   0xffffffff
#define BCHP_XPT_PMU_HWG_GT_CLK_VALUE_LO_HWG_GT_CLK_VALUE_L_SHIFT  0
#define BCHP_XPT_PMU_HWG_GT_CLK_VALUE_LO_HWG_GT_CLK_VALUE_L_DEFAULT 0x00000000

#endif /* #ifndef BCHP_XPT_PMU_H__ */

/* End of File */
