Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Oct 20 22:09:31 2018
| Host         : LAPTOP-OG4VTB3M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file exp10_timing_summary_routed.rpt -pb exp10_timing_summary_routed.pb -rpx exp10_timing_summary_routed.rpx -warn_on_violation
| Design       : exp10
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: SWA[0] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: SWA[1] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: SWA[2] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: SWA[3] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: SWB[0] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: SWB[1] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: SWB[2] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: SWB[3] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.529        0.000                      0                   19        0.308        0.000                      0                   19        4.500        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.529        0.000                      0                   19        0.308        0.000                      0                   19        4.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.529ns  (required time - arrival time)
  Source:                 refreshCounter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refreshCounter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 1.696ns (67.423%)  route 0.819ns (32.577%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.631     5.152    clock_100Mhz_IBUF_BUFG
    SLICE_X64Y15         FDCE                                         r  refreshCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDCE (Prop_fdce_C_Q)         0.518     5.670 r  refreshCounter_reg[2]/Q
                         net (fo=1, routed)           0.819     6.490    refreshCounter_reg_n_0_[2]
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.994 r  refreshCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.994    refreshCounter_reg[0]_i_1_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.111 r  refreshCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.111    refreshCounter_reg[4]_i_1_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.228 r  refreshCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.228    refreshCounter_reg[8]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.345 r  refreshCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.345    refreshCounter_reg[12]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.668 r  refreshCounter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.668    refreshCounter_reg[16]_i_1_n_6
    SLICE_X64Y19         FDCE                                         r  refreshCounter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.508    14.849    clock_100Mhz_IBUF_BUFG
    SLICE_X64Y19         FDCE                                         r  refreshCounter_reg[17]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y19         FDCE (Setup_fdce_C_D)        0.109    15.197    refreshCounter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -7.668    
  -------------------------------------------------------------------
                         slack                                  7.529    

Slack (MET) :             7.613ns  (required time - arrival time)
  Source:                 refreshCounter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refreshCounter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.431ns  (logic 1.612ns (66.298%)  route 0.819ns (33.702%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.631     5.152    clock_100Mhz_IBUF_BUFG
    SLICE_X64Y15         FDCE                                         r  refreshCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDCE (Prop_fdce_C_Q)         0.518     5.670 r  refreshCounter_reg[2]/Q
                         net (fo=1, routed)           0.819     6.490    refreshCounter_reg_n_0_[2]
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.994 r  refreshCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.994    refreshCounter_reg[0]_i_1_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.111 r  refreshCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.111    refreshCounter_reg[4]_i_1_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.228 r  refreshCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.228    refreshCounter_reg[8]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.345 r  refreshCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.345    refreshCounter_reg[12]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.584 r  refreshCounter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.584    refreshCounter_reg[16]_i_1_n_5
    SLICE_X64Y19         FDCE                                         r  refreshCounter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.508    14.849    clock_100Mhz_IBUF_BUFG
    SLICE_X64Y19         FDCE                                         r  refreshCounter_reg[18]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y19         FDCE (Setup_fdce_C_D)        0.109    15.197    refreshCounter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -7.584    
  -------------------------------------------------------------------
                         slack                                  7.613    

Slack (MET) :             7.633ns  (required time - arrival time)
  Source:                 refreshCounter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refreshCounter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.411ns  (logic 1.592ns (66.018%)  route 0.819ns (33.982%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.631     5.152    clock_100Mhz_IBUF_BUFG
    SLICE_X64Y15         FDCE                                         r  refreshCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDCE (Prop_fdce_C_Q)         0.518     5.670 r  refreshCounter_reg[2]/Q
                         net (fo=1, routed)           0.819     6.490    refreshCounter_reg_n_0_[2]
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.994 r  refreshCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.994    refreshCounter_reg[0]_i_1_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.111 r  refreshCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.111    refreshCounter_reg[4]_i_1_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.228 r  refreshCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.228    refreshCounter_reg[8]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.345 r  refreshCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.345    refreshCounter_reg[12]_i_1_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.564 r  refreshCounter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.564    refreshCounter_reg[16]_i_1_n_7
    SLICE_X64Y19         FDCE                                         r  refreshCounter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.508    14.849    clock_100Mhz_IBUF_BUFG
    SLICE_X64Y19         FDCE                                         r  refreshCounter_reg[16]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y19         FDCE (Setup_fdce_C_D)        0.109    15.197    refreshCounter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -7.564    
  -------------------------------------------------------------------
                         slack                                  7.633    

Slack (MET) :             7.647ns  (required time - arrival time)
  Source:                 refreshCounter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refreshCounter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 1.579ns (65.834%)  route 0.819ns (34.166%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.631     5.152    clock_100Mhz_IBUF_BUFG
    SLICE_X64Y15         FDCE                                         r  refreshCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDCE (Prop_fdce_C_Q)         0.518     5.670 r  refreshCounter_reg[2]/Q
                         net (fo=1, routed)           0.819     6.490    refreshCounter_reg_n_0_[2]
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.994 r  refreshCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.994    refreshCounter_reg[0]_i_1_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.111 r  refreshCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.111    refreshCounter_reg[4]_i_1_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.228 r  refreshCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.228    refreshCounter_reg[8]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.551 r  refreshCounter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.551    refreshCounter_reg[12]_i_1_n_6
    SLICE_X64Y18         FDCE                                         r  refreshCounter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.509    14.850    clock_100Mhz_IBUF_BUFG
    SLICE_X64Y18         FDCE                                         r  refreshCounter_reg[13]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X64Y18         FDCE (Setup_fdce_C_D)        0.109    15.198    refreshCounter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                  7.647    

Slack (MET) :             7.655ns  (required time - arrival time)
  Source:                 refreshCounter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refreshCounter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 1.571ns (65.720%)  route 0.819ns (34.280%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.631     5.152    clock_100Mhz_IBUF_BUFG
    SLICE_X64Y15         FDCE                                         r  refreshCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDCE (Prop_fdce_C_Q)         0.518     5.670 r  refreshCounter_reg[2]/Q
                         net (fo=1, routed)           0.819     6.490    refreshCounter_reg_n_0_[2]
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.994 r  refreshCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.994    refreshCounter_reg[0]_i_1_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.111 r  refreshCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.111    refreshCounter_reg[4]_i_1_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.228 r  refreshCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.228    refreshCounter_reg[8]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.543 r  refreshCounter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.543    refreshCounter_reg[12]_i_1_n_4
    SLICE_X64Y18         FDCE                                         r  refreshCounter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.509    14.850    clock_100Mhz_IBUF_BUFG
    SLICE_X64Y18         FDCE                                         r  refreshCounter_reg[15]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X64Y18         FDCE (Setup_fdce_C_D)        0.109    15.198    refreshCounter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                          -7.543    
  -------------------------------------------------------------------
                         slack                                  7.655    

Slack (MET) :             7.731ns  (required time - arrival time)
  Source:                 refreshCounter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refreshCounter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 1.495ns (64.594%)  route 0.819ns (35.406%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.631     5.152    clock_100Mhz_IBUF_BUFG
    SLICE_X64Y15         FDCE                                         r  refreshCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDCE (Prop_fdce_C_Q)         0.518     5.670 r  refreshCounter_reg[2]/Q
                         net (fo=1, routed)           0.819     6.490    refreshCounter_reg_n_0_[2]
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.994 r  refreshCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.994    refreshCounter_reg[0]_i_1_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.111 r  refreshCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.111    refreshCounter_reg[4]_i_1_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.228 r  refreshCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.228    refreshCounter_reg[8]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.467 r  refreshCounter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.467    refreshCounter_reg[12]_i_1_n_5
    SLICE_X64Y18         FDCE                                         r  refreshCounter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.509    14.850    clock_100Mhz_IBUF_BUFG
    SLICE_X64Y18         FDCE                                         r  refreshCounter_reg[14]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X64Y18         FDCE (Setup_fdce_C_D)        0.109    15.198    refreshCounter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                          -7.467    
  -------------------------------------------------------------------
                         slack                                  7.731    

Slack (MET) :             7.751ns  (required time - arrival time)
  Source:                 refreshCounter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refreshCounter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 1.475ns (64.285%)  route 0.819ns (35.715%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.631     5.152    clock_100Mhz_IBUF_BUFG
    SLICE_X64Y15         FDCE                                         r  refreshCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDCE (Prop_fdce_C_Q)         0.518     5.670 r  refreshCounter_reg[2]/Q
                         net (fo=1, routed)           0.819     6.490    refreshCounter_reg_n_0_[2]
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.994 r  refreshCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.994    refreshCounter_reg[0]_i_1_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.111 r  refreshCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.111    refreshCounter_reg[4]_i_1_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.228 r  refreshCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.228    refreshCounter_reg[8]_i_1_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.447 r  refreshCounter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.447    refreshCounter_reg[12]_i_1_n_7
    SLICE_X64Y18         FDCE                                         r  refreshCounter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.509    14.850    clock_100Mhz_IBUF_BUFG
    SLICE_X64Y18         FDCE                                         r  refreshCounter_reg[12]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X64Y18         FDCE (Setup_fdce_C_D)        0.109    15.198    refreshCounter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                          -7.447    
  -------------------------------------------------------------------
                         slack                                  7.751    

Slack (MET) :             7.766ns  (required time - arrival time)
  Source:                 refreshCounter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refreshCounter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 1.462ns (64.082%)  route 0.819ns (35.918%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.631     5.152    clock_100Mhz_IBUF_BUFG
    SLICE_X64Y15         FDCE                                         r  refreshCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDCE (Prop_fdce_C_Q)         0.518     5.670 r  refreshCounter_reg[2]/Q
                         net (fo=1, routed)           0.819     6.490    refreshCounter_reg_n_0_[2]
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.994 r  refreshCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.994    refreshCounter_reg[0]_i_1_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.111 r  refreshCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.111    refreshCounter_reg[4]_i_1_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.434 r  refreshCounter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.434    refreshCounter_reg[8]_i_1_n_6
    SLICE_X64Y17         FDCE                                         r  refreshCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.511    14.852    clock_100Mhz_IBUF_BUFG
    SLICE_X64Y17         FDCE                                         r  refreshCounter_reg[9]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X64Y17         FDCE (Setup_fdce_C_D)        0.109    15.200    refreshCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                          -7.434    
  -------------------------------------------------------------------
                         slack                                  7.766    

Slack (MET) :             7.774ns  (required time - arrival time)
  Source:                 refreshCounter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refreshCounter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 1.454ns (63.955%)  route 0.819ns (36.045%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.631     5.152    clock_100Mhz_IBUF_BUFG
    SLICE_X64Y15         FDCE                                         r  refreshCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDCE (Prop_fdce_C_Q)         0.518     5.670 r  refreshCounter_reg[2]/Q
                         net (fo=1, routed)           0.819     6.490    refreshCounter_reg_n_0_[2]
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.994 r  refreshCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.994    refreshCounter_reg[0]_i_1_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.111 r  refreshCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.111    refreshCounter_reg[4]_i_1_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.426 r  refreshCounter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.426    refreshCounter_reg[8]_i_1_n_4
    SLICE_X64Y17         FDCE                                         r  refreshCounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.511    14.852    clock_100Mhz_IBUF_BUFG
    SLICE_X64Y17         FDCE                                         r  refreshCounter_reg[11]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X64Y17         FDCE (Setup_fdce_C_D)        0.109    15.200    refreshCounter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                          -7.426    
  -------------------------------------------------------------------
                         slack                                  7.774    

Slack (MET) :             7.850ns  (required time - arrival time)
  Source:                 refreshCounter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refreshCounter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 1.378ns (62.709%)  route 0.819ns (37.291%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.631     5.152    clock_100Mhz_IBUF_BUFG
    SLICE_X64Y15         FDCE                                         r  refreshCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDCE (Prop_fdce_C_Q)         0.518     5.670 r  refreshCounter_reg[2]/Q
                         net (fo=1, routed)           0.819     6.490    refreshCounter_reg_n_0_[2]
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.994 r  refreshCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.994    refreshCounter_reg[0]_i_1_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.111 r  refreshCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.111    refreshCounter_reg[4]_i_1_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.350 r  refreshCounter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.350    refreshCounter_reg[8]_i_1_n_5
    SLICE_X64Y17         FDCE                                         r  refreshCounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.511    14.852    clock_100Mhz_IBUF_BUFG
    SLICE_X64Y17         FDCE                                         r  refreshCounter_reg[10]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X64Y17         FDCE (Setup_fdce_C_D)        0.109    15.200    refreshCounter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                          -7.350    
  -------------------------------------------------------------------
                         slack                                  7.850    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 refreshCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refreshCounter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.591     1.474    clock_100Mhz_IBUF_BUFG
    SLICE_X64Y15         FDCE                                         r  refreshCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDCE (Prop_fdce_C_Q)         0.164     1.638 f  refreshCounter_reg[0]/Q
                         net (fo=1, routed)           0.163     1.801    refreshCounter_reg_n_0_[0]
    SLICE_X64Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.846 r  refreshCounter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.846    refreshCounter[0]_i_2_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.916 r  refreshCounter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.916    refreshCounter_reg[0]_i_1_n_7
    SLICE_X64Y15         FDCE                                         r  refreshCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.860     1.987    clock_100Mhz_IBUF_BUFG
    SLICE_X64Y15         FDCE                                         r  refreshCounter_reg[0]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X64Y15         FDCE (Hold_fdce_C_D)         0.134     1.608    refreshCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 refreshCounter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refreshCounter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.589     1.472    clock_100Mhz_IBUF_BUFG
    SLICE_X64Y17         FDCE                                         r  refreshCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDCE (Prop_fdce_C_Q)         0.164     1.636 r  refreshCounter_reg[11]/Q
                         net (fo=1, routed)           0.173     1.809    refreshCounter_reg_n_0_[11]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.918 r  refreshCounter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.918    refreshCounter_reg[8]_i_1_n_4
    SLICE_X64Y17         FDCE                                         r  refreshCounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.858     1.985    clock_100Mhz_IBUF_BUFG
    SLICE_X64Y17         FDCE                                         r  refreshCounter_reg[11]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X64Y17         FDCE (Hold_fdce_C_D)         0.134     1.606    refreshCounter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 refreshCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refreshCounter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.591     1.474    clock_100Mhz_IBUF_BUFG
    SLICE_X64Y15         FDCE                                         r  refreshCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDCE (Prop_fdce_C_Q)         0.164     1.638 r  refreshCounter_reg[3]/Q
                         net (fo=1, routed)           0.173     1.811    refreshCounter_reg_n_0_[3]
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.920 r  refreshCounter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.920    refreshCounter_reg[0]_i_1_n_4
    SLICE_X64Y15         FDCE                                         r  refreshCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.860     1.987    clock_100Mhz_IBUF_BUFG
    SLICE_X64Y15         FDCE                                         r  refreshCounter_reg[3]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X64Y15         FDCE (Hold_fdce_C_D)         0.134     1.608    refreshCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 refreshCounter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refreshCounter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.588     1.471    clock_100Mhz_IBUF_BUFG
    SLICE_X64Y18         FDCE                                         r  refreshCounter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  refreshCounter_reg[12]/Q
                         net (fo=1, routed)           0.170     1.806    refreshCounter_reg_n_0_[12]
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.921 r  refreshCounter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.921    refreshCounter_reg[12]_i_1_n_7
    SLICE_X64Y18         FDCE                                         r  refreshCounter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.857     1.984    clock_100Mhz_IBUF_BUFG
    SLICE_X64Y18         FDCE                                         r  refreshCounter_reg[12]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X64Y18         FDCE (Hold_fdce_C_D)         0.134     1.605    refreshCounter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 refreshCounter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refreshCounter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.587     1.470    clock_100Mhz_IBUF_BUFG
    SLICE_X64Y19         FDCE                                         r  refreshCounter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.164     1.634 r  refreshCounter_reg[16]/Q
                         net (fo=1, routed)           0.170     1.805    refreshCounter_reg_n_0_[16]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.920 r  refreshCounter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.920    refreshCounter_reg[16]_i_1_n_7
    SLICE_X64Y19         FDCE                                         r  refreshCounter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.856     1.983    clock_100Mhz_IBUF_BUFG
    SLICE_X64Y19         FDCE                                         r  refreshCounter_reg[16]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X64Y19         FDCE (Hold_fdce_C_D)         0.134     1.604    refreshCounter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 refreshCounter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refreshCounter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.590     1.473    clock_100Mhz_IBUF_BUFG
    SLICE_X64Y16         FDCE                                         r  refreshCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDCE (Prop_fdce_C_Q)         0.164     1.637 r  refreshCounter_reg[4]/Q
                         net (fo=1, routed)           0.170     1.808    refreshCounter_reg_n_0_[4]
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.923 r  refreshCounter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.923    refreshCounter_reg[4]_i_1_n_7
    SLICE_X64Y16         FDCE                                         r  refreshCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.859     1.986    clock_100Mhz_IBUF_BUFG
    SLICE_X64Y16         FDCE                                         r  refreshCounter_reg[4]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X64Y16         FDCE (Hold_fdce_C_D)         0.134     1.607    refreshCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 refreshCounter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refreshCounter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.273ns (57.848%)  route 0.199ns (42.152%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.588     1.471    clock_100Mhz_IBUF_BUFG
    SLICE_X64Y18         FDCE                                         r  refreshCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  refreshCounter_reg[15]/Q
                         net (fo=1, routed)           0.199     1.834    refreshCounter_reg_n_0_[15]
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.943 r  refreshCounter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.943    refreshCounter_reg[12]_i_1_n_4
    SLICE_X64Y18         FDCE                                         r  refreshCounter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.857     1.984    clock_100Mhz_IBUF_BUFG
    SLICE_X64Y18         FDCE                                         r  refreshCounter_reg[15]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X64Y18         FDCE (Hold_fdce_C_D)         0.134     1.605    refreshCounter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 refreshCounter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refreshCounter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.273ns (57.848%)  route 0.199ns (42.152%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.590     1.473    clock_100Mhz_IBUF_BUFG
    SLICE_X64Y16         FDCE                                         r  refreshCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDCE (Prop_fdce_C_Q)         0.164     1.637 r  refreshCounter_reg[7]/Q
                         net (fo=1, routed)           0.199     1.836    refreshCounter_reg_n_0_[7]
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.945 r  refreshCounter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.945    refreshCounter_reg[4]_i_1_n_4
    SLICE_X64Y16         FDCE                                         r  refreshCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.859     1.986    clock_100Mhz_IBUF_BUFG
    SLICE_X64Y16         FDCE                                         r  refreshCounter_reg[7]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X64Y16         FDCE (Hold_fdce_C_D)         0.134     1.607    refreshCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 refreshCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refreshCounter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.314ns (65.814%)  route 0.163ns (34.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.591     1.474    clock_100Mhz_IBUF_BUFG
    SLICE_X64Y15         FDCE                                         r  refreshCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDCE (Prop_fdce_C_Q)         0.164     1.638 f  refreshCounter_reg[0]/Q
                         net (fo=1, routed)           0.163     1.801    refreshCounter_reg_n_0_[0]
    SLICE_X64Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.846 r  refreshCounter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.846    refreshCounter[0]_i_2_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.951 r  refreshCounter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.951    refreshCounter_reg[0]_i_1_n_6
    SLICE_X64Y15         FDCE                                         r  refreshCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.860     1.987    clock_100Mhz_IBUF_BUFG
    SLICE_X64Y15         FDCE                                         r  refreshCounter_reg[1]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X64Y15         FDCE (Hold_fdce_C_D)         0.134     1.608    refreshCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 refreshCounter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refreshCounter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.279ns (58.377%)  route 0.199ns (41.623%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.589     1.472    clock_100Mhz_IBUF_BUFG
    SLICE_X64Y17         FDCE                                         r  refreshCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDCE (Prop_fdce_C_Q)         0.164     1.636 r  refreshCounter_reg[8]/Q
                         net (fo=1, routed)           0.199     1.835    refreshCounter_reg_n_0_[8]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.950 r  refreshCounter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.950    refreshCounter_reg[8]_i_1_n_7
    SLICE_X64Y17         FDCE                                         r  refreshCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.858     1.985    clock_100Mhz_IBUF_BUFG
    SLICE_X64Y17         FDCE                                         r  refreshCounter_reg[8]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X64Y17         FDCE (Hold_fdce_C_D)         0.134     1.606    refreshCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.344    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_100Mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_100Mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y15   refreshCounter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y17   refreshCounter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y17   refreshCounter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y18   refreshCounter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y18   refreshCounter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y18   refreshCounter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y18   refreshCounter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y19   refreshCounter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y19   refreshCounter_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y15   refreshCounter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   refreshCounter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   refreshCounter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   refreshCounter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   refreshCounter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19   refreshCounter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19   refreshCounter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19   refreshCounter_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y15   refreshCounter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y15   refreshCounter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y15   refreshCounter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   refreshCounter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   refreshCounter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y15   refreshCounter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y15   refreshCounter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y15   refreshCounter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   refreshCounter_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   refreshCounter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   refreshCounter_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   refreshCounter_reg[5]/C



