$date
	Mon Feb 08 01:49:18 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module half_adder_test $end
$var wire 1 ! S $end
$var wire 1 " C $end
$var reg 1 # A $end
$var reg 1 $ B $end
$scope module UUT $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 " C $end
$var wire 1 ! S $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1!
1$
#20
1#
0$
#30
1"
0!
1$
#40
