<map id="lib/Target/AMDGPU/AMDGPUISelLowering.h" name="lib/Target/AMDGPU/AMDGPUISelLowering.h">
<area shape="rect" id="node2" href="$R600ISelLowering_8h.html" title="R600 DAG Lowering interface definition. " alt="" coords="5473,95,5670,136"/>
<area shape="rect" id="node8" href="$AMDGPUISelDAGToDAG_8cpp.html" title="Defines an instruction selector for the AMDGPU target. " alt="" coords="36,348,262,389"/>
<area shape="rect" id="node9" href="$AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets. " alt="" coords="8408,348,8634,389"/>
<area shape="rect" id="node18" href="$AMDGPUCallLowering_8cpp.html" title="This file implements the lowering of LLVM calls to machine code calls for GlobalISel. " alt="" coords="36,259,262,300"/>
<area shape="rect" id="node50" href="$SIISelLowering_8h.html" title="SI DAG Lowering interface definition. " alt="" coords="241,95,420,136"/>
<area shape="rect" id="node3" href="$AMDGPUSubtarget_8h.html" title="AMDGPU specific subclass of TargetSubtarget. " alt="" coords="5437,184,5706,211"/>
<area shape="rect" id="node44" href="$R600ISelLowering_8cpp.html" title="Custom DAG lowering for R600. " alt="" coords="9038,259,9236,300"/>
<area shape="rect" id="node4" href="$AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets. " alt="" coords="7602,259,7840,300"/>
<area shape="rect" id="node5" href="$AMDGPUAsmPrinter_8cpp.html" title="The AMDGPUAsmPrinter is used to print both assembly string and also binary code. " alt="" coords="7310,348,7540,389"/>
<area shape="rect" id="node6" href="$AMDGPUCodeGenPrepare_8cpp.html" title="This pass does misc. " alt="" coords="6766,348,6999,389"/>
<area shape="rect" id="node7" href="$AMDGPUInstructionSelector_8cpp.html" title="This file implements the targeting of the InstructionSelector class for AMDGPU. " alt="" coords="7023,348,7286,389"/>
<area shape="rect" id="node10" href="$AMDGPULowerKernelArguments_8cpp.html" title="lib/Target/AMDGPU/AMDGPULower\lKernelArguments.cpp" alt="" coords="7828,348,8065,389"/>
<area shape="rect" id="node11" href="$AMDGPUMCInstLower_8cpp.html" title="Code to lower AMDGPU MachineInstrs to their corresponding MCInst. " alt="" coords="8089,348,8334,389"/>
<area shape="rect" id="node12" href="$AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget. " alt="" coords="6458,355,6741,382"/>
<area shape="rect" id="node13" href="$AMDGPUTargetTransformInfo_8h.html" title="This file a TargetTransformInfo::Concept conforming object specific to the AMDGPU target machine..." alt="" coords="7564,348,7803,389"/>
<area shape="rect" id="node14" href="$AMDGPUTargetTransformInfo_8cpp.html" title="lib/Target/AMDGPU/AMDGPUTarget\lTransformInfo.cpp" alt="" coords="7908,437,8147,479"/>
<area shape="rect" id="node15" href="$SIISelLowering_8cpp.html" title="Custom DAG lowering for SI. " alt="" coords="2772,348,2950,389"/>
<area shape="rect" id="node16" href="$AMDGPUAnnotateKernelFeatures_8cpp.html" title="lib/Target/AMDGPU/AMDGPUAnnotate\lKernelFeatures.cpp" alt="" coords="8442,259,8696,300"/>
<area shape="rect" id="node17" href="$AMDGPUAtomicOptimizer_8cpp.html" title="This pass optimizes atomic operations by using a single lane of a wavefront to perform the atomic ope..." alt="" coords="8721,259,8964,300"/>
<area shape="rect" id="node19" href="$AMDGPUHSAMetadataStreamer_8cpp.html" title="AMDGPU HSA Metadata Streamer. " alt="" coords="387,259,671,300"/>
<area shape="rect" id="node20" href="$AMDGPULibCalls_8cpp.html" title="This file does AMD library function optimizations. " alt="" coords="696,259,914,300"/>
<area shape="rect" id="node21" href="$AMDGPULowerIntrinsics_8cpp.html" title="lib/Target/AMDGPU/AMDGPULower\lIntrinsics.cpp" alt="" coords="938,259,1176,300"/>
<area shape="rect" id="node22" href="$AMDGPUMachineCFGStructurizer_8cpp.html" title="lib/Target/AMDGPU/AMDGPUMachine\lCFGStructurizer.cpp" alt="" coords="1200,259,1450,300"/>
<area shape="rect" id="node23" href="$AMDGPUMachineFunction_8cpp.html" title="lib/Target/AMDGPU/AMDGPUMachine\lFunction.cpp" alt="" coords="1474,259,1725,300"/>
<area shape="rect" id="node24" href="$AMDGPUMacroFusion_8cpp.html" title="lib/Target/AMDGPU/AMDGPUMacro\lFusion.cpp" alt="" coords="1750,259,1988,300"/>
<area shape="rect" id="node25" href="$AMDGPUPromoteAlloca_8cpp.html" title="lib/Target/AMDGPU/AMDGPUPromote\lAlloca.cpp" alt="" coords="2013,259,2264,300"/>
<area shape="rect" id="node26" href="$AMDGPUPropagateAttributes_8cpp.html" title="This pass propagates attributes from kernels to the non&#45;entry functions. " alt="" coords="2288,259,2549,300"/>
<area shape="rect" id="node27" href="$AMDGPURegisterBankInfo_8cpp.html" title="This file implements the targeting of the RegisterBankInfo class for AMDGPU. " alt="" coords="2573,259,2824,300"/>
<area shape="rect" id="node28" href="$GCNRegPressure_8h.html" title="lib/Target/AMDGPU/GCNReg\lPressure.h" alt="" coords="8220,259,8417,300"/>
<area shape="rect" id="node29" href="$GCNIterativeScheduler_8cpp.html" title="lib/Target/AMDGPU/GCNIterative\lScheduler.cpp" alt="" coords="8658,348,8878,389"/>
<area shape="rect" id="node30" href="$GCNRegPressure_8cpp.html" title="lib/Target/AMDGPU/GCNReg\lPressure.cpp" alt="" coords="8902,348,9100,389"/>
<area shape="rect" id="node31" href="$AMDILCFGStructurizer_8cpp.html" title="lib/Target/AMDGPU/AMDILCFGStructurizer.cpp" alt="" coords="2898,266,3202,293"/>
<area shape="rect" id="node32" href="$GCNDPPCombine_8cpp.html" title="lib/Target/AMDGPU/GCNDPPCombine.cpp" alt="" coords="3227,266,3506,293"/>
<area shape="rect" id="node33" href="$GCNHazardRecognizer_8cpp.html" title="lib/Target/AMDGPU/GCNHazard\lRecognizer.cpp" alt="" coords="3530,259,3744,300"/>
<area shape="rect" id="node34" href="$GCNNSAReassign_8cpp.html" title="Try to reassign registers on GFX10+ from non&#45;sequential to sequential in NSA image instructions..." alt="" coords="3768,266,4050,293"/>
<area shape="rect" id="node35" href="$GCNRegBankReassign_8cpp.html" title="Try to reassign registers on GFX10+ to reduce register bank conflicts. " alt="" coords="4074,259,4272,300"/>
<area shape="rect" id="node36" href="$GCNSchedStrategy_8cpp.html" title="This contains a MachineSchedStrategy implementation for maximizing wave occupancy on GCN hardware..." alt="" coords="4296,259,4506,300"/>
<area shape="rect" id="node37" href="$R600AsmPrinter_8cpp.html" title="The R600AsmPrinter is used to print both assembly string and also binary code. " alt="" coords="4531,259,4732,300"/>
<area shape="rect" id="node38" href="$R600ClauseMergePass_8cpp.html" title="R600EmitClauseMarker pass emits CFAlu instruction in a conservative maneer. " alt="" coords="4756,259,4971,300"/>
<area shape="rect" id="node39" href="$R600ControlFlowFinalizer_8cpp.html" title="This pass compute turns all control flow pseudo instructions into native one computing their address ..." alt="" coords="4996,259,5212,300"/>
<area shape="rect" id="node40" href="$R600EmitClauseMarkers_8cpp.html" title="Add CF_ALU. " alt="" coords="5236,259,5438,300"/>
<area shape="rect" id="node41" href="$R600ExpandSpecialInstrs_8cpp.html" title="Vector, Reduction, and Cube instructions need to fill the entire instruction group to work correctly..." alt="" coords="5462,259,5681,300"/>
<area shape="rect" id="node42" href="$R600FrameLowering_8cpp.html" title="lib/Target/AMDGPU/R600Frame\lLowering.cpp" alt="" coords="5705,259,5916,300"/>
<area shape="rect" id="node43" href="$R600InstrInfo_8cpp.html" title="R600 Implementation of TargetInstrInfo. " alt="" coords="5940,259,6140,300"/>
<area shape="rect" id="node45" href="$R600MachineScheduler_8cpp.html" title="R600 Machine Scheduler interface. " alt="" coords="6163,259,6386,300"/>
<area shape="rect" id="node46" href="$R600OptimizeVectorRegisters_8cpp.html" title="This pass merges inputs of swizzeable instructions into vector sharing common data and/or have enough..." alt="" coords="6410,259,6637,300"/>
<area shape="rect" id="node47" href="$R600Packetizer_8cpp.html" title="This pass implements instructions packetization for R600. " alt="" coords="6661,266,6922,293"/>
<area shape="rect" id="node48" href="$SIAddIMGInit_8cpp.html" title="Any MIMG instructions that use tfe or lwe require an initialization of the result register that will ..." alt="" coords="6946,266,7192,293"/>
<area shape="rect" id="node49" href="$SIAnnotateControlFlow_8cpp.html" title="Annotates the control flow with hardware specific intrinsics. " alt="" coords="7217,259,7425,300"/>
</map>
