// Seed: 1294879439
module module_0;
endmodule
module module_1 (
    input  tri  id_0,
    output tri1 id_1
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  localparam id_8 = 1'd0;
  module_0 modCall_1 ();
endmodule
module module_3 #(
    parameter id_2 = 32'd60
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout logic [7:0] id_7;
  module_0 modCall_1 ();
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire _id_2;
  output wire id_1;
  initial begin : LABEL_0
    begin : LABEL_1
      wait (id_7[id_2-:-1]) begin : LABEL_2
        wait (1);
      end
    end
    assign id_1 = -1 << id_12;
  end
endmodule
