V 50
K _ controldeFF
Y 1
D 0 0 380 240
Z 10
i 9
P 1 0 200 20 200 0 2 0
L 20 200 10 0 2 0 1 0 clk
A 0 210 10 0 2 0 PINTYPE=IN
A 0 210 10 0 2 0 VHDL_TYPE=STD_LOGIC
P 2 0 180 20 180 0 2 0
L 20 180 10 0 2 0 1 0 rst
A 0 190 10 0 2 0 PINTYPE=IN
A 0 190 10 0 2 0 VHDL_TYPE=STD_LOGIC
P 3 0 160 20 160 0 2 0
L 20 160 10 0 2 0 1 0 RX
A 0 170 10 0 2 0 PINTYPE=IN
A 0 170 10 0 2 0 VHDL_TYPE=STD_LOGIC
P 5 0 140 20 140 0 2 0
L 20 140 10 0 2 0 1 0 Wup_IGLOO
A 0 150 10 0 2 0 PINTYPE=IN
A 0 150 10 0 2 0 VHDL_TYPE=STD_LOGIC
P 7 0 120 20 120 0 2 0
L 20 120 10 0 2 0 1 0 addressData
A 0 130 10 0 2 0 PINTYPE=IN
A 0 130 10 0 2 0 VHDL_TYPE=STD_LOGIC
P 8 0 100 20 100 0 2 0
L 20 100 10 0 2 0 1 0 uC_commadType
A 0 110 10 0 2 0 PINTYPE=IN
A 0 110 10 0 2 0 VHDL_TYPE=STD_LOGIC
P 9 0 80 20 80 0 2 0
L 20 80 10 0 2 0 1 0 uC_CommandReady
A 0 90 10 0 2 0 PINTYPE=IN
A 0 90 10 0 2 0 VHDL_TYPE=STD_LOGIC
P 10 0 60 20 60 0 2 0
L 20 60 10 0 2 0 1 0 uC_active
A 0 70 10 0 2 0 PINTYPE=IN
A 0 70 10 0 2 0 VHDL_TYPE=STD_LOGIC
P 13 0 40 20 40 0 2 0
L 20 40 10 0 2 0 1 0 uC_ACK
A 0 50 10 0 2 0 PINTYPE=IN
A 0 50 10 0 2 0 VHDL_TYPE=STD_LOGIC
P 4 380 200 360 200 0 3 0
L 340 200 10 0 2 0 1 0 TX
A 360 210 10 0 2 0 PINTYPE=OUT
A 360 210 10 0 2 0 VHDL_TYPE=STD_LOGIC
P 6 380 180 360 180 0 3 0
L 250 180 10 0 2 0 1 0 activate_uC
A 360 190 10 0 2 0 PINTYPE=OUT
A 360 190 10 0 2 0 VHDL_TYPE=STD_LOGIC
P 11 380 160 360 160 0 3 0
L 210 160 10 0 2 0 1 0 WuR_commnadType
A 360 170 10 0 2 0 PINTYPE=OUT
A 360 170 10 0 2 0 VHDL_TYPE=STD_LOGIC
P 12 380 140 360 140 0 3 0
L 200 140 10 0 2 0 1 0 WuR_commandReady
A 360 150 10 0 2 0 PINTYPE=OUT
A 360 150 10 0 2 0 VHDL_TYPE=STD_LOGIC
P 14 380 120 360 120 0 3 0
L 240 120 10 0 2 0 1 0 clearData_uC
A 360 130 10 0 2 0 PINTYPE=OUT
A 360 130 10 0 2 0 VHDL_TYPE=STD_LOGIC
P 15 380 100 360 100 0 3 0
L 260 100 10 0 2 0 1 0 WuP_active
A 360 110 10 0 2 0 PINTYPE=OUT
A 360 110 10 0 2 0 VHDL_TYPE=STD_LOGIC
P 16 380 80 360 80 0 3 0
L 250 80 10 0 2 0 1 0 RF_selector
A 360 90 10 0 2 0 PINTYPE=OUT
A 360 90 10 0 2 0 VHDL_TYPE=STD_LOGIC
U 20 10 10 0 2 3 DEVICE=controldeFF
U 20 0 10 0 3 0 VHDLFILE=C:/Users/Victor/Documents/Cookies/wake_up_radio/Nueva carpeta/wur4testOn2FPGAs/component/work/controldeFF/controldeFF.vhd
U 20 -10 10 0 3 0 VHDL=controldeFF
U 20 -20 10 0 3 0 ACCEL=VANTAGE
U 20 -30 10 0 3 0 VHDL_IMPORT_IEEE$STDLOGIC_ARITH=PACKGE
U 20 -40 10 0 3 0 VHDL_IMPORT_IEEE$STDLOGIC_1164=PACKGE
U 20 -50 10 0 3 0 VHDL_IMPORT_IEEE=LIBRARY
U 20 -60 10 0 3 0 PINORDER=clk rst RX TX Wup_IGLOO activate_uC addressData uC_commadType uC_CommandReady uC_active WuR_commnadType WuR_commandReady uC_ACK clearData_uC WuP_active RF_selector 
b 20 20 360 220
E
